/* parasoft-begin-suppress MISRA2012-RULE-1_1_b_c99-2 "C99 - limits, DRV-4754" parasoft-begin-suppress MISRA2012-RULE-1_1_b_c90-2 "C90 - limits, DRV-4754" */
/* parasoft-begin-suppress MISRA2012-RULE-5_4_b_c90-2 "C90 - similar names, DRV-4756" */
/* parasoft-begin-suppress MISRA2012-RULE-5_4_b_c99-2 "C99 - similar names, DRV-4756" */

/**********************************************************************
 * Copyright (C) 2014-2020 Cadence Design Systems, Inc.
 * All rights reserved worldwide
 * The material contained herein is the proprietary and confidential
 * information of Cadence or its licensors, and is supplied subject to, and may
 * be used only by Cadence's customer in accordance with a previously executed
 * license and maintenance agreement between Cadence and that customer.
 *
 * THIS FILE IS AUTOMATICALLY GENERATED, DO NOT EDIT
 *
 **********************************************************************/

#ifndef REG_XSPI_REGS_MACROS_H_
#define REG_XSPI_REGS_MACROS_H_

#define XSPI__CMD_REG0_READ_MASK                                     0xFFFFFFFFU
#define XSPI__CMD_REG0_WRITE_MASK                                    0xFFFFFFFFU
#define XSPI__CMD_REG0__CMD0_MASK                                    0xFFFFFFFFU
#define XSPI__CMD_REG0__CMD0_SHIFT                                            0U
#define XSPI__CMD_REG0__CMD0_WIDTH                                           32U

#define XSPI__CMD_REG1_READ_MASK                                     0xFFFFFFFFU
#define XSPI__CMD_REG1_WRITE_MASK                                    0xFFFFFFFFU
#define XSPI__CMD_REG1__CMD1_MASK                                    0xFFFFFFFFU
#define XSPI__CMD_REG1__CMD1_SHIFT                                            0U
#define XSPI__CMD_REG1__CMD1_WIDTH                                           32U

#define XSPI__CMD_REG2_READ_MASK                                     0xFFFFFFFFU
#define XSPI__CMD_REG2_WRITE_MASK                                    0xFFFFFFFFU
#define XSPI__CMD_REG2__CMD2_MASK                                    0xFFFFFFFFU
#define XSPI__CMD_REG2__CMD2_SHIFT                                            0U
#define XSPI__CMD_REG2__CMD2_WIDTH                                           32U

#define XSPI__CMD_REG3_READ_MASK                                     0xFFFFFFFFU
#define XSPI__CMD_REG3_WRITE_MASK                                    0xFFFFFFFFU
#define XSPI__CMD_REG3__CMD3_MASK                                    0xFFFFFFFFU
#define XSPI__CMD_REG3__CMD3_SHIFT                                            0U
#define XSPI__CMD_REG3__CMD3_WIDTH                                           32U

#define XSPI__CMD_REG4_READ_MASK                                     0xFFFFFFFFU
#define XSPI__CMD_REG4_WRITE_MASK                                    0xFFFFFFFFU
#define XSPI__CMD_REG4__CMD4_MASK                                    0xFFFFFFFFU
#define XSPI__CMD_REG4__CMD4_SHIFT                                            0U
#define XSPI__CMD_REG4__CMD4_WIDTH                                           32U

#define XSPI__CMD_REG5_READ_MASK                                     0xFFFFFFFFU
#define XSPI__CMD_REG5_WRITE_MASK                                    0xFFFFFFFFU
#define XSPI__CMD_REG5__CMD5_MASK                                    0xFFFFFFFFU
#define XSPI__CMD_REG5__CMD5_SHIFT                                            0U
#define XSPI__CMD_REG5__CMD5_WIDTH                                           32U

#define XSPI__CMD_STATUS_PTR_READ_MASK                               0x00000007U
#define XSPI__CMD_STATUS_PTR_WRITE_MASK                              0x00000007U
#define XSPI__CMD_STATUS_PTR__THRD_STATUS_SEL_MASK                   0x00000007U
#define XSPI__CMD_STATUS_PTR__THRD_STATUS_SEL_SHIFT                           0U
#define XSPI__CMD_STATUS_PTR__THRD_STATUS_SEL_WIDTH                           3U

#define XSPI__CMD_STATUS_READ_MASK                                   0xFFFFFFFFU
#define XSPI__CMD_STATUS_WRITE_MASK                                  0xFFFFFFFFU
#define XSPI__CMD_STATUS__CMD_STATUS_MASK                            0xFFFFFFFFU
#define XSPI__CMD_STATUS__CMD_STATUS_SHIFT                                    0U
#define XSPI__CMD_STATUS__CMD_STATUS_WIDTH                                   32U

#define XSPI__CTRL_STATUS_READ_MASK                                  0x000103DFU
#define XSPI__CTRL_STATUS_WRITE_MASK                                 0x000103DFU
#define XSPI__CTRL_STATUS__SDMA_BUSY_MASK                            0x00000001U
#define XSPI__CTRL_STATUS__SDMA_BUSY_SHIFT                                    0U
#define XSPI__CTRL_STATUS__SDMA_BUSY_WIDTH                                    1U
#define XSPI__CTRL_STATUS__SDMA_BUSY_WOCLR                                    0U
#define XSPI__CTRL_STATUS__SDMA_BUSY_WOSET                                    0U
#define XSPI__CTRL_STATUS__MDMA_BUSY_MASK                            0x00000002U
#define XSPI__CTRL_STATUS__MDMA_BUSY_SHIFT                                    1U
#define XSPI__CTRL_STATUS__MDMA_BUSY_WIDTH                                    1U
#define XSPI__CTRL_STATUS__MDMA_BUSY_WOCLR                                    0U
#define XSPI__CTRL_STATUS__MDMA_BUSY_WOSET                                    0U
#define XSPI__CTRL_STATUS__ACMD_ENG_BUSY_MASK                        0x00000004U
#define XSPI__CTRL_STATUS__ACMD_ENG_BUSY_SHIFT                                2U
#define XSPI__CTRL_STATUS__ACMD_ENG_BUSY_WIDTH                                1U
#define XSPI__CTRL_STATUS__ACMD_ENG_BUSY_WOCLR                                0U
#define XSPI__CTRL_STATUS__ACMD_ENG_BUSY_WOSET                                0U
#define XSPI__CTRL_STATUS__GCMD_ENG_BUSY_MASK                        0x00000008U
#define XSPI__CTRL_STATUS__GCMD_ENG_BUSY_SHIFT                                3U
#define XSPI__CTRL_STATUS__GCMD_ENG_BUSY_WIDTH                                1U
#define XSPI__CTRL_STATUS__GCMD_ENG_BUSY_WOCLR                                0U
#define XSPI__CTRL_STATUS__GCMD_ENG_BUSY_WOSET                                0U
#define XSPI__CTRL_STATUS__GCMD_ENG_MC_BUSY_MASK                     0x00000010U
#define XSPI__CTRL_STATUS__GCMD_ENG_MC_BUSY_SHIFT                             4U
#define XSPI__CTRL_STATUS__GCMD_ENG_MC_BUSY_WIDTH                             1U
#define XSPI__CTRL_STATUS__GCMD_ENG_MC_BUSY_WOCLR                             0U
#define XSPI__CTRL_STATUS__GCMD_ENG_MC_BUSY_WOSET                             0U
#define XSPI__CTRL_STATUS__DISCOVERY_BUSY_MASK                       0x00000040U
#define XSPI__CTRL_STATUS__DISCOVERY_BUSY_SHIFT                               6U
#define XSPI__CTRL_STATUS__DISCOVERY_BUSY_WIDTH                               1U
#define XSPI__CTRL_STATUS__DISCOVERY_BUSY_WOCLR                               0U
#define XSPI__CTRL_STATUS__DISCOVERY_BUSY_WOSET                               0U
#define XSPI__CTRL_STATUS__CTRL_BUSY_MASK                            0x00000080U
#define XSPI__CTRL_STATUS__CTRL_BUSY_SHIFT                                    7U
#define XSPI__CTRL_STATUS__CTRL_BUSY_WIDTH                                    1U
#define XSPI__CTRL_STATUS__CTRL_BUSY_WOCLR                                    0U
#define XSPI__CTRL_STATUS__CTRL_BUSY_WOSET                                    0U
#define XSPI__CTRL_STATUS__INIT_FAIL_MASK                            0x00000300U
#define XSPI__CTRL_STATUS__INIT_FAIL_SHIFT                                    8U
#define XSPI__CTRL_STATUS__INIT_FAIL_WIDTH                                    2U
#define XSPI__CTRL_STATUS__INIT_COMP_MASK                            0x00010000U
#define XSPI__CTRL_STATUS__INIT_COMP_SHIFT                                   16U
#define XSPI__CTRL_STATUS__INIT_COMP_WIDTH                                    1U
#define XSPI__CTRL_STATUS__INIT_COMP_WOCLR                                    0U
#define XSPI__CTRL_STATUS__INIT_COMP_WOSET                                    0U

#define XSPI__TRD_STATUS_READ_MASK                                   0x000000FFU
#define XSPI__TRD_STATUS_WRITE_MASK                                  0x000000FFU
#define XSPI__TRD_STATUS__TRD_BUSY_MASK                              0x000000FFU
#define XSPI__TRD_STATUS__TRD_BUSY_SHIFT                                      0U
#define XSPI__TRD_STATUS__TRD_BUSY_WIDTH                                      8U

#define XSPI__INTR_STATUS_READ_MASK                                  0x1FF7F000U
#define XSPI__INTR_STATUS_WRITE_MASK                                 0x1FF7F000U
#define XSPI__INTR_STATUS_WOCLR_MASK                                 0x1FF7F000U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_0_MASK                      0x00001000U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_0_SHIFT                             12U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_0_WIDTH                              1U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_0_WOCLR                              1U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_0_WOSET                              0U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_1_MASK                      0x00002000U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_1_SHIFT                             13U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_1_WIDTH                              1U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_1_WOCLR                              1U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_1_WOSET                              0U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_2_MASK                      0x00004000U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_2_SHIFT                             14U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_2_WIDTH                              1U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_2_WOCLR                              1U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_2_WOSET                              0U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_3_MASK                      0x00008000U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_3_SHIFT                             15U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_3_WIDTH                              1U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_3_WOCLR                              1U
#define XSPI__INTR_STATUS__GP_OPEN_DRAIN_3_WOSET                              0U
#define XSPI__INTR_STATUS__CTRL_IDLE_MASK                            0x00010000U
#define XSPI__INTR_STATUS__CTRL_IDLE_SHIFT                                   16U
#define XSPI__INTR_STATUS__CTRL_IDLE_WIDTH                                    1U
#define XSPI__INTR_STATUS__CTRL_IDLE_WOCLR                                    1U
#define XSPI__INTR_STATUS__CTRL_IDLE_WOSET                                    0U
#define XSPI__INTR_STATUS__CDMA_TERR_MASK                            0x00020000U
#define XSPI__INTR_STATUS__CDMA_TERR_SHIFT                                   17U
#define XSPI__INTR_STATUS__CDMA_TERR_WIDTH                                    1U
#define XSPI__INTR_STATUS__CDMA_TERR_WOCLR                                    1U
#define XSPI__INTR_STATUS__CDMA_TERR_WOSET                                    0U
#define XSPI__INTR_STATUS__DDMA_TERR_MASK                            0x00040000U
#define XSPI__INTR_STATUS__DDMA_TERR_SHIFT                                   18U
#define XSPI__INTR_STATUS__DDMA_TERR_WIDTH                                    1U
#define XSPI__INTR_STATUS__DDMA_TERR_WOCLR                                    1U
#define XSPI__INTR_STATUS__DDMA_TERR_WOSET                                    0U
#define XSPI__INTR_STATUS__CMD_IGNORED_MASK                          0x00100000U
#define XSPI__INTR_STATUS__CMD_IGNORED_SHIFT                                 20U
#define XSPI__INTR_STATUS__CMD_IGNORED_WIDTH                                  1U
#define XSPI__INTR_STATUS__CMD_IGNORED_WOCLR                                  1U
#define XSPI__INTR_STATUS__CMD_IGNORED_WOSET                                  0U
#define XSPI__INTR_STATUS__SDMA_TRIGG_MASK                           0x00200000U
#define XSPI__INTR_STATUS__SDMA_TRIGG_SHIFT                                  21U
#define XSPI__INTR_STATUS__SDMA_TRIGG_WIDTH                                   1U
#define XSPI__INTR_STATUS__SDMA_TRIGG_WOCLR                                   1U
#define XSPI__INTR_STATUS__SDMA_TRIGG_WOSET                                   0U
#define XSPI__INTR_STATUS__SDMA_ERR_MASK                             0x00400000U
#define XSPI__INTR_STATUS__SDMA_ERR_SHIFT                                    22U
#define XSPI__INTR_STATUS__SDMA_ERR_WIDTH                                     1U
#define XSPI__INTR_STATUS__SDMA_ERR_WOCLR                                     1U
#define XSPI__INTR_STATUS__SDMA_ERR_WOSET                                     0U
#define XSPI__INTR_STATUS__STIG_DONE_MASK                            0x00800000U
#define XSPI__INTR_STATUS__STIG_DONE_SHIFT                                   23U
#define XSPI__INTR_STATUS__STIG_DONE_WIDTH                                    1U
#define XSPI__INTR_STATUS__STIG_DONE_WOCLR                                    1U
#define XSPI__INTR_STATUS__STIG_DONE_WOSET                                    0U
#define XSPI__INTR_STATUS__DIR_CRC_ERR_MASK                          0x01000000U
#define XSPI__INTR_STATUS__DIR_CRC_ERR_SHIFT                                 24U
#define XSPI__INTR_STATUS__DIR_CRC_ERR_WIDTH                                  1U
#define XSPI__INTR_STATUS__DIR_CRC_ERR_WOCLR                                  1U
#define XSPI__INTR_STATUS__DIR_CRC_ERR_WOSET                                  0U
#define XSPI__INTR_STATUS__DIR_DQS_ERR_MASK                          0x02000000U
#define XSPI__INTR_STATUS__DIR_DQS_ERR_SHIFT                                 25U
#define XSPI__INTR_STATUS__DIR_DQS_ERR_WIDTH                                  1U
#define XSPI__INTR_STATUS__DIR_DQS_ERR_WOCLR                                  1U
#define XSPI__INTR_STATUS__DIR_DQS_ERR_WOSET                                  0U
#define XSPI__INTR_STATUS__DIR_CMD_ERR_MASK                          0x04000000U
#define XSPI__INTR_STATUS__DIR_CMD_ERR_SHIFT                                 26U
#define XSPI__INTR_STATUS__DIR_CMD_ERR_WIDTH                                  1U
#define XSPI__INTR_STATUS__DIR_CMD_ERR_WOCLR                                  1U
#define XSPI__INTR_STATUS__DIR_CMD_ERR_WOSET                                  0U
#define XSPI__INTR_STATUS__DIR_ECC_CORR_ERR_MASK                     0x08000000U
#define XSPI__INTR_STATUS__DIR_ECC_CORR_ERR_SHIFT                            27U
#define XSPI__INTR_STATUS__DIR_ECC_CORR_ERR_WIDTH                             1U
#define XSPI__INTR_STATUS__DIR_ECC_CORR_ERR_WOCLR                             1U
#define XSPI__INTR_STATUS__DIR_ECC_CORR_ERR_WOSET                             0U
#define XSPI__INTR_STATUS__DIR_DEV_ERR_MASK                          0x10000000U
#define XSPI__INTR_STATUS__DIR_DEV_ERR_SHIFT                                 28U
#define XSPI__INTR_STATUS__DIR_DEV_ERR_WIDTH                                  1U
#define XSPI__INTR_STATUS__DIR_DEV_ERR_WOCLR                                  1U
#define XSPI__INTR_STATUS__DIR_DEV_ERR_WOSET                                  0U

#define XSPI__INTR_ENABLE_READ_MASK                                  0x9FF7F000U
#define XSPI__INTR_ENABLE_WRITE_MASK                                 0x9FF7F000U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_0_EN_MASK                   0x00001000U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_0_EN_SHIFT                          12U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_0_EN_WIDTH                           1U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_0_EN_WOCLR                           0U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_0_EN_WOSET                           0U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_1_EN_MASK                   0x00002000U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_1_EN_SHIFT                          13U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_1_EN_WIDTH                           1U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_1_EN_WOCLR                           0U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_1_EN_WOSET                           0U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_2_EN_MASK                   0x00004000U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_2_EN_SHIFT                          14U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_2_EN_WIDTH                           1U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_2_EN_WOCLR                           0U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_2_EN_WOSET                           0U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_3_EN_MASK                   0x00008000U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_3_EN_SHIFT                          15U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_3_EN_WIDTH                           1U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_3_EN_WOCLR                           0U
#define XSPI__INTR_ENABLE__GP_OPEN_DRAIN_3_EN_WOSET                           0U
#define XSPI__INTR_ENABLE__CTRL_IDLE_EN_MASK                         0x00010000U
#define XSPI__INTR_ENABLE__CTRL_IDLE_EN_SHIFT                                16U
#define XSPI__INTR_ENABLE__CTRL_IDLE_EN_WIDTH                                 1U
#define XSPI__INTR_ENABLE__CTRL_IDLE_EN_WOCLR                                 0U
#define XSPI__INTR_ENABLE__CTRL_IDLE_EN_WOSET                                 0U
#define XSPI__INTR_ENABLE__CDMA_TERR_EN_MASK                         0x00020000U
#define XSPI__INTR_ENABLE__CDMA_TERR_EN_SHIFT                                17U
#define XSPI__INTR_ENABLE__CDMA_TERR_EN_WIDTH                                 1U
#define XSPI__INTR_ENABLE__CDMA_TERR_EN_WOCLR                                 0U
#define XSPI__INTR_ENABLE__CDMA_TERR_EN_WOSET                                 0U
#define XSPI__INTR_ENABLE__DDMA_TERR_EN_MASK                         0x00040000U
#define XSPI__INTR_ENABLE__DDMA_TERR_EN_SHIFT                                18U
#define XSPI__INTR_ENABLE__DDMA_TERR_EN_WIDTH                                 1U
#define XSPI__INTR_ENABLE__DDMA_TERR_EN_WOCLR                                 0U
#define XSPI__INTR_ENABLE__DDMA_TERR_EN_WOSET                                 0U
#define XSPI__INTR_ENABLE__CMD_IGNORED_EN_MASK                       0x00100000U
#define XSPI__INTR_ENABLE__CMD_IGNORED_EN_SHIFT                              20U
#define XSPI__INTR_ENABLE__CMD_IGNORED_EN_WIDTH                               1U
#define XSPI__INTR_ENABLE__CMD_IGNORED_EN_WOCLR                               0U
#define XSPI__INTR_ENABLE__CMD_IGNORED_EN_WOSET                               0U
#define XSPI__INTR_ENABLE__SDMA_TRIGG_EN_MASK                        0x00200000U
#define XSPI__INTR_ENABLE__SDMA_TRIGG_EN_SHIFT                               21U
#define XSPI__INTR_ENABLE__SDMA_TRIGG_EN_WIDTH                                1U
#define XSPI__INTR_ENABLE__SDMA_TRIGG_EN_WOCLR                                0U
#define XSPI__INTR_ENABLE__SDMA_TRIGG_EN_WOSET                                0U
#define XSPI__INTR_ENABLE__SDMA_ERR_EN_MASK                          0x00400000U
#define XSPI__INTR_ENABLE__SDMA_ERR_EN_SHIFT                                 22U
#define XSPI__INTR_ENABLE__SDMA_ERR_EN_WIDTH                                  1U
#define XSPI__INTR_ENABLE__SDMA_ERR_EN_WOCLR                                  0U
#define XSPI__INTR_ENABLE__SDMA_ERR_EN_WOSET                                  0U
#define XSPI__INTR_ENABLE__STIG_DONE_EN_MASK                         0x00800000U
#define XSPI__INTR_ENABLE__STIG_DONE_EN_SHIFT                                23U
#define XSPI__INTR_ENABLE__STIG_DONE_EN_WIDTH                                 1U
#define XSPI__INTR_ENABLE__STIG_DONE_EN_WOCLR                                 0U
#define XSPI__INTR_ENABLE__STIG_DONE_EN_WOSET                                 0U
#define XSPI__INTR_ENABLE__DIR_CRC_ERR_EN_MASK                       0x01000000U
#define XSPI__INTR_ENABLE__DIR_CRC_ERR_EN_SHIFT                              24U
#define XSPI__INTR_ENABLE__DIR_CRC_ERR_EN_WIDTH                               1U
#define XSPI__INTR_ENABLE__DIR_CRC_ERR_EN_WOCLR                               0U
#define XSPI__INTR_ENABLE__DIR_CRC_ERR_EN_WOSET                               0U
#define XSPI__INTR_ENABLE__DIR_DQS_ERR_EN_MASK                       0x02000000U
#define XSPI__INTR_ENABLE__DIR_DQS_ERR_EN_SHIFT                              25U
#define XSPI__INTR_ENABLE__DIR_DQS_ERR_EN_WIDTH                               1U
#define XSPI__INTR_ENABLE__DIR_DQS_ERR_EN_WOCLR                               0U
#define XSPI__INTR_ENABLE__DIR_DQS_ERR_EN_WOSET                               0U
#define XSPI__INTR_ENABLE__DIR_CMD_ERR_EN_MASK                       0x04000000U
#define XSPI__INTR_ENABLE__DIR_CMD_ERR_EN_SHIFT                              26U
#define XSPI__INTR_ENABLE__DIR_CMD_ERR_EN_WIDTH                               1U
#define XSPI__INTR_ENABLE__DIR_CMD_ERR_EN_WOCLR                               0U
#define XSPI__INTR_ENABLE__DIR_CMD_ERR_EN_WOSET                               0U
#define XSPI__INTR_ENABLE__DIR_ECC_CORR_ERR_EN_MASK                  0x08000000U
#define XSPI__INTR_ENABLE__DIR_ECC_CORR_ERR_EN_SHIFT                         27U
#define XSPI__INTR_ENABLE__DIR_ECC_CORR_ERR_EN_WIDTH                          1U
#define XSPI__INTR_ENABLE__DIR_ECC_CORR_ERR_EN_WOCLR                          0U
#define XSPI__INTR_ENABLE__DIR_ECC_CORR_ERR_EN_WOSET                          0U
#define XSPI__INTR_ENABLE__DIR_DEV_ERR_EN_MASK                       0x10000000U
#define XSPI__INTR_ENABLE__DIR_DEV_ERR_EN_SHIFT                              28U
#define XSPI__INTR_ENABLE__DIR_DEV_ERR_EN_WIDTH                               1U
#define XSPI__INTR_ENABLE__DIR_DEV_ERR_EN_WOCLR                               0U
#define XSPI__INTR_ENABLE__DIR_DEV_ERR_EN_WOSET                               0U
#define XSPI__INTR_ENABLE__INTR_EN_MASK                              0x80000000U
#define XSPI__INTR_ENABLE__INTR_EN_SHIFT                                     31U
#define XSPI__INTR_ENABLE__INTR_EN_WIDTH                                      1U
#define XSPI__INTR_ENABLE__INTR_EN_WOCLR                                      0U
#define XSPI__INTR_ENABLE__INTR_EN_WOSET                                      0U

#define XSPI__TRD_COMP_INTR_STATUS_READ_MASK                         0x000000FFU
#define XSPI__TRD_COMP_INTR_STATUS_WRITE_MASK                        0x000000FFU
#define XSPI__TRD_COMP_INTR_STATUS_WOCLR_MASK                        0x000000FFU
#define XSPI__TRD_COMP_INTR_STATUS__TRD0_COMP_MASK                   0x00000001U
#define XSPI__TRD_COMP_INTR_STATUS__TRD0_COMP_SHIFT                           0U
#define XSPI__TRD_COMP_INTR_STATUS__TRD0_COMP_WIDTH                           1U
#define XSPI__TRD_COMP_INTR_STATUS__TRD0_COMP_WOCLR                           1U
#define XSPI__TRD_COMP_INTR_STATUS__TRD0_COMP_WOSET                           0U
#define XSPI__TRD_COMP_INTR_STATUS__TRD1_COMP_MASK                   0x00000002U
#define XSPI__TRD_COMP_INTR_STATUS__TRD1_COMP_SHIFT                           1U
#define XSPI__TRD_COMP_INTR_STATUS__TRD1_COMP_WIDTH                           1U
#define XSPI__TRD_COMP_INTR_STATUS__TRD1_COMP_WOCLR                           1U
#define XSPI__TRD_COMP_INTR_STATUS__TRD1_COMP_WOSET                           0U
#define XSPI__TRD_COMP_INTR_STATUS__TRD2_COMP_MASK                   0x00000004U
#define XSPI__TRD_COMP_INTR_STATUS__TRD2_COMP_SHIFT                           2U
#define XSPI__TRD_COMP_INTR_STATUS__TRD2_COMP_WIDTH                           1U
#define XSPI__TRD_COMP_INTR_STATUS__TRD2_COMP_WOCLR                           1U
#define XSPI__TRD_COMP_INTR_STATUS__TRD2_COMP_WOSET                           0U
#define XSPI__TRD_COMP_INTR_STATUS__TRD3_COMP_MASK                   0x00000008U
#define XSPI__TRD_COMP_INTR_STATUS__TRD3_COMP_SHIFT                           3U
#define XSPI__TRD_COMP_INTR_STATUS__TRD3_COMP_WIDTH                           1U
#define XSPI__TRD_COMP_INTR_STATUS__TRD3_COMP_WOCLR                           1U
#define XSPI__TRD_COMP_INTR_STATUS__TRD3_COMP_WOSET                           0U
#define XSPI__TRD_COMP_INTR_STATUS__TRD4_COMP_MASK                   0x00000010U
#define XSPI__TRD_COMP_INTR_STATUS__TRD4_COMP_SHIFT                           4U
#define XSPI__TRD_COMP_INTR_STATUS__TRD4_COMP_WIDTH                           1U
#define XSPI__TRD_COMP_INTR_STATUS__TRD4_COMP_WOCLR                           1U
#define XSPI__TRD_COMP_INTR_STATUS__TRD4_COMP_WOSET                           0U
#define XSPI__TRD_COMP_INTR_STATUS__TRD5_COMP_MASK                   0x00000020U
#define XSPI__TRD_COMP_INTR_STATUS__TRD5_COMP_SHIFT                           5U
#define XSPI__TRD_COMP_INTR_STATUS__TRD5_COMP_WIDTH                           1U
#define XSPI__TRD_COMP_INTR_STATUS__TRD5_COMP_WOCLR                           1U
#define XSPI__TRD_COMP_INTR_STATUS__TRD5_COMP_WOSET                           0U
#define XSPI__TRD_COMP_INTR_STATUS__TRD6_COMP_MASK                   0x00000040U
#define XSPI__TRD_COMP_INTR_STATUS__TRD6_COMP_SHIFT                           6U
#define XSPI__TRD_COMP_INTR_STATUS__TRD6_COMP_WIDTH                           1U
#define XSPI__TRD_COMP_INTR_STATUS__TRD6_COMP_WOCLR                           1U
#define XSPI__TRD_COMP_INTR_STATUS__TRD6_COMP_WOSET                           0U
#define XSPI__TRD_COMP_INTR_STATUS__TRD7_COMP_MASK                   0x00000080U
#define XSPI__TRD_COMP_INTR_STATUS__TRD7_COMP_SHIFT                           7U
#define XSPI__TRD_COMP_INTR_STATUS__TRD7_COMP_WIDTH                           1U
#define XSPI__TRD_COMP_INTR_STATUS__TRD7_COMP_WOCLR                           1U
#define XSPI__TRD_COMP_INTR_STATUS__TRD7_COMP_WOSET                           0U

#define XSPI__TRD_ERROR_INTR_STATUS_READ_MASK                        0x000000FFU
#define XSPI__TRD_ERROR_INTR_STATUS_WRITE_MASK                       0x000000FFU
#define XSPI__TRD_ERROR_INTR_STATUS_WOCLR_MASK                       0x000000FFU
#define XSPI__TRD_ERROR_INTR_STATUS__TRD0_ERROR_STAT_MASK            0x00000001U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD0_ERROR_STAT_SHIFT                    0U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD0_ERROR_STAT_WIDTH                    1U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD0_ERROR_STAT_WOCLR                    1U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD0_ERROR_STAT_WOSET                    0U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD1_ERROR_STAT_MASK            0x00000002U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD1_ERROR_STAT_SHIFT                    1U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD1_ERROR_STAT_WIDTH                    1U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD1_ERROR_STAT_WOCLR                    1U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD1_ERROR_STAT_WOSET                    0U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD2_ERROR_STAT_MASK            0x00000004U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD2_ERROR_STAT_SHIFT                    2U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD2_ERROR_STAT_WIDTH                    1U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD2_ERROR_STAT_WOCLR                    1U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD2_ERROR_STAT_WOSET                    0U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD3_ERROR_STAT_MASK            0x00000008U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD3_ERROR_STAT_SHIFT                    3U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD3_ERROR_STAT_WIDTH                    1U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD3_ERROR_STAT_WOCLR                    1U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD3_ERROR_STAT_WOSET                    0U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD4_ERROR_STAT_MASK            0x00000010U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD4_ERROR_STAT_SHIFT                    4U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD4_ERROR_STAT_WIDTH                    1U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD4_ERROR_STAT_WOCLR                    1U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD4_ERROR_STAT_WOSET                    0U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD5_ERROR_STAT_MASK            0x00000020U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD5_ERROR_STAT_SHIFT                    5U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD5_ERROR_STAT_WIDTH                    1U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD5_ERROR_STAT_WOCLR                    1U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD5_ERROR_STAT_WOSET                    0U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD6_ERROR_STAT_MASK            0x00000040U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD6_ERROR_STAT_SHIFT                    6U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD6_ERROR_STAT_WIDTH                    1U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD6_ERROR_STAT_WOCLR                    1U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD6_ERROR_STAT_WOSET                    0U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD7_ERROR_STAT_MASK            0x00000080U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD7_ERROR_STAT_SHIFT                    7U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD7_ERROR_STAT_WIDTH                    1U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD7_ERROR_STAT_WOCLR                    1U
#define XSPI__TRD_ERROR_INTR_STATUS__TRD7_ERROR_STAT_WOSET                    0U

#define XSPI__TRD_ERROR_INTR_EN_READ_MASK                            0x000000FFU
#define XSPI__TRD_ERROR_INTR_EN_WRITE_MASK                           0x000000FFU
#define XSPI__TRD_ERROR_INTR_EN__TRD_ERROR_INTR_EN_MASK              0x000000FFU
#define XSPI__TRD_ERROR_INTR_EN__TRD_ERROR_INTR_EN_SHIFT                      0U
#define XSPI__TRD_ERROR_INTR_EN__TRD_ERROR_INTR_EN_WIDTH                      8U

#define XSPI__DMA_TARGET_ERROR_L_READ_MASK                           0xFFFFFFFFU
#define XSPI__DMA_TARGET_ERROR_L_WRITE_MASK                          0xFFFFFFFFU
#define XSPI__DMA_TARGET_ERROR_L__TARGET_ERR_L_MASK                  0xFFFFFFFFU
#define XSPI__DMA_TARGET_ERROR_L__TARGET_ERR_L_SHIFT                          0U
#define XSPI__DMA_TARGET_ERROR_L__TARGET_ERR_L_WIDTH                         32U

#define XSPI__DMA_TARGET_ERROR_H_READ_MASK                           0xFFFFFFFFU
#define XSPI__DMA_TARGET_ERROR_H_WRITE_MASK                          0xFFFFFFFFU
#define XSPI__DMA_TARGET_ERROR_H__TARGET_ERR_H_MASK                  0xFFFFFFFFU
#define XSPI__DMA_TARGET_ERROR_H__TARGET_ERR_H_SHIFT                          0U
#define XSPI__DMA_TARGET_ERROR_H__TARGET_ERR_H_WIDTH                         32U

#define XSPI__BOOT_STATUS_READ_MASK                                  0x00000007U
#define XSPI__BOOT_STATUS_WRITE_MASK                                 0x00000007U
#define XSPI__BOOT_STATUS__BOOT_DQS_ERR_MASK                         0x00000001U
#define XSPI__BOOT_STATUS__BOOT_DQS_ERR_SHIFT                                 0U
#define XSPI__BOOT_STATUS__BOOT_DQS_ERR_WIDTH                                 1U
#define XSPI__BOOT_STATUS__BOOT_DQS_ERR_WOCLR                                 0U
#define XSPI__BOOT_STATUS__BOOT_DQS_ERR_WOSET                                 0U
#define XSPI__BOOT_STATUS__BOOT_CRC_ERR_MASK                         0x00000002U
#define XSPI__BOOT_STATUS__BOOT_CRC_ERR_SHIFT                                 1U
#define XSPI__BOOT_STATUS__BOOT_CRC_ERR_WIDTH                                 1U
#define XSPI__BOOT_STATUS__BOOT_CRC_ERR_WOCLR                                 0U
#define XSPI__BOOT_STATUS__BOOT_CRC_ERR_WOSET                                 0U
#define XSPI__BOOT_STATUS__BOOT_BUS_ERR_MASK                         0x00000004U
#define XSPI__BOOT_STATUS__BOOT_BUS_ERR_SHIFT                                 2U
#define XSPI__BOOT_STATUS__BOOT_BUS_ERR_WIDTH                                 1U
#define XSPI__BOOT_STATUS__BOOT_BUS_ERR_WOCLR                                 0U
#define XSPI__BOOT_STATUS__BOOT_BUS_ERR_WOSET                                 0U

#define XSPI__LONG_POLLING_READ_MASK                                 0x0000FFFFU
#define XSPI__LONG_POLLING_WRITE_MASK                                0x0000FFFFU
#define XSPI__LONG_POLLING__LONG_POLLING_MASK                        0x0000FFFFU
#define XSPI__LONG_POLLING__LONG_POLLING_SHIFT                                0U
#define XSPI__LONG_POLLING__LONG_POLLING_WIDTH                               16U

#define XSPI__SHORT_POLLING_READ_MASK                                0x0000FFFFU
#define XSPI__SHORT_POLLING_WRITE_MASK                               0x0000FFFFU
#define XSPI__SHORT_POLLING__SHORT_POLLING_MASK                      0x0000FFFFU
#define XSPI__SHORT_POLLING__SHORT_POLLING_SHIFT                              0U
#define XSPI__SHORT_POLLING__SHORT_POLLING_WIDTH                             16U

#define XSPI__CTRL_CONFIG_READ_MASK                                  0x00000068U
#define XSPI__CTRL_CONFIG_WRITE_MASK                                 0x00000068U
#define XSPI__CTRL_CONFIG__CONT_ON_ERR_MASK                          0x00000008U
#define XSPI__CTRL_CONFIG__CONT_ON_ERR_SHIFT                                  3U
#define XSPI__CTRL_CONFIG__CONT_ON_ERR_WIDTH                                  1U
#define XSPI__CTRL_CONFIG__CONT_ON_ERR_WOCLR                                  0U
#define XSPI__CTRL_CONFIG__CONT_ON_ERR_WOSET                                  0U
#define XSPI__CTRL_CONFIG__WORK_MODE_MASK                            0x00000060U
#define XSPI__CTRL_CONFIG__WORK_MODE_SHIFT                                    5U
#define XSPI__CTRL_CONFIG__WORK_MODE_WIDTH                                    2U

#define XSPI__DMA_SETTINGS_READ_MASK                                 0x000F00FFU
#define XSPI__DMA_SETTINGS_WRITE_MASK                                0x000F00FFU
#define XSPI__DMA_SETTINGS__BURST_SEL_MASK                           0x000000FFU
#define XSPI__DMA_SETTINGS__BURST_SEL_SHIFT                                   0U
#define XSPI__DMA_SETTINGS__BURST_SEL_WIDTH                                   8U
#define XSPI__DMA_SETTINGS__OTE_MASK                                 0x00010000U
#define XSPI__DMA_SETTINGS__OTE_SHIFT                                        16U
#define XSPI__DMA_SETTINGS__OTE_WIDTH                                         1U
#define XSPI__DMA_SETTINGS__OTE_WOCLR                                         0U
#define XSPI__DMA_SETTINGS__OTE_WOSET                                         0U
#define XSPI__DMA_SETTINGS__SDMA_ERR_RSP_MASK                        0x00020000U
#define XSPI__DMA_SETTINGS__SDMA_ERR_RSP_SHIFT                               17U
#define XSPI__DMA_SETTINGS__SDMA_ERR_RSP_WIDTH                                1U
#define XSPI__DMA_SETTINGS__SDMA_ERR_RSP_WOCLR                                0U
#define XSPI__DMA_SETTINGS__SDMA_ERR_RSP_WOSET                                0U
#define XSPI__DMA_SETTINGS__WORD_SIZE_MASK                           0x000C0000U
#define XSPI__DMA_SETTINGS__WORD_SIZE_SHIFT                                  18U
#define XSPI__DMA_SETTINGS__WORD_SIZE_WIDTH                                   2U

#define XSPI__SDMA_SIZE_READ_MASK                                    0xFFFFFFFFU
#define XSPI__SDMA_SIZE_WRITE_MASK                                   0xFFFFFFFFU
#define XSPI__SDMA_SIZE__SDMA_SIZE_MASK                              0xFFFFFFFFU
#define XSPI__SDMA_SIZE__SDMA_SIZE_SHIFT                                      0U
#define XSPI__SDMA_SIZE__SDMA_SIZE_WIDTH                                     32U

#define XSPI__SDMA_TRD_INFO_READ_MASK                                0x00000107U
#define XSPI__SDMA_TRD_INFO_WRITE_MASK                               0x00000107U
#define XSPI__SDMA_TRD_INFO__SDMA_TRD_MASK                           0x00000007U
#define XSPI__SDMA_TRD_INFO__SDMA_TRD_SHIFT                                   0U
#define XSPI__SDMA_TRD_INFO__SDMA_TRD_WIDTH                                   3U
#define XSPI__SDMA_TRD_INFO__SDMA_DIR_MASK                           0x00000100U
#define XSPI__SDMA_TRD_INFO__SDMA_DIR_SHIFT                                   8U
#define XSPI__SDMA_TRD_INFO__SDMA_DIR_WIDTH                                   1U
#define XSPI__SDMA_TRD_INFO__SDMA_DIR_WOCLR                                   0U
#define XSPI__SDMA_TRD_INFO__SDMA_DIR_WOSET                                   0U

#define XSPI__SDMA_ADDR0_READ_MASK                                   0xFFFFFFFFU
#define XSPI__SDMA_ADDR0_WRITE_MASK                                  0xFFFFFFFFU
#define XSPI__SDMA_ADDR0__SDMA_ADDR_L_MASK                           0xFFFFFFFFU
#define XSPI__SDMA_ADDR0__SDMA_ADDR_L_SHIFT                                   0U
#define XSPI__SDMA_ADDR0__SDMA_ADDR_L_WIDTH                                  32U

#define XSPI__SDMA_ADDR1_READ_MASK                                   0xFFFFFFFFU
#define XSPI__SDMA_ADDR1_WRITE_MASK                                  0xFFFFFFFFU
#define XSPI__SDMA_ADDR1__SDMA_ADDR_H_MASK                           0xFFFFFFFFU
#define XSPI__SDMA_ADDR1__SDMA_ADDR_H_SHIFT                                   0U
#define XSPI__SDMA_ADDR1__SDMA_ADDR_H_WIDTH                                  32U

#define XSPI__DISCOVERY_CONTROL_READ_MASK                            0x0007FFFFU
#define XSPI__DISCOVERY_CONTROL_WRITE_MASK                           0x0007FFFFU
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_REQ_MASK                  0x00000001U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_REQ_SHIFT                          0U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_REQ_WIDTH                          1U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_REQ_WOCLR                          0U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_REQ_WOSET                          0U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_REQ_TYPE_MASK             0x00000002U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_REQ_TYPE_SHIFT                     1U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_REQ_TYPE_WIDTH                     1U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_REQ_TYPE_WOCLR                     0U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_REQ_TYPE_WOSET                     0U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_COMP_MASK                 0x00000004U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_COMP_SHIFT                         2U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_COMP_WIDTH                         1U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_COMP_WOCLR                         0U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_COMP_WOSET                         0U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_FAIL_MASK                 0x00000018U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_FAIL_SHIFT                         3U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_FAIL_WIDTH                         2U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_INHIBIT_MASK              0x00000020U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_INHIBIT_SHIFT                      5U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_INHIBIT_WIDTH                      1U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_INHIBIT_WOCLR                      0U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_INHIBIT_WOSET                      0U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_EXTOP_VAL_MASK            0x00000040U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_EXTOP_VAL_SHIFT                    6U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_EXTOP_VAL_WIDTH                    1U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_EXTOP_VAL_WOCLR                    0U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_EXTOP_VAL_WOSET                    0U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_EXTOP_EN_MASK             0x00000080U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_EXTOP_EN_SHIFT                     7U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_EXTOP_EN_WIDTH                     1U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_EXTOP_EN_WOCLR                     0U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_EXTOP_EN_WOSET                     0U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_CMD_TYPE_MASK             0x00000300U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_CMD_TYPE_SHIFT                     8U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_CMD_TYPE_WIDTH                     2U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_DUMMY_CNT_MASK            0x00000400U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_DUMMY_CNT_SHIFT                   10U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_DUMMY_CNT_WIDTH                    1U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_DUMMY_CNT_WOCLR                    0U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_DUMMY_CNT_WOSET                    0U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_ABNUM_MASK                0x00000800U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_ABNUM_SHIFT                       11U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_ABNUM_WIDTH                        1U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_ABNUM_WOCLR                        0U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_ABNUM_WOSET                        0U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_NUM_LINES_MASK            0x0000F000U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_NUM_LINES_SHIFT                   12U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_NUM_LINES_WIDTH                    4U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_BANK_MASK                 0x00070000U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_BANK_SHIFT                        16U
#define XSPI__DISCOVERY_CONTROL__DISCOVERY_BANK_WIDTH                         3U

#define XSPI__XIP_MODE_CFG_READ_MASK                                 0x00FFFFFFU
#define XSPI__XIP_MODE_CFG_WRITE_MASK                                0x00FFFFFFU
#define XSPI__XIP_MODE_CFG__XIP_EN_MASK                              0x000000FFU
#define XSPI__XIP_MODE_CFG__XIP_EN_SHIFT                                      0U
#define XSPI__XIP_MODE_CFG__XIP_EN_WIDTH                                      8U
#define XSPI__XIP_MODE_CFG__XIP_EN_MB_VAL_MASK                       0x0000FF00U
#define XSPI__XIP_MODE_CFG__XIP_EN_MB_VAL_SHIFT                               8U
#define XSPI__XIP_MODE_CFG__XIP_EN_MB_VAL_WIDTH                               8U
#define XSPI__XIP_MODE_CFG__XIP_DIS_MB_VAL_MASK                      0x00FF0000U
#define XSPI__XIP_MODE_CFG__XIP_DIS_MB_VAL_SHIFT                             16U
#define XSPI__XIP_MODE_CFG__XIP_DIS_MB_VAL_WIDTH                              8U

#define XSPI__GLOBAL_SEQ_CFG_READ_MASK                               0x01B377FFU
#define XSPI__GLOBAL_SEQ_CFG_WRITE_MASK                              0x01B377FFU
#define XSPI__GLOBAL_SEQ_CFG__SEQ_PAGE_SIZE_RD_MASK                  0x0000000FU
#define XSPI__GLOBAL_SEQ_CFG__SEQ_PAGE_SIZE_RD_SHIFT                          0U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_PAGE_SIZE_RD_WIDTH                          4U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_PAGE_SIZE_PGM_MASK                 0x000000F0U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_PAGE_SIZE_PGM_SHIFT                         4U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_PAGE_SIZE_PGM_WIDTH                         4U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_EN_MASK                        0x00000100U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_EN_SHIFT                                8U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_EN_WIDTH                                1U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_EN_WOCLR                                0U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_EN_WOSET                                0U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_VARIANT_MASK                   0x00000200U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_VARIANT_SHIFT                           9U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_VARIANT_WIDTH                           1U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_VARIANT_WOCLR                           0U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_VARIANT_WOSET                           0U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_OE_MASK                        0x00000400U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_OE_SHIFT                               10U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_OE_WIDTH                                1U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_OE_WOCLR                                0U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_OE_WOSET                                0U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_CHUNK_SIZE_MASK                0x00007000U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_CHUNK_SIZE_SHIFT                       12U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_CHUNK_SIZE_WIDTH                        3U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_UAL_CHUNK_EN_MASK              0x00010000U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_UAL_CHUNK_EN_SHIFT                     16U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_UAL_CHUNK_EN_WIDTH                      1U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_UAL_CHUNK_EN_WOCLR                      0U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_UAL_CHUNK_EN_WOSET                      0U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_UAL_CHUNK_CHK_MASK             0x00020000U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_UAL_CHUNK_CHK_SHIFT                    17U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_UAL_CHUNK_CHK_WIDTH                     1U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_UAL_CHUNK_CHK_WOCLR                     0U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_CRC_UAL_CHUNK_CHK_WOSET                     0U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_DATA_SWAP_MASK                     0x00100000U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_DATA_SWAP_SHIFT                            20U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_DATA_SWAP_WIDTH                             1U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_DATA_SWAP_WOCLR                             0U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_DATA_SWAP_WOSET                             0U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_DATA_PER_ADDR_MASK                 0x00200000U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_DATA_PER_ADDR_SHIFT                        21U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_DATA_PER_ADDR_WIDTH                         1U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_DATA_PER_ADDR_WOCLR                         0U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_DATA_PER_ADDR_WOSET                         0U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_TYPE_MASK                          0x01800000U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_TYPE_SHIFT                                 23U
#define XSPI__GLOBAL_SEQ_CFG__SEQ_TYPE_WIDTH                                  2U

#define XSPI__GLOBAL_SEQ_CFG_1_READ_MASK                             0x370101FFU
#define XSPI__GLOBAL_SEQ_CFG_1_WRITE_MASK                            0x370101FFU
#define XSPI__GLOBAL_SEQ_CFG_1__SEQ_PAGE_SIZE_EXT_MASK               0x000001FFU
#define XSPI__GLOBAL_SEQ_CFG_1__SEQ_PAGE_SIZE_EXT_SHIFT                       0U
#define XSPI__GLOBAL_SEQ_CFG_1__SEQ_PAGE_SIZE_EXT_WIDTH                       9U
#define XSPI__GLOBAL_SEQ_CFG_1__SEQ_PAGE_CA_SIZE_MASK                0x00010000U
#define XSPI__GLOBAL_SEQ_CFG_1__SEQ_PAGE_CA_SIZE_SHIFT                       16U
#define XSPI__GLOBAL_SEQ_CFG_1__SEQ_PAGE_CA_SIZE_WIDTH                        1U
#define XSPI__GLOBAL_SEQ_CFG_1__SEQ_PAGE_CA_SIZE_WOCLR                        0U
#define XSPI__GLOBAL_SEQ_CFG_1__SEQ_PAGE_CA_SIZE_WOSET                        0U
#define XSPI__GLOBAL_SEQ_CFG_1__SEQ_PAGE_PER_BLOCK_MASK              0x07000000U
#define XSPI__GLOBAL_SEQ_CFG_1__SEQ_PAGE_PER_BLOCK_SHIFT                     24U
#define XSPI__GLOBAL_SEQ_CFG_1__SEQ_PAGE_PER_BLOCK_WIDTH                      3U
#define XSPI__GLOBAL_SEQ_CFG_1__SEQ_PLANE_CNT_MASK                   0x30000000U
#define XSPI__GLOBAL_SEQ_CFG_1__SEQ_PLANE_CNT_SHIFT                          28U
#define XSPI__GLOBAL_SEQ_CFG_1__SEQ_PLANE_CNT_WIDTH                           2U

#define XSPI__DIRECT_ACCESS_CFG_READ_MASK                            0x1FFF1F07U
#define XSPI__DIRECT_ACCESS_CFG_WRITE_MASK                           0x1FFF1F07U
#define XSPI__DIRECT_ACCESS_CFG__DAC_BANK_NUM_MASK                   0x00000007U
#define XSPI__DIRECT_ACCESS_CFG__DAC_BANK_NUM_SHIFT                           0U
#define XSPI__DIRECT_ACCESS_CFG__DAC_BANK_NUM_WIDTH                           3U
#define XSPI__DIRECT_ACCESS_CFG__MODE_BIT_XIP_EN_MASK                0x00000100U
#define XSPI__DIRECT_ACCESS_CFG__MODE_BIT_XIP_EN_SHIFT                        8U
#define XSPI__DIRECT_ACCESS_CFG__MODE_BIT_XIP_EN_WIDTH                        1U
#define XSPI__DIRECT_ACCESS_CFG__MODE_BIT_XIP_EN_WOCLR                        0U
#define XSPI__DIRECT_ACCESS_CFG__MODE_BIT_XIP_EN_WOSET                        0U
#define XSPI__DIRECT_ACCESS_CFG__MODE_BIT_XIP_DIS_MASK               0x00000200U
#define XSPI__DIRECT_ACCESS_CFG__MODE_BIT_XIP_DIS_SHIFT                       9U
#define XSPI__DIRECT_ACCESS_CFG__MODE_BIT_XIP_DIS_WIDTH                       1U
#define XSPI__DIRECT_ACCESS_CFG__MODE_BIT_XIP_DIS_WOCLR                       0U
#define XSPI__DIRECT_ACCESS_CFG__MODE_BIT_XIP_DIS_WOSET                       0U
#define XSPI__DIRECT_ACCESS_CFG__AUTO_WEL_DIS_MASK                   0x00000400U
#define XSPI__DIRECT_ACCESS_CFG__AUTO_WEL_DIS_SHIFT                          10U
#define XSPI__DIRECT_ACCESS_CFG__AUTO_WEL_DIS_WIDTH                           1U
#define XSPI__DIRECT_ACCESS_CFG__AUTO_WEL_DIS_WOCLR                           0U
#define XSPI__DIRECT_ACCESS_CFG__AUTO_WEL_DIS_WOSET                           0U
#define XSPI__DIRECT_ACCESS_CFG__AUTO_POLL_DIS_MASK                  0x00000800U
#define XSPI__DIRECT_ACCESS_CFG__AUTO_POLL_DIS_SHIFT                         11U
#define XSPI__DIRECT_ACCESS_CFG__AUTO_POLL_DIS_WIDTH                          1U
#define XSPI__DIRECT_ACCESS_CFG__AUTO_POLL_DIS_WOCLR                          0U
#define XSPI__DIRECT_ACCESS_CFG__AUTO_POLL_DIS_WOSET                          0U
#define XSPI__DIRECT_ACCESS_CFG__RMP_ADDR_EN_MASK                    0x00001000U
#define XSPI__DIRECT_ACCESS_CFG__RMP_ADDR_EN_SHIFT                           12U
#define XSPI__DIRECT_ACCESS_CFG__RMP_ADDR_EN_WIDTH                            1U
#define XSPI__DIRECT_ACCESS_CFG__RMP_ADDR_EN_WOCLR                            0U
#define XSPI__DIRECT_ACCESS_CFG__RMP_ADDR_EN_WOSET                            0U
#define XSPI__DIRECT_ACCESS_CFG__DAC_ADDR_MASK_MASK                  0x1FFF0000U
#define XSPI__DIRECT_ACCESS_CFG__DAC_ADDR_MASK_SHIFT                         16U
#define XSPI__DIRECT_ACCESS_CFG__DAC_ADDR_MASK_WIDTH                         13U

#define XSPI__DIRECT_ACCESS_RMP_READ_MASK                            0xFFFFFFFFU
#define XSPI__DIRECT_ACCESS_RMP_WRITE_MASK                           0xFFFFFFFFU
#define XSPI__DIRECT_ACCESS_RMP__RMP_ADDR_VAL_MASK                   0xFFFFFFFFU
#define XSPI__DIRECT_ACCESS_RMP__RMP_ADDR_VAL_SHIFT                           0U
#define XSPI__DIRECT_ACCESS_RMP__RMP_ADDR_VAL_WIDTH                          32U

#define XSPI__DIRECT_ACCESS_RMP_1_READ_MASK                          0xFFFFFFFFU
#define XSPI__DIRECT_ACCESS_RMP_1_WRITE_MASK                         0xFFFFFFFFU
#define XSPI__DIRECT_ACCESS_RMP_1__RMP_ADDR_VAL_1_MASK               0xFFFFFFFFU
#define XSPI__DIRECT_ACCESS_RMP_1__RMP_ADDR_VAL_1_SHIFT                       0U
#define XSPI__DIRECT_ACCESS_RMP_1__RMP_ADDR_VAL_1_WIDTH                      32U

#define XSPI__RST_SEQ_CFG_0_READ_MASK                                0x136DFFFFU
#define XSPI__RST_SEQ_CFG_0_WRITE_MASK                               0x136DFFFFU
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD0_VAL_MASK                0x000000FFU
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD0_VAL_SHIFT                        0U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD0_VAL_WIDTH                        8U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD1_VAL_MASK                0x0000FF00U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD1_VAL_SHIFT                        8U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD1_VAL_WIDTH                        8U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD0_EN_MASK                 0x00010000U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD0_EN_SHIFT                        16U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD0_EN_WIDTH                         1U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD0_EN_WOCLR                         0U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD0_EN_WOSET                         0U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_DATA_IOS_MASK                0x000C0000U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_DATA_IOS_SHIFT                       18U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_DATA_IOS_WIDTH                        2U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_DATA_EDGE_MASK               0x00200000U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_DATA_EDGE_SHIFT                      21U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_DATA_EDGE_WIDTH                       1U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_DATA_EDGE_WOCLR                       0U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_DATA_EDGE_WOSET                       0U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_DATA_EN_MASK                 0x00400000U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_DATA_EN_SHIFT                        22U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_DATA_EN_WIDTH                         1U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_DATA_EN_WOCLR                         0U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_DATA_EN_WOSET                         0U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD_IOS_MASK                 0x03000000U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD_IOS_SHIFT                        24U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD_IOS_WIDTH                         2U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD_EDGE_MASK                0x10000000U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD_EDGE_SHIFT                       28U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD_EDGE_WIDTH                        1U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD_EDGE_WOCLR                        0U
#define XSPI__RST_SEQ_CFG_0__RST_SEQ_P1_CMD_EDGE_WOSET                        0U

#define XSPI__RST_SEQ_CFG_1_READ_MASK                                0xFFFFFF03U
#define XSPI__RST_SEQ_CFG_1_WRITE_MASK                               0xFFFFFF03U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_CMD0_EXT_EN_MASK             0x00000001U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_CMD0_EXT_EN_SHIFT                     0U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_CMD0_EXT_EN_WIDTH                     1U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_CMD0_EXT_EN_WOCLR                     0U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_CMD0_EXT_EN_WOSET                     0U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_CMD1_EXT_EN_MASK             0x00000002U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_CMD1_EXT_EN_SHIFT                     1U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_CMD1_EXT_EN_WIDTH                     1U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_CMD1_EXT_EN_WOCLR                     0U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_CMD1_EXT_EN_WOSET                     0U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_CMD0_EXT_VAL_MASK            0x0000FF00U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_CMD0_EXT_VAL_SHIFT                    8U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_CMD0_EXT_VAL_WIDTH                    8U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_CMD1_EXT_VAL_MASK            0x00FF0000U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_CMD1_EXT_VAL_SHIFT                   16U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_CMD1_EXT_VAL_WIDTH                    8U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_DATA_VAL_MASK                0xFF000000U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_DATA_VAL_SHIFT                       24U
#define XSPI__RST_SEQ_CFG_1__RST_SEQ_P1_DATA_VAL_WIDTH                        8U

#define XSPI__RST_SEQ_CFG_2_READ_MASK                                0xFFFFFFFFU
#define XSPI__RST_SEQ_CFG_2_WRITE_MASK                               0xFFFFFFFFU
#define XSPI__RST_SEQ_CFG_2__RST_SEQ_P1_TPOR_MASK                    0xFFFFFFFFU
#define XSPI__RST_SEQ_CFG_2__RST_SEQ_P1_TPOR_SHIFT                            0U
#define XSPI__RST_SEQ_CFG_2__RST_SEQ_P1_TPOR_WIDTH                           32U

#define XSPI__ERS_SEQ_CFG_0_READ_MASK                                0x13FFFBFFU
#define XSPI__ERS_SEQ_CFG_0_WRITE_MASK                               0x13FFFBFFU
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_VAL_MASK                0x000000FFU
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_VAL_SHIFT                        0U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_VAL_WIDTH                        8U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_IOS_MASK                0x00000300U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_IOS_SHIFT                        8U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_IOS_WIDTH                        2U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_EDGE_MASK               0x00000800U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_EDGE_SHIFT                      11U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_EDGE_WIDTH                       1U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_EDGE_WOCLR                       0U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_EDGE_WOSET                       0U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_ADDR_CNT_MASK               0x00007000U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_ADDR_CNT_SHIFT                      12U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_ADDR_CNT_WIDTH                       3U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_EXT_EN_MASK             0x00008000U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_EXT_EN_SHIFT                    15U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_EXT_EN_WIDTH                     1U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_EXT_EN_WOCLR                     0U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_EXT_EN_WOSET                     0U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_EXT_VAL_MASK            0x00FF0000U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_EXT_VAL_SHIFT                   16U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_CMD_EXT_VAL_WIDTH                    8U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_ADDR_IOS_MASK               0x03000000U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_ADDR_IOS_SHIFT                      24U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_ADDR_IOS_WIDTH                       2U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_ADDR_EDGE_MASK              0x10000000U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_ADDR_EDGE_SHIFT                     28U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_ADDR_EDGE_WIDTH                      1U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_ADDR_EDGE_WOCLR                      0U
#define XSPI__ERS_SEQ_CFG_0__ERSS_SEQ_P1_ADDR_EDGE_WOSET                      0U

#define XSPI__ERS_SEQ_CFG_1_READ_MASK                                0x0000001FU
#define XSPI__ERS_SEQ_CFG_1_WRITE_MASK                               0x0000001FU
#define XSPI__ERS_SEQ_CFG_1__ERSS_SEQ_P1_SECT_SIZE_MASK              0x0000001FU
#define XSPI__ERS_SEQ_CFG_1__ERSS_SEQ_P1_SECT_SIZE_SHIFT                      0U
#define XSPI__ERS_SEQ_CFG_1__ERSS_SEQ_P1_SECT_SIZE_WIDTH                      5U

#define XSPI__ERS_SEQ_CFG_2_READ_MASK                                0x00FF8BFFU
#define XSPI__ERS_SEQ_CFG_2_WRITE_MASK                               0x00FF8BFFU
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_VAL_MASK                0x000000FFU
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_VAL_SHIFT                        0U
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_VAL_WIDTH                        8U
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_IOS_MASK                0x00000300U
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_IOS_SHIFT                        8U
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_IOS_WIDTH                        2U
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_EDGE_MASK               0x00000800U
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_EDGE_SHIFT                      11U
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_EDGE_WIDTH                       1U
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_EDGE_WOCLR                       0U
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_EDGE_WOSET                       0U
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_EXT_EN_MASK             0x00008000U
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_EXT_EN_SHIFT                    15U
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_EXT_EN_WIDTH                     1U
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_EXT_EN_WOCLR                     0U
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_EXT_EN_WOSET                     0U
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_EXT_VAL_MASK            0x00FF0000U
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_EXT_VAL_SHIFT                   16U
#define XSPI__ERS_SEQ_CFG_2__ERSA_SEQ_P1_CMD_EXT_VAL_WIDTH                    8U

#define XSPI__PROG_SEQ_CFG_0_READ_MASK                               0x00BB7BFFU
#define XSPI__PROG_SEQ_CFG_0_WRITE_MASK                              0x00BB7BFFU
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_CMD_VAL_MASK               0x000000FFU
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_CMD_VAL_SHIFT                       0U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_CMD_VAL_WIDTH                       8U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_CMD_IOS_MASK               0x00000300U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_CMD_IOS_SHIFT                       8U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_CMD_IOS_WIDTH                       2U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_CMD_EDGE_MASK              0x00000800U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_CMD_EDGE_SHIFT                     11U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_CMD_EDGE_WIDTH                      1U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_CMD_EDGE_WOCLR                      0U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_CMD_EDGE_WOSET                      0U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_ADDR_CNT_MASK              0x00007000U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_ADDR_CNT_SHIFT                     12U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_ADDR_CNT_WIDTH                      3U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_ADDR_IOS_MASK              0x00030000U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_ADDR_IOS_SHIFT                     16U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_ADDR_IOS_WIDTH                      2U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_ADDR_EDGE_MASK             0x00080000U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_ADDR_EDGE_SHIFT                    19U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_ADDR_EDGE_WIDTH                     1U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_ADDR_EDGE_WOCLR                     0U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_ADDR_EDGE_WOSET                     0U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_DATA_IOS_MASK              0x00300000U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_DATA_IOS_SHIFT                     20U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_DATA_IOS_WIDTH                      2U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_DATA_EDGE_MASK             0x00800000U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_DATA_EDGE_SHIFT                    23U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_DATA_EDGE_WIDTH                     1U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_DATA_EDGE_WOCLR                     0U
#define XSPI__PROG_SEQ_CFG_0__PROG_SEQ_P1_DATA_EDGE_WOSET                     0U

#define XSPI__PROG_SEQ_CFG_1_READ_MASK                               0x0000FF01U
#define XSPI__PROG_SEQ_CFG_1_WRITE_MASK                              0x0000FF01U
#define XSPI__PROG_SEQ_CFG_1__PROG_SEQ_P1_CMD_EXT_EN_MASK            0x00000001U
#define XSPI__PROG_SEQ_CFG_1__PROG_SEQ_P1_CMD_EXT_EN_SHIFT                    0U
#define XSPI__PROG_SEQ_CFG_1__PROG_SEQ_P1_CMD_EXT_EN_WIDTH                    1U
#define XSPI__PROG_SEQ_CFG_1__PROG_SEQ_P1_CMD_EXT_EN_WOCLR                    0U
#define XSPI__PROG_SEQ_CFG_1__PROG_SEQ_P1_CMD_EXT_EN_WOSET                    0U
#define XSPI__PROG_SEQ_CFG_1__PROG_SEQ_P1_CMD_EXT_VAL_MASK           0x0000FF00U
#define XSPI__PROG_SEQ_CFG_1__PROG_SEQ_P1_CMD_EXT_VAL_SHIFT                   8U
#define XSPI__PROG_SEQ_CFG_1__PROG_SEQ_P1_CMD_EXT_VAL_WIDTH                   8U

#define XSPI__PROG_SEQ_CFG_2_READ_MASK                               0x00003F07U
#define XSPI__PROG_SEQ_CFG_2_WRITE_MASK                              0x00003F07U
#define XSPI__PROG_SEQ_CFG_2__PROG_SEQ_P2_TARGET_MASK                0x00000001U
#define XSPI__PROG_SEQ_CFG_2__PROG_SEQ_P2_TARGET_SHIFT                        0U
#define XSPI__PROG_SEQ_CFG_2__PROG_SEQ_P2_TARGET_WIDTH                        1U
#define XSPI__PROG_SEQ_CFG_2__PROG_SEQ_P2_TARGET_WOCLR                        0U
#define XSPI__PROG_SEQ_CFG_2__PROG_SEQ_P2_TARGET_WOSET                        0U
#define XSPI__PROG_SEQ_CFG_2__PROG_SEQ_P2_BURST_TYPE_MASK            0x00000002U
#define XSPI__PROG_SEQ_CFG_2__PROG_SEQ_P2_BURST_TYPE_SHIFT                    1U
#define XSPI__PROG_SEQ_CFG_2__PROG_SEQ_P2_BURST_TYPE_WIDTH                    1U
#define XSPI__PROG_SEQ_CFG_2__PROG_SEQ_P2_BURST_TYPE_WOCLR                    0U
#define XSPI__PROG_SEQ_CFG_2__PROG_SEQ_P2_BURST_TYPE_WOSET                    0U
#define XSPI__PROG_SEQ_CFG_2__PROG_SEQ_P2_MASK_CMD_MOD_MASK          0x00000004U
#define XSPI__PROG_SEQ_CFG_2__PROG_SEQ_P2_MASK_CMD_MOD_SHIFT                  2U
#define XSPI__PROG_SEQ_CFG_2__PROG_SEQ_P2_MASK_CMD_MOD_WIDTH                  1U
#define XSPI__PROG_SEQ_CFG_2__PROG_SEQ_P2_MASK_CMD_MOD_WOCLR                  0U
#define XSPI__PROG_SEQ_CFG_2__PROG_SEQ_P2_MASK_CMD_MOD_WOSET                  0U
#define XSPI__PROG_SEQ_CFG_2__PROG_SEQ_P2_LATENCY_CNT_MASK           0x00003F00U
#define XSPI__PROG_SEQ_CFG_2__PROG_SEQ_P2_LATENCY_CNT_SHIFT                   8U
#define XSPI__PROG_SEQ_CFG_2__PROG_SEQ_P2_LATENCY_CNT_WIDTH                   6U

#define XSPI__READ_SEQ_CFG_0_READ_MASK                               0x3FBB7BFFU
#define XSPI__READ_SEQ_CFG_0_WRITE_MASK                              0x3FBB7BFFU
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_CMD_VAL_MASK               0x000000FFU
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_CMD_VAL_SHIFT                       0U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_CMD_VAL_WIDTH                       8U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_CMD_IOS_MASK               0x00000300U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_CMD_IOS_SHIFT                       8U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_CMD_IOS_WIDTH                       2U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_CMD_EDGE_MASK              0x00000800U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_CMD_EDGE_SHIFT                     11U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_CMD_EDGE_WIDTH                      1U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_CMD_EDGE_WOCLR                      0U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_CMD_EDGE_WOSET                      0U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_ADDR_CNT_MASK              0x00007000U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_ADDR_CNT_SHIFT                     12U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_ADDR_CNT_WIDTH                      3U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_ADDR_IOS_MASK              0x00030000U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_ADDR_IOS_SHIFT                     16U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_ADDR_IOS_WIDTH                      2U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_ADDR_EDGE_MASK             0x00080000U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_ADDR_EDGE_SHIFT                    19U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_ADDR_EDGE_WIDTH                     1U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_ADDR_EDGE_WOCLR                     0U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_ADDR_EDGE_WOSET                     0U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_DATA_IOS_MASK              0x00300000U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_DATA_IOS_SHIFT                     20U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_DATA_IOS_WIDTH                      2U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_DATA_EDGE_MASK             0x00800000U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_DATA_EDGE_SHIFT                    23U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_DATA_EDGE_WIDTH                     1U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_DATA_EDGE_WOCLR                     0U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_DATA_EDGE_WOSET                     0U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_DUMMY_CNT_MASK             0x3F000000U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_DUMMY_CNT_SHIFT                    24U
#define XSPI__READ_SEQ_CFG_0__READ_SEQ_P1_DUMMY_CNT_WIDTH                     6U

#define XSPI__READ_SEQ_CFG_1_READ_MASK                               0xBF00FF11U
#define XSPI__READ_SEQ_CFG_1_WRITE_MASK                              0xBF00FF11U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_CMD_EXT_EN_MASK            0x00000001U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_CMD_EXT_EN_SHIFT                    0U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_CMD_EXT_EN_WIDTH                    1U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_CMD_EXT_EN_WOCLR                    0U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_CMD_EXT_EN_WOSET                    0U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_CACHE_RANDOM_READ_EN_MASK  0x00000010U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_CACHE_RANDOM_READ_EN_SHIFT          4U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_CACHE_RANDOM_READ_EN_WIDTH          1U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_CACHE_RANDOM_READ_EN_WOCLR          0U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_CACHE_RANDOM_READ_EN_WOSET          0U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_CMD_EXT_VAL_MASK           0x0000FF00U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_CMD_EXT_VAL_SHIFT                   8U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_CMD_EXT_VAL_WIDTH                   8U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_MB_DUMMY_CNT_MASK          0x3F000000U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_MB_DUMMY_CNT_SHIFT                 24U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_MB_DUMMY_CNT_WIDTH                  6U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_MB_EN_MASK                 0x80000000U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_MB_EN_SHIFT                        31U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_MB_EN_WIDTH                         1U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_MB_EN_WOCLR                         0U
#define XSPI__READ_SEQ_CFG_1__READ_SEQ_P1_MB_EN_WOSET                         0U

#define XSPI__READ_SEQ_CFG_2_READ_MASK                               0x00003F0FU
#define XSPI__READ_SEQ_CFG_2_WRITE_MASK                              0x00003F0FU
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_TARGET_MASK                0x00000001U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_TARGET_SHIFT                        0U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_TARGET_WIDTH                        1U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_TARGET_WOCLR                        0U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_TARGET_WOSET                        0U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_BURST_TYPE_MASK            0x00000002U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_BURST_TYPE_SHIFT                    1U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_BURST_TYPE_WIDTH                    1U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_BURST_TYPE_WOCLR                    0U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_BURST_TYPE_WOSET                    0U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_MASK_CMD_MOD_MASK          0x00000004U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_MASK_CMD_MOD_SHIFT                  2U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_MASK_CMD_MOD_WIDTH                  1U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_MASK_CMD_MOD_WOCLR                  0U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_MASK_CMD_MOD_WOSET                  0U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_HF_BOUND_EN_MASK           0x00000008U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_HF_BOUND_EN_SHIFT                   3U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_HF_BOUND_EN_WIDTH                   1U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_HF_BOUND_EN_WOCLR                   0U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_HF_BOUND_EN_WOSET                   0U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_LATENCY_CNT_MASK           0x00003F00U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_LATENCY_CNT_SHIFT                   8U
#define XSPI__READ_SEQ_CFG_2__READ_SEQ_P2_LATENCY_CNT_WIDTH                   6U

#define XSPI__WE_SEQ_CFG_0_READ_MASK                                 0x00FF8BFFU
#define XSPI__WE_SEQ_CFG_0_WRITE_MASK                                0x00FF8BFFU
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_VAL_MASK                   0x000000FFU
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_VAL_SHIFT                           0U
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_VAL_WIDTH                           8U
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_IOS_MASK                   0x00000300U
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_IOS_SHIFT                           8U
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_IOS_WIDTH                           2U
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_EDGE_MASK                  0x00000800U
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_EDGE_SHIFT                         11U
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_EDGE_WIDTH                          1U
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_EDGE_WOCLR                          0U
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_EDGE_WOSET                          0U
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_EXT_EN_MASK                0x00008000U
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_EXT_EN_SHIFT                       15U
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_EXT_EN_WIDTH                        1U
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_EXT_EN_WOCLR                        0U
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_EXT_EN_WOSET                        0U
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_EXT_VAL_MASK               0x00FF0000U
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_EXT_VAL_SHIFT                      16U
#define XSPI__WE_SEQ_CFG_0__WE_SEQ_P1_CMD_EXT_VAL_WIDTH                       8U

#define XSPI__STAT_SEQ_CFG_0_READ_MASK                               0x00701F33U
#define XSPI__STAT_SEQ_CFG_0_WRITE_MASK                              0x00701F33U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_CMD_IOS_MASK               0x00000003U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_CMD_IOS_SHIFT                       0U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_CMD_IOS_WIDTH                       2U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_CMD_EDGE_MASK              0x00000010U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_CMD_EDGE_SHIFT                      4U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_CMD_EDGE_WIDTH                      1U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_CMD_EDGE_WOCLR                      0U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_CMD_EDGE_WOSET                      0U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_CMD_EXT_EN_MASK            0x00000020U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_CMD_EXT_EN_SHIFT                    5U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_CMD_EXT_EN_WIDTH                    1U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_CMD_EXT_EN_WOCLR                    0U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_CMD_EXT_EN_WOSET                    0U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_ADDR_CNT_MASK              0x00000300U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_ADDR_CNT_SHIFT                      8U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_ADDR_CNT_WIDTH                      2U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_ADDR_IOS_MASK              0x00000C00U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_ADDR_IOS_SHIFT                     10U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_ADDR_IOS_WIDTH                      2U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_ADDR_EDGE_MASK             0x00001000U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_ADDR_EDGE_SHIFT                    12U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_ADDR_EDGE_WIDTH                     1U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_ADDR_EDGE_WOCLR                     0U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_ADDR_EDGE_WOSET                     0U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_DATA_IOS_MASK              0x00300000U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_DATA_IOS_SHIFT                     20U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_DATA_IOS_WIDTH                      2U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_DATA_EDGE_MASK             0x00400000U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_DATA_EDGE_SHIFT                    22U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_DATA_EDGE_WIDTH                     1U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_DATA_EDGE_WOCLR                     0U
#define XSPI__STAT_SEQ_CFG_0__STAT_SEQ_P1_DATA_EDGE_WOSET                     0U

#define XSPI__STAT_SEQ_CFG_1_READ_MASK                               0x7F7F007FU
#define XSPI__STAT_SEQ_CFG_1_WRITE_MASK                              0x7F7F007FU
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_DEV_RDY_DUMMY_CNT_MASK     0x0000003FU
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_DEV_RDY_DUMMY_CNT_SHIFT             0U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_DEV_RDY_DUMMY_CNT_WIDTH             6U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_DEV_RDY_ADDR_EN_MASK       0x00000040U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_DEV_RDY_ADDR_EN_SHIFT               6U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_DEV_RDY_ADDR_EN_WIDTH               1U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_DEV_RDY_ADDR_EN_WOCLR               0U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_DEV_RDY_ADDR_EN_WOSET               0U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_PROG_FAIL_DUMMY_CNT_MASK   0x003F0000U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_PROG_FAIL_DUMMY_CNT_SHIFT          16U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_PROG_FAIL_DUMMY_CNT_WIDTH           6U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_PROG_FAIL_ADDR_EN_MASK     0x00400000U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_PROG_FAIL_ADDR_EN_SHIFT            22U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_PROG_FAIL_ADDR_EN_WIDTH             1U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_PROG_FAIL_ADDR_EN_WOCLR             0U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_PROG_FAIL_ADDR_EN_WOSET             0U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_ERS_FAIL_DUMMY_CNT_MASK    0x3F000000U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_ERS_FAIL_DUMMY_CNT_SHIFT           24U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_ERS_FAIL_DUMMY_CNT_WIDTH            6U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_ERS_FAIL_ADDR_EN_MASK      0x40000000U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_ERS_FAIL_ADDR_EN_SHIFT             30U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_ERS_FAIL_ADDR_EN_WIDTH              1U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_ERS_FAIL_ADDR_EN_WOCLR              0U
#define XSPI__STAT_SEQ_CFG_1__STAT_SEQ_P1_ERS_FAIL_ADDR_EN_WOSET              0U

#define XSPI__STAT_SEQ_CFG_2_READ_MASK                               0xFF00FFFFU
#define XSPI__STAT_SEQ_CFG_2_WRITE_MASK                              0xFF00FFFFU
#define XSPI__STAT_SEQ_CFG_2__STAT_SEQ_P1_DEV_RDY_CMD_VAL_MASK       0x000000FFU
#define XSPI__STAT_SEQ_CFG_2__STAT_SEQ_P1_DEV_RDY_CMD_VAL_SHIFT               0U
#define XSPI__STAT_SEQ_CFG_2__STAT_SEQ_P1_DEV_RDY_CMD_VAL_WIDTH               8U
#define XSPI__STAT_SEQ_CFG_2__STAT_SEQ_P1_ERS_FAIL_CMD_VAL_MASK      0x0000FF00U
#define XSPI__STAT_SEQ_CFG_2__STAT_SEQ_P1_ERS_FAIL_CMD_VAL_SHIFT              8U
#define XSPI__STAT_SEQ_CFG_2__STAT_SEQ_P1_ERS_FAIL_CMD_VAL_WIDTH              8U
#define XSPI__STAT_SEQ_CFG_2__STAT_SEQ_P1_PROG_FAIL_CMD_VAL_MASK     0xFF000000U
#define XSPI__STAT_SEQ_CFG_2__STAT_SEQ_P1_PROG_FAIL_CMD_VAL_SHIFT            24U
#define XSPI__STAT_SEQ_CFG_2__STAT_SEQ_P1_PROG_FAIL_CMD_VAL_WIDTH             8U

#define XSPI__STAT_SEQ_CFG_3_READ_MASK                               0xFF00FFFFU
#define XSPI__STAT_SEQ_CFG_3_WRITE_MASK                              0xFF00FFFFU
#define XSPI__STAT_SEQ_CFG_3__STAT_SEQ_P1_DEV_RDY_CMD_EXT_VAL_MASK   0x000000FFU
#define XSPI__STAT_SEQ_CFG_3__STAT_SEQ_P1_DEV_RDY_CMD_EXT_VAL_SHIFT           0U
#define XSPI__STAT_SEQ_CFG_3__STAT_SEQ_P1_DEV_RDY_CMD_EXT_VAL_WIDTH           8U
#define XSPI__STAT_SEQ_CFG_3__STAT_SEQ_P1_ERS_FAIL_CMD_EXT_VAL_MASK  0x0000FF00U
#define XSPI__STAT_SEQ_CFG_3__STAT_SEQ_P1_ERS_FAIL_CMD_EXT_VAL_SHIFT          8U
#define XSPI__STAT_SEQ_CFG_3__STAT_SEQ_P1_ERS_FAIL_CMD_EXT_VAL_WIDTH          8U
#define XSPI__STAT_SEQ_CFG_3__STAT_SEQ_P1_PROG_FAIL_CMD_EXT_VAL_MASK 0xFF000000U
#define XSPI__STAT_SEQ_CFG_3__STAT_SEQ_P1_PROG_FAIL_CMD_EXT_VAL_SHIFT        24U
#define XSPI__STAT_SEQ_CFG_3__STAT_SEQ_P1_PROG_FAIL_CMD_EXT_VAL_WIDTH         8U

#define XSPI__STAT_SEQ_CFG_4_READ_MASK                               0x00003F04U
#define XSPI__STAT_SEQ_CFG_4_WRITE_MASK                              0x00003F04U
#define XSPI__STAT_SEQ_CFG_4__STAT_SEQ_P2_MASK_CMD_MOD_MASK          0x00000004U
#define XSPI__STAT_SEQ_CFG_4__STAT_SEQ_P2_MASK_CMD_MOD_SHIFT                  2U
#define XSPI__STAT_SEQ_CFG_4__STAT_SEQ_P2_MASK_CMD_MOD_WIDTH                  1U
#define XSPI__STAT_SEQ_CFG_4__STAT_SEQ_P2_MASK_CMD_MOD_WOCLR                  0U
#define XSPI__STAT_SEQ_CFG_4__STAT_SEQ_P2_MASK_CMD_MOD_WOSET                  0U
#define XSPI__STAT_SEQ_CFG_4__STAT_SEQ_P2_LATENCY_CNT_MASK           0x00003F00U
#define XSPI__STAT_SEQ_CFG_4__STAT_SEQ_P2_LATENCY_CNT_SHIFT                   8U
#define XSPI__STAT_SEQ_CFG_4__STAT_SEQ_P2_LATENCY_CNT_WIDTH                   6U

#define XSPI__STAT_SEQ_CFG_5_READ_MASK                               0x7F007F3FU
#define XSPI__STAT_SEQ_CFG_5_WRITE_MASK                              0x7F007F3FU
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_DEV_RDY_IDX_MASK              0x0000000FU
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_DEV_RDY_IDX_SHIFT                      0U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_DEV_RDY_IDX_WIDTH                      4U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_DEV_RDY_VAL_MASK              0x00000010U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_DEV_RDY_VAL_SHIFT                      4U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_DEV_RDY_VAL_WIDTH                      1U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_DEV_RDY_VAL_WOCLR                      0U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_DEV_RDY_VAL_WOSET                      0U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_DEV_RDY_SIZE_MASK             0x00000020U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_DEV_RDY_SIZE_SHIFT                     5U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_DEV_RDY_SIZE_WIDTH                     1U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_DEV_RDY_SIZE_WOCLR                     0U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_DEV_RDY_SIZE_WOSET                     0U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_ERS_FAIL_IDX_MASK             0x00000F00U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_ERS_FAIL_IDX_SHIFT                     8U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_ERS_FAIL_IDX_WIDTH                     4U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_ERS_FAIL_VAL_MASK             0x00001000U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_ERS_FAIL_VAL_SHIFT                    12U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_ERS_FAIL_VAL_WIDTH                     1U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_ERS_FAIL_VAL_WOCLR                     0U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_ERS_FAIL_VAL_WOSET                     0U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_ERS_FAIL_SIZE_MASK            0x00002000U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_ERS_FAIL_SIZE_SHIFT                   13U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_ERS_FAIL_SIZE_WIDTH                    1U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_ERS_FAIL_SIZE_WOCLR                    0U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_ERS_FAIL_SIZE_WOSET                    0U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_ERS_FAIL_EN_MASK              0x00004000U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_ERS_FAIL_EN_SHIFT                     14U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_ERS_FAIL_EN_WIDTH                      1U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_ERS_FAIL_EN_WOCLR                      0U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_ERS_FAIL_EN_WOSET                      0U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_PROG_FAIL_IDX_MASK            0x0F000000U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_PROG_FAIL_IDX_SHIFT                   24U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_PROG_FAIL_IDX_WIDTH                    4U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_PROG_FAIL_VAL_MASK            0x10000000U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_PROG_FAIL_VAL_SHIFT                   28U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_PROG_FAIL_VAL_WIDTH                    1U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_PROG_FAIL_VAL_WOCLR                    0U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_PROG_FAIL_VAL_WOSET                    0U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_PROG_FAIL_SIZE_MASK           0x20000000U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_PROG_FAIL_SIZE_SHIFT                  29U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_PROG_FAIL_SIZE_WIDTH                   1U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_PROG_FAIL_SIZE_WOCLR                   0U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_PROG_FAIL_SIZE_WOSET                   0U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_PROG_FAIL_EN_MASK             0x40000000U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_PROG_FAIL_EN_SHIFT                    30U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_PROG_FAIL_EN_WIDTH                     1U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_PROG_FAIL_EN_WOCLR                     0U
#define XSPI__STAT_SEQ_CFG_5__STAT_SEQ_PROG_FAIL_EN_WOSET                     0U

#define XSPI__STAT_SEQ_CFG_7_READ_MASK                               0xFFFFFFFFU
#define XSPI__STAT_SEQ_CFG_7_WRITE_MASK                              0xFFFFFFFFU
#define XSPI__STAT_SEQ_CFG_7__STAT_SEQ_DEV_RDY_ADDR_MASK             0xFFFFFFFFU
#define XSPI__STAT_SEQ_CFG_7__STAT_SEQ_DEV_RDY_ADDR_SHIFT                     0U
#define XSPI__STAT_SEQ_CFG_7__STAT_SEQ_DEV_RDY_ADDR_WIDTH                    32U

#define XSPI__STAT_SEQ_CFG_8_READ_MASK                               0xFFFFFFFFU
#define XSPI__STAT_SEQ_CFG_8_WRITE_MASK                              0xFFFFFFFFU
#define XSPI__STAT_SEQ_CFG_8__STAT_SEQ_PROG_FAIL_ADDR_MASK           0xFFFFFFFFU
#define XSPI__STAT_SEQ_CFG_8__STAT_SEQ_PROG_FAIL_ADDR_SHIFT                   0U
#define XSPI__STAT_SEQ_CFG_8__STAT_SEQ_PROG_FAIL_ADDR_WIDTH                  32U

#define XSPI__STAT_SEQ_CFG_9_READ_MASK                               0xFFFFFFFFU
#define XSPI__STAT_SEQ_CFG_9_WRITE_MASK                              0xFFFFFFFFU
#define XSPI__STAT_SEQ_CFG_9__STAT_SEQ_ERS_FAIL_ADDR_MASK            0xFFFFFFFFU
#define XSPI__STAT_SEQ_CFG_9__STAT_SEQ_ERS_FAIL_ADDR_SHIFT                    0U
#define XSPI__STAT_SEQ_CFG_9__STAT_SEQ_ERS_FAIL_ADDR_WIDTH                   32U

#define XSPI__STAT_SEQ_CFG_10_READ_MASK                              0x8FFFFFFFU
#define XSPI__STAT_SEQ_CFG_10_WRITE_MASK                             0x8FFFFFFFU
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_ECC_FAIL_MASK_MASK           0x000000FFU
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_ECC_FAIL_MASK_SHIFT                   0U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_ECC_FAIL_MASK_WIDTH                   8U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_ECC_FAIL_VAL_MASK            0x0000FF00U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_ECC_FAIL_VAL_SHIFT                    8U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_ECC_FAIL_VAL_WIDTH                    8U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_ECC_CORR_VAL_MASK            0x00FF0000U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_ECC_CORR_VAL_SHIFT                   16U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_ECC_CORR_VAL_WIDTH                    8U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_CRDY_IDX_MASK                0x07000000U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_CRDY_IDX_SHIFT                       24U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_CRDY_IDX_WIDTH                        3U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_CRDY_VAL_MASK                0x08000000U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_CRDY_VAL_SHIFT                       27U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_CRDY_VAL_WIDTH                        1U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_CRDY_VAL_WOCLR                        0U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_CRDY_VAL_WOSET                        0U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_ECC_FAIL_EN_MASK             0x80000000U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_ECC_FAIL_EN_SHIFT                    31U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_ECC_FAIL_EN_WIDTH                     1U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_ECC_FAIL_EN_WOCLR                     0U
#define XSPI__STAT_SEQ_CFG_10__STAT_SEQ_ECC_FAIL_EN_WOSET                     0U

#define XSPI__XSPI_CTRL_VERSION_READ_MASK                            0xFFFFFFFFU
#define XSPI__XSPI_CTRL_VERSION_WRITE_MASK                           0xFFFFFFFFU
#define XSPI__XSPI_CTRL_VERSION__XSPI_CTRL_REV_MASK                  0x000000FFU
#define XSPI__XSPI_CTRL_VERSION__XSPI_CTRL_REV_SHIFT                          0U
#define XSPI__XSPI_CTRL_VERSION__XSPI_CTRL_REV_WIDTH                          8U
#define XSPI__XSPI_CTRL_VERSION__XSPI_CTRL_FIX_MASK                  0x0000FF00U
#define XSPI__XSPI_CTRL_VERSION__XSPI_CTRL_FIX_SHIFT                          8U
#define XSPI__XSPI_CTRL_VERSION__XSPI_CTRL_FIX_WIDTH                          8U
#define XSPI__XSPI_CTRL_VERSION__XSPI_CTRL_MAGIC_NUMBER_MASK         0xFFFF0000U
#define XSPI__XSPI_CTRL_VERSION__XSPI_CTRL_MAGIC_NUMBER_SHIFT                16U
#define XSPI__XSPI_CTRL_VERSION__XSPI_CTRL_MAGIC_NUMBER_WIDTH                16U

#define XSPI__CTRL_FEATURES_REG_READ_MASK                            0x03FD100FU
#define XSPI__CTRL_FEATURES_REG_WRITE_MASK                           0x03FD100FU
#define XSPI__CTRL_FEATURES_REG__N_THREADS_MASK                      0x0000000FU
#define XSPI__CTRL_FEATURES_REG__N_THREADS_SHIFT                              0U
#define XSPI__CTRL_FEATURES_REG__N_THREADS_WIDTH                              4U
#define XSPI__CTRL_FEATURES_REG__ASF_AVAILABLE_MASK                  0x00001000U
#define XSPI__CTRL_FEATURES_REG__ASF_AVAILABLE_SHIFT                         12U
#define XSPI__CTRL_FEATURES_REG__ASF_AVAILABLE_WIDTH                          1U
#define XSPI__CTRL_FEATURES_REG__ASF_AVAILABLE_WOCLR                          0U
#define XSPI__CTRL_FEATURES_REG__ASF_AVAILABLE_WOSET                          0U
#define XSPI__CTRL_FEATURES_REG__BOOT_AVAILABLE_MASK                 0x00010000U
#define XSPI__CTRL_FEATURES_REG__BOOT_AVAILABLE_SHIFT                        16U
#define XSPI__CTRL_FEATURES_REG__BOOT_AVAILABLE_WIDTH                         1U
#define XSPI__CTRL_FEATURES_REG__BOOT_AVAILABLE_WOCLR                         0U
#define XSPI__CTRL_FEATURES_REG__BOOT_AVAILABLE_WOSET                         0U
#define XSPI__CTRL_FEATURES_REG__DMA_INTF_MASK                       0x000C0000U
#define XSPI__CTRL_FEATURES_REG__DMA_INTF_SHIFT                              18U
#define XSPI__CTRL_FEATURES_REG__DMA_INTF_WIDTH                               2U
#define XSPI__CTRL_FEATURES_REG__DMA_ADDR_WIDTH_MASK                 0x00100000U
#define XSPI__CTRL_FEATURES_REG__DMA_ADDR_WIDTH_SHIFT                        20U
#define XSPI__CTRL_FEATURES_REG__DMA_ADDR_WIDTH_WIDTH                         1U
#define XSPI__CTRL_FEATURES_REG__DMA_ADDR_WIDTH_WOCLR                         0U
#define XSPI__CTRL_FEATURES_REG__DMA_ADDR_WIDTH_WOSET                         0U
#define XSPI__CTRL_FEATURES_REG__DMA_DATA_WIDTH_MASK                 0x00200000U
#define XSPI__CTRL_FEATURES_REG__DMA_DATA_WIDTH_SHIFT                        21U
#define XSPI__CTRL_FEATURES_REG__DMA_DATA_WIDTH_WIDTH                         1U
#define XSPI__CTRL_FEATURES_REG__DMA_DATA_WIDTH_WOCLR                         0U
#define XSPI__CTRL_FEATURES_REG__DMA_DATA_WIDTH_WOSET                         0U
#define XSPI__CTRL_FEATURES_REG__SFR_INTF_MASK                       0x00C00000U
#define XSPI__CTRL_FEATURES_REG__SFR_INTF_SHIFT                              22U
#define XSPI__CTRL_FEATURES_REG__SFR_INTF_WIDTH                               2U
#define XSPI__CTRL_FEATURES_REG__N_BANKS_MASK                        0x03000000U
#define XSPI__CTRL_FEATURES_REG__N_BANKS_SHIFT                               24U
#define XSPI__CTRL_FEATURES_REG__N_BANKS_WIDTH                                2U

#define XSPI__WP_SETTINGS_READ_MASK                                  0x00000003U
#define XSPI__WP_SETTINGS_WRITE_MASK                                 0x00000003U
#define XSPI__WP_SETTINGS__WP_MASK                                   0x00000001U
#define XSPI__WP_SETTINGS__WP_SHIFT                                           0U
#define XSPI__WP_SETTINGS__WP_WIDTH                                           1U
#define XSPI__WP_SETTINGS__WP_WOCLR                                           0U
#define XSPI__WP_SETTINGS__WP_WOSET                                           0U
#define XSPI__WP_SETTINGS__WP_ENABLE_MASK                            0x00000002U
#define XSPI__WP_SETTINGS__WP_ENABLE_SHIFT                                    1U
#define XSPI__WP_SETTINGS__WP_ENABLE_WIDTH                                    1U
#define XSPI__WP_SETTINGS__WP_ENABLE_WOCLR                                    0U
#define XSPI__WP_SETTINGS__WP_ENABLE_WOSET                                    0U

#define XSPI__RESET_PIN_SETTINGS_READ_MASK                           0x0000FF13U
#define XSPI__RESET_PIN_SETTINGS_WRITE_MASK                          0x0000FF13U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_MASK              0x00000001U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_SHIFT                      0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_WIDTH                      1U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_WOCLR                      0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_WOSET                      0U
#define XSPI__RESET_PIN_SETTINGS__RST_DQ3_ENABLE_MASK                0x00000002U
#define XSPI__RESET_PIN_SETTINGS__RST_DQ3_ENABLE_SHIFT                        1U
#define XSPI__RESET_PIN_SETTINGS__RST_DQ3_ENABLE_WIDTH                        1U
#define XSPI__RESET_PIN_SETTINGS__RST_DQ3_ENABLE_WOCLR                        0U
#define XSPI__RESET_PIN_SETTINGS__RST_DQ3_ENABLE_WOSET                        0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_OPTION_MASK       0x00000010U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_OPTION_SHIFT               4U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_OPTION_WIDTH               1U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_OPTION_WOCLR               0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_OPTION_WOSET               0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK0_MASK        0x00000100U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK0_SHIFT                8U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK0_WIDTH                1U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK0_WOCLR                0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK0_WOSET                0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK1_MASK        0x00000200U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK1_SHIFT                9U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK1_WIDTH                1U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK1_WOCLR                0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK1_WOSET                0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK2_MASK        0x00000400U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK2_SHIFT               10U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK2_WIDTH                1U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK2_WOCLR                0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK2_WOSET                0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK3_MASK        0x00000800U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK3_SHIFT               11U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK3_WIDTH                1U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK3_WOCLR                0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK3_WOSET                0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK4_MASK        0x00001000U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK4_SHIFT               12U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK4_WIDTH                1U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK4_WOCLR                0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK4_WOSET                0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK5_MASK        0x00002000U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK5_SHIFT               13U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK5_WIDTH                1U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK5_WOCLR                0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK5_WOSET                0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK6_MASK        0x00004000U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK6_SHIFT               14U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK6_WIDTH                1U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK6_WOCLR                0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK6_WOSET                0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK7_MASK        0x00008000U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK7_SHIFT               15U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK7_WIDTH                1U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK7_WOCLR                0U
#define XSPI__RESET_PIN_SETTINGS__SW_CTRLED_HW_RST_BANK7_WOSET                0U

#define XSPI__JEDEC_RST_TIMING_REG_READ_MASK                         0x0000FFFFU
#define XSPI__JEDEC_RST_TIMING_REG_WRITE_MASK                        0x0000FFFFU
#define XSPI__JEDEC_RST_TIMING_REG__TCSH_DELAY_MASK                  0x000000FFU
#define XSPI__JEDEC_RST_TIMING_REG__TCSH_DELAY_SHIFT                          0U
#define XSPI__JEDEC_RST_TIMING_REG__TCSH_DELAY_WIDTH                          8U
#define XSPI__JEDEC_RST_TIMING_REG__TCSL_DELAY_MASK                  0x0000FF00U
#define XSPI__JEDEC_RST_TIMING_REG__TCSL_DELAY_SHIFT                          8U
#define XSPI__JEDEC_RST_TIMING_REG__TCSL_DELAY_WIDTH                          8U

#define XSPI__DEV_DELAY_REG_READ_MASK                                0xFF00FFFFU
#define XSPI__DEV_DELAY_REG_WRITE_MASK                               0xFF00FFFFU
#define XSPI__DEV_DELAY_REG__CSSOT_DELAY_MASK                        0x000000FFU
#define XSPI__DEV_DELAY_REG__CSSOT_DELAY_SHIFT                                0U
#define XSPI__DEV_DELAY_REG__CSSOT_DELAY_WIDTH                                8U
#define XSPI__DEV_DELAY_REG__CSEOT_DELAY_MASK                        0x0000FF00U
#define XSPI__DEV_DELAY_REG__CSEOT_DELAY_SHIFT                                8U
#define XSPI__DEV_DELAY_REG__CSEOT_DELAY_WIDTH                                8U
#define XSPI__DEV_DELAY_REG__CSDA_MIN_DELAY_MASK                     0xFF000000U
#define XSPI__DEV_DELAY_REG__CSDA_MIN_DELAY_SHIFT                            24U
#define XSPI__DEV_DELAY_REG__CSDA_MIN_DELAY_WIDTH                             8U

#define XSPI__RST_RECOVERY_REG_READ_MASK                             0xFFFFFFFFU
#define XSPI__RST_RECOVERY_REG_WRITE_MASK                            0xFFFFFFFFU
#define XSPI__RST_RECOVERY_REG__RST_RECOVERY_MASK                    0xFFFFFFFFU
#define XSPI__RST_RECOVERY_REG__RST_RECOVERY_SHIFT                            0U
#define XSPI__RST_RECOVERY_REG__RST_RECOVERY_WIDTH                           32U

#define XSPI__DEV_ACTIVE_MAX_REG_READ_MASK                           0xFFFFFFFFU
#define XSPI__DEV_ACTIVE_MAX_REG_WRITE_MASK                          0xFFFFFFFFU
#define XSPI__DEV_ACTIVE_MAX_REG__DEV_ACTIVE_MAX_MASK                0xFFFFFFFFU
#define XSPI__DEV_ACTIVE_MAX_REG__DEV_ACTIVE_MAX_SHIFT                        0U
#define XSPI__DEV_ACTIVE_MAX_REG__DEV_ACTIVE_MAX_WIDTH                       32U

#define XSPI__HF_OFFSET_REG_READ_MASK                                0x00003F3FU
#define XSPI__HF_OFFSET_REG_WRITE_MASK                               0x00003F3FU
#define XSPI__HF_OFFSET_REG__HF_OFFSET_INDEX_MASK                    0x0000003FU
#define XSPI__HF_OFFSET_REG__HF_OFFSET_INDEX_SHIFT                            0U
#define XSPI__HF_OFFSET_REG__HF_OFFSET_INDEX_WIDTH                            6U
#define XSPI__HF_OFFSET_REG__HF_OFFSET_SIZE_MASK                     0x00003F00U
#define XSPI__HF_OFFSET_REG__HF_OFFSET_SIZE_SHIFT                             8U
#define XSPI__HF_OFFSET_REG__HF_OFFSET_SIZE_WIDTH                             6U

#define XSPI__DLL_PHY_UPDATE_CNT_READ_MASK                           0xFFFFFFFFU
#define XSPI__DLL_PHY_UPDATE_CNT_WRITE_MASK                          0xFFFFFFFFU
#define XSPI__DLL_PHY_UPDATE_CNT__RESYNC_CNT_MASK                    0xFFFFFFFFU
#define XSPI__DLL_PHY_UPDATE_CNT__RESYNC_CNT_SHIFT                            0U
#define XSPI__DLL_PHY_UPDATE_CNT__RESYNC_CNT_WIDTH                           32U

#define XSPI__DLL_PHY_CTRL_READ_MASK                                 0x03330FFFU
#define XSPI__DLL_PHY_CTRL_WRITE_MASK                                0x03330FFFU
#define XSPI__DLL_PHY_CTRL__RESYNC_IDLE_CNT_MASK                     0x000000FFU
#define XSPI__DLL_PHY_CTRL__RESYNC_IDLE_CNT_SHIFT                             0U
#define XSPI__DLL_PHY_CTRL__RESYNC_IDLE_CNT_WIDTH                             8U
#define XSPI__DLL_PHY_CTRL__RESYNC_HIGH_WAIT_CNT_MASK                0x00000F00U
#define XSPI__DLL_PHY_CTRL__RESYNC_HIGH_WAIT_CNT_SHIFT                        8U
#define XSPI__DLL_PHY_CTRL__RESYNC_HIGH_WAIT_CNT_WIDTH                        4U
#define XSPI__DLL_PHY_CTRL__EXTENDED_RD_MODE_MASK                    0x00010000U
#define XSPI__DLL_PHY_CTRL__EXTENDED_RD_MODE_SHIFT                           16U
#define XSPI__DLL_PHY_CTRL__EXTENDED_RD_MODE_WIDTH                            1U
#define XSPI__DLL_PHY_CTRL__EXTENDED_RD_MODE_WOCLR                            0U
#define XSPI__DLL_PHY_CTRL__EXTENDED_RD_MODE_WOSET                            0U
#define XSPI__DLL_PHY_CTRL__EXTENDED_WR_MODE_MASK                    0x00020000U
#define XSPI__DLL_PHY_CTRL__EXTENDED_WR_MODE_SHIFT                           17U
#define XSPI__DLL_PHY_CTRL__EXTENDED_WR_MODE_WIDTH                            1U
#define XSPI__DLL_PHY_CTRL__EXTENDED_WR_MODE_WOCLR                            0U
#define XSPI__DLL_PHY_CTRL__EXTENDED_WR_MODE_WOSET                            0U
#define XSPI__DLL_PHY_CTRL__DQS_LAST_DATA_DROP_EN_MASK               0x00100000U
#define XSPI__DLL_PHY_CTRL__DQS_LAST_DATA_DROP_EN_SHIFT                      20U
#define XSPI__DLL_PHY_CTRL__DQS_LAST_DATA_DROP_EN_WIDTH                       1U
#define XSPI__DLL_PHY_CTRL__DQS_LAST_DATA_DROP_EN_WOCLR                       0U
#define XSPI__DLL_PHY_CTRL__DQS_LAST_DATA_DROP_EN_WOSET                       0U
#define XSPI__DLL_PHY_CTRL__SDR_EDGE_ACTIVE_MASK                     0x00200000U
#define XSPI__DLL_PHY_CTRL__SDR_EDGE_ACTIVE_SHIFT                            21U
#define XSPI__DLL_PHY_CTRL__SDR_EDGE_ACTIVE_WIDTH                             1U
#define XSPI__DLL_PHY_CTRL__SDR_EDGE_ACTIVE_WOCLR                             0U
#define XSPI__DLL_PHY_CTRL__SDR_EDGE_ACTIVE_WOSET                             0U
#define XSPI__DLL_PHY_CTRL__DLL_RST_N_MASK                           0x01000000U
#define XSPI__DLL_PHY_CTRL__DLL_RST_N_SHIFT                                  24U
#define XSPI__DLL_PHY_CTRL__DLL_RST_N_WIDTH                                   1U
#define XSPI__DLL_PHY_CTRL__DLL_RST_N_WOCLR                                   0U
#define XSPI__DLL_PHY_CTRL__DLL_RST_N_WOSET                                   0U
#define XSPI__DLL_PHY_CTRL__DFI_CTRLUPD_REQ_MASK                     0x02000000U
#define XSPI__DLL_PHY_CTRL__DFI_CTRLUPD_REQ_SHIFT                            25U
#define XSPI__DLL_PHY_CTRL__DFI_CTRLUPD_REQ_WIDTH                             1U
#define XSPI__DLL_PHY_CTRL__DFI_CTRLUPD_REQ_WOCLR                             0U
#define XSPI__DLL_PHY_CTRL__DFI_CTRLUPD_REQ_WOSET                             0U

#define XSPI__NO_DLL_PHY_REG_READ_MASK                               0x00001F1FU
#define XSPI__NO_DLL_PHY_REG_WRITE_MASK                              0x00001F1FU
#define XSPI__NO_DLL_PHY_REG__RX_DATA_SHIFT_MASK                     0x0000001FU
#define XSPI__NO_DLL_PHY_REG__RX_DATA_SHIFT_SHIFT                             0U
#define XSPI__NO_DLL_PHY_REG__RX_DATA_SHIFT_WIDTH                             5U
#define XSPI__NO_DLL_PHY_REG__TX_DATA_SHIFT_MASK                     0x00001F00U
#define XSPI__NO_DLL_PHY_REG__TX_DATA_SHIFT_SHIFT                             8U
#define XSPI__NO_DLL_PHY_REG__TX_DATA_SHIFT_WIDTH                             5U

/*--------------------------------- IOT_NODLL registers ------------------------------- */

#define XSPI__NO_DLL_PHY_REG_READ_MASK                               0x00001F1FU
#define XSPI__NO_DLL_PHY_REG_WRITE_MASK                              0x00001F1FU
#define XSPI__NO_DLL_PHY_REG__RX_DATA_SHIFT_MASK                     0x0000001FU
#define XSPI__NO_DLL_PHY_REG__RX_DATA_SHIFT_SHIFT                             0U
#define XSPI__NO_DLL_PHY_REG__RX_DATA_SHIFT_WIDTH                             5U
#define XSPI__NO_DLL_PHY_REG__TX_DATA_SHIFT_MASK                     0x00001F00U
#define XSPI__NO_DLL_PHY_REG__TX_DATA_SHIFT_SHIFT                             8U
#define XSPI__NO_DLL_PHY_REG__TX_DATA_SHIFT_WIDTH                             5U

#define XSPI__CLOCK_MODE_SETTINGS_READ_MASK                          0x0F000001U
#define XSPI__CLOCK_MODE_SETTINGS_WRITE_MASK                         0x0F000001U
#define XSPI__CLOCK_MODE_SETTINGS__SPI_CLOCK_MODE_MASK               0x00000001U
#define XSPI__CLOCK_MODE_SETTINGS__SPI_CLOCK_MODE_SHIFT                       0U
#define XSPI__CLOCK_MODE_SETTINGS__SPI_CLOCK_MODE_WIDTH                       1U
#define XSPI__CLOCK_MODE_SETTINGS__SPI_CLOCK_MODE_WOCLR                       0U
#define XSPI__CLOCK_MODE_SETTINGS__SPI_CLOCK_MODE_WOSET                       0U
#define XSPI__CLOCK_MODE_SETTINGS__CLK_DIVIDER_MASK                  0x0F000000U
#define XSPI__CLOCK_MODE_SETTINGS__CLK_DIVIDER_SHIFT                         24U
#define XSPI__CLOCK_MODE_SETTINGS__CLK_DIVIDER_WIDTH                          4U

#endif /* REG_XSPI_REGS_MACROS_H_ */

/* parasoft-end-suppress MISRA2012-RULE-5_4_b_c99-2 "C99 - similar names, DRV-4756" */
/* parasoft-end-suppress MISRA2012-RULE-5_4_b_c90-2 "C90 - similar names, DRV-4756" */
/* parasoft-end-suppress MISRA2012-RULE-1_1_b_c99-2 "C99 - limits, DRV-4754" */
/* parasoft-end-suppress MISRA2012-RULE-1_1_b_c90-2 "C90 - limits, DRV-4754" */

