Starting process: 

Configuration data saved


SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Sat Jan 14 22:42:31 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\Program Files (x86)\Lattice\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n sdr -lang verilog -synth synplify -bus_exp 7 -bb -arch sa5p00 -type iol -mode Receive -io_type LVCMOS25 -width 16 -freq_in 200 -aligned -del -1 -gear 1 
    Circuit name     : sdr
    Module type      : iol
    Module Version   : 5.8
    Ports            : 
	Inputs       : clkin, reset, datain[15:0]
	Outputs      : sclk, q[15:0]
    I/O buffer       : not inserted
    EDIF output      : sdr.edn
    Verilog output   : sdr.v
    Verilog template : sdr_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : sdr.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis

File: sdr.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


