
APPS_WSN_DEMO_C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ec34  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000011c  20000000  0000ec34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000369c  20000120  0000ed58  00020120  2**3
                  ALLOC
  3 .stack        00002004  200037bc  000123f4  00020120  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002011c  2**0
                  CONTENTS, READONLY
  5 .comment      000000e5  00000000  00000000  00020144  2**0
                  CONTENTS, READONLY
  6 .debug_info   0006f162  00000000  00000000  00020229  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000abd0  00000000  00000000  0008f38b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00018ec8  00000000  00000000  00099f5b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00001210  00000000  00000000  000b2e23  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001b68  00000000  00000000  000b4033  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00026628  00000000  00000000  000b5b9b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00025264  00000000  00000000  000dc1c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00093213  00000000  00000000  00101427  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000039d4  00000000  00000000  0019463c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	c0 57 00 20 a9 51 00 00 a5 51 00 00 a5 51 00 00     .W. .Q...Q...Q..
	...
      2c:	a5 51 00 00 00 00 00 00 00 00 00 00 a5 51 00 00     .Q...........Q..
      3c:	a5 51 00 00 a5 51 00 00 a5 51 00 00 a5 51 00 00     .Q...Q...Q...Q..
      4c:	a5 51 00 00 0d 34 00 00 a5 51 00 00 a5 51 00 00     .Q...4...Q...Q..
      5c:	a5 51 00 00 a5 51 00 00 7d 3b 00 00 8d 3b 00 00     .Q...Q..};...;..
      6c:	9d 3b 00 00 ad 3b 00 00 bd 3b 00 00 cd 3b 00 00     .;...;...;...;..
      7c:	a5 51 00 00 a5 51 00 00 a5 51 00 00 85 4e 00 00     .Q...Q...Q...N..
      8c:	95 4e 00 00 a5 4e 00 00 00 00 00 00 00 00 00 00     .N...N..........
      9c:	a5 51 00 00 a5 51 00 00 00 00 00 00 a5 51 00 00     .Q...Q.......Q..
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000120 	.word	0x20000120
      d4:	00000000 	.word	0x00000000
      d8:	0000ec34 	.word	0x0000ec34

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000124 	.word	0x20000124
     108:	0000ec34 	.word	0x0000ec34
     10c:	0000ec34 	.word	0x0000ec34
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	00004b7d 	.word	0x00004b7d
     140:	0000c45d 	.word	0x0000c45d
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_us+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_us+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_us+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_us+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000004 	.word	0x20000004
     17c:	e000e010 	.word	0xe000e010

00000180 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     180:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     182:	4b08      	ldr	r3, [pc, #32]	; (1a4 <delay_cycles_ms+0x24>)
     184:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     186:	4a08      	ldr	r2, [pc, #32]	; (1a8 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     188:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18a:	2180      	movs	r1, #128	; 0x80
     18c:	0249      	lsls	r1, r1, #9
	while (n--) {
     18e:	3801      	subs	r0, #1
     190:	d307      	bcc.n	1a2 <delay_cycles_ms+0x22>
	if (n > 0) {
     192:	2c00      	cmp	r4, #0
     194:	d0fb      	beq.n	18e <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     196:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     198:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     19a:	6813      	ldr	r3, [r2, #0]
     19c:	420b      	tst	r3, r1
     19e:	d0fc      	beq.n	19a <delay_cycles_ms+0x1a>
     1a0:	e7f5      	b.n	18e <delay_cycles_ms+0xe>
	}
}
     1a2:	bd30      	pop	{r4, r5, pc}
     1a4:	20000000 	.word	0x20000000
     1a8:	e000e010 	.word	0xe000e010

000001ac <chip_isr>:
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(void)
{
     1ac:	b510      	push	{r4, lr}
	if (gpfIsr) {
     1ae:	4b03      	ldr	r3, [pc, #12]	; (1bc <chip_isr+0x10>)
     1b0:	681b      	ldr	r3, [r3, #0]
     1b2:	2b00      	cmp	r3, #0
     1b4:	d000      	beq.n	1b8 <chip_isr+0xc>
		gpfIsr();
     1b6:	4798      	blx	r3
	}
}
     1b8:	bd10      	pop	{r4, pc}
     1ba:	46c0      	nop			; (mov r8, r8)
     1bc:	2000013c 	.word	0x2000013c

000001c0 <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
     1c0:	b570      	push	{r4, r5, r6, lr}
	while (u32TimeMsec--) {
     1c2:	1e44      	subs	r4, r0, #1
     1c4:	2800      	cmp	r0, #0
     1c6:	d004      	beq.n	1d2 <nm_bsp_sleep+0x12>
		delay_ms(1);
     1c8:	4d02      	ldr	r5, [pc, #8]	; (1d4 <nm_bsp_sleep+0x14>)
     1ca:	2001      	movs	r0, #1
     1cc:	47a8      	blx	r5
	while (u32TimeMsec--) {
     1ce:	3c01      	subs	r4, #1
     1d0:	d2fb      	bcs.n	1ca <nm_bsp_sleep+0xa>
	}
}
     1d2:	bd70      	pop	{r4, r5, r6, pc}
     1d4:	00000181 	.word	0x00000181

000001d8 <nm_bsp_reset>:
{
     1d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     1da:	4c07      	ldr	r4, [pc, #28]	; (1f8 <nm_bsp_reset+0x20>)
     1dc:	2780      	movs	r7, #128	; 0x80
     1de:	01ff      	lsls	r7, r7, #7
     1e0:	6167      	str	r7, [r4, #20]
     1e2:	2580      	movs	r5, #128	; 0x80
     1e4:	01ad      	lsls	r5, r5, #6
     1e6:	6165      	str	r5, [r4, #20]
	nm_bsp_sleep(1);
     1e8:	2001      	movs	r0, #1
     1ea:	4e04      	ldr	r6, [pc, #16]	; (1fc <nm_bsp_reset+0x24>)
     1ec:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
     1ee:	61a7      	str	r7, [r4, #24]
	nm_bsp_sleep(10);
     1f0:	200a      	movs	r0, #10
     1f2:	47b0      	blx	r6
     1f4:	61a5      	str	r5, [r4, #24]
}
     1f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     1f8:	41004400 	.word	0x41004400
     1fc:	000001c1 	.word	0x000001c1

00000200 <nm_bsp_init>:
{
     200:	b570      	push	{r4, r5, r6, lr}
     202:	b082      	sub	sp, #8
	gpfIsr = NULL;
     204:	2300      	movs	r3, #0
     206:	4a16      	ldr	r2, [pc, #88]	; (260 <nm_bsp_init+0x60>)
     208:	6013      	str	r3, [r2, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     20a:	ac01      	add	r4, sp, #4
     20c:	2501      	movs	r5, #1
     20e:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     210:	70a3      	strb	r3, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     212:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(CONF_WINC_PIN_RESET, &pin_conf);
     214:	0021      	movs	r1, r4
     216:	200d      	movs	r0, #13
     218:	4e12      	ldr	r6, [pc, #72]	; (264 <nm_bsp_init+0x64>)
     21a:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_CHIP_ENABLE, &pin_conf);
     21c:	0021      	movs	r1, r4
     21e:	200e      	movs	r0, #14
     220:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_WAKE, &pin_conf);
     222:	0021      	movs	r1, r4
     224:	2016      	movs	r0, #22
     226:	47b0      	blx	r6
		port_base->OUTCLR.reg = pin_mask;
     228:	4b0f      	ldr	r3, [pc, #60]	; (268 <nm_bsp_init+0x68>)
     22a:	2280      	movs	r2, #128	; 0x80
     22c:	01d2      	lsls	r2, r2, #7
     22e:	615a      	str	r2, [r3, #20]
     230:	2280      	movs	r2, #128	; 0x80
     232:	0192      	lsls	r2, r2, #6
     234:	615a      	str	r2, [r3, #20]
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
     236:	4b0d      	ldr	r3, [pc, #52]	; (26c <nm_bsp_init+0x6c>)
     238:	681b      	ldr	r3, [r3, #0]
     23a:	421d      	tst	r5, r3
     23c:	d003      	beq.n	246 <nm_bsp_init+0x46>
     23e:	4b0b      	ldr	r3, [pc, #44]	; (26c <nm_bsp_init+0x6c>)
     240:	681b      	ldr	r3, [r3, #0]
     242:	079b      	lsls	r3, r3, #30
     244:	d401      	bmi.n	24a <nm_bsp_init+0x4a>
	    delay_init();
     246:	4b0a      	ldr	r3, [pc, #40]	; (270 <nm_bsp_init+0x70>)
     248:	4798      	blx	r3
	nm_bsp_reset();
     24a:	4b0a      	ldr	r3, [pc, #40]	; (274 <nm_bsp_init+0x74>)
     24c:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
     24e:	2201      	movs	r2, #1
     250:	4b09      	ldr	r3, [pc, #36]	; (278 <nm_bsp_init+0x78>)
     252:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     254:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     258:	b662      	cpsie	i
}
     25a:	2000      	movs	r0, #0
     25c:	b002      	add	sp, #8
     25e:	bd70      	pop	{r4, r5, r6, pc}
     260:	2000013c 	.word	0x2000013c
     264:	00003571 	.word	0x00003571
     268:	41004400 	.word	0x41004400
     26c:	e000e010 	.word	0xe000e010
     270:	00000115 	.word	0x00000115
     274:	000001d9 	.word	0x000001d9
     278:	2000000a 	.word	0x2000000a

0000027c <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
     27c:	b510      	push	{r4, lr}
     27e:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;

	gpfIsr = pfIsr;
     280:	4b0e      	ldr	r3, [pc, #56]	; (2bc <nm_bsp_register_isr+0x40>)
     282:	6018      	str	r0, [r3, #0]

	extint_chan_get_config_defaults(&config_extint_chan);
     284:	ac01      	add	r4, sp, #4
     286:	0020      	movs	r0, r4
     288:	4b0d      	ldr	r3, [pc, #52]	; (2c0 <nm_bsp_register_isr+0x44>)
     28a:	4798      	blx	r3
	config_extint_chan.gpio_pin = CONF_WINC_SPI_INT_PIN;
     28c:	230f      	movs	r3, #15
     28e:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = CONF_WINC_SPI_INT_MUX;
     290:	2300      	movs	r3, #0
     292:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
     294:	3301      	adds	r3, #1
     296:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
     298:	3301      	adds	r3, #1
     29a:	72e3      	strb	r3, [r4, #11]

	extint_chan_set_config(CONF_WINC_SPI_INT_EIC, &config_extint_chan);
     29c:	0021      	movs	r1, r4
     29e:	200f      	movs	r0, #15
     2a0:	4b08      	ldr	r3, [pc, #32]	; (2c4 <nm_bsp_register_isr+0x48>)
     2a2:	4798      	blx	r3
	extint_register_callback(chip_isr, CONF_WINC_SPI_INT_EIC,
     2a4:	2200      	movs	r2, #0
     2a6:	210f      	movs	r1, #15
     2a8:	4807      	ldr	r0, [pc, #28]	; (2c8 <nm_bsp_register_isr+0x4c>)
     2aa:	4b08      	ldr	r3, [pc, #32]	; (2cc <nm_bsp_register_isr+0x50>)
     2ac:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     2ae:	2100      	movs	r1, #0
     2b0:	200f      	movs	r0, #15
     2b2:	4b07      	ldr	r3, [pc, #28]	; (2d0 <nm_bsp_register_isr+0x54>)
     2b4:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
     2b6:	b004      	add	sp, #16
     2b8:	bd10      	pop	{r4, pc}
     2ba:	46c0      	nop			; (mov r8, r8)
     2bc:	2000013c 	.word	0x2000013c
     2c0:	000034e5 	.word	0x000034e5
     2c4:	000034f9 	.word	0x000034f9
     2c8:	000001ad 	.word	0x000001ad
     2cc:	000033a1 	.word	0x000033a1
     2d0:	000033cd 	.word	0x000033cd

000002d4 <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
     2d4:	b510      	push	{r4, lr}
	if (u8Enable) {
     2d6:	2800      	cmp	r0, #0
     2d8:	d104      	bne.n	2e4 <nm_bsp_interrupt_ctrl+0x10>
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
     2da:	2100      	movs	r1, #0
     2dc:	200f      	movs	r0, #15
     2de:	4b04      	ldr	r3, [pc, #16]	; (2f0 <nm_bsp_interrupt_ctrl+0x1c>)
     2e0:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
     2e2:	bd10      	pop	{r4, pc}
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     2e4:	2100      	movs	r1, #0
     2e6:	200f      	movs	r0, #15
     2e8:	4b02      	ldr	r3, [pc, #8]	; (2f4 <nm_bsp_interrupt_ctrl+0x20>)
     2ea:	4798      	blx	r3
     2ec:	e7f9      	b.n	2e2 <nm_bsp_interrupt_ctrl+0xe>
     2ee:	46c0      	nop			; (mov r8, r8)
     2f0:	000033ed 	.word	0x000033ed
     2f4:	000033cd 	.word	0x000033cd

000002f8 <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
     2f8:	b510      	push	{r4, lr}
     2fa:	b090      	sub	sp, #64	; 0x40
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     2fc:	4c2b      	ldr	r4, [pc, #172]	; (3ac <nm_bus_init+0xb4>)
     2fe:	2311      	movs	r3, #17
     300:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     302:	2300      	movs	r3, #0
     304:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     306:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
     308:	a901      	add	r1, sp, #4
     30a:	2201      	movs	r2, #1
     30c:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     30e:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     310:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     312:	2011      	movs	r0, #17
     314:	4b26      	ldr	r3, [pc, #152]	; (3b0 <nm_bus_init+0xb8>)
     316:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     318:	7822      	ldrb	r2, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     31a:	09d1      	lsrs	r1, r2, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     31c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     31e:	2900      	cmp	r1, #0
     320:	d104      	bne.n	32c <nm_bus_init+0x34>
		return &(ports[port_index]->Group[group_index]);
     322:	0953      	lsrs	r3, r2, #5
     324:	01db      	lsls	r3, r3, #7
     326:	4923      	ldr	r1, [pc, #140]	; (3b4 <nm_bus_init+0xbc>)
     328:	468c      	mov	ip, r1
     32a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     32c:	211f      	movs	r1, #31
     32e:	4011      	ands	r1, r2
     330:	2201      	movs	r2, #1
     332:	0010      	movs	r0, r2
     334:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
     336:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
     338:	ac02      	add	r4, sp, #8
     33a:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     33c:	2300      	movs	r3, #0
     33e:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     340:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     342:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
     344:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
     346:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
     348:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
     34a:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
     34c:	3223      	adds	r2, #35	; 0x23
     34e:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     350:	3a18      	subs	r2, #24
     352:	2100      	movs	r1, #0
     354:	a808      	add	r0, sp, #32
     356:	4b18      	ldr	r3, [pc, #96]	; (3b8 <nm_bus_init+0xc0>)
     358:	4798      	blx	r3
	spi_slave_inst_get_config_defaults(&slave_config);
	slave_config.ss_pin = CONF_WINC_SPI_CS_PIN;
	spi_attach_slave(&slave_inst, &slave_config);

	spi_get_config_defaults(&config);
	config.mux_setting = CONF_WINC_SPI_SERCOM_MUX;
     35a:	2380      	movs	r3, #128	; 0x80
     35c:	025b      	lsls	r3, r3, #9
     35e:	60e3      	str	r3, [r4, #12]
	config.pinmux_pad0 = CONF_WINC_SPI_PINMUX_PAD0;
     360:	4b16      	ldr	r3, [pc, #88]	; (3bc <nm_bus_init+0xc4>)
     362:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = CONF_WINC_SPI_PINMUX_PAD1;
     364:	2301      	movs	r3, #1
     366:	425b      	negs	r3, r3
     368:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = CONF_WINC_SPI_PINMUX_PAD2;
     36a:	4b15      	ldr	r3, [pc, #84]	; (3c0 <nm_bus_init+0xc8>)
     36c:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
     36e:	4b15      	ldr	r3, [pc, #84]	; (3c4 <nm_bus_init+0xcc>)
     370:	6363      	str	r3, [r4, #52]	; 0x34
	config.master_slave_select_enable = false;

	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
     372:	4b15      	ldr	r3, [pc, #84]	; (3c8 <nm_bus_init+0xd0>)
     374:	61a3      	str	r3, [r4, #24]
	if (spi_init(&master, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) {
     376:	0022      	movs	r2, r4
     378:	4914      	ldr	r1, [pc, #80]	; (3cc <nm_bus_init+0xd4>)
     37a:	4815      	ldr	r0, [pc, #84]	; (3d0 <nm_bus_init+0xd8>)
     37c:	4b15      	ldr	r3, [pc, #84]	; (3d4 <nm_bus_init+0xdc>)
     37e:	4798      	blx	r3
     380:	2800      	cmp	r0, #0
     382:	d110      	bne.n	3a6 <nm_bus_init+0xae>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     384:	4b12      	ldr	r3, [pc, #72]	; (3d0 <nm_bus_init+0xd8>)
     386:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
     388:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     38a:	2b00      	cmp	r3, #0
     38c:	d1fc      	bne.n	388 <nm_bus_init+0x90>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     38e:	6813      	ldr	r3, [r2, #0]
     390:	2102      	movs	r1, #2
     392:	430b      	orrs	r3, r1
     394:	6013      	str	r3, [r2, #0]
	}

	/* Enable the SPI master. */
	spi_enable(&master);

	nm_bsp_reset();
     396:	4b10      	ldr	r3, [pc, #64]	; (3d8 <nm_bus_init+0xe0>)
     398:	4798      	blx	r3
	nm_bsp_sleep(1);
     39a:	2001      	movs	r0, #1
     39c:	4b0f      	ldr	r3, [pc, #60]	; (3dc <nm_bus_init+0xe4>)
     39e:	4798      	blx	r3

	return result;
     3a0:	2000      	movs	r0, #0
}
     3a2:	b010      	add	sp, #64	; 0x40
     3a4:	bd10      	pop	{r4, pc}
		return M2M_ERR_BUS_FAIL;
     3a6:	2006      	movs	r0, #6
     3a8:	4240      	negs	r0, r0
     3aa:	e7fa      	b.n	3a2 <nm_bus_init+0xaa>
     3ac:	200009e0 	.word	0x200009e0
     3b0:	00003571 	.word	0x00003571
     3b4:	41004400 	.word	0x41004400
     3b8:	0000c815 	.word	0x0000c815
     3bc:	00100003 	.word	0x00100003
     3c0:	00120003 	.word	0x00120003
     3c4:	00130003 	.word	0x00130003
     3c8:	00b71b00 	.word	0x00b71b00
     3cc:	42001400 	.word	0x42001400
     3d0:	200009e4 	.word	0x200009e4
     3d4:	00003bdd 	.word	0x00003bdd
     3d8:	000001d9 	.word	0x000001d9
     3dc:	000001c1 	.word	0x000001c1

000003e0 <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
     3e0:	b5f0      	push	{r4, r5, r6, r7, lr}
     3e2:	46de      	mov	lr, fp
     3e4:	4657      	mov	r7, sl
     3e6:	464e      	mov	r6, r9
     3e8:	4645      	mov	r5, r8
     3ea:	b5e0      	push	{r5, r6, r7, lr}
     3ec:	b083      	sub	sp, #12
	sint8 s8Ret = 0;
	switch(u8Cmd)
     3ee:	2803      	cmp	r0, #3
     3f0:	d000      	beq.n	3f4 <nm_bus_ioctl+0x14>
     3f2:	e075      	b.n	4e0 <nm_bus_ioctl+0x100>
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
     3f4:	680e      	ldr	r6, [r1, #0]
     3f6:	684d      	ldr	r5, [r1, #4]
     3f8:	890c      	ldrh	r4, [r1, #8]
	uint8 u8Dummy = 0;
     3fa:	2200      	movs	r2, #0
     3fc:	466b      	mov	r3, sp
     3fe:	71da      	strb	r2, [r3, #7]
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
     400:	2d00      	cmp	r5, #0
     402:	d027      	beq.n	454 <nm_bus_ioctl+0x74>
     404:	2c00      	cmp	r4, #0
     406:	d065      	beq.n	4d4 <nm_bus_ioctl+0xf4>
	if (pu8Mosi == NULL) {
     408:	2e00      	cmp	r6, #0
     40a:	d100      	bne.n	40e <nm_bus_ioctl+0x2e>
     40c:	e076      	b.n	4fc <nm_bus_ioctl+0x11c>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     40e:	2300      	movs	r3, #0
     410:	4698      	mov	r8, r3
     412:	2300      	movs	r3, #0
     414:	469b      	mov	fp, r3
	spi_select_slave(&master, &slave_inst, true);
     416:	2201      	movs	r2, #1
     418:	493b      	ldr	r1, [pc, #236]	; (508 <nm_bus_ioctl+0x128>)
     41a:	483c      	ldr	r0, [pc, #240]	; (50c <nm_bus_ioctl+0x12c>)
     41c:	4b3c      	ldr	r3, [pc, #240]	; (510 <nm_bus_ioctl+0x130>)
     41e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     420:	4b3a      	ldr	r3, [pc, #232]	; (50c <nm_bus_ioctl+0x12c>)
     422:	469a      	mov	sl, r3
		while (!spi_is_ready_to_write(&master))
     424:	2701      	movs	r7, #1
		while (!spi_is_ready_to_read(&master))
     426:	2204      	movs	r2, #4
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     428:	4699      	mov	r9, r3
			pu8Miso++;
     42a:	4659      	mov	r1, fp
     42c:	424b      	negs	r3, r1
     42e:	4159      	adcs	r1, r3
     430:	468b      	mov	fp, r1
		txd_data = *pu8Mosi;
     432:	7830      	ldrb	r0, [r6, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     434:	4653      	mov	r3, sl
     436:	681b      	ldr	r3, [r3, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     438:	7e19      	ldrb	r1, [r3, #24]
		while (!spi_is_ready_to_write(&master))
     43a:	4239      	tst	r1, r7
     43c:	d0fc      	beq.n	438 <nm_bus_ioctl+0x58>
     43e:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
     440:	4239      	tst	r1, r7
     442:	d0fc      	beq.n	43e <nm_bus_ioctl+0x5e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     444:	6298      	str	r0, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     446:	7e19      	ldrb	r1, [r3, #24]
		while (!spi_is_ready_to_read(&master))
     448:	4211      	tst	r1, r2
     44a:	d0fc      	beq.n	446 <nm_bus_ioctl+0x66>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     44c:	4649      	mov	r1, r9
     44e:	7989      	ldrb	r1, [r1, #6]
     450:	468c      	mov	ip, r1
     452:	e011      	b.n	478 <nm_bus_ioctl+0x98>
	if(((pu8Miso == NULL) && (pu8Mosi == NULL)) ||(u16Sz == 0)) {
     454:	2e00      	cmp	r6, #0
     456:	d03a      	beq.n	4ce <nm_bus_ioctl+0xee>
     458:	2c00      	cmp	r4, #0
     45a:	d03e      	beq.n	4da <nm_bus_ioctl+0xfa>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     45c:	2300      	movs	r3, #0
     45e:	4698      	mov	r8, r3
		u8SkipMiso = 1;
     460:	3301      	adds	r3, #1
     462:	469b      	mov	fp, r3
		pu8Miso = &u8Dummy;
     464:	466b      	mov	r3, sp
     466:	1ddd      	adds	r5, r3, #7
     468:	e7d5      	b.n	416 <nm_bus_ioctl+0x36>
     46a:	4660      	mov	r0, ip
     46c:	2801      	cmp	r0, #1
     46e:	d00d      	beq.n	48c <nm_bus_ioctl+0xac>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     470:	6a98      	ldr	r0, [r3, #40]	; 0x28
     472:	b2c0      	uxtb	r0, r0
		while (spi_read(&master, &rxd_data) != STATUS_OK)
     474:	2900      	cmp	r1, #0
     476:	d00d      	beq.n	494 <nm_bus_ioctl+0xb4>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     478:	7e19      	ldrb	r1, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
     47a:	4211      	tst	r1, r2
     47c:	d0fc      	beq.n	478 <nm_bus_ioctl+0x98>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     47e:	8b58      	ldrh	r0, [r3, #26]
	enum status_code retval = STATUS_OK;
     480:	2100      	movs	r1, #0
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     482:	4210      	tst	r0, r2
     484:	d0f1      	beq.n	46a <nm_bus_ioctl+0x8a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
     486:	835a      	strh	r2, [r3, #26]
		retval = STATUS_ERR_OVERFLOW;
     488:	311e      	adds	r1, #30
     48a:	e7ee      	b.n	46a <nm_bus_ioctl+0x8a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     48c:	6a98      	ldr	r0, [r3, #40]	; 0x28
     48e:	05c0      	lsls	r0, r0, #23
     490:	0dc0      	lsrs	r0, r0, #23
     492:	e7ef      	b.n	474 <nm_bus_ioctl+0x94>
		*pu8Miso = rxd_data;
     494:	7028      	strb	r0, [r5, #0]
		u16Sz--;
     496:	3c01      	subs	r4, #1
     498:	b2a4      	uxth	r4, r4
			pu8Miso++;
     49a:	445d      	add	r5, fp
			pu8Mosi++;
     49c:	4643      	mov	r3, r8
     49e:	4259      	negs	r1, r3
     4a0:	414b      	adcs	r3, r1
     4a2:	18f6      	adds	r6, r6, r3
	while (u16Sz) {
     4a4:	2c00      	cmp	r4, #0
     4a6:	d1c4      	bne.n	432 <nm_bus_ioctl+0x52>
	SercomSpi *const spi_module = &(module->hw->SPI);
     4a8:	4b18      	ldr	r3, [pc, #96]	; (50c <nm_bus_ioctl+0x12c>)
     4aa:	6819      	ldr	r1, [r3, #0]
	while (!spi_is_write_complete(&master))
     4ac:	2202      	movs	r2, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     4ae:	7e0b      	ldrb	r3, [r1, #24]
     4b0:	4213      	tst	r3, r2
     4b2:	d0fc      	beq.n	4ae <nm_bus_ioctl+0xce>
	spi_select_slave(&master, &slave_inst, false);
     4b4:	2200      	movs	r2, #0
     4b6:	4914      	ldr	r1, [pc, #80]	; (508 <nm_bus_ioctl+0x128>)
     4b8:	4814      	ldr	r0, [pc, #80]	; (50c <nm_bus_ioctl+0x12c>)
     4ba:	4b15      	ldr	r3, [pc, #84]	; (510 <nm_bus_ioctl+0x130>)
     4bc:	4798      	blx	r3
	return M2M_SUCCESS;
     4be:	2000      	movs	r0, #0
			M2M_ERR("invalide ioclt cmd\n");
			break;
	}

	return s8Ret;
}
     4c0:	b003      	add	sp, #12
     4c2:	bc3c      	pop	{r2, r3, r4, r5}
     4c4:	4690      	mov	r8, r2
     4c6:	4699      	mov	r9, r3
     4c8:	46a2      	mov	sl, r4
     4ca:	46ab      	mov	fp, r5
     4cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return M2M_ERR_INVALID_ARG;
     4ce:	200f      	movs	r0, #15
     4d0:	4240      	negs	r0, r0
     4d2:	e7f5      	b.n	4c0 <nm_bus_ioctl+0xe0>
     4d4:	200f      	movs	r0, #15
     4d6:	4240      	negs	r0, r0
     4d8:	e7f2      	b.n	4c0 <nm_bus_ioctl+0xe0>
     4da:	200f      	movs	r0, #15
     4dc:	4240      	negs	r0, r0
		break;
     4de:	e7ef      	b.n	4c0 <nm_bus_ioctl+0xe0>
			M2M_ERR("invalide ioclt cmd\n");
     4e0:	22f5      	movs	r2, #245	; 0xf5
     4e2:	490c      	ldr	r1, [pc, #48]	; (514 <nm_bus_ioctl+0x134>)
     4e4:	480c      	ldr	r0, [pc, #48]	; (518 <nm_bus_ioctl+0x138>)
     4e6:	4b0d      	ldr	r3, [pc, #52]	; (51c <nm_bus_ioctl+0x13c>)
     4e8:	4798      	blx	r3
     4ea:	480d      	ldr	r0, [pc, #52]	; (520 <nm_bus_ioctl+0x140>)
     4ec:	4b0d      	ldr	r3, [pc, #52]	; (524 <nm_bus_ioctl+0x144>)
     4ee:	4798      	blx	r3
     4f0:	200d      	movs	r0, #13
     4f2:	4b0d      	ldr	r3, [pc, #52]	; (528 <nm_bus_ioctl+0x148>)
     4f4:	4798      	blx	r3
			s8Ret = -1;
     4f6:	2001      	movs	r0, #1
     4f8:	4240      	negs	r0, r0
	return s8Ret;
     4fa:	e7e1      	b.n	4c0 <nm_bus_ioctl+0xe0>
		u8SkipMosi = 1;
     4fc:	2301      	movs	r3, #1
     4fe:	4698      	mov	r8, r3
		pu8Mosi = &u8Dummy;
     500:	466b      	mov	r3, sp
     502:	1dde      	adds	r6, r3, #7
     504:	e785      	b.n	412 <nm_bus_ioctl+0x32>
     506:	46c0      	nop			; (mov r8, r8)
     508:	200009e0 	.word	0x200009e0
     50c:	200009e4 	.word	0x200009e4
     510:	00003ea1 	.word	0x00003ea1
     514:	0000dd78 	.word	0x0000dd78
     518:	0000dd88 	.word	0x0000dd88
     51c:	0000c825 	.word	0x0000c825
     520:	0000dd9c 	.word	0x0000dd9c
     524:	0000c941 	.word	0x0000c941
     528:	0000c859 	.word	0x0000c859

0000052c <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
     52c:	b510      	push	{r4, lr}
     52e:	b082      	sub	sp, #8
	config->direction  = PORT_PIN_DIR_INPUT;
     530:	ab01      	add	r3, sp, #4
     532:	2200      	movs	r2, #0
     534:	701a      	strb	r2, [r3, #0]
	config->powersave  = false;
     536:	709a      	strb	r2, [r3, #2]
	struct port_config pin_conf;
		
	port_get_config_defaults(&pin_conf);
	/* Configure control pins as input no pull up. */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
     538:	705a      	strb	r2, [r3, #1]
	SercomSpi *const spi_module = &(module->hw->SPI);
     53a:	4b0e      	ldr	r3, [pc, #56]	; (574 <nm_bus_deinit+0x48>)
     53c:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
     53e:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
     540:	2b00      	cmp	r3, #0
     542:	d1fc      	bne.n	53e <nm_bus_deinit+0x12>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
     544:	338f      	adds	r3, #143	; 0x8f
     546:	7513      	strb	r3, [r2, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
     548:	7613      	strb	r3, [r2, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
     54a:	6813      	ldr	r3, [r2, #0]
     54c:	2102      	movs	r1, #2
     54e:	438b      	bics	r3, r1
     550:	6013      	str	r3, [r2, #0]
	port_pin_set_config(CONF_WINC_I2C_SCL, &pin_conf);
	port_pin_set_config(CONF_WINC_I2C_SDA, &pin_conf);
#endif /* CONF_WINC_USE_I2C */
#ifdef CONF_WINC_USE_SPI
	spi_disable(&master);
	port_pin_set_config(CONF_WINC_SPI_MOSI, &pin_conf);
     552:	a901      	add	r1, sp, #4
     554:	2012      	movs	r0, #18
     556:	4c08      	ldr	r4, [pc, #32]	; (578 <nm_bus_deinit+0x4c>)
     558:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_MISO, &pin_conf);
     55a:	a901      	add	r1, sp, #4
     55c:	2010      	movs	r0, #16
     55e:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SCK,  &pin_conf);
     560:	a901      	add	r1, sp, #4
     562:	2013      	movs	r0, #19
     564:	47a0      	blx	r4
	port_pin_set_config(CONF_WINC_SPI_SS,   &pin_conf);
     566:	a901      	add	r1, sp, #4
     568:	2011      	movs	r0, #17
     56a:	47a0      	blx	r4
	//port_pin_set_output_level(CONF_WINC_SPI_MISO, false);
	//port_pin_set_output_level(CONF_WINC_SPI_SCK,  false);
	//port_pin_set_output_level(CONF_WINC_SPI_SS,   false);
#endif /* CONF_WINC_USE_SPI */
	return result;
}
     56c:	2000      	movs	r0, #0
     56e:	b002      	add	sp, #8
     570:	bd10      	pop	{r4, pc}
     572:	46c0      	nop			; (mov r8, r8)
     574:	200009e4 	.word	0x200009e4
     578:	00003571 	.word	0x00003571

0000057c <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
     57c:	2a00      	cmp	r2, #0
     57e:	d006      	beq.n	58e <m2m_memcpy+0x12>
     580:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
     582:	780b      	ldrb	r3, [r1, #0]
     584:	7003      	strb	r3, [r0, #0]
		pDst++;
     586:	3001      	adds	r0, #1
		pSrc++;
     588:	3101      	adds	r1, #1
	}while(--sz);
     58a:	4290      	cmp	r0, r2
     58c:	d1f9      	bne.n	582 <m2m_memcpy+0x6>
}
     58e:	4770      	bx	lr

00000590 <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
     590:	2a00      	cmp	r2, #0
     592:	d004      	beq.n	59e <m2m_memset+0xe>
     594:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
     596:	7001      	strb	r1, [r0, #0]
		pBuf++;
     598:	3001      	adds	r0, #1
	}while(--sz);
     59a:	4290      	cmp	r0, r2
     59c:	d1fb      	bne.n	596 <m2m_memset+0x6>
}
     59e:	4770      	bx	lr

000005a0 <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
     5a0:	0003      	movs	r3, r0
	uint16	u16StrLen = 0;
	while(*pcStr)
     5a2:	7802      	ldrb	r2, [r0, #0]
     5a4:	2a00      	cmp	r2, #0
     5a6:	d007      	beq.n	5b8 <m2m_strlen+0x18>
     5a8:	2000      	movs	r0, #0
	{
		u16StrLen ++;
     5aa:	3001      	adds	r0, #1
     5ac:	b280      	uxth	r0, r0
		pcStr++;
     5ae:	3301      	adds	r3, #1
	while(*pcStr)
     5b0:	781a      	ldrb	r2, [r3, #0]
     5b2:	2a00      	cmp	r2, #0
     5b4:	d1f9      	bne.n	5aa <m2m_strlen+0xa>
	}
	return u16StrLen;
}
     5b6:	4770      	bx	lr
	uint16	u16StrLen = 0;
     5b8:	2000      	movs	r0, #0
     5ba:	e7fc      	b.n	5b6 <m2m_strlen+0x16>

000005bc <isr>:
extern void os_hook_isr(void);
#endif

static void isr(void)
{
	gstrHifCxt.u8Interrupt++;
     5bc:	4a02      	ldr	r2, [pc, #8]	; (5c8 <isr+0xc>)
     5be:	78d3      	ldrb	r3, [r2, #3]
     5c0:	3301      	adds	r3, #1
     5c2:	b2db      	uxtb	r3, r3
     5c4:	70d3      	strb	r3, [r2, #3]
	nm_bsp_interrupt_ctrl(0);
#endif
#ifdef ETH_MODE
	os_hook_isr();
#endif
}
     5c6:	4770      	bx	lr
     5c8:	200009f0 	.word	0x200009f0

000005cc <m2m_hif_cb>:
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{


}
     5cc:	4770      	bx	lr
	...

000005d0 <hif_set_rx_done>:
{
     5d0:	b500      	push	{lr}
     5d2:	b083      	sub	sp, #12
	gstrHifCxt.u8HifRXDone = 0;
     5d4:	2200      	movs	r2, #0
     5d6:	4b0a      	ldr	r3, [pc, #40]	; (600 <hif_set_rx_done+0x30>)
     5d8:	709a      	strb	r2, [r3, #2]
	nm_bsp_interrupt_ctrl(1);
     5da:	2001      	movs	r0, #1
     5dc:	4b09      	ldr	r3, [pc, #36]	; (604 <hif_set_rx_done+0x34>)
     5de:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
     5e0:	a901      	add	r1, sp, #4
     5e2:	4809      	ldr	r0, [pc, #36]	; (608 <hif_set_rx_done+0x38>)
     5e4:	4b09      	ldr	r3, [pc, #36]	; (60c <hif_set_rx_done+0x3c>)
     5e6:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
     5e8:	2800      	cmp	r0, #0
     5ea:	d001      	beq.n	5f0 <hif_set_rx_done+0x20>
}
     5ec:	b003      	add	sp, #12
     5ee:	bd00      	pop	{pc}
	reg |= NBIT1;
     5f0:	2102      	movs	r1, #2
     5f2:	9b01      	ldr	r3, [sp, #4]
     5f4:	4319      	orrs	r1, r3
     5f6:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
     5f8:	4803      	ldr	r0, [pc, #12]	; (608 <hif_set_rx_done+0x38>)
     5fa:	4b05      	ldr	r3, [pc, #20]	; (610 <hif_set_rx_done+0x40>)
     5fc:	4798      	blx	r3
     5fe:	e7f5      	b.n	5ec <hif_set_rx_done+0x1c>
     600:	200009f0 	.word	0x200009f0
     604:	000002d5 	.word	0x000002d5
     608:	00001070 	.word	0x00001070
     60c:	00001925 	.word	0x00001925
     610:	00001931 	.word	0x00001931

00000614 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
     614:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	if(gstrHifCxt.u8HifRXDone)
     616:	4b0c      	ldr	r3, [pc, #48]	; (648 <hif_chip_wake+0x34>)
     618:	789b      	ldrb	r3, [r3, #2]
	{
		/*chip already wake for the rx not done no need to send wake request*/
		return ret;
     61a:	2000      	movs	r0, #0
	if(gstrHifCxt.u8HifRXDone)
     61c:	2b00      	cmp	r3, #0
     61e:	d10d      	bne.n	63c <hif_chip_wake+0x28>
	}
	if(gstrHifCxt.u8ChipSleep == 0)
     620:	4b09      	ldr	r3, [pc, #36]	; (648 <hif_chip_wake+0x34>)
     622:	785b      	ldrb	r3, [r3, #1]
     624:	2b00      	cmp	r3, #0
     626:	d103      	bne.n	630 <hif_chip_wake+0x1c>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
     628:	4b07      	ldr	r3, [pc, #28]	; (648 <hif_chip_wake+0x34>)
     62a:	781b      	ldrb	r3, [r3, #0]
     62c:	2b00      	cmp	r3, #0
     62e:	d106      	bne.n	63e <hif_chip_wake+0x2a>
		}
		else
		{
		}
	}
	gstrHifCxt.u8ChipSleep++;
     630:	4a05      	ldr	r2, [pc, #20]	; (648 <hif_chip_wake+0x34>)
     632:	7853      	ldrb	r3, [r2, #1]
     634:	3301      	adds	r3, #1
     636:	b2db      	uxtb	r3, r3
     638:	7053      	strb	r3, [r2, #1]
     63a:	2000      	movs	r0, #0
ERR1:
	return ret;
}
     63c:	bd10      	pop	{r4, pc}
			ret = chip_wake();
     63e:	4b03      	ldr	r3, [pc, #12]	; (64c <hif_chip_wake+0x38>)
     640:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
     642:	2800      	cmp	r0, #0
     644:	d0f4      	beq.n	630 <hif_chip_wake+0x1c>
     646:	e7f9      	b.n	63c <hif_chip_wake+0x28>
     648:	200009f0 	.word	0x200009f0
     64c:	0000160d 	.word	0x0000160d

00000650 <hif_chip_sleep_sc>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep_sc(void)
{
	if(gstrHifCxt.u8ChipSleep >= 1)
     650:	4b05      	ldr	r3, [pc, #20]	; (668 <hif_chip_sleep_sc+0x18>)
     652:	785b      	ldrb	r3, [r3, #1]
     654:	2b00      	cmp	r3, #0
     656:	d004      	beq.n	662 <hif_chip_sleep_sc+0x12>
	{
		gstrHifCxt.u8ChipSleep--;
     658:	4a03      	ldr	r2, [pc, #12]	; (668 <hif_chip_sleep_sc+0x18>)
     65a:	7853      	ldrb	r3, [r2, #1]
     65c:	3b01      	subs	r3, #1
     65e:	b2db      	uxtb	r3, r3
     660:	7053      	strb	r3, [r2, #1]
	}
	return M2M_SUCCESS;
}
     662:	2000      	movs	r0, #0
     664:	4770      	bx	lr
     666:	46c0      	nop			; (mov r8, r8)
     668:	200009f0 	.word	0x200009f0

0000066c <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
     66c:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;

	if(gstrHifCxt.u8ChipSleep >= 1)
     66e:	4b0b      	ldr	r3, [pc, #44]	; (69c <hif_chip_sleep+0x30>)
     670:	785b      	ldrb	r3, [r3, #1]
     672:	2b00      	cmp	r3, #0
     674:	d004      	beq.n	680 <hif_chip_sleep+0x14>
	{
		gstrHifCxt.u8ChipSleep--;
     676:	4a09      	ldr	r2, [pc, #36]	; (69c <hif_chip_sleep+0x30>)
     678:	7853      	ldrb	r3, [r2, #1]
     67a:	3b01      	subs	r3, #1
     67c:	b2db      	uxtb	r3, r3
     67e:	7053      	strb	r3, [r2, #1]
	}
	
	if(gstrHifCxt.u8ChipSleep == 0)
     680:	4b06      	ldr	r3, [pc, #24]	; (69c <hif_chip_sleep+0x30>)
     682:	785b      	ldrb	r3, [r3, #1]
	sint8 ret = M2M_SUCCESS;
     684:	2000      	movs	r0, #0
	if(gstrHifCxt.u8ChipSleep == 0)
     686:	2b00      	cmp	r3, #0
     688:	d103      	bne.n	692 <hif_chip_sleep+0x26>
	{
		if(gstrHifCxt.u8ChipMode != M2M_NO_PS)
     68a:	4b04      	ldr	r3, [pc, #16]	; (69c <hif_chip_sleep+0x30>)
     68c:	781b      	ldrb	r3, [r3, #0]
     68e:	2b00      	cmp	r3, #0
     690:	d100      	bne.n	694 <hif_chip_sleep+0x28>
		{
		}
	}
ERR1:
	return ret;
}
     692:	bd10      	pop	{r4, pc}
			ret = chip_sleep();
     694:	4b02      	ldr	r3, [pc, #8]	; (6a0 <hif_chip_sleep+0x34>)
     696:	4798      	blx	r3
     698:	e7fb      	b.n	692 <hif_chip_sleep+0x26>
     69a:	46c0      	nop			; (mov r8, r8)
     69c:	200009f0 	.word	0x200009f0
     6a0:	000015a5 	.word	0x000015a5

000006a4 <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
     6a4:	b5f0      	push	{r4, r5, r6, r7, lr}
     6a6:	46de      	mov	lr, fp
     6a8:	4657      	mov	r7, sl
     6aa:	b580      	push	{r7, lr}
     6ac:	b089      	sub	sp, #36	; 0x24
     6ae:	4683      	mov	fp, r0
     6b0:	468a      	mov	sl, r1
     6b2:	9201      	str	r2, [sp, #4]
     6b4:	9300      	str	r3, [sp, #0]
     6b6:	ab10      	add	r3, sp, #64	; 0x40
     6b8:	cb80      	ldmia	r3!, {r7}
     6ba:	881e      	ldrh	r6, [r3, #0]
     6bc:	ab12      	add	r3, sp, #72	; 0x48
     6be:	881d      	ldrh	r5, [r3, #0]
	sint8		ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
     6c0:	227f      	movs	r2, #127	; 0x7f
     6c2:	400a      	ands	r2, r1
     6c4:	ab07      	add	r3, sp, #28
     6c6:	705a      	strb	r2, [r3, #1]
	strHif.u8Gid		= u8Gid;
     6c8:	7018      	strb	r0, [r3, #0]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
     6ca:	2208      	movs	r2, #8
     6cc:	805a      	strh	r2, [r3, #2]
	if(pu8DataBuf != NULL)
     6ce:	2f00      	cmp	r7, #0
     6d0:	d03d      	beq.n	74e <hif_send+0xaa>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
     6d2:	885a      	ldrh	r2, [r3, #2]
     6d4:	1992      	adds	r2, r2, r6
     6d6:	18aa      	adds	r2, r5, r2
     6d8:	b292      	uxth	r2, r2
     6da:	805a      	strh	r2, [r3, #2]
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
	}
	ret = hif_chip_wake();
     6dc:	4b69      	ldr	r3, [pc, #420]	; (884 <hif_send+0x1e0>)
     6de:	4798      	blx	r3
     6e0:	1e04      	subs	r4, r0, #0
	if(ret == M2M_SUCCESS)
     6e2:	d000      	beq.n	6e6 <hif_send+0x42>
     6e4:	e0c1      	b.n	86a <hif_send+0x1c6>
	{
		volatile uint32 reg, dma_addr = 0;
     6e6:	2300      	movs	r3, #0
     6e8:	9305      	str	r3, [sp, #20]
		volatile uint16 cnt = 0;
     6ea:	aa02      	add	r2, sp, #8
     6ec:	80d3      	strh	r3, [r2, #6]
//#define OPTIMIZE_BUS 
/*please define in firmware also*/
#ifndef OPTIMIZE_BUS
		reg = 0UL;
     6ee:	9304      	str	r3, [sp, #16]
		reg |= (uint32)u8Gid;
     6f0:	9b04      	ldr	r3, [sp, #16]
     6f2:	465a      	mov	r2, fp
     6f4:	431a      	orrs	r2, r3
     6f6:	9204      	str	r2, [sp, #16]
		reg |= ((uint32)u8Opcode<<8);
     6f8:	9a04      	ldr	r2, [sp, #16]
     6fa:	4653      	mov	r3, sl
     6fc:	021b      	lsls	r3, r3, #8
     6fe:	4313      	orrs	r3, r2
     700:	9304      	str	r3, [sp, #16]
		reg |= ((uint32)strHif.u16Length<<16);
     702:	ab07      	add	r3, sp, #28
     704:	885b      	ldrh	r3, [r3, #2]
     706:	9a04      	ldr	r2, [sp, #16]
     708:	041b      	lsls	r3, r3, #16
     70a:	4313      	orrs	r3, r2
     70c:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(NMI_STATE_REG,reg);
     70e:	9904      	ldr	r1, [sp, #16]
     710:	485d      	ldr	r0, [pc, #372]	; (888 <hif_send+0x1e4>)
     712:	4b5e      	ldr	r3, [pc, #376]	; (88c <hif_send+0x1e8>)
     714:	4798      	blx	r3
     716:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
     718:	d157      	bne.n	7ca <hif_send+0x126>

		reg = 0UL;
     71a:	2300      	movs	r3, #0
     71c:	9304      	str	r3, [sp, #16]
		reg |= NBIT1;
     71e:	9b04      	ldr	r3, [sp, #16]
     720:	2202      	movs	r2, #2
     722:	4313      	orrs	r3, r2
     724:	9304      	str	r3, [sp, #16]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
     726:	9904      	ldr	r1, [sp, #16]
     728:	4859      	ldr	r0, [pc, #356]	; (890 <hif_send+0x1ec>)
     72a:	4b58      	ldr	r3, [pc, #352]	; (88c <hif_send+0x1e8>)
     72c:	4798      	blx	r3
     72e:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
     730:	d14b      	bne.n	7ca <hif_send+0x126>
		reg |= (u8Gid == M2M_REQ_GROUP_IP) ? (NBIT3):(0); /*IP = 1 or non IP*/
		reg |= ((uint32)strHif.u16Length << 4); /*length of pkt max = 4096*/
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
#endif
		dma_addr = 0;
     732:	2200      	movs	r2, #0
     734:	9205      	str	r2, [sp, #20]
		
		for(cnt = 0; cnt < 1000; cnt ++)
     736:	ab02      	add	r3, sp, #8
     738:	80da      	strh	r2, [r3, #6]
     73a:	3306      	adds	r3, #6
     73c:	881b      	ldrh	r3, [r3, #0]
     73e:	b29b      	uxth	r3, r3
     740:	4a54      	ldr	r2, [pc, #336]	; (894 <hif_send+0x1f0>)
     742:	4293      	cmp	r3, r2
     744:	d849      	bhi.n	7da <hif_send+0x136>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
     746:	4c54      	ldr	r4, [pc, #336]	; (898 <hif_send+0x1f4>)
			 */
			if(cnt >= 500) {
				if(cnt < 501) {
					M2M_INFO("Slowing down...\n");
				}
				nm_bsp_sleep(1);
     748:	4b54      	ldr	r3, [pc, #336]	; (89c <hif_send+0x1f8>)
     74a:	469a      	mov	sl, r3
     74c:	e017      	b.n	77e <hif_send+0xda>
		strHif.u16Length += u16CtrlBufSize;
     74e:	ab07      	add	r3, sp, #28
     750:	885a      	ldrh	r2, [r3, #2]
     752:	9900      	ldr	r1, [sp, #0]
     754:	468c      	mov	ip, r1
     756:	4462      	add	r2, ip
     758:	b292      	uxth	r2, r2
     75a:	805a      	strh	r2, [r3, #2]
     75c:	e7be      	b.n	6dc <hif_send+0x38>
				nm_bsp_sleep(1);
     75e:	2001      	movs	r0, #1
     760:	47d0      	blx	sl
			}
			if (!(reg & NBIT1))
     762:	9b04      	ldr	r3, [sp, #16]
     764:	079b      	lsls	r3, r3, #30
     766:	d528      	bpl.n	7ba <hif_send+0x116>
		for(cnt = 0; cnt < 1000; cnt ++)
     768:	ab02      	add	r3, sp, #8
     76a:	88da      	ldrh	r2, [r3, #6]
     76c:	3201      	adds	r2, #1
     76e:	b292      	uxth	r2, r2
     770:	80da      	strh	r2, [r3, #6]
     772:	3306      	adds	r3, #6
     774:	881b      	ldrh	r3, [r3, #0]
     776:	b29b      	uxth	r3, r3
     778:	4a46      	ldr	r2, [pc, #280]	; (894 <hif_send+0x1f0>)
     77a:	4293      	cmp	r3, r2
     77c:	d82d      	bhi.n	7da <hif_send+0x136>
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
     77e:	a904      	add	r1, sp, #16
     780:	4843      	ldr	r0, [pc, #268]	; (890 <hif_send+0x1ec>)
     782:	47a0      	blx	r4
			if(ret != M2M_SUCCESS) break;
     784:	2800      	cmp	r0, #0
     786:	d128      	bne.n	7da <hif_send+0x136>
			if(cnt >= 500) {
     788:	ab02      	add	r3, sp, #8
     78a:	3306      	adds	r3, #6
     78c:	881b      	ldrh	r3, [r3, #0]
     78e:	b29b      	uxth	r3, r3
     790:	22f4      	movs	r2, #244	; 0xf4
     792:	32ff      	adds	r2, #255	; 0xff
     794:	4293      	cmp	r3, r2
     796:	d9e4      	bls.n	762 <hif_send+0xbe>
				if(cnt < 501) {
     798:	ab02      	add	r3, sp, #8
     79a:	3306      	adds	r3, #6
     79c:	881b      	ldrh	r3, [r3, #0]
     79e:	b29b      	uxth	r3, r3
     7a0:	3201      	adds	r2, #1
     7a2:	4293      	cmp	r3, r2
     7a4:	d8db      	bhi.n	75e <hif_send+0xba>
					M2M_INFO("Slowing down...\n");
     7a6:	483e      	ldr	r0, [pc, #248]	; (8a0 <hif_send+0x1fc>)
     7a8:	4b3e      	ldr	r3, [pc, #248]	; (8a4 <hif_send+0x200>)
     7aa:	4798      	blx	r3
     7ac:	483e      	ldr	r0, [pc, #248]	; (8a8 <hif_send+0x204>)
     7ae:	4b3f      	ldr	r3, [pc, #252]	; (8ac <hif_send+0x208>)
     7b0:	4798      	blx	r3
     7b2:	200d      	movs	r0, #13
     7b4:	4b3e      	ldr	r3, [pc, #248]	; (8b0 <hif_send+0x20c>)
     7b6:	4798      	blx	r3
     7b8:	e7d1      	b.n	75e <hif_send+0xba>
			{
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_4,(uint32 *)&dma_addr);
     7ba:	a905      	add	r1, sp, #20
     7bc:	483d      	ldr	r0, [pc, #244]	; (8b4 <hif_send+0x210>)
     7be:	4b36      	ldr	r3, [pc, #216]	; (898 <hif_send+0x1f4>)
     7c0:	4798      	blx	r3
     7c2:	1e04      	subs	r4, r0, #0
				if(ret != M2M_SUCCESS) {
     7c4:	d009      	beq.n	7da <hif_send+0x136>
					/*in case of read error clear the DMA address and return error*/
					dma_addr = 0;
     7c6:	2300      	movs	r3, #0
     7c8:	9305      	str	r3, [sp, #20]
	/*actual sleep ret = M2M_SUCCESS*/
 	ret = hif_chip_sleep();
	return ret;
ERR1:
	/*reset the count but no actual sleep as it already bus error*/
	hif_chip_sleep_sc();
     7ca:	4b3b      	ldr	r3, [pc, #236]	; (8b8 <hif_send+0x214>)
     7cc:	4798      	blx	r3
ERR2:
	/*logical error*/
	return ret;
}
     7ce:	0020      	movs	r0, r4
     7d0:	b009      	add	sp, #36	; 0x24
     7d2:	bc0c      	pop	{r2, r3}
     7d4:	4692      	mov	sl, r2
     7d6:	469b      	mov	fp, r3
     7d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (dma_addr != 0)
     7da:	9b05      	ldr	r3, [sp, #20]
     7dc:	2b00      	cmp	r3, #0
     7de:	d03f      	beq.n	860 <hif_send+0x1bc>
			u32CurrAddr = dma_addr;
     7e0:	9b05      	ldr	r3, [sp, #20]
     7e2:	9306      	str	r3, [sp, #24]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
     7e4:	a907      	add	r1, sp, #28
     7e6:	884b      	ldrh	r3, [r1, #2]
     7e8:	b29b      	uxth	r3, r3
     7ea:	804b      	strh	r3, [r1, #2]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
     7ec:	9806      	ldr	r0, [sp, #24]
     7ee:	2208      	movs	r2, #8
     7f0:	4b32      	ldr	r3, [pc, #200]	; (8bc <hif_send+0x218>)
     7f2:	4798      	blx	r3
     7f4:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
     7f6:	d1e8      	bne.n	7ca <hif_send+0x126>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
     7f8:	9b06      	ldr	r3, [sp, #24]
     7fa:	3308      	adds	r3, #8
     7fc:	9306      	str	r3, [sp, #24]
			if(pu8CtrlBuf != NULL)
     7fe:	9b01      	ldr	r3, [sp, #4]
     800:	2b00      	cmp	r3, #0
     802:	d00b      	beq.n	81c <hif_send+0x178>
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
     804:	9806      	ldr	r0, [sp, #24]
     806:	9a00      	ldr	r2, [sp, #0]
     808:	0019      	movs	r1, r3
     80a:	4b2c      	ldr	r3, [pc, #176]	; (8bc <hif_send+0x218>)
     80c:	4798      	blx	r3
     80e:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
     810:	d1db      	bne.n	7ca <hif_send+0x126>
				u32CurrAddr += u16CtrlBufSize;
     812:	9b06      	ldr	r3, [sp, #24]
     814:	9a00      	ldr	r2, [sp, #0]
     816:	4694      	mov	ip, r2
     818:	4463      	add	r3, ip
     81a:	9306      	str	r3, [sp, #24]
			if(pu8DataBuf != NULL)
     81c:	2f00      	cmp	r7, #0
     81e:	d00e      	beq.n	83e <hif_send+0x19a>
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
     820:	9b06      	ldr	r3, [sp, #24]
     822:	9a00      	ldr	r2, [sp, #0]
     824:	1aad      	subs	r5, r5, r2
     826:	18ed      	adds	r5, r5, r3
     828:	9506      	str	r5, [sp, #24]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
     82a:	9806      	ldr	r0, [sp, #24]
     82c:	0032      	movs	r2, r6
     82e:	0039      	movs	r1, r7
     830:	4b22      	ldr	r3, [pc, #136]	; (8bc <hif_send+0x218>)
     832:	4798      	blx	r3
     834:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
     836:	d1c8      	bne.n	7ca <hif_send+0x126>
				u32CurrAddr += u16DataSize;
     838:	9b06      	ldr	r3, [sp, #24]
     83a:	18f3      	adds	r3, r6, r3
     83c:	9306      	str	r3, [sp, #24]
			reg = dma_addr << 2;
     83e:	9b05      	ldr	r3, [sp, #20]
     840:	009b      	lsls	r3, r3, #2
     842:	9304      	str	r3, [sp, #16]
			reg |= NBIT1;
     844:	9b04      	ldr	r3, [sp, #16]
     846:	2202      	movs	r2, #2
     848:	4313      	orrs	r3, r2
     84a:	9304      	str	r3, [sp, #16]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
     84c:	9904      	ldr	r1, [sp, #16]
     84e:	481c      	ldr	r0, [pc, #112]	; (8c0 <hif_send+0x21c>)
     850:	4b0e      	ldr	r3, [pc, #56]	; (88c <hif_send+0x1e8>)
     852:	4798      	blx	r3
     854:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
     856:	d1b8      	bne.n	7ca <hif_send+0x126>
 	ret = hif_chip_sleep();
     858:	4b1a      	ldr	r3, [pc, #104]	; (8c4 <hif_send+0x220>)
     85a:	4798      	blx	r3
     85c:	0004      	movs	r4, r0
	return ret;
     85e:	e7b6      	b.n	7ce <hif_send+0x12a>
			ret = hif_chip_sleep();
     860:	4b18      	ldr	r3, [pc, #96]	; (8c4 <hif_send+0x220>)
     862:	4798      	blx	r3
			ret = M2M_ERR_MEM_ALLOC;
     864:	2403      	movs	r4, #3
     866:	4264      	negs	r4, r4
			goto ERR2;
     868:	e7b1      	b.n	7ce <hif_send+0x12a>
		M2M_ERR("(HIF)Fail to wakup the chip\n");
     86a:	2298      	movs	r2, #152	; 0x98
     86c:	32ff      	adds	r2, #255	; 0xff
     86e:	4916      	ldr	r1, [pc, #88]	; (8c8 <hif_send+0x224>)
     870:	4816      	ldr	r0, [pc, #88]	; (8cc <hif_send+0x228>)
     872:	4b0c      	ldr	r3, [pc, #48]	; (8a4 <hif_send+0x200>)
     874:	4798      	blx	r3
     876:	4816      	ldr	r0, [pc, #88]	; (8d0 <hif_send+0x22c>)
     878:	4b0c      	ldr	r3, [pc, #48]	; (8ac <hif_send+0x208>)
     87a:	4798      	blx	r3
     87c:	200d      	movs	r0, #13
     87e:	4b0c      	ldr	r3, [pc, #48]	; (8b0 <hif_send+0x20c>)
     880:	4798      	blx	r3
		goto ERR2;
     882:	e7a4      	b.n	7ce <hif_send+0x12a>
     884:	00000615 	.word	0x00000615
     888:	0000108c 	.word	0x0000108c
     88c:	00001931 	.word	0x00001931
     890:	00001078 	.word	0x00001078
     894:	000003e7 	.word	0x000003e7
     898:	00001925 	.word	0x00001925
     89c:	000001c1 	.word	0x000001c1
     8a0:	0000e0b8 	.word	0x0000e0b8
     8a4:	0000c825 	.word	0x0000c825
     8a8:	0000e0c4 	.word	0x0000e0c4
     8ac:	0000c941 	.word	0x0000c941
     8b0:	0000c859 	.word	0x0000c859
     8b4:	00150400 	.word	0x00150400
     8b8:	00000651 	.word	0x00000651
     8bc:	000019a5 	.word	0x000019a5
     8c0:	0000106c 	.word	0x0000106c
     8c4:	0000066d 	.word	0x0000066d
     8c8:	0000ddd0 	.word	0x0000ddd0
     8cc:	0000dd88 	.word	0x0000dd88
     8d0:	0000e0d4 	.word	0x0000e0d4

000008d4 <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
     8d4:	b5f0      	push	{r4, r5, r6, r7, lr}
     8d6:	46ce      	mov	lr, r9
     8d8:	4647      	mov	r7, r8
     8da:	b580      	push	{r7, lr}
     8dc:	b087      	sub	sp, #28
	sint8 ret = M2M_SUCCESS;	
	
	gstrHifCxt.u8Yield = 0;
     8de:	2200      	movs	r2, #0
     8e0:	4bd1      	ldr	r3, [pc, #836]	; (c28 <hif_handle_isr+0x354>)
     8e2:	711a      	strb	r2, [r3, #4]
	while (gstrHifCxt.u8Interrupt && !gstrHifCxt.u8Yield) {
     8e4:	4699      	mov	r9, r3
     8e6:	4698      	mov	r8, r3
     8e8:	e081      	b.n	9ee <hif_handle_isr+0x11a>
				gstrHifCxt.u32RxAddr = address;
     8ea:	4bcf      	ldr	r3, [pc, #828]	; (c28 <hif_handle_isr+0x354>)
     8ec:	9a05      	ldr	r2, [sp, #20]
     8ee:	609a      	str	r2, [r3, #8]
				gstrHifCxt.u32RxSize = size;
     8f0:	60de      	str	r6, [r3, #12]
				ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
     8f2:	af04      	add	r7, sp, #16
     8f4:	2204      	movs	r2, #4
     8f6:	0039      	movs	r1, r7
     8f8:	9805      	ldr	r0, [sp, #20]
     8fa:	4bcc      	ldr	r3, [pc, #816]	; (c2c <hif_handle_isr+0x358>)
     8fc:	4798      	blx	r3
     8fe:	0004      	movs	r4, r0
				strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
     900:	887b      	ldrh	r3, [r7, #2]
     902:	b29b      	uxth	r3, r3
     904:	807b      	strh	r3, [r7, #2]
				if(M2M_SUCCESS != ret)
     906:	2800      	cmp	r0, #0
     908:	d134      	bne.n	974 <hif_handle_isr+0xa0>
				if(strHif.u16Length != size)
     90a:	ab04      	add	r3, sp, #16
     90c:	885b      	ldrh	r3, [r3, #2]
     90e:	b29b      	uxth	r3, r3
     910:	429e      	cmp	r6, r3
     912:	d004      	beq.n	91e <hif_handle_isr+0x4a>
					if((size - strHif.u16Length) > 4)
     914:	ab04      	add	r3, sp, #16
     916:	885b      	ldrh	r3, [r3, #2]
     918:	1af3      	subs	r3, r6, r3
     91a:	2b04      	cmp	r3, #4
     91c:	dc3a      	bgt.n	994 <hif_handle_isr+0xc0>
				if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
     91e:	ab04      	add	r3, sp, #16
     920:	781b      	ldrb	r3, [r3, #0]
     922:	2b01      	cmp	r3, #1
     924:	d04f      	beq.n	9c6 <hif_handle_isr+0xf2>
				else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
     926:	ab04      	add	r3, sp, #16
     928:	781b      	ldrb	r3, [r3, #0]
     92a:	2b02      	cmp	r3, #2
     92c:	d07d      	beq.n	a2a <hif_handle_isr+0x156>
				else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
     92e:	ab04      	add	r3, sp, #16
     930:	781b      	ldrb	r3, [r3, #0]
     932:	2b04      	cmp	r3, #4
     934:	d100      	bne.n	938 <hif_handle_isr+0x64>
     936:	e095      	b.n	a64 <hif_handle_isr+0x190>
				else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
     938:	ab04      	add	r3, sp, #16
     93a:	781b      	ldrb	r3, [r3, #0]
     93c:	2b06      	cmp	r3, #6
     93e:	d100      	bne.n	942 <hif_handle_isr+0x6e>
     940:	e0ad      	b.n	a9e <hif_handle_isr+0x1ca>
				else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
     942:	ab04      	add	r3, sp, #16
     944:	781b      	ldrb	r3, [r3, #0]
     946:	2b07      	cmp	r3, #7
     948:	d100      	bne.n	94c <hif_handle_isr+0x78>
     94a:	e0c5      	b.n	ad8 <hif_handle_isr+0x204>
				else if(M2M_REQ_GROUP_SSL == strHif.u8Gid)
     94c:	ab04      	add	r3, sp, #16
     94e:	781b      	ldrb	r3, [r3, #0]
     950:	2b05      	cmp	r3, #5
     952:	d100      	bne.n	956 <hif_handle_isr+0x82>
     954:	e0dc      	b.n	b10 <hif_handle_isr+0x23c>
					M2M_ERR("(hif) invalid group ID\n");
     956:	2284      	movs	r2, #132	; 0x84
     958:	0092      	lsls	r2, r2, #2
     95a:	49b5      	ldr	r1, [pc, #724]	; (c30 <hif_handle_isr+0x35c>)
     95c:	48b5      	ldr	r0, [pc, #724]	; (c34 <hif_handle_isr+0x360>)
     95e:	4bb6      	ldr	r3, [pc, #728]	; (c38 <hif_handle_isr+0x364>)
     960:	4798      	blx	r3
     962:	48b6      	ldr	r0, [pc, #728]	; (c3c <hif_handle_isr+0x368>)
     964:	4bb6      	ldr	r3, [pc, #728]	; (c40 <hif_handle_isr+0x36c>)
     966:	4798      	blx	r3
     968:	200d      	movs	r0, #13
     96a:	4bb6      	ldr	r3, [pc, #728]	; (c44 <hif_handle_isr+0x370>)
     96c:	4798      	blx	r3
					ret = M2M_ERR_BUS_FAIL;
     96e:	2406      	movs	r4, #6
     970:	4264      	negs	r4, r4
     972:	e119      	b.n	ba8 <hif_handle_isr+0x2d4>
					M2M_ERR("(hif) address bus fail\n");
     974:	22e9      	movs	r2, #233	; 0xe9
     976:	0052      	lsls	r2, r2, #1
     978:	49ad      	ldr	r1, [pc, #692]	; (c30 <hif_handle_isr+0x35c>)
     97a:	48ae      	ldr	r0, [pc, #696]	; (c34 <hif_handle_isr+0x360>)
     97c:	4bae      	ldr	r3, [pc, #696]	; (c38 <hif_handle_isr+0x364>)
     97e:	4798      	blx	r3
     980:	48b1      	ldr	r0, [pc, #708]	; (c48 <hif_handle_isr+0x374>)
     982:	4baf      	ldr	r3, [pc, #700]	; (c40 <hif_handle_isr+0x36c>)
     984:	4798      	blx	r3
     986:	200d      	movs	r0, #13
     988:	4bae      	ldr	r3, [pc, #696]	; (c44 <hif_handle_isr+0x370>)
     98a:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
     98c:	2001      	movs	r0, #1
     98e:	4baf      	ldr	r3, [pc, #700]	; (c4c <hif_handle_isr+0x378>)
     990:	4798      	blx	r3
     992:	e109      	b.n	ba8 <hif_handle_isr+0x2d4>
						M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
     994:	22dc      	movs	r2, #220	; 0xdc
     996:	32ff      	adds	r2, #255	; 0xff
     998:	49a5      	ldr	r1, [pc, #660]	; (c30 <hif_handle_isr+0x35c>)
     99a:	48a6      	ldr	r0, [pc, #664]	; (c34 <hif_handle_isr+0x360>)
     99c:	4ca6      	ldr	r4, [pc, #664]	; (c38 <hif_handle_isr+0x364>)
     99e:	47a0      	blx	r4
     9a0:	a904      	add	r1, sp, #16
     9a2:	884a      	ldrh	r2, [r1, #2]
     9a4:	b292      	uxth	r2, r2
     9a6:	780b      	ldrb	r3, [r1, #0]
     9a8:	b2db      	uxtb	r3, r3
     9aa:	7849      	ldrb	r1, [r1, #1]
     9ac:	9100      	str	r1, [sp, #0]
     9ae:	0031      	movs	r1, r6
     9b0:	48a7      	ldr	r0, [pc, #668]	; (c50 <hif_handle_isr+0x37c>)
     9b2:	47a0      	blx	r4
     9b4:	200d      	movs	r0, #13
     9b6:	4ba3      	ldr	r3, [pc, #652]	; (c44 <hif_handle_isr+0x370>)
     9b8:	4798      	blx	r3
						nm_bsp_interrupt_ctrl(1);
     9ba:	2001      	movs	r0, #1
     9bc:	4ba3      	ldr	r3, [pc, #652]	; (c4c <hif_handle_isr+0x378>)
     9be:	4798      	blx	r3
						ret = M2M_ERR_BUS_FAIL;
     9c0:	2406      	movs	r4, #6
     9c2:	4264      	negs	r4, r4
     9c4:	e0f0      	b.n	ba8 <hif_handle_isr+0x2d4>
					if(gstrHifCxt.pfWifiCb)
     9c6:	4b98      	ldr	r3, [pc, #608]	; (c28 <hif_handle_isr+0x354>)
     9c8:	691b      	ldr	r3, [r3, #16]
     9ca:	2b00      	cmp	r3, #0
     9cc:	d020      	beq.n	a10 <hif_handle_isr+0x13c>
						gstrHifCxt.pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     9ce:	4b96      	ldr	r3, [pc, #600]	; (c28 <hif_handle_isr+0x354>)
     9d0:	691b      	ldr	r3, [r3, #16]
     9d2:	aa04      	add	r2, sp, #16
     9d4:	7850      	ldrb	r0, [r2, #1]
     9d6:	b2c0      	uxtb	r0, r0
     9d8:	8851      	ldrh	r1, [r2, #2]
     9da:	9a05      	ldr	r2, [sp, #20]
     9dc:	3208      	adds	r2, #8
     9de:	3908      	subs	r1, #8
     9e0:	b289      	uxth	r1, r1
     9e2:	4798      	blx	r3
				if(gstrHifCxt.u8HifRXDone)
     9e4:	4b90      	ldr	r3, [pc, #576]	; (c28 <hif_handle_isr+0x354>)
     9e6:	789b      	ldrb	r3, [r3, #2]
     9e8:	2b00      	cmp	r3, #0
     9ea:	d000      	beq.n	9ee <hif_handle_isr+0x11a>
     9ec:	e0a1      	b.n	b32 <hif_handle_isr+0x25e>
	while (gstrHifCxt.u8Interrupt && !gstrHifCxt.u8Yield) {
     9ee:	464b      	mov	r3, r9
     9f0:	78db      	ldrb	r3, [r3, #3]
     9f2:	2b00      	cmp	r3, #0
     9f4:	d100      	bne.n	9f8 <hif_handle_isr+0x124>
     9f6:	e15b      	b.n	cb0 <hif_handle_isr+0x3dc>
     9f8:	4643      	mov	r3, r8
     9fa:	791b      	ldrb	r3, [r3, #4]
     9fc:	2b00      	cmp	r3, #0
     9fe:	d000      	beq.n	a02 <hif_handle_isr+0x12e>
     a00:	e156      	b.n	cb0 <hif_handle_isr+0x3dc>
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gstrHifCxt.u8Interrupt--;
     a02:	4a89      	ldr	r2, [pc, #548]	; (c28 <hif_handle_isr+0x354>)
     a04:	78d3      	ldrb	r3, [r2, #3]
     a06:	3b01      	subs	r3, #1
     a08:	b2db      	uxtb	r3, r3
     a0a:	70d3      	strb	r3, [r2, #3]
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
     a0c:	4d91      	ldr	r5, [pc, #580]	; (c54 <hif_handle_isr+0x380>)
     a0e:	e0d6      	b.n	bbe <hif_handle_isr+0x2ea>
						M2M_ERR("WIFI callback is not registered\n");
     a10:	22e8      	movs	r2, #232	; 0xe8
     a12:	32ff      	adds	r2, #255	; 0xff
     a14:	4986      	ldr	r1, [pc, #536]	; (c30 <hif_handle_isr+0x35c>)
     a16:	4887      	ldr	r0, [pc, #540]	; (c34 <hif_handle_isr+0x360>)
     a18:	4b87      	ldr	r3, [pc, #540]	; (c38 <hif_handle_isr+0x364>)
     a1a:	4798      	blx	r3
     a1c:	488e      	ldr	r0, [pc, #568]	; (c58 <hif_handle_isr+0x384>)
     a1e:	4b88      	ldr	r3, [pc, #544]	; (c40 <hif_handle_isr+0x36c>)
     a20:	4798      	blx	r3
     a22:	200d      	movs	r0, #13
     a24:	4b87      	ldr	r3, [pc, #540]	; (c44 <hif_handle_isr+0x370>)
     a26:	4798      	blx	r3
     a28:	e7dc      	b.n	9e4 <hif_handle_isr+0x110>
					if(gstrHifCxt.pfIpCb)
     a2a:	4b7f      	ldr	r3, [pc, #508]	; (c28 <hif_handle_isr+0x354>)
     a2c:	695b      	ldr	r3, [r3, #20]
     a2e:	2b00      	cmp	r3, #0
     a30:	d00b      	beq.n	a4a <hif_handle_isr+0x176>
						gstrHifCxt.pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a32:	4b7d      	ldr	r3, [pc, #500]	; (c28 <hif_handle_isr+0x354>)
     a34:	695b      	ldr	r3, [r3, #20]
     a36:	aa04      	add	r2, sp, #16
     a38:	7850      	ldrb	r0, [r2, #1]
     a3a:	b2c0      	uxtb	r0, r0
     a3c:	8851      	ldrh	r1, [r2, #2]
     a3e:	9a05      	ldr	r2, [sp, #20]
     a40:	3208      	adds	r2, #8
     a42:	3908      	subs	r1, #8
     a44:	b289      	uxth	r1, r1
     a46:	4798      	blx	r3
     a48:	e7cc      	b.n	9e4 <hif_handle_isr+0x110>
						M2M_ERR("Scoket callback is not registered\n");
     a4a:	22f0      	movs	r2, #240	; 0xf0
     a4c:	32ff      	adds	r2, #255	; 0xff
     a4e:	4978      	ldr	r1, [pc, #480]	; (c30 <hif_handle_isr+0x35c>)
     a50:	4878      	ldr	r0, [pc, #480]	; (c34 <hif_handle_isr+0x360>)
     a52:	4b79      	ldr	r3, [pc, #484]	; (c38 <hif_handle_isr+0x364>)
     a54:	4798      	blx	r3
     a56:	4881      	ldr	r0, [pc, #516]	; (c5c <hif_handle_isr+0x388>)
     a58:	4b79      	ldr	r3, [pc, #484]	; (c40 <hif_handle_isr+0x36c>)
     a5a:	4798      	blx	r3
     a5c:	200d      	movs	r0, #13
     a5e:	4b79      	ldr	r3, [pc, #484]	; (c44 <hif_handle_isr+0x370>)
     a60:	4798      	blx	r3
     a62:	e7bf      	b.n	9e4 <hif_handle_isr+0x110>
					if(gstrHifCxt.pfOtaCb)
     a64:	4b70      	ldr	r3, [pc, #448]	; (c28 <hif_handle_isr+0x354>)
     a66:	699b      	ldr	r3, [r3, #24]
     a68:	2b00      	cmp	r3, #0
     a6a:	d00b      	beq.n	a84 <hif_handle_isr+0x1b0>
						gstrHifCxt.pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a6c:	4b6e      	ldr	r3, [pc, #440]	; (c28 <hif_handle_isr+0x354>)
     a6e:	699b      	ldr	r3, [r3, #24]
     a70:	aa04      	add	r2, sp, #16
     a72:	7850      	ldrb	r0, [r2, #1]
     a74:	b2c0      	uxtb	r0, r0
     a76:	8851      	ldrh	r1, [r2, #2]
     a78:	9a05      	ldr	r2, [sp, #20]
     a7a:	3208      	adds	r2, #8
     a7c:	3908      	subs	r1, #8
     a7e:	b289      	uxth	r1, r1
     a80:	4798      	blx	r3
     a82:	e7af      	b.n	9e4 <hif_handle_isr+0x110>
						M2M_ERR("Ota callback is not registered\n");
     a84:	22f8      	movs	r2, #248	; 0xf8
     a86:	32ff      	adds	r2, #255	; 0xff
     a88:	4969      	ldr	r1, [pc, #420]	; (c30 <hif_handle_isr+0x35c>)
     a8a:	486a      	ldr	r0, [pc, #424]	; (c34 <hif_handle_isr+0x360>)
     a8c:	4b6a      	ldr	r3, [pc, #424]	; (c38 <hif_handle_isr+0x364>)
     a8e:	4798      	blx	r3
     a90:	4873      	ldr	r0, [pc, #460]	; (c60 <hif_handle_isr+0x38c>)
     a92:	4b6b      	ldr	r3, [pc, #428]	; (c40 <hif_handle_isr+0x36c>)
     a94:	4798      	blx	r3
     a96:	200d      	movs	r0, #13
     a98:	4b6a      	ldr	r3, [pc, #424]	; (c44 <hif_handle_isr+0x370>)
     a9a:	4798      	blx	r3
     a9c:	e7a2      	b.n	9e4 <hif_handle_isr+0x110>
					if(gstrHifCxt.pfCryptoCb)
     a9e:	4b62      	ldr	r3, [pc, #392]	; (c28 <hif_handle_isr+0x354>)
     aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     aa2:	2b00      	cmp	r3, #0
     aa4:	d00b      	beq.n	abe <hif_handle_isr+0x1ea>
						gstrHifCxt.pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     aa6:	4b60      	ldr	r3, [pc, #384]	; (c28 <hif_handle_isr+0x354>)
     aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
     aaa:	aa04      	add	r2, sp, #16
     aac:	7850      	ldrb	r0, [r2, #1]
     aae:	b2c0      	uxtb	r0, r0
     ab0:	8851      	ldrh	r1, [r2, #2]
     ab2:	9a05      	ldr	r2, [sp, #20]
     ab4:	3208      	adds	r2, #8
     ab6:	3908      	subs	r1, #8
     ab8:	b289      	uxth	r1, r1
     aba:	4798      	blx	r3
     abc:	e792      	b.n	9e4 <hif_handle_isr+0x110>
						M2M_ERR("Crypto callback is not registered\n");
     abe:	2280      	movs	r2, #128	; 0x80
     ac0:	0092      	lsls	r2, r2, #2
     ac2:	495b      	ldr	r1, [pc, #364]	; (c30 <hif_handle_isr+0x35c>)
     ac4:	485b      	ldr	r0, [pc, #364]	; (c34 <hif_handle_isr+0x360>)
     ac6:	4b5c      	ldr	r3, [pc, #368]	; (c38 <hif_handle_isr+0x364>)
     ac8:	4798      	blx	r3
     aca:	4866      	ldr	r0, [pc, #408]	; (c64 <hif_handle_isr+0x390>)
     acc:	4b5c      	ldr	r3, [pc, #368]	; (c40 <hif_handle_isr+0x36c>)
     ace:	4798      	blx	r3
     ad0:	200d      	movs	r0, #13
     ad2:	4b5c      	ldr	r3, [pc, #368]	; (c44 <hif_handle_isr+0x370>)
     ad4:	4798      	blx	r3
     ad6:	e785      	b.n	9e4 <hif_handle_isr+0x110>
					if(gstrHifCxt.pfSigmaCb)
     ad8:	4b53      	ldr	r3, [pc, #332]	; (c28 <hif_handle_isr+0x354>)
     ada:	69db      	ldr	r3, [r3, #28]
     adc:	2b00      	cmp	r3, #0
     ade:	d00b      	beq.n	af8 <hif_handle_isr+0x224>
						gstrHifCxt.pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     ae0:	4b51      	ldr	r3, [pc, #324]	; (c28 <hif_handle_isr+0x354>)
     ae2:	69db      	ldr	r3, [r3, #28]
     ae4:	aa04      	add	r2, sp, #16
     ae6:	7850      	ldrb	r0, [r2, #1]
     ae8:	b2c0      	uxtb	r0, r0
     aea:	8851      	ldrh	r1, [r2, #2]
     aec:	9a05      	ldr	r2, [sp, #20]
     aee:	3208      	adds	r2, #8
     af0:	3908      	subs	r1, #8
     af2:	b289      	uxth	r1, r1
     af4:	4798      	blx	r3
     af6:	e775      	b.n	9e4 <hif_handle_isr+0x110>
						M2M_ERR("Sigma callback is not registered\n");
     af8:	4a5b      	ldr	r2, [pc, #364]	; (c68 <hif_handle_isr+0x394>)
     afa:	494d      	ldr	r1, [pc, #308]	; (c30 <hif_handle_isr+0x35c>)
     afc:	484d      	ldr	r0, [pc, #308]	; (c34 <hif_handle_isr+0x360>)
     afe:	4b4e      	ldr	r3, [pc, #312]	; (c38 <hif_handle_isr+0x364>)
     b00:	4798      	blx	r3
     b02:	485a      	ldr	r0, [pc, #360]	; (c6c <hif_handle_isr+0x398>)
     b04:	4b4e      	ldr	r3, [pc, #312]	; (c40 <hif_handle_isr+0x36c>)
     b06:	4798      	blx	r3
     b08:	200d      	movs	r0, #13
     b0a:	4b4e      	ldr	r3, [pc, #312]	; (c44 <hif_handle_isr+0x370>)
     b0c:	4798      	blx	r3
     b0e:	e769      	b.n	9e4 <hif_handle_isr+0x110>
				    if(gstrHifCxt.pfSslCb)
     b10:	4b45      	ldr	r3, [pc, #276]	; (c28 <hif_handle_isr+0x354>)
     b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     b14:	2b00      	cmp	r3, #0
     b16:	d100      	bne.n	b1a <hif_handle_isr+0x246>
     b18:	e764      	b.n	9e4 <hif_handle_isr+0x110>
						gstrHifCxt.pfSslCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     b1a:	4b43      	ldr	r3, [pc, #268]	; (c28 <hif_handle_isr+0x354>)
     b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     b1e:	aa04      	add	r2, sp, #16
     b20:	7850      	ldrb	r0, [r2, #1]
     b22:	b2c0      	uxtb	r0, r0
     b24:	8851      	ldrh	r1, [r2, #2]
     b26:	9a05      	ldr	r2, [sp, #20]
     b28:	3208      	adds	r2, #8
     b2a:	3908      	subs	r1, #8
     b2c:	b289      	uxth	r1, r1
     b2e:	4798      	blx	r3
     b30:	e758      	b.n	9e4 <hif_handle_isr+0x110>
					M2M_ERR("(hif) host app didn't set RX Done <%u><%X>\n", strHif.u8Gid, strHif.u8Opcode);
     b32:	4a4f      	ldr	r2, [pc, #316]	; (c70 <hif_handle_isr+0x39c>)
     b34:	493e      	ldr	r1, [pc, #248]	; (c30 <hif_handle_isr+0x35c>)
     b36:	483f      	ldr	r0, [pc, #252]	; (c34 <hif_handle_isr+0x360>)
     b38:	4c3f      	ldr	r4, [pc, #252]	; (c38 <hif_handle_isr+0x364>)
     b3a:	47a0      	blx	r4
     b3c:	ab04      	add	r3, sp, #16
     b3e:	7819      	ldrb	r1, [r3, #0]
     b40:	b2c9      	uxtb	r1, r1
     b42:	785a      	ldrb	r2, [r3, #1]
     b44:	b2d2      	uxtb	r2, r2
     b46:	484b      	ldr	r0, [pc, #300]	; (c74 <hif_handle_isr+0x3a0>)
     b48:	47a0      	blx	r4
     b4a:	200d      	movs	r0, #13
     b4c:	4b3d      	ldr	r3, [pc, #244]	; (c44 <hif_handle_isr+0x370>)
     b4e:	4798      	blx	r3
					ret = hif_set_rx_done();
     b50:	4b49      	ldr	r3, [pc, #292]	; (c78 <hif_handle_isr+0x3a4>)
     b52:	4798      	blx	r3
     b54:	1e04      	subs	r4, r0, #0
					if(ret != M2M_SUCCESS) goto ERR1;
     b56:	d127      	bne.n	ba8 <hif_handle_isr+0x2d4>
     b58:	e749      	b.n	9ee <hif_handle_isr+0x11a>
				M2M_ERR("(hif) Wrong Size\n");
     b5a:	4a48      	ldr	r2, [pc, #288]	; (c7c <hif_handle_isr+0x3a8>)
     b5c:	4934      	ldr	r1, [pc, #208]	; (c30 <hif_handle_isr+0x35c>)
     b5e:	4835      	ldr	r0, [pc, #212]	; (c34 <hif_handle_isr+0x360>)
     b60:	4b35      	ldr	r3, [pc, #212]	; (c38 <hif_handle_isr+0x364>)
     b62:	4798      	blx	r3
     b64:	4846      	ldr	r0, [pc, #280]	; (c80 <hif_handle_isr+0x3ac>)
     b66:	4b36      	ldr	r3, [pc, #216]	; (c40 <hif_handle_isr+0x36c>)
     b68:	4798      	blx	r3
     b6a:	200d      	movs	r0, #13
     b6c:	4b35      	ldr	r3, [pc, #212]	; (c44 <hif_handle_isr+0x370>)
     b6e:	4798      	blx	r3
				ret = M2M_ERR_RCV;
     b70:	2402      	movs	r4, #2
     b72:	4264      	negs	r4, r4
     b74:	e018      	b.n	ba8 <hif_handle_isr+0x2d4>
			M2M_ERR("(hif) False interrupt %lx",reg);
     b76:	4a43      	ldr	r2, [pc, #268]	; (c84 <hif_handle_isr+0x3b0>)
     b78:	492d      	ldr	r1, [pc, #180]	; (c30 <hif_handle_isr+0x35c>)
     b7a:	482e      	ldr	r0, [pc, #184]	; (c34 <hif_handle_isr+0x360>)
     b7c:	4c2e      	ldr	r4, [pc, #184]	; (c38 <hif_handle_isr+0x364>)
     b7e:	47a0      	blx	r4
     b80:	9903      	ldr	r1, [sp, #12]
     b82:	4841      	ldr	r0, [pc, #260]	; (c88 <hif_handle_isr+0x3b4>)
     b84:	47a0      	blx	r4
     b86:	200d      	movs	r0, #13
     b88:	4b2e      	ldr	r3, [pc, #184]	; (c44 <hif_handle_isr+0x370>)
     b8a:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     b8c:	240c      	movs	r4, #12
     b8e:	4264      	negs	r4, r4
     b90:	e00a      	b.n	ba8 <hif_handle_isr+0x2d4>
		M2M_ERR("(hif) Fail to Read interrupt reg\n");
     b92:	4a3e      	ldr	r2, [pc, #248]	; (c8c <hif_handle_isr+0x3b8>)
     b94:	4926      	ldr	r1, [pc, #152]	; (c30 <hif_handle_isr+0x35c>)
     b96:	4827      	ldr	r0, [pc, #156]	; (c34 <hif_handle_isr+0x360>)
     b98:	4b27      	ldr	r3, [pc, #156]	; (c38 <hif_handle_isr+0x364>)
     b9a:	4798      	blx	r3
     b9c:	483c      	ldr	r0, [pc, #240]	; (c90 <hif_handle_isr+0x3bc>)
     b9e:	4b28      	ldr	r3, [pc, #160]	; (c40 <hif_handle_isr+0x36c>)
     ba0:	4798      	blx	r3
     ba2:	200d      	movs	r0, #13
     ba4:	4b27      	ldr	r3, [pc, #156]	; (c44 <hif_handle_isr+0x370>)
     ba6:	4798      	blx	r3
			if(ret == M2M_SUCCESS) {
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
     ba8:	4a3a      	ldr	r2, [pc, #232]	; (c94 <hif_handle_isr+0x3c0>)
     baa:	493b      	ldr	r1, [pc, #236]	; (c98 <hif_handle_isr+0x3c4>)
     bac:	4821      	ldr	r0, [pc, #132]	; (c34 <hif_handle_isr+0x360>)
     bae:	4f22      	ldr	r7, [pc, #136]	; (c38 <hif_handle_isr+0x364>)
     bb0:	47b8      	blx	r7
     bb2:	0021      	movs	r1, r4
     bb4:	4839      	ldr	r0, [pc, #228]	; (c9c <hif_handle_isr+0x3c8>)
     bb6:	47b8      	blx	r7
     bb8:	200d      	movs	r0, #13
     bba:	4b22      	ldr	r3, [pc, #136]	; (c44 <hif_handle_isr+0x370>)
     bbc:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
     bbe:	a903      	add	r1, sp, #12
     bc0:	4837      	ldr	r0, [pc, #220]	; (ca0 <hif_handle_isr+0x3cc>)
     bc2:	47a8      	blx	r5
     bc4:	1e04      	subs	r4, r0, #0
	if(M2M_SUCCESS == ret)
     bc6:	d1e4      	bne.n	b92 <hif_handle_isr+0x2be>
		if(reg & 0x1)	/* New interrupt has been received */
     bc8:	9b03      	ldr	r3, [sp, #12]
     bca:	07db      	lsls	r3, r3, #31
     bcc:	d5d3      	bpl.n	b76 <hif_handle_isr+0x2a2>
			nm_bsp_interrupt_ctrl(0);
     bce:	2000      	movs	r0, #0
     bd0:	4b1e      	ldr	r3, [pc, #120]	; (c4c <hif_handle_isr+0x378>)
     bd2:	4798      	blx	r3
			reg &= ~NBIT0;
     bd4:	2301      	movs	r3, #1
     bd6:	9903      	ldr	r1, [sp, #12]
     bd8:	4399      	bics	r1, r3
     bda:	9103      	str	r1, [sp, #12]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
     bdc:	4830      	ldr	r0, [pc, #192]	; (ca0 <hif_handle_isr+0x3cc>)
     bde:	4b31      	ldr	r3, [pc, #196]	; (ca4 <hif_handle_isr+0x3d0>)
     be0:	4798      	blx	r3
     be2:	1e04      	subs	r4, r0, #0
			if(ret != M2M_SUCCESS)goto ERR1;
     be4:	d1e0      	bne.n	ba8 <hif_handle_isr+0x2d4>
			gstrHifCxt.u8HifRXDone = 1;
     be6:	2201      	movs	r2, #1
     be8:	4b0f      	ldr	r3, [pc, #60]	; (c28 <hif_handle_isr+0x354>)
     bea:	709a      	strb	r2, [r3, #2]
			size = (uint16)((reg >> 2) & 0xfff);
     bec:	9b03      	ldr	r3, [sp, #12]
     bee:	049e      	lsls	r6, r3, #18
     bf0:	0d36      	lsrs	r6, r6, #20
			if (size > 0) {
     bf2:	d0b2      	beq.n	b5a <hif_handle_isr+0x286>
				uint32 address = 0;
     bf4:	2300      	movs	r3, #0
     bf6:	9305      	str	r3, [sp, #20]
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
     bf8:	a905      	add	r1, sp, #20
     bfa:	482b      	ldr	r0, [pc, #172]	; (ca8 <hif_handle_isr+0x3d4>)
     bfc:	4b15      	ldr	r3, [pc, #84]	; (c54 <hif_handle_isr+0x380>)
     bfe:	4798      	blx	r3
     c00:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret)
     c02:	d100      	bne.n	c06 <hif_handle_isr+0x332>
     c04:	e671      	b.n	8ea <hif_handle_isr+0x16>
					M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
     c06:	22e4      	movs	r2, #228	; 0xe4
     c08:	0052      	lsls	r2, r2, #1
     c0a:	4909      	ldr	r1, [pc, #36]	; (c30 <hif_handle_isr+0x35c>)
     c0c:	4809      	ldr	r0, [pc, #36]	; (c34 <hif_handle_isr+0x360>)
     c0e:	4b0a      	ldr	r3, [pc, #40]	; (c38 <hif_handle_isr+0x364>)
     c10:	4798      	blx	r3
     c12:	4826      	ldr	r0, [pc, #152]	; (cac <hif_handle_isr+0x3d8>)
     c14:	4b0a      	ldr	r3, [pc, #40]	; (c40 <hif_handle_isr+0x36c>)
     c16:	4798      	blx	r3
     c18:	200d      	movs	r0, #13
     c1a:	4b0a      	ldr	r3, [pc, #40]	; (c44 <hif_handle_isr+0x370>)
     c1c:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
     c1e:	2001      	movs	r0, #1
     c20:	4b0a      	ldr	r3, [pc, #40]	; (c4c <hif_handle_isr+0x378>)
     c22:	4798      	blx	r3
     c24:	e7c0      	b.n	ba8 <hif_handle_isr+0x2d4>
     c26:	46c0      	nop			; (mov r8, r8)
     c28:	200009f0 	.word	0x200009f0
     c2c:	0000193d 	.word	0x0000193d
     c30:	0000dddc 	.word	0x0000dddc
     c34:	0000dd88 	.word	0x0000dd88
     c38:	0000c825 	.word	0x0000c825
     c3c:	0000df38 	.word	0x0000df38
     c40:	0000c941 	.word	0x0000c941
     c44:	0000c859 	.word	0x0000c859
     c48:	0000de34 	.word	0x0000de34
     c4c:	000002d5 	.word	0x000002d5
     c50:	0000de4c 	.word	0x0000de4c
     c54:	00001925 	.word	0x00001925
     c58:	0000de8c 	.word	0x0000de8c
     c5c:	0000deac 	.word	0x0000deac
     c60:	0000ded0 	.word	0x0000ded0
     c64:	0000def0 	.word	0x0000def0
     c68:	00000207 	.word	0x00000207
     c6c:	0000df14 	.word	0x0000df14
     c70:	00000216 	.word	0x00000216
     c74:	0000df50 	.word	0x0000df50
     c78:	000005d1 	.word	0x000005d1
     c7c:	0000021d 	.word	0x0000021d
     c80:	0000df7c 	.word	0x0000df7c
     c84:	00000225 	.word	0x00000225
     c88:	0000df90 	.word	0x0000df90
     c8c:	0000022e 	.word	0x0000022e
     c90:	0000dfac 	.word	0x0000dfac
     c94:	00000257 	.word	0x00000257
     c98:	0000dde4 	.word	0x0000dde4
     c9c:	0000dfd0 	.word	0x0000dfd0
     ca0:	00001070 	.word	0x00001070
     ca4:	00001931 	.word	0x00001931
     ca8:	00001084 	.word	0x00001084
     cac:	0000de10 	.word	0x0000de10
			}
		}
	}

	return ret;
}
     cb0:	2000      	movs	r0, #0
     cb2:	b007      	add	sp, #28
     cb4:	bc0c      	pop	{r2, r3}
     cb6:	4690      	mov	r8, r2
     cb8:	4699      	mov	r9, r3
     cba:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000cbc <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
     cbc:	b570      	push	{r4, r5, r6, lr}
     cbe:	0014      	movs	r4, r2
     cc0:	001d      	movs	r5, r3
	sint8 ret = M2M_SUCCESS;
	if((u32Addr == 0)||(pu8Buf == NULL) || (u16Sz == 0))
     cc2:	2800      	cmp	r0, #0
     cc4:	d003      	beq.n	cce <hif_receive+0x12>
     cc6:	2900      	cmp	r1, #0
     cc8:	d001      	beq.n	cce <hif_receive+0x12>
     cca:	2a00      	cmp	r2, #0
     ccc:	d113      	bne.n	cf6 <hif_receive+0x3a>
	{
		if(isDone)
     cce:	2d00      	cmp	r5, #0
     cd0:	d002      	beq.n	cd8 <hif_receive+0x1c>
		{			
			/* set RX done */
			ret = hif_set_rx_done();
     cd2:	4b28      	ldr	r3, [pc, #160]	; (d74 <hif_receive+0xb8>)
     cd4:	4798      	blx	r3
		ret = hif_set_rx_done();
	}

ERR1:
	return ret;
}
     cd6:	bd70      	pop	{r4, r5, r6, pc}
			M2M_ERR(" hif_receive: Invalid argument\n");
     cd8:	229e      	movs	r2, #158	; 0x9e
     cda:	0092      	lsls	r2, r2, #2
     cdc:	4926      	ldr	r1, [pc, #152]	; (d78 <hif_receive+0xbc>)
     cde:	4827      	ldr	r0, [pc, #156]	; (d7c <hif_receive+0xc0>)
     ce0:	4b27      	ldr	r3, [pc, #156]	; (d80 <hif_receive+0xc4>)
     ce2:	4798      	blx	r3
     ce4:	4827      	ldr	r0, [pc, #156]	; (d84 <hif_receive+0xc8>)
     ce6:	4b28      	ldr	r3, [pc, #160]	; (d88 <hif_receive+0xcc>)
     ce8:	4798      	blx	r3
     cea:	200d      	movs	r0, #13
     cec:	4b27      	ldr	r3, [pc, #156]	; (d8c <hif_receive+0xd0>)
     cee:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     cf0:	200c      	movs	r0, #12
     cf2:	4240      	negs	r0, r0
     cf4:	e7ef      	b.n	cd6 <hif_receive+0x1a>
	if(u16Sz > gstrHifCxt.u32RxSize)
     cf6:	4b26      	ldr	r3, [pc, #152]	; (d90 <hif_receive+0xd4>)
     cf8:	68db      	ldr	r3, [r3, #12]
     cfa:	429a      	cmp	r2, r3
     cfc:	d81a      	bhi.n	d34 <hif_receive+0x78>
	if((u32Addr < gstrHifCxt.u32RxAddr)||((u32Addr + u16Sz)>(gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize)))
     cfe:	4b24      	ldr	r3, [pc, #144]	; (d90 <hif_receive+0xd4>)
     d00:	689b      	ldr	r3, [r3, #8]
     d02:	4298      	cmp	r0, r3
     d04:	d327      	bcc.n	d56 <hif_receive+0x9a>
     d06:	1886      	adds	r6, r0, r2
     d08:	4a21      	ldr	r2, [pc, #132]	; (d90 <hif_receive+0xd4>)
     d0a:	6893      	ldr	r3, [r2, #8]
     d0c:	68d2      	ldr	r2, [r2, #12]
     d0e:	189b      	adds	r3, r3, r2
     d10:	429e      	cmp	r6, r3
     d12:	d820      	bhi.n	d56 <hif_receive+0x9a>
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
     d14:	0022      	movs	r2, r4
     d16:	4b1f      	ldr	r3, [pc, #124]	; (d94 <hif_receive+0xd8>)
     d18:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
     d1a:	2800      	cmp	r0, #0
     d1c:	d1db      	bne.n	cd6 <hif_receive+0x1a>
	if((((gstrHifCxt.u32RxAddr + gstrHifCxt.u32RxSize) - (u32Addr + u16Sz)) <= 0) || isDone)
     d1e:	4a1c      	ldr	r2, [pc, #112]	; (d90 <hif_receive+0xd4>)
     d20:	6893      	ldr	r3, [r2, #8]
     d22:	68d2      	ldr	r2, [r2, #12]
     d24:	189b      	adds	r3, r3, r2
     d26:	429e      	cmp	r6, r3
     d28:	d001      	beq.n	d2e <hif_receive+0x72>
     d2a:	2d00      	cmp	r5, #0
     d2c:	d0d3      	beq.n	cd6 <hif_receive+0x1a>
		ret = hif_set_rx_done();
     d2e:	4b11      	ldr	r3, [pc, #68]	; (d74 <hif_receive+0xb8>)
     d30:	4798      	blx	r3
     d32:	e7d0      	b.n	cd6 <hif_receive+0x1a>
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%u><%lu>\n",u16Sz, gstrHifCxt.u32RxSize);
     d34:	22a0      	movs	r2, #160	; 0xa0
     d36:	0092      	lsls	r2, r2, #2
     d38:	490f      	ldr	r1, [pc, #60]	; (d78 <hif_receive+0xbc>)
     d3a:	4810      	ldr	r0, [pc, #64]	; (d7c <hif_receive+0xc0>)
     d3c:	4d10      	ldr	r5, [pc, #64]	; (d80 <hif_receive+0xc4>)
     d3e:	47a8      	blx	r5
     d40:	4b13      	ldr	r3, [pc, #76]	; (d90 <hif_receive+0xd4>)
     d42:	68da      	ldr	r2, [r3, #12]
     d44:	0021      	movs	r1, r4
     d46:	4814      	ldr	r0, [pc, #80]	; (d98 <hif_receive+0xdc>)
     d48:	47a8      	blx	r5
     d4a:	200d      	movs	r0, #13
     d4c:	4b0f      	ldr	r3, [pc, #60]	; (d8c <hif_receive+0xd0>)
     d4e:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
     d50:	200c      	movs	r0, #12
     d52:	4240      	negs	r0, r0
		goto ERR1;
     d54:	e7bf      	b.n	cd6 <hif_receive+0x1a>
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
     d56:	4a11      	ldr	r2, [pc, #68]	; (d9c <hif_receive+0xe0>)
     d58:	4907      	ldr	r1, [pc, #28]	; (d78 <hif_receive+0xbc>)
     d5a:	4808      	ldr	r0, [pc, #32]	; (d7c <hif_receive+0xc0>)
     d5c:	4b08      	ldr	r3, [pc, #32]	; (d80 <hif_receive+0xc4>)
     d5e:	4798      	blx	r3
     d60:	480f      	ldr	r0, [pc, #60]	; (da0 <hif_receive+0xe4>)
     d62:	4b09      	ldr	r3, [pc, #36]	; (d88 <hif_receive+0xcc>)
     d64:	4798      	blx	r3
     d66:	200d      	movs	r0, #13
     d68:	4b08      	ldr	r3, [pc, #32]	; (d8c <hif_receive+0xd0>)
     d6a:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
     d6c:	200c      	movs	r0, #12
     d6e:	4240      	negs	r0, r0
		goto ERR1;
     d70:	e7b1      	b.n	cd6 <hif_receive+0x1a>
     d72:	46c0      	nop			; (mov r8, r8)
     d74:	000005d1 	.word	0x000005d1
     d78:	0000ddf4 	.word	0x0000ddf4
     d7c:	0000dd88 	.word	0x0000dd88
     d80:	0000c825 	.word	0x0000c825
     d84:	0000e000 	.word	0x0000e000
     d88:	0000c941 	.word	0x0000c941
     d8c:	0000c859 	.word	0x0000c859
     d90:	200009f0 	.word	0x200009f0
     d94:	0000193d 	.word	0x0000193d
     d98:	0000e020 	.word	0x0000e020
     d9c:	00000286 	.word	0x00000286
     da0:	0000e068 	.word	0x0000e068

00000da4 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
     da4:	b570      	push	{r4, r5, r6, lr}
     da6:	0004      	movs	r4, r0
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
     da8:	2807      	cmp	r0, #7
     daa:	d81f      	bhi.n	dec <hif_register_cb+0x48>
     dac:	0083      	lsls	r3, r0, #2
     dae:	4a16      	ldr	r2, [pc, #88]	; (e08 <hif_register_cb+0x64>)
     db0:	58d3      	ldr	r3, [r2, r3]
     db2:	469f      	mov	pc, r3
	{
		case M2M_REQ_GROUP_IP:
			gstrHifCxt.pfIpCb = fn;
     db4:	4b15      	ldr	r3, [pc, #84]	; (e0c <hif_register_cb+0x68>)
     db6:	6159      	str	r1, [r3, #20]
	sint8 ret = M2M_SUCCESS;
     db8:	2000      	movs	r0, #0
			M2M_ERR("GRp ? %d\n",u8Grp);
			ret = M2M_ERR_FAIL;
			break;
	}
	return ret;
}
     dba:	bd70      	pop	{r4, r5, r6, pc}
			gstrHifCxt.pfWifiCb = fn;
     dbc:	4b13      	ldr	r3, [pc, #76]	; (e0c <hif_register_cb+0x68>)
     dbe:	6119      	str	r1, [r3, #16]
	sint8 ret = M2M_SUCCESS;
     dc0:	2000      	movs	r0, #0
			break;
     dc2:	e7fa      	b.n	dba <hif_register_cb+0x16>
			gstrHifCxt.pfOtaCb = fn;
     dc4:	4b11      	ldr	r3, [pc, #68]	; (e0c <hif_register_cb+0x68>)
     dc6:	6199      	str	r1, [r3, #24]
	sint8 ret = M2M_SUCCESS;
     dc8:	2000      	movs	r0, #0
			break;
     dca:	e7f6      	b.n	dba <hif_register_cb+0x16>
			gstrHifCxt.pfHifCb = fn;
     dcc:	4b0f      	ldr	r3, [pc, #60]	; (e0c <hif_register_cb+0x68>)
     dce:	6219      	str	r1, [r3, #32]
	sint8 ret = M2M_SUCCESS;
     dd0:	2000      	movs	r0, #0
			break;
     dd2:	e7f2      	b.n	dba <hif_register_cb+0x16>
			gstrHifCxt.pfCryptoCb = fn;
     dd4:	4b0d      	ldr	r3, [pc, #52]	; (e0c <hif_register_cb+0x68>)
     dd6:	6259      	str	r1, [r3, #36]	; 0x24
	sint8 ret = M2M_SUCCESS;
     dd8:	2000      	movs	r0, #0
			break;
     dda:	e7ee      	b.n	dba <hif_register_cb+0x16>
			gstrHifCxt.pfSigmaCb = fn;
     ddc:	4b0b      	ldr	r3, [pc, #44]	; (e0c <hif_register_cb+0x68>)
     dde:	61d9      	str	r1, [r3, #28]
	sint8 ret = M2M_SUCCESS;
     de0:	2000      	movs	r0, #0
			break;
     de2:	e7ea      	b.n	dba <hif_register_cb+0x16>
			gstrHifCxt.pfSslCb = fn;
     de4:	4b09      	ldr	r3, [pc, #36]	; (e0c <hif_register_cb+0x68>)
     de6:	6299      	str	r1, [r3, #40]	; 0x28
	sint8 ret = M2M_SUCCESS;
     de8:	2000      	movs	r0, #0
			break;
     dea:	e7e6      	b.n	dba <hif_register_cb+0x16>
			M2M_ERR("GRp ? %d\n",u8Grp);
     dec:	4a08      	ldr	r2, [pc, #32]	; (e10 <hif_register_cb+0x6c>)
     dee:	4909      	ldr	r1, [pc, #36]	; (e14 <hif_register_cb+0x70>)
     df0:	4809      	ldr	r0, [pc, #36]	; (e18 <hif_register_cb+0x74>)
     df2:	4d0a      	ldr	r5, [pc, #40]	; (e1c <hif_register_cb+0x78>)
     df4:	47a8      	blx	r5
     df6:	0021      	movs	r1, r4
     df8:	4809      	ldr	r0, [pc, #36]	; (e20 <hif_register_cb+0x7c>)
     dfa:	47a8      	blx	r5
     dfc:	200d      	movs	r0, #13
     dfe:	4b09      	ldr	r3, [pc, #36]	; (e24 <hif_register_cb+0x80>)
     e00:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     e02:	200c      	movs	r0, #12
     e04:	4240      	negs	r0, r0
			break;
     e06:	e7d8      	b.n	dba <hif_register_cb+0x16>
     e08:	0000ddb0 	.word	0x0000ddb0
     e0c:	200009f0 	.word	0x200009f0
     e10:	000002be 	.word	0x000002be
     e14:	0000de00 	.word	0x0000de00
     e18:	0000dd88 	.word	0x0000dd88
     e1c:	0000c825 	.word	0x0000c825
     e20:	0000e0ac 	.word	0x0000e0ac
     e24:	0000c859 	.word	0x0000c859

00000e28 <hif_init>:
{
     e28:	b510      	push	{r4, lr}
	m2m_memset((uint8*)&gstrHifCxt,0,sizeof(tstrHifContext));
     e2a:	222c      	movs	r2, #44	; 0x2c
     e2c:	2100      	movs	r1, #0
     e2e:	4806      	ldr	r0, [pc, #24]	; (e48 <hif_init+0x20>)
     e30:	4b06      	ldr	r3, [pc, #24]	; (e4c <hif_init+0x24>)
     e32:	4798      	blx	r3
	nm_bsp_register_isr(isr);
     e34:	4806      	ldr	r0, [pc, #24]	; (e50 <hif_init+0x28>)
     e36:	4b07      	ldr	r3, [pc, #28]	; (e54 <hif_init+0x2c>)
     e38:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
     e3a:	4907      	ldr	r1, [pc, #28]	; (e58 <hif_init+0x30>)
     e3c:	2003      	movs	r0, #3
     e3e:	4b07      	ldr	r3, [pc, #28]	; (e5c <hif_init+0x34>)
     e40:	4798      	blx	r3
}
     e42:	2000      	movs	r0, #0
     e44:	bd10      	pop	{r4, pc}
     e46:	46c0      	nop			; (mov r8, r8)
     e48:	200009f0 	.word	0x200009f0
     e4c:	00000591 	.word	0x00000591
     e50:	000005bd 	.word	0x000005bd
     e54:	0000027d 	.word	0x0000027d
     e58:	000005cd 	.word	0x000005cd
     e5c:	00000da5 	.word	0x00000da5

00000e60 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
     e60:	b530      	push	{r4, r5, lr}
     e62:	b09f      	sub	sp, #124	; 0x7c
     e64:	0004      	movs	r4, r0
     e66:	0015      	movs	r5, r2
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
     e68:	282c      	cmp	r0, #44	; 0x2c
     e6a:	d02f      	beq.n	ecc <m2m_wifi_cb+0x6c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
     e6c:	281b      	cmp	r0, #27
     e6e:	d03d      	beq.n	eec <m2m_wifi_cb+0x8c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
     e70:	2806      	cmp	r0, #6
     e72:	d04b      	beq.n	f0c <m2m_wifi_cb+0xac>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
     e74:	280e      	cmp	r0, #14
     e76:	d027      	beq.n	ec8 <m2m_wifi_cb+0x68>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
     e78:	2832      	cmp	r0, #50	; 0x32
     e7a:	d057      	beq.n	f2c <m2m_wifi_cb+0xcc>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
     e7c:	282f      	cmp	r0, #47	; 0x2f
     e7e:	d065      	beq.n	f4c <m2m_wifi_cb+0xec>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
     e80:	2834      	cmp	r0, #52	; 0x34
     e82:	d100      	bne.n	e86 <m2m_wifi_cb+0x26>
     e84:	e077      	b.n	f76 <m2m_wifi_cb+0x116>
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
     e86:	2811      	cmp	r0, #17
     e88:	d100      	bne.n	e8c <m2m_wifi_cb+0x2c>
     e8a:	e096      	b.n	fba <m2m_wifi_cb+0x15a>
			gu8ChNum = strState.u8NumofCh;
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
     e8c:	2813      	cmp	r0, #19
     e8e:	d100      	bne.n	e92 <m2m_wifi_cb+0x32>
     e90:	e0ac      	b.n	fec <m2m_wifi_cb+0x18c>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
     e92:	2804      	cmp	r0, #4
     e94:	d100      	bne.n	e98 <m2m_wifi_cb+0x38>
     e96:	e0bb      	b.n	1010 <m2m_wifi_cb+0x1b0>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
     e98:	2865      	cmp	r0, #101	; 0x65
     e9a:	d100      	bne.n	e9e <m2m_wifi_cb+0x3e>
     e9c:	e0ca      	b.n	1034 <m2m_wifi_cb+0x1d4>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
     e9e:	2809      	cmp	r0, #9
     ea0:	d100      	bne.n	ea4 <m2m_wifi_cb+0x44>
     ea2:	e0d9      	b.n	1058 <m2m_wifi_cb+0x1f8>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
     ea4:	282a      	cmp	r0, #42	; 0x2a
     ea6:	d100      	bne.n	eaa <m2m_wifi_cb+0x4a>
     ea8:	e0e8      	b.n	107c <m2m_wifi_cb+0x21c>
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
     eaa:	2820      	cmp	r0, #32
     eac:	d100      	bne.n	eb0 <m2m_wifi_cb+0x50>
     eae:	e0f7      	b.n	10a0 <m2m_wifi_cb+0x240>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
     eb0:	2224      	movs	r2, #36	; 0x24
     eb2:	32ff      	adds	r2, #255	; 0xff
     eb4:	4989      	ldr	r1, [pc, #548]	; (10dc <m2m_wifi_cb+0x27c>)
     eb6:	488a      	ldr	r0, [pc, #552]	; (10e0 <m2m_wifi_cb+0x280>)
     eb8:	4d8a      	ldr	r5, [pc, #552]	; (10e4 <m2m_wifi_cb+0x284>)
     eba:	47a8      	blx	r5
     ebc:	0021      	movs	r1, r4
     ebe:	488a      	ldr	r0, [pc, #552]	; (10e8 <m2m_wifi_cb+0x288>)
     ec0:	47a8      	blx	r5
     ec2:	200d      	movs	r0, #13
     ec4:	4b89      	ldr	r3, [pc, #548]	; (10ec <m2m_wifi_cb+0x28c>)
     ec6:	4798      	blx	r3
	}
}
     ec8:	b01f      	add	sp, #124	; 0x7c
     eca:	bd30      	pop	{r4, r5, pc}
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
     ecc:	2300      	movs	r3, #0
     ece:	2204      	movs	r2, #4
     ed0:	a903      	add	r1, sp, #12
     ed2:	0028      	movs	r0, r5
     ed4:	4c86      	ldr	r4, [pc, #536]	; (10f0 <m2m_wifi_cb+0x290>)
     ed6:	47a0      	blx	r4
     ed8:	2800      	cmp	r0, #0
     eda:	d1f5      	bne.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     edc:	4b85      	ldr	r3, [pc, #532]	; (10f4 <m2m_wifi_cb+0x294>)
     ede:	681b      	ldr	r3, [r3, #0]
     ee0:	2b00      	cmp	r3, #0
     ee2:	d0f1      	beq.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
     ee4:	a903      	add	r1, sp, #12
     ee6:	302c      	adds	r0, #44	; 0x2c
     ee8:	4798      	blx	r3
     eea:	e7ed      	b.n	ec8 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
     eec:	2300      	movs	r3, #0
     eee:	2208      	movs	r2, #8
     ef0:	a903      	add	r1, sp, #12
     ef2:	0028      	movs	r0, r5
     ef4:	4c7e      	ldr	r4, [pc, #504]	; (10f0 <m2m_wifi_cb+0x290>)
     ef6:	47a0      	blx	r4
     ef8:	2800      	cmp	r0, #0
     efa:	d1e5      	bne.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     efc:	4b7d      	ldr	r3, [pc, #500]	; (10f4 <m2m_wifi_cb+0x294>)
     efe:	681b      	ldr	r3, [r3, #0]
     f00:	2b00      	cmp	r3, #0
     f02:	d0e1      	beq.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
     f04:	a903      	add	r1, sp, #12
     f06:	301b      	adds	r0, #27
     f08:	4798      	blx	r3
     f0a:	e7dd      	b.n	ec8 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
     f0c:	2301      	movs	r3, #1
     f0e:	2230      	movs	r2, #48	; 0x30
     f10:	a903      	add	r1, sp, #12
     f12:	0028      	movs	r0, r5
     f14:	4c76      	ldr	r4, [pc, #472]	; (10f0 <m2m_wifi_cb+0x290>)
     f16:	47a0      	blx	r4
     f18:	2800      	cmp	r0, #0
     f1a:	d1d5      	bne.n	ec8 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
     f1c:	4b75      	ldr	r3, [pc, #468]	; (10f4 <m2m_wifi_cb+0x294>)
     f1e:	681b      	ldr	r3, [r3, #0]
     f20:	2b00      	cmp	r3, #0
     f22:	d0d1      	beq.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
     f24:	a903      	add	r1, sp, #12
     f26:	3006      	adds	r0, #6
     f28:	4798      	blx	r3
     f2a:	e7cd      	b.n	ec8 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
     f2c:	2300      	movs	r3, #0
     f2e:	2218      	movs	r2, #24
     f30:	a903      	add	r1, sp, #12
     f32:	0028      	movs	r0, r5
     f34:	4c6e      	ldr	r4, [pc, #440]	; (10f0 <m2m_wifi_cb+0x290>)
     f36:	47a0      	blx	r4
     f38:	2800      	cmp	r0, #0
     f3a:	d1c5      	bne.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     f3c:	4b6d      	ldr	r3, [pc, #436]	; (10f4 <m2m_wifi_cb+0x294>)
     f3e:	681b      	ldr	r3, [r3, #0]
     f40:	2b00      	cmp	r3, #0
     f42:	d0c1      	beq.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
     f44:	a903      	add	r1, sp, #12
     f46:	3032      	adds	r0, #50	; 0x32
     f48:	4798      	blx	r3
     f4a:	e7bd      	b.n	ec8 <m2m_wifi_cb+0x68>
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
     f4c:	2264      	movs	r2, #100	; 0x64
     f4e:	2100      	movs	r1, #0
     f50:	a803      	add	r0, sp, #12
     f52:	4b69      	ldr	r3, [pc, #420]	; (10f8 <m2m_wifi_cb+0x298>)
     f54:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
     f56:	2300      	movs	r3, #0
     f58:	2264      	movs	r2, #100	; 0x64
     f5a:	a903      	add	r1, sp, #12
     f5c:	0028      	movs	r0, r5
     f5e:	4c64      	ldr	r4, [pc, #400]	; (10f0 <m2m_wifi_cb+0x290>)
     f60:	47a0      	blx	r4
     f62:	2800      	cmp	r0, #0
     f64:	d1b0      	bne.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     f66:	4b63      	ldr	r3, [pc, #396]	; (10f4 <m2m_wifi_cb+0x294>)
     f68:	681b      	ldr	r3, [r3, #0]
     f6a:	2b00      	cmp	r3, #0
     f6c:	d0ac      	beq.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
     f6e:	a903      	add	r1, sp, #12
     f70:	302f      	adds	r0, #47	; 0x2f
     f72:	4798      	blx	r3
     f74:	e7a8      	b.n	ec8 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
     f76:	2300      	movs	r3, #0
     f78:	2204      	movs	r2, #4
     f7a:	a903      	add	r1, sp, #12
     f7c:	0028      	movs	r0, r5
     f7e:	4c5c      	ldr	r4, [pc, #368]	; (10f0 <m2m_wifi_cb+0x290>)
     f80:	47a0      	blx	r4
     f82:	2800      	cmp	r0, #0
     f84:	d1a0      	bne.n	ec8 <m2m_wifi_cb+0x68>
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
     f86:	485d      	ldr	r0, [pc, #372]	; (10fc <m2m_wifi_cb+0x29c>)
     f88:	4d56      	ldr	r5, [pc, #344]	; (10e4 <m2m_wifi_cb+0x284>)
     f8a:	47a8      	blx	r5
     f8c:	9c03      	ldr	r4, [sp, #12]
     f8e:	0a23      	lsrs	r3, r4, #8
     f90:	20ff      	movs	r0, #255	; 0xff
     f92:	4003      	ands	r3, r0
     f94:	0c22      	lsrs	r2, r4, #16
     f96:	4002      	ands	r2, r0
     f98:	0e21      	lsrs	r1, r4, #24
     f9a:	4020      	ands	r0, r4
     f9c:	9000      	str	r0, [sp, #0]
     f9e:	4858      	ldr	r0, [pc, #352]	; (1100 <m2m_wifi_cb+0x2a0>)
     fa0:	47a8      	blx	r5
     fa2:	200d      	movs	r0, #13
     fa4:	4b51      	ldr	r3, [pc, #324]	; (10ec <m2m_wifi_cb+0x28c>)
     fa6:	4798      	blx	r3
			if (gpfAppWifiCb)
     fa8:	4b52      	ldr	r3, [pc, #328]	; (10f4 <m2m_wifi_cb+0x294>)
     faa:	681b      	ldr	r3, [r3, #0]
     fac:	2b00      	cmp	r3, #0
     fae:	d100      	bne.n	fb2 <m2m_wifi_cb+0x152>
     fb0:	e78a      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
     fb2:	2100      	movs	r1, #0
     fb4:	2034      	movs	r0, #52	; 0x34
     fb6:	4798      	blx	r3
     fb8:	e786      	b.n	ec8 <m2m_wifi_cb+0x68>
		gu8scanInProgress = 0;
     fba:	2200      	movs	r2, #0
     fbc:	4b51      	ldr	r3, [pc, #324]	; (1104 <m2m_wifi_cb+0x2a4>)
     fbe:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
     fc0:	2300      	movs	r3, #0
     fc2:	3204      	adds	r2, #4
     fc4:	a903      	add	r1, sp, #12
     fc6:	0028      	movs	r0, r5
     fc8:	4c49      	ldr	r4, [pc, #292]	; (10f0 <m2m_wifi_cb+0x290>)
     fca:	47a0      	blx	r4
     fcc:	2800      	cmp	r0, #0
     fce:	d000      	beq.n	fd2 <m2m_wifi_cb+0x172>
     fd0:	e77a      	b.n	ec8 <m2m_wifi_cb+0x68>
			gu8ChNum = strState.u8NumofCh;
     fd2:	ab03      	add	r3, sp, #12
     fd4:	781a      	ldrb	r2, [r3, #0]
     fd6:	4b4c      	ldr	r3, [pc, #304]	; (1108 <m2m_wifi_cb+0x2a8>)
     fd8:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
     fda:	4b46      	ldr	r3, [pc, #280]	; (10f4 <m2m_wifi_cb+0x294>)
     fdc:	681b      	ldr	r3, [r3, #0]
     fde:	2b00      	cmp	r3, #0
     fe0:	d100      	bne.n	fe4 <m2m_wifi_cb+0x184>
     fe2:	e771      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
     fe4:	a903      	add	r1, sp, #12
     fe6:	3011      	adds	r0, #17
     fe8:	4798      	blx	r3
     fea:	e76d      	b.n	ec8 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
     fec:	2300      	movs	r3, #0
     fee:	222c      	movs	r2, #44	; 0x2c
     ff0:	a903      	add	r1, sp, #12
     ff2:	0028      	movs	r0, r5
     ff4:	4c3e      	ldr	r4, [pc, #248]	; (10f0 <m2m_wifi_cb+0x290>)
     ff6:	47a0      	blx	r4
     ff8:	2800      	cmp	r0, #0
     ffa:	d000      	beq.n	ffe <m2m_wifi_cb+0x19e>
     ffc:	e764      	b.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
     ffe:	4b3d      	ldr	r3, [pc, #244]	; (10f4 <m2m_wifi_cb+0x294>)
    1000:	681b      	ldr	r3, [r3, #0]
    1002:	2b00      	cmp	r3, #0
    1004:	d100      	bne.n	1008 <m2m_wifi_cb+0x1a8>
    1006:	e75f      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
    1008:	a903      	add	r1, sp, #12
    100a:	3013      	adds	r0, #19
    100c:	4798      	blx	r3
    100e:	e75b      	b.n	ec8 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    1010:	2300      	movs	r3, #0
    1012:	2204      	movs	r2, #4
    1014:	a91c      	add	r1, sp, #112	; 0x70
    1016:	0028      	movs	r0, r5
    1018:	4c35      	ldr	r4, [pc, #212]	; (10f0 <m2m_wifi_cb+0x290>)
    101a:	47a0      	blx	r4
    101c:	2800      	cmp	r0, #0
    101e:	d000      	beq.n	1022 <m2m_wifi_cb+0x1c2>
    1020:	e752      	b.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    1022:	4b34      	ldr	r3, [pc, #208]	; (10f4 <m2m_wifi_cb+0x294>)
    1024:	681b      	ldr	r3, [r3, #0]
    1026:	2b00      	cmp	r3, #0
    1028:	d100      	bne.n	102c <m2m_wifi_cb+0x1cc>
    102a:	e74d      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
    102c:	a91c      	add	r1, sp, #112	; 0x70
    102e:	3004      	adds	r0, #4
    1030:	4798      	blx	r3
    1032:	e749      	b.n	ec8 <m2m_wifi_cb+0x68>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    1034:	2300      	movs	r3, #0
    1036:	2204      	movs	r2, #4
    1038:	a91c      	add	r1, sp, #112	; 0x70
    103a:	0028      	movs	r0, r5
    103c:	4c2c      	ldr	r4, [pc, #176]	; (10f0 <m2m_wifi_cb+0x290>)
    103e:	47a0      	blx	r4
    1040:	2800      	cmp	r0, #0
    1042:	d000      	beq.n	1046 <m2m_wifi_cb+0x1e6>
    1044:	e740      	b.n	ec8 <m2m_wifi_cb+0x68>
			if (gpfAppWifiCb)
    1046:	4b2b      	ldr	r3, [pc, #172]	; (10f4 <m2m_wifi_cb+0x294>)
    1048:	681b      	ldr	r3, [r3, #0]
    104a:	2b00      	cmp	r3, #0
    104c:	d100      	bne.n	1050 <m2m_wifi_cb+0x1f0>
    104e:	e73b      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
    1050:	a91c      	add	r1, sp, #112	; 0x70
    1052:	3065      	adds	r0, #101	; 0x65
    1054:	4798      	blx	r3
    1056:	e737      	b.n	ec8 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
    1058:	2301      	movs	r3, #1
    105a:	2264      	movs	r2, #100	; 0x64
    105c:	a903      	add	r1, sp, #12
    105e:	0028      	movs	r0, r5
    1060:	4c23      	ldr	r4, [pc, #140]	; (10f0 <m2m_wifi_cb+0x290>)
    1062:	47a0      	blx	r4
    1064:	2800      	cmp	r0, #0
    1066:	d000      	beq.n	106a <m2m_wifi_cb+0x20a>
    1068:	e72e      	b.n	ec8 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    106a:	4b22      	ldr	r3, [pc, #136]	; (10f4 <m2m_wifi_cb+0x294>)
    106c:	681b      	ldr	r3, [r3, #0]
    106e:	2b00      	cmp	r3, #0
    1070:	d100      	bne.n	1074 <m2m_wifi_cb+0x214>
    1072:	e729      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
    1074:	a903      	add	r1, sp, #12
    1076:	3009      	adds	r0, #9
    1078:	4798      	blx	r3
    107a:	e725      	b.n	ec8 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
    107c:	2301      	movs	r3, #1
    107e:	2204      	movs	r2, #4
    1080:	a903      	add	r1, sp, #12
    1082:	0028      	movs	r0, r5
    1084:	4c1a      	ldr	r4, [pc, #104]	; (10f0 <m2m_wifi_cb+0x290>)
    1086:	47a0      	blx	r4
    1088:	2800      	cmp	r0, #0
    108a:	d000      	beq.n	108e <m2m_wifi_cb+0x22e>
    108c:	e71c      	b.n	ec8 <m2m_wifi_cb+0x68>
			if(gpfAppWifiCb)
    108e:	4b19      	ldr	r3, [pc, #100]	; (10f4 <m2m_wifi_cb+0x294>)
    1090:	681b      	ldr	r3, [r3, #0]
    1092:	2b00      	cmp	r3, #0
    1094:	d100      	bne.n	1098 <m2m_wifi_cb+0x238>
    1096:	e717      	b.n	ec8 <m2m_wifi_cb+0x68>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
    1098:	a903      	add	r1, sp, #12
    109a:	302a      	adds	r0, #42	; 0x2a
    109c:	4798      	blx	r3
    109e:	e713      	b.n	ec8 <m2m_wifi_cb+0x68>
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
    10a0:	2300      	movs	r3, #0
    10a2:	2208      	movs	r2, #8
    10a4:	a903      	add	r1, sp, #12
    10a6:	0028      	movs	r0, r5
    10a8:	4c11      	ldr	r4, [pc, #68]	; (10f0 <m2m_wifi_cb+0x290>)
    10aa:	47a0      	blx	r4
    10ac:	2800      	cmp	r0, #0
    10ae:	d000      	beq.n	10b2 <m2m_wifi_cb+0x252>
    10b0:	e70a      	b.n	ec8 <m2m_wifi_cb+0x68>
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
    10b2:	ab03      	add	r3, sp, #12
    10b4:	889a      	ldrh	r2, [r3, #4]
    10b6:	0028      	movs	r0, r5
    10b8:	3008      	adds	r0, #8
    10ba:	2301      	movs	r3, #1
    10bc:	9903      	ldr	r1, [sp, #12]
    10be:	4c0c      	ldr	r4, [pc, #48]	; (10f0 <m2m_wifi_cb+0x290>)
    10c0:	47a0      	blx	r4
    10c2:	2800      	cmp	r0, #0
    10c4:	d000      	beq.n	10c8 <m2m_wifi_cb+0x268>
    10c6:	e6ff      	b.n	ec8 <m2m_wifi_cb+0x68>
				if(gpfAppWifiCb)
    10c8:	4b0a      	ldr	r3, [pc, #40]	; (10f4 <m2m_wifi_cb+0x294>)
    10ca:	681b      	ldr	r3, [r3, #0]
    10cc:	2b00      	cmp	r3, #0
    10ce:	d100      	bne.n	10d2 <m2m_wifi_cb+0x272>
    10d0:	e6fa      	b.n	ec8 <m2m_wifi_cb+0x68>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
    10d2:	a903      	add	r1, sp, #12
    10d4:	3020      	adds	r0, #32
    10d6:	4798      	blx	r3
    10d8:	e6f6      	b.n	ec8 <m2m_wifi_cb+0x68>
    10da:	46c0      	nop			; (mov r8, r8)
    10dc:	0000e0f0 	.word	0x0000e0f0
    10e0:	0000dd88 	.word	0x0000dd88
    10e4:	0000c825 	.word	0x0000c825
    10e8:	0000e130 	.word	0x0000e130
    10ec:	0000c859 	.word	0x0000c859
    10f0:	00000cbd 	.word	0x00000cbd
    10f4:	20000140 	.word	0x20000140
    10f8:	00000591 	.word	0x00000591
    10fc:	0000e0b8 	.word	0x0000e0b8
    1100:	0000e110 	.word	0x0000e110
    1104:	20000145 	.word	0x20000145
    1108:	20000144 	.word	0x20000144

0000110c <m2m_wifi_init>:
	s8Ret = hif_send(M2M_REQ_GROUP_SSL, M2M_SSL_IND_CRL|M2M_REQ_DATA_PKT, NULL, 0, (uint8*)pCRL, sizeof(tstrTlsCrlInfo), 0);
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
    110c:	b510      	push	{r4, lr}
    110e:	b08c      	sub	sp, #48	; 0x30
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
    1110:	2201      	movs	r2, #1
    1112:	466b      	mov	r3, sp
    1114:	71da      	strb	r2, [r3, #7]
	
	if(param == NULL) {
    1116:	2800      	cmp	r0, #0
    1118:	d020      	beq.n	115c <m2m_wifi_init+0x50>
		ret = M2M_ERR_FAIL;
		goto _EXIT0;
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
    111a:	6802      	ldr	r2, [r0, #0]
    111c:	4b11      	ldr	r3, [pc, #68]	; (1164 <m2m_wifi_init+0x58>)
    111e:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
    1120:	2200      	movs	r2, #0
    1122:	4b11      	ldr	r3, [pc, #68]	; (1168 <m2m_wifi_init+0x5c>)
    1124:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
    1126:	466b      	mov	r3, sp
    1128:	1dd8      	adds	r0, r3, #7
    112a:	4b10      	ldr	r3, [pc, #64]	; (116c <m2m_wifi_init+0x60>)
    112c:	4798      	blx	r3
    112e:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    1130:	d002      	beq.n	1138 <m2m_wifi_init+0x2c>

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
}
    1132:	0020      	movs	r0, r4
    1134:	b00c      	add	sp, #48	; 0x30
    1136:	bd10      	pop	{r4, pc}
	ret = hif_init(NULL);
    1138:	2000      	movs	r0, #0
    113a:	4b0d      	ldr	r3, [pc, #52]	; (1170 <m2m_wifi_init+0x64>)
    113c:	4798      	blx	r3
    113e:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    1140:	d003      	beq.n	114a <m2m_wifi_init+0x3e>
	nm_drv_deinit(NULL);
    1142:	2000      	movs	r0, #0
    1144:	4b0b      	ldr	r3, [pc, #44]	; (1174 <m2m_wifi_init+0x68>)
    1146:	4798      	blx	r3
    1148:	e7f3      	b.n	1132 <m2m_wifi_init+0x26>
	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
    114a:	490b      	ldr	r1, [pc, #44]	; (1178 <m2m_wifi_init+0x6c>)
    114c:	2001      	movs	r0, #1
    114e:	4b0b      	ldr	r3, [pc, #44]	; (117c <m2m_wifi_init+0x70>)
    1150:	4798      	blx	r3
	ret = nm_get_firmware_full_info(&strtmp);
    1152:	a802      	add	r0, sp, #8
    1154:	4b0a      	ldr	r3, [pc, #40]	; (1180 <m2m_wifi_init+0x74>)
    1156:	4798      	blx	r3
    1158:	0004      	movs	r4, r0
	goto _EXIT0;
    115a:	e7ea      	b.n	1132 <m2m_wifi_init+0x26>
		ret = M2M_ERR_FAIL;
    115c:	240c      	movs	r4, #12
    115e:	4264      	negs	r4, r4
    1160:	e7e7      	b.n	1132 <m2m_wifi_init+0x26>
    1162:	46c0      	nop			; (mov r8, r8)
    1164:	20000140 	.word	0x20000140
    1168:	20000145 	.word	0x20000145
    116c:	00001af1 	.word	0x00001af1
    1170:	00000e29 	.word	0x00000e29
    1174:	00001b89 	.word	0x00001b89
    1178:	00000e61 	.word	0x00000e61
    117c:	00000da5 	.word	0x00000da5
    1180:	00001a0d 	.word	0x00001a0d

00001184 <m2m_wifi_handle_events>:
{
	hif_yield();
}

sint8 m2m_wifi_handle_events(void * arg)
{
    1184:	b510      	push	{r4, lr}
	return hif_handle_isr();
    1186:	4b01      	ldr	r3, [pc, #4]	; (118c <m2m_wifi_handle_events+0x8>)
    1188:	4798      	blx	r3
}
    118a:	bd10      	pop	{r4, pc}
    118c:	000008d5 	.word	0x000008d5

00001190 <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
}
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
    1190:	b5f0      	push	{r4, r5, r6, r7, lr}
    1192:	46ce      	mov	lr, r9
    1194:	4647      	mov	r7, r8
    1196:	b580      	push	{r7, lr}
    1198:	b0a3      	sub	sp, #140	; 0x8c
    119a:	9005      	str	r0, [sp, #20]
    119c:	000c      	movs	r4, r1
    119e:	0015      	movs	r5, r2
    11a0:	001f      	movs	r7, r3
    11a2:	ab2a      	add	r3, sp, #168	; 0xa8
    11a4:	881b      	ldrh	r3, [r3, #0]
    11a6:	4699      	mov	r9, r3
    11a8:	ab2b      	add	r3, sp, #172	; 0xac
    11aa:	781b      	ldrb	r3, [r3, #0]
    11ac:	4698      	mov	r8, r3
	sint8				ret = M2M_SUCCESS;
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
    11ae:	2a01      	cmp	r2, #1
    11b0:	d003      	beq.n	11ba <m2m_wifi_connect_sc+0x2a>
	{
		if(pvAuthInfo == NULL)
    11b2:	2f00      	cmp	r7, #0
    11b4:	d040      	beq.n	1238 <m2m_wifi_connect_sc+0xa8>
		{
			M2M_ERR("Key is not valid\n");
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    11b6:	2a02      	cmp	r2, #2
    11b8:	d04c      	beq.n	1254 <m2m_wifi_connect_sc+0xc4>
				}
				i++;
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
    11ba:	1e63      	subs	r3, r4, #1
    11bc:	2b1f      	cmp	r3, #31
    11be:	d900      	bls.n	11c2 <m2m_wifi_connect_sc+0x32>
    11c0:	e078      	b.n	12b4 <m2m_wifi_connect_sc+0x124>
		M2M_ERR("SSID LEN INVALID\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	if(u16Ch < M2M_WIFI_CH_1|| u16Ch > M2M_WIFI_CH_14)
    11c2:	464b      	mov	r3, r9
    11c4:	3b01      	subs	r3, #1
    11c6:	b29b      	uxth	r3, r3
    11c8:	2b0d      	cmp	r3, #13
    11ca:	d903      	bls.n	11d4 <m2m_wifi_connect_sc+0x44>
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
    11cc:	464b      	mov	r3, r9
    11ce:	2bff      	cmp	r3, #255	; 0xff
    11d0:	d000      	beq.n	11d4 <m2m_wifi_connect_sc+0x44>
    11d2:	e07e      	b.n	12d2 <m2m_wifi_connect_sc+0x142>
			goto ERR1;
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
    11d4:	ae07      	add	r6, sp, #28
    11d6:	0022      	movs	r2, r4
    11d8:	9905      	ldr	r1, [sp, #20]
    11da:	205a      	movs	r0, #90	; 0x5a
    11dc:	ab02      	add	r3, sp, #8
    11de:	469c      	mov	ip, r3
    11e0:	4460      	add	r0, ip
    11e2:	4b79      	ldr	r3, [pc, #484]	; (13c8 <m2m_wifi_connect_sc+0x238>)
    11e4:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
    11e6:	1934      	adds	r4, r6, r4
    11e8:	3446      	adds	r4, #70	; 0x46
    11ea:	2300      	movs	r3, #0
    11ec:	7023      	strb	r3, [r4, #0]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
    11ee:	3344      	adds	r3, #68	; 0x44
    11f0:	464a      	mov	r2, r9
    11f2:	52f2      	strh	r2, [r6, r3]
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
    11f4:	4643      	mov	r3, r8
    11f6:	1e5a      	subs	r2, r3, #1
    11f8:	4193      	sbcs	r3, r2
    11fa:	2267      	movs	r2, #103	; 0x67
    11fc:	54b3      	strb	r3, [r6, r2]
	pstrAuthInfo = &strConnect.strSec;
	pstrAuthInfo->u8SecType		= u8SecType;
    11fe:	2341      	movs	r3, #65	; 0x41
    1200:	54f5      	strb	r5, [r6, r3]

	if(u8SecType == M2M_WIFI_SEC_WEP)
    1202:	2d03      	cmp	r5, #3
    1204:	d100      	bne.n	1208 <m2m_wifi_connect_sc+0x78>
    1206:	e072      	b.n	12ee <m2m_wifi_connect_sc+0x15e>
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
    1208:	2d02      	cmp	r5, #2
    120a:	d100      	bne.n	120e <m2m_wifi_connect_sc+0x7e>
    120c:	e0ac      	b.n	1368 <m2m_wifi_connect_sc+0x1d8>
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
    120e:	2d04      	cmp	r5, #4
    1210:	d100      	bne.n	1214 <m2m_wifi_connect_sc+0x84>
    1212:	e0c4      	b.n	139e <m2m_wifi_connect_sc+0x20e>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
    1214:	2d01      	cmp	r5, #1
    1216:	d000      	beq.n	121a <m2m_wifi_connect_sc+0x8a>
    1218:	e0c7      	b.n	13aa <m2m_wifi_connect_sc+0x21a>
		M2M_ERR("undefined sec type\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
    121a:	2300      	movs	r3, #0
    121c:	9302      	str	r3, [sp, #8]
    121e:	9301      	str	r3, [sp, #4]
    1220:	9300      	str	r3, [sp, #0]
    1222:	336c      	adds	r3, #108	; 0x6c
    1224:	aa07      	add	r2, sp, #28
    1226:	2128      	movs	r1, #40	; 0x28
    1228:	2001      	movs	r0, #1
    122a:	4c68      	ldr	r4, [pc, #416]	; (13cc <m2m_wifi_connect_sc+0x23c>)
    122c:	47a0      	blx	r4

ERR1:
	return ret;
}
    122e:	b023      	add	sp, #140	; 0x8c
    1230:	bc0c      	pop	{r2, r3}
    1232:	4690      	mov	r8, r2
    1234:	4699      	mov	r9, r3
    1236:	bdf0      	pop	{r4, r5, r6, r7, pc}
			M2M_ERR("Key is not valid\n");
    1238:	4a65      	ldr	r2, [pc, #404]	; (13d0 <m2m_wifi_connect_sc+0x240>)
    123a:	4966      	ldr	r1, [pc, #408]	; (13d4 <m2m_wifi_connect_sc+0x244>)
    123c:	4866      	ldr	r0, [pc, #408]	; (13d8 <m2m_wifi_connect_sc+0x248>)
    123e:	4b67      	ldr	r3, [pc, #412]	; (13dc <m2m_wifi_connect_sc+0x24c>)
    1240:	4798      	blx	r3
    1242:	4867      	ldr	r0, [pc, #412]	; (13e0 <m2m_wifi_connect_sc+0x250>)
    1244:	4b67      	ldr	r3, [pc, #412]	; (13e4 <m2m_wifi_connect_sc+0x254>)
    1246:	4798      	blx	r3
    1248:	200d      	movs	r0, #13
    124a:	4b67      	ldr	r3, [pc, #412]	; (13e8 <m2m_wifi_connect_sc+0x258>)
    124c:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    124e:	200c      	movs	r0, #12
    1250:	4240      	negs	r0, r0
			goto ERR1;
    1252:	e7ec      	b.n	122e <m2m_wifi_connect_sc+0x9e>
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    1254:	0038      	movs	r0, r7
    1256:	4b65      	ldr	r3, [pc, #404]	; (13ec <m2m_wifi_connect_sc+0x25c>)
    1258:	4798      	blx	r3
    125a:	2840      	cmp	r0, #64	; 0x40
    125c:	d1ad      	bne.n	11ba <m2m_wifi_connect_sc+0x2a>
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
    125e:	783b      	ldrb	r3, [r7, #0]
    1260:	001a      	movs	r2, r3
    1262:	3a30      	subs	r2, #48	; 0x30
    1264:	2a36      	cmp	r2, #54	; 0x36
    1266:	d817      	bhi.n	1298 <m2m_wifi_connect_sc+0x108>
    1268:	3a0a      	subs	r2, #10
    126a:	2a06      	cmp	r2, #6
    126c:	d914      	bls.n	1298 <m2m_wifi_connect_sc+0x108>
    126e:	3b47      	subs	r3, #71	; 0x47
    1270:	2b19      	cmp	r3, #25
    1272:	d911      	bls.n	1298 <m2m_wifi_connect_sc+0x108>
    1274:	1c7a      	adds	r2, r7, #1
    1276:	0038      	movs	r0, r7
    1278:	3040      	adds	r0, #64	; 0x40
    127a:	7813      	ldrb	r3, [r2, #0]
    127c:	0019      	movs	r1, r3
    127e:	3930      	subs	r1, #48	; 0x30
    1280:	2936      	cmp	r1, #54	; 0x36
    1282:	d809      	bhi.n	1298 <m2m_wifi_connect_sc+0x108>
    1284:	390a      	subs	r1, #10
    1286:	2906      	cmp	r1, #6
    1288:	d906      	bls.n	1298 <m2m_wifi_connect_sc+0x108>
    128a:	3b47      	subs	r3, #71	; 0x47
    128c:	2b19      	cmp	r3, #25
    128e:	d903      	bls.n	1298 <m2m_wifi_connect_sc+0x108>
    1290:	3201      	adds	r2, #1
			while(i < (M2M_MAX_PSK_LEN-1))
    1292:	4282      	cmp	r2, r0
    1294:	d1f1      	bne.n	127a <m2m_wifi_connect_sc+0xea>
    1296:	e790      	b.n	11ba <m2m_wifi_connect_sc+0x2a>
					M2M_ERR("Invalid Key\n");
    1298:	4a55      	ldr	r2, [pc, #340]	; (13f0 <m2m_wifi_connect_sc+0x260>)
    129a:	494e      	ldr	r1, [pc, #312]	; (13d4 <m2m_wifi_connect_sc+0x244>)
    129c:	484e      	ldr	r0, [pc, #312]	; (13d8 <m2m_wifi_connect_sc+0x248>)
    129e:	4b4f      	ldr	r3, [pc, #316]	; (13dc <m2m_wifi_connect_sc+0x24c>)
    12a0:	4798      	blx	r3
    12a2:	4854      	ldr	r0, [pc, #336]	; (13f4 <m2m_wifi_connect_sc+0x264>)
    12a4:	4b4f      	ldr	r3, [pc, #316]	; (13e4 <m2m_wifi_connect_sc+0x254>)
    12a6:	4798      	blx	r3
    12a8:	200d      	movs	r0, #13
    12aa:	4b4f      	ldr	r3, [pc, #316]	; (13e8 <m2m_wifi_connect_sc+0x258>)
    12ac:	4798      	blx	r3
					ret = M2M_ERR_FAIL;
    12ae:	200c      	movs	r0, #12
    12b0:	4240      	negs	r0, r0
					goto ERR1;
    12b2:	e7bc      	b.n	122e <m2m_wifi_connect_sc+0x9e>
		M2M_ERR("SSID LEN INVALID\n");
    12b4:	228c      	movs	r2, #140	; 0x8c
    12b6:	0092      	lsls	r2, r2, #2
    12b8:	4946      	ldr	r1, [pc, #280]	; (13d4 <m2m_wifi_connect_sc+0x244>)
    12ba:	4847      	ldr	r0, [pc, #284]	; (13d8 <m2m_wifi_connect_sc+0x248>)
    12bc:	4b47      	ldr	r3, [pc, #284]	; (13dc <m2m_wifi_connect_sc+0x24c>)
    12be:	4798      	blx	r3
    12c0:	484d      	ldr	r0, [pc, #308]	; (13f8 <m2m_wifi_connect_sc+0x268>)
    12c2:	4b48      	ldr	r3, [pc, #288]	; (13e4 <m2m_wifi_connect_sc+0x254>)
    12c4:	4798      	blx	r3
    12c6:	200d      	movs	r0, #13
    12c8:	4b47      	ldr	r3, [pc, #284]	; (13e8 <m2m_wifi_connect_sc+0x258>)
    12ca:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    12cc:	200c      	movs	r0, #12
    12ce:	4240      	negs	r0, r0
		goto ERR1;
    12d0:	e7ad      	b.n	122e <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("CH INVALID\n");
    12d2:	4a4a      	ldr	r2, [pc, #296]	; (13fc <m2m_wifi_connect_sc+0x26c>)
    12d4:	493f      	ldr	r1, [pc, #252]	; (13d4 <m2m_wifi_connect_sc+0x244>)
    12d6:	4840      	ldr	r0, [pc, #256]	; (13d8 <m2m_wifi_connect_sc+0x248>)
    12d8:	4b40      	ldr	r3, [pc, #256]	; (13dc <m2m_wifi_connect_sc+0x24c>)
    12da:	4798      	blx	r3
    12dc:	4848      	ldr	r0, [pc, #288]	; (1400 <m2m_wifi_connect_sc+0x270>)
    12de:	4b41      	ldr	r3, [pc, #260]	; (13e4 <m2m_wifi_connect_sc+0x254>)
    12e0:	4798      	blx	r3
    12e2:	200d      	movs	r0, #13
    12e4:	4b40      	ldr	r3, [pc, #256]	; (13e8 <m2m_wifi_connect_sc+0x258>)
    12e6:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    12e8:	200c      	movs	r0, #12
    12ea:	4240      	negs	r0, r0
			goto ERR1;
    12ec:	e79f      	b.n	122e <m2m_wifi_connect_sc+0x9e>
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
    12ee:	783b      	ldrb	r3, [r7, #0]
    12f0:	3b01      	subs	r3, #1
    12f2:	b2db      	uxtb	r3, r3
    12f4:	aa07      	add	r2, sp, #28
    12f6:	7013      	strb	r3, [r2, #0]
		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
    12f8:	2b03      	cmp	r3, #3
    12fa:	d817      	bhi.n	132c <m2m_wifi_connect_sc+0x19c>
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
    12fc:	787a      	ldrb	r2, [r7, #1]
    12fe:	1e51      	subs	r1, r2, #1
    1300:	ab07      	add	r3, sp, #28
    1302:	7059      	strb	r1, [r3, #1]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
    1304:	2310      	movs	r3, #16
    1306:	0011      	movs	r1, r2
    1308:	4399      	bics	r1, r3
    130a:	290b      	cmp	r1, #11
    130c:	d01e      	beq.n	134c <m2m_wifi_connect_sc+0x1bc>
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
    130e:	4a3d      	ldr	r2, [pc, #244]	; (1404 <m2m_wifi_connect_sc+0x274>)
    1310:	4930      	ldr	r1, [pc, #192]	; (13d4 <m2m_wifi_connect_sc+0x244>)
    1312:	4831      	ldr	r0, [pc, #196]	; (13d8 <m2m_wifi_connect_sc+0x248>)
    1314:	4c31      	ldr	r4, [pc, #196]	; (13dc <m2m_wifi_connect_sc+0x24c>)
    1316:	47a0      	blx	r4
    1318:	ab07      	add	r3, sp, #28
    131a:	7859      	ldrb	r1, [r3, #1]
    131c:	483a      	ldr	r0, [pc, #232]	; (1408 <m2m_wifi_connect_sc+0x278>)
    131e:	47a0      	blx	r4
    1320:	200d      	movs	r0, #13
    1322:	4b31      	ldr	r3, [pc, #196]	; (13e8 <m2m_wifi_connect_sc+0x258>)
    1324:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1326:	200c      	movs	r0, #12
    1328:	4240      	negs	r0, r0
			goto ERR1;
    132a:	e780      	b.n	122e <m2m_wifi_connect_sc+0x9e>
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
    132c:	2294      	movs	r2, #148	; 0x94
    132e:	0092      	lsls	r2, r2, #2
    1330:	4928      	ldr	r1, [pc, #160]	; (13d4 <m2m_wifi_connect_sc+0x244>)
    1332:	4829      	ldr	r0, [pc, #164]	; (13d8 <m2m_wifi_connect_sc+0x248>)
    1334:	4c29      	ldr	r4, [pc, #164]	; (13dc <m2m_wifi_connect_sc+0x24c>)
    1336:	47a0      	blx	r4
    1338:	ab07      	add	r3, sp, #28
    133a:	7819      	ldrb	r1, [r3, #0]
    133c:	4833      	ldr	r0, [pc, #204]	; (140c <m2m_wifi_connect_sc+0x27c>)
    133e:	47a0      	blx	r4
    1340:	200d      	movs	r0, #13
    1342:	4b29      	ldr	r3, [pc, #164]	; (13e8 <m2m_wifi_connect_sc+0x258>)
    1344:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1346:	200c      	movs	r0, #12
    1348:	4240      	negs	r0, r0
			goto ERR1;
    134a:	e770      	b.n	122e <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
    134c:	1cb9      	adds	r1, r7, #2
    134e:	2016      	movs	r0, #22
    1350:	ab02      	add	r3, sp, #8
    1352:	469c      	mov	ip, r3
    1354:	4460      	add	r0, ip
    1356:	4b1c      	ldr	r3, [pc, #112]	; (13c8 <m2m_wifi_connect_sc+0x238>)
    1358:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
    135a:	787b      	ldrb	r3, [r7, #1]
    135c:	aa07      	add	r2, sp, #28
    135e:	4694      	mov	ip, r2
    1360:	4463      	add	r3, ip
    1362:	2200      	movs	r2, #0
    1364:	709a      	strb	r2, [r3, #2]
    1366:	e758      	b.n	121a <m2m_wifi_connect_sc+0x8a>
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
    1368:	0038      	movs	r0, r7
    136a:	4b20      	ldr	r3, [pc, #128]	; (13ec <m2m_wifi_connect_sc+0x25c>)
    136c:	4798      	blx	r3
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
    136e:	1e43      	subs	r3, r0, #1
    1370:	b29b      	uxth	r3, r3
    1372:	2b3f      	cmp	r3, #63	; 0x3f
    1374:	d805      	bhi.n	1382 <m2m_wifi_connect_sc+0x1f2>
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
    1376:	1c42      	adds	r2, r0, #1
    1378:	0039      	movs	r1, r7
    137a:	a807      	add	r0, sp, #28
    137c:	4b12      	ldr	r3, [pc, #72]	; (13c8 <m2m_wifi_connect_sc+0x238>)
    137e:	4798      	blx	r3
    1380:	e74b      	b.n	121a <m2m_wifi_connect_sc+0x8a>
			M2M_ERR("Incorrect PSK key length\n");
    1382:	4a23      	ldr	r2, [pc, #140]	; (1410 <m2m_wifi_connect_sc+0x280>)
    1384:	4913      	ldr	r1, [pc, #76]	; (13d4 <m2m_wifi_connect_sc+0x244>)
    1386:	4814      	ldr	r0, [pc, #80]	; (13d8 <m2m_wifi_connect_sc+0x248>)
    1388:	4b14      	ldr	r3, [pc, #80]	; (13dc <m2m_wifi_connect_sc+0x24c>)
    138a:	4798      	blx	r3
    138c:	4821      	ldr	r0, [pc, #132]	; (1414 <m2m_wifi_connect_sc+0x284>)
    138e:	4b15      	ldr	r3, [pc, #84]	; (13e4 <m2m_wifi_connect_sc+0x254>)
    1390:	4798      	blx	r3
    1392:	200d      	movs	r0, #13
    1394:	4b14      	ldr	r3, [pc, #80]	; (13e8 <m2m_wifi_connect_sc+0x258>)
    1396:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1398:	200c      	movs	r0, #12
    139a:	4240      	negs	r0, r0
			goto ERR1;
    139c:	e747      	b.n	122e <m2m_wifi_connect_sc+0x9e>
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
    139e:	223e      	movs	r2, #62	; 0x3e
    13a0:	0039      	movs	r1, r7
    13a2:	a807      	add	r0, sp, #28
    13a4:	4b08      	ldr	r3, [pc, #32]	; (13c8 <m2m_wifi_connect_sc+0x238>)
    13a6:	4798      	blx	r3
    13a8:	e737      	b.n	121a <m2m_wifi_connect_sc+0x8a>
		M2M_ERR("undefined sec type\n");
    13aa:	4a1b      	ldr	r2, [pc, #108]	; (1418 <m2m_wifi_connect_sc+0x288>)
    13ac:	4909      	ldr	r1, [pc, #36]	; (13d4 <m2m_wifi_connect_sc+0x244>)
    13ae:	480a      	ldr	r0, [pc, #40]	; (13d8 <m2m_wifi_connect_sc+0x248>)
    13b0:	4b0a      	ldr	r3, [pc, #40]	; (13dc <m2m_wifi_connect_sc+0x24c>)
    13b2:	4798      	blx	r3
    13b4:	4819      	ldr	r0, [pc, #100]	; (141c <m2m_wifi_connect_sc+0x28c>)
    13b6:	4b0b      	ldr	r3, [pc, #44]	; (13e4 <m2m_wifi_connect_sc+0x254>)
    13b8:	4798      	blx	r3
    13ba:	200d      	movs	r0, #13
    13bc:	4b0a      	ldr	r3, [pc, #40]	; (13e8 <m2m_wifi_connect_sc+0x258>)
    13be:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    13c0:	200c      	movs	r0, #12
    13c2:	4240      	negs	r0, r0
		goto ERR1;
    13c4:	e733      	b.n	122e <m2m_wifi_connect_sc+0x9e>
    13c6:	46c0      	nop			; (mov r8, r8)
    13c8:	0000057d 	.word	0x0000057d
    13cc:	000006a5 	.word	0x000006a5
    13d0:	0000021a 	.word	0x0000021a
    13d4:	0000e0fc 	.word	0x0000e0fc
    13d8:	0000dd88 	.word	0x0000dd88
    13dc:	0000c825 	.word	0x0000c825
    13e0:	0000e144 	.word	0x0000e144
    13e4:	0000c941 	.word	0x0000c941
    13e8:	0000c859 	.word	0x0000c859
    13ec:	000005a1 	.word	0x000005a1
    13f0:	00000226 	.word	0x00000226
    13f4:	0000e158 	.word	0x0000e158
    13f8:	0000e164 	.word	0x0000e164
    13fc:	00000239 	.word	0x00000239
    1400:	0000e178 	.word	0x0000e178
    1404:	00000257 	.word	0x00000257
    1408:	0000e1a0 	.word	0x0000e1a0
    140c:	0000e184 	.word	0x0000e184
    1410:	00000266 	.word	0x00000266
    1414:	0000e1bc 	.word	0x0000e1bc
    1418:	00000276 	.word	0x00000276
    141c:	0000e1d8 	.word	0x0000e1d8

00001420 <m2m_wifi_connect>:
{
    1420:	b530      	push	{r4, r5, lr}
    1422:	b083      	sub	sp, #12
    1424:	ac06      	add	r4, sp, #24
    1426:	8824      	ldrh	r4, [r4, #0]
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
    1428:	2500      	movs	r5, #0
    142a:	9501      	str	r5, [sp, #4]
    142c:	9400      	str	r4, [sp, #0]
    142e:	4c02      	ldr	r4, [pc, #8]	; (1438 <m2m_wifi_connect+0x18>)
    1430:	47a0      	blx	r4
}
    1432:	b003      	add	sp, #12
    1434:	bd30      	pop	{r4, r5, pc}
    1436:	46c0      	nop			; (mov r8, r8)
    1438:	00001191 	.word	0x00001191

0000143c <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
    143c:	2000      	movs	r0, #0
    143e:	4770      	bx	lr

00001440 <chip_apply_conf>:

#define TIMEOUT						(0xfffffffful)
#define WAKUP_TRAILS_TIMEOUT		(4)

sint8 chip_apply_conf(uint32 u32Conf)
{
    1440:	b5f0      	push	{r4, r5, r6, r7, lr}
    1442:	b083      	sub	sp, #12
#endif
#if defined CONF_WINC_XO_XTALGM2_DIS
	val32 |= rHAVE_XO_XTALGM2_DIS_BIT;
#endif

	val32 |= rHAVE_RESERVED1_BIT;
    1444:	2580      	movs	r5, #128	; 0x80
    1446:	006d      	lsls	r5, r5, #1
    1448:	4305      	orrs	r5, r0
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
    144a:	24a5      	movs	r4, #165	; 0xa5
    144c:	0164      	lsls	r4, r4, #5
    144e:	4f08      	ldr	r7, [pc, #32]	; (1470 <chip_apply_conf+0x30>)
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    1450:	4e08      	ldr	r6, [pc, #32]	; (1474 <chip_apply_conf+0x34>)
		nm_write_reg(rNMI_GP_REG_1, val32);
    1452:	0029      	movs	r1, r5
    1454:	0020      	movs	r0, r4
    1456:	47b8      	blx	r7
			uint32 reg = 0;
    1458:	2300      	movs	r3, #0
    145a:	9301      	str	r3, [sp, #4]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    145c:	a901      	add	r1, sp, #4
    145e:	0020      	movs	r0, r4
    1460:	47b0      	blx	r6
			if(ret == M2M_SUCCESS) {
    1462:	2800      	cmp	r0, #0
    1464:	d1f5      	bne.n	1452 <chip_apply_conf+0x12>
				if(reg == val32)
    1466:	9b01      	ldr	r3, [sp, #4]
    1468:	429d      	cmp	r5, r3
    146a:	d1f2      	bne.n	1452 <chip_apply_conf+0x12>
			break;
		}
	} while(1);

	return M2M_SUCCESS;
}
    146c:	b003      	add	sp, #12
    146e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1470:	00001931 	.word	0x00001931
    1474:	00001925 	.word	0x00001925

00001478 <enable_interrupts>:
		nm_write_reg(WAKE_CLK_REG, reg);
	}
}

sint8 enable_interrupts(void)
{
    1478:	b500      	push	{lr}
    147a:	b083      	sub	sp, #12
	uint32 reg = 0;
    147c:	2300      	movs	r3, #0
    147e:	9301      	str	r3, [sp, #4]
	sint8 ret = M2M_SUCCESS;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
    1480:	a901      	add	r1, sp, #4
    1482:	4811      	ldr	r0, [pc, #68]	; (14c8 <enable_interrupts+0x50>)
    1484:	4b11      	ldr	r3, [pc, #68]	; (14cc <enable_interrupts+0x54>)
    1486:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    1488:	2800      	cmp	r0, #0
    148a:	d001      	beq.n	1490 <enable_interrupts+0x18>
	reg |= ((uint32) 1 << 16);
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
	if (M2M_SUCCESS != ret) goto ERR1;
ERR1:	
	return ret;
}
    148c:	b003      	add	sp, #12
    148e:	bd00      	pop	{pc}
	reg |= ((uint32) 1 << 8);
    1490:	2180      	movs	r1, #128	; 0x80
    1492:	0049      	lsls	r1, r1, #1
    1494:	9b01      	ldr	r3, [sp, #4]
    1496:	4319      	orrs	r1, r3
    1498:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
    149a:	480b      	ldr	r0, [pc, #44]	; (14c8 <enable_interrupts+0x50>)
    149c:	4b0c      	ldr	r3, [pc, #48]	; (14d0 <enable_interrupts+0x58>)
    149e:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    14a0:	2800      	cmp	r0, #0
    14a2:	d1f3      	bne.n	148c <enable_interrupts+0x14>
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
    14a4:	a901      	add	r1, sp, #4
    14a6:	20d0      	movs	r0, #208	; 0xd0
    14a8:	0140      	lsls	r0, r0, #5
    14aa:	4b08      	ldr	r3, [pc, #32]	; (14cc <enable_interrupts+0x54>)
    14ac:	4798      	blx	r3
	if (M2M_SUCCESS != ret) goto ERR1;
    14ae:	2800      	cmp	r0, #0
    14b0:	d1ec      	bne.n	148c <enable_interrupts+0x14>
	reg |= ((uint32) 1 << 16);
    14b2:	2180      	movs	r1, #128	; 0x80
    14b4:	0249      	lsls	r1, r1, #9
    14b6:	9b01      	ldr	r3, [sp, #4]
    14b8:	4319      	orrs	r1, r3
    14ba:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
    14bc:	20d0      	movs	r0, #208	; 0xd0
    14be:	0140      	lsls	r0, r0, #5
    14c0:	4b03      	ldr	r3, [pc, #12]	; (14d0 <enable_interrupts+0x58>)
    14c2:	4798      	blx	r3
    14c4:	e7e2      	b.n	148c <enable_interrupts+0x14>
    14c6:	46c0      	nop			; (mov r8, r8)
    14c8:	00001408 	.word	0x00001408
    14cc:	00001925 	.word	0x00001925
    14d0:	00001931 	.word	0x00001931

000014d4 <nmi_get_chipid>:
	nm_bsp_sleep(1);
	return ret;
}

uint32 nmi_get_chipid(void)
{
    14d4:	b510      	push	{r4, lr}
    14d6:	b082      	sub	sp, #8
	static uint32 chipid = 0;

	if (chipid == 0) {
    14d8:	4b28      	ldr	r3, [pc, #160]	; (157c <nmi_get_chipid+0xa8>)
    14da:	681c      	ldr	r4, [r3, #0]
    14dc:	2c00      	cmp	r4, #0
    14de:	d004      	beq.n	14ea <nmi_get_chipid+0x16>
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
#endif /* PROBE_FLASH */
	}
	return chipid;
    14e0:	4b26      	ldr	r3, [pc, #152]	; (157c <nmi_get_chipid+0xa8>)
    14e2:	681c      	ldr	r4, [r3, #0]
}
    14e4:	0020      	movs	r0, r4
    14e6:	b002      	add	sp, #8
    14e8:	bd10      	pop	{r4, pc}
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
    14ea:	0019      	movs	r1, r3
    14ec:	2080      	movs	r0, #128	; 0x80
    14ee:	0140      	lsls	r0, r0, #5
    14f0:	4b23      	ldr	r3, [pc, #140]	; (1580 <nmi_get_chipid+0xac>)
    14f2:	4798      	blx	r3
    14f4:	2800      	cmp	r0, #0
    14f6:	d003      	beq.n	1500 <nmi_get_chipid+0x2c>
			chipid = 0;
    14f8:	2200      	movs	r2, #0
    14fa:	4b20      	ldr	r3, [pc, #128]	; (157c <nmi_get_chipid+0xa8>)
    14fc:	601a      	str	r2, [r3, #0]
			return 0;
    14fe:	e7f1      	b.n	14e4 <nmi_get_chipid+0x10>
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
    1500:	a901      	add	r1, sp, #4
    1502:	4820      	ldr	r0, [pc, #128]	; (1584 <nmi_get_chipid+0xb0>)
    1504:	4b1e      	ldr	r3, [pc, #120]	; (1580 <nmi_get_chipid+0xac>)
    1506:	4798      	blx	r3
    1508:	2800      	cmp	r0, #0
    150a:	d003      	beq.n	1514 <nmi_get_chipid+0x40>
			chipid = 0;
    150c:	2200      	movs	r2, #0
    150e:	4b1b      	ldr	r3, [pc, #108]	; (157c <nmi_get_chipid+0xa8>)
    1510:	601a      	str	r2, [r3, #0]
			return 0;
    1512:	e7e7      	b.n	14e4 <nmi_get_chipid+0x10>
		if (chipid == 0x1002a0)  {
    1514:	4b19      	ldr	r3, [pc, #100]	; (157c <nmi_get_chipid+0xa8>)
    1516:	681b      	ldr	r3, [r3, #0]
    1518:	4a1b      	ldr	r2, [pc, #108]	; (1588 <nmi_get_chipid+0xb4>)
    151a:	4293      	cmp	r3, r2
    151c:	d00e      	beq.n	153c <nmi_get_chipid+0x68>
		} else if(chipid == 0x1002b0) {
    151e:	4a1b      	ldr	r2, [pc, #108]	; (158c <nmi_get_chipid+0xb8>)
    1520:	4293      	cmp	r3, r2
    1522:	d012      	beq.n	154a <nmi_get_chipid+0x76>
		}else if(chipid == 0x1000F0) { 
    1524:	4a1a      	ldr	r2, [pc, #104]	; (1590 <nmi_get_chipid+0xbc>)
    1526:	4293      	cmp	r3, r2
    1528:	d01c      	beq.n	1564 <nmi_get_chipid+0x90>
		chipid |= 0x050000;
    152a:	4914      	ldr	r1, [pc, #80]	; (157c <nmi_get_chipid+0xa8>)
		chipid &= ~(0x0f0000);
    152c:	4a19      	ldr	r2, [pc, #100]	; (1594 <nmi_get_chipid+0xc0>)
    152e:	680b      	ldr	r3, [r1, #0]
    1530:	401a      	ands	r2, r3
		chipid |= 0x050000;
    1532:	23a0      	movs	r3, #160	; 0xa0
    1534:	02db      	lsls	r3, r3, #11
    1536:	4313      	orrs	r3, r2
    1538:	600b      	str	r3, [r1, #0]
    153a:	e7d1      	b.n	14e0 <nmi_get_chipid+0xc>
			if (rfrevid == 0x1) { /* 1002A0 */
    153c:	9b01      	ldr	r3, [sp, #4]
    153e:	2b01      	cmp	r3, #1
    1540:	d0f3      	beq.n	152a <nmi_get_chipid+0x56>
				chipid = 0x1002a1;
    1542:	4a15      	ldr	r2, [pc, #84]	; (1598 <nmi_get_chipid+0xc4>)
    1544:	4b0d      	ldr	r3, [pc, #52]	; (157c <nmi_get_chipid+0xa8>)
    1546:	601a      	str	r2, [r3, #0]
    1548:	e7ef      	b.n	152a <nmi_get_chipid+0x56>
			if(rfrevid == 3) { /* 1002B0 */
    154a:	9b01      	ldr	r3, [sp, #4]
    154c:	2b03      	cmp	r3, #3
    154e:	d0ec      	beq.n	152a <nmi_get_chipid+0x56>
			} else if(rfrevid == 4) { /* 1002B1 */
    1550:	2b04      	cmp	r3, #4
    1552:	d003      	beq.n	155c <nmi_get_chipid+0x88>
				chipid = 0x1002b2;
    1554:	4a11      	ldr	r2, [pc, #68]	; (159c <nmi_get_chipid+0xc8>)
    1556:	4b09      	ldr	r3, [pc, #36]	; (157c <nmi_get_chipid+0xa8>)
    1558:	601a      	str	r2, [r3, #0]
    155a:	e7e6      	b.n	152a <nmi_get_chipid+0x56>
				chipid = 0x1002b1;
    155c:	4a10      	ldr	r2, [pc, #64]	; (15a0 <nmi_get_chipid+0xcc>)
    155e:	4b07      	ldr	r3, [pc, #28]	; (157c <nmi_get_chipid+0xa8>)
    1560:	601a      	str	r2, [r3, #0]
    1562:	e7e2      	b.n	152a <nmi_get_chipid+0x56>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
    1564:	4905      	ldr	r1, [pc, #20]	; (157c <nmi_get_chipid+0xa8>)
    1566:	20ec      	movs	r0, #236	; 0xec
    1568:	0380      	lsls	r0, r0, #14
    156a:	4b05      	ldr	r3, [pc, #20]	; (1580 <nmi_get_chipid+0xac>)
    156c:	4798      	blx	r3
    156e:	2800      	cmp	r0, #0
    1570:	d0db      	beq.n	152a <nmi_get_chipid+0x56>
			chipid = 0;
    1572:	2200      	movs	r2, #0
    1574:	4b01      	ldr	r3, [pc, #4]	; (157c <nmi_get_chipid+0xa8>)
    1576:	601a      	str	r2, [r3, #0]
			return 0;
    1578:	e7b4      	b.n	14e4 <nmi_get_chipid+0x10>
    157a:	46c0      	nop			; (mov r8, r8)
    157c:	20000148 	.word	0x20000148
    1580:	00001925 	.word	0x00001925
    1584:	000013f4 	.word	0x000013f4
    1588:	001002a0 	.word	0x001002a0
    158c:	001002b0 	.word	0x001002b0
    1590:	001000f0 	.word	0x001000f0
    1594:	fff0ffff 	.word	0xfff0ffff
    1598:	001002a1 	.word	0x001002a1
    159c:	001002b2 	.word	0x001002b2
    15a0:	001002b1 	.word	0x001002b1

000015a4 <chip_sleep>:

	/* Do PLL update */
	nmi_update_pll();
}
sint8 chip_sleep(void)
{
    15a4:	b530      	push	{r4, r5, lr}
    15a6:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
	
	while(1)
	{
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    15a8:	4c16      	ldr	r4, [pc, #88]	; (1604 <chip_sleep+0x60>)
		if(ret != M2M_SUCCESS) goto ERR1;
		if((reg & NBIT0) == 0) break;
    15aa:	2501      	movs	r5, #1
		ret = nm_read_reg_with_ret(CORT_HOST_COMM,&reg);
    15ac:	a901      	add	r1, sp, #4
    15ae:	2010      	movs	r0, #16
    15b0:	47a0      	blx	r4
		if(ret != M2M_SUCCESS) goto ERR1;
    15b2:	2800      	cmp	r0, #0
    15b4:	d11c      	bne.n	15f0 <chip_sleep+0x4c>
		if((reg & NBIT0) == 0) break;
    15b6:	9b01      	ldr	r3, [sp, #4]
    15b8:	422b      	tst	r3, r5
    15ba:	d1f7      	bne.n	15ac <chip_sleep+0x8>
	}
	
	/* Clear bit 1 */
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    15bc:	a901      	add	r1, sp, #4
    15be:	3001      	adds	r0, #1
    15c0:	4b10      	ldr	r3, [pc, #64]	; (1604 <chip_sleep+0x60>)
    15c2:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    15c4:	2800      	cmp	r0, #0
    15c6:	d113      	bne.n	15f0 <chip_sleep+0x4c>
	if(reg & NBIT1)
    15c8:	9901      	ldr	r1, [sp, #4]
    15ca:	078b      	lsls	r3, r1, #30
    15cc:	d507      	bpl.n	15de <chip_sleep+0x3a>
	{
		reg &=~NBIT1;
    15ce:	2302      	movs	r3, #2
    15d0:	4399      	bics	r1, r3
    15d2:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(WAKE_CLK_REG, reg);
    15d4:	3001      	adds	r0, #1
    15d6:	4b0c      	ldr	r3, [pc, #48]	; (1608 <chip_sleep+0x64>)
    15d8:	4798      	blx	r3
		if(ret != M2M_SUCCESS)goto ERR1;
    15da:	2800      	cmp	r0, #0
    15dc:	d108      	bne.n	15f0 <chip_sleep+0x4c>
	}
	
	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    15de:	a901      	add	r1, sp, #4
    15e0:	200b      	movs	r0, #11
    15e2:	4b08      	ldr	r3, [pc, #32]	; (1604 <chip_sleep+0x60>)
    15e4:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
    15e6:	2800      	cmp	r0, #0
    15e8:	d102      	bne.n	15f0 <chip_sleep+0x4c>
	if(reg & NBIT0)
    15ea:	9901      	ldr	r1, [sp, #4]
    15ec:	07cb      	lsls	r3, r1, #31
    15ee:	d401      	bmi.n	15f4 <chip_sleep+0x50>
		if(ret != M2M_SUCCESS)goto ERR1;
	}

ERR1:
	return ret;
}
    15f0:	b003      	add	sp, #12
    15f2:	bd30      	pop	{r4, r5, pc}
		reg &= ~NBIT0;
    15f4:	2301      	movs	r3, #1
    15f6:	4399      	bics	r1, r3
    15f8:	9101      	str	r1, [sp, #4]
		ret = nm_write_reg(HOST_CORT_COMM, reg);
    15fa:	300b      	adds	r0, #11
    15fc:	4b02      	ldr	r3, [pc, #8]	; (1608 <chip_sleep+0x64>)
    15fe:	4798      	blx	r3
    1600:	e7f6      	b.n	15f0 <chip_sleep+0x4c>
    1602:	46c0      	nop			; (mov r8, r8)
    1604:	00001925 	.word	0x00001925
    1608:	00001931 	.word	0x00001931

0000160c <chip_wake>:
sint8 chip_wake(void)
{
    160c:	b5f0      	push	{r4, r5, r6, r7, lr}
    160e:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, clk_status_reg = 0,trials = 0;
    1610:	2300      	movs	r3, #0
    1612:	9301      	str	r3, [sp, #4]
    1614:	9300      	str	r3, [sp, #0]

	ret = nm_read_reg_with_ret(HOST_CORT_COMM, &reg);
    1616:	a901      	add	r1, sp, #4
    1618:	200b      	movs	r0, #11
    161a:	4b28      	ldr	r3, [pc, #160]	; (16bc <chip_wake+0xb0>)
    161c:	4798      	blx	r3
    161e:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    1620:	d130      	bne.n	1684 <chip_wake+0x78>
	
	if(!(reg & NBIT0))
    1622:	9901      	ldr	r1, [sp, #4]
    1624:	07cb      	lsls	r3, r1, #31
    1626:	d406      	bmi.n	1636 <chip_wake+0x2a>
	{
		/*USE bit 0 to indicate host wakeup*/
		ret = nm_write_reg(HOST_CORT_COMM, reg|NBIT0);
    1628:	2301      	movs	r3, #1
    162a:	4319      	orrs	r1, r3
    162c:	200b      	movs	r0, #11
    162e:	4b24      	ldr	r3, [pc, #144]	; (16c0 <chip_wake+0xb4>)
    1630:	4798      	blx	r3
    1632:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    1634:	d126      	bne.n	1684 <chip_wake+0x78>
	}
		
	ret = nm_read_reg_with_ret(WAKE_CLK_REG, &reg);
    1636:	a901      	add	r1, sp, #4
    1638:	2001      	movs	r0, #1
    163a:	4b20      	ldr	r3, [pc, #128]	; (16bc <chip_wake+0xb0>)
    163c:	4798      	blx	r3
    163e:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto _WAKE_EXIT;
    1640:	d120      	bne.n	1684 <chip_wake+0x78>
	/* Set bit 1 */
	if(!(reg & NBIT1))
    1642:	9901      	ldr	r1, [sp, #4]
    1644:	078b      	lsls	r3, r1, #30
    1646:	d520      	bpl.n	168a <chip_wake+0x7e>
{
    1648:	2505      	movs	r5, #5
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
	}

	do
	{
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    164a:	4f1c      	ldr	r7, [pc, #112]	; (16bc <chip_wake+0xb0>)
			goto _WAKE_EXIT;
		}
		if(clk_status_reg & NBIT2) {
			break;
		}
		nm_bsp_sleep(2);
    164c:	4e1d      	ldr	r6, [pc, #116]	; (16c4 <chip_wake+0xb8>)
		ret = nm_read_reg_with_ret(CLOCKS_EN_REG, &clk_status_reg);
    164e:	4669      	mov	r1, sp
    1650:	200f      	movs	r0, #15
    1652:	47b8      	blx	r7
    1654:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) {
    1656:	d120      	bne.n	169a <chip_wake+0x8e>
		if(clk_status_reg & NBIT2) {
    1658:	9b00      	ldr	r3, [sp, #0]
    165a:	075b      	lsls	r3, r3, #29
    165c:	d42b      	bmi.n	16b6 <chip_wake+0xaa>
		nm_bsp_sleep(2);
    165e:	2002      	movs	r0, #2
    1660:	47b0      	blx	r6
    1662:	3d01      	subs	r5, #1
		trials++;
		if(trials > WAKUP_TRAILS_TIMEOUT)
    1664:	2d00      	cmp	r5, #0
    1666:	d1f2      	bne.n	164e <chip_wake+0x42>
		{
			M2M_ERR("Failed to wakup the chip\n");
    1668:	22ad      	movs	r2, #173	; 0xad
    166a:	0052      	lsls	r2, r2, #1
    166c:	4916      	ldr	r1, [pc, #88]	; (16c8 <chip_wake+0xbc>)
    166e:	4817      	ldr	r0, [pc, #92]	; (16cc <chip_wake+0xc0>)
    1670:	4b17      	ldr	r3, [pc, #92]	; (16d0 <chip_wake+0xc4>)
    1672:	4798      	blx	r3
    1674:	4817      	ldr	r0, [pc, #92]	; (16d4 <chip_wake+0xc8>)
    1676:	4b18      	ldr	r3, [pc, #96]	; (16d8 <chip_wake+0xcc>)
    1678:	4798      	blx	r3
    167a:	200d      	movs	r0, #13
    167c:	4b17      	ldr	r3, [pc, #92]	; (16dc <chip_wake+0xd0>)
    167e:	4798      	blx	r3
			ret = M2M_ERR_TIME_OUT;
    1680:	2404      	movs	r4, #4
    1682:	4264      	negs	r4, r4
	/*workaround sometimes spi fail to read clock regs after reading/writing clockless registers*/
	nm_bus_reset();
	
_WAKE_EXIT:
	return ret;
}
    1684:	0020      	movs	r0, r4
    1686:	b003      	add	sp, #12
    1688:	bdf0      	pop	{r4, r5, r6, r7, pc}
		ret = nm_write_reg(WAKE_CLK_REG, reg | NBIT1);
    168a:	2302      	movs	r3, #2
    168c:	4319      	orrs	r1, r3
    168e:	2001      	movs	r0, #1
    1690:	4b0b      	ldr	r3, [pc, #44]	; (16c0 <chip_wake+0xb4>)
    1692:	4798      	blx	r3
    1694:	1e04      	subs	r4, r0, #0
		if(ret != M2M_SUCCESS) goto _WAKE_EXIT;	
    1696:	d0d7      	beq.n	1648 <chip_wake+0x3c>
    1698:	e7f4      	b.n	1684 <chip_wake+0x78>
			M2M_ERR("Bus error (5).%d %lx\n",ret,clk_status_reg);
    169a:	22a8      	movs	r2, #168	; 0xa8
    169c:	0052      	lsls	r2, r2, #1
    169e:	490a      	ldr	r1, [pc, #40]	; (16c8 <chip_wake+0xbc>)
    16a0:	480a      	ldr	r0, [pc, #40]	; (16cc <chip_wake+0xc0>)
    16a2:	4d0b      	ldr	r5, [pc, #44]	; (16d0 <chip_wake+0xc4>)
    16a4:	47a8      	blx	r5
    16a6:	9a00      	ldr	r2, [sp, #0]
    16a8:	0021      	movs	r1, r4
    16aa:	480d      	ldr	r0, [pc, #52]	; (16e0 <chip_wake+0xd4>)
    16ac:	47a8      	blx	r5
    16ae:	200d      	movs	r0, #13
    16b0:	4b0a      	ldr	r3, [pc, #40]	; (16dc <chip_wake+0xd0>)
    16b2:	4798      	blx	r3
			goto _WAKE_EXIT;
    16b4:	e7e6      	b.n	1684 <chip_wake+0x78>
	nm_bus_reset();
    16b6:	4b0b      	ldr	r3, [pc, #44]	; (16e4 <chip_wake+0xd8>)
    16b8:	4798      	blx	r3
    16ba:	e7e3      	b.n	1684 <chip_wake+0x78>
    16bc:	00001925 	.word	0x00001925
    16c0:	00001931 	.word	0x00001931
    16c4:	000001c1 	.word	0x000001c1
    16c8:	0000e1ec 	.word	0x0000e1ec
    16cc:	0000dd88 	.word	0x0000dd88
    16d0:	0000c825 	.word	0x0000c825
    16d4:	0000e234 	.word	0x0000e234
    16d8:	0000c941 	.word	0x0000c941
    16dc:	0000c859 	.word	0x0000c859
    16e0:	0000e21c 	.word	0x0000e21c
    16e4:	0000190d 	.word	0x0000190d

000016e8 <wait_for_bootrom>:
	nm_bsp_sleep(50);
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
    16e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    16ea:	0007      	movs	r7, r0
				M2M_MIN_REQ_DRV_VERSION_PATCH_NO);


	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    16ec:	4d2d      	ldr	r5, [pc, #180]	; (17a4 <wait_for_bootrom+0xbc>)
    16ee:	4c2e      	ldr	r4, [pc, #184]	; (17a8 <wait_for_bootrom+0xc0>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    16f0:	4e2e      	ldr	r6, [pc, #184]	; (17ac <wait_for_bootrom+0xc4>)
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    16f2:	0028      	movs	r0, r5
    16f4:	47a0      	blx	r4
		if (reg & 0x80000000) {
    16f6:	2800      	cmp	r0, #0
    16f8:	db02      	blt.n	1700 <wait_for_bootrom+0x18>
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    16fa:	2001      	movs	r0, #1
    16fc:	47b0      	blx	r6
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    16fe:	e7f8      	b.n	16f2 <wait_for_bootrom+0xa>
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
    1700:	482b      	ldr	r0, [pc, #172]	; (17b0 <wait_for_bootrom+0xc8>)
    1702:	4b29      	ldr	r3, [pc, #164]	; (17a8 <wait_for_bootrom+0xc0>)
    1704:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
    1706:	07c3      	lsls	r3, r0, #31
    1708:	d409      	bmi.n	171e <wait_for_bootrom+0x36>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
    170a:	4e28      	ldr	r6, [pc, #160]	; (17ac <wait_for_bootrom+0xc4>)
			reg = nm_read_reg(BOOTROM_REG);
    170c:	4c29      	ldr	r4, [pc, #164]	; (17b4 <wait_for_bootrom+0xcc>)
    170e:	4d26      	ldr	r5, [pc, #152]	; (17a8 <wait_for_bootrom+0xc0>)
			nm_bsp_sleep(1);
    1710:	2001      	movs	r0, #1
    1712:	47b0      	blx	r6
			reg = nm_read_reg(BOOTROM_REG);
    1714:	0020      	movs	r0, r4
    1716:	47a8      	blx	r5
		while(reg != M2M_FINISH_BOOT_ROM)
    1718:	4b27      	ldr	r3, [pc, #156]	; (17b8 <wait_for_bootrom+0xd0>)
    171a:	4298      	cmp	r0, r3
    171c:	d1f8      	bne.n	1710 <wait_for_bootrom+0x28>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
    171e:	2f02      	cmp	r7, #2
    1720:	d021      	beq.n	1766 <wait_for_bootrom+0x7e>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
    1722:	2f03      	cmp	r7, #3
    1724:	d029      	beq.n	177a <wait_for_bootrom+0x92>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
    1726:	2f04      	cmp	r7, #4
    1728:	d030      	beq.n	178c <wait_for_bootrom+0xa4>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
	} else {
		/*bypass this step*/
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    172a:	4924      	ldr	r1, [pc, #144]	; (17bc <wait_for_bootrom+0xd4>)
    172c:	4824      	ldr	r0, [pc, #144]	; (17c0 <wait_for_bootrom+0xd8>)
    172e:	4b25      	ldr	r3, [pc, #148]	; (17c4 <wait_for_bootrom+0xdc>)
    1730:	4798      	blx	r3
	uint32 u32GpReg1 = 0;
    1732:	2400      	movs	r4, #0
	}

	if(REV(nmi_get_chipid()) >= REV_3A0){
    1734:	4b24      	ldr	r3, [pc, #144]	; (17c8 <wait_for_bootrom+0xe0>)
    1736:	4798      	blx	r3
    1738:	0500      	lsls	r0, r0, #20
    173a:	0d00      	lsrs	r0, r0, #20
    173c:	4b23      	ldr	r3, [pc, #140]	; (17cc <wait_for_bootrom+0xe4>)
    173e:	4298      	cmp	r0, r3
    1740:	d82a      	bhi.n	1798 <wait_for_bootrom+0xb0>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
	} else {
		chip_apply_conf(u32GpReg1);
    1742:	0020      	movs	r0, r4
    1744:	4b22      	ldr	r3, [pc, #136]	; (17d0 <wait_for_bootrom+0xe8>)
    1746:	4798      	blx	r3
	}
	M2M_INFO("DriverVerInfo: 0x%08lx\n",u32DriverVerInfo);
    1748:	4822      	ldr	r0, [pc, #136]	; (17d4 <wait_for_bootrom+0xec>)
    174a:	4c23      	ldr	r4, [pc, #140]	; (17d8 <wait_for_bootrom+0xf0>)
    174c:	47a0      	blx	r4
    174e:	491b      	ldr	r1, [pc, #108]	; (17bc <wait_for_bootrom+0xd4>)
    1750:	4822      	ldr	r0, [pc, #136]	; (17dc <wait_for_bootrom+0xf4>)
    1752:	47a0      	blx	r4
    1754:	200d      	movs	r0, #13
    1756:	4b22      	ldr	r3, [pc, #136]	; (17e0 <wait_for_bootrom+0xf8>)
    1758:	4798      	blx	r3

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
    175a:	4922      	ldr	r1, [pc, #136]	; (17e4 <wait_for_bootrom+0xfc>)
    175c:	4815      	ldr	r0, [pc, #84]	; (17b4 <wait_for_bootrom+0xcc>)
    175e:	4b19      	ldr	r3, [pc, #100]	; (17c4 <wait_for_bootrom+0xdc>)
    1760:	4798      	blx	r3
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
    1762:	2000      	movs	r0, #0
    1764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    1766:	4920      	ldr	r1, [pc, #128]	; (17e8 <wait_for_bootrom+0x100>)
    1768:	4820      	ldr	r0, [pc, #128]	; (17ec <wait_for_bootrom+0x104>)
    176a:	4c16      	ldr	r4, [pc, #88]	; (17c4 <wait_for_bootrom+0xdc>)
    176c:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, NBIT20);
    176e:	2180      	movs	r1, #128	; 0x80
    1770:	0349      	lsls	r1, r1, #13
    1772:	4813      	ldr	r0, [pc, #76]	; (17c0 <wait_for_bootrom+0xd8>)
    1774:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    1776:	2400      	movs	r4, #0
    1778:	e7dc      	b.n	1734 <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    177a:	491b      	ldr	r1, [pc, #108]	; (17e8 <wait_for_bootrom+0x100>)
    177c:	481b      	ldr	r0, [pc, #108]	; (17ec <wait_for_bootrom+0x104>)
    177e:	4c11      	ldr	r4, [pc, #68]	; (17c4 <wait_for_bootrom+0xdc>)
    1780:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, 0);
    1782:	2100      	movs	r1, #0
    1784:	480e      	ldr	r0, [pc, #56]	; (17c0 <wait_for_bootrom+0xd8>)
    1786:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
    1788:	2400      	movs	r4, #0
    178a:	e7d3      	b.n	1734 <wait_for_bootrom+0x4c>
		nm_write_reg(NMI_STATE_REG, u32DriverVerInfo);
    178c:	490b      	ldr	r1, [pc, #44]	; (17bc <wait_for_bootrom+0xd4>)
    178e:	480c      	ldr	r0, [pc, #48]	; (17c0 <wait_for_bootrom+0xd8>)
    1790:	4b0c      	ldr	r3, [pc, #48]	; (17c4 <wait_for_bootrom+0xdc>)
    1792:	4798      	blx	r3
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
    1794:	2480      	movs	r4, #128	; 0x80
    1796:	e7cd      	b.n	1734 <wait_for_bootrom+0x4c>
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
    1798:	2002      	movs	r0, #2
    179a:	4320      	orrs	r0, r4
    179c:	4b0c      	ldr	r3, [pc, #48]	; (17d0 <wait_for_bootrom+0xe8>)
    179e:	4798      	blx	r3
    17a0:	e7d2      	b.n	1748 <wait_for_bootrom+0x60>
    17a2:	46c0      	nop			; (mov r8, r8)
    17a4:	00001014 	.word	0x00001014
    17a8:	00001919 	.word	0x00001919
    17ac:	000001c1 	.word	0x000001c1
    17b0:	000207bc 	.word	0x000207bc
    17b4:	000c000c 	.word	0x000c000c
    17b8:	10add09e 	.word	0x10add09e
    17bc:	13301352 	.word	0x13301352
    17c0:	0000108c 	.word	0x0000108c
    17c4:	00001931 	.word	0x00001931
    17c8:	000014d5 	.word	0x000014d5
    17cc:	0000039f 	.word	0x0000039f
    17d0:	00001441 	.word	0x00001441
    17d4:	0000e0b8 	.word	0x0000e0b8
    17d8:	0000c825 	.word	0x0000c825
    17dc:	0000e250 	.word	0x0000e250
    17e0:	0000c859 	.word	0x0000c859
    17e4:	ef522f61 	.word	0xef522f61
    17e8:	3c1cd57d 	.word	0x3c1cd57d
    17ec:	000207ac 	.word	0x000207ac

000017f0 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
    17f0:	b570      	push	{r4, r5, r6, lr}
    17f2:	b082      	sub	sp, #8
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32Timeout = TIMEOUT;
	volatile uint32 regAddress = NMI_STATE_REG;
    17f4:	4b15      	ldr	r3, [pc, #84]	; (184c <wait_for_firmware_start+0x5c>)
    17f6:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
    17f8:	4b15      	ldr	r3, [pc, #84]	; (1850 <wait_for_firmware_start+0x60>)
    17fa:	9300      	str	r3, [sp, #0]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
    17fc:	3802      	subs	r0, #2
    17fe:	2801      	cmp	r0, #1
    1800:	d911      	bls.n	1826 <wait_for_firmware_start+0x36>
{
    1802:	2401      	movs	r4, #1
    1804:	4264      	negs	r4, r4
    1806:	2000      	movs	r0, #0
	}
	
	
	while (checkValue != reg)
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    1808:	4e12      	ldr	r6, [pc, #72]	; (1854 <wait_for_firmware_start+0x64>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    180a:	4d13      	ldr	r5, [pc, #76]	; (1858 <wait_for_firmware_start+0x68>)
	while (checkValue != reg)
    180c:	9b00      	ldr	r3, [sp, #0]
    180e:	4298      	cmp	r0, r3
    1810:	d00e      	beq.n	1830 <wait_for_firmware_start+0x40>
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    1812:	2002      	movs	r0, #2
    1814:	47b0      	blx	r6
		reg = nm_read_reg(regAddress);
    1816:	9801      	ldr	r0, [sp, #4]
    1818:	47a8      	blx	r5
    181a:	3c01      	subs	r4, #1
		if(++cnt >= u32Timeout)
    181c:	2c00      	cmp	r4, #0
    181e:	d1f5      	bne.n	180c <wait_for_firmware_start+0x1c>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
    1820:	2005      	movs	r0, #5
    1822:	4240      	negs	r0, r0
    1824:	e009      	b.n	183a <wait_for_firmware_start+0x4a>
		regAddress = NMI_REV_REG;
    1826:	4b0d      	ldr	r3, [pc, #52]	; (185c <wait_for_firmware_start+0x6c>)
    1828:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
    182a:	4b0d      	ldr	r3, [pc, #52]	; (1860 <wait_for_firmware_start+0x70>)
    182c:	9300      	str	r3, [sp, #0]
    182e:	e7e8      	b.n	1802 <wait_for_firmware_start+0x12>
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    1830:	9a00      	ldr	r2, [sp, #0]
    1832:	4b07      	ldr	r3, [pc, #28]	; (1850 <wait_for_firmware_start+0x60>)
	sint8 ret = M2M_SUCCESS;
    1834:	2000      	movs	r0, #0
	if(M2M_FINISH_INIT_STATE == checkValue)
    1836:	429a      	cmp	r2, r3
    1838:	d001      	beq.n	183e <wait_for_firmware_start+0x4e>
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
}
    183a:	b002      	add	sp, #8
    183c:	bd70      	pop	{r4, r5, r6, pc}
		nm_write_reg(NMI_STATE_REG, 0);
    183e:	2100      	movs	r1, #0
    1840:	4802      	ldr	r0, [pc, #8]	; (184c <wait_for_firmware_start+0x5c>)
    1842:	4b08      	ldr	r3, [pc, #32]	; (1864 <wait_for_firmware_start+0x74>)
    1844:	4798      	blx	r3
	sint8 ret = M2M_SUCCESS;
    1846:	2000      	movs	r0, #0
    1848:	e7f7      	b.n	183a <wait_for_firmware_start+0x4a>
    184a:	46c0      	nop			; (mov r8, r8)
    184c:	0000108c 	.word	0x0000108c
    1850:	02532636 	.word	0x02532636
    1854:	000001c1 	.word	0x000001c1
    1858:	00001919 	.word	0x00001919
    185c:	000207ac 	.word	0x000207ac
    1860:	d75dc1c3 	.word	0xd75dc1c3
    1864:	00001931 	.word	0x00001931

00001868 <chip_deinit>:

sint8 chip_deinit(void)
{
    1868:	b510      	push	{r4, lr}
    186a:	b082      	sub	sp, #8
	uint32 reg = 0;
    186c:	2300      	movs	r3, #0
    186e:	9301      	str	r3, [sp, #4]
	sint8 ret;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    1870:	a901      	add	r1, sp, #4
    1872:	20a0      	movs	r0, #160	; 0xa0
    1874:	0140      	lsls	r0, r0, #5
    1876:	4b14      	ldr	r3, [pc, #80]	; (18c8 <chip_deinit+0x60>)
    1878:	4798      	blx	r3
    187a:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    187c:	d115      	bne.n	18aa <chip_deinit+0x42>
		M2M_ERR("failed to de-initialize\n");
		goto ERR1;
	}
	reg &= ~(1 << 10);
    187e:	4913      	ldr	r1, [pc, #76]	; (18cc <chip_deinit+0x64>)
    1880:	9b01      	ldr	r3, [sp, #4]
    1882:	4019      	ands	r1, r3
    1884:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    1886:	20a0      	movs	r0, #160	; 0xa0
    1888:	0140      	lsls	r0, r0, #5
    188a:	4b11      	ldr	r3, [pc, #68]	; (18d0 <chip_deinit+0x68>)
    188c:	4798      	blx	r3
    188e:	1e04      	subs	r4, r0, #0
	if (ret != M2M_SUCCESS) {
    1890:	d016      	beq.n	18c0 <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    1892:	4a10      	ldr	r2, [pc, #64]	; (18d4 <chip_deinit+0x6c>)
    1894:	4910      	ldr	r1, [pc, #64]	; (18d8 <chip_deinit+0x70>)
    1896:	4811      	ldr	r0, [pc, #68]	; (18dc <chip_deinit+0x74>)
    1898:	4b11      	ldr	r3, [pc, #68]	; (18e0 <chip_deinit+0x78>)
    189a:	4798      	blx	r3
    189c:	4811      	ldr	r0, [pc, #68]	; (18e4 <chip_deinit+0x7c>)
    189e:	4b12      	ldr	r3, [pc, #72]	; (18e8 <chip_deinit+0x80>)
    18a0:	4798      	blx	r3
    18a2:	200d      	movs	r0, #13
    18a4:	4b11      	ldr	r3, [pc, #68]	; (18ec <chip_deinit+0x84>)
    18a6:	4798      	blx	r3
		goto ERR1;
    18a8:	e00a      	b.n	18c0 <chip_deinit+0x58>
		M2M_ERR("failed to de-initialize\n");
    18aa:	4a11      	ldr	r2, [pc, #68]	; (18f0 <chip_deinit+0x88>)
    18ac:	490a      	ldr	r1, [pc, #40]	; (18d8 <chip_deinit+0x70>)
    18ae:	480b      	ldr	r0, [pc, #44]	; (18dc <chip_deinit+0x74>)
    18b0:	4b0b      	ldr	r3, [pc, #44]	; (18e0 <chip_deinit+0x78>)
    18b2:	4798      	blx	r3
    18b4:	480b      	ldr	r0, [pc, #44]	; (18e4 <chip_deinit+0x7c>)
    18b6:	4b0c      	ldr	r3, [pc, #48]	; (18e8 <chip_deinit+0x80>)
    18b8:	4798      	blx	r3
    18ba:	200d      	movs	r0, #13
    18bc:	4b0b      	ldr	r3, [pc, #44]	; (18ec <chip_deinit+0x84>)
    18be:	4798      	blx	r3
	}

ERR1:
	return ret;
}
    18c0:	0020      	movs	r0, r4
    18c2:	b002      	add	sp, #8
    18c4:	bd10      	pop	{r4, pc}
    18c6:	46c0      	nop			; (mov r8, r8)
    18c8:	00001925 	.word	0x00001925
    18cc:	fffffbff 	.word	0xfffffbff
    18d0:	00001931 	.word	0x00001931
    18d4:	00000207 	.word	0x00000207
    18d8:	0000e1f8 	.word	0x0000e1f8
    18dc:	0000dd88 	.word	0x0000dd88
    18e0:	0000c825 	.word	0x0000c825
    18e4:	0000e204 	.word	0x0000e204
    18e8:	0000c941 	.word	0x0000c941
    18ec:	0000c859 	.word	0x0000c859
    18f0:	00000201 	.word	0x00000201

000018f4 <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
    18f4:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
    18f6:	4b01      	ldr	r3, [pc, #4]	; (18fc <nm_bus_iface_init+0x8>)
    18f8:	4798      	blx	r3
	return ret;
}
    18fa:	bd10      	pop	{r4, pc}
    18fc:	000002f9 	.word	0x000002f9

00001900 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
    1900:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
    1902:	4b01      	ldr	r3, [pc, #4]	; (1908 <nm_bus_iface_deinit+0x8>)
    1904:	4798      	blx	r3

	return ret;
}
    1906:	bd10      	pop	{r4, pc}
    1908:	0000052d 	.word	0x0000052d

0000190c <nm_bus_reset>:
*	@brief	reset bus interface
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@version	1.0
*/
sint8 nm_bus_reset(void)
{
    190c:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
#ifdef CONF_WINC_USE_UART
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_reset();
    190e:	4b01      	ldr	r3, [pc, #4]	; (1914 <nm_bus_reset+0x8>)
    1910:	4798      	blx	r3
#else
#error "Plesae define bus usage"
#endif

	return ret;
}
    1912:	bd10      	pop	{r4, pc}
    1914:	00002279 	.word	0x00002279

00001918 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
    1918:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
    191a:	4b01      	ldr	r3, [pc, #4]	; (1920 <nm_read_reg+0x8>)
    191c:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
    191e:	bd10      	pop	{r4, pc}
    1920:	000022b1 	.word	0x000022b1

00001924 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    1924:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
    1926:	4b01      	ldr	r3, [pc, #4]	; (192c <nm_read_reg_with_ret+0x8>)
    1928:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
    192a:	bd10      	pop	{r4, pc}
    192c:	000022c5 	.word	0x000022c5

00001930 <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
    1930:	b510      	push	{r4, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
    1932:	4b01      	ldr	r3, [pc, #4]	; (1938 <nm_write_reg+0x8>)
    1934:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
    1936:	bd10      	pop	{r4, pc}
    1938:	000022dd 	.word	0x000022dd

0000193c <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    193c:	b5f0      	push	{r4, r5, r6, r7, lr}
    193e:	46d6      	mov	lr, sl
    1940:	464f      	mov	r7, r9
    1942:	4646      	mov	r6, r8
    1944:	b5c0      	push	{r6, r7, lr}
    1946:	b082      	sub	sp, #8
    1948:	4680      	mov	r8, r0
    194a:	4689      	mov	r9, r1
    194c:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    194e:	4b13      	ldr	r3, [pc, #76]	; (199c <nm_read_block+0x60>)
    1950:	881f      	ldrh	r7, [r3, #0]
    1952:	3f08      	subs	r7, #8
    1954:	b2bb      	uxth	r3, r7
    1956:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    1958:	001e      	movs	r6, r3
    195a:	0004      	movs	r4, r0
    195c:	429a      	cmp	r2, r3
    195e:	d91a      	bls.n	1996 <nm_read_block+0x5a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1960:	4b0f      	ldr	r3, [pc, #60]	; (19a0 <nm_read_block+0x64>)
    1962:	469a      	mov	sl, r3
    1964:	1a37      	subs	r7, r6, r0
    1966:	4643      	mov	r3, r8
    1968:	1ae1      	subs	r1, r4, r3
    196a:	4449      	add	r1, r9
    196c:	9a01      	ldr	r2, [sp, #4]
    196e:	0020      	movs	r0, r4
    1970:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    1972:	2800      	cmp	r0, #0
    1974:	d109      	bne.n	198a <nm_read_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    1976:	1bad      	subs	r5, r5, r6
    1978:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    197a:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    197c:	42b5      	cmp	r5, r6
    197e:	d8f2      	bhi.n	1966 <nm_read_block+0x2a>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1980:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    1982:	4449      	add	r1, r9
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    1984:	0020      	movs	r0, r4
    1986:	4b06      	ldr	r3, [pc, #24]	; (19a0 <nm_read_block+0x64>)
    1988:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    198a:	b002      	add	sp, #8
    198c:	bc1c      	pop	{r2, r3, r4}
    198e:	4690      	mov	r8, r2
    1990:	4699      	mov	r9, r3
    1992:	46a2      	mov	sl, r4
    1994:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    1996:	2100      	movs	r1, #0
    1998:	e7f2      	b.n	1980 <nm_read_block+0x44>
    199a:	46c0      	nop			; (mov r8, r8)
    199c:	20000008 	.word	0x20000008
    19a0:	0000241d 	.word	0x0000241d

000019a4 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/ 
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    19a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    19a6:	46d6      	mov	lr, sl
    19a8:	464f      	mov	r7, r9
    19aa:	4646      	mov	r6, r8
    19ac:	b5c0      	push	{r6, r7, lr}
    19ae:	b082      	sub	sp, #8
    19b0:	4680      	mov	r8, r0
    19b2:	4689      	mov	r9, r1
    19b4:	0015      	movs	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    19b6:	4b13      	ldr	r3, [pc, #76]	; (1a04 <nm_write_block+0x60>)
    19b8:	881f      	ldrh	r7, [r3, #0]
    19ba:	3f08      	subs	r7, #8
    19bc:	b2bb      	uxth	r3, r7
    19be:	9301      	str	r3, [sp, #4]
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    19c0:	001e      	movs	r6, r3
    19c2:	0004      	movs	r4, r0
    19c4:	429a      	cmp	r2, r3
    19c6:	d91a      	bls.n	19fe <nm_write_block+0x5a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    19c8:	4b0f      	ldr	r3, [pc, #60]	; (1a08 <nm_write_block+0x64>)
    19ca:	469a      	mov	sl, r3
    19cc:	1a37      	subs	r7, r6, r0
    19ce:	4643      	mov	r3, r8
    19d0:	1ae1      	subs	r1, r4, r3
    19d2:	4449      	add	r1, r9
    19d4:	9a01      	ldr	r2, [sp, #4]
    19d6:	0020      	movs	r0, r4
    19d8:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    19da:	2800      	cmp	r0, #0
    19dc:	d109      	bne.n	19f2 <nm_write_block+0x4e>
			u32Sz -= u16MaxTrxSz;
    19de:	1bad      	subs	r5, r5, r6
    19e0:	1939      	adds	r1, r7, r4
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
    19e2:	19a4      	adds	r4, r4, r6
		if(u32Sz <= u16MaxTrxSz)
    19e4:	42b5      	cmp	r5, r6
    19e6:	d8f2      	bhi.n	19ce <nm_write_block+0x2a>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    19e8:	b2aa      	uxth	r2, r5
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);	
    19ea:	4449      	add	r1, r9
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    19ec:	0020      	movs	r0, r4
    19ee:	4b06      	ldr	r3, [pc, #24]	; (1a08 <nm_write_block+0x64>)
    19f0:	4798      	blx	r3
		}
	}

	return s8Ret;
}
    19f2:	b002      	add	sp, #8
    19f4:	bc1c      	pop	{r2, r3, r4}
    19f6:	4690      	mov	r8, r2
    19f8:	4699      	mov	r9, r3
    19fa:	46a2      	mov	sl, r4
    19fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32 off = 0;
    19fe:	2100      	movs	r1, #0
    1a00:	e7f2      	b.n	19e8 <nm_write_block+0x44>
    1a02:	46c0      	nop			; (mov r8, r8)
    1a04:	20000008 	.word	0x20000008
    1a08:	00002579 	.word	0x00002579

00001a0c <nm_get_firmware_full_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_full_info(tstrM2mRev* pstrRev)
{
    1a0c:	b570      	push	{r4, r5, r6, lr}
    1a0e:	b084      	sub	sp, #16
    1a10:	0004      	movs	r4, r0
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
    1a12:	2300      	movs	r3, #0
    1a14:	9303      	str	r3, [sp, #12]
	sint8	ret = M2M_SUCCESS;
	tstrGpRegs strgp = {0};
    1a16:	2208      	movs	r2, #8
    1a18:	2100      	movs	r1, #0
    1a1a:	a801      	add	r0, sp, #4
    1a1c:	4b2d      	ldr	r3, [pc, #180]	; (1ad4 <nm_get_firmware_full_info+0xc8>)
    1a1e:	4798      	blx	r3
	if (pstrRev != NULL)
    1a20:	2c00      	cmp	r4, #0
    1a22:	d044      	beq.n	1aae <nm_get_firmware_full_info+0xa2>
	{
		m2m_memset((uint8*)pstrRev,0,sizeof(tstrM2mRev));
    1a24:	2228      	movs	r2, #40	; 0x28
    1a26:	2100      	movs	r1, #0
    1a28:	0020      	movs	r0, r4
    1a2a:	4b2b      	ldr	r3, [pc, #172]	; (1ad8 <nm_get_firmware_full_info+0xcc>)
    1a2c:	4798      	blx	r3
		ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &reg);
    1a2e:	a903      	add	r1, sp, #12
    1a30:	482a      	ldr	r0, [pc, #168]	; (1adc <nm_get_firmware_full_info+0xd0>)
    1a32:	4b2b      	ldr	r3, [pc, #172]	; (1ae0 <nm_get_firmware_full_info+0xd4>)
    1a34:	4798      	blx	r3
		if(ret == M2M_SUCCESS)
    1a36:	2800      	cmp	r0, #0
    1a38:	d13a      	bne.n	1ab0 <nm_get_firmware_full_info+0xa4>
		{
			if(reg != 0)
    1a3a:	9b03      	ldr	r3, [sp, #12]
    1a3c:	2b00      	cmp	r3, #0
    1a3e:	d039      	beq.n	1ab4 <nm_get_firmware_full_info+0xa8>
			{
				ret = nm_read_block(reg|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
    1a40:	20c0      	movs	r0, #192	; 0xc0
    1a42:	0280      	lsls	r0, r0, #10
    1a44:	4318      	orrs	r0, r3
    1a46:	2208      	movs	r2, #8
    1a48:	a901      	add	r1, sp, #4
    1a4a:	4b26      	ldr	r3, [pc, #152]	; (1ae4 <nm_get_firmware_full_info+0xd8>)
    1a4c:	4798      	blx	r3
				if(ret == M2M_SUCCESS)
    1a4e:	2800      	cmp	r0, #0
    1a50:	d12e      	bne.n	1ab0 <nm_get_firmware_full_info+0xa4>
				{
					reg = strgp.u32Firmware_Ota_rev;
					reg &= 0x0000ffff;
    1a52:	9b02      	ldr	r3, [sp, #8]
    1a54:	0418      	lsls	r0, r3, #16
    1a56:	0c00      	lsrs	r0, r0, #16
    1a58:	9003      	str	r0, [sp, #12]
					if(reg != 0)
    1a5a:	d02e      	beq.n	1aba <nm_get_firmware_full_info+0xae>
					{
						ret = nm_read_block(reg|0x30000,(uint8*)pstrRev,sizeof(tstrM2mRev));
    1a5c:	23c0      	movs	r3, #192	; 0xc0
    1a5e:	029b      	lsls	r3, r3, #10
    1a60:	4318      	orrs	r0, r3
    1a62:	2228      	movs	r2, #40	; 0x28
    1a64:	0021      	movs	r1, r4
    1a66:	4b1f      	ldr	r3, [pc, #124]	; (1ae4 <nm_get_firmware_full_info+0xd8>)
    1a68:	4798      	blx	r3
						if(ret == M2M_SUCCESS)
    1a6a:	2800      	cmp	r0, #0
    1a6c:	d120      	bne.n	1ab0 <nm_get_firmware_full_info+0xa4>
						{
							curr_firm_ver   = M2M_MAKE_VERSION(pstrRev->u8FirmwareMajor, pstrRev->u8FirmwareMinor,pstrRev->u8FirmwarePatch);
    1a6e:	7921      	ldrb	r1, [r4, #4]
    1a70:	0209      	lsls	r1, r1, #8
    1a72:	79a2      	ldrb	r2, [r4, #6]
    1a74:	230f      	movs	r3, #15
    1a76:	401a      	ands	r2, r3
    1a78:	430a      	orrs	r2, r1
    1a7a:	7961      	ldrb	r1, [r4, #5]
    1a7c:	0109      	lsls	r1, r1, #4
    1a7e:	25ff      	movs	r5, #255	; 0xff
    1a80:	4029      	ands	r1, r5
    1a82:	430a      	orrs	r2, r1
							curr_drv_ver    = M2M_MAKE_VERSION(M2M_RELEASE_VERSION_MAJOR_NO, M2M_RELEASE_VERSION_MINOR_NO, M2M_RELEASE_VERSION_PATCH_NO);
							min_req_drv_ver = M2M_MAKE_VERSION(pstrRev->u8DriverMajor, pstrRev->u8DriverMinor,pstrRev->u8DriverPatch);
    1a84:	79e1      	ldrb	r1, [r4, #7]
    1a86:	0209      	lsls	r1, r1, #8
    1a88:	7a66      	ldrb	r6, [r4, #9]
    1a8a:	4033      	ands	r3, r6
    1a8c:	430b      	orrs	r3, r1
    1a8e:	7a21      	ldrb	r1, [r4, #8]
    1a90:	0109      	lsls	r1, r1, #4
    1a92:	400d      	ands	r5, r1
    1a94:	432b      	orrs	r3, r5
							if((curr_firm_ver == 0)||(min_req_drv_ver == 0)||(min_req_drv_ver == 0)){
    1a96:	2a00      	cmp	r2, #0
    1a98:	d012      	beq.n	1ac0 <nm_get_firmware_full_info+0xb4>
    1a9a:	2b00      	cmp	r3, #0
    1a9c:	d013      	beq.n	1ac6 <nm_get_firmware_full_info+0xba>
								ret = M2M_ERR_FAIL;
								goto EXIT;
							}
							if(curr_drv_ver <  min_req_drv_ver) {
    1a9e:	4912      	ldr	r1, [pc, #72]	; (1ae8 <nm_get_firmware_full_info+0xdc>)
    1aa0:	428b      	cmp	r3, r1
    1aa2:	d813      	bhi.n	1acc <nm_get_firmware_full_info+0xc0>
								/*The current driver version should be larger or equal 
								than the min driver that the current firmware support  */
								ret = M2M_ERR_FW_VER_MISMATCH;
								goto EXIT;
							}
							if(curr_drv_ver >  curr_firm_ver) {
    1aa4:	4b11      	ldr	r3, [pc, #68]	; (1aec <nm_get_firmware_full_info+0xe0>)
    1aa6:	429a      	cmp	r2, r3
    1aa8:	d802      	bhi.n	1ab0 <nm_get_firmware_full_info+0xa4>
								/*The current driver should be equal or less than the firmware version*/
								ret = M2M_ERR_FW_VER_MISMATCH;
    1aaa:	380d      	subs	r0, #13
    1aac:	e000      	b.n	1ab0 <nm_get_firmware_full_info+0xa4>
	sint8	ret = M2M_SUCCESS;
    1aae:	2000      	movs	r0, #0
			}
		}
	}
EXIT:
	return ret;
}
    1ab0:	b004      	add	sp, #16
    1ab2:	bd70      	pop	{r4, r5, r6, pc}
				ret = M2M_ERR_FAIL;
    1ab4:	200c      	movs	r0, #12
    1ab6:	4240      	negs	r0, r0
    1ab8:	e7fa      	b.n	1ab0 <nm_get_firmware_full_info+0xa4>
						ret = M2M_ERR_FAIL;
    1aba:	200c      	movs	r0, #12
    1abc:	4240      	negs	r0, r0
    1abe:	e7f7      	b.n	1ab0 <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FAIL;
    1ac0:	200c      	movs	r0, #12
    1ac2:	4240      	negs	r0, r0
    1ac4:	e7f4      	b.n	1ab0 <nm_get_firmware_full_info+0xa4>
    1ac6:	200c      	movs	r0, #12
    1ac8:	4240      	negs	r0, r0
    1aca:	e7f1      	b.n	1ab0 <nm_get_firmware_full_info+0xa4>
								ret = M2M_ERR_FW_VER_MISMATCH;
    1acc:	200d      	movs	r0, #13
    1ace:	4240      	negs	r0, r0
    1ad0:	e7ee      	b.n	1ab0 <nm_get_firmware_full_info+0xa4>
    1ad2:	46c0      	nop			; (mov r8, r8)
    1ad4:	0000c815 	.word	0x0000c815
    1ad8:	00000591 	.word	0x00000591
    1adc:	000c0008 	.word	0x000c0008
    1ae0:	00001925 	.word	0x00001925
    1ae4:	0000193d 	.word	0x0000193d
    1ae8:	00001352 	.word	0x00001352
    1aec:	00001351 	.word	0x00001351

00001af0 <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
    1af0:	b570      	push	{r4, r5, r6, lr}
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode;
	
	if(NULL != arg) {
    1af2:	2800      	cmp	r0, #0
    1af4:	d00b      	beq.n	1b0e <nm_drv_init+0x1e>
		u8Mode = *((uint8 *)arg);
    1af6:	7805      	ldrb	r5, [r0, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
    1af8:	1e6b      	subs	r3, r5, #1
    1afa:	2b03      	cmp	r3, #3
    1afc:	d900      	bls.n	1b00 <nm_drv_init+0x10>
			u8Mode = M2M_WIFI_MODE_NORMAL;
    1afe:	2501      	movs	r5, #1
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
	}
	
	ret = nm_bus_iface_init(NULL);
    1b00:	2000      	movs	r0, #0
    1b02:	4b15      	ldr	r3, [pc, #84]	; (1b58 <nm_drv_init+0x68>)
    1b04:	4798      	blx	r3
    1b06:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1b08:	d003      	beq.n	1b12 <nm_drv_init+0x22>
	return ret;
ERR2:
	nm_bus_iface_deinit();
ERR1:
	return ret;
}
    1b0a:	0020      	movs	r0, r4
    1b0c:	bd70      	pop	{r4, r5, r6, pc}
		u8Mode = M2M_WIFI_MODE_NORMAL;
    1b0e:	2501      	movs	r5, #1
    1b10:	e7f6      	b.n	1b00 <nm_drv_init+0x10>
	nm_spi_init();
    1b12:	4b12      	ldr	r3, [pc, #72]	; (1b5c <nm_drv_init+0x6c>)
    1b14:	4798      	blx	r3
	ret = wait_for_bootrom(u8Mode);
    1b16:	0028      	movs	r0, r5
    1b18:	4b11      	ldr	r3, [pc, #68]	; (1b60 <nm_drv_init+0x70>)
    1b1a:	4798      	blx	r3
    1b1c:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1b1e:	d117      	bne.n	1b50 <nm_drv_init+0x60>
	ret = wait_for_firmware_start(u8Mode);
    1b20:	0028      	movs	r0, r5
    1b22:	4b10      	ldr	r3, [pc, #64]	; (1b64 <nm_drv_init+0x74>)
    1b24:	4798      	blx	r3
    1b26:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1b28:	d112      	bne.n	1b50 <nm_drv_init+0x60>
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
    1b2a:	3d02      	subs	r5, #2
    1b2c:	2d01      	cmp	r5, #1
    1b2e:	d9ec      	bls.n	1b0a <nm_drv_init+0x1a>
	ret = enable_interrupts();
    1b30:	4b0d      	ldr	r3, [pc, #52]	; (1b68 <nm_drv_init+0x78>)
    1b32:	4798      	blx	r3
    1b34:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1b36:	d0e8      	beq.n	1b0a <nm_drv_init+0x1a>
		M2M_ERR("failed to enable interrupts..\n");
    1b38:	22a7      	movs	r2, #167	; 0xa7
    1b3a:	0052      	lsls	r2, r2, #1
    1b3c:	490b      	ldr	r1, [pc, #44]	; (1b6c <nm_drv_init+0x7c>)
    1b3e:	480c      	ldr	r0, [pc, #48]	; (1b70 <nm_drv_init+0x80>)
    1b40:	4b0c      	ldr	r3, [pc, #48]	; (1b74 <nm_drv_init+0x84>)
    1b42:	4798      	blx	r3
    1b44:	480c      	ldr	r0, [pc, #48]	; (1b78 <nm_drv_init+0x88>)
    1b46:	4b0d      	ldr	r3, [pc, #52]	; (1b7c <nm_drv_init+0x8c>)
    1b48:	4798      	blx	r3
    1b4a:	200d      	movs	r0, #13
    1b4c:	4b0c      	ldr	r3, [pc, #48]	; (1b80 <nm_drv_init+0x90>)
    1b4e:	4798      	blx	r3
	nm_bus_iface_deinit();
    1b50:	4b0c      	ldr	r3, [pc, #48]	; (1b84 <nm_drv_init+0x94>)
    1b52:	4798      	blx	r3
    1b54:	e7d9      	b.n	1b0a <nm_drv_init+0x1a>
    1b56:	46c0      	nop			; (mov r8, r8)
    1b58:	000018f5 	.word	0x000018f5
    1b5c:	000022f5 	.word	0x000022f5
    1b60:	000016e9 	.word	0x000016e9
    1b64:	000017f1 	.word	0x000017f1
    1b68:	00001479 	.word	0x00001479
    1b6c:	0000e268 	.word	0x0000e268
    1b70:	0000dd88 	.word	0x0000dd88
    1b74:	0000c825 	.word	0x0000c825
    1b78:	0000e2e4 	.word	0x0000e2e4
    1b7c:	0000c941 	.word	0x0000c941
    1b80:	0000c859 	.word	0x0000c859
    1b84:	00001901 	.word	0x00001901

00001b88 <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
    1b88:	b510      	push	{r4, lr}
	sint8 ret;

	ret = chip_deinit();
    1b8a:	4b1c      	ldr	r3, [pc, #112]	; (1bfc <nm_drv_deinit+0x74>)
    1b8c:	4798      	blx	r3
    1b8e:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1b90:	d10b      	bne.n	1baa <nm_drv_deinit+0x22>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
		goto ERR1;
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
    1b92:	2000      	movs	r0, #0
    1b94:	4b1a      	ldr	r3, [pc, #104]	; (1c00 <nm_drv_deinit+0x78>)
    1b96:	4798      	blx	r3
    1b98:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1b9a:	d114      	bne.n	1bc6 <nm_drv_deinit+0x3e>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
		goto ERR1;
	}

	ret = nm_bus_iface_deinit();
    1b9c:	4b19      	ldr	r3, [pc, #100]	; (1c04 <nm_drv_deinit+0x7c>)
    1b9e:	4798      	blx	r3
    1ba0:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1ba2:	d11d      	bne.n	1be0 <nm_drv_deinit+0x58>
		M2M_ERR("[nmi stop]: fail init bus\n");
		goto ERR1;
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
    1ba4:	4b18      	ldr	r3, [pc, #96]	; (1c08 <nm_drv_deinit+0x80>)
    1ba6:	4798      	blx	r3
    1ba8:	e00b      	b.n	1bc2 <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
    1baa:	2266      	movs	r2, #102	; 0x66
    1bac:	32ff      	adds	r2, #255	; 0xff
    1bae:	4917      	ldr	r1, [pc, #92]	; (1c0c <nm_drv_deinit+0x84>)
    1bb0:	4817      	ldr	r0, [pc, #92]	; (1c10 <nm_drv_deinit+0x88>)
    1bb2:	4b18      	ldr	r3, [pc, #96]	; (1c14 <nm_drv_deinit+0x8c>)
    1bb4:	4798      	blx	r3
    1bb6:	4818      	ldr	r0, [pc, #96]	; (1c18 <nm_drv_deinit+0x90>)
    1bb8:	4b18      	ldr	r3, [pc, #96]	; (1c1c <nm_drv_deinit+0x94>)
    1bba:	4798      	blx	r3
    1bbc:	200d      	movs	r0, #13
    1bbe:	4b18      	ldr	r3, [pc, #96]	; (1c20 <nm_drv_deinit+0x98>)
    1bc0:	4798      	blx	r3
#endif

ERR1:
	return ret;
}
    1bc2:	0020      	movs	r0, r4
    1bc4:	bd10      	pop	{r4, pc}
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
    1bc6:	22b6      	movs	r2, #182	; 0xb6
    1bc8:	0052      	lsls	r2, r2, #1
    1bca:	4910      	ldr	r1, [pc, #64]	; (1c0c <nm_drv_deinit+0x84>)
    1bcc:	4810      	ldr	r0, [pc, #64]	; (1c10 <nm_drv_deinit+0x88>)
    1bce:	4b11      	ldr	r3, [pc, #68]	; (1c14 <nm_drv_deinit+0x8c>)
    1bd0:	4798      	blx	r3
    1bd2:	4814      	ldr	r0, [pc, #80]	; (1c24 <nm_drv_deinit+0x9c>)
    1bd4:	4b11      	ldr	r3, [pc, #68]	; (1c1c <nm_drv_deinit+0x94>)
    1bd6:	4798      	blx	r3
    1bd8:	200d      	movs	r0, #13
    1bda:	4b11      	ldr	r3, [pc, #68]	; (1c20 <nm_drv_deinit+0x98>)
    1bdc:	4798      	blx	r3
		goto ERR1;
    1bde:	e7f0      	b.n	1bc2 <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: fail init bus\n");
    1be0:	22b9      	movs	r2, #185	; 0xb9
    1be2:	0052      	lsls	r2, r2, #1
    1be4:	4909      	ldr	r1, [pc, #36]	; (1c0c <nm_drv_deinit+0x84>)
    1be6:	480a      	ldr	r0, [pc, #40]	; (1c10 <nm_drv_deinit+0x88>)
    1be8:	4b0a      	ldr	r3, [pc, #40]	; (1c14 <nm_drv_deinit+0x8c>)
    1bea:	4798      	blx	r3
    1bec:	480e      	ldr	r0, [pc, #56]	; (1c28 <nm_drv_deinit+0xa0>)
    1bee:	4b0b      	ldr	r3, [pc, #44]	; (1c1c <nm_drv_deinit+0x94>)
    1bf0:	4798      	blx	r3
    1bf2:	200d      	movs	r0, #13
    1bf4:	4b0a      	ldr	r3, [pc, #40]	; (1c20 <nm_drv_deinit+0x98>)
    1bf6:	4798      	blx	r3
		goto ERR1;
    1bf8:	e7e3      	b.n	1bc2 <nm_drv_deinit+0x3a>
    1bfa:	46c0      	nop			; (mov r8, r8)
    1bfc:	00001869 	.word	0x00001869
    1c00:	00003175 	.word	0x00003175
    1c04:	00001901 	.word	0x00001901
    1c08:	000022a1 	.word	0x000022a1
    1c0c:	0000e274 	.word	0x0000e274
    1c10:	0000dd88 	.word	0x0000dd88
    1c14:	0000c825 	.word	0x0000c825
    1c18:	0000e284 	.word	0x0000e284
    1c1c:	0000c941 	.word	0x0000c941
    1c20:	0000c859 	.word	0x0000c859
    1c24:	0000e2a4 	.word	0x0000e2a4
    1c28:	0000e2c8 	.word	0x0000e2c8

00001c2c <nmi_spi_write>:
	spi.u16Sz = sz;
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
}

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
    1c2c:	b500      	push	{lr}
    1c2e:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
    1c30:	ab01      	add	r3, sp, #4
    1c32:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
    1c34:	2200      	movs	r2, #0
    1c36:	9202      	str	r2, [sp, #8]
	spi.u16Sz = sz;
    1c38:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    1c3a:	0019      	movs	r1, r3
    1c3c:	2003      	movs	r0, #3
    1c3e:	4b02      	ldr	r3, [pc, #8]	; (1c48 <nmi_spi_write+0x1c>)
    1c40:	4798      	blx	r3
}
    1c42:	b005      	add	sp, #20
    1c44:	bd00      	pop	{pc}
    1c46:	46c0      	nop			; (mov r8, r8)
    1c48:	000003e1 	.word	0x000003e1

00001c4c <spi_cmd>:
#define DATA_PKT_SZ_4K			(4 * 1024)
#define DATA_PKT_SZ_8K			(8 * 1024)
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
    1c4c:	b570      	push	{r4, r5, r6, lr}
    1c4e:	b084      	sub	sp, #16
    1c50:	ac08      	add	r4, sp, #32
    1c52:	7825      	ldrb	r5, [r4, #0]
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
    1c54:	ac01      	add	r4, sp, #4
    1c56:	7020      	strb	r0, [r4, #0]
	switch (cmd) {
    1c58:	303f      	adds	r0, #63	; 0x3f
    1c5a:	b2c4      	uxtb	r4, r0
    1c5c:	2c0e      	cmp	r4, #14
    1c5e:	d900      	bls.n	1c62 <spi_cmd+0x16>
    1c60:	e084      	b.n	1d6c <spi_cmd+0x120>
    1c62:	00a0      	lsls	r0, r4, #2
    1c64:	4c4f      	ldr	r4, [pc, #316]	; (1da4 <spi_cmd+0x158>)
    1c66:	5820      	ldr	r0, [r4, r0]
    1c68:	4687      	mov	pc, r0
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
    1c6a:	ab01      	add	r3, sp, #4
    1c6c:	0c0a      	lsrs	r2, r1, #16
    1c6e:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    1c70:	0a0a      	lsrs	r2, r1, #8
    1c72:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    1c74:	70d9      	strb	r1, [r3, #3]
		len = 5;
    1c76:	2105      	movs	r1, #5
		result = N_FAIL;
		break;
	}

	if (result) {
		if (!gu8Crc_off)
    1c78:	4b4b      	ldr	r3, [pc, #300]	; (1da8 <spi_cmd+0x15c>)
    1c7a:	781b      	ldrb	r3, [r3, #0]
    1c7c:	2b00      	cmp	r3, #0
    1c7e:	d077      	beq.n	1d70 <spi_cmd+0x124>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
		else
			len-=1;
    1c80:	3901      	subs	r1, #1
    1c82:	b2c9      	uxtb	r1, r1
    1c84:	e083      	b.n	1d8e <spi_cmd+0x142>
		bc[1] = (uint8)(adr >> 8);
    1c86:	0a0b      	lsrs	r3, r1, #8
    1c88:	b2db      	uxtb	r3, r3
		if(clockless)  bc[1] |= (1 << 7);
    1c8a:	2d00      	cmp	r5, #0
    1c8c:	d107      	bne.n	1c9e <spi_cmd+0x52>
		bc[1] = (uint8)(adr >> 8);
    1c8e:	aa01      	add	r2, sp, #4
    1c90:	7053      	strb	r3, [r2, #1]
		bc[2] = (uint8)adr;
    1c92:	ab01      	add	r3, sp, #4
    1c94:	7099      	strb	r1, [r3, #2]
		bc[3] = 0x00;
    1c96:	2200      	movs	r2, #0
    1c98:	70da      	strb	r2, [r3, #3]
		len = 5;
    1c9a:	2105      	movs	r1, #5
		break;
    1c9c:	e7ec      	b.n	1c78 <spi_cmd+0x2c>
		if(clockless)  bc[1] |= (1 << 7);
    1c9e:	2280      	movs	r2, #128	; 0x80
    1ca0:	4252      	negs	r2, r2
    1ca2:	4313      	orrs	r3, r2
    1ca4:	aa01      	add	r2, sp, #4
    1ca6:	7053      	strb	r3, [r2, #1]
    1ca8:	e7f3      	b.n	1c92 <spi_cmd+0x46>
		bc[1] = 0x00;
    1caa:	ab01      	add	r3, sp, #4
    1cac:	2200      	movs	r2, #0
    1cae:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    1cb0:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    1cb2:	70da      	strb	r2, [r3, #3]
		len = 5;
    1cb4:	2105      	movs	r1, #5
		break;
    1cb6:	e7df      	b.n	1c78 <spi_cmd+0x2c>
		bc[1] = 0x00;
    1cb8:	ab01      	add	r3, sp, #4
    1cba:	2200      	movs	r2, #0
    1cbc:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    1cbe:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    1cc0:	70da      	strb	r2, [r3, #3]
		len = 5;
    1cc2:	2105      	movs	r1, #5
		break;
    1cc4:	e7d8      	b.n	1c78 <spi_cmd+0x2c>
		bc[1] = 0xff;
    1cc6:	ab01      	add	r3, sp, #4
    1cc8:	22ff      	movs	r2, #255	; 0xff
    1cca:	705a      	strb	r2, [r3, #1]
		bc[2] = 0xff;
    1ccc:	709a      	strb	r2, [r3, #2]
		bc[3] = 0xff;
    1cce:	70da      	strb	r2, [r3, #3]
		len = 5;
    1cd0:	2105      	movs	r1, #5
		break;
    1cd2:	e7d1      	b.n	1c78 <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 16);
    1cd4:	aa01      	add	r2, sp, #4
    1cd6:	0c08      	lsrs	r0, r1, #16
    1cd8:	7050      	strb	r0, [r2, #1]
		bc[2] = (uint8)(adr >> 8);
    1cda:	0a08      	lsrs	r0, r1, #8
    1cdc:	7090      	strb	r0, [r2, #2]
		bc[3] = (uint8)adr;
    1cde:	70d1      	strb	r1, [r2, #3]
		bc[4] = (uint8)(sz >> 8);
    1ce0:	0a19      	lsrs	r1, r3, #8
    1ce2:	7111      	strb	r1, [r2, #4]
		bc[5] = (uint8)(sz);
    1ce4:	7153      	strb	r3, [r2, #5]
		len = 7;
    1ce6:	2107      	movs	r1, #7
		break;
    1ce8:	e7c6      	b.n	1c78 <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 16);
    1cea:	aa01      	add	r2, sp, #4
    1cec:	0c08      	lsrs	r0, r1, #16
    1cee:	7050      	strb	r0, [r2, #1]
		bc[2] = (uint8)(adr >> 8);
    1cf0:	0a08      	lsrs	r0, r1, #8
    1cf2:	7090      	strb	r0, [r2, #2]
		bc[3] = (uint8)adr;
    1cf4:	70d1      	strb	r1, [r2, #3]
		bc[4] = (uint8)(sz >> 16);
    1cf6:	0c19      	lsrs	r1, r3, #16
    1cf8:	7111      	strb	r1, [r2, #4]
		bc[5] = (uint8)(sz >> 8);
    1cfa:	0a19      	lsrs	r1, r3, #8
    1cfc:	7151      	strb	r1, [r2, #5]
		bc[6] = (uint8)(sz);
    1cfe:	7193      	strb	r3, [r2, #6]
		len = 8;
    1d00:	2108      	movs	r1, #8
		break;
    1d02:	e7b9      	b.n	1c78 <spi_cmd+0x2c>
		bc[1] = (uint8)(adr >> 8);
    1d04:	0a0b      	lsrs	r3, r1, #8
    1d06:	b2db      	uxtb	r3, r3
		if(clockless)  bc[1] |= (1 << 7);
    1d08:	2d00      	cmp	r5, #0
    1d0a:	d10c      	bne.n	1d26 <spi_cmd+0xda>
		bc[1] = (uint8)(adr >> 8);
    1d0c:	a801      	add	r0, sp, #4
    1d0e:	7043      	strb	r3, [r0, #1]
		bc[2] = (uint8)(adr);
    1d10:	ab01      	add	r3, sp, #4
    1d12:	7099      	strb	r1, [r3, #2]
		bc[3] = (uint8)(u32data >> 24);
    1d14:	0e11      	lsrs	r1, r2, #24
    1d16:	70d9      	strb	r1, [r3, #3]
		bc[4] = (uint8)(u32data >> 16);
    1d18:	0c11      	lsrs	r1, r2, #16
    1d1a:	7119      	strb	r1, [r3, #4]
		bc[5] = (uint8)(u32data >> 8);
    1d1c:	0a11      	lsrs	r1, r2, #8
    1d1e:	7159      	strb	r1, [r3, #5]
		bc[6] = (uint8)(u32data);
    1d20:	719a      	strb	r2, [r3, #6]
		len = 8;
    1d22:	2108      	movs	r1, #8
		break;
    1d24:	e7a8      	b.n	1c78 <spi_cmd+0x2c>
		if(clockless)  bc[1] |= (1 << 7);
    1d26:	2080      	movs	r0, #128	; 0x80
    1d28:	4240      	negs	r0, r0
    1d2a:	4303      	orrs	r3, r0
    1d2c:	a801      	add	r0, sp, #4
    1d2e:	7043      	strb	r3, [r0, #1]
    1d30:	e7ee      	b.n	1d10 <spi_cmd+0xc4>
		bc[1] = (uint8)(adr >> 16);
    1d32:	ab01      	add	r3, sp, #4
    1d34:	0c08      	lsrs	r0, r1, #16
    1d36:	7058      	strb	r0, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    1d38:	0a08      	lsrs	r0, r1, #8
    1d3a:	7098      	strb	r0, [r3, #2]
		bc[3] = (uint8)(adr);
    1d3c:	70d9      	strb	r1, [r3, #3]
		bc[4] = (uint8)(u32data >> 24);
    1d3e:	0e11      	lsrs	r1, r2, #24
    1d40:	7119      	strb	r1, [r3, #4]
		bc[5] = (uint8)(u32data >> 16);
    1d42:	0c11      	lsrs	r1, r2, #16
    1d44:	7159      	strb	r1, [r3, #5]
		bc[6] = (uint8)(u32data >> 8);
    1d46:	0a11      	lsrs	r1, r2, #8
    1d48:	7199      	strb	r1, [r3, #6]
		bc[7] = (uint8)(u32data);
    1d4a:	71da      	strb	r2, [r3, #7]
		len = 9;
    1d4c:	2109      	movs	r1, #9
		break;
    1d4e:	e793      	b.n	1c78 <spi_cmd+0x2c>

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
    1d50:	2290      	movs	r2, #144	; 0x90
    1d52:	0052      	lsls	r2, r2, #1
    1d54:	4915      	ldr	r1, [pc, #84]	; (1dac <spi_cmd+0x160>)
    1d56:	4816      	ldr	r0, [pc, #88]	; (1db0 <spi_cmd+0x164>)
    1d58:	4b16      	ldr	r3, [pc, #88]	; (1db4 <spi_cmd+0x168>)
    1d5a:	4798      	blx	r3
    1d5c:	4816      	ldr	r0, [pc, #88]	; (1db8 <spi_cmd+0x16c>)
    1d5e:	4b17      	ldr	r3, [pc, #92]	; (1dbc <spi_cmd+0x170>)
    1d60:	4798      	blx	r3
    1d62:	200d      	movs	r0, #13
    1d64:	4b16      	ldr	r3, [pc, #88]	; (1dc0 <spi_cmd+0x174>)
    1d66:	4798      	blx	r3
			result = N_FAIL;
    1d68:	2300      	movs	r3, #0
    1d6a:	e017      	b.n	1d9c <spi_cmd+0x150>
	switch (cmd) {
    1d6c:	2300      	movs	r3, #0
    1d6e:	e015      	b.n	1d9c <spi_cmd+0x150>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    1d70:	1e4e      	subs	r6, r1, #1
    1d72:	aa01      	add	r2, sp, #4
    1d74:	1995      	adds	r5, r2, r6
    1d76:	237f      	movs	r3, #127	; 0x7f
	return crc7_syndrome_table[(crc << 1) ^ data];
    1d78:	4c12      	ldr	r4, [pc, #72]	; (1dc4 <spi_cmd+0x178>)
    1d7a:	005b      	lsls	r3, r3, #1
    1d7c:	7810      	ldrb	r0, [r2, #0]
    1d7e:	4043      	eors	r3, r0
    1d80:	5ce3      	ldrb	r3, [r4, r3]
    1d82:	3201      	adds	r2, #1
	while (len--)
    1d84:	42aa      	cmp	r2, r5
    1d86:	d1f8      	bne.n	1d7a <spi_cmd+0x12e>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    1d88:	005b      	lsls	r3, r3, #1
    1d8a:	aa01      	add	r2, sp, #4
    1d8c:	5593      	strb	r3, [r2, r6]
		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
    1d8e:	b289      	uxth	r1, r1
    1d90:	a801      	add	r0, sp, #4
    1d92:	4b0d      	ldr	r3, [pc, #52]	; (1dc8 <spi_cmd+0x17c>)
    1d94:	4798      	blx	r3
    1d96:	2301      	movs	r3, #1
    1d98:	2800      	cmp	r0, #0
    1d9a:	d1d9      	bne.n	1d50 <spi_cmd+0x104>
		}
	}

	return result;
}
    1d9c:	0018      	movs	r0, r3
    1d9e:	b004      	add	sp, #16
    1da0:	bd70      	pop	{r4, r5, r6, pc}
    1da2:	46c0      	nop			; (mov r8, r8)
    1da4:	0000e330 	.word	0x0000e330
    1da8:	2000014c 	.word	0x2000014c
    1dac:	0000e370 	.word	0x0000e370
    1db0:	0000dd88 	.word	0x0000dd88
    1db4:	0000c825 	.word	0x0000c825
    1db8:	0000e800 	.word	0x0000e800
    1dbc:	0000c941 	.word	0x0000c941
    1dc0:	0000c859 	.word	0x0000c859
    1dc4:	0000e3fc 	.word	0x0000e3fc
    1dc8:	00001c2d 	.word	0x00001c2d

00001dcc <nmi_spi_read>:
{
    1dcc:	b500      	push	{lr}
    1dce:	b085      	sub	sp, #20
	spi.pu8InBuf = NULL;
    1dd0:	ab01      	add	r3, sp, #4
    1dd2:	2200      	movs	r2, #0
    1dd4:	9201      	str	r2, [sp, #4]
	spi.pu8OutBuf = b;
    1dd6:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
    1dd8:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    1dda:	0019      	movs	r1, r3
    1ddc:	2003      	movs	r0, #3
    1dde:	4b02      	ldr	r3, [pc, #8]	; (1de8 <nmi_spi_read+0x1c>)
    1de0:	4798      	blx	r3
}
    1de2:	b005      	add	sp, #20
    1de4:	bd00      	pop	{pc}
    1de6:	46c0      	nop			; (mov r8, r8)
    1de8:	000003e1 	.word	0x000003e1

00001dec <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
    1dec:	b5f0      	push	{r4, r5, r6, r7, lr}
    1dee:	46c6      	mov	lr, r8
    1df0:	b500      	push	{lr}
    1df2:	b082      	sub	sp, #8
    1df4:	0007      	movs	r7, r0
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
    1df6:	28cf      	cmp	r0, #207	; 0xcf
    1df8:	d02b      	beq.n	1e52 <spi_cmd_rsp+0x66>
    1dfa:	0003      	movs	r3, r0
    1dfc:	333b      	adds	r3, #59	; 0x3b
    1dfe:	b2db      	uxtb	r3, r3
    1e00:	2b01      	cmp	r3, #1
    1e02:	d926      	bls.n	1e52 <spi_cmd_rsp+0x66>
{
    1e04:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1e06:	466b      	mov	r3, sp
    1e08:	1dde      	adds	r6, r3, #7
    1e0a:	4b26      	ldr	r3, [pc, #152]	; (1ea4 <spi_cmd_rsp+0xb8>)
    1e0c:	4698      	mov	r8, r3
    1e0e:	2101      	movs	r1, #1
    1e10:	0030      	movs	r0, r6
    1e12:	47c0      	blx	r8
    1e14:	1e05      	subs	r5, r0, #0
    1e16:	d125      	bne.n	1e64 <spi_cmd_rsp+0x78>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
    1e18:	7833      	ldrb	r3, [r6, #0]
    1e1a:	42bb      	cmp	r3, r7
    1e1c:	d030      	beq.n	1e80 <spi_cmd_rsp+0x94>
    1e1e:	3c01      	subs	r4, #1
    1e20:	b2e4      	uxtb	r4, r4
    1e22:	2c00      	cmp	r4, #0
    1e24:	d1f3      	bne.n	1e0e <spi_cmd_rsp+0x22>
    1e26:	340b      	adds	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = SPI_RESP_RETRY_COUNT;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1e28:	466b      	mov	r3, sp
    1e2a:	1dde      	adds	r6, r3, #7
    1e2c:	4f1d      	ldr	r7, [pc, #116]	; (1ea4 <spi_cmd_rsp+0xb8>)
    1e2e:	2101      	movs	r1, #1
    1e30:	0030      	movs	r0, r6
    1e32:	47b8      	blx	r7
    1e34:	2800      	cmp	r0, #0
    1e36:	d125      	bne.n	1e84 <spi_cmd_rsp+0x98>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
    1e38:	7833      	ldrb	r3, [r6, #0]
    1e3a:	2b00      	cmp	r3, #0
    1e3c:	d02f      	beq.n	1e9e <spi_cmd_rsp+0xb2>
    1e3e:	3c01      	subs	r4, #1
    1e40:	b2e4      	uxtb	r4, r4
    1e42:	2c00      	cmp	r4, #0
    1e44:	d1f3      	bne.n	1e2e <spi_cmd_rsp+0x42>
	sint8 result = N_OK;
    1e46:	2501      	movs	r5, #1

_fail_:

	return result;
}
    1e48:	0028      	movs	r0, r5
    1e4a:	b002      	add	sp, #8
    1e4c:	bc04      	pop	{r2}
    1e4e:	4690      	mov	r8, r2
    1e50:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1e52:	2101      	movs	r1, #1
    1e54:	466b      	mov	r3, sp
    1e56:	1dd8      	adds	r0, r3, #7
    1e58:	4b12      	ldr	r3, [pc, #72]	; (1ea4 <spi_cmd_rsp+0xb8>)
    1e5a:	4798      	blx	r3
			result = N_FAIL;
    1e5c:	2500      	movs	r5, #0
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1e5e:	2800      	cmp	r0, #0
    1e60:	d0d0      	beq.n	1e04 <spi_cmd_rsp+0x18>
    1e62:	e7f1      	b.n	1e48 <spi_cmd_rsp+0x5c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    1e64:	225c      	movs	r2, #92	; 0x5c
    1e66:	32ff      	adds	r2, #255	; 0xff
    1e68:	490f      	ldr	r1, [pc, #60]	; (1ea8 <spi_cmd_rsp+0xbc>)
    1e6a:	4810      	ldr	r0, [pc, #64]	; (1eac <spi_cmd_rsp+0xc0>)
    1e6c:	4b10      	ldr	r3, [pc, #64]	; (1eb0 <spi_cmd_rsp+0xc4>)
    1e6e:	4798      	blx	r3
    1e70:	4810      	ldr	r0, [pc, #64]	; (1eb4 <spi_cmd_rsp+0xc8>)
    1e72:	4b11      	ldr	r3, [pc, #68]	; (1eb8 <spi_cmd_rsp+0xcc>)
    1e74:	4798      	blx	r3
    1e76:	200d      	movs	r0, #13
    1e78:	4b10      	ldr	r3, [pc, #64]	; (1ebc <spi_cmd_rsp+0xd0>)
    1e7a:	4798      	blx	r3
			result = N_FAIL;
    1e7c:	2500      	movs	r5, #0
			goto _fail_;
    1e7e:	e7e3      	b.n	1e48 <spi_cmd_rsp+0x5c>
    1e80:	240b      	movs	r4, #11
    1e82:	e7d1      	b.n	1e28 <spi_cmd_rsp+0x3c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    1e84:	226a      	movs	r2, #106	; 0x6a
    1e86:	32ff      	adds	r2, #255	; 0xff
    1e88:	4907      	ldr	r1, [pc, #28]	; (1ea8 <spi_cmd_rsp+0xbc>)
    1e8a:	4808      	ldr	r0, [pc, #32]	; (1eac <spi_cmd_rsp+0xc0>)
    1e8c:	4b08      	ldr	r3, [pc, #32]	; (1eb0 <spi_cmd_rsp+0xc4>)
    1e8e:	4798      	blx	r3
    1e90:	4808      	ldr	r0, [pc, #32]	; (1eb4 <spi_cmd_rsp+0xc8>)
    1e92:	4b09      	ldr	r3, [pc, #36]	; (1eb8 <spi_cmd_rsp+0xcc>)
    1e94:	4798      	blx	r3
    1e96:	200d      	movs	r0, #13
    1e98:	4b08      	ldr	r3, [pc, #32]	; (1ebc <spi_cmd_rsp+0xd0>)
    1e9a:	4798      	blx	r3
			goto _fail_;
    1e9c:	e7d4      	b.n	1e48 <spi_cmd_rsp+0x5c>
	sint8 result = N_OK;
    1e9e:	2501      	movs	r5, #1
    1ea0:	e7d2      	b.n	1e48 <spi_cmd_rsp+0x5c>
    1ea2:	46c0      	nop			; (mov r8, r8)
    1ea4:	00001dcd 	.word	0x00001dcd
    1ea8:	0000e388 	.word	0x0000e388
    1eac:	0000dd88 	.word	0x0000dd88
    1eb0:	0000c825 	.word	0x0000c825
    1eb4:	0000e82c 	.word	0x0000e82c
    1eb8:	0000c941 	.word	0x0000c941
    1ebc:	0000c859 	.word	0x0000c859

00001ec0 <spi_data_read>:
_error_:
	return result;
}
#endif
static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
    1ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ec2:	46de      	mov	lr, fp
    1ec4:	4657      	mov	r7, sl
    1ec6:	464e      	mov	r6, r9
    1ec8:	4645      	mov	r5, r8
    1eca:	b5e0      	push	{r5, r6, r7, lr}
    1ecc:	b087      	sub	sp, #28
    1ece:	9001      	str	r0, [sp, #4]
    1ed0:	4689      	mov	r9, r1
    1ed2:	9202      	str	r2, [sp, #8]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    1ed4:	2300      	movs	r3, #0
    1ed6:	469a      	mov	sl, r3
    1ed8:	2380      	movs	r3, #128	; 0x80
    1eda:	019b      	lsls	r3, r3, #6
    1edc:	469b      	mov	fp, r3
    1ede:	466a      	mov	r2, sp
    1ee0:	81d3      	strh	r3, [r2, #14]
		/**
			Data Respnose header
		**/
		retry = SPI_RESP_RETRY_COUNT;
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1ee2:	4b3c      	ldr	r3, [pc, #240]	; (1fd4 <spi_data_read+0x114>)
    1ee4:	4698      	mov	r8, r3
    1ee6:	e02f      	b.n	1f48 <spi_data_read+0x88>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
    1ee8:	22be      	movs	r2, #190	; 0xbe
    1eea:	0092      	lsls	r2, r2, #2
    1eec:	493a      	ldr	r1, [pc, #232]	; (1fd8 <spi_data_read+0x118>)
    1eee:	483b      	ldr	r0, [pc, #236]	; (1fdc <spi_data_read+0x11c>)
    1ef0:	4b3b      	ldr	r3, [pc, #236]	; (1fe0 <spi_data_read+0x120>)
    1ef2:	4798      	blx	r3
    1ef4:	483b      	ldr	r0, [pc, #236]	; (1fe4 <spi_data_read+0x124>)
    1ef6:	4b3c      	ldr	r3, [pc, #240]	; (1fe8 <spi_data_read+0x128>)
    1ef8:	4798      	blx	r3
    1efa:	200d      	movs	r0, #13
    1efc:	4b3b      	ldr	r3, [pc, #236]	; (1fec <spi_data_read+0x12c>)
    1efe:	4798      	blx	r3
    1f00:	2500      	movs	r5, #0
		sz -= nbytes;

	} while (sz);

	return result;
}
    1f02:	0028      	movs	r0, r5
    1f04:	b007      	add	sp, #28
    1f06:	bc3c      	pop	{r2, r3, r4, r5}
    1f08:	4690      	mov	r8, r2
    1f0a:	4699      	mov	r9, r3
    1f0c:	46a2      	mov	sl, r4
    1f0e:	46ab      	mov	fp, r5
    1f10:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (retry <= 0) {
    1f12:	2c00      	cmp	r4, #0
    1f14:	dd2e      	ble.n	1f74 <spi_data_read+0xb4>
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
    1f16:	9b01      	ldr	r3, [sp, #4]
    1f18:	4453      	add	r3, sl
    1f1a:	0018      	movs	r0, r3
    1f1c:	0039      	movs	r1, r7
    1f1e:	4b2d      	ldr	r3, [pc, #180]	; (1fd4 <spi_data_read+0x114>)
    1f20:	4798      	blx	r3
    1f22:	1e04      	subs	r4, r0, #0
    1f24:	d134      	bne.n	1f90 <spi_data_read+0xd0>
		if(!clockless)
    1f26:	9b02      	ldr	r3, [sp, #8]
    1f28:	2b00      	cmp	r3, #0
    1f2a:	d103      	bne.n	1f34 <spi_data_read+0x74>
			if (!gu8Crc_off) {
    1f2c:	4b30      	ldr	r3, [pc, #192]	; (1ff0 <spi_data_read+0x130>)
    1f2e:	781b      	ldrb	r3, [r3, #0]
    1f30:	2b00      	cmp	r3, #0
    1f32:	d039      	beq.n	1fa8 <spi_data_read+0xe8>
		ix += nbytes;
    1f34:	4653      	mov	r3, sl
    1f36:	18fb      	adds	r3, r7, r3
    1f38:	b21b      	sxth	r3, r3
    1f3a:	469a      	mov	sl, r3
		sz -= nbytes;
    1f3c:	464b      	mov	r3, r9
    1f3e:	1bdf      	subs	r7, r3, r7
    1f40:	b2bb      	uxth	r3, r7
    1f42:	4699      	mov	r9, r3
	} while (sz);
    1f44:	2b00      	cmp	r3, #0
    1f46:	d043      	beq.n	1fd0 <spi_data_read+0x110>
    1f48:	464f      	mov	r7, r9
    1f4a:	45d9      	cmp	r9, fp
    1f4c:	d901      	bls.n	1f52 <spi_data_read+0x92>
    1f4e:	466b      	mov	r3, sp
    1f50:	89df      	ldrh	r7, [r3, #14]
    1f52:	b2bf      	uxth	r7, r7
		retry = SPI_RESP_RETRY_COUNT;
    1f54:	240a      	movs	r4, #10
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1f56:	ab04      	add	r3, sp, #16
    1f58:	1cde      	adds	r6, r3, #3
    1f5a:	2101      	movs	r1, #1
    1f5c:	0030      	movs	r0, r6
    1f5e:	47c0      	blx	r8
    1f60:	1e05      	subs	r5, r0, #0
    1f62:	d1c1      	bne.n	1ee8 <spi_data_read+0x28>
			if (((rsp >> 4) & 0xf) == 0xf)
    1f64:	7833      	ldrb	r3, [r6, #0]
    1f66:	091b      	lsrs	r3, r3, #4
    1f68:	2b0f      	cmp	r3, #15
    1f6a:	d0d2      	beq.n	1f12 <spi_data_read+0x52>
    1f6c:	3c01      	subs	r4, #1
    1f6e:	b224      	sxth	r4, r4
		} while (retry--);
    1f70:	1c63      	adds	r3, r4, #1
    1f72:	d1f2      	bne.n	1f5a <spi_data_read+0x9a>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
    1f74:	22c1      	movs	r2, #193	; 0xc1
    1f76:	0092      	lsls	r2, r2, #2
    1f78:	4917      	ldr	r1, [pc, #92]	; (1fd8 <spi_data_read+0x118>)
    1f7a:	4818      	ldr	r0, [pc, #96]	; (1fdc <spi_data_read+0x11c>)
    1f7c:	4c18      	ldr	r4, [pc, #96]	; (1fe0 <spi_data_read+0x120>)
    1f7e:	47a0      	blx	r4
    1f80:	ab04      	add	r3, sp, #16
    1f82:	78d9      	ldrb	r1, [r3, #3]
    1f84:	481b      	ldr	r0, [pc, #108]	; (1ff4 <spi_data_read+0x134>)
    1f86:	47a0      	blx	r4
    1f88:	200d      	movs	r0, #13
    1f8a:	4b18      	ldr	r3, [pc, #96]	; (1fec <spi_data_read+0x12c>)
    1f8c:	4798      	blx	r3
			break;
    1f8e:	e7b8      	b.n	1f02 <spi_data_read+0x42>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
    1f90:	4a19      	ldr	r2, [pc, #100]	; (1ff8 <spi_data_read+0x138>)
    1f92:	4911      	ldr	r1, [pc, #68]	; (1fd8 <spi_data_read+0x118>)
    1f94:	4811      	ldr	r0, [pc, #68]	; (1fdc <spi_data_read+0x11c>)
    1f96:	4b12      	ldr	r3, [pc, #72]	; (1fe0 <spi_data_read+0x120>)
    1f98:	4798      	blx	r3
    1f9a:	4818      	ldr	r0, [pc, #96]	; (1ffc <spi_data_read+0x13c>)
    1f9c:	4b12      	ldr	r3, [pc, #72]	; (1fe8 <spi_data_read+0x128>)
    1f9e:	4798      	blx	r3
    1fa0:	200d      	movs	r0, #13
    1fa2:	4b12      	ldr	r3, [pc, #72]	; (1fec <spi_data_read+0x12c>)
    1fa4:	4798      	blx	r3
			break;
    1fa6:	e7ac      	b.n	1f02 <spi_data_read+0x42>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
    1fa8:	2102      	movs	r1, #2
    1faa:	a805      	add	r0, sp, #20
    1fac:	4b09      	ldr	r3, [pc, #36]	; (1fd4 <spi_data_read+0x114>)
    1fae:	4798      	blx	r3
    1fb0:	2800      	cmp	r0, #0
    1fb2:	d0bf      	beq.n	1f34 <spi_data_read+0x74>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
    1fb4:	22c6      	movs	r2, #198	; 0xc6
    1fb6:	0092      	lsls	r2, r2, #2
    1fb8:	4907      	ldr	r1, [pc, #28]	; (1fd8 <spi_data_read+0x118>)
    1fba:	4808      	ldr	r0, [pc, #32]	; (1fdc <spi_data_read+0x11c>)
    1fbc:	4b08      	ldr	r3, [pc, #32]	; (1fe0 <spi_data_read+0x120>)
    1fbe:	4798      	blx	r3
    1fc0:	480f      	ldr	r0, [pc, #60]	; (2000 <STACK_SIZE>)
    1fc2:	4b09      	ldr	r3, [pc, #36]	; (1fe8 <spi_data_read+0x128>)
    1fc4:	4798      	blx	r3
    1fc6:	200d      	movs	r0, #13
    1fc8:	4b08      	ldr	r3, [pc, #32]	; (1fec <spi_data_read+0x12c>)
    1fca:	4798      	blx	r3
					result = N_FAIL;
    1fcc:	0025      	movs	r5, r4
					break;
    1fce:	e798      	b.n	1f02 <spi_data_read+0x42>
    1fd0:	2501      	movs	r5, #1
    1fd2:	e796      	b.n	1f02 <spi_data_read+0x42>
    1fd4:	00001dcd 	.word	0x00001dcd
    1fd8:	0000e394 	.word	0x0000e394
    1fdc:	0000dd88 	.word	0x0000dd88
    1fe0:	0000c825 	.word	0x0000c825
    1fe4:	0000e860 	.word	0x0000e860
    1fe8:	0000c941 	.word	0x0000c941
    1fec:	0000c859 	.word	0x0000c859
    1ff0:	2000014c 	.word	0x2000014c
    1ff4:	0000e894 	.word	0x0000e894
    1ff8:	0000030d 	.word	0x0000030d
    1ffc:	0000e8c4 	.word	0x0000e8c4
    2000:	0000e8f4 	.word	0x0000e8f4

00002004 <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
    2004:	b5f0      	push	{r4, r5, r6, r7, lr}
    2006:	46d6      	mov	lr, sl
    2008:	464f      	mov	r7, r9
    200a:	4646      	mov	r6, r8
    200c:	b5c0      	push	{r6, r7, lr}
    200e:	b086      	sub	sp, #24
    2010:	9003      	str	r0, [sp, #12]
    2012:	9104      	str	r1, [sp, #16]
    2014:	2830      	cmp	r0, #48	; 0x30
    2016:	d80f      	bhi.n	2038 <spi_write_reg+0x34>
    2018:	4b30      	ldr	r3, [pc, #192]	; (20dc <spi_write_reg+0xd8>)
    201a:	781f      	ldrb	r7, [r3, #0]
    201c:	b2fb      	uxtb	r3, r7
    201e:	9305      	str	r3, [sp, #20]
    2020:	2300      	movs	r3, #0
    2022:	2230      	movs	r2, #48	; 0x30
    2024:	9903      	ldr	r1, [sp, #12]
    2026:	428a      	cmp	r2, r1
    2028:	415b      	adcs	r3, r3
    202a:	b2db      	uxtb	r3, r3
    202c:	469a      	mov	sl, r3
    202e:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    2030:	4b2b      	ldr	r3, [pc, #172]	; (20e0 <spi_write_reg+0xdc>)
    2032:	4698      	mov	r8, r3
		goto _FAIL_;
	}

	result = spi_cmd_rsp(cmd);
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    2034:	46d1      	mov	r9, sl
    2036:	e033      	b.n	20a0 <spi_write_reg+0x9c>
    2038:	4b2a      	ldr	r3, [pc, #168]	; (20e4 <spi_write_reg+0xe0>)
    203a:	781f      	ldrb	r7, [r3, #0]
    203c:	e7ee      	b.n	201c <spi_write_reg+0x18>
	result = spi_cmd_rsp(cmd);
    203e:	9805      	ldr	r0, [sp, #20]
    2040:	4b29      	ldr	r3, [pc, #164]	; (20e8 <spi_write_reg+0xe4>)
    2042:	4798      	blx	r3
    2044:	0004      	movs	r4, r0
	if (result != N_OK) {
    2046:	2801      	cmp	r0, #1
    2048:	d041      	beq.n	20ce <spi_write_reg+0xca>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    204a:	4a28      	ldr	r2, [pc, #160]	; (20ec <spi_write_reg+0xe8>)
    204c:	4928      	ldr	r1, [pc, #160]	; (20f0 <spi_write_reg+0xec>)
    204e:	4829      	ldr	r0, [pc, #164]	; (20f4 <spi_write_reg+0xf0>)
    2050:	4e29      	ldr	r6, [pc, #164]	; (20f8 <spi_write_reg+0xf4>)
    2052:	47b0      	blx	r6
    2054:	9903      	ldr	r1, [sp, #12]
    2056:	4829      	ldr	r0, [pc, #164]	; (20fc <spi_write_reg+0xf8>)
    2058:	47b0      	blx	r6
    205a:	200d      	movs	r0, #13
    205c:	4b28      	ldr	r3, [pc, #160]	; (2100 <spi_write_reg+0xfc>)
    205e:	4798      	blx	r3

#endif
_FAIL_:
	if(result != N_OK)
	{
		nm_bsp_sleep(1);
    2060:	2001      	movs	r0, #1
    2062:	4e28      	ldr	r6, [pc, #160]	; (2104 <spi_write_reg+0x100>)
    2064:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2066:	2300      	movs	r3, #0
    2068:	9300      	str	r3, [sp, #0]
    206a:	2200      	movs	r2, #0
    206c:	2100      	movs	r1, #0
    206e:	20cf      	movs	r0, #207	; 0xcf
    2070:	4f1b      	ldr	r7, [pc, #108]	; (20e0 <spi_write_reg+0xdc>)
    2072:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    2074:	20cf      	movs	r0, #207	; 0xcf
    2076:	4b1c      	ldr	r3, [pc, #112]	; (20e8 <spi_write_reg+0xe4>)
    2078:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %lx\n",retry,addr,u32data);
    207a:	22ea      	movs	r2, #234	; 0xea
    207c:	0092      	lsls	r2, r2, #2
    207e:	491c      	ldr	r1, [pc, #112]	; (20f0 <spi_write_reg+0xec>)
    2080:	481c      	ldr	r0, [pc, #112]	; (20f4 <spi_write_reg+0xf0>)
    2082:	4f1d      	ldr	r7, [pc, #116]	; (20f8 <spi_write_reg+0xf4>)
    2084:	47b8      	blx	r7
    2086:	9b04      	ldr	r3, [sp, #16]
    2088:	9a03      	ldr	r2, [sp, #12]
    208a:	0029      	movs	r1, r5
    208c:	481e      	ldr	r0, [pc, #120]	; (2108 <spi_write_reg+0x104>)
    208e:	47b8      	blx	r7
    2090:	200d      	movs	r0, #13
    2092:	4b1b      	ldr	r3, [pc, #108]	; (2100 <spi_write_reg+0xfc>)
    2094:	4798      	blx	r3
		nm_bsp_sleep(1);
    2096:	2001      	movs	r0, #1
    2098:	47b0      	blx	r6
    209a:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    209c:	2d00      	cmp	r5, #0
    209e:	d016      	beq.n	20ce <spi_write_reg+0xca>
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    20a0:	464b      	mov	r3, r9
    20a2:	9300      	str	r3, [sp, #0]
    20a4:	2304      	movs	r3, #4
    20a6:	9a04      	ldr	r2, [sp, #16]
    20a8:	9f03      	ldr	r7, [sp, #12]
    20aa:	0039      	movs	r1, r7
    20ac:	9805      	ldr	r0, [sp, #20]
    20ae:	47c0      	blx	r8
    20b0:	0004      	movs	r4, r0
	if (result != N_OK) {
    20b2:	2801      	cmp	r0, #1
    20b4:	d0c3      	beq.n	203e <spi_write_reg+0x3a>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
    20b6:	4a15      	ldr	r2, [pc, #84]	; (210c <spi_write_reg+0x108>)
    20b8:	490d      	ldr	r1, [pc, #52]	; (20f0 <spi_write_reg+0xec>)
    20ba:	480e      	ldr	r0, [pc, #56]	; (20f4 <spi_write_reg+0xf0>)
    20bc:	4e0e      	ldr	r6, [pc, #56]	; (20f8 <spi_write_reg+0xf4>)
    20be:	47b0      	blx	r6
    20c0:	0039      	movs	r1, r7
    20c2:	4813      	ldr	r0, [pc, #76]	; (2110 <spi_write_reg+0x10c>)
    20c4:	47b0      	blx	r6
    20c6:	200d      	movs	r0, #13
    20c8:	4b0d      	ldr	r3, [pc, #52]	; (2100 <spi_write_reg+0xfc>)
    20ca:	4798      	blx	r3
		goto _FAIL_;
    20cc:	e7c8      	b.n	2060 <spi_write_reg+0x5c>
	}

	return result;
}
    20ce:	0020      	movs	r0, r4
    20d0:	b006      	add	sp, #24
    20d2:	bc1c      	pop	{r2, r3, r4}
    20d4:	4690      	mov	r8, r2
    20d6:	4699      	mov	r9, r3
    20d8:	46a2      	mov	sl, r4
    20da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    20dc:	0000e36c 	.word	0x0000e36c
    20e0:	00001c4d 	.word	0x00001c4d
    20e4:	0000e36d 	.word	0x0000e36d
    20e8:	00001ded 	.word	0x00001ded
    20ec:	00000395 	.word	0x00000395
    20f0:	0000e3b4 	.word	0x0000e3b4
    20f4:	0000dd88 	.word	0x0000dd88
    20f8:	0000c825 	.word	0x0000c825
    20fc:	0000e9ec 	.word	0x0000e9ec
    2100:	0000c859 	.word	0x0000c859
    2104:	000001c1 	.word	0x000001c1
    2108:	0000ea24 	.word	0x0000ea24
    210c:	0000038f 	.word	0x0000038f
    2110:	0000e9c0 	.word	0x0000e9c0

00002114 <spi_read_reg>:

	return result;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
    2114:	b5f0      	push	{r4, r5, r6, r7, lr}
    2116:	46de      	mov	lr, fp
    2118:	4657      	mov	r7, sl
    211a:	464e      	mov	r6, r9
    211c:	4645      	mov	r5, r8
    211e:	b5e0      	push	{r5, r6, r7, lr}
    2120:	b087      	sub	sp, #28
    2122:	9002      	str	r0, [sp, #8]
    2124:	468b      	mov	fp, r1
    2126:	28ff      	cmp	r0, #255	; 0xff
    2128:	d80f      	bhi.n	214a <spi_read_reg+0x36>
    212a:	4b41      	ldr	r3, [pc, #260]	; (2230 <spi_read_reg+0x11c>)
    212c:	781f      	ldrb	r7, [r3, #0]
    212e:	b2fb      	uxtb	r3, r7
    2130:	9303      	str	r3, [sp, #12]
    2132:	2300      	movs	r3, #0
    2134:	22ff      	movs	r2, #255	; 0xff
    2136:	9902      	ldr	r1, [sp, #8]
    2138:	428a      	cmp	r2, r1
    213a:	415b      	adcs	r3, r3
    213c:	b2db      	uxtb	r3, r3
    213e:	469a      	mov	sl, r3
    2140:	250a      	movs	r5, #10
		cmd = CMD_SINGLE_READ;
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW						// jsk debug
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    2142:	4b3c      	ldr	r3, [pc, #240]	; (2234 <spi_read_reg+0x120>)
    2144:	4698      	mov	r8, r3
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
		goto _FAIL_;
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
    2146:	46d1      	mov	r9, sl
    2148:	e031      	b.n	21ae <spi_read_reg+0x9a>
    214a:	4b3b      	ldr	r3, [pc, #236]	; (2238 <spi_read_reg+0x124>)
    214c:	781f      	ldrb	r7, [r3, #0]
    214e:	e7ee      	b.n	212e <spi_read_reg+0x1a>
	result = spi_cmd_rsp(cmd);
    2150:	9803      	ldr	r0, [sp, #12]
    2152:	4b3a      	ldr	r3, [pc, #232]	; (223c <spi_read_reg+0x128>)
    2154:	4798      	blx	r3
    2156:	0004      	movs	r4, r0
	if (result != N_OK) {
    2158:	2801      	cmp	r0, #1
    215a:	d040      	beq.n	21de <spi_read_reg+0xca>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
    215c:	4a38      	ldr	r2, [pc, #224]	; (2240 <spi_read_reg+0x12c>)
    215e:	4939      	ldr	r1, [pc, #228]	; (2244 <spi_read_reg+0x130>)
    2160:	4839      	ldr	r0, [pc, #228]	; (2248 <spi_read_reg+0x134>)
    2162:	4e3a      	ldr	r6, [pc, #232]	; (224c <spi_read_reg+0x138>)
    2164:	47b0      	blx	r6
    2166:	9902      	ldr	r1, [sp, #8]
    2168:	4839      	ldr	r0, [pc, #228]	; (2250 <spi_read_reg+0x13c>)
    216a:	47b0      	blx	r6
    216c:	200d      	movs	r0, #13
    216e:	4b39      	ldr	r3, [pc, #228]	; (2254 <spi_read_reg+0x140>)
    2170:	4798      	blx	r3
		
_FAIL_:
	if(result != N_OK)
	{
		
		nm_bsp_sleep(1);
    2172:	2001      	movs	r0, #1
    2174:	4e38      	ldr	r6, [pc, #224]	; (2258 <spi_read_reg+0x144>)
    2176:	47b0      	blx	r6
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2178:	2300      	movs	r3, #0
    217a:	9300      	str	r3, [sp, #0]
    217c:	2200      	movs	r2, #0
    217e:	2100      	movs	r1, #0
    2180:	20cf      	movs	r0, #207	; 0xcf
    2182:	4f2c      	ldr	r7, [pc, #176]	; (2234 <spi_read_reg+0x120>)
    2184:	47b8      	blx	r7
		spi_cmd_rsp(CMD_RESET);
    2186:	20cf      	movs	r0, #207	; 0xcf
    2188:	4b2c      	ldr	r3, [pc, #176]	; (223c <spi_read_reg+0x128>)
    218a:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx\n",retry,addr);
    218c:	4a33      	ldr	r2, [pc, #204]	; (225c <spi_read_reg+0x148>)
    218e:	492d      	ldr	r1, [pc, #180]	; (2244 <spi_read_reg+0x130>)
    2190:	482d      	ldr	r0, [pc, #180]	; (2248 <spi_read_reg+0x134>)
    2192:	4f2e      	ldr	r7, [pc, #184]	; (224c <spi_read_reg+0x138>)
    2194:	47b8      	blx	r7
    2196:	9a02      	ldr	r2, [sp, #8]
    2198:	0029      	movs	r1, r5
    219a:	4831      	ldr	r0, [pc, #196]	; (2260 <spi_read_reg+0x14c>)
    219c:	47b8      	blx	r7
    219e:	200d      	movs	r0, #13
    21a0:	4b2c      	ldr	r3, [pc, #176]	; (2254 <spi_read_reg+0x140>)
    21a2:	4798      	blx	r3
		nm_bsp_sleep(1);
    21a4:	2001      	movs	r0, #1
    21a6:	47b0      	blx	r6
    21a8:	3d01      	subs	r5, #1
		retry--;
		if(retry) goto _RETRY_;
    21aa:	2d00      	cmp	r5, #0
    21ac:	d038      	beq.n	2220 <spi_read_reg+0x10c>
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    21ae:	464b      	mov	r3, r9
    21b0:	9300      	str	r3, [sp, #0]
    21b2:	2304      	movs	r3, #4
    21b4:	2200      	movs	r2, #0
    21b6:	9f02      	ldr	r7, [sp, #8]
    21b8:	0039      	movs	r1, r7
    21ba:	9803      	ldr	r0, [sp, #12]
    21bc:	47c0      	blx	r8
    21be:	0004      	movs	r4, r0
	if (result != N_OK) {
    21c0:	2801      	cmp	r0, #1
    21c2:	d0c5      	beq.n	2150 <spi_read_reg+0x3c>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
    21c4:	2282      	movs	r2, #130	; 0x82
    21c6:	00d2      	lsls	r2, r2, #3
    21c8:	491e      	ldr	r1, [pc, #120]	; (2244 <spi_read_reg+0x130>)
    21ca:	481f      	ldr	r0, [pc, #124]	; (2248 <spi_read_reg+0x134>)
    21cc:	4e1f      	ldr	r6, [pc, #124]	; (224c <spi_read_reg+0x138>)
    21ce:	47b0      	blx	r6
    21d0:	0039      	movs	r1, r7
    21d2:	4824      	ldr	r0, [pc, #144]	; (2264 <spi_read_reg+0x150>)
    21d4:	47b0      	blx	r6
    21d6:	200d      	movs	r0, #13
    21d8:	4b1e      	ldr	r3, [pc, #120]	; (2254 <spi_read_reg+0x140>)
    21da:	4798      	blx	r3
		goto _FAIL_;
    21dc:	e7c9      	b.n	2172 <spi_read_reg+0x5e>
	result = spi_data_read(&tmp[0], 4, clockless);
    21de:	464a      	mov	r2, r9
    21e0:	2104      	movs	r1, #4
    21e2:	a805      	add	r0, sp, #20
    21e4:	4b20      	ldr	r3, [pc, #128]	; (2268 <spi_read_reg+0x154>)
    21e6:	4798      	blx	r3
    21e8:	0004      	movs	r4, r0
	if (result != N_OK) {
    21ea:	2801      	cmp	r0, #1
    21ec:	d00b      	beq.n	2206 <spi_read_reg+0xf2>
		M2M_ERR("[nmi spi]: Failed data read...\n");
    21ee:	4a1f      	ldr	r2, [pc, #124]	; (226c <spi_read_reg+0x158>)
    21f0:	4914      	ldr	r1, [pc, #80]	; (2244 <spi_read_reg+0x130>)
    21f2:	4815      	ldr	r0, [pc, #84]	; (2248 <spi_read_reg+0x134>)
    21f4:	4b15      	ldr	r3, [pc, #84]	; (224c <spi_read_reg+0x138>)
    21f6:	4798      	blx	r3
    21f8:	481d      	ldr	r0, [pc, #116]	; (2270 <spi_read_reg+0x15c>)
    21fa:	4b1e      	ldr	r3, [pc, #120]	; (2274 <spi_read_reg+0x160>)
    21fc:	4798      	blx	r3
    21fe:	200d      	movs	r0, #13
    2200:	4b14      	ldr	r3, [pc, #80]	; (2254 <spi_read_reg+0x140>)
    2202:	4798      	blx	r3
		goto _FAIL_;
    2204:	e7b5      	b.n	2172 <spi_read_reg+0x5e>
		((uint32)tmp[1] << 8) |
    2206:	aa05      	add	r2, sp, #20
    2208:	7853      	ldrb	r3, [r2, #1]
    220a:	021b      	lsls	r3, r3, #8
		((uint32)tmp[2] << 16) |
    220c:	7891      	ldrb	r1, [r2, #2]
    220e:	0409      	lsls	r1, r1, #16
		((uint32)tmp[1] << 8) |
    2210:	430b      	orrs	r3, r1
	*u32data = tmp[0] |
    2212:	7811      	ldrb	r1, [r2, #0]
		((uint32)tmp[1] << 8) |
    2214:	430b      	orrs	r3, r1
		((uint32)tmp[3] << 24);
    2216:	78d2      	ldrb	r2, [r2, #3]
    2218:	0612      	lsls	r2, r2, #24
		((uint32)tmp[2] << 16) |
    221a:	4313      	orrs	r3, r2
	*u32data = tmp[0] |
    221c:	465a      	mov	r2, fp
    221e:	6013      	str	r3, [r2, #0]
	}
		
	return result;
}
    2220:	0020      	movs	r0, r4
    2222:	b007      	add	sp, #28
    2224:	bc3c      	pop	{r2, r3, r4, r5}
    2226:	4690      	mov	r8, r2
    2228:	4699      	mov	r9, r3
    222a:	46a2      	mov	sl, r4
    222c:	46ab      	mov	fp, r5
    222e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2230:	0000e36e 	.word	0x0000e36e
    2234:	00001c4d 	.word	0x00001c4d
    2238:	0000e36f 	.word	0x0000e36f
    223c:	00001ded 	.word	0x00001ded
    2240:	00000416 	.word	0x00000416
    2244:	0000e3d4 	.word	0x0000e3d4
    2248:	0000dd88 	.word	0x0000dd88
    224c:	0000c825 	.word	0x0000c825
    2250:	0000e954 	.word	0x0000e954
    2254:	0000c859 	.word	0x0000c859
    2258:	000001c1 	.word	0x000001c1
    225c:	00000435 	.word	0x00000435
    2260:	0000e9a8 	.word	0x0000e9a8
    2264:	0000e928 	.word	0x0000e928
    2268:	00001ec1 	.word	0x00001ec1
    226c:	0000041d 	.word	0x0000041d
    2270:	0000e988 	.word	0x0000e988
    2274:	0000c941 	.word	0x0000c941

00002278 <nm_spi_reset>:
	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
}

sint8 nm_spi_reset(void)
{
    2278:	b510      	push	{r4, lr}
    227a:	b082      	sub	sp, #8
	spi_cmd(CMD_RESET, 0, 0, 0, 0);
    227c:	2300      	movs	r3, #0
    227e:	9300      	str	r3, [sp, #0]
    2280:	2200      	movs	r2, #0
    2282:	2100      	movs	r1, #0
    2284:	20cf      	movs	r0, #207	; 0xcf
    2286:	4c04      	ldr	r4, [pc, #16]	; (2298 <nm_spi_reset+0x20>)
    2288:	47a0      	blx	r4
	spi_cmd_rsp(CMD_RESET);
    228a:	20cf      	movs	r0, #207	; 0xcf
    228c:	4b03      	ldr	r3, [pc, #12]	; (229c <nm_spi_reset+0x24>)
    228e:	4798      	blx	r3
	return M2M_SUCCESS;
}
    2290:	2000      	movs	r0, #0
    2292:	b002      	add	sp, #8
    2294:	bd10      	pop	{r4, pc}
    2296:	46c0      	nop			; (mov r8, r8)
    2298:	00001c4d 	.word	0x00001c4d
    229c:	00001ded 	.word	0x00001ded

000022a0 <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/ 
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
    22a0:	2200      	movs	r2, #0
    22a2:	4b02      	ldr	r3, [pc, #8]	; (22ac <nm_spi_deinit+0xc>)
    22a4:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
}
    22a6:	2000      	movs	r0, #0
    22a8:	4770      	bx	lr
    22aa:	46c0      	nop			; (mov r8, r8)
    22ac:	2000014c 	.word	0x2000014c

000022b0 <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
    22b0:	b500      	push	{lr}
    22b2:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
    22b4:	a901      	add	r1, sp, #4
    22b6:	4b02      	ldr	r3, [pc, #8]	; (22c0 <nm_spi_read_reg+0x10>)
    22b8:	4798      	blx	r3

	return u32Val;
}
    22ba:	9801      	ldr	r0, [sp, #4]
    22bc:	b003      	add	sp, #12
    22be:	bd00      	pop	{pc}
    22c0:	00002115 	.word	0x00002115

000022c4 <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    22c4:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
    22c6:	4b04      	ldr	r3, [pc, #16]	; (22d8 <nm_spi_read_reg_with_ret+0x14>)
    22c8:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    22ca:	2300      	movs	r3, #0
    22cc:	2801      	cmp	r0, #1
    22ce:	d101      	bne.n	22d4 <nm_spi_read_reg_with_ret+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    22d0:	0018      	movs	r0, r3
    22d2:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    22d4:	3b06      	subs	r3, #6
    22d6:	e7fb      	b.n	22d0 <nm_spi_read_reg_with_ret+0xc>
    22d8:	00002115 	.word	0x00002115

000022dc <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
    22dc:	b510      	push	{r4, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
    22de:	4b04      	ldr	r3, [pc, #16]	; (22f0 <nm_spi_write_reg+0x14>)
    22e0:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    22e2:	2300      	movs	r3, #0
    22e4:	2801      	cmp	r0, #1
    22e6:	d101      	bne.n	22ec <nm_spi_write_reg+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    22e8:	0018      	movs	r0, r3
    22ea:	bd10      	pop	{r4, pc}
	else s8Ret = M2M_ERR_BUS_FAIL;
    22ec:	3b06      	subs	r3, #6
    22ee:	e7fb      	b.n	22e8 <nm_spi_write_reg+0xc>
    22f0:	00002005 	.word	0x00002005

000022f4 <nm_spi_init>:
{
    22f4:	b510      	push	{r4, lr}
    22f6:	b082      	sub	sp, #8
	uint32 reg = 0;
    22f8:	2300      	movs	r3, #0
    22fa:	9300      	str	r3, [sp, #0]
	gu8Crc_off = 0;
    22fc:	4a35      	ldr	r2, [pc, #212]	; (23d4 <nm_spi_init+0xe0>)
    22fe:	7013      	strb	r3, [r2, #0]
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
    2300:	4669      	mov	r1, sp
    2302:	4835      	ldr	r0, [pc, #212]	; (23d8 <nm_spi_init+0xe4>)
    2304:	4b35      	ldr	r3, [pc, #212]	; (23dc <nm_spi_init+0xe8>)
    2306:	4798      	blx	r3
    2308:	2800      	cmp	r0, #0
    230a:	d028      	beq.n	235e <nm_spi_init+0x6a>
	if(gu8Crc_off == 0)
    230c:	4b31      	ldr	r3, [pc, #196]	; (23d4 <nm_spi_init+0xe0>)
    230e:	781b      	ldrb	r3, [r3, #0]
    2310:	2b00      	cmp	r3, #0
    2312:	d10d      	bne.n	2330 <nm_spi_init+0x3c>
		reg &= ~0x70;
    2314:	337c      	adds	r3, #124	; 0x7c
    2316:	9900      	ldr	r1, [sp, #0]
    2318:	4399      	bics	r1, r3
		reg |= (0x5 << 4);
    231a:	3b2c      	subs	r3, #44	; 0x2c
    231c:	4319      	orrs	r1, r3
    231e:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
    2320:	482d      	ldr	r0, [pc, #180]	; (23d8 <nm_spi_init+0xe4>)
    2322:	4b2f      	ldr	r3, [pc, #188]	; (23e0 <nm_spi_init+0xec>)
    2324:	4798      	blx	r3
    2326:	1e04      	subs	r4, r0, #0
    2328:	d03a      	beq.n	23a0 <nm_spi_init+0xac>
		gu8Crc_off = 1;
    232a:	2201      	movs	r2, #1
    232c:	4b29      	ldr	r3, [pc, #164]	; (23d4 <nm_spi_init+0xe0>)
    232e:	701a      	strb	r2, [r3, #0]
	if (!spi_read_reg(0x1000, &chipid)) {
    2330:	a901      	add	r1, sp, #4
    2332:	2080      	movs	r0, #128	; 0x80
    2334:	0140      	lsls	r0, r0, #5
    2336:	4b29      	ldr	r3, [pc, #164]	; (23dc <nm_spi_init+0xe8>)
    2338:	4798      	blx	r3
    233a:	2800      	cmp	r0, #0
    233c:	d03c      	beq.n	23b8 <nm_spi_init+0xc4>
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
    233e:	4c26      	ldr	r4, [pc, #152]	; (23d8 <nm_spi_init+0xe4>)
    2340:	0020      	movs	r0, r4
    2342:	4b28      	ldr	r3, [pc, #160]	; (23e4 <nm_spi_init+0xf0>)
    2344:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
    2346:	2370      	movs	r3, #112	; 0x70
    2348:	0001      	movs	r1, r0
    234a:	4399      	bics	r1, r3
	case 8192: val32 |= (5 << 4); break;
    234c:	2050      	movs	r0, #80	; 0x50
    234e:	4301      	orrs	r1, r0
	nm_spi_write_reg(SPI_BASE+0x24, val32);
    2350:	0020      	movs	r0, r4
    2352:	4b25      	ldr	r3, [pc, #148]	; (23e8 <nm_spi_init+0xf4>)
    2354:	4798      	blx	r3
	return M2M_SUCCESS;
    2356:	2400      	movs	r4, #0
}
    2358:	0020      	movs	r0, r4
    235a:	b002      	add	sp, #8
    235c:	bd10      	pop	{r4, pc}
		gu8Crc_off = 1;
    235e:	2201      	movs	r2, #1
    2360:	4b1c      	ldr	r3, [pc, #112]	; (23d4 <nm_spi_init+0xe0>)
    2362:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
    2364:	2298      	movs	r2, #152	; 0x98
    2366:	00d2      	lsls	r2, r2, #3
    2368:	4920      	ldr	r1, [pc, #128]	; (23ec <nm_spi_init+0xf8>)
    236a:	4821      	ldr	r0, [pc, #132]	; (23f0 <nm_spi_init+0xfc>)
    236c:	4b21      	ldr	r3, [pc, #132]	; (23f4 <nm_spi_init+0x100>)
    236e:	4798      	blx	r3
    2370:	4821      	ldr	r0, [pc, #132]	; (23f8 <nm_spi_init+0x104>)
    2372:	4b22      	ldr	r3, [pc, #136]	; (23fc <nm_spi_init+0x108>)
    2374:	4798      	blx	r3
    2376:	200d      	movs	r0, #13
    2378:	4b21      	ldr	r3, [pc, #132]	; (2400 <nm_spi_init+0x10c>)
    237a:	4798      	blx	r3
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
    237c:	4669      	mov	r1, sp
    237e:	4816      	ldr	r0, [pc, #88]	; (23d8 <nm_spi_init+0xe4>)
    2380:	4b16      	ldr	r3, [pc, #88]	; (23dc <nm_spi_init+0xe8>)
    2382:	4798      	blx	r3
    2384:	1e04      	subs	r4, r0, #0
    2386:	d1c1      	bne.n	230c <nm_spi_init+0x18>
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
    2388:	4a1e      	ldr	r2, [pc, #120]	; (2404 <nm_spi_init+0x110>)
    238a:	4918      	ldr	r1, [pc, #96]	; (23ec <nm_spi_init+0xf8>)
    238c:	4818      	ldr	r0, [pc, #96]	; (23f0 <nm_spi_init+0xfc>)
    238e:	4b19      	ldr	r3, [pc, #100]	; (23f4 <nm_spi_init+0x100>)
    2390:	4798      	blx	r3
    2392:	481d      	ldr	r0, [pc, #116]	; (2408 <nm_spi_init+0x114>)
    2394:	4b19      	ldr	r3, [pc, #100]	; (23fc <nm_spi_init+0x108>)
    2396:	4798      	blx	r3
    2398:	200d      	movs	r0, #13
    239a:	4b19      	ldr	r3, [pc, #100]	; (2400 <nm_spi_init+0x10c>)
    239c:	4798      	blx	r3
			return 0;
    239e:	e7db      	b.n	2358 <nm_spi_init+0x64>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
    23a0:	4a1a      	ldr	r2, [pc, #104]	; (240c <nm_spi_init+0x118>)
    23a2:	4912      	ldr	r1, [pc, #72]	; (23ec <nm_spi_init+0xf8>)
    23a4:	4812      	ldr	r0, [pc, #72]	; (23f0 <nm_spi_init+0xfc>)
    23a6:	4b13      	ldr	r3, [pc, #76]	; (23f4 <nm_spi_init+0x100>)
    23a8:	4798      	blx	r3
    23aa:	4819      	ldr	r0, [pc, #100]	; (2410 <nm_spi_init+0x11c>)
    23ac:	4b13      	ldr	r3, [pc, #76]	; (23fc <nm_spi_init+0x108>)
    23ae:	4798      	blx	r3
    23b0:	200d      	movs	r0, #13
    23b2:	4b13      	ldr	r3, [pc, #76]	; (2400 <nm_spi_init+0x10c>)
    23b4:	4798      	blx	r3
			return 0;
    23b6:	e7cf      	b.n	2358 <nm_spi_init+0x64>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
    23b8:	4a16      	ldr	r2, [pc, #88]	; (2414 <nm_spi_init+0x120>)
    23ba:	490c      	ldr	r1, [pc, #48]	; (23ec <nm_spi_init+0xf8>)
    23bc:	480c      	ldr	r0, [pc, #48]	; (23f0 <nm_spi_init+0xfc>)
    23be:	4b0d      	ldr	r3, [pc, #52]	; (23f4 <nm_spi_init+0x100>)
    23c0:	4798      	blx	r3
    23c2:	4815      	ldr	r0, [pc, #84]	; (2418 <nm_spi_init+0x124>)
    23c4:	4b0d      	ldr	r3, [pc, #52]	; (23fc <nm_spi_init+0x108>)
    23c6:	4798      	blx	r3
    23c8:	200d      	movs	r0, #13
    23ca:	4b0d      	ldr	r3, [pc, #52]	; (2400 <nm_spi_init+0x10c>)
    23cc:	4798      	blx	r3
		return M2M_ERR_BUS_FAIL;
    23ce:	2406      	movs	r4, #6
    23d0:	4264      	negs	r4, r4
    23d2:	e7c1      	b.n	2358 <nm_spi_init+0x64>
    23d4:	2000014c 	.word	0x2000014c
    23d8:	0000e824 	.word	0x0000e824
    23dc:	00002115 	.word	0x00002115
    23e0:	00002005 	.word	0x00002005
    23e4:	000022b1 	.word	0x000022b1
    23e8:	000022dd 	.word	0x000022dd
    23ec:	0000e3f0 	.word	0x0000e3f0
    23f0:	0000dd88 	.word	0x0000dd88
    23f4:	0000c825 	.word	0x0000c825
    23f8:	0000e4fc 	.word	0x0000e4fc
    23fc:	0000c941 	.word	0x0000c941
    2400:	0000c859 	.word	0x0000c859
    2404:	000004c3 	.word	0x000004c3
    2408:	0000e54c 	.word	0x0000e54c
    240c:	000004cd 	.word	0x000004cd
    2410:	0000e578 	.word	0x0000e578
    2414:	000004d7 	.word	0x000004d7
    2418:	0000e5ac 	.word	0x0000e5ac

0000241c <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    241c:	b5f0      	push	{r4, r5, r6, r7, lr}
    241e:	46de      	mov	lr, fp
    2420:	4657      	mov	r7, sl
    2422:	464e      	mov	r6, r9
    2424:	4645      	mov	r5, r8
    2426:	b5e0      	push	{r5, r6, r7, lr}
    2428:	b087      	sub	sp, #28
    242a:	9002      	str	r0, [sp, #8]
    242c:	9103      	str	r1, [sp, #12]
    242e:	0016      	movs	r6, r2
    2430:	250a      	movs	r5, #10
	uint8 single_byte_workaround = 0;
    2432:	2300      	movs	r3, #0
    2434:	469b      	mov	fp, r3
	result = spi_cmd(cmd, addr, 0, size,0);
    2436:	2400      	movs	r4, #0
    2438:	4b3e      	ldr	r3, [pc, #248]	; (2534 <nm_spi_read_block+0x118>)
    243a:	4698      	mov	r8, r3
	result = spi_cmd_rsp(cmd);
    243c:	46a9      	mov	r9, r5
    243e:	e037      	b.n	24b0 <nm_spi_read_block+0x94>
		single_byte_workaround = 1;
    2440:	2301      	movs	r3, #1
    2442:	469b      	mov	fp, r3
		size = 2;
    2444:	3601      	adds	r6, #1
    2446:	e035      	b.n	24b4 <nm_spi_read_block+0x98>
	result = spi_cmd_rsp(cmd);
    2448:	20c8      	movs	r0, #200	; 0xc8
    244a:	4b3b      	ldr	r3, [pc, #236]	; (2538 <nm_spi_read_block+0x11c>)
    244c:	4798      	blx	r3
	if (result != N_OK) {
    244e:	2801      	cmp	r0, #1
    2450:	d045      	beq.n	24de <nm_spi_read_block+0xc2>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
    2452:	4a3a      	ldr	r2, [pc, #232]	; (253c <nm_spi_read_block+0x120>)
    2454:	493a      	ldr	r1, [pc, #232]	; (2540 <nm_spi_read_block+0x124>)
    2456:	483b      	ldr	r0, [pc, #236]	; (2544 <nm_spi_read_block+0x128>)
    2458:	4f3b      	ldr	r7, [pc, #236]	; (2548 <nm_spi_read_block+0x12c>)
    245a:	47b8      	blx	r7
    245c:	9902      	ldr	r1, [sp, #8]
    245e:	483b      	ldr	r0, [pc, #236]	; (254c <nm_spi_read_block+0x130>)
    2460:	47b8      	blx	r7
    2462:	200d      	movs	r0, #13
    2464:	4b3a      	ldr	r3, [pc, #232]	; (2550 <nm_spi_read_block+0x134>)
    2466:	4798      	blx	r3
		nm_bsp_sleep(1);
    2468:	2001      	movs	r0, #1
    246a:	4f3a      	ldr	r7, [pc, #232]	; (2554 <nm_spi_read_block+0x138>)
    246c:	47b8      	blx	r7
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    246e:	9400      	str	r4, [sp, #0]
    2470:	0023      	movs	r3, r4
    2472:	0022      	movs	r2, r4
    2474:	0021      	movs	r1, r4
    2476:	20cf      	movs	r0, #207	; 0xcf
    2478:	4d2e      	ldr	r5, [pc, #184]	; (2534 <nm_spi_read_block+0x118>)
    247a:	47a8      	blx	r5
		spi_cmd_rsp(CMD_RESET);
    247c:	20cf      	movs	r0, #207	; 0xcf
    247e:	4b2e      	ldr	r3, [pc, #184]	; (2538 <nm_spi_read_block+0x11c>)
    2480:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    2482:	4a35      	ldr	r2, [pc, #212]	; (2558 <nm_spi_read_block+0x13c>)
    2484:	492e      	ldr	r1, [pc, #184]	; (2540 <nm_spi_read_block+0x124>)
    2486:	482f      	ldr	r0, [pc, #188]	; (2544 <nm_spi_read_block+0x128>)
    2488:	4b2f      	ldr	r3, [pc, #188]	; (2548 <nm_spi_read_block+0x12c>)
    248a:	469a      	mov	sl, r3
    248c:	4798      	blx	r3
    248e:	0033      	movs	r3, r6
    2490:	9a02      	ldr	r2, [sp, #8]
    2492:	4649      	mov	r1, r9
    2494:	4831      	ldr	r0, [pc, #196]	; (255c <nm_spi_read_block+0x140>)
    2496:	47d0      	blx	sl
    2498:	200d      	movs	r0, #13
    249a:	4b2d      	ldr	r3, [pc, #180]	; (2550 <nm_spi_read_block+0x134>)
    249c:	4798      	blx	r3
		nm_bsp_sleep(1);
    249e:	2001      	movs	r0, #1
    24a0:	47b8      	blx	r7
    24a2:	2301      	movs	r3, #1
    24a4:	425b      	negs	r3, r3
    24a6:	469c      	mov	ip, r3
    24a8:	44e1      	add	r9, ip
		if(retry) goto _RETRY_;
    24aa:	464b      	mov	r3, r9
    24ac:	2b00      	cmp	r3, #0
    24ae:	d038      	beq.n	2522 <nm_spi_read_block+0x106>
	if (size == 1)
    24b0:	2e01      	cmp	r6, #1
    24b2:	d0c5      	beq.n	2440 <nm_spi_read_block+0x24>
	result = spi_cmd(cmd, addr, 0, size,0);
    24b4:	9400      	str	r4, [sp, #0]
    24b6:	0033      	movs	r3, r6
    24b8:	0022      	movs	r2, r4
    24ba:	9d02      	ldr	r5, [sp, #8]
    24bc:	0029      	movs	r1, r5
    24be:	20c8      	movs	r0, #200	; 0xc8
    24c0:	47c0      	blx	r8
	if (result != N_OK) {
    24c2:	2801      	cmp	r0, #1
    24c4:	d0c0      	beq.n	2448 <nm_spi_read_block+0x2c>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
    24c6:	4a26      	ldr	r2, [pc, #152]	; (2560 <nm_spi_read_block+0x144>)
    24c8:	491d      	ldr	r1, [pc, #116]	; (2540 <nm_spi_read_block+0x124>)
    24ca:	481e      	ldr	r0, [pc, #120]	; (2544 <nm_spi_read_block+0x128>)
    24cc:	4f1e      	ldr	r7, [pc, #120]	; (2548 <nm_spi_read_block+0x12c>)
    24ce:	47b8      	blx	r7
    24d0:	0029      	movs	r1, r5
    24d2:	4824      	ldr	r0, [pc, #144]	; (2564 <nm_spi_read_block+0x148>)
    24d4:	47b8      	blx	r7
    24d6:	200d      	movs	r0, #13
    24d8:	4b1d      	ldr	r3, [pc, #116]	; (2550 <nm_spi_read_block+0x134>)
    24da:	4798      	blx	r3
    24dc:	e7c4      	b.n	2468 <nm_spi_read_block+0x4c>
	if (single_byte_workaround)
    24de:	465b      	mov	r3, fp
    24e0:	2b00      	cmp	r3, #0
    24e2:	d016      	beq.n	2512 <nm_spi_read_block+0xf6>
		result = spi_data_read(tmp, size,0);
    24e4:	af05      	add	r7, sp, #20
    24e6:	0022      	movs	r2, r4
    24e8:	0031      	movs	r1, r6
    24ea:	0038      	movs	r0, r7
    24ec:	4b1e      	ldr	r3, [pc, #120]	; (2568 <nm_spi_read_block+0x14c>)
    24ee:	4798      	blx	r3
		buf[0] = tmp[0];
    24f0:	783b      	ldrb	r3, [r7, #0]
    24f2:	9a03      	ldr	r2, [sp, #12]
    24f4:	7013      	strb	r3, [r2, #0]
	if (result != N_OK) {
    24f6:	2801      	cmp	r0, #1
    24f8:	d011      	beq.n	251e <nm_spi_read_block+0x102>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
    24fa:	4a1c      	ldr	r2, [pc, #112]	; (256c <nm_spi_read_block+0x150>)
    24fc:	4910      	ldr	r1, [pc, #64]	; (2540 <nm_spi_read_block+0x124>)
    24fe:	4811      	ldr	r0, [pc, #68]	; (2544 <nm_spi_read_block+0x128>)
    2500:	4b11      	ldr	r3, [pc, #68]	; (2548 <nm_spi_read_block+0x12c>)
    2502:	4798      	blx	r3
    2504:	481a      	ldr	r0, [pc, #104]	; (2570 <nm_spi_read_block+0x154>)
    2506:	4b1b      	ldr	r3, [pc, #108]	; (2574 <nm_spi_read_block+0x158>)
    2508:	4798      	blx	r3
    250a:	200d      	movs	r0, #13
    250c:	4b10      	ldr	r3, [pc, #64]	; (2550 <nm_spi_read_block+0x134>)
    250e:	4798      	blx	r3
    2510:	e7aa      	b.n	2468 <nm_spi_read_block+0x4c>
		result = spi_data_read(buf, size,0);
    2512:	0022      	movs	r2, r4
    2514:	0031      	movs	r1, r6
    2516:	9803      	ldr	r0, [sp, #12]
    2518:	4b13      	ldr	r3, [pc, #76]	; (2568 <nm_spi_read_block+0x14c>)
    251a:	4798      	blx	r3
    251c:	e7eb      	b.n	24f6 <nm_spi_read_block+0xda>
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    251e:	2000      	movs	r0, #0
    2520:	e001      	b.n	2526 <nm_spi_read_block+0x10a>
	else s8Ret = M2M_ERR_BUS_FAIL;
    2522:	2006      	movs	r0, #6
    2524:	4240      	negs	r0, r0

	return s8Ret;
}
    2526:	b007      	add	sp, #28
    2528:	bc3c      	pop	{r2, r3, r4, r5}
    252a:	4690      	mov	r8, r2
    252c:	4699      	mov	r9, r3
    252e:	46a2      	mov	sl, r4
    2530:	46ab      	mov	fp, r5
    2532:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2534:	00001c4d 	.word	0x00001c4d
    2538:	00001ded 	.word	0x00001ded
    253c:	0000045c 	.word	0x0000045c
    2540:	0000e3e4 	.word	0x0000e3e4
    2544:	0000dd88 	.word	0x0000dd88
    2548:	0000c825 	.word	0x0000c825
    254c:	0000e600 	.word	0x0000e600
    2550:	0000c859 	.word	0x0000c859
    2554:	000001c1 	.word	0x000001c1
    2558:	0000047d 	.word	0x0000047d
    255c:	0000e660 	.word	0x0000e660
    2560:	00000456 	.word	0x00000456
    2564:	0000e5d0 	.word	0x0000e5d0
    2568:	00001ec1 	.word	0x00001ec1
    256c:	0000046c 	.word	0x0000046c
    2570:	0000e638 	.word	0x0000e638
    2574:	0000c941 	.word	0x0000c941

00002578 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    2578:	b5f0      	push	{r4, r5, r6, r7, lr}
    257a:	46de      	mov	lr, fp
    257c:	4647      	mov	r7, r8
    257e:	b580      	push	{r7, lr}
    2580:	b089      	sub	sp, #36	; 0x24
    2582:	9004      	str	r0, [sp, #16]
    2584:	468b      	mov	fp, r1
    2586:	9203      	str	r2, [sp, #12]
    2588:	260a      	movs	r6, #10
    258a:	2780      	movs	r7, #128	; 0x80
    258c:	01bf      	lsls	r7, r7, #6
    258e:	466b      	mov	r3, sp
    2590:	82df      	strh	r7, [r3, #22]
    2592:	0035      	movs	r5, r6
    2594:	e02d      	b.n	25f2 <nm_spi_write_block+0x7a>
		size = 2;
    2596:	3301      	adds	r3, #1
    2598:	9303      	str	r3, [sp, #12]
    259a:	e02d      	b.n	25f8 <nm_spi_write_block+0x80>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
    259c:	4a82      	ldr	r2, [pc, #520]	; (27a8 <nm_spi_write_block+0x230>)
    259e:	4983      	ldr	r1, [pc, #524]	; (27ac <nm_spi_write_block+0x234>)
    25a0:	4883      	ldr	r0, [pc, #524]	; (27b0 <nm_spi_write_block+0x238>)
    25a2:	4c84      	ldr	r4, [pc, #528]	; (27b4 <nm_spi_write_block+0x23c>)
    25a4:	47a0      	blx	r4
    25a6:	0031      	movs	r1, r6
    25a8:	4883      	ldr	r0, [pc, #524]	; (27b8 <nm_spi_write_block+0x240>)
    25aa:	47a0      	blx	r4
    25ac:	200d      	movs	r0, #13
    25ae:	4b83      	ldr	r3, [pc, #524]	; (27bc <nm_spi_write_block+0x244>)
    25b0:	4798      	blx	r3
		nm_bsp_sleep(1);
    25b2:	2001      	movs	r0, #1
    25b4:	4c82      	ldr	r4, [pc, #520]	; (27c0 <nm_spi_write_block+0x248>)
    25b6:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    25b8:	2300      	movs	r3, #0
    25ba:	9300      	str	r3, [sp, #0]
    25bc:	2200      	movs	r2, #0
    25be:	2100      	movs	r1, #0
    25c0:	20cf      	movs	r0, #207	; 0xcf
    25c2:	4e80      	ldr	r6, [pc, #512]	; (27c4 <nm_spi_write_block+0x24c>)
    25c4:	47b0      	blx	r6
		spi_cmd_rsp(CMD_RESET);
    25c6:	20cf      	movs	r0, #207	; 0xcf
    25c8:	4b7f      	ldr	r3, [pc, #508]	; (27c8 <nm_spi_write_block+0x250>)
    25ca:	4798      	blx	r3
		M2M_ERR("Reset and retry %d %lx %d\n",retry,addr,size);
    25cc:	4a7f      	ldr	r2, [pc, #508]	; (27cc <nm_spi_write_block+0x254>)
    25ce:	4977      	ldr	r1, [pc, #476]	; (27ac <nm_spi_write_block+0x234>)
    25d0:	4877      	ldr	r0, [pc, #476]	; (27b0 <nm_spi_write_block+0x238>)
    25d2:	4e78      	ldr	r6, [pc, #480]	; (27b4 <nm_spi_write_block+0x23c>)
    25d4:	47b0      	blx	r6
    25d6:	9b03      	ldr	r3, [sp, #12]
    25d8:	9a04      	ldr	r2, [sp, #16]
    25da:	0029      	movs	r1, r5
    25dc:	487c      	ldr	r0, [pc, #496]	; (27d0 <nm_spi_write_block+0x258>)
    25de:	47b0      	blx	r6
    25e0:	200d      	movs	r0, #13
    25e2:	4b76      	ldr	r3, [pc, #472]	; (27bc <nm_spi_write_block+0x244>)
    25e4:	4798      	blx	r3
		nm_bsp_sleep(1);
    25e6:	2001      	movs	r0, #1
    25e8:	47a0      	blx	r4
    25ea:	3d01      	subs	r5, #1
		if(retry) goto _RETRY_;
    25ec:	2d00      	cmp	r5, #0
    25ee:	d100      	bne.n	25f2 <nm_spi_write_block+0x7a>
    25f0:	e0d2      	b.n	2798 <nm_spi_write_block+0x220>
	if (size == 1)
    25f2:	9b03      	ldr	r3, [sp, #12]
    25f4:	2b01      	cmp	r3, #1
    25f6:	d0ce      	beq.n	2596 <nm_spi_write_block+0x1e>
	result = spi_cmd(cmd, addr, 0, size,0);
    25f8:	2300      	movs	r3, #0
    25fa:	9300      	str	r3, [sp, #0]
    25fc:	9b03      	ldr	r3, [sp, #12]
    25fe:	2200      	movs	r2, #0
    2600:	9e04      	ldr	r6, [sp, #16]
    2602:	0031      	movs	r1, r6
    2604:	20c7      	movs	r0, #199	; 0xc7
    2606:	4c6f      	ldr	r4, [pc, #444]	; (27c4 <nm_spi_write_block+0x24c>)
    2608:	47a0      	blx	r4
	if (result != N_OK) {
    260a:	2801      	cmp	r0, #1
    260c:	d1c6      	bne.n	259c <nm_spi_write_block+0x24>
	result = spi_cmd_rsp(cmd);
    260e:	20c7      	movs	r0, #199	; 0xc7
    2610:	4b6d      	ldr	r3, [pc, #436]	; (27c8 <nm_spi_write_block+0x250>)
    2612:	4798      	blx	r3
	if (result != N_OK) {
    2614:	2801      	cmp	r0, #1
    2616:	d00b      	beq.n	2630 <nm_spi_write_block+0xb8>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
    2618:	4a6e      	ldr	r2, [pc, #440]	; (27d4 <nm_spi_write_block+0x25c>)
    261a:	4964      	ldr	r1, [pc, #400]	; (27ac <nm_spi_write_block+0x234>)
    261c:	4864      	ldr	r0, [pc, #400]	; (27b0 <nm_spi_write_block+0x238>)
    261e:	4c65      	ldr	r4, [pc, #404]	; (27b4 <nm_spi_write_block+0x23c>)
    2620:	47a0      	blx	r4
    2622:	9904      	ldr	r1, [sp, #16]
    2624:	486c      	ldr	r0, [pc, #432]	; (27d8 <nm_spi_write_block+0x260>)
    2626:	47a0      	blx	r4
    2628:	200d      	movs	r0, #13
    262a:	4b64      	ldr	r3, [pc, #400]	; (27bc <nm_spi_write_block+0x244>)
    262c:	4798      	blx	r3
    262e:	e7c0      	b.n	25b2 <nm_spi_write_block+0x3a>
	uint8 cmd, order, crc[2] = {0};
    2630:	2200      	movs	r2, #0
    2632:	ab07      	add	r3, sp, #28
    2634:	801a      	strh	r2, [r3, #0]
    2636:	9c03      	ldr	r4, [sp, #12]
	ix = 0;
    2638:	2600      	movs	r6, #0
				order = 0x1;
    263a:	46a8      	mov	r8, r5
    263c:	0035      	movs	r5, r6
    263e:	0026      	movs	r6, r4
    2640:	e021      	b.n	2686 <nm_spi_write_block+0x10e>
				order = 0x2;
    2642:	2300      	movs	r3, #0
    2644:	42b7      	cmp	r7, r6
    2646:	415b      	adcs	r3, r3
    2648:	3302      	adds	r3, #2
		cmd |= order;
    264a:	200b      	movs	r0, #11
    264c:	aa04      	add	r2, sp, #16
    264e:	4694      	mov	ip, r2
    2650:	4460      	add	r0, ip
    2652:	2210      	movs	r2, #16
    2654:	4252      	negs	r2, r2
    2656:	4313      	orrs	r3, r2
    2658:	7003      	strb	r3, [r0, #0]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
    265a:	2101      	movs	r1, #1
    265c:	4b5f      	ldr	r3, [pc, #380]	; (27dc <nm_spi_write_block+0x264>)
    265e:	4798      	blx	r3
    2660:	2800      	cmp	r0, #0
    2662:	d11d      	bne.n	26a0 <nm_spi_write_block+0x128>
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
    2664:	465b      	mov	r3, fp
    2666:	1958      	adds	r0, r3, r5
    2668:	0021      	movs	r1, r4
    266a:	4b5c      	ldr	r3, [pc, #368]	; (27dc <nm_spi_write_block+0x264>)
    266c:	4798      	blx	r3
    266e:	2800      	cmp	r0, #0
    2670:	d12e      	bne.n	26d0 <nm_spi_write_block+0x158>
		if (!gu8Crc_off) {
    2672:	4b5b      	ldr	r3, [pc, #364]	; (27e0 <nm_spi_write_block+0x268>)
    2674:	781b      	ldrb	r3, [r3, #0]
    2676:	2b00      	cmp	r3, #0
    2678:	d037      	beq.n	26ea <nm_spi_write_block+0x172>
		ix += nbytes;
    267a:	1965      	adds	r5, r4, r5
    267c:	b22d      	sxth	r5, r5
		sz -= nbytes;
    267e:	1b36      	subs	r6, r6, r4
    2680:	b2b6      	uxth	r6, r6
	} while (sz);
    2682:	2e00      	cmp	r6, #0
    2684:	d052      	beq.n	272c <nm_spi_write_block+0x1b4>
    2686:	1c34      	adds	r4, r6, #0
    2688:	42be      	cmp	r6, r7
    268a:	d901      	bls.n	2690 <nm_spi_write_block+0x118>
    268c:	466b      	mov	r3, sp
    268e:	8adc      	ldrh	r4, [r3, #22]
    2690:	b2a4      	uxth	r4, r4
		if (ix == 0)  {
    2692:	2d00      	cmp	r5, #0
    2694:	d1d5      	bne.n	2642 <nm_spi_write_block+0xca>
				order = 0x3;
    2696:	2303      	movs	r3, #3
			if (sz <= DATA_PKT_SZ)
    2698:	42be      	cmp	r6, r7
    269a:	d9d6      	bls.n	264a <nm_spi_write_block+0xd2>
				order = 0x1;
    269c:	3b02      	subs	r3, #2
    269e:	e7d4      	b.n	264a <nm_spi_write_block+0xd2>
    26a0:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
    26a2:	4a50      	ldr	r2, [pc, #320]	; (27e4 <nm_spi_write_block+0x26c>)
    26a4:	4950      	ldr	r1, [pc, #320]	; (27e8 <nm_spi_write_block+0x270>)
    26a6:	4842      	ldr	r0, [pc, #264]	; (27b0 <nm_spi_write_block+0x238>)
    26a8:	4b42      	ldr	r3, [pc, #264]	; (27b4 <nm_spi_write_block+0x23c>)
    26aa:	4798      	blx	r3
    26ac:	484f      	ldr	r0, [pc, #316]	; (27ec <nm_spi_write_block+0x274>)
    26ae:	4b50      	ldr	r3, [pc, #320]	; (27f0 <nm_spi_write_block+0x278>)
    26b0:	4798      	blx	r3
    26b2:	200d      	movs	r0, #13
    26b4:	4b41      	ldr	r3, [pc, #260]	; (27bc <nm_spi_write_block+0x244>)
    26b6:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    26b8:	4a4e      	ldr	r2, [pc, #312]	; (27f4 <nm_spi_write_block+0x27c>)
    26ba:	493c      	ldr	r1, [pc, #240]	; (27ac <nm_spi_write_block+0x234>)
    26bc:	483c      	ldr	r0, [pc, #240]	; (27b0 <nm_spi_write_block+0x238>)
    26be:	4b3d      	ldr	r3, [pc, #244]	; (27b4 <nm_spi_write_block+0x23c>)
    26c0:	4798      	blx	r3
    26c2:	484d      	ldr	r0, [pc, #308]	; (27f8 <nm_spi_write_block+0x280>)
    26c4:	4b4a      	ldr	r3, [pc, #296]	; (27f0 <nm_spi_write_block+0x278>)
    26c6:	4798      	blx	r3
    26c8:	200d      	movs	r0, #13
    26ca:	4b3c      	ldr	r3, [pc, #240]	; (27bc <nm_spi_write_block+0x244>)
    26cc:	4798      	blx	r3
    26ce:	e770      	b.n	25b2 <nm_spi_write_block+0x3a>
    26d0:	4645      	mov	r5, r8
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
    26d2:	4a4a      	ldr	r2, [pc, #296]	; (27fc <nm_spi_write_block+0x284>)
    26d4:	4944      	ldr	r1, [pc, #272]	; (27e8 <nm_spi_write_block+0x270>)
    26d6:	4836      	ldr	r0, [pc, #216]	; (27b0 <nm_spi_write_block+0x238>)
    26d8:	4b36      	ldr	r3, [pc, #216]	; (27b4 <nm_spi_write_block+0x23c>)
    26da:	4798      	blx	r3
    26dc:	4848      	ldr	r0, [pc, #288]	; (2800 <nm_spi_write_block+0x288>)
    26de:	4b44      	ldr	r3, [pc, #272]	; (27f0 <nm_spi_write_block+0x278>)
    26e0:	4798      	blx	r3
    26e2:	200d      	movs	r0, #13
    26e4:	4b35      	ldr	r3, [pc, #212]	; (27bc <nm_spi_write_block+0x244>)
    26e6:	4798      	blx	r3
    26e8:	e7e6      	b.n	26b8 <nm_spi_write_block+0x140>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
    26ea:	2102      	movs	r1, #2
    26ec:	a807      	add	r0, sp, #28
    26ee:	4b3b      	ldr	r3, [pc, #236]	; (27dc <nm_spi_write_block+0x264>)
    26f0:	4798      	blx	r3
    26f2:	2800      	cmp	r0, #0
    26f4:	d0c1      	beq.n	267a <nm_spi_write_block+0x102>
    26f6:	4645      	mov	r5, r8
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
    26f8:	22d7      	movs	r2, #215	; 0xd7
    26fa:	0092      	lsls	r2, r2, #2
    26fc:	493a      	ldr	r1, [pc, #232]	; (27e8 <nm_spi_write_block+0x270>)
    26fe:	482c      	ldr	r0, [pc, #176]	; (27b0 <nm_spi_write_block+0x238>)
    2700:	4b2c      	ldr	r3, [pc, #176]	; (27b4 <nm_spi_write_block+0x23c>)
    2702:	4798      	blx	r3
    2704:	483f      	ldr	r0, [pc, #252]	; (2804 <nm_spi_write_block+0x28c>)
    2706:	4b3a      	ldr	r3, [pc, #232]	; (27f0 <nm_spi_write_block+0x278>)
    2708:	4798      	blx	r3
    270a:	200d      	movs	r0, #13
    270c:	4b2b      	ldr	r3, [pc, #172]	; (27bc <nm_spi_write_block+0x244>)
    270e:	4798      	blx	r3
    2710:	e7d2      	b.n	26b8 <nm_spi_write_block+0x140>
		M2M_ERR("[nmi spi]: Failed bus error...\n");
    2712:	229a      	movs	r2, #154	; 0x9a
    2714:	0052      	lsls	r2, r2, #1
    2716:	493c      	ldr	r1, [pc, #240]	; (2808 <nm_spi_write_block+0x290>)
    2718:	4825      	ldr	r0, [pc, #148]	; (27b0 <nm_spi_write_block+0x238>)
    271a:	4b26      	ldr	r3, [pc, #152]	; (27b4 <nm_spi_write_block+0x23c>)
    271c:	4798      	blx	r3
    271e:	483b      	ldr	r0, [pc, #236]	; (280c <nm_spi_write_block+0x294>)
    2720:	4b33      	ldr	r3, [pc, #204]	; (27f0 <nm_spi_write_block+0x278>)
    2722:	4798      	blx	r3
    2724:	200d      	movs	r0, #13
    2726:	4b25      	ldr	r3, [pc, #148]	; (27bc <nm_spi_write_block+0x244>)
    2728:	4798      	blx	r3
    272a:	e027      	b.n	277c <nm_spi_write_block+0x204>
    272c:	4645      	mov	r5, r8
    if (!gu8Crc_off)
    272e:	4b2c      	ldr	r3, [pc, #176]	; (27e0 <nm_spi_write_block+0x268>)
    2730:	781c      	ldrb	r4, [r3, #0]
		len = 3;
    2732:	1e63      	subs	r3, r4, #1
    2734:	419c      	sbcs	r4, r3
    2736:	3402      	adds	r4, #2
	if (M2M_SUCCESS != nmi_spi_read(&rsp[0], len)) {
    2738:	b2a1      	uxth	r1, r4
    273a:	a807      	add	r0, sp, #28
    273c:	4b34      	ldr	r3, [pc, #208]	; (2810 <nm_spi_write_block+0x298>)
    273e:	4798      	blx	r3
    2740:	2800      	cmp	r0, #0
    2742:	d1e6      	bne.n	2712 <nm_spi_write_block+0x19a>
	if((rsp[len-1] != 0)||(rsp[len-2] != 0xC3))
    2744:	ab08      	add	r3, sp, #32
    2746:	191b      	adds	r3, r3, r4
    2748:	3b05      	subs	r3, #5
    274a:	781b      	ldrb	r3, [r3, #0]
    274c:	2b00      	cmp	r3, #0
    274e:	d106      	bne.n	275e <nm_spi_write_block+0x1e6>
    2750:	ab08      	add	r3, sp, #32
    2752:	469c      	mov	ip, r3
    2754:	4464      	add	r4, ip
    2756:	3c06      	subs	r4, #6
    2758:	7823      	ldrb	r3, [r4, #0]
    275a:	2bc3      	cmp	r3, #195	; 0xc3
    275c:	d01a      	beq.n	2794 <nm_spi_write_block+0x21c>
		M2M_ERR("[nmi spi]: Failed data response read, %x %x %x\n",rsp[0],rsp[1],rsp[2]);
    275e:	223c      	movs	r2, #60	; 0x3c
    2760:	32ff      	adds	r2, #255	; 0xff
    2762:	4929      	ldr	r1, [pc, #164]	; (2808 <nm_spi_write_block+0x290>)
    2764:	4812      	ldr	r0, [pc, #72]	; (27b0 <nm_spi_write_block+0x238>)
    2766:	4c13      	ldr	r4, [pc, #76]	; (27b4 <nm_spi_write_block+0x23c>)
    2768:	47a0      	blx	r4
    276a:	a907      	add	r1, sp, #28
    276c:	788b      	ldrb	r3, [r1, #2]
    276e:	784a      	ldrb	r2, [r1, #1]
    2770:	7809      	ldrb	r1, [r1, #0]
    2772:	4828      	ldr	r0, [pc, #160]	; (2814 <nm_spi_write_block+0x29c>)
    2774:	47a0      	blx	r4
    2776:	200d      	movs	r0, #13
    2778:	4b10      	ldr	r3, [pc, #64]	; (27bc <nm_spi_write_block+0x244>)
    277a:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    277c:	4a26      	ldr	r2, [pc, #152]	; (2818 <nm_spi_write_block+0x2a0>)
    277e:	490b      	ldr	r1, [pc, #44]	; (27ac <nm_spi_write_block+0x234>)
    2780:	480b      	ldr	r0, [pc, #44]	; (27b0 <nm_spi_write_block+0x238>)
    2782:	4b0c      	ldr	r3, [pc, #48]	; (27b4 <nm_spi_write_block+0x23c>)
    2784:	4798      	blx	r3
    2786:	481c      	ldr	r0, [pc, #112]	; (27f8 <nm_spi_write_block+0x280>)
    2788:	4b19      	ldr	r3, [pc, #100]	; (27f0 <nm_spi_write_block+0x278>)
    278a:	4798      	blx	r3
    278c:	200d      	movs	r0, #13
    278e:	4b0b      	ldr	r3, [pc, #44]	; (27bc <nm_spi_write_block+0x244>)
    2790:	4798      	blx	r3
    2792:	e70e      	b.n	25b2 <nm_spi_write_block+0x3a>
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    2794:	2000      	movs	r0, #0
    2796:	e001      	b.n	279c <nm_spi_write_block+0x224>
	else s8Ret = M2M_ERR_BUS_FAIL;
    2798:	2006      	movs	r0, #6
    279a:	4240      	negs	r0, r0

	return s8Ret;
}
    279c:	b009      	add	sp, #36	; 0x24
    279e:	bc0c      	pop	{r2, r3}
    27a0:	4690      	mov	r8, r2
    27a2:	469b      	mov	fp, r3
    27a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    27a6:	46c0      	nop			; (mov r8, r8)
    27a8:	000003c3 	.word	0x000003c3
    27ac:	0000e3c4 	.word	0x0000e3c4
    27b0:	0000dd88 	.word	0x0000dd88
    27b4:	0000c825 	.word	0x0000c825
    27b8:	0000e67c 	.word	0x0000e67c
    27bc:	0000c859 	.word	0x0000c859
    27c0:	000001c1 	.word	0x000001c1
    27c4:	00001c4d 	.word	0x00001c4d
    27c8:	00001ded 	.word	0x00001ded
    27cc:	000003eb 	.word	0x000003eb
    27d0:	0000e660 	.word	0x0000e660
    27d4:	000003c9 	.word	0x000003c9
    27d8:	0000e6ac 	.word	0x0000e6ac
    27dc:	00001c2d 	.word	0x00001c2d
    27e0:	2000014c 	.word	0x2000014c
    27e4:	00000349 	.word	0x00000349
    27e8:	0000e3a4 	.word	0x0000e3a4
    27ec:	0000e6e4 	.word	0x0000e6e4
    27f0:	0000c941 	.word	0x0000c941
    27f4:	000003d9 	.word	0x000003d9
    27f8:	0000e7d8 	.word	0x0000e7d8
    27fc:	00000352 	.word	0x00000352
    2800:	0000e71c 	.word	0x0000e71c
    2804:	0000e750 	.word	0x0000e750
    2808:	0000e378 	.word	0x0000e378
    280c:	0000e788 	.word	0x0000e788
    2810:	00001dcd 	.word	0x00001dcd
    2814:	0000e7a8 	.word	0x0000e7a8
    2818:	000003e1 	.word	0x000003e1

0000281c <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
    281c:	b5f0      	push	{r4, r5, r6, r7, lr}
    281e:	46de      	mov	lr, fp
    2820:	4657      	mov	r7, sl
    2822:	464e      	mov	r6, r9
    2824:	4645      	mov	r5, r8
    2826:	b5e0      	push	{r5, r6, r7, lr}
    2828:	b085      	sub	sp, #20
    282a:	9001      	str	r0, [sp, #4]
    282c:	000e      	movs	r6, r1
    282e:	9202      	str	r2, [sp, #8]
    2830:	001d      	movs	r5, r3
    2832:	ab0e      	add	r3, sp, #56	; 0x38
    2834:	881c      	ldrh	r4, [r3, #0]
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
    2836:	2c00      	cmp	r4, #0
    2838:	d064      	beq.n	2904 <Socket_ReadSocketData+0xe8>
    283a:	0103      	lsls	r3, r0, #4
    283c:	4935      	ldr	r1, [pc, #212]	; (2914 <Socket_ReadSocketData+0xf8>)
    283e:	585b      	ldr	r3, [r3, r1]
    2840:	2b00      	cmp	r3, #0
    2842:	d05f      	beq.n	2904 <Socket_ReadSocketData+0xe8>
    2844:	0101      	lsls	r1, r0, #4
    2846:	4b33      	ldr	r3, [pc, #204]	; (2914 <Socket_ReadSocketData+0xf8>)
    2848:	185b      	adds	r3, r3, r1
    284a:	889b      	ldrh	r3, [r3, #4]
    284c:	b29b      	uxth	r3, r3
    284e:	2b00      	cmp	r3, #0
    2850:	d058      	beq.n	2904 <Socket_ReadSocketData+0xe8>
    2852:	4b30      	ldr	r3, [pc, #192]	; (2914 <Socket_ReadSocketData+0xf8>)
    2854:	185b      	adds	r3, r3, r1
    2856:	7a9b      	ldrb	r3, [r3, #10]
    2858:	2b01      	cmp	r3, #1
    285a:	d153      	bne.n	2904 <Socket_ReadSocketData+0xe8>
		uint32	u32Address = u32StartAddress;
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
    285c:	80f4      	strh	r4, [r6, #6]
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    285e:	4b2d      	ldr	r3, [pc, #180]	; (2914 <Socket_ReadSocketData+0xf8>)
    2860:	469b      	mov	fp, r3
    2862:	448b      	add	fp, r1
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);

				u16ReadCount -= u16Read;
				u32Address += u16Read;

				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    2864:	465b      	mov	r3, fp
    2866:	220a      	movs	r2, #10
    2868:	4690      	mov	r8, r2
    286a:	44d8      	add	r8, fp
    286c:	468a      	mov	sl, r1
    286e:	9500      	str	r5, [sp, #0]
    2870:	9303      	str	r3, [sp, #12]
    2872:	e015      	b.n	28a0 <Socket_ReadSocketData+0x84>
    2874:	0025      	movs	r5, r4
			u8SetRxDone = 1;
    2876:	2301      	movs	r3, #1
    2878:	e01c      	b.n	28b4 <Socket_ReadSocketData+0x98>
				{
					M2M_DBG("Application Closed Socket While Rx Is not Complete\n");
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    287a:	3301      	adds	r3, #1
    287c:	2200      	movs	r2, #0
    287e:	2100      	movs	r1, #0
    2880:	2000      	movs	r0, #0
    2882:	4c25      	ldr	r4, [pc, #148]	; (2918 <Socket_ReadSocketData+0xfc>)
    2884:	47a0      	blx	r4
    2886:	e03d      	b.n	2904 <Socket_ReadSocketData+0xe8>
					break;
				}
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
    2888:	4824      	ldr	r0, [pc, #144]	; (291c <Socket_ReadSocketData+0x100>)
    288a:	4d25      	ldr	r5, [pc, #148]	; (2920 <Socket_ReadSocketData+0x104>)
    288c:	47a8      	blx	r5
    288e:	0021      	movs	r1, r4
    2890:	4824      	ldr	r0, [pc, #144]	; (2924 <Socket_ReadSocketData+0x108>)
    2892:	47a8      	blx	r5
    2894:	200d      	movs	r0, #13
    2896:	4b24      	ldr	r3, [pc, #144]	; (2928 <Socket_ReadSocketData+0x10c>)
    2898:	4798      	blx	r3
				break;
    289a:	e033      	b.n	2904 <Socket_ReadSocketData+0xe8>
			}
		}while(u16ReadCount != 0);
    289c:	2c00      	cmp	r4, #0
    289e:	d031      	beq.n	2904 <Socket_ReadSocketData+0xe8>
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    28a0:	465b      	mov	r3, fp
    28a2:	889b      	ldrh	r3, [r3, #4]
    28a4:	1ae3      	subs	r3, r4, r3
			if(s16Diff > 0)
    28a6:	b21b      	sxth	r3, r3
    28a8:	2b00      	cmp	r3, #0
    28aa:	dde3      	ble.n	2874 <Socket_ReadSocketData+0x58>
				u16Read		= gastrSockets[sock].u16UserBufferSize;
    28ac:	9b03      	ldr	r3, [sp, #12]
    28ae:	889d      	ldrh	r5, [r3, #4]
    28b0:	b2ad      	uxth	r5, r5
				u8SetRxDone = 0;
    28b2:	2300      	movs	r3, #0
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
    28b4:	4a17      	ldr	r2, [pc, #92]	; (2914 <Socket_ReadSocketData+0xf8>)
    28b6:	4651      	mov	r1, sl
    28b8:	5889      	ldr	r1, [r1, r2]
    28ba:	002a      	movs	r2, r5
    28bc:	9800      	ldr	r0, [sp, #0]
    28be:	4f16      	ldr	r7, [pc, #88]	; (2918 <Socket_ReadSocketData+0xfc>)
    28c0:	47b8      	blx	r7
    28c2:	2800      	cmp	r0, #0
    28c4:	d1e0      	bne.n	2888 <Socket_ReadSocketData+0x6c>
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
    28c6:	4b13      	ldr	r3, [pc, #76]	; (2914 <Socket_ReadSocketData+0xf8>)
    28c8:	4652      	mov	r2, sl
    28ca:	58d3      	ldr	r3, [r2, r3]
    28cc:	6033      	str	r3, [r6, #0]
				pstrRecv->s16BufferSize		= u16Read;
    28ce:	80b5      	strh	r5, [r6, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
    28d0:	88f3      	ldrh	r3, [r6, #6]
    28d2:	1b5b      	subs	r3, r3, r5
    28d4:	80f3      	strh	r3, [r6, #6]
				if (gpfAppSocketCb)
    28d6:	4b15      	ldr	r3, [pc, #84]	; (292c <Socket_ReadSocketData+0x110>)
    28d8:	681b      	ldr	r3, [r3, #0]
    28da:	2b00      	cmp	r3, #0
    28dc:	d005      	beq.n	28ea <Socket_ReadSocketData+0xce>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
    28de:	4b13      	ldr	r3, [pc, #76]	; (292c <Socket_ReadSocketData+0x110>)
    28e0:	681b      	ldr	r3, [r3, #0]
    28e2:	0032      	movs	r2, r6
    28e4:	9902      	ldr	r1, [sp, #8]
    28e6:	9801      	ldr	r0, [sp, #4]
    28e8:	4798      	blx	r3
				u16ReadCount -= u16Read;
    28ea:	1b64      	subs	r4, r4, r5
    28ec:	b2a4      	uxth	r4, r4
				u32Address += u16Read;
    28ee:	9b00      	ldr	r3, [sp, #0]
    28f0:	469c      	mov	ip, r3
    28f2:	44ac      	add	ip, r5
    28f4:	4663      	mov	r3, ip
    28f6:	9300      	str	r3, [sp, #0]
				if((!gastrSockets[sock].bIsUsed) && (u16ReadCount))
    28f8:	4643      	mov	r3, r8
    28fa:	781b      	ldrb	r3, [r3, #0]
    28fc:	2b00      	cmp	r3, #0
    28fe:	d1cd      	bne.n	289c <Socket_ReadSocketData+0x80>
    2900:	2c00      	cmp	r4, #0
    2902:	d1ba      	bne.n	287a <Socket_ReadSocketData+0x5e>
	}
}
    2904:	b005      	add	sp, #20
    2906:	bc3c      	pop	{r2, r3, r4, r5}
    2908:	4690      	mov	r8, r2
    290a:	4699      	mov	r9, r3
    290c:	46a2      	mov	sl, r4
    290e:	46ab      	mov	fp, r5
    2910:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2912:	46c0      	nop			; (mov r8, r8)
    2914:	20000a20 	.word	0x20000a20
    2918:	00000cbd 	.word	0x00000cbd
    291c:	0000e0b8 	.word	0x0000e0b8
    2920:	0000c825 	.word	0x0000c825
    2924:	0000ea40 	.word	0x0000ea40
    2928:	0000c859 	.word	0x0000c859
    292c:	20000ad0 	.word	0x20000ad0

00002930 <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{	
    2930:	b5f0      	push	{r4, r5, r6, r7, lr}
    2932:	46d6      	mov	lr, sl
    2934:	464f      	mov	r7, r9
    2936:	4646      	mov	r6, r8
    2938:	b5c0      	push	{r6, r7, lr}
    293a:	b09a      	sub	sp, #104	; 0x68
    293c:	000d      	movs	r5, r1
    293e:	0014      	movs	r4, r2
	if((u8OpCode == SOCKET_CMD_BIND) || (u8OpCode == SOCKET_CMD_SSL_BIND))
    2940:	2841      	cmp	r0, #65	; 0x41
    2942:	d039      	beq.n	29b8 <m2m_ip_cb+0x88>
    2944:	2854      	cmp	r0, #84	; 0x54
    2946:	d037      	beq.n	29b8 <m2m_ip_cb+0x88>
			strBind.status = strBindReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
    2948:	2842      	cmp	r0, #66	; 0x42
    294a:	d053      	beq.n	29f4 <m2m_ip_cb+0xc4>
			strListen.status = strListenReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
    294c:	2843      	cmp	r0, #67	; 0x43
    294e:	d06a      	beq.n	2a26 <m2m_ip_cb+0xf6>
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
    2950:	2844      	cmp	r0, #68	; 0x44
    2952:	d100      	bne.n	2956 <m2m_ip_cb+0x26>
    2954:	e0af      	b.n	2ab6 <m2m_ip_cb+0x186>
    2956:	284b      	cmp	r0, #75	; 0x4b
    2958:	d100      	bne.n	295c <m2m_ip_cb+0x2c>
    295a:	e0ac      	b.n	2ab6 <m2m_ip_cb+0x186>
			}
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
    295c:	284a      	cmp	r0, #74	; 0x4a
    295e:	d100      	bne.n	2962 <m2m_ip_cb+0x32>
    2960:	e0cf      	b.n	2b02 <m2m_ip_cb+0x1d2>
		{
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
    2962:	2846      	cmp	r0, #70	; 0x46
    2964:	d100      	bne.n	2968 <m2m_ip_cb+0x38>
    2966:	e0e5      	b.n	2b34 <m2m_ip_cb+0x204>
    2968:	2848      	cmp	r0, #72	; 0x48
    296a:	d100      	bne.n	296e <m2m_ip_cb+0x3e>
    296c:	e10e      	b.n	2b8c <m2m_ip_cb+0x25c>
    296e:	284d      	cmp	r0, #77	; 0x4d
    2970:	d100      	bne.n	2974 <m2m_ip_cb+0x44>
    2972:	e0dc      	b.n	2b2e <m2m_ip_cb+0x1fe>
						M2M_DBG("hif_receive Fail\n");
				}
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    2974:	2845      	cmp	r0, #69	; 0x45
    2976:	d100      	bne.n	297a <m2m_ip_cb+0x4a>
    2978:	e12c      	b.n	2bd4 <m2m_ip_cb+0x2a4>
    297a:	2847      	cmp	r0, #71	; 0x47
    297c:	d100      	bne.n	2980 <m2m_ip_cb+0x50>
    297e:	e14d      	b.n	2c1c <m2m_ip_cb+0x2ec>
	{
		SOCKET			sock;
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    2980:	2507      	movs	r5, #7
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    2982:	284c      	cmp	r0, #76	; 0x4c
    2984:	d100      	bne.n	2988 <m2m_ip_cb+0x58>
    2986:	e126      	b.n	2bd6 <m2m_ip_cb+0x2a6>
			{
				M2M_DBG("Discard send callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
			}
		}
	}
	else if(u8OpCode == SOCKET_CMD_PING)
    2988:	2852      	cmp	r0, #82	; 0x52
    298a:	d12d      	bne.n	29e8 <m2m_ip_cb+0xb8>
	{
		tstrPingReply	strPingReply;
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
    298c:	2301      	movs	r3, #1
    298e:	2214      	movs	r2, #20
    2990:	a909      	add	r1, sp, #36	; 0x24
    2992:	0020      	movs	r0, r4
    2994:	4ca2      	ldr	r4, [pc, #648]	; (2c20 <m2m_ip_cb+0x2f0>)
    2996:	47a0      	blx	r4
    2998:	2800      	cmp	r0, #0
    299a:	d125      	bne.n	29e8 <m2m_ip_cb+0xb8>
		{
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
    299c:	4ba1      	ldr	r3, [pc, #644]	; (2c24 <m2m_ip_cb+0x2f4>)
    299e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    29a0:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
    29a2:	681b      	ldr	r3, [r3, #0]
    29a4:	2b00      	cmp	r3, #0
    29a6:	d01f      	beq.n	29e8 <m2m_ip_cb+0xb8>
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
    29a8:	4b9e      	ldr	r3, [pc, #632]	; (2c24 <m2m_ip_cb+0x2f4>)
    29aa:	681c      	ldr	r4, [r3, #0]
    29ac:	ab09      	add	r3, sp, #36	; 0x24
    29ae:	7c1a      	ldrb	r2, [r3, #16]
    29b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    29b2:	9809      	ldr	r0, [sp, #36]	; 0x24
    29b4:	47a0      	blx	r4
			}
		}
	}
}
    29b6:	e017      	b.n	29e8 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
    29b8:	2300      	movs	r3, #0
    29ba:	2204      	movs	r2, #4
    29bc:	a909      	add	r1, sp, #36	; 0x24
    29be:	0020      	movs	r0, r4
    29c0:	4c97      	ldr	r4, [pc, #604]	; (2c20 <m2m_ip_cb+0x2f0>)
    29c2:	47a0      	blx	r4
    29c4:	2800      	cmp	r0, #0
    29c6:	d10f      	bne.n	29e8 <m2m_ip_cb+0xb8>
			strBind.status = strBindReply.s8Status;
    29c8:	ab09      	add	r3, sp, #36	; 0x24
    29ca:	785a      	ldrb	r2, [r3, #1]
    29cc:	ab05      	add	r3, sp, #20
    29ce:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    29d0:	4b95      	ldr	r3, [pc, #596]	; (2c28 <m2m_ip_cb+0x2f8>)
    29d2:	681b      	ldr	r3, [r3, #0]
    29d4:	2b00      	cmp	r3, #0
    29d6:	d007      	beq.n	29e8 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
    29d8:	4b93      	ldr	r3, [pc, #588]	; (2c28 <m2m_ip_cb+0x2f8>)
    29da:	681b      	ldr	r3, [r3, #0]
    29dc:	aa09      	add	r2, sp, #36	; 0x24
    29de:	2000      	movs	r0, #0
    29e0:	5610      	ldrsb	r0, [r2, r0]
    29e2:	aa05      	add	r2, sp, #20
    29e4:	2101      	movs	r1, #1
    29e6:	4798      	blx	r3
}
    29e8:	b01a      	add	sp, #104	; 0x68
    29ea:	bc1c      	pop	{r2, r3, r4}
    29ec:	4690      	mov	r8, r2
    29ee:	4699      	mov	r9, r3
    29f0:	46a2      	mov	sl, r4
    29f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
    29f4:	2300      	movs	r3, #0
    29f6:	2204      	movs	r2, #4
    29f8:	a909      	add	r1, sp, #36	; 0x24
    29fa:	0020      	movs	r0, r4
    29fc:	4c88      	ldr	r4, [pc, #544]	; (2c20 <m2m_ip_cb+0x2f0>)
    29fe:	47a0      	blx	r4
    2a00:	2800      	cmp	r0, #0
    2a02:	d1f1      	bne.n	29e8 <m2m_ip_cb+0xb8>
			strListen.status = strListenReply.s8Status;
    2a04:	ab09      	add	r3, sp, #36	; 0x24
    2a06:	785a      	ldrb	r2, [r3, #1]
    2a08:	ab05      	add	r3, sp, #20
    2a0a:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    2a0c:	4b86      	ldr	r3, [pc, #536]	; (2c28 <m2m_ip_cb+0x2f8>)
    2a0e:	681b      	ldr	r3, [r3, #0]
    2a10:	2b00      	cmp	r3, #0
    2a12:	d0e9      	beq.n	29e8 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
    2a14:	4b84      	ldr	r3, [pc, #528]	; (2c28 <m2m_ip_cb+0x2f8>)
    2a16:	681b      	ldr	r3, [r3, #0]
    2a18:	aa09      	add	r2, sp, #36	; 0x24
    2a1a:	2000      	movs	r0, #0
    2a1c:	5610      	ldrsb	r0, [r2, r0]
    2a1e:	aa05      	add	r2, sp, #20
    2a20:	2102      	movs	r1, #2
    2a22:	4798      	blx	r3
    2a24:	e7e0      	b.n	29e8 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
    2a26:	2300      	movs	r3, #0
    2a28:	220c      	movs	r2, #12
    2a2a:	a905      	add	r1, sp, #20
    2a2c:	0020      	movs	r0, r4
    2a2e:	4c7c      	ldr	r4, [pc, #496]	; (2c20 <m2m_ip_cb+0x2f0>)
    2a30:	47a0      	blx	r4
    2a32:	2800      	cmp	r0, #0
    2a34:	d1d8      	bne.n	29e8 <m2m_ip_cb+0xb8>
			if(strAcceptReply.sConnectedSock >= 0)
    2a36:	ab05      	add	r3, sp, #20
    2a38:	2209      	movs	r2, #9
    2a3a:	569a      	ldrsb	r2, [r3, r2]
    2a3c:	2a00      	cmp	r2, #0
    2a3e:	db24      	blt.n	2a8a <m2m_ip_cb+0x15a>
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 		= gastrSockets[strAcceptReply.sListenSock].u8SSLFlags;
    2a40:	0018      	movs	r0, r3
    2a42:	2108      	movs	r1, #8
    2a44:	5659      	ldrsb	r1, [r3, r1]
    2a46:	4b79      	ldr	r3, [pc, #484]	; (2c2c <m2m_ip_cb+0x2fc>)
    2a48:	0109      	lsls	r1, r1, #4
    2a4a:	1859      	adds	r1, r3, r1
    2a4c:	7ac9      	ldrb	r1, [r1, #11]
    2a4e:	b2c9      	uxtb	r1, r1
    2a50:	0114      	lsls	r4, r2, #4
    2a52:	191b      	adds	r3, r3, r4
    2a54:	72d9      	strb	r1, [r3, #11]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 		= 1;
    2a56:	2101      	movs	r1, #1
    2a58:	7299      	strb	r1, [r3, #10]
				gastrSockets[strAcceptReply.sConnectedSock].u16DataOffset 	= strAcceptReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    2a5a:	8941      	ldrh	r1, [r0, #10]
    2a5c:	3908      	subs	r1, #8
    2a5e:	b289      	uxth	r1, r1
    2a60:	8119      	strh	r1, [r3, #8]
				++gu16SessionID;
    2a62:	4973      	ldr	r1, [pc, #460]	; (2c30 <m2m_ip_cb+0x300>)
    2a64:	880b      	ldrh	r3, [r1, #0]
    2a66:	3301      	adds	r3, #1
    2a68:	b29b      	uxth	r3, r3
    2a6a:	800b      	strh	r3, [r1, #0]
				if(gu16SessionID == 0)
    2a6c:	880b      	ldrh	r3, [r1, #0]
    2a6e:	b29b      	uxth	r3, r3
    2a70:	2b00      	cmp	r3, #0
    2a72:	d103      	bne.n	2a7c <m2m_ip_cb+0x14c>
					++gu16SessionID;
    2a74:	880b      	ldrh	r3, [r1, #0]
    2a76:	3301      	adds	r3, #1
    2a78:	b29b      	uxth	r3, r3
    2a7a:	800b      	strh	r3, [r1, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
    2a7c:	4b6c      	ldr	r3, [pc, #432]	; (2c30 <m2m_ip_cb+0x300>)
    2a7e:	8819      	ldrh	r1, [r3, #0]
    2a80:	b289      	uxth	r1, r1
    2a82:	0110      	lsls	r0, r2, #4
    2a84:	4b69      	ldr	r3, [pc, #420]	; (2c2c <m2m_ip_cb+0x2fc>)
    2a86:	181b      	adds	r3, r3, r0
    2a88:	80d9      	strh	r1, [r3, #6]
			strAccept.sock = strAcceptReply.sConnectedSock;
    2a8a:	ab09      	add	r3, sp, #36	; 0x24
    2a8c:	701a      	strb	r2, [r3, #0]
			strAccept.strAddr.sin_family		= AF_INET;
    2a8e:	2202      	movs	r2, #2
    2a90:	809a      	strh	r2, [r3, #4]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
    2a92:	aa05      	add	r2, sp, #20
    2a94:	8851      	ldrh	r1, [r2, #2]
    2a96:	80d9      	strh	r1, [r3, #6]
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
    2a98:	9a06      	ldr	r2, [sp, #24]
    2a9a:	920b      	str	r2, [sp, #44]	; 0x2c
			if(gpfAppSocketCb)
    2a9c:	4b62      	ldr	r3, [pc, #392]	; (2c28 <m2m_ip_cb+0x2f8>)
    2a9e:	681b      	ldr	r3, [r3, #0]
    2aa0:	2b00      	cmp	r3, #0
    2aa2:	d0a1      	beq.n	29e8 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
    2aa4:	4b60      	ldr	r3, [pc, #384]	; (2c28 <m2m_ip_cb+0x2f8>)
    2aa6:	681b      	ldr	r3, [r3, #0]
    2aa8:	aa05      	add	r2, sp, #20
    2aaa:	2008      	movs	r0, #8
    2aac:	5610      	ldrsb	r0, [r2, r0]
    2aae:	aa09      	add	r2, sp, #36	; 0x24
    2ab0:	2104      	movs	r1, #4
    2ab2:	4798      	blx	r3
    2ab4:	e798      	b.n	29e8 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
    2ab6:	2300      	movs	r3, #0
    2ab8:	2204      	movs	r2, #4
    2aba:	a909      	add	r1, sp, #36	; 0x24
    2abc:	0020      	movs	r0, r4
    2abe:	4c58      	ldr	r4, [pc, #352]	; (2c20 <m2m_ip_cb+0x2f0>)
    2ac0:	47a0      	blx	r4
    2ac2:	2800      	cmp	r0, #0
    2ac4:	d000      	beq.n	2ac8 <m2m_ip_cb+0x198>
    2ac6:	e78f      	b.n	29e8 <m2m_ip_cb+0xb8>
			strConnMsg.sock		= strConnectReply.sock;
    2ac8:	ab09      	add	r3, sp, #36	; 0x24
    2aca:	2000      	movs	r0, #0
    2acc:	5618      	ldrsb	r0, [r3, r0]
    2ace:	aa05      	add	r2, sp, #20
    2ad0:	7010      	strb	r0, [r2, #0]
			strConnMsg.s8Error	= strConnectReply.s8Error;
    2ad2:	785b      	ldrb	r3, [r3, #1]
    2ad4:	b25b      	sxtb	r3, r3
    2ad6:	7053      	strb	r3, [r2, #1]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
    2ad8:	2b00      	cmp	r3, #0
    2ada:	d107      	bne.n	2aec <m2m_ip_cb+0x1bc>
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    2adc:	ab09      	add	r3, sp, #36	; 0x24
    2ade:	885b      	ldrh	r3, [r3, #2]
    2ae0:	3b08      	subs	r3, #8
    2ae2:	b29b      	uxth	r3, r3
    2ae4:	0101      	lsls	r1, r0, #4
    2ae6:	4a51      	ldr	r2, [pc, #324]	; (2c2c <m2m_ip_cb+0x2fc>)
    2ae8:	1852      	adds	r2, r2, r1
    2aea:	8113      	strh	r3, [r2, #8]
			if(gpfAppSocketCb)
    2aec:	4b4e      	ldr	r3, [pc, #312]	; (2c28 <m2m_ip_cb+0x2f8>)
    2aee:	681b      	ldr	r3, [r3, #0]
    2af0:	2b00      	cmp	r3, #0
    2af2:	d100      	bne.n	2af6 <m2m_ip_cb+0x1c6>
    2af4:	e778      	b.n	29e8 <m2m_ip_cb+0xb8>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
    2af6:	4b4c      	ldr	r3, [pc, #304]	; (2c28 <m2m_ip_cb+0x2f8>)
    2af8:	681b      	ldr	r3, [r3, #0]
    2afa:	aa05      	add	r2, sp, #20
    2afc:	2105      	movs	r1, #5
    2afe:	4798      	blx	r3
	{
    2b00:	e772      	b.n	29e8 <m2m_ip_cb+0xb8>
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
    2b02:	2300      	movs	r3, #0
    2b04:	2244      	movs	r2, #68	; 0x44
    2b06:	a909      	add	r1, sp, #36	; 0x24
    2b08:	0020      	movs	r0, r4
    2b0a:	4c45      	ldr	r4, [pc, #276]	; (2c20 <m2m_ip_cb+0x2f0>)
    2b0c:	47a0      	blx	r4
    2b0e:	2800      	cmp	r0, #0
    2b10:	d000      	beq.n	2b14 <m2m_ip_cb+0x1e4>
    2b12:	e769      	b.n	29e8 <m2m_ip_cb+0xb8>
			if(gpfAppResolveCb)
    2b14:	4b47      	ldr	r3, [pc, #284]	; (2c34 <m2m_ip_cb+0x304>)
    2b16:	681b      	ldr	r3, [r3, #0]
    2b18:	2b00      	cmp	r3, #0
    2b1a:	d100      	bne.n	2b1e <m2m_ip_cb+0x1ee>
    2b1c:	e764      	b.n	29e8 <m2m_ip_cb+0xb8>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
    2b1e:	4b45      	ldr	r3, [pc, #276]	; (2c34 <m2m_ip_cb+0x304>)
    2b20:	681b      	ldr	r3, [r3, #0]
    2b22:	9a19      	ldr	r2, [sp, #100]	; 0x64
    2b24:	9203      	str	r2, [sp, #12]
    2b26:	0011      	movs	r1, r2
    2b28:	a809      	add	r0, sp, #36	; 0x24
    2b2a:	4798      	blx	r3
    2b2c:	e75c      	b.n	29e8 <m2m_ip_cb+0xb8>
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
    2b2e:	2306      	movs	r3, #6
    2b30:	469a      	mov	sl, r3
    2b32:	e001      	b.n	2b38 <m2m_ip_cb+0x208>
    2b34:	2306      	movs	r3, #6
    2b36:	469a      	mov	sl, r3
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
    2b38:	2300      	movs	r3, #0
    2b3a:	2210      	movs	r2, #16
    2b3c:	a905      	add	r1, sp, #20
    2b3e:	0020      	movs	r0, r4
    2b40:	4f37      	ldr	r7, [pc, #220]	; (2c20 <m2m_ip_cb+0x2f0>)
    2b42:	47b8      	blx	r7
    2b44:	2800      	cmp	r0, #0
    2b46:	d000      	beq.n	2b4a <m2m_ip_cb+0x21a>
    2b48:	e74e      	b.n	29e8 <m2m_ip_cb+0xb8>
			sock			= strRecvReply.sock;
    2b4a:	aa05      	add	r2, sp, #20
    2b4c:	200c      	movs	r0, #12
    2b4e:	5610      	ldrsb	r0, [r2, r0]
			u16SessionID = strRecvReply.u16SessionID;
    2b50:	89d3      	ldrh	r3, [r2, #14]
			gastrSockets[sock].bIsRecvPending = 0;
    2b52:	0107      	lsls	r7, r0, #4
    2b54:	4935      	ldr	r1, [pc, #212]	; (2c2c <m2m_ip_cb+0x2fc>)
    2b56:	19c9      	adds	r1, r1, r7
    2b58:	2700      	movs	r7, #0
    2b5a:	730f      	strb	r7, [r1, #12]
			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
    2b5c:	2608      	movs	r6, #8
    2b5e:	5f97      	ldrsh	r7, [r2, r6]
    2b60:	46b8      	mov	r8, r7
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
    2b62:	8957      	ldrh	r7, [r2, #10]
    2b64:	46b9      	mov	r9, r7
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
    2b66:	af09      	add	r7, sp, #36	; 0x24
    2b68:	8856      	ldrh	r6, [r2, #2]
    2b6a:	817e      	strh	r6, [r7, #10]
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
    2b6c:	9a06      	ldr	r2, [sp, #24]
    2b6e:	920c      	str	r2, [sp, #48]	; 0x30
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    2b70:	88ca      	ldrh	r2, [r1, #6]
    2b72:	b292      	uxth	r2, r2
    2b74:	4293      	cmp	r3, r2
    2b76:	d00c      	beq.n	2b92 <m2m_ip_cb+0x262>
				if(u16ReadSize < u16BufferSize)
    2b78:	2d10      	cmp	r5, #16
    2b7a:	d800      	bhi.n	2b7e <m2m_ip_cb+0x24e>
    2b7c:	e734      	b.n	29e8 <m2m_ip_cb+0xb8>
					if(hif_receive(0, NULL, 0, 1) == M2M_SUCCESS)
    2b7e:	2301      	movs	r3, #1
    2b80:	2200      	movs	r2, #0
    2b82:	2100      	movs	r1, #0
    2b84:	2000      	movs	r0, #0
    2b86:	4c26      	ldr	r4, [pc, #152]	; (2c20 <m2m_ip_cb+0x2f0>)
    2b88:	47a0      	blx	r4
	{
    2b8a:	e72d      	b.n	29e8 <m2m_ip_cb+0xb8>
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
    2b8c:	2309      	movs	r3, #9
    2b8e:	469a      	mov	sl, r3
    2b90:	e7d2      	b.n	2b38 <m2m_ip_cb+0x208>
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
    2b92:	4643      	mov	r3, r8
    2b94:	2b00      	cmp	r3, #0
    2b96:	dd01      	ble.n	2b9c <m2m_ip_cb+0x26c>
    2b98:	45a8      	cmp	r8, r5
    2b9a:	db0f      	blt.n	2bbc <m2m_ip_cb+0x28c>
					strRecvMsg.s16BufferSize	= s16RecvStatus;
    2b9c:	ab09      	add	r3, sp, #36	; 0x24
    2b9e:	4642      	mov	r2, r8
    2ba0:	809a      	strh	r2, [r3, #4]
					strRecvMsg.pu8Buffer		= NULL;
    2ba2:	2300      	movs	r3, #0
    2ba4:	9309      	str	r3, [sp, #36]	; 0x24
					if(gpfAppSocketCb)
    2ba6:	4b20      	ldr	r3, [pc, #128]	; (2c28 <m2m_ip_cb+0x2f8>)
    2ba8:	681b      	ldr	r3, [r3, #0]
    2baa:	2b00      	cmp	r3, #0
    2bac:	d100      	bne.n	2bb0 <m2m_ip_cb+0x280>
    2bae:	e71b      	b.n	29e8 <m2m_ip_cb+0xb8>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
    2bb0:	4b1d      	ldr	r3, [pc, #116]	; (2c28 <m2m_ip_cb+0x2f8>)
    2bb2:	681b      	ldr	r3, [r3, #0]
    2bb4:	aa09      	add	r2, sp, #36	; 0x24
    2bb6:	4651      	mov	r1, sl
    2bb8:	4798      	blx	r3
    2bba:	e715      	b.n	29e8 <m2m_ip_cb+0xb8>
					u32Address += u16DataOffset;
    2bbc:	0023      	movs	r3, r4
    2bbe:	444b      	add	r3, r9
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
    2bc0:	4642      	mov	r2, r8
    2bc2:	4669      	mov	r1, sp
    2bc4:	818a      	strh	r2, [r1, #12]
    2bc6:	898a      	ldrh	r2, [r1, #12]
    2bc8:	9200      	str	r2, [sp, #0]
    2bca:	4652      	mov	r2, sl
    2bcc:	0039      	movs	r1, r7
    2bce:	4c1a      	ldr	r4, [pc, #104]	; (2c38 <m2m_ip_cb+0x308>)
    2bd0:	47a0      	blx	r4
    2bd2:	e709      	b.n	29e8 <m2m_ip_cb+0xb8>
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    2bd4:	2507      	movs	r5, #7
		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
    2bd6:	2300      	movs	r3, #0
    2bd8:	2208      	movs	r2, #8
    2bda:	a909      	add	r1, sp, #36	; 0x24
    2bdc:	0020      	movs	r0, r4
    2bde:	4c10      	ldr	r4, [pc, #64]	; (2c20 <m2m_ip_cb+0x2f0>)
    2be0:	47a0      	blx	r4
    2be2:	2800      	cmp	r0, #0
    2be4:	d000      	beq.n	2be8 <m2m_ip_cb+0x2b8>
    2be6:	e6ff      	b.n	29e8 <m2m_ip_cb+0xb8>
			sock = strReply.sock;
    2be8:	ab09      	add	r3, sp, #36	; 0x24
    2bea:	2000      	movs	r0, #0
    2bec:	5618      	ldrsb	r0, [r3, r0]
			u16SessionID = strReply.u16SessionID;
    2bee:	889a      	ldrh	r2, [r3, #4]
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
    2bf0:	8859      	ldrh	r1, [r3, #2]
    2bf2:	ab05      	add	r3, sp, #20
    2bf4:	8019      	strh	r1, [r3, #0]
			if(u16SessionID == gastrSockets[sock].u16SessionID)
    2bf6:	0101      	lsls	r1, r0, #4
    2bf8:	4b0c      	ldr	r3, [pc, #48]	; (2c2c <m2m_ip_cb+0x2fc>)
    2bfa:	185b      	adds	r3, r3, r1
    2bfc:	88db      	ldrh	r3, [r3, #6]
    2bfe:	b29b      	uxth	r3, r3
    2c00:	429a      	cmp	r2, r3
    2c02:	d000      	beq.n	2c06 <m2m_ip_cb+0x2d6>
    2c04:	e6f0      	b.n	29e8 <m2m_ip_cb+0xb8>
				if(gpfAppSocketCb)
    2c06:	4b08      	ldr	r3, [pc, #32]	; (2c28 <m2m_ip_cb+0x2f8>)
    2c08:	681b      	ldr	r3, [r3, #0]
    2c0a:	2b00      	cmp	r3, #0
    2c0c:	d100      	bne.n	2c10 <m2m_ip_cb+0x2e0>
    2c0e:	e6eb      	b.n	29e8 <m2m_ip_cb+0xb8>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
    2c10:	4b05      	ldr	r3, [pc, #20]	; (2c28 <m2m_ip_cb+0x2f8>)
    2c12:	681b      	ldr	r3, [r3, #0]
    2c14:	aa05      	add	r2, sp, #20
    2c16:	0029      	movs	r1, r5
    2c18:	4798      	blx	r3
	{
    2c1a:	e6e5      	b.n	29e8 <m2m_ip_cb+0xb8>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
    2c1c:	2508      	movs	r5, #8
    2c1e:	e7da      	b.n	2bd6 <m2m_ip_cb+0x2a6>
    2c20:	00000cbd 	.word	0x00000cbd
    2c24:	20000ad4 	.word	0x20000ad4
    2c28:	20000ad0 	.word	0x20000ad0
    2c2c:	20000a20 	.word	0x20000a20
    2c30:	2000014e 	.word	0x2000014e
    2c34:	20000ad8 	.word	0x20000ad8
    2c38:	0000281d 	.word	0x0000281d

00002c3c <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
    2c3c:	b510      	push	{r4, lr}
	if(gbSocketInit == 0)
    2c3e:	4b0a      	ldr	r3, [pc, #40]	; (2c68 <socketInit+0x2c>)
    2c40:	781b      	ldrb	r3, [r3, #0]
    2c42:	2b00      	cmp	r3, #0
    2c44:	d000      	beq.n	2c48 <socketInit+0xc>
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
		gbSocketInit	= 1;
		gu16SessionID	= 0;
	}
}
    2c46:	bd10      	pop	{r4, pc}
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
    2c48:	22b0      	movs	r2, #176	; 0xb0
    2c4a:	2100      	movs	r1, #0
    2c4c:	4807      	ldr	r0, [pc, #28]	; (2c6c <socketInit+0x30>)
    2c4e:	4b08      	ldr	r3, [pc, #32]	; (2c70 <socketInit+0x34>)
    2c50:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
    2c52:	4908      	ldr	r1, [pc, #32]	; (2c74 <socketInit+0x38>)
    2c54:	2002      	movs	r0, #2
    2c56:	4b08      	ldr	r3, [pc, #32]	; (2c78 <socketInit+0x3c>)
    2c58:	4798      	blx	r3
		gbSocketInit	= 1;
    2c5a:	2201      	movs	r2, #1
    2c5c:	4b02      	ldr	r3, [pc, #8]	; (2c68 <socketInit+0x2c>)
    2c5e:	701a      	strb	r2, [r3, #0]
		gu16SessionID	= 0;
    2c60:	2200      	movs	r2, #0
    2c62:	4b06      	ldr	r3, [pc, #24]	; (2c7c <socketInit+0x40>)
    2c64:	801a      	strh	r2, [r3, #0]
}
    2c66:	e7ee      	b.n	2c46 <socketInit+0xa>
    2c68:	2000014d 	.word	0x2000014d
    2c6c:	20000a20 	.word	0x20000a20
    2c70:	00000591 	.word	0x00000591
    2c74:	00002931 	.word	0x00002931
    2c78:	00000da5 	.word	0x00000da5
    2c7c:	2000014e 	.word	0x2000014e

00002c80 <registerSocketCallback>:
Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
	gpfAppSocketCb = pfAppSocketCb;
    2c80:	4b02      	ldr	r3, [pc, #8]	; (2c8c <registerSocketCallback+0xc>)
    2c82:	6018      	str	r0, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
    2c84:	4b02      	ldr	r3, [pc, #8]	; (2c90 <registerSocketCallback+0x10>)
    2c86:	6019      	str	r1, [r3, #0]
}
    2c88:	4770      	bx	lr
    2c8a:	46c0      	nop			; (mov r8, r8)
    2c8c:	20000ad0 	.word	0x20000ad0
    2c90:	20000ad8 	.word	0x20000ad8

00002c94 <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
    2c94:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c96:	46d6      	mov	lr, sl
    2c98:	4647      	mov	r7, r8
    2c9a:	b580      	push	{r7, lr}
    2c9c:	b089      	sub	sp, #36	; 0x24
    2c9e:	9205      	str	r2, [sp, #20]
	volatile tstrSocket		*pstrSock;
	static volatile uint8	u8NextTcpSock	= 0;
	static volatile uint8	u8NextUdpSock	= 0;

	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
    2ca0:	2802      	cmp	r0, #2
    2ca2:	d000      	beq.n	2ca6 <socket+0x12>
    2ca4:	e09c      	b.n	2de0 <socket+0x14c>
	{
		if(u8Type == SOCK_STREAM)
    2ca6:	2901      	cmp	r1, #1
    2ca8:	d00a      	beq.n	2cc0 <socket+0x2c>
					sock = (SOCKET)u8SockID;
					break;
				}
			}
		}
		else if(u8Type == SOCK_DGRAM)
    2caa:	2902      	cmp	r1, #2
    2cac:	d100      	bne.n	2cb0 <socket+0x1c>
    2cae:	e070      	b.n	2d92 <socket+0xfe>
	SOCKET					sock = -1;
    2cb0:	2501      	movs	r5, #1
    2cb2:	426d      	negs	r5, r5
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
			}
		}
	}
	return sock;
}
    2cb4:	0028      	movs	r0, r5
    2cb6:	b009      	add	sp, #36	; 0x24
    2cb8:	bc0c      	pop	{r2, r3}
    2cba:	4690      	mov	r8, r2
    2cbc:	469a      	mov	sl, r3
    2cbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
				u8SockID	= u8NextTcpSock;
    2cc0:	4c49      	ldr	r4, [pc, #292]	; (2de8 <socket+0x154>)
    2cc2:	7827      	ldrb	r7, [r4, #0]
    2cc4:	b2ff      	uxtb	r7, r7
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2cc6:	7826      	ldrb	r6, [r4, #0]
    2cc8:	b2f6      	uxtb	r6, r6
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2cca:	7820      	ldrb	r0, [r4, #0]
    2ccc:	3001      	adds	r0, #1
    2cce:	3106      	adds	r1, #6
    2cd0:	4b46      	ldr	r3, [pc, #280]	; (2dec <socket+0x158>)
    2cd2:	4798      	blx	r3
    2cd4:	b2c9      	uxtb	r1, r1
    2cd6:	7021      	strb	r1, [r4, #0]
				if(!pstrSock->bIsUsed)
    2cd8:	0132      	lsls	r2, r6, #4
    2cda:	4b45      	ldr	r3, [pc, #276]	; (2df0 <socket+0x15c>)
    2cdc:	189b      	adds	r3, r3, r2
    2cde:	7a9b      	ldrb	r3, [r3, #10]
    2ce0:	2506      	movs	r5, #6
    2ce2:	2b00      	cmp	r3, #0
    2ce4:	d018      	beq.n	2d18 <socket+0x84>
				u8SockID	= u8NextTcpSock;
    2ce6:	4e40      	ldr	r6, [pc, #256]	; (2de8 <socket+0x154>)
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2ce8:	4b40      	ldr	r3, [pc, #256]	; (2dec <socket+0x158>)
    2cea:	469a      	mov	sl, r3
				if(!pstrSock->bIsUsed)
    2cec:	4b40      	ldr	r3, [pc, #256]	; (2df0 <socket+0x15c>)
    2cee:	4698      	mov	r8, r3
				u8SockID	= u8NextTcpSock;
    2cf0:	7837      	ldrb	r7, [r6, #0]
    2cf2:	b2ff      	uxtb	r7, r7
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2cf4:	7834      	ldrb	r4, [r6, #0]
    2cf6:	b2e4      	uxtb	r4, r4
				u8NextTcpSock = (u8NextTcpSock + 1) % TCP_SOCK_MAX;
    2cf8:	7830      	ldrb	r0, [r6, #0]
    2cfa:	3001      	adds	r0, #1
    2cfc:	2107      	movs	r1, #7
    2cfe:	47d0      	blx	sl
    2d00:	b2c9      	uxtb	r1, r1
    2d02:	7031      	strb	r1, [r6, #0]
				if(!pstrSock->bIsUsed)
    2d04:	0123      	lsls	r3, r4, #4
    2d06:	4443      	add	r3, r8
    2d08:	7a9b      	ldrb	r3, [r3, #10]
    2d0a:	2b00      	cmp	r3, #0
    2d0c:	d007      	beq.n	2d1e <socket+0x8a>
    2d0e:	3d01      	subs	r5, #1
    2d10:	b2ed      	uxtb	r5, r5
			for(u8Count = 0; u8Count < TCP_SOCK_MAX; u8Count ++)
    2d12:	2d00      	cmp	r5, #0
    2d14:	d1ec      	bne.n	2cf0 <socket+0x5c>
    2d16:	e7cb      	b.n	2cb0 <socket+0x1c>
				pstrSock	= &gastrSockets[u8NextTcpSock];
    2d18:	4b35      	ldr	r3, [pc, #212]	; (2df0 <socket+0x15c>)
    2d1a:	18d4      	adds	r4, r2, r3
    2d1c:	e002      	b.n	2d24 <socket+0x90>
    2d1e:	0124      	lsls	r4, r4, #4
    2d20:	4b33      	ldr	r3, [pc, #204]	; (2df0 <socket+0x15c>)
    2d22:	18e4      	adds	r4, r4, r3
					sock = (SOCKET)u8SockID;
    2d24:	b27d      	sxtb	r5, r7
		if(sock >= 0)
    2d26:	2d00      	cmp	r5, #0
    2d28:	dbc4      	blt.n	2cb4 <socket+0x20>
			m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
    2d2a:	2210      	movs	r2, #16
    2d2c:	2100      	movs	r1, #0
    2d2e:	0020      	movs	r0, r4
    2d30:	4b30      	ldr	r3, [pc, #192]	; (2df4 <socket+0x160>)
    2d32:	4798      	blx	r3
			pstrSock->bIsUsed = 1;
    2d34:	2301      	movs	r3, #1
    2d36:	72a3      	strb	r3, [r4, #10]
			++gu16SessionID;
    2d38:	4a2f      	ldr	r2, [pc, #188]	; (2df8 <socket+0x164>)
    2d3a:	8813      	ldrh	r3, [r2, #0]
    2d3c:	3301      	adds	r3, #1
    2d3e:	b29b      	uxth	r3, r3
    2d40:	8013      	strh	r3, [r2, #0]
			if(gu16SessionID == 0)
    2d42:	8813      	ldrh	r3, [r2, #0]
    2d44:	b29b      	uxth	r3, r3
    2d46:	2b00      	cmp	r3, #0
    2d48:	d103      	bne.n	2d52 <socket+0xbe>
				++gu16SessionID;
    2d4a:	8813      	ldrh	r3, [r2, #0]
    2d4c:	3301      	adds	r3, #1
    2d4e:	b29b      	uxth	r3, r3
    2d50:	8013      	strh	r3, [r2, #0]
			pstrSock->u16SessionID = gu16SessionID;
    2d52:	4e29      	ldr	r6, [pc, #164]	; (2df8 <socket+0x164>)
    2d54:	8833      	ldrh	r3, [r6, #0]
    2d56:	b29b      	uxth	r3, r3
    2d58:	80e3      	strh	r3, [r4, #6]
            M2M_INFO("Socket %d session ID = %d\r\n",sock, gu16SessionID );
    2d5a:	4828      	ldr	r0, [pc, #160]	; (2dfc <socket+0x168>)
    2d5c:	4f28      	ldr	r7, [pc, #160]	; (2e00 <socket+0x16c>)
    2d5e:	47b8      	blx	r7
    2d60:	8832      	ldrh	r2, [r6, #0]
    2d62:	b292      	uxth	r2, r2
    2d64:	0029      	movs	r1, r5
    2d66:	4827      	ldr	r0, [pc, #156]	; (2e04 <socket+0x170>)
    2d68:	47b8      	blx	r7
    2d6a:	200d      	movs	r0, #13
    2d6c:	4b26      	ldr	r3, [pc, #152]	; (2e08 <socket+0x174>)
    2d6e:	4798      	blx	r3
			if(u8Flags & SOCKET_FLAGS_SSL)
    2d70:	9b05      	ldr	r3, [sp, #20]
    2d72:	07db      	lsls	r3, r3, #31
    2d74:	d59e      	bpl.n	2cb4 <socket+0x20>
				strSSLCreate.sslSock = sock;
    2d76:	aa07      	add	r2, sp, #28
    2d78:	7015      	strb	r5, [r2, #0]
				pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
    2d7a:	2321      	movs	r3, #33	; 0x21
    2d7c:	72e3      	strb	r3, [r4, #11]
				SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
    2d7e:	2300      	movs	r3, #0
    2d80:	9302      	str	r3, [sp, #8]
    2d82:	9301      	str	r3, [sp, #4]
    2d84:	9300      	str	r3, [sp, #0]
    2d86:	3304      	adds	r3, #4
    2d88:	2150      	movs	r1, #80	; 0x50
    2d8a:	2002      	movs	r0, #2
    2d8c:	4c1f      	ldr	r4, [pc, #124]	; (2e0c <socket+0x178>)
    2d8e:	47a0      	blx	r4
    2d90:	e790      	b.n	2cb4 <socket+0x20>
				u8SockID		= u8NextUdpSock;
    2d92:	4b1f      	ldr	r3, [pc, #124]	; (2e10 <socket+0x17c>)
    2d94:	781d      	ldrb	r5, [r3, #0]
    2d96:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2d98:	781c      	ldrb	r4, [r3, #0]
    2d9a:	0124      	lsls	r4, r4, #4
    2d9c:	4a1d      	ldr	r2, [pc, #116]	; (2e14 <socket+0x180>)
    2d9e:	18a4      	adds	r4, r4, r2
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2da0:	7819      	ldrb	r1, [r3, #0]
    2da2:	3101      	adds	r1, #1
    2da4:	2203      	movs	r2, #3
    2da6:	400a      	ands	r2, r1
    2da8:	701a      	strb	r2, [r3, #0]
				if(!pstrSock->bIsUsed)
    2daa:	7aa3      	ldrb	r3, [r4, #10]
    2dac:	2b00      	cmp	r3, #0
    2dae:	d014      	beq.n	2dda <socket+0x146>
    2db0:	2203      	movs	r2, #3
				u8SockID		= u8NextUdpSock;
    2db2:	4917      	ldr	r1, [pc, #92]	; (2e10 <socket+0x17c>)
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2db4:	4f17      	ldr	r7, [pc, #92]	; (2e14 <socket+0x180>)
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2db6:	2003      	movs	r0, #3
				u8SockID		= u8NextUdpSock;
    2db8:	780d      	ldrb	r5, [r1, #0]
    2dba:	b2ed      	uxtb	r5, r5
				pstrSock		= &pastrUDPSockets[u8NextUdpSock];
    2dbc:	780c      	ldrb	r4, [r1, #0]
    2dbe:	0124      	lsls	r4, r4, #4
    2dc0:	19e4      	adds	r4, r4, r7
				u8NextUdpSock	= (u8NextUdpSock + 1) % UDP_SOCK_MAX;
    2dc2:	780b      	ldrb	r3, [r1, #0]
    2dc4:	3301      	adds	r3, #1
    2dc6:	4003      	ands	r3, r0
    2dc8:	700b      	strb	r3, [r1, #0]
				if(!pstrSock->bIsUsed)
    2dca:	7aa3      	ldrb	r3, [r4, #10]
    2dcc:	2b00      	cmp	r3, #0
    2dce:	d004      	beq.n	2dda <socket+0x146>
    2dd0:	3a01      	subs	r2, #1
    2dd2:	b2d2      	uxtb	r2, r2
			for(u8Count = 0; u8Count < UDP_SOCK_MAX; u8Count ++)
    2dd4:	2a00      	cmp	r2, #0
    2dd6:	d1ef      	bne.n	2db8 <socket+0x124>
    2dd8:	e76a      	b.n	2cb0 <socket+0x1c>
					sock = (SOCKET)(u8SockID + TCP_SOCK_MAX);
    2dda:	3507      	adds	r5, #7
    2ddc:	b26d      	sxtb	r5, r5
					break;
    2dde:	e7a2      	b.n	2d26 <socket+0x92>
	SOCKET					sock = -1;
    2de0:	2501      	movs	r5, #1
    2de2:	426d      	negs	r5, r5
    2de4:	e766      	b.n	2cb4 <socket+0x20>
    2de6:	46c0      	nop			; (mov r8, r8)
    2de8:	20000150 	.word	0x20000150
    2dec:	0000c73d 	.word	0x0000c73d
    2df0:	20000a20 	.word	0x20000a20
    2df4:	00000591 	.word	0x00000591
    2df8:	2000014e 	.word	0x2000014e
    2dfc:	0000e0b8 	.word	0x0000e0b8
    2e00:	0000c825 	.word	0x0000c825
    2e04:	0000ea6c 	.word	0x0000ea6c
    2e08:	0000c859 	.word	0x0000c859
    2e0c:	000006a5 	.word	0x000006a5
    2e10:	20000151 	.word	0x20000151
    2e14:	20000a90 	.word	0x20000a90

00002e18 <bind>:

Date
		5 June 2012
*********************************************************************/
sint8 bind(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    2e18:	b570      	push	{r4, r5, r6, lr}
    2e1a:	b088      	sub	sp, #32
    2e1c:	0004      	movs	r4, r0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((pstrAddr != NULL) && (sock >= 0) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    2e1e:	2900      	cmp	r1, #0
    2e20:	d02b      	beq.n	2e7a <bind+0x62>
    2e22:	2800      	cmp	r0, #0
    2e24:	db2c      	blt.n	2e80 <bind+0x68>
    2e26:	0100      	lsls	r0, r0, #4
    2e28:	4b1a      	ldr	r3, [pc, #104]	; (2e94 <bind+0x7c>)
    2e2a:	181b      	adds	r3, r3, r0
    2e2c:	7a9b      	ldrb	r3, [r3, #10]
    2e2e:	2b01      	cmp	r3, #1
    2e30:	d129      	bne.n	2e86 <bind+0x6e>
    2e32:	2a00      	cmp	r2, #0
    2e34:	d02a      	beq.n	2e8c <bind+0x74>
	{
		tstrBindCmd			strBind;
		uint8				u8CMD = SOCKET_CMD_BIND;
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2e36:	4b17      	ldr	r3, [pc, #92]	; (2e94 <bind+0x7c>)
    2e38:	181b      	adds	r3, r3, r0
    2e3a:	7adb      	ldrb	r3, [r3, #11]
		uint8				u8CMD = SOCKET_CMD_BIND;
    2e3c:	2641      	movs	r6, #65	; 0x41
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2e3e:	07db      	lsls	r3, r3, #31
    2e40:	d500      	bpl.n	2e44 <bind+0x2c>
		{
			u8CMD = SOCKET_CMD_SSL_BIND;
    2e42:	3613      	adds	r6, #19
		}

		/* Build the bind request. */
		strBind.sock = sock;
    2e44:	ad05      	add	r5, sp, #20
    2e46:	722c      	strb	r4, [r5, #8]
		m2m_memcpy((uint8 *)&strBind.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    2e48:	2208      	movs	r2, #8
    2e4a:	0028      	movs	r0, r5
    2e4c:	4b12      	ldr	r3, [pc, #72]	; (2e98 <bind+0x80>)
    2e4e:	4798      	blx	r3
		strBind.u16SessionID		= gastrSockets[sock].u16SessionID;
    2e50:	0124      	lsls	r4, r4, #4
    2e52:	4b10      	ldr	r3, [pc, #64]	; (2e94 <bind+0x7c>)
    2e54:	191c      	adds	r4, r3, r4
    2e56:	88e3      	ldrh	r3, [r4, #6]
    2e58:	816b      	strh	r3, [r5, #10]
		
		/* Send the request. */
		s8Ret = SOCKET_REQUEST(u8CMD, (uint8*)&strBind,sizeof(tstrBindCmd) , NULL , 0, 0);
    2e5a:	2300      	movs	r3, #0
    2e5c:	9302      	str	r3, [sp, #8]
    2e5e:	9301      	str	r3, [sp, #4]
    2e60:	9300      	str	r3, [sp, #0]
    2e62:	330c      	adds	r3, #12
    2e64:	002a      	movs	r2, r5
    2e66:	0031      	movs	r1, r6
    2e68:	2002      	movs	r0, #2
    2e6a:	4c0c      	ldr	r4, [pc, #48]	; (2e9c <bind+0x84>)
    2e6c:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    2e6e:	2800      	cmp	r0, #0
    2e70:	d001      	beq.n	2e76 <bind+0x5e>
		{
			s8Ret = SOCK_ERR_INVALID;
    2e72:	2009      	movs	r0, #9
    2e74:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    2e76:	b008      	add	sp, #32
    2e78:	bd70      	pop	{r4, r5, r6, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2e7a:	2006      	movs	r0, #6
    2e7c:	4240      	negs	r0, r0
    2e7e:	e7fa      	b.n	2e76 <bind+0x5e>
    2e80:	2006      	movs	r0, #6
    2e82:	4240      	negs	r0, r0
    2e84:	e7f7      	b.n	2e76 <bind+0x5e>
    2e86:	2006      	movs	r0, #6
    2e88:	4240      	negs	r0, r0
    2e8a:	e7f4      	b.n	2e76 <bind+0x5e>
    2e8c:	2006      	movs	r0, #6
    2e8e:	4240      	negs	r0, r0
    2e90:	e7f1      	b.n	2e76 <bind+0x5e>
    2e92:	46c0      	nop			; (mov r8, r8)
    2e94:	20000a20 	.word	0x20000a20
    2e98:	0000057d 	.word	0x0000057d
    2e9c:	000006a5 	.word	0x000006a5

00002ea0 <listen>:

Date
		5 June 2012
*********************************************************************/
sint8 listen(SOCKET sock, uint8 backlog)
{
    2ea0:	b510      	push	{r4, lr}
    2ea2:	b086      	sub	sp, #24
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    2ea4:	2800      	cmp	r0, #0
    2ea6:	db1c      	blt.n	2ee2 <listen+0x42>
    2ea8:	0102      	lsls	r2, r0, #4
    2eaa:	4b11      	ldr	r3, [pc, #68]	; (2ef0 <listen+0x50>)
    2eac:	189b      	adds	r3, r3, r2
    2eae:	7a9b      	ldrb	r3, [r3, #10]
    2eb0:	2b01      	cmp	r3, #1
    2eb2:	d119      	bne.n	2ee8 <listen+0x48>
	{
		tstrListenCmd		strListen;

		strListen.sock = sock;
    2eb4:	aa05      	add	r2, sp, #20
    2eb6:	7010      	strb	r0, [r2, #0]
		strListen.u8BackLog = backlog;
    2eb8:	7051      	strb	r1, [r2, #1]
		strListen.u16SessionID		= gastrSockets[sock].u16SessionID;
    2eba:	0100      	lsls	r0, r0, #4
    2ebc:	4b0c      	ldr	r3, [pc, #48]	; (2ef0 <listen+0x50>)
    2ebe:	1818      	adds	r0, r3, r0
    2ec0:	88c3      	ldrh	r3, [r0, #6]
    2ec2:	8053      	strh	r3, [r2, #2]

		s8Ret = SOCKET_REQUEST(SOCKET_CMD_LISTEN, (uint8*)&strListen, sizeof(tstrListenCmd), NULL, 0, 0);
    2ec4:	2300      	movs	r3, #0
    2ec6:	9302      	str	r3, [sp, #8]
    2ec8:	9301      	str	r3, [sp, #4]
    2eca:	9300      	str	r3, [sp, #0]
    2ecc:	3304      	adds	r3, #4
    2ece:	2142      	movs	r1, #66	; 0x42
    2ed0:	2002      	movs	r0, #2
    2ed2:	4c08      	ldr	r4, [pc, #32]	; (2ef4 <listen+0x54>)
    2ed4:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    2ed6:	2800      	cmp	r0, #0
    2ed8:	d001      	beq.n	2ede <listen+0x3e>
		{
			s8Ret = SOCK_ERR_INVALID;
    2eda:	2009      	movs	r0, #9
    2edc:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    2ede:	b006      	add	sp, #24
    2ee0:	bd10      	pop	{r4, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2ee2:	2006      	movs	r0, #6
    2ee4:	4240      	negs	r0, r0
    2ee6:	e7fa      	b.n	2ede <listen+0x3e>
    2ee8:	2006      	movs	r0, #6
    2eea:	4240      	negs	r0, r0
    2eec:	e7f7      	b.n	2ede <listen+0x3e>
    2eee:	46c0      	nop			; (mov r8, r8)
    2ef0:	20000a20 	.word	0x20000a20
    2ef4:	000006a5 	.word	0x000006a5

00002ef8 <accept>:
*********************************************************************/
sint8 accept(SOCKET sock, struct sockaddr *addr, uint8 *addrlen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1) )
    2ef8:	2800      	cmp	r0, #0
    2efa:	db07      	blt.n	2f0c <accept+0x14>
    2efc:	0100      	lsls	r0, r0, #4
    2efe:	4b06      	ldr	r3, [pc, #24]	; (2f18 <accept+0x20>)
    2f00:	1818      	adds	r0, r3, r0
    2f02:	7a83      	ldrb	r3, [r0, #10]
    2f04:	2b01      	cmp	r3, #1
    2f06:	d104      	bne.n	2f12 <accept+0x1a>
	{
		s8Ret = SOCK_ERR_NO_ERROR;
    2f08:	2000      	movs	r0, #0
	}
	return s8Ret;
}
    2f0a:	4770      	bx	lr
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2f0c:	2006      	movs	r0, #6
    2f0e:	4240      	negs	r0, r0
    2f10:	e7fb      	b.n	2f0a <accept+0x12>
    2f12:	2006      	movs	r0, #6
    2f14:	4240      	negs	r0, r0
    2f16:	e7f8      	b.n	2f0a <accept+0x12>
    2f18:	20000a20 	.word	0x20000a20

00002f1c <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    2f1c:	b570      	push	{r4, r5, r6, lr}
    2f1e:	b088      	sub	sp, #32
    2f20:	1e04      	subs	r4, r0, #0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    2f22:	db30      	blt.n	2f86 <connect+0x6a>
    2f24:	2900      	cmp	r1, #0
    2f26:	d031      	beq.n	2f8c <connect+0x70>
    2f28:	0100      	lsls	r0, r0, #4
    2f2a:	4b1d      	ldr	r3, [pc, #116]	; (2fa0 <connect+0x84>)
    2f2c:	181b      	adds	r3, r3, r0
    2f2e:	7a9b      	ldrb	r3, [r3, #10]
    2f30:	2b01      	cmp	r3, #1
    2f32:	d12e      	bne.n	2f92 <connect+0x76>
    2f34:	2a00      	cmp	r2, #0
    2f36:	d02f      	beq.n	2f98 <connect+0x7c>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    2f38:	4b19      	ldr	r3, [pc, #100]	; (2fa0 <connect+0x84>)
    2f3a:	181b      	adds	r3, r3, r0
    2f3c:	7adb      	ldrb	r3, [r3, #11]
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
    2f3e:	2644      	movs	r6, #68	; 0x44
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    2f40:	07db      	lsls	r3, r3, #31
    2f42:	d505      	bpl.n	2f50 <connect+0x34>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
    2f44:	4b16      	ldr	r3, [pc, #88]	; (2fa0 <connect+0x84>)
    2f46:	181b      	adds	r3, r3, r0
    2f48:	7ada      	ldrb	r2, [r3, #11]
    2f4a:	ab05      	add	r3, sp, #20
    2f4c:	725a      	strb	r2, [r3, #9]
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
    2f4e:	3607      	adds	r6, #7
		}
		strConnect.sock = sock;
    2f50:	ad05      	add	r5, sp, #20
    2f52:	722c      	strb	r4, [r5, #8]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    2f54:	2208      	movs	r2, #8
    2f56:	0028      	movs	r0, r5
    2f58:	4b12      	ldr	r3, [pc, #72]	; (2fa4 <connect+0x88>)
    2f5a:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
    2f5c:	0124      	lsls	r4, r4, #4
    2f5e:	4b10      	ldr	r3, [pc, #64]	; (2fa0 <connect+0x84>)
    2f60:	191c      	adds	r4, r3, r4
    2f62:	88e3      	ldrh	r3, [r4, #6]
    2f64:	816b      	strh	r3, [r5, #10]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
    2f66:	2300      	movs	r3, #0
    2f68:	9302      	str	r3, [sp, #8]
    2f6a:	9301      	str	r3, [sp, #4]
    2f6c:	9300      	str	r3, [sp, #0]
    2f6e:	330c      	adds	r3, #12
    2f70:	002a      	movs	r2, r5
    2f72:	0031      	movs	r1, r6
    2f74:	2002      	movs	r0, #2
    2f76:	4c0c      	ldr	r4, [pc, #48]	; (2fa8 <connect+0x8c>)
    2f78:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
    2f7a:	2800      	cmp	r0, #0
    2f7c:	d001      	beq.n	2f82 <connect+0x66>
		{
			s8Ret = SOCK_ERR_INVALID;
    2f7e:	2009      	movs	r0, #9
    2f80:	4240      	negs	r0, r0
		}
	}
	return s8Ret;
}
    2f82:	b008      	add	sp, #32
    2f84:	bd70      	pop	{r4, r5, r6, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2f86:	2006      	movs	r0, #6
    2f88:	4240      	negs	r0, r0
    2f8a:	e7fa      	b.n	2f82 <connect+0x66>
    2f8c:	2006      	movs	r0, #6
    2f8e:	4240      	negs	r0, r0
    2f90:	e7f7      	b.n	2f82 <connect+0x66>
    2f92:	2006      	movs	r0, #6
    2f94:	4240      	negs	r0, r0
    2f96:	e7f4      	b.n	2f82 <connect+0x66>
    2f98:	2006      	movs	r0, #6
    2f9a:	4240      	negs	r0, r0
    2f9c:	e7f1      	b.n	2f82 <connect+0x66>
    2f9e:	46c0      	nop			; (mov r8, r8)
    2fa0:	20000a20 	.word	0x20000a20
    2fa4:	0000057d 	.word	0x0000057d
    2fa8:	000006a5 	.word	0x000006a5

00002fac <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
    2fac:	b530      	push	{r4, r5, lr}
    2fae:	b089      	sub	sp, #36	; 0x24
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
    2fb0:	2800      	cmp	r0, #0
    2fb2:	db36      	blt.n	3022 <send+0x76>
    2fb4:	2900      	cmp	r1, #0
    2fb6:	d037      	beq.n	3028 <send+0x7c>
    2fb8:	23af      	movs	r3, #175	; 0xaf
    2fba:	00db      	lsls	r3, r3, #3
    2fbc:	429a      	cmp	r2, r3
    2fbe:	d836      	bhi.n	302e <send+0x82>
    2fc0:	0104      	lsls	r4, r0, #4
    2fc2:	4b1e      	ldr	r3, [pc, #120]	; (303c <send+0x90>)
    2fc4:	191b      	adds	r3, r3, r4
    2fc6:	7a9b      	ldrb	r3, [r3, #10]
    2fc8:	2b01      	cmp	r3, #1
    2fca:	d133      	bne.n	3034 <send+0x88>
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock			= sock;
    2fcc:	ab04      	add	r3, sp, #16
    2fce:	7018      	strb	r0, [r3, #0]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
    2fd0:	805a      	strh	r2, [r3, #2]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
    2fd2:	0025      	movs	r5, r4
    2fd4:	4c19      	ldr	r4, [pc, #100]	; (303c <send+0x90>)
    2fd6:	1964      	adds	r4, r4, r5
    2fd8:	88e4      	ldrh	r4, [r4, #6]
    2fda:	819c      	strh	r4, [r3, #12]
		u16DataOffset	= TCP_TX_PACKET_OFFSET;
    2fdc:	2550      	movs	r5, #80	; 0x50

		if(sock >= TCP_SOCK_MAX)
    2fde:	2806      	cmp	r0, #6
    2fe0:	dd00      	ble.n	2fe4 <send+0x38>
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
    2fe2:	3d0c      	subs	r5, #12
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2fe4:	0104      	lsls	r4, r0, #4
    2fe6:	4b15      	ldr	r3, [pc, #84]	; (303c <send+0x90>)
    2fe8:	191b      	adds	r3, r3, r4
    2fea:	7adc      	ldrb	r4, [r3, #11]
		u8Cmd			= SOCKET_CMD_SEND;
    2fec:	2345      	movs	r3, #69	; 0x45
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2fee:	07e4      	lsls	r4, r4, #31
    2ff0:	d505      	bpl.n	2ffe <send+0x52>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
    2ff2:	0100      	lsls	r0, r0, #4
    2ff4:	4b11      	ldr	r3, [pc, #68]	; (303c <send+0x90>)
    2ff6:	1818      	adds	r0, r3, r0
    2ff8:	8905      	ldrh	r5, [r0, #8]
    2ffa:	b2ad      	uxth	r5, r5
			u8Cmd			= SOCKET_CMD_SSL_SEND;
    2ffc:	234c      	movs	r3, #76	; 0x4c
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
    2ffe:	2080      	movs	r0, #128	; 0x80
    3000:	4318      	orrs	r0, r3
    3002:	9502      	str	r5, [sp, #8]
    3004:	9201      	str	r2, [sp, #4]
    3006:	9100      	str	r1, [sp, #0]
    3008:	2310      	movs	r3, #16
    300a:	aa04      	add	r2, sp, #16
    300c:	0001      	movs	r1, r0
    300e:	2002      	movs	r0, #2
    3010:	4c0b      	ldr	r4, [pc, #44]	; (3040 <send+0x94>)
    3012:	47a0      	blx	r4
    3014:	2300      	movs	r3, #0
		if(s16Ret != SOCK_ERR_NO_ERROR)
    3016:	2800      	cmp	r0, #0
    3018:	d000      	beq.n	301c <send+0x70>
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
    301a:	3b0e      	subs	r3, #14
		}
	}
	return s16Ret;
}
    301c:	0018      	movs	r0, r3
    301e:	b009      	add	sp, #36	; 0x24
    3020:	bd30      	pop	{r4, r5, pc}
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    3022:	2306      	movs	r3, #6
    3024:	425b      	negs	r3, r3
    3026:	e7f9      	b.n	301c <send+0x70>
    3028:	2306      	movs	r3, #6
    302a:	425b      	negs	r3, r3
    302c:	e7f6      	b.n	301c <send+0x70>
    302e:	2306      	movs	r3, #6
    3030:	425b      	negs	r3, r3
    3032:	e7f3      	b.n	301c <send+0x70>
    3034:	2306      	movs	r3, #6
    3036:	425b      	negs	r3, r3
    3038:	e7f0      	b.n	301c <send+0x70>
    303a:	46c0      	nop			; (mov r8, r8)
    303c:	20000a20 	.word	0x20000a20
    3040:	000006a5 	.word	0x000006a5

00003044 <recv>:

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
    3044:	b530      	push	{r4, r5, lr}
    3046:	b087      	sub	sp, #28
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
    3048:	2800      	cmp	r0, #0
    304a:	db34      	blt.n	30b6 <recv+0x72>
    304c:	2900      	cmp	r1, #0
    304e:	d035      	beq.n	30bc <recv+0x78>
    3050:	2a00      	cmp	r2, #0
    3052:	d036      	beq.n	30c2 <recv+0x7e>
    3054:	0105      	lsls	r5, r0, #4
    3056:	4c1e      	ldr	r4, [pc, #120]	; (30d0 <recv+0x8c>)
    3058:	1964      	adds	r4, r4, r5
    305a:	7aa4      	ldrb	r4, [r4, #10]
    305c:	2c01      	cmp	r4, #1
    305e:	d133      	bne.n	30c8 <recv+0x84>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
    3060:	4c1b      	ldr	r4, [pc, #108]	; (30d0 <recv+0x8c>)
    3062:	5129      	str	r1, [r5, r4]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
    3064:	1964      	adds	r4, r4, r5
    3066:	80a2      	strh	r2, [r4, #4]

		if(!gastrSockets[sock].bIsRecvPending)
    3068:	7b21      	ldrb	r1, [r4, #12]
		s16Ret = SOCK_ERR_NO_ERROR;
    306a:	2200      	movs	r2, #0
		if(!gastrSockets[sock].bIsRecvPending)
    306c:	2900      	cmp	r1, #0
    306e:	d11d      	bne.n	30ac <recv+0x68>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;

			gastrSockets[sock].bIsRecvPending = 1;
    3070:	2101      	movs	r1, #1
    3072:	7321      	strb	r1, [r4, #12]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3074:	7ae2      	ldrb	r2, [r4, #11]
			uint8		u8Cmd = SOCKET_CMD_RECV;
    3076:	3145      	adds	r1, #69	; 0x45
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3078:	07d2      	lsls	r2, r2, #31
    307a:	d500      	bpl.n	307e <recv+0x3a>
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
    307c:	3107      	adds	r1, #7
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
    307e:	2b00      	cmp	r3, #0
    3080:	d117      	bne.n	30b2 <recv+0x6e>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
    3082:	3b01      	subs	r3, #1
    3084:	9304      	str	r3, [sp, #16]
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
			strRecv.sock = sock;
    3086:	aa04      	add	r2, sp, #16
    3088:	7110      	strb	r0, [r2, #4]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
    308a:	0100      	lsls	r0, r0, #4
    308c:	4b10      	ldr	r3, [pc, #64]	; (30d0 <recv+0x8c>)
    308e:	1818      	adds	r0, r3, r0
    3090:	88c3      	ldrh	r3, [r0, #6]
    3092:	80d3      	strh	r3, [r2, #6]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
    3094:	2300      	movs	r3, #0
    3096:	9302      	str	r3, [sp, #8]
    3098:	9301      	str	r3, [sp, #4]
    309a:	9300      	str	r3, [sp, #0]
    309c:	3308      	adds	r3, #8
    309e:	2002      	movs	r0, #2
    30a0:	4c0c      	ldr	r4, [pc, #48]	; (30d4 <recv+0x90>)
    30a2:	47a0      	blx	r4
    30a4:	2200      	movs	r2, #0
			if(s16Ret != SOCK_ERR_NO_ERROR)
    30a6:	2800      	cmp	r0, #0
    30a8:	d000      	beq.n	30ac <recv+0x68>
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
    30aa:	3a0e      	subs	r2, #14
			}
		}
	}
	return s16Ret;
}
    30ac:	0010      	movs	r0, r2
    30ae:	b007      	add	sp, #28
    30b0:	bd30      	pop	{r4, r5, pc}
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
    30b2:	9304      	str	r3, [sp, #16]
    30b4:	e7e7      	b.n	3086 <recv+0x42>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    30b6:	2206      	movs	r2, #6
    30b8:	4252      	negs	r2, r2
    30ba:	e7f7      	b.n	30ac <recv+0x68>
    30bc:	2206      	movs	r2, #6
    30be:	4252      	negs	r2, r2
    30c0:	e7f4      	b.n	30ac <recv+0x68>
    30c2:	2206      	movs	r2, #6
    30c4:	4252      	negs	r2, r2
    30c6:	e7f1      	b.n	30ac <recv+0x68>
    30c8:	2206      	movs	r2, #6
    30ca:	4252      	negs	r2, r2
    30cc:	e7ee      	b.n	30ac <recv+0x68>
    30ce:	46c0      	nop			; (mov r8, r8)
    30d0:	20000a20 	.word	0x20000a20
    30d4:	000006a5 	.word	0x000006a5

000030d8 <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
    30d8:	b530      	push	{r4, r5, lr}
    30da:	b087      	sub	sp, #28
    30dc:	0004      	movs	r4, r0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    M2M_INFO("Sock to delete <%d>\n", sock);
    30de:	481e      	ldr	r0, [pc, #120]	; (3158 <close+0x80>)
    30e0:	4d1e      	ldr	r5, [pc, #120]	; (315c <close+0x84>)
    30e2:	47a8      	blx	r5
    30e4:	0021      	movs	r1, r4
    30e6:	481e      	ldr	r0, [pc, #120]	; (3160 <close+0x88>)
    30e8:	47a8      	blx	r5
    30ea:	200d      	movs	r0, #13
    30ec:	4b1d      	ldr	r3, [pc, #116]	; (3164 <close+0x8c>)
    30ee:	4798      	blx	r3
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    30f0:	2c00      	cmp	r4, #0
    30f2:	db2a      	blt.n	314a <close+0x72>
    30f4:	0122      	lsls	r2, r4, #4
    30f6:	4b1c      	ldr	r3, [pc, #112]	; (3168 <close+0x90>)
    30f8:	189b      	adds	r3, r3, r2
    30fa:	7a9b      	ldrb	r3, [r3, #10]
    30fc:	2b01      	cmp	r3, #1
    30fe:	d127      	bne.n	3150 <close+0x78>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
    3100:	a905      	add	r1, sp, #20
    3102:	700c      	strb	r4, [r1, #0]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
    3104:	4b18      	ldr	r3, [pc, #96]	; (3168 <close+0x90>)
    3106:	189b      	adds	r3, r3, r2
    3108:	88da      	ldrh	r2, [r3, #6]
    310a:	804a      	strh	r2, [r1, #2]
		
		gastrSockets[sock].bIsUsed = 0;
    310c:	2200      	movs	r2, #0
    310e:	729a      	strb	r2, [r3, #10]
		gastrSockets[sock].u16SessionID =0;
    3110:	80da      	strh	r2, [r3, #6]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3112:	7adb      	ldrb	r3, [r3, #11]
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
    3114:	2149      	movs	r1, #73	; 0x49
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    3116:	07db      	lsls	r3, r3, #31
    3118:	d500      	bpl.n	311c <close+0x44>
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
    311a:	3105      	adds	r1, #5
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
    311c:	2300      	movs	r3, #0
    311e:	9302      	str	r3, [sp, #8]
    3120:	9301      	str	r3, [sp, #4]
    3122:	9300      	str	r3, [sp, #0]
    3124:	3304      	adds	r3, #4
    3126:	aa05      	add	r2, sp, #20
    3128:	2002      	movs	r0, #2
    312a:	4d10      	ldr	r5, [pc, #64]	; (316c <close+0x94>)
    312c:	47a8      	blx	r5
    312e:	1e05      	subs	r5, r0, #0
		if(s8Ret != SOCK_ERR_NO_ERROR)
    3130:	d001      	beq.n	3136 <close+0x5e>
		{
			s8Ret = SOCK_ERR_INVALID;
    3132:	2509      	movs	r5, #9
    3134:	426d      	negs	r5, r5
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
    3136:	0124      	lsls	r4, r4, #4
    3138:	480b      	ldr	r0, [pc, #44]	; (3168 <close+0x90>)
    313a:	1820      	adds	r0, r4, r0
    313c:	2210      	movs	r2, #16
    313e:	2100      	movs	r1, #0
    3140:	4b0b      	ldr	r3, [pc, #44]	; (3170 <close+0x98>)
    3142:	4798      	blx	r3
	}
	return s8Ret;
}
    3144:	0028      	movs	r0, r5
    3146:	b007      	add	sp, #28
    3148:	bd30      	pop	{r4, r5, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    314a:	2506      	movs	r5, #6
    314c:	426d      	negs	r5, r5
    314e:	e7f9      	b.n	3144 <close+0x6c>
    3150:	2506      	movs	r5, #6
    3152:	426d      	negs	r5, r5
    3154:	e7f6      	b.n	3144 <close+0x6c>
    3156:	46c0      	nop			; (mov r8, r8)
    3158:	0000e0b8 	.word	0x0000e0b8
    315c:	0000c825 	.word	0x0000c825
    3160:	0000ea54 	.word	0x0000ea54
    3164:	0000c859 	.word	0x0000c859
    3168:	20000a20 	.word	0x20000a20
    316c:	000006a5 	.word	0x000006a5
    3170:	00000591 	.word	0x00000591

00003174 <spi_flash_enable>:
 *	@brief	Enable spi flash operations
 *	@author	M. Abdelmawla
 *	@version	1.0
 */
sint8 spi_flash_enable(uint8 enable)
{
    3174:	b570      	push	{r4, r5, r6, lr}
    3176:	b082      	sub	sp, #8
    3178:	0004      	movs	r4, r0
	sint8 s8Ret = M2M_SUCCESS;
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    317a:	4b2a      	ldr	r3, [pc, #168]	; (3224 <spi_flash_enable+0xb0>)
    317c:	4798      	blx	r3
    317e:	0500      	lsls	r0, r0, #20
    3180:	0d00      	lsrs	r0, r0, #20
    3182:	4b29      	ldr	r3, [pc, #164]	; (3228 <spi_flash_enable+0xb4>)
	sint8 s8Ret = M2M_SUCCESS;
    3184:	2500      	movs	r5, #0
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    3186:	4298      	cmp	r0, r3
    3188:	d802      	bhi.n	3190 <spi_flash_enable+0x1c>
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
}
    318a:	0028      	movs	r0, r5
    318c:	b002      	add	sp, #8
    318e:	bd70      	pop	{r4, r5, r6, pc}
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
    3190:	a901      	add	r1, sp, #4
    3192:	4826      	ldr	r0, [pc, #152]	; (322c <spi_flash_enable+0xb8>)
    3194:	4b26      	ldr	r3, [pc, #152]	; (3230 <spi_flash_enable+0xbc>)
    3196:	4798      	blx	r3
    3198:	1e05      	subs	r5, r0, #0
		if(s8Ret != M2M_SUCCESS) {
    319a:	d1f6      	bne.n	318a <spi_flash_enable+0x16>
		u32Val &= ~((0x7777ul) << 12);
    319c:	4b25      	ldr	r3, [pc, #148]	; (3234 <spi_flash_enable+0xc0>)
    319e:	9a01      	ldr	r2, [sp, #4]
    31a0:	4013      	ands	r3, r2
		u32Val |= ((0x1111ul) << 12);
    31a2:	4925      	ldr	r1, [pc, #148]	; (3238 <spi_flash_enable+0xc4>)
    31a4:	4319      	orrs	r1, r3
    31a6:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    31a8:	4820      	ldr	r0, [pc, #128]	; (322c <spi_flash_enable+0xb8>)
    31aa:	4b24      	ldr	r3, [pc, #144]	; (323c <spi_flash_enable+0xc8>)
    31ac:	4798      	blx	r3
		if(enable) {
    31ae:	2c00      	cmp	r4, #0
    31b0:	d020      	beq.n	31f4 <spi_flash_enable+0x80>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    31b2:	2100      	movs	r1, #0
    31b4:	4822      	ldr	r0, [pc, #136]	; (3240 <spi_flash_enable+0xcc>)
    31b6:	4c21      	ldr	r4, [pc, #132]	; (323c <spi_flash_enable+0xc8>)
    31b8:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    31ba:	21ab      	movs	r1, #171	; 0xab
    31bc:	4821      	ldr	r0, [pc, #132]	; (3244 <spi_flash_enable+0xd0>)
    31be:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    31c0:	2101      	movs	r1, #1
    31c2:	4821      	ldr	r0, [pc, #132]	; (3248 <spi_flash_enable+0xd4>)
    31c4:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    31c6:	2100      	movs	r1, #0
    31c8:	4820      	ldr	r0, [pc, #128]	; (324c <spi_flash_enable+0xd8>)
    31ca:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
    31cc:	2181      	movs	r1, #129	; 0x81
    31ce:	4820      	ldr	r0, [pc, #128]	; (3250 <spi_flash_enable+0xdc>)
    31d0:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    31d2:	4e20      	ldr	r6, [pc, #128]	; (3254 <spi_flash_enable+0xe0>)
    31d4:	4c20      	ldr	r4, [pc, #128]	; (3258 <spi_flash_enable+0xe4>)
    31d6:	0030      	movs	r0, r6
    31d8:	47a0      	blx	r4
    31da:	2801      	cmp	r0, #1
    31dc:	d1fb      	bne.n	31d6 <spi_flash_enable+0x62>
		u32Val &= ~((0x7777ul) << 12);
    31de:	4b15      	ldr	r3, [pc, #84]	; (3234 <spi_flash_enable+0xc0>)
    31e0:	9a01      	ldr	r2, [sp, #4]
    31e2:	4013      	ands	r3, r2
		u32Val |= ((0x0010ul) << 12);
    31e4:	2180      	movs	r1, #128	; 0x80
    31e6:	0249      	lsls	r1, r1, #9
    31e8:	4319      	orrs	r1, r3
    31ea:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
    31ec:	480f      	ldr	r0, [pc, #60]	; (322c <spi_flash_enable+0xb8>)
    31ee:	4b13      	ldr	r3, [pc, #76]	; (323c <spi_flash_enable+0xc8>)
    31f0:	4798      	blx	r3
    31f2:	e7ca      	b.n	318a <spi_flash_enable+0x16>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    31f4:	2100      	movs	r1, #0
    31f6:	4812      	ldr	r0, [pc, #72]	; (3240 <spi_flash_enable+0xcc>)
    31f8:	4c10      	ldr	r4, [pc, #64]	; (323c <spi_flash_enable+0xc8>)
    31fa:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    31fc:	21b9      	movs	r1, #185	; 0xb9
    31fe:	4811      	ldr	r0, [pc, #68]	; (3244 <spi_flash_enable+0xd0>)
    3200:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    3202:	2101      	movs	r1, #1
    3204:	4810      	ldr	r0, [pc, #64]	; (3248 <spi_flash_enable+0xd4>)
    3206:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    3208:	2100      	movs	r1, #0
    320a:	4810      	ldr	r0, [pc, #64]	; (324c <spi_flash_enable+0xd8>)
    320c:	47a0      	blx	r4
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
    320e:	2181      	movs	r1, #129	; 0x81
    3210:	480f      	ldr	r0, [pc, #60]	; (3250 <spi_flash_enable+0xdc>)
    3212:	47a0      	blx	r4
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    3214:	4e0f      	ldr	r6, [pc, #60]	; (3254 <spi_flash_enable+0xe0>)
    3216:	4c10      	ldr	r4, [pc, #64]	; (3258 <spi_flash_enable+0xe4>)
    3218:	0030      	movs	r0, r6
    321a:	47a0      	blx	r4
    321c:	2801      	cmp	r0, #1
    321e:	d1fb      	bne.n	3218 <spi_flash_enable+0xa4>
    3220:	e7dd      	b.n	31de <spi_flash_enable+0x6a>
    3222:	46c0      	nop			; (mov r8, r8)
    3224:	000014d5 	.word	0x000014d5
    3228:	0000039f 	.word	0x0000039f
    322c:	00001410 	.word	0x00001410
    3230:	00001925 	.word	0x00001925
    3234:	f8888fff 	.word	0xf8888fff
    3238:	01111000 	.word	0x01111000
    323c:	00001931 	.word	0x00001931
    3240:	00010208 	.word	0x00010208
    3244:	0001020c 	.word	0x0001020c
    3248:	00010214 	.word	0x00010214
    324c:	0001021c 	.word	0x0001021c
    3250:	00010204 	.word	0x00010204
    3254:	00010218 	.word	0x00010218
    3258:	00001919 	.word	0x00001919

0000325c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    325c:	4b0c      	ldr	r3, [pc, #48]	; (3290 <cpu_irq_enter_critical+0x34>)
    325e:	681b      	ldr	r3, [r3, #0]
    3260:	2b00      	cmp	r3, #0
    3262:	d106      	bne.n	3272 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3264:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    3268:	2b00      	cmp	r3, #0
    326a:	d007      	beq.n	327c <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    326c:	2200      	movs	r2, #0
    326e:	4b09      	ldr	r3, [pc, #36]	; (3294 <cpu_irq_enter_critical+0x38>)
    3270:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    3272:	4a07      	ldr	r2, [pc, #28]	; (3290 <cpu_irq_enter_critical+0x34>)
    3274:	6813      	ldr	r3, [r2, #0]
    3276:	3301      	adds	r3, #1
    3278:	6013      	str	r3, [r2, #0]
}
    327a:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    327c:	b672      	cpsid	i
    327e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    3282:	2200      	movs	r2, #0
    3284:	4b04      	ldr	r3, [pc, #16]	; (3298 <cpu_irq_enter_critical+0x3c>)
    3286:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    3288:	3201      	adds	r2, #1
    328a:	4b02      	ldr	r3, [pc, #8]	; (3294 <cpu_irq_enter_critical+0x38>)
    328c:	701a      	strb	r2, [r3, #0]
    328e:	e7f0      	b.n	3272 <cpu_irq_enter_critical+0x16>
    3290:	20000154 	.word	0x20000154
    3294:	20000158 	.word	0x20000158
    3298:	2000000a 	.word	0x2000000a

0000329c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    329c:	4b08      	ldr	r3, [pc, #32]	; (32c0 <cpu_irq_leave_critical+0x24>)
    329e:	681a      	ldr	r2, [r3, #0]
    32a0:	3a01      	subs	r2, #1
    32a2:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    32a4:	681b      	ldr	r3, [r3, #0]
    32a6:	2b00      	cmp	r3, #0
    32a8:	d109      	bne.n	32be <cpu_irq_leave_critical+0x22>
    32aa:	4b06      	ldr	r3, [pc, #24]	; (32c4 <cpu_irq_leave_critical+0x28>)
    32ac:	781b      	ldrb	r3, [r3, #0]
    32ae:	2b00      	cmp	r3, #0
    32b0:	d005      	beq.n	32be <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    32b2:	2201      	movs	r2, #1
    32b4:	4b04      	ldr	r3, [pc, #16]	; (32c8 <cpu_irq_leave_critical+0x2c>)
    32b6:	701a      	strb	r2, [r3, #0]
    32b8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    32bc:	b662      	cpsie	i
	}
}
    32be:	4770      	bx	lr
    32c0:	20000154 	.word	0x20000154
    32c4:	20000158 	.word	0x20000158
    32c8:	2000000a 	.word	0x2000000a

000032cc <system_board_init>:




void system_board_init(void)
{
    32cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    32ce:	46c6      	mov	lr, r8
    32d0:	b500      	push	{lr}
    32d2:	b082      	sub	sp, #8
	config->input_pull = PORT_PIN_PULL_UP;
    32d4:	ac01      	add	r4, sp, #4
    32d6:	2601      	movs	r6, #1
    32d8:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    32da:	2700      	movs	r7, #0
    32dc:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    32de:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    32e0:	0021      	movs	r1, r4
    32e2:	2013      	movs	r0, #19
    32e4:	4d27      	ldr	r5, [pc, #156]	; (3384 <system_board_init+0xb8>)
    32e6:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    32e8:	4b27      	ldr	r3, [pc, #156]	; (3388 <system_board_init+0xbc>)
    32ea:	4698      	mov	r8, r3
    32ec:	2380      	movs	r3, #128	; 0x80
    32ee:	031b      	lsls	r3, r3, #12
    32f0:	4642      	mov	r2, r8
    32f2:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    32f4:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    32f6:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    32f8:	0021      	movs	r1, r4
    32fa:	201c      	movs	r0, #28
    32fc:	47a8      	blx	r5
	config->input_pull = PORT_PIN_PULL_UP;
    32fe:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    3300:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    3302:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
    3304:	0021      	movs	r1, r4
    3306:	2052      	movs	r0, #82	; 0x52
    3308:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
    330a:	0021      	movs	r1, r4
    330c:	203e      	movs	r0, #62	; 0x3e
    330e:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
    3310:	0021      	movs	r1, r4
    3312:	203f      	movs	r0, #63	; 0x3f
    3314:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
    3316:	0021      	movs	r1, r4
    3318:	202f      	movs	r0, #47	; 0x2f
    331a:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
    331c:	0021      	movs	r1, r4
    331e:	2014      	movs	r0, #20
    3320:	47a8      	blx	r5
		port_base->OUTSET.reg = pin_mask;
    3322:	2280      	movs	r2, #128	; 0x80
    3324:	02d2      	lsls	r2, r2, #11
    3326:	4b19      	ldr	r3, [pc, #100]	; (338c <system_board_init+0xc0>)
    3328:	619a      	str	r2, [r3, #24]
    332a:	4b19      	ldr	r3, [pc, #100]	; (3390 <system_board_init+0xc4>)
    332c:	2280      	movs	r2, #128	; 0x80
    332e:	05d2      	lsls	r2, r2, #23
    3330:	619a      	str	r2, [r3, #24]
    3332:	2280      	movs	r2, #128	; 0x80
    3334:	0612      	lsls	r2, r2, #24
    3336:	619a      	str	r2, [r3, #24]
    3338:	2280      	movs	r2, #128	; 0x80
    333a:	0212      	lsls	r2, r2, #8
    333c:	619a      	str	r2, [r3, #24]
    333e:	2380      	movs	r3, #128	; 0x80
    3340:	035b      	lsls	r3, r3, #13
    3342:	4642      	mov	r2, r8
    3344:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    3346:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
    3348:	0021      	movs	r1, r4
    334a:	2053      	movs	r0, #83	; 0x53
    334c:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
    334e:	4a11      	ldr	r2, [pc, #68]	; (3394 <system_board_init+0xc8>)
    3350:	6a11      	ldr	r1, [r2, #32]
    3352:	2380      	movs	r3, #128	; 0x80
    3354:	039b      	lsls	r3, r3, #14
    3356:	430b      	orrs	r3, r1
    3358:	6213      	str	r3, [r2, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
    335a:	2204      	movs	r2, #4
    335c:	4b0e      	ldr	r3, [pc, #56]	; (3398 <system_board_init+0xcc>)
    335e:	801a      	strh	r2, [r3, #0]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3360:	466b      	mov	r3, sp
    3362:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
    3364:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
    3366:	2305      	movs	r3, #5
    3368:	466a      	mov	r2, sp
    336a:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
    336c:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
    336e:	4669      	mov	r1, sp
    3370:	2009      	movs	r0, #9
    3372:	4c0a      	ldr	r4, [pc, #40]	; (339c <system_board_init+0xd0>)
    3374:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
    3376:	4669      	mov	r1, sp
    3378:	200c      	movs	r0, #12
    337a:	47a0      	blx	r4
#endif

}
    337c:	b002      	add	sp, #8
    337e:	bc04      	pop	{r2}
    3380:	4690      	mov	r8, r2
    3382:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3384:	00003571 	.word	0x00003571
    3388:	41004400 	.word	0x41004400
    338c:	41004500 	.word	0x41004500
    3390:	41004480 	.word	0x41004480
    3394:	40000400 	.word	0x40000400
    3398:	42005400 	.word	0x42005400
    339c:	00004d8d 	.word	0x00004d8d

000033a0 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    33a0:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    33a2:	2a00      	cmp	r2, #0
    33a4:	d001      	beq.n	33aa <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    33a6:	0018      	movs	r0, r3
    33a8:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
    33aa:	008b      	lsls	r3, r1, #2
    33ac:	4a06      	ldr	r2, [pc, #24]	; (33c8 <extint_register_callback+0x28>)
    33ae:	589b      	ldr	r3, [r3, r2]
    33b0:	2b00      	cmp	r3, #0
    33b2:	d003      	beq.n	33bc <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
    33b4:	4283      	cmp	r3, r0
    33b6:	d005      	beq.n	33c4 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
    33b8:	231d      	movs	r3, #29
    33ba:	e7f4      	b.n	33a6 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
    33bc:	0089      	lsls	r1, r1, #2
    33be:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    33c0:	2300      	movs	r3, #0
    33c2:	e7f0      	b.n	33a6 <extint_register_callback+0x6>
		return STATUS_OK;
    33c4:	2300      	movs	r3, #0
    33c6:	e7ee      	b.n	33a6 <extint_register_callback+0x6>
    33c8:	20000ae0 	.word	0x20000ae0

000033cc <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    33cc:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    33ce:	2900      	cmp	r1, #0
    33d0:	d001      	beq.n	33d6 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
    33d2:	0018      	movs	r0, r3
    33d4:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    33d6:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    33d8:	281f      	cmp	r0, #31
    33da:	d800      	bhi.n	33de <extint_chan_enable_callback+0x12>
		return eics[eic_index];
    33dc:	4a02      	ldr	r2, [pc, #8]	; (33e8 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
    33de:	2301      	movs	r3, #1
    33e0:	4083      	lsls	r3, r0
    33e2:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
    33e4:	2300      	movs	r3, #0
    33e6:	e7f4      	b.n	33d2 <extint_chan_enable_callback+0x6>
    33e8:	40001800 	.word	0x40001800

000033ec <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    33ec:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    33ee:	2900      	cmp	r1, #0
    33f0:	d001      	beq.n	33f6 <extint_chan_disable_callback+0xa>
	}

	return STATUS_OK;
}
    33f2:	0018      	movs	r0, r3
    33f4:	4770      	bx	lr
		return NULL;
    33f6:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
    33f8:	281f      	cmp	r0, #31
    33fa:	d800      	bhi.n	33fe <extint_chan_disable_callback+0x12>
		return eics[eic_index];
    33fc:	4a02      	ldr	r2, [pc, #8]	; (3408 <extint_chan_disable_callback+0x1c>)
		eic->INTENCLR.reg = (1UL << channel);
    33fe:	2301      	movs	r3, #1
    3400:	4083      	lsls	r3, r0
    3402:	6093      	str	r3, [r2, #8]
	return STATUS_OK;
    3404:	2300      	movs	r3, #0
    3406:	e7f4      	b.n	33f2 <extint_chan_disable_callback+0x6>
    3408:	40001800 	.word	0x40001800

0000340c <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    340c:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    340e:	2200      	movs	r2, #0
    3410:	4b10      	ldr	r3, [pc, #64]	; (3454 <EIC_Handler+0x48>)
    3412:	701a      	strb	r2, [r3, #0]
    3414:	2300      	movs	r3, #0
    3416:	4910      	ldr	r1, [pc, #64]	; (3458 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    3418:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    341a:	4e10      	ldr	r6, [pc, #64]	; (345c <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    341c:	4c0d      	ldr	r4, [pc, #52]	; (3454 <EIC_Handler+0x48>)
    341e:	e00a      	b.n	3436 <EIC_Handler+0x2a>
		return eics[eic_index];
    3420:	490d      	ldr	r1, [pc, #52]	; (3458 <EIC_Handler+0x4c>)
    3422:	e008      	b.n	3436 <EIC_Handler+0x2a>
    3424:	7823      	ldrb	r3, [r4, #0]
    3426:	3301      	adds	r3, #1
    3428:	b2db      	uxtb	r3, r3
    342a:	7023      	strb	r3, [r4, #0]
    342c:	2b0f      	cmp	r3, #15
    342e:	d810      	bhi.n	3452 <EIC_Handler+0x46>
		return NULL;
    3430:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
    3432:	2b1f      	cmp	r3, #31
    3434:	d9f4      	bls.n	3420 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
    3436:	0028      	movs	r0, r5
    3438:	4018      	ands	r0, r3
    343a:	2201      	movs	r2, #1
    343c:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
    343e:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    3440:	4210      	tst	r0, r2
    3442:	d0ef      	beq.n	3424 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    3444:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    3446:	009b      	lsls	r3, r3, #2
    3448:	599b      	ldr	r3, [r3, r6]
    344a:	2b00      	cmp	r3, #0
    344c:	d0ea      	beq.n	3424 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    344e:	4798      	blx	r3
    3450:	e7e8      	b.n	3424 <EIC_Handler+0x18>
			}
		}
	}
}
    3452:	bd70      	pop	{r4, r5, r6, pc}
    3454:	20000adc 	.word	0x20000adc
    3458:	40001800 	.word	0x40001800
    345c:	20000ae0 	.word	0x20000ae0

00003460 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    3460:	4a04      	ldr	r2, [pc, #16]	; (3474 <_extint_enable+0x14>)
    3462:	7813      	ldrb	r3, [r2, #0]
    3464:	2102      	movs	r1, #2
    3466:	430b      	orrs	r3, r1
    3468:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    346a:	7853      	ldrb	r3, [r2, #1]
    346c:	b25b      	sxtb	r3, r3
    346e:	2b00      	cmp	r3, #0
    3470:	dbfb      	blt.n	346a <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    3472:	4770      	bx	lr
    3474:	40001800 	.word	0x40001800

00003478 <_system_extint_init>:
{
    3478:	b500      	push	{lr}
    347a:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    347c:	4a12      	ldr	r2, [pc, #72]	; (34c8 <_system_extint_init+0x50>)
    347e:	6993      	ldr	r3, [r2, #24]
    3480:	2140      	movs	r1, #64	; 0x40
    3482:	430b      	orrs	r3, r1
    3484:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    3486:	a901      	add	r1, sp, #4
    3488:	2300      	movs	r3, #0
    348a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    348c:	2005      	movs	r0, #5
    348e:	4b0f      	ldr	r3, [pc, #60]	; (34cc <_system_extint_init+0x54>)
    3490:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
    3492:	2005      	movs	r0, #5
    3494:	4b0e      	ldr	r3, [pc, #56]	; (34d0 <_system_extint_init+0x58>)
    3496:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    3498:	4a0e      	ldr	r2, [pc, #56]	; (34d4 <_system_extint_init+0x5c>)
    349a:	7813      	ldrb	r3, [r2, #0]
    349c:	2101      	movs	r1, #1
    349e:	430b      	orrs	r3, r1
    34a0:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    34a2:	7853      	ldrb	r3, [r2, #1]
    34a4:	b25b      	sxtb	r3, r3
    34a6:	2b00      	cmp	r3, #0
    34a8:	dbfb      	blt.n	34a2 <_system_extint_init+0x2a>
    34aa:	4b0b      	ldr	r3, [pc, #44]	; (34d8 <_system_extint_init+0x60>)
    34ac:	0019      	movs	r1, r3
    34ae:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
    34b0:	2200      	movs	r2, #0
    34b2:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    34b4:	4299      	cmp	r1, r3
    34b6:	d1fc      	bne.n	34b2 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    34b8:	2210      	movs	r2, #16
    34ba:	4b08      	ldr	r3, [pc, #32]	; (34dc <_system_extint_init+0x64>)
    34bc:	601a      	str	r2, [r3, #0]
	_extint_enable();
    34be:	4b08      	ldr	r3, [pc, #32]	; (34e0 <_system_extint_init+0x68>)
    34c0:	4798      	blx	r3
}
    34c2:	b003      	add	sp, #12
    34c4:	bd00      	pop	{pc}
    34c6:	46c0      	nop			; (mov r8, r8)
    34c8:	40000400 	.word	0x40000400
    34cc:	00004c95 	.word	0x00004c95
    34d0:	00004c09 	.word	0x00004c09
    34d4:	40001800 	.word	0x40001800
    34d8:	20000ae0 	.word	0x20000ae0
    34dc:	e000e100 	.word	0xe000e100
    34e0:	00003461 	.word	0x00003461

000034e4 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    34e4:	2300      	movs	r3, #0
    34e6:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    34e8:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    34ea:	2201      	movs	r2, #1
    34ec:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    34ee:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    34f0:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    34f2:	3302      	adds	r3, #2
    34f4:	72c3      	strb	r3, [r0, #11]
}
    34f6:	4770      	bx	lr

000034f8 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    34f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    34fa:	b083      	sub	sp, #12
    34fc:	0005      	movs	r5, r0
    34fe:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3500:	a901      	add	r1, sp, #4
    3502:	2300      	movs	r3, #0
    3504:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
    3506:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    3508:	7923      	ldrb	r3, [r4, #4]
    350a:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    350c:	7a23      	ldrb	r3, [r4, #8]
    350e:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    3510:	7820      	ldrb	r0, [r4, #0]
    3512:	4b15      	ldr	r3, [pc, #84]	; (3568 <extint_chan_set_config+0x70>)
    3514:	4798      	blx	r3
		return NULL;
    3516:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
    3518:	2d1f      	cmp	r5, #31
    351a:	d800      	bhi.n	351e <extint_chan_set_config+0x26>
		return eics[eic_index];
    351c:	4813      	ldr	r0, [pc, #76]	; (356c <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    351e:	2207      	movs	r2, #7
    3520:	402a      	ands	r2, r5
    3522:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    3524:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    3526:	7aa3      	ldrb	r3, [r4, #10]
    3528:	2b00      	cmp	r3, #0
    352a:	d001      	beq.n	3530 <extint_chan_set_config+0x38>
    352c:	2308      	movs	r3, #8
    352e:	431f      	orrs	r7, r3
    3530:	08eb      	lsrs	r3, r5, #3
    3532:	009b      	lsls	r3, r3, #2
    3534:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    3536:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    3538:	260f      	movs	r6, #15
    353a:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
    353c:	43b1      	bics	r1, r6
			(new_config << config_pos);
    353e:	4097      	lsls	r7, r2
    3540:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    3542:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
    3544:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    3546:	7a63      	ldrb	r3, [r4, #9]
    3548:	2b00      	cmp	r3, #0
    354a:	d106      	bne.n	355a <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    354c:	6943      	ldr	r3, [r0, #20]
    354e:	2201      	movs	r2, #1
    3550:	40aa      	lsls	r2, r5
    3552:	4393      	bics	r3, r2
    3554:	6143      	str	r3, [r0, #20]
	}
}
    3556:	b003      	add	sp, #12
    3558:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    355a:	6942      	ldr	r2, [r0, #20]
    355c:	2301      	movs	r3, #1
    355e:	40ab      	lsls	r3, r5
    3560:	4313      	orrs	r3, r2
    3562:	6143      	str	r3, [r0, #20]
    3564:	e7f7      	b.n	3556 <extint_chan_set_config+0x5e>
    3566:	46c0      	nop			; (mov r8, r8)
    3568:	00004d8d 	.word	0x00004d8d
    356c:	40001800 	.word	0x40001800

00003570 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    3570:	b500      	push	{lr}
    3572:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3574:	ab01      	add	r3, sp, #4
    3576:	2280      	movs	r2, #128	; 0x80
    3578:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    357a:	780a      	ldrb	r2, [r1, #0]
    357c:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    357e:	784a      	ldrb	r2, [r1, #1]
    3580:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    3582:	788a      	ldrb	r2, [r1, #2]
    3584:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    3586:	0019      	movs	r1, r3
    3588:	4b01      	ldr	r3, [pc, #4]	; (3590 <port_pin_set_config+0x20>)
    358a:	4798      	blx	r3
}
    358c:	b003      	add	sp, #12
    358e:	bd00      	pop	{pc}
    3590:	00004d8d 	.word	0x00004d8d

00003594 <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    3594:	6803      	ldr	r3, [r0, #0]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    3596:	7a98      	ldrb	r0, [r3, #10]
    3598:	09c0      	lsrs	r0, r0, #7
                return true;
        }

        return false;
}
    359a:	4770      	bx	lr

0000359c <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
    359c:	b570      	push	{r4, r5, r6, lr}
    359e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    35a0:	6806      	ldr	r6, [r0, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
    35a2:	4d05      	ldr	r5, [pc, #20]	; (35b8 <rtc_count_enable+0x1c>)
    35a4:	0020      	movs	r0, r4
    35a6:	47a8      	blx	r5
    35a8:	2800      	cmp	r0, #0
    35aa:	d1fb      	bne.n	35a4 <rtc_count_enable+0x8>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
    35ac:	8833      	ldrh	r3, [r6, #0]
    35ae:	2202      	movs	r2, #2
    35b0:	4313      	orrs	r3, r2
    35b2:	8033      	strh	r3, [r6, #0]
}
    35b4:	bd70      	pop	{r4, r5, r6, pc}
    35b6:	46c0      	nop			; (mov r8, r8)
    35b8:	00003595 	.word	0x00003595

000035bc <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
    35bc:	b570      	push	{r4, r5, r6, lr}
    35be:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    35c0:	6806      	ldr	r6, [r0, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
    35c2:	4d06      	ldr	r5, [pc, #24]	; (35dc <rtc_count_disable+0x20>)
    35c4:	0020      	movs	r0, r4
    35c6:	47a8      	blx	r5
    35c8:	2800      	cmp	r0, #0
    35ca:	d1fb      	bne.n	35c4 <rtc_count_disable+0x8>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTENCLR_MASK;
    35cc:	23c1      	movs	r3, #193	; 0xc1
    35ce:	71b3      	strb	r3, [r6, #6]
	/* Clear interrupt flag */
	rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_MASK;
    35d0:	7233      	strb	r3, [r6, #8]

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
    35d2:	8833      	ldrh	r3, [r6, #0]
    35d4:	2202      	movs	r2, #2
    35d6:	4393      	bics	r3, r2
    35d8:	8033      	strh	r3, [r6, #0]
}
    35da:	bd70      	pop	{r4, r5, r6, pc}
    35dc:	00003595 	.word	0x00003595

000035e0 <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
    35e0:	b570      	push	{r4, r5, r6, lr}
    35e2:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    35e4:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
    35e6:	4b06      	ldr	r3, [pc, #24]	; (3600 <rtc_count_reset+0x20>)
    35e8:	4798      	blx	r3
#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
	module->enabled_callback    = 0;
#endif

	while (rtc_count_is_syncing(module)) {
    35ea:	4d06      	ldr	r5, [pc, #24]	; (3604 <rtc_count_reset+0x24>)
    35ec:	0020      	movs	r0, r4
    35ee:	47a8      	blx	r5
    35f0:	2800      	cmp	r0, #0
    35f2:	d1fb      	bne.n	35ec <rtc_count_reset+0xc>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
    35f4:	8833      	ldrh	r3, [r6, #0]
    35f6:	2201      	movs	r2, #1
    35f8:	4313      	orrs	r3, r2
    35fa:	8033      	strh	r3, [r6, #0]
}
    35fc:	bd70      	pop	{r4, r5, r6, pc}
    35fe:	46c0      	nop			; (mov r8, r8)
    3600:	000035bd 	.word	0x000035bd
    3604:	00003595 	.word	0x00003595

00003608 <rtc_count_get_count>:
 * Returns the current count value.
 *
 * \return The current counter value as a 32-bit unsigned integer.
 */
uint32_t rtc_count_get_count(struct rtc_module *const module)
{
    3608:	b570      	push	{r4, r5, r6, lr}
    360a:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    360c:	6806      	ldr	r6, [r0, #0]
	/* Initialize return value. */
	uint32_t ret_val;

	/* Change of read method based on value of continuously_update value in
	 * the configuration structure. */
	if(!(module->continuously_update)) {
    360e:	7943      	ldrb	r3, [r0, #5]
    3610:	2b00      	cmp	r3, #0
    3612:	d10e      	bne.n	3632 <rtc_count_get_count+0x2a>
		/* Request read on count register. */
		rtc_module->MODE0.READREQ.reg = RTC_READREQ_RREQ;
    3614:	4b0f      	ldr	r3, [pc, #60]	; (3654 <rtc_count_get_count+0x4c>)
    3616:	8073      	strh	r3, [r6, #2]

		while (rtc_count_is_syncing(module)) {
    3618:	4d0f      	ldr	r5, [pc, #60]	; (3658 <rtc_count_get_count+0x50>)
    361a:	0020      	movs	r0, r4
    361c:	47a8      	blx	r5
    361e:	2800      	cmp	r0, #0
    3620:	d1fb      	bne.n	361a <rtc_count_get_count+0x12>
			/* Wait for synchronization */
		}
	}

	/* Read value based on mode. */
	switch (module->mode) {
    3622:	7923      	ldrb	r3, [r4, #4]
    3624:	2b00      	cmp	r3, #0
    3626:	d012      	beq.n	364e <rtc_count_get_count+0x46>
			break;

		default:
			Assert(false);
			/* Counter not initialized. Assume counter value 0.*/
			ret_val = 0;
    3628:	2000      	movs	r0, #0
	switch (module->mode) {
    362a:	2b01      	cmp	r3, #1
    362c:	d100      	bne.n	3630 <rtc_count_get_count+0x28>
			ret_val = rtc_module->MODE0.COUNT.reg;
    362e:	6930      	ldr	r0, [r6, #16]
			break;
	}

	return ret_val;
}
    3630:	bd70      	pop	{r4, r5, r6, pc}
	} else if (!(rtc_module->MODE0.READREQ.reg & RTC_READREQ_RCONT)){
    3632:	8873      	ldrh	r3, [r6, #2]
    3634:	045b      	lsls	r3, r3, #17
    3636:	d4f4      	bmi.n	3622 <rtc_count_get_count+0x1a>
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT | RTC_READREQ_RREQ;
    3638:	8873      	ldrh	r3, [r6, #2]
    363a:	22c0      	movs	r2, #192	; 0xc0
    363c:	0212      	lsls	r2, r2, #8
    363e:	4313      	orrs	r3, r2
    3640:	8073      	strh	r3, [r6, #2]
		while (rtc_count_is_syncing(module)) {
    3642:	4d05      	ldr	r5, [pc, #20]	; (3658 <rtc_count_get_count+0x50>)
    3644:	0020      	movs	r0, r4
    3646:	47a8      	blx	r5
    3648:	2800      	cmp	r0, #0
    364a:	d1fb      	bne.n	3644 <rtc_count_get_count+0x3c>
    364c:	e7e9      	b.n	3622 <rtc_count_get_count+0x1a>
			ret_val = (uint32_t)rtc_module->MODE1.COUNT.reg;
    364e:	8a30      	ldrh	r0, [r6, #16]
    3650:	b280      	uxth	r0, r0
			break;
    3652:	e7ed      	b.n	3630 <rtc_count_get_count+0x28>
    3654:	ffff8000 	.word	0xffff8000
    3658:	00003595 	.word	0x00003595

0000365c <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
    365c:	b5f0      	push	{r4, r5, r6, r7, lr}
    365e:	b083      	sub	sp, #12
    3660:	0004      	movs	r4, r0
    3662:	9101      	str	r1, [sp, #4]
    3664:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    3666:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
    3668:	4f11      	ldr	r7, [pc, #68]	; (36b0 <rtc_count_set_compare+0x54>)
    366a:	0020      	movs	r0, r4
    366c:	47b8      	blx	r7
    366e:	2800      	cmp	r0, #0
    3670:	d1fb      	bne.n	366a <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
    3672:	7923      	ldrb	r3, [r4, #4]
    3674:	2b00      	cmp	r3, #0
    3676:	d00a      	beq.n	368e <rtc_count_set_compare+0x32>
    3678:	2b01      	cmp	r3, #1
    367a:	d116      	bne.n	36aa <rtc_count_set_compare+0x4e>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
				return STATUS_ERR_INVALID_ARG;
    367c:	3017      	adds	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
    367e:	2d01      	cmp	r5, #1
    3680:	d814      	bhi.n	36ac <rtc_count_set_compare+0x50>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
    3682:	3506      	adds	r5, #6
    3684:	00ad      	lsls	r5, r5, #2
    3686:	9b01      	ldr	r3, [sp, #4]
    3688:	51ab      	str	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
    368a:	2000      	movs	r0, #0
			break;
    368c:	e00e      	b.n	36ac <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
    368e:	2017      	movs	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
    3690:	2d02      	cmp	r5, #2
    3692:	d80b      	bhi.n	36ac <rtc_count_set_compare+0x50>
			if (comp_value > 0xffff) {
    3694:	4b07      	ldr	r3, [pc, #28]	; (36b4 <rtc_count_set_compare+0x58>)
    3696:	9a01      	ldr	r2, [sp, #4]
    3698:	429a      	cmp	r2, r3
    369a:	d807      	bhi.n	36ac <rtc_count_set_compare+0x50>
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
    369c:	466b      	mov	r3, sp
    369e:	889b      	ldrh	r3, [r3, #4]
    36a0:	350c      	adds	r5, #12
    36a2:	006d      	lsls	r5, r5, #1
    36a4:	53ab      	strh	r3, [r5, r6]
	return STATUS_OK;
    36a6:	2000      	movs	r0, #0
			break;
    36a8:	e000      	b.n	36ac <rtc_count_set_compare+0x50>
			return STATUS_ERR_BAD_FORMAT;
    36aa:	201a      	movs	r0, #26
}
    36ac:	b003      	add	sp, #12
    36ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    36b0:	00003595 	.word	0x00003595
    36b4:	0000ffff 	.word	0x0000ffff

000036b8 <rtc_count_init>:
{
    36b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    36ba:	b083      	sub	sp, #12
    36bc:	0004      	movs	r4, r0
    36be:	0016      	movs	r6, r2
	module->hw = hw;
    36c0:	6001      	str	r1, [r0, #0]
    36c2:	4a2e      	ldr	r2, [pc, #184]	; (377c <rtc_count_init+0xc4>)
    36c4:	6993      	ldr	r3, [r2, #24]
    36c6:	2120      	movs	r1, #32
    36c8:	430b      	orrs	r3, r1
    36ca:	6193      	str	r3, [r2, #24]
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
    36cc:	a901      	add	r1, sp, #4
    36ce:	2302      	movs	r3, #2
    36d0:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
    36d2:	2004      	movs	r0, #4
    36d4:	4b2a      	ldr	r3, [pc, #168]	; (3780 <rtc_count_init+0xc8>)
    36d6:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
    36d8:	2004      	movs	r0, #4
    36da:	4b2a      	ldr	r3, [pc, #168]	; (3784 <rtc_count_init+0xcc>)
    36dc:	4798      	blx	r3
	rtc_count_reset(module);
    36de:	0020      	movs	r0, r4
    36e0:	4b29      	ldr	r3, [pc, #164]	; (3788 <rtc_count_init+0xd0>)
    36e2:	4798      	blx	r3
	module->mode                = config->mode;
    36e4:	78b3      	ldrb	r3, [r6, #2]
    36e6:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
    36e8:	7933      	ldrb	r3, [r6, #4]
    36ea:	7163      	strb	r3, [r4, #5]
	_rtc_instance[0] = module;
    36ec:	4b27      	ldr	r3, [pc, #156]	; (378c <rtc_count_init+0xd4>)
    36ee:	601c      	str	r4, [r3, #0]
	Rtc *const rtc_module = module->hw;
    36f0:	6827      	ldr	r7, [r4, #0]
	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
    36f2:	8833      	ldrh	r3, [r6, #0]
    36f4:	803b      	strh	r3, [r7, #0]
	switch (config->mode) {
    36f6:	78b3      	ldrb	r3, [r6, #2]
    36f8:	2b00      	cmp	r3, #0
    36fa:	d021      	beq.n	3740 <rtc_count_init+0x88>
			return STATUS_ERR_INVALID_ARG;
    36fc:	2017      	movs	r0, #23
	switch (config->mode) {
    36fe:	2b01      	cmp	r3, #1
    3700:	d11c      	bne.n	373c <rtc_count_init+0x84>
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
    3702:	883b      	ldrh	r3, [r7, #0]
    3704:	b29b      	uxth	r3, r3
    3706:	803b      	strh	r3, [r7, #0]
			if (config->clear_on_match) {
    3708:	78f3      	ldrb	r3, [r6, #3]
    370a:	2b00      	cmp	r3, #0
    370c:	d003      	beq.n	3716 <rtc_count_init+0x5e>
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
    370e:	883b      	ldrh	r3, [r7, #0]
    3710:	2280      	movs	r2, #128	; 0x80
    3712:	4313      	orrs	r3, r2
    3714:	803b      	strh	r3, [r7, #0]
				while (rtc_count_is_syncing(module)) {
    3716:	4d1e      	ldr	r5, [pc, #120]	; (3790 <rtc_count_init+0xd8>)
    3718:	0020      	movs	r0, r4
    371a:	47a8      	blx	r5
    371c:	2800      	cmp	r0, #0
    371e:	d1fb      	bne.n	3718 <rtc_count_init+0x60>
				rtc_count_set_compare(module, config->compare_values[i],
    3720:	2200      	movs	r2, #0
    3722:	68b1      	ldr	r1, [r6, #8]
    3724:	0020      	movs	r0, r4
    3726:	4b1b      	ldr	r3, [pc, #108]	; (3794 <rtc_count_init+0xdc>)
    3728:	4798      	blx	r3
	if (config->continuously_update) {
    372a:	7933      	ldrb	r3, [r6, #4]
	return STATUS_OK;
    372c:	2000      	movs	r0, #0
	if (config->continuously_update) {
    372e:	2b00      	cmp	r3, #0
    3730:	d004      	beq.n	373c <rtc_count_init+0x84>
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
    3732:	887b      	ldrh	r3, [r7, #2]
    3734:	2280      	movs	r2, #128	; 0x80
    3736:	01d2      	lsls	r2, r2, #7
    3738:	4313      	orrs	r3, r2
    373a:	807b      	strh	r3, [r7, #2]
}
    373c:	b003      	add	sp, #12
    373e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
    3740:	883b      	ldrh	r3, [r7, #0]
    3742:	2204      	movs	r2, #4
    3744:	4313      	orrs	r3, r2
    3746:	803b      	strh	r3, [r7, #0]
			if (config->clear_on_match) {
    3748:	78f3      	ldrb	r3, [r6, #3]
				return STATUS_ERR_INVALID_ARG;
    374a:	2017      	movs	r0, #23
			if (config->clear_on_match) {
    374c:	2b00      	cmp	r3, #0
    374e:	d1f5      	bne.n	373c <rtc_count_init+0x84>
				while (rtc_count_is_syncing(module)) {
    3750:	4d0f      	ldr	r5, [pc, #60]	; (3790 <rtc_count_init+0xd8>)
    3752:	0020      	movs	r0, r4
    3754:	47a8      	blx	r5
    3756:	2800      	cmp	r0, #0
    3758:	d1fb      	bne.n	3752 <rtc_count_init+0x9a>
				rtc_count_set_compare(module, config->compare_values[i],
    375a:	2200      	movs	r2, #0
    375c:	68b1      	ldr	r1, [r6, #8]
    375e:	0020      	movs	r0, r4
    3760:	4b0c      	ldr	r3, [pc, #48]	; (3794 <rtc_count_init+0xdc>)
    3762:	4798      	blx	r3
				while (rtc_count_is_syncing(module)) {
    3764:	4d0a      	ldr	r5, [pc, #40]	; (3790 <rtc_count_init+0xd8>)
    3766:	0020      	movs	r0, r4
    3768:	47a8      	blx	r5
    376a:	2800      	cmp	r0, #0
    376c:	d1fb      	bne.n	3766 <rtc_count_init+0xae>
				rtc_count_set_compare(module, config->compare_values[i],
    376e:	2201      	movs	r2, #1
    3770:	68f1      	ldr	r1, [r6, #12]
    3772:	0020      	movs	r0, r4
    3774:	4b07      	ldr	r3, [pc, #28]	; (3794 <rtc_count_init+0xdc>)
    3776:	4798      	blx	r3
    3778:	e7d7      	b.n	372a <rtc_count_init+0x72>
    377a:	46c0      	nop			; (mov r8, r8)
    377c:	40000400 	.word	0x40000400
    3780:	00004c95 	.word	0x00004c95
    3784:	00004c09 	.word	0x00004c09
    3788:	000035e1 	.word	0x000035e1
    378c:	20000b20 	.word	0x20000b20
    3790:	00003595 	.word	0x00003595
    3794:	0000365d 	.word	0x0000365d

00003798 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    3798:	b5f0      	push	{r4, r5, r6, r7, lr}
    379a:	46de      	mov	lr, fp
    379c:	4657      	mov	r7, sl
    379e:	464e      	mov	r6, r9
    37a0:	4645      	mov	r5, r8
    37a2:	b5e0      	push	{r5, r6, r7, lr}
    37a4:	b087      	sub	sp, #28
    37a6:	4680      	mov	r8, r0
    37a8:	9104      	str	r1, [sp, #16]
    37aa:	0016      	movs	r6, r2
    37ac:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    37ae:	2200      	movs	r2, #0
    37b0:	2300      	movs	r3, #0
    37b2:	2100      	movs	r1, #0
    37b4:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    37b6:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    37b8:	2001      	movs	r0, #1
    37ba:	0021      	movs	r1, r4
    37bc:	9600      	str	r6, [sp, #0]
    37be:	9701      	str	r7, [sp, #4]
    37c0:	465c      	mov	r4, fp
    37c2:	9403      	str	r4, [sp, #12]
    37c4:	4644      	mov	r4, r8
    37c6:	9405      	str	r4, [sp, #20]
    37c8:	e013      	b.n	37f2 <long_division+0x5a>
    37ca:	2420      	movs	r4, #32
    37cc:	1a64      	subs	r4, r4, r1
    37ce:	0005      	movs	r5, r0
    37d0:	40e5      	lsrs	r5, r4
    37d2:	46a8      	mov	r8, r5
    37d4:	e014      	b.n	3800 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    37d6:	9c00      	ldr	r4, [sp, #0]
    37d8:	9d01      	ldr	r5, [sp, #4]
    37da:	1b12      	subs	r2, r2, r4
    37dc:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    37de:	465c      	mov	r4, fp
    37e0:	464d      	mov	r5, r9
    37e2:	432c      	orrs	r4, r5
    37e4:	46a3      	mov	fp, r4
    37e6:	9c03      	ldr	r4, [sp, #12]
    37e8:	4645      	mov	r5, r8
    37ea:	432c      	orrs	r4, r5
    37ec:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    37ee:	3901      	subs	r1, #1
    37f0:	d325      	bcc.n	383e <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    37f2:	2420      	movs	r4, #32
    37f4:	4264      	negs	r4, r4
    37f6:	190c      	adds	r4, r1, r4
    37f8:	d4e7      	bmi.n	37ca <long_division+0x32>
    37fa:	0005      	movs	r5, r0
    37fc:	40a5      	lsls	r5, r4
    37fe:	46a8      	mov	r8, r5
    3800:	0004      	movs	r4, r0
    3802:	408c      	lsls	r4, r1
    3804:	46a1      	mov	r9, r4
		r = r << 1;
    3806:	1892      	adds	r2, r2, r2
    3808:	415b      	adcs	r3, r3
    380a:	0014      	movs	r4, r2
    380c:	001d      	movs	r5, r3
		if (n & bit_shift) {
    380e:	9e05      	ldr	r6, [sp, #20]
    3810:	464f      	mov	r7, r9
    3812:	403e      	ands	r6, r7
    3814:	46b4      	mov	ip, r6
    3816:	9e04      	ldr	r6, [sp, #16]
    3818:	4647      	mov	r7, r8
    381a:	403e      	ands	r6, r7
    381c:	46b2      	mov	sl, r6
    381e:	4666      	mov	r6, ip
    3820:	4657      	mov	r7, sl
    3822:	433e      	orrs	r6, r7
    3824:	d003      	beq.n	382e <long_division+0x96>
			r |= 0x01;
    3826:	0006      	movs	r6, r0
    3828:	4326      	orrs	r6, r4
    382a:	0032      	movs	r2, r6
    382c:	002b      	movs	r3, r5
		if (r >= d) {
    382e:	9c00      	ldr	r4, [sp, #0]
    3830:	9d01      	ldr	r5, [sp, #4]
    3832:	429d      	cmp	r5, r3
    3834:	d8db      	bhi.n	37ee <long_division+0x56>
    3836:	d1ce      	bne.n	37d6 <long_division+0x3e>
    3838:	4294      	cmp	r4, r2
    383a:	d8d8      	bhi.n	37ee <long_division+0x56>
    383c:	e7cb      	b.n	37d6 <long_division+0x3e>
    383e:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    3840:	4658      	mov	r0, fp
    3842:	0019      	movs	r1, r3
    3844:	b007      	add	sp, #28
    3846:	bc3c      	pop	{r2, r3, r4, r5}
    3848:	4690      	mov	r8, r2
    384a:	4699      	mov	r9, r3
    384c:	46a2      	mov	sl, r4
    384e:	46ab      	mov	fp, r5
    3850:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003852 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    3852:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    3854:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3856:	2340      	movs	r3, #64	; 0x40
    3858:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    385a:	4281      	cmp	r1, r0
    385c:	d202      	bcs.n	3864 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    385e:	0018      	movs	r0, r3
    3860:	bd10      	pop	{r4, pc}
		baud_calculated++;
    3862:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    3864:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    3866:	1c63      	adds	r3, r4, #1
    3868:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    386a:	4288      	cmp	r0, r1
    386c:	d9f9      	bls.n	3862 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    386e:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    3870:	2cff      	cmp	r4, #255	; 0xff
    3872:	d8f4      	bhi.n	385e <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    3874:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    3876:	2300      	movs	r3, #0
    3878:	e7f1      	b.n	385e <_sercom_get_sync_baud_val+0xc>
	...

0000387c <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    387c:	b5f0      	push	{r4, r5, r6, r7, lr}
    387e:	b083      	sub	sp, #12
    3880:	000f      	movs	r7, r1
    3882:	0016      	movs	r6, r2
    3884:	aa08      	add	r2, sp, #32
    3886:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    3888:	0004      	movs	r4, r0
    388a:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    388c:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    388e:	42bc      	cmp	r4, r7
    3890:	d902      	bls.n	3898 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    3892:	0010      	movs	r0, r2
    3894:	b003      	add	sp, #12
    3896:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    3898:	2b00      	cmp	r3, #0
    389a:	d114      	bne.n	38c6 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    389c:	0002      	movs	r2, r0
    389e:	0008      	movs	r0, r1
    38a0:	2100      	movs	r1, #0
    38a2:	4c19      	ldr	r4, [pc, #100]	; (3908 <_sercom_get_async_baud_val+0x8c>)
    38a4:	47a0      	blx	r4
    38a6:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    38a8:	003a      	movs	r2, r7
    38aa:	2300      	movs	r3, #0
    38ac:	2000      	movs	r0, #0
    38ae:	4c17      	ldr	r4, [pc, #92]	; (390c <_sercom_get_async_baud_val+0x90>)
    38b0:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    38b2:	2200      	movs	r2, #0
    38b4:	2301      	movs	r3, #1
    38b6:	1a12      	subs	r2, r2, r0
    38b8:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    38ba:	0c12      	lsrs	r2, r2, #16
    38bc:	041b      	lsls	r3, r3, #16
    38be:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    38c0:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    38c2:	2200      	movs	r2, #0
    38c4:	e7e5      	b.n	3892 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    38c6:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    38c8:	2b01      	cmp	r3, #1
    38ca:	d1f9      	bne.n	38c0 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    38cc:	000a      	movs	r2, r1
    38ce:	2300      	movs	r3, #0
    38d0:	2100      	movs	r1, #0
    38d2:	4c0d      	ldr	r4, [pc, #52]	; (3908 <_sercom_get_async_baud_val+0x8c>)
    38d4:	47a0      	blx	r4
    38d6:	0002      	movs	r2, r0
    38d8:	000b      	movs	r3, r1
    38da:	9200      	str	r2, [sp, #0]
    38dc:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    38de:	0038      	movs	r0, r7
    38e0:	2100      	movs	r1, #0
    38e2:	4c0a      	ldr	r4, [pc, #40]	; (390c <_sercom_get_async_baud_val+0x90>)
    38e4:	47a0      	blx	r4
    38e6:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    38e8:	2380      	movs	r3, #128	; 0x80
    38ea:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    38ec:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    38ee:	4298      	cmp	r0, r3
    38f0:	d8cf      	bhi.n	3892 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    38f2:	0f79      	lsrs	r1, r7, #29
    38f4:	00f8      	lsls	r0, r7, #3
    38f6:	9a00      	ldr	r2, [sp, #0]
    38f8:	9b01      	ldr	r3, [sp, #4]
    38fa:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    38fc:	00ea      	lsls	r2, r5, #3
    38fe:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    3900:	b2d2      	uxtb	r2, r2
    3902:	0352      	lsls	r2, r2, #13
    3904:	432a      	orrs	r2, r5
    3906:	e7db      	b.n	38c0 <_sercom_get_async_baud_val+0x44>
    3908:	0000c749 	.word	0x0000c749
    390c:	00003799 	.word	0x00003799

00003910 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    3910:	b510      	push	{r4, lr}
    3912:	b082      	sub	sp, #8
    3914:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    3916:	4b0e      	ldr	r3, [pc, #56]	; (3950 <sercom_set_gclk_generator+0x40>)
    3918:	781b      	ldrb	r3, [r3, #0]
    391a:	2b00      	cmp	r3, #0
    391c:	d007      	beq.n	392e <sercom_set_gclk_generator+0x1e>
    391e:	2900      	cmp	r1, #0
    3920:	d105      	bne.n	392e <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    3922:	4b0b      	ldr	r3, [pc, #44]	; (3950 <sercom_set_gclk_generator+0x40>)
    3924:	785b      	ldrb	r3, [r3, #1]
    3926:	4283      	cmp	r3, r0
    3928:	d010      	beq.n	394c <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    392a:	201d      	movs	r0, #29
    392c:	e00c      	b.n	3948 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    392e:	a901      	add	r1, sp, #4
    3930:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    3932:	2013      	movs	r0, #19
    3934:	4b07      	ldr	r3, [pc, #28]	; (3954 <sercom_set_gclk_generator+0x44>)
    3936:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    3938:	2013      	movs	r0, #19
    393a:	4b07      	ldr	r3, [pc, #28]	; (3958 <sercom_set_gclk_generator+0x48>)
    393c:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    393e:	4b04      	ldr	r3, [pc, #16]	; (3950 <sercom_set_gclk_generator+0x40>)
    3940:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    3942:	2201      	movs	r2, #1
    3944:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    3946:	2000      	movs	r0, #0
}
    3948:	b002      	add	sp, #8
    394a:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    394c:	2000      	movs	r0, #0
    394e:	e7fb      	b.n	3948 <sercom_set_gclk_generator+0x38>
    3950:	2000015c 	.word	0x2000015c
    3954:	00004c95 	.word	0x00004c95
    3958:	00004c09 	.word	0x00004c09

0000395c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    395c:	4b40      	ldr	r3, [pc, #256]	; (3a60 <_sercom_get_default_pad+0x104>)
    395e:	4298      	cmp	r0, r3
    3960:	d031      	beq.n	39c6 <_sercom_get_default_pad+0x6a>
    3962:	d90a      	bls.n	397a <_sercom_get_default_pad+0x1e>
    3964:	4b3f      	ldr	r3, [pc, #252]	; (3a64 <_sercom_get_default_pad+0x108>)
    3966:	4298      	cmp	r0, r3
    3968:	d04d      	beq.n	3a06 <_sercom_get_default_pad+0xaa>
    396a:	4b3f      	ldr	r3, [pc, #252]	; (3a68 <_sercom_get_default_pad+0x10c>)
    396c:	4298      	cmp	r0, r3
    396e:	d05a      	beq.n	3a26 <_sercom_get_default_pad+0xca>
    3970:	4b3e      	ldr	r3, [pc, #248]	; (3a6c <_sercom_get_default_pad+0x110>)
    3972:	4298      	cmp	r0, r3
    3974:	d037      	beq.n	39e6 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    3976:	2000      	movs	r0, #0
}
    3978:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    397a:	4b3d      	ldr	r3, [pc, #244]	; (3a70 <_sercom_get_default_pad+0x114>)
    397c:	4298      	cmp	r0, r3
    397e:	d00c      	beq.n	399a <_sercom_get_default_pad+0x3e>
    3980:	4b3c      	ldr	r3, [pc, #240]	; (3a74 <_sercom_get_default_pad+0x118>)
    3982:	4298      	cmp	r0, r3
    3984:	d1f7      	bne.n	3976 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3986:	2901      	cmp	r1, #1
    3988:	d017      	beq.n	39ba <_sercom_get_default_pad+0x5e>
    398a:	2900      	cmp	r1, #0
    398c:	d05d      	beq.n	3a4a <_sercom_get_default_pad+0xee>
    398e:	2902      	cmp	r1, #2
    3990:	d015      	beq.n	39be <_sercom_get_default_pad+0x62>
    3992:	2903      	cmp	r1, #3
    3994:	d015      	beq.n	39c2 <_sercom_get_default_pad+0x66>
	return 0;
    3996:	2000      	movs	r0, #0
    3998:	e7ee      	b.n	3978 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    399a:	2901      	cmp	r1, #1
    399c:	d007      	beq.n	39ae <_sercom_get_default_pad+0x52>
    399e:	2900      	cmp	r1, #0
    39a0:	d051      	beq.n	3a46 <_sercom_get_default_pad+0xea>
    39a2:	2902      	cmp	r1, #2
    39a4:	d005      	beq.n	39b2 <_sercom_get_default_pad+0x56>
    39a6:	2903      	cmp	r1, #3
    39a8:	d005      	beq.n	39b6 <_sercom_get_default_pad+0x5a>
	return 0;
    39aa:	2000      	movs	r0, #0
    39ac:	e7e4      	b.n	3978 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    39ae:	4832      	ldr	r0, [pc, #200]	; (3a78 <_sercom_get_default_pad+0x11c>)
    39b0:	e7e2      	b.n	3978 <_sercom_get_default_pad+0x1c>
    39b2:	4832      	ldr	r0, [pc, #200]	; (3a7c <_sercom_get_default_pad+0x120>)
    39b4:	e7e0      	b.n	3978 <_sercom_get_default_pad+0x1c>
    39b6:	4832      	ldr	r0, [pc, #200]	; (3a80 <_sercom_get_default_pad+0x124>)
    39b8:	e7de      	b.n	3978 <_sercom_get_default_pad+0x1c>
    39ba:	4832      	ldr	r0, [pc, #200]	; (3a84 <_sercom_get_default_pad+0x128>)
    39bc:	e7dc      	b.n	3978 <_sercom_get_default_pad+0x1c>
    39be:	4832      	ldr	r0, [pc, #200]	; (3a88 <_sercom_get_default_pad+0x12c>)
    39c0:	e7da      	b.n	3978 <_sercom_get_default_pad+0x1c>
    39c2:	4832      	ldr	r0, [pc, #200]	; (3a8c <_sercom_get_default_pad+0x130>)
    39c4:	e7d8      	b.n	3978 <_sercom_get_default_pad+0x1c>
    39c6:	2901      	cmp	r1, #1
    39c8:	d007      	beq.n	39da <_sercom_get_default_pad+0x7e>
    39ca:	2900      	cmp	r1, #0
    39cc:	d03f      	beq.n	3a4e <_sercom_get_default_pad+0xf2>
    39ce:	2902      	cmp	r1, #2
    39d0:	d005      	beq.n	39de <_sercom_get_default_pad+0x82>
    39d2:	2903      	cmp	r1, #3
    39d4:	d005      	beq.n	39e2 <_sercom_get_default_pad+0x86>
	return 0;
    39d6:	2000      	movs	r0, #0
    39d8:	e7ce      	b.n	3978 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    39da:	482d      	ldr	r0, [pc, #180]	; (3a90 <_sercom_get_default_pad+0x134>)
    39dc:	e7cc      	b.n	3978 <_sercom_get_default_pad+0x1c>
    39de:	482d      	ldr	r0, [pc, #180]	; (3a94 <_sercom_get_default_pad+0x138>)
    39e0:	e7ca      	b.n	3978 <_sercom_get_default_pad+0x1c>
    39e2:	482d      	ldr	r0, [pc, #180]	; (3a98 <_sercom_get_default_pad+0x13c>)
    39e4:	e7c8      	b.n	3978 <_sercom_get_default_pad+0x1c>
    39e6:	2901      	cmp	r1, #1
    39e8:	d007      	beq.n	39fa <_sercom_get_default_pad+0x9e>
    39ea:	2900      	cmp	r1, #0
    39ec:	d031      	beq.n	3a52 <_sercom_get_default_pad+0xf6>
    39ee:	2902      	cmp	r1, #2
    39f0:	d005      	beq.n	39fe <_sercom_get_default_pad+0xa2>
    39f2:	2903      	cmp	r1, #3
    39f4:	d005      	beq.n	3a02 <_sercom_get_default_pad+0xa6>
	return 0;
    39f6:	2000      	movs	r0, #0
    39f8:	e7be      	b.n	3978 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    39fa:	4828      	ldr	r0, [pc, #160]	; (3a9c <_sercom_get_default_pad+0x140>)
    39fc:	e7bc      	b.n	3978 <_sercom_get_default_pad+0x1c>
    39fe:	4828      	ldr	r0, [pc, #160]	; (3aa0 <_sercom_get_default_pad+0x144>)
    3a00:	e7ba      	b.n	3978 <_sercom_get_default_pad+0x1c>
    3a02:	4828      	ldr	r0, [pc, #160]	; (3aa4 <_sercom_get_default_pad+0x148>)
    3a04:	e7b8      	b.n	3978 <_sercom_get_default_pad+0x1c>
    3a06:	2901      	cmp	r1, #1
    3a08:	d007      	beq.n	3a1a <_sercom_get_default_pad+0xbe>
    3a0a:	2900      	cmp	r1, #0
    3a0c:	d023      	beq.n	3a56 <_sercom_get_default_pad+0xfa>
    3a0e:	2902      	cmp	r1, #2
    3a10:	d005      	beq.n	3a1e <_sercom_get_default_pad+0xc2>
    3a12:	2903      	cmp	r1, #3
    3a14:	d005      	beq.n	3a22 <_sercom_get_default_pad+0xc6>
	return 0;
    3a16:	2000      	movs	r0, #0
    3a18:	e7ae      	b.n	3978 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3a1a:	4823      	ldr	r0, [pc, #140]	; (3aa8 <_sercom_get_default_pad+0x14c>)
    3a1c:	e7ac      	b.n	3978 <_sercom_get_default_pad+0x1c>
    3a1e:	4823      	ldr	r0, [pc, #140]	; (3aac <_sercom_get_default_pad+0x150>)
    3a20:	e7aa      	b.n	3978 <_sercom_get_default_pad+0x1c>
    3a22:	4823      	ldr	r0, [pc, #140]	; (3ab0 <_sercom_get_default_pad+0x154>)
    3a24:	e7a8      	b.n	3978 <_sercom_get_default_pad+0x1c>
    3a26:	2901      	cmp	r1, #1
    3a28:	d007      	beq.n	3a3a <_sercom_get_default_pad+0xde>
    3a2a:	2900      	cmp	r1, #0
    3a2c:	d015      	beq.n	3a5a <_sercom_get_default_pad+0xfe>
    3a2e:	2902      	cmp	r1, #2
    3a30:	d005      	beq.n	3a3e <_sercom_get_default_pad+0xe2>
    3a32:	2903      	cmp	r1, #3
    3a34:	d005      	beq.n	3a42 <_sercom_get_default_pad+0xe6>
	return 0;
    3a36:	2000      	movs	r0, #0
    3a38:	e79e      	b.n	3978 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3a3a:	481e      	ldr	r0, [pc, #120]	; (3ab4 <_sercom_get_default_pad+0x158>)
    3a3c:	e79c      	b.n	3978 <_sercom_get_default_pad+0x1c>
    3a3e:	481e      	ldr	r0, [pc, #120]	; (3ab8 <_sercom_get_default_pad+0x15c>)
    3a40:	e79a      	b.n	3978 <_sercom_get_default_pad+0x1c>
    3a42:	481e      	ldr	r0, [pc, #120]	; (3abc <_sercom_get_default_pad+0x160>)
    3a44:	e798      	b.n	3978 <_sercom_get_default_pad+0x1c>
    3a46:	481e      	ldr	r0, [pc, #120]	; (3ac0 <_sercom_get_default_pad+0x164>)
    3a48:	e796      	b.n	3978 <_sercom_get_default_pad+0x1c>
    3a4a:	2003      	movs	r0, #3
    3a4c:	e794      	b.n	3978 <_sercom_get_default_pad+0x1c>
    3a4e:	481d      	ldr	r0, [pc, #116]	; (3ac4 <_sercom_get_default_pad+0x168>)
    3a50:	e792      	b.n	3978 <_sercom_get_default_pad+0x1c>
    3a52:	481d      	ldr	r0, [pc, #116]	; (3ac8 <_sercom_get_default_pad+0x16c>)
    3a54:	e790      	b.n	3978 <_sercom_get_default_pad+0x1c>
    3a56:	481d      	ldr	r0, [pc, #116]	; (3acc <_sercom_get_default_pad+0x170>)
    3a58:	e78e      	b.n	3978 <_sercom_get_default_pad+0x1c>
    3a5a:	481d      	ldr	r0, [pc, #116]	; (3ad0 <_sercom_get_default_pad+0x174>)
    3a5c:	e78c      	b.n	3978 <_sercom_get_default_pad+0x1c>
    3a5e:	46c0      	nop			; (mov r8, r8)
    3a60:	42001000 	.word	0x42001000
    3a64:	42001800 	.word	0x42001800
    3a68:	42001c00 	.word	0x42001c00
    3a6c:	42001400 	.word	0x42001400
    3a70:	42000800 	.word	0x42000800
    3a74:	42000c00 	.word	0x42000c00
    3a78:	00050003 	.word	0x00050003
    3a7c:	00060003 	.word	0x00060003
    3a80:	00070003 	.word	0x00070003
    3a84:	00010003 	.word	0x00010003
    3a88:	001e0003 	.word	0x001e0003
    3a8c:	001f0003 	.word	0x001f0003
    3a90:	000d0002 	.word	0x000d0002
    3a94:	000e0002 	.word	0x000e0002
    3a98:	000f0002 	.word	0x000f0002
    3a9c:	00110003 	.word	0x00110003
    3aa0:	00120003 	.word	0x00120003
    3aa4:	00130003 	.word	0x00130003
    3aa8:	003f0005 	.word	0x003f0005
    3aac:	003e0005 	.word	0x003e0005
    3ab0:	00520005 	.word	0x00520005
    3ab4:	00170003 	.word	0x00170003
    3ab8:	00180003 	.word	0x00180003
    3abc:	00190003 	.word	0x00190003
    3ac0:	00040003 	.word	0x00040003
    3ac4:	000c0002 	.word	0x000c0002
    3ac8:	00100003 	.word	0x00100003
    3acc:	00530005 	.word	0x00530005
    3ad0:	00160003 	.word	0x00160003

00003ad4 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    3ad4:	b530      	push	{r4, r5, lr}
    3ad6:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    3ad8:	4b0b      	ldr	r3, [pc, #44]	; (3b08 <_sercom_get_sercom_inst_index+0x34>)
    3ada:	466a      	mov	r2, sp
    3adc:	cb32      	ldmia	r3!, {r1, r4, r5}
    3ade:	c232      	stmia	r2!, {r1, r4, r5}
    3ae0:	cb32      	ldmia	r3!, {r1, r4, r5}
    3ae2:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    3ae4:	9b00      	ldr	r3, [sp, #0]
    3ae6:	4283      	cmp	r3, r0
    3ae8:	d00b      	beq.n	3b02 <_sercom_get_sercom_inst_index+0x2e>
    3aea:	2301      	movs	r3, #1
    3aec:	009a      	lsls	r2, r3, #2
    3aee:	4669      	mov	r1, sp
    3af0:	5852      	ldr	r2, [r2, r1]
    3af2:	4282      	cmp	r2, r0
    3af4:	d006      	beq.n	3b04 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3af6:	3301      	adds	r3, #1
    3af8:	2b06      	cmp	r3, #6
    3afa:	d1f7      	bne.n	3aec <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    3afc:	2000      	movs	r0, #0
}
    3afe:	b007      	add	sp, #28
    3b00:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3b02:	2300      	movs	r3, #0
			return i;
    3b04:	b2d8      	uxtb	r0, r3
    3b06:	e7fa      	b.n	3afe <_sercom_get_sercom_inst_index+0x2a>
    3b08:	0000ea88 	.word	0x0000ea88

00003b0c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    3b0c:	4770      	bx	lr
	...

00003b10 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    3b10:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    3b12:	4b0a      	ldr	r3, [pc, #40]	; (3b3c <_sercom_set_handler+0x2c>)
    3b14:	781b      	ldrb	r3, [r3, #0]
    3b16:	2b00      	cmp	r3, #0
    3b18:	d10c      	bne.n	3b34 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3b1a:	4f09      	ldr	r7, [pc, #36]	; (3b40 <_sercom_set_handler+0x30>)
    3b1c:	4e09      	ldr	r6, [pc, #36]	; (3b44 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    3b1e:	4d0a      	ldr	r5, [pc, #40]	; (3b48 <_sercom_set_handler+0x38>)
    3b20:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    3b22:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    3b24:	195a      	adds	r2, r3, r5
    3b26:	6014      	str	r4, [r2, #0]
    3b28:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3b2a:	2b18      	cmp	r3, #24
    3b2c:	d1f9      	bne.n	3b22 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    3b2e:	2201      	movs	r2, #1
    3b30:	4b02      	ldr	r3, [pc, #8]	; (3b3c <_sercom_set_handler+0x2c>)
    3b32:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    3b34:	0080      	lsls	r0, r0, #2
    3b36:	4b02      	ldr	r3, [pc, #8]	; (3b40 <_sercom_set_handler+0x30>)
    3b38:	50c1      	str	r1, [r0, r3]
}
    3b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3b3c:	2000015e 	.word	0x2000015e
    3b40:	20000160 	.word	0x20000160
    3b44:	00003b0d 	.word	0x00003b0d
    3b48:	20000b24 	.word	0x20000b24

00003b4c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    3b4c:	b500      	push	{lr}
    3b4e:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    3b50:	2309      	movs	r3, #9
    3b52:	466a      	mov	r2, sp
    3b54:	7013      	strb	r3, [r2, #0]
    3b56:	3301      	adds	r3, #1
    3b58:	7053      	strb	r3, [r2, #1]
    3b5a:	3301      	adds	r3, #1
    3b5c:	7093      	strb	r3, [r2, #2]
    3b5e:	3301      	adds	r3, #1
    3b60:	70d3      	strb	r3, [r2, #3]
    3b62:	3301      	adds	r3, #1
    3b64:	7113      	strb	r3, [r2, #4]
    3b66:	3301      	adds	r3, #1
    3b68:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    3b6a:	4b03      	ldr	r3, [pc, #12]	; (3b78 <_sercom_get_interrupt_vector+0x2c>)
    3b6c:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    3b6e:	466b      	mov	r3, sp
    3b70:	5618      	ldrsb	r0, [r3, r0]
}
    3b72:	b003      	add	sp, #12
    3b74:	bd00      	pop	{pc}
    3b76:	46c0      	nop			; (mov r8, r8)
    3b78:	00003ad5 	.word	0x00003ad5

00003b7c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    3b7c:	b510      	push	{r4, lr}
    3b7e:	4b02      	ldr	r3, [pc, #8]	; (3b88 <SERCOM0_Handler+0xc>)
    3b80:	681b      	ldr	r3, [r3, #0]
    3b82:	2000      	movs	r0, #0
    3b84:	4798      	blx	r3
    3b86:	bd10      	pop	{r4, pc}
    3b88:	20000160 	.word	0x20000160

00003b8c <SERCOM1_Handler>:
    3b8c:	b510      	push	{r4, lr}
    3b8e:	4b02      	ldr	r3, [pc, #8]	; (3b98 <SERCOM1_Handler+0xc>)
    3b90:	685b      	ldr	r3, [r3, #4]
    3b92:	2001      	movs	r0, #1
    3b94:	4798      	blx	r3
    3b96:	bd10      	pop	{r4, pc}
    3b98:	20000160 	.word	0x20000160

00003b9c <SERCOM2_Handler>:
    3b9c:	b510      	push	{r4, lr}
    3b9e:	4b02      	ldr	r3, [pc, #8]	; (3ba8 <SERCOM2_Handler+0xc>)
    3ba0:	689b      	ldr	r3, [r3, #8]
    3ba2:	2002      	movs	r0, #2
    3ba4:	4798      	blx	r3
    3ba6:	bd10      	pop	{r4, pc}
    3ba8:	20000160 	.word	0x20000160

00003bac <SERCOM3_Handler>:
    3bac:	b510      	push	{r4, lr}
    3bae:	4b02      	ldr	r3, [pc, #8]	; (3bb8 <SERCOM3_Handler+0xc>)
    3bb0:	68db      	ldr	r3, [r3, #12]
    3bb2:	2003      	movs	r0, #3
    3bb4:	4798      	blx	r3
    3bb6:	bd10      	pop	{r4, pc}
    3bb8:	20000160 	.word	0x20000160

00003bbc <SERCOM4_Handler>:
    3bbc:	b510      	push	{r4, lr}
    3bbe:	4b02      	ldr	r3, [pc, #8]	; (3bc8 <SERCOM4_Handler+0xc>)
    3bc0:	691b      	ldr	r3, [r3, #16]
    3bc2:	2004      	movs	r0, #4
    3bc4:	4798      	blx	r3
    3bc6:	bd10      	pop	{r4, pc}
    3bc8:	20000160 	.word	0x20000160

00003bcc <SERCOM5_Handler>:
    3bcc:	b510      	push	{r4, lr}
    3bce:	4b02      	ldr	r3, [pc, #8]	; (3bd8 <SERCOM5_Handler+0xc>)
    3bd0:	695b      	ldr	r3, [r3, #20]
    3bd2:	2005      	movs	r0, #5
    3bd4:	4798      	blx	r3
    3bd6:	bd10      	pop	{r4, pc}
    3bd8:	20000160 	.word	0x20000160

00003bdc <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    3bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
    3bde:	46d6      	mov	lr, sl
    3be0:	464f      	mov	r7, r9
    3be2:	b580      	push	{r7, lr}
    3be4:	b08b      	sub	sp, #44	; 0x2c
    3be6:	4681      	mov	r9, r0
    3be8:	000f      	movs	r7, r1
    3bea:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    3bec:	0003      	movs	r3, r0
    3bee:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    3bf0:	680b      	ldr	r3, [r1, #0]
    3bf2:	079b      	lsls	r3, r3, #30
    3bf4:	d409      	bmi.n	3c0a <spi_init+0x2e>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    3bf6:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    3bf8:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    3bfa:	07db      	lsls	r3, r3, #31
    3bfc:	d400      	bmi.n	3c00 <spi_init+0x24>
    3bfe:	e098      	b.n	3d32 <spi_init+0x156>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    3c00:	b00b      	add	sp, #44	; 0x2c
    3c02:	bc0c      	pop	{r2, r3}
    3c04:	4691      	mov	r9, r2
    3c06:	469a      	mov	sl, r3
    3c08:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    3c0a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3c0c:	9305      	str	r3, [sp, #20]
    3c0e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    3c10:	9306      	str	r3, [sp, #24]
    3c12:	6b13      	ldr	r3, [r2, #48]	; 0x30
    3c14:	9307      	str	r3, [sp, #28]
    3c16:	6b53      	ldr	r3, [r2, #52]	; 0x34
    3c18:	9308      	str	r3, [sp, #32]
    3c1a:	2600      	movs	r6, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3c1c:	ab05      	add	r3, sp, #20
    3c1e:	9301      	str	r3, [sp, #4]
    3c20:	e00a      	b.n	3c38 <spi_init+0x5c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    3c22:	0038      	movs	r0, r7
    3c24:	4b93      	ldr	r3, [pc, #588]	; (3e74 <spi_init+0x298>)
    3c26:	4798      	blx	r3
    3c28:	e00c      	b.n	3c44 <spi_init+0x68>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    3c2a:	230f      	movs	r3, #15
    3c2c:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    3c2e:	4281      	cmp	r1, r0
    3c30:	d12d      	bne.n	3c8e <spi_init+0xb2>
    3c32:	3601      	adds	r6, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    3c34:	2e04      	cmp	r6, #4
    3c36:	d02f      	beq.n	3c98 <spi_init+0xbc>
    3c38:	b2f1      	uxtb	r1, r6
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3c3a:	00b3      	lsls	r3, r6, #2
    3c3c:	9a01      	ldr	r2, [sp, #4]
    3c3e:	5898      	ldr	r0, [r3, r2]
		if (current_pinmux == PINMUX_DEFAULT) {
    3c40:	2800      	cmp	r0, #0
    3c42:	d0ee      	beq.n	3c22 <spi_init+0x46>
		if (current_pinmux == PINMUX_UNUSED) {
    3c44:	1c43      	adds	r3, r0, #1
    3c46:	d0f4      	beq.n	3c32 <spi_init+0x56>
		if ((current_pinmux & 0xFFFF) !=
    3c48:	0401      	lsls	r1, r0, #16
    3c4a:	0c09      	lsrs	r1, r1, #16
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    3c4c:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    3c4e:	b2c3      	uxtb	r3, r0
    3c50:	469c      	mov	ip, r3
		return NULL;
    3c52:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3c54:	0602      	lsls	r2, r0, #24
    3c56:	d405      	bmi.n	3c64 <spi_init+0x88>
		return &(ports[port_index]->Group[group_index]);
    3c58:	4663      	mov	r3, ip
    3c5a:	095b      	lsrs	r3, r3, #5
    3c5c:	01db      	lsls	r3, r3, #7
    3c5e:	4a86      	ldr	r2, [pc, #536]	; (3e78 <spi_init+0x29c>)
    3c60:	4692      	mov	sl, r2
    3c62:	4453      	add	r3, sl
	uint32_t pin_index = (gpio_pin % 32);
    3c64:	221f      	movs	r2, #31
    3c66:	4660      	mov	r0, ip
    3c68:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    3c6a:	1898      	adds	r0, r3, r2
    3c6c:	3040      	adds	r0, #64	; 0x40
    3c6e:	7800      	ldrb	r0, [r0, #0]
    3c70:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    3c72:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    3c74:	4655      	mov	r5, sl
    3c76:	07ed      	lsls	r5, r5, #31
    3c78:	d5d9      	bpl.n	3c2e <spi_init+0x52>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    3c7a:	0852      	lsrs	r2, r2, #1
    3c7c:	189b      	adds	r3, r3, r2
    3c7e:	3330      	adds	r3, #48	; 0x30
    3c80:	7818      	ldrb	r0, [r3, #0]
    3c82:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    3c84:	4663      	mov	r3, ip
    3c86:	07db      	lsls	r3, r3, #31
    3c88:	d5cf      	bpl.n	3c2a <spi_init+0x4e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    3c8a:	0900      	lsrs	r0, r0, #4
    3c8c:	e7cf      	b.n	3c2e <spi_init+0x52>
			module->hw = NULL;
    3c8e:	2300      	movs	r3, #0
    3c90:	464a      	mov	r2, r9
    3c92:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    3c94:	201c      	movs	r0, #28
    3c96:	e7b3      	b.n	3c00 <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    3c98:	2013      	movs	r0, #19
    3c9a:	4b78      	ldr	r3, [pc, #480]	; (3e7c <spi_init+0x2a0>)
    3c9c:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    3c9e:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    3ca0:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    3ca2:	2a01      	cmp	r2, #1
    3ca4:	d027      	beq.n	3cf6 <spi_init+0x11a>
	ctrla |= config->mux_setting;
    3ca6:	6863      	ldr	r3, [r4, #4]
    3ca8:	68a2      	ldr	r2, [r4, #8]
    3caa:	4313      	orrs	r3, r2
    3cac:	68e2      	ldr	r2, [r4, #12]
    3cae:	4313      	orrs	r3, r2
    3cb0:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    3cb2:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    3cb4:	7c61      	ldrb	r1, [r4, #17]
    3cb6:	2900      	cmp	r1, #0
    3cb8:	d001      	beq.n	3cbe <spi_init+0xe2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    3cba:	2180      	movs	r1, #128	; 0x80
    3cbc:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    3cbe:	7ca1      	ldrb	r1, [r4, #18]
    3cc0:	2900      	cmp	r1, #0
    3cc2:	d002      	beq.n	3cca <spi_init+0xee>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    3cc4:	2180      	movs	r1, #128	; 0x80
    3cc6:	0289      	lsls	r1, r1, #10
    3cc8:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    3cca:	7ce1      	ldrb	r1, [r4, #19]
    3ccc:	2900      	cmp	r1, #0
    3cce:	d002      	beq.n	3cd6 <spi_init+0xfa>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    3cd0:	2180      	movs	r1, #128	; 0x80
    3cd2:	0089      	lsls	r1, r1, #2
    3cd4:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    3cd6:	7d21      	ldrb	r1, [r4, #20]
    3cd8:	2900      	cmp	r1, #0
    3cda:	d002      	beq.n	3ce2 <spi_init+0x106>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    3cdc:	2180      	movs	r1, #128	; 0x80
    3cde:	0189      	lsls	r1, r1, #6
    3ce0:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    3ce2:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    3ce4:	2002      	movs	r0, #2
    3ce6:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    3ce8:	428b      	cmp	r3, r1
    3cea:	d018      	beq.n	3d1e <spi_init+0x142>
	module->hw = NULL;
    3cec:	2300      	movs	r3, #0
    3cee:	464a      	mov	r2, r9
    3cf0:	6013      	str	r3, [r2, #0]
	return STATUS_ERR_DENIED;
    3cf2:	201c      	movs	r0, #28
    3cf4:	e784      	b.n	3c00 <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
    3cf6:	aa04      	add	r2, sp, #16
    3cf8:	0001      	movs	r1, r0
    3cfa:	69a0      	ldr	r0, [r4, #24]
    3cfc:	4b60      	ldr	r3, [pc, #384]	; (3e80 <spi_init+0x2a4>)
    3cfe:	4798      	blx	r3
    3d00:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    3d02:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    3d04:	2b00      	cmp	r3, #0
    3d06:	d000      	beq.n	3d0a <spi_init+0x12e>
    3d08:	e77a      	b.n	3c00 <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    3d0a:	7b3b      	ldrb	r3, [r7, #12]
    3d0c:	b2db      	uxtb	r3, r3
    3d0e:	aa04      	add	r2, sp, #16
    3d10:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    3d12:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    3d14:	429a      	cmp	r2, r3
    3d16:	d000      	beq.n	3d1a <spi_init+0x13e>
    3d18:	e772      	b.n	3c00 <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    3d1a:	350c      	adds	r5, #12
    3d1c:	e7c3      	b.n	3ca6 <spi_init+0xca>
			spi_module->CTRLB.reg == ctrlb) {
    3d1e:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    3d20:	4293      	cmp	r3, r2
    3d22:	d1e3      	bne.n	3cec <spi_init+0x110>
		module->mode           = config->mode;
    3d24:	7823      	ldrb	r3, [r4, #0]
    3d26:	464a      	mov	r2, r9
    3d28:	7153      	strb	r3, [r2, #5]
		module->character_size = config->character_size;
    3d2a:	7c23      	ldrb	r3, [r4, #16]
    3d2c:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    3d2e:	2000      	movs	r0, #0
    3d30:	e766      	b.n	3c00 <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3d32:	0008      	movs	r0, r1
    3d34:	4b53      	ldr	r3, [pc, #332]	; (3e84 <spi_init+0x2a8>)
    3d36:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    3d38:	4a53      	ldr	r2, [pc, #332]	; (3e88 <spi_init+0x2ac>)
    3d3a:	6a11      	ldr	r1, [r2, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    3d3c:	1c85      	adds	r5, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    3d3e:	2301      	movs	r3, #1
    3d40:	40ab      	lsls	r3, r5
    3d42:	430b      	orrs	r3, r1
    3d44:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    3d46:	a909      	add	r1, sp, #36	; 0x24
    3d48:	2624      	movs	r6, #36	; 0x24
    3d4a:	5da3      	ldrb	r3, [r4, r6]
    3d4c:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3d4e:	3014      	adds	r0, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3d50:	b2c5      	uxtb	r5, r0
    3d52:	0028      	movs	r0, r5
    3d54:	4b4d      	ldr	r3, [pc, #308]	; (3e8c <spi_init+0x2b0>)
    3d56:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3d58:	0028      	movs	r0, r5
    3d5a:	4b4d      	ldr	r3, [pc, #308]	; (3e90 <spi_init+0x2b4>)
    3d5c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3d5e:	5da0      	ldrb	r0, [r4, r6]
    3d60:	2100      	movs	r1, #0
    3d62:	4b4c      	ldr	r3, [pc, #304]	; (3e94 <spi_init+0x2b8>)
    3d64:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    3d66:	7823      	ldrb	r3, [r4, #0]
    3d68:	2b01      	cmp	r3, #1
    3d6a:	d019      	beq.n	3da0 <spi_init+0x1c4>
	SercomSpi *const spi_module = &(module->hw->SPI);
    3d6c:	464b      	mov	r3, r9
    3d6e:	681e      	ldr	r6, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    3d70:	ab04      	add	r3, sp, #16
    3d72:	2280      	movs	r2, #128	; 0x80
    3d74:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3d76:	2200      	movs	r2, #0
    3d78:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3d7a:	2101      	movs	r1, #1
    3d7c:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    3d7e:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    3d80:	7823      	ldrb	r3, [r4, #0]
    3d82:	2b00      	cmp	r3, #0
    3d84:	d101      	bne.n	3d8a <spi_init+0x1ae>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    3d86:	ab04      	add	r3, sp, #16
    3d88:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    3d8a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    3d8c:	9305      	str	r3, [sp, #20]
    3d8e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3d90:	9306      	str	r3, [sp, #24]
    3d92:	6b23      	ldr	r3, [r4, #48]	; 0x30
    3d94:	9307      	str	r3, [sp, #28]
    3d96:	6b63      	ldr	r3, [r4, #52]	; 0x34
    3d98:	9308      	str	r3, [sp, #32]
    3d9a:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3d9c:	ad05      	add	r5, sp, #20
    3d9e:	e011      	b.n	3dc4 <spi_init+0x1e8>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    3da0:	683b      	ldr	r3, [r7, #0]
    3da2:	220c      	movs	r2, #12
    3da4:	4313      	orrs	r3, r2
    3da6:	603b      	str	r3, [r7, #0]
    3da8:	e7e0      	b.n	3d6c <spi_init+0x190>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    3daa:	0030      	movs	r0, r6
    3dac:	4b31      	ldr	r3, [pc, #196]	; (3e74 <spi_init+0x298>)
    3dae:	4798      	blx	r3
    3db0:	e00d      	b.n	3dce <spi_init+0x1f2>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    3db2:	a904      	add	r1, sp, #16
    3db4:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    3db6:	0c00      	lsrs	r0, r0, #16
    3db8:	b2c0      	uxtb	r0, r0
    3dba:	4b37      	ldr	r3, [pc, #220]	; (3e98 <spi_init+0x2bc>)
    3dbc:	4798      	blx	r3
    3dbe:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    3dc0:	2f04      	cmp	r7, #4
    3dc2:	d007      	beq.n	3dd4 <spi_init+0x1f8>
    3dc4:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3dc6:	00bb      	lsls	r3, r7, #2
    3dc8:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    3dca:	2800      	cmp	r0, #0
    3dcc:	d0ed      	beq.n	3daa <spi_init+0x1ce>
		if (current_pinmux != PINMUX_UNUSED) {
    3dce:	1c43      	adds	r3, r0, #1
    3dd0:	d1ef      	bne.n	3db2 <spi_init+0x1d6>
    3dd2:	e7f4      	b.n	3dbe <spi_init+0x1e2>
	module->mode             = config->mode;
    3dd4:	7823      	ldrb	r3, [r4, #0]
    3dd6:	464a      	mov	r2, r9
    3dd8:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    3dda:	7c23      	ldrb	r3, [r4, #16]
    3ddc:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    3dde:	7ca3      	ldrb	r3, [r4, #18]
    3de0:	71d3      	strb	r3, [r2, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    3de2:	7d23      	ldrb	r3, [r4, #20]
    3de4:	7213      	strb	r3, [r2, #8]
	uint16_t baud = 0;
    3de6:	2200      	movs	r2, #0
    3de8:	ab02      	add	r3, sp, #8
    3dea:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    3dec:	7823      	ldrb	r3, [r4, #0]
    3dee:	2b01      	cmp	r3, #1
    3df0:	d028      	beq.n	3e44 <spi_init+0x268>
	ctrla |= config->transfer_mode;
    3df2:	6863      	ldr	r3, [r4, #4]
    3df4:	68a2      	ldr	r2, [r4, #8]
    3df6:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    3df8:	68e2      	ldr	r2, [r4, #12]
    3dfa:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    3dfc:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    3dfe:	7c62      	ldrb	r2, [r4, #17]
    3e00:	2a00      	cmp	r2, #0
    3e02:	d103      	bne.n	3e0c <spi_init+0x230>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    3e04:	4a25      	ldr	r2, [pc, #148]	; (3e9c <spi_init+0x2c0>)
    3e06:	7892      	ldrb	r2, [r2, #2]
    3e08:	0792      	lsls	r2, r2, #30
    3e0a:	d501      	bpl.n	3e10 <spi_init+0x234>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    3e0c:	2280      	movs	r2, #128	; 0x80
    3e0e:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    3e10:	7ca2      	ldrb	r2, [r4, #18]
    3e12:	2a00      	cmp	r2, #0
    3e14:	d002      	beq.n	3e1c <spi_init+0x240>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    3e16:	2280      	movs	r2, #128	; 0x80
    3e18:	0292      	lsls	r2, r2, #10
    3e1a:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    3e1c:	7ce2      	ldrb	r2, [r4, #19]
    3e1e:	2a00      	cmp	r2, #0
    3e20:	d002      	beq.n	3e28 <spi_init+0x24c>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    3e22:	2280      	movs	r2, #128	; 0x80
    3e24:	0092      	lsls	r2, r2, #2
    3e26:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    3e28:	7d22      	ldrb	r2, [r4, #20]
    3e2a:	2a00      	cmp	r2, #0
    3e2c:	d002      	beq.n	3e34 <spi_init+0x258>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    3e2e:	2280      	movs	r2, #128	; 0x80
    3e30:	0192      	lsls	r2, r2, #6
    3e32:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    3e34:	6832      	ldr	r2, [r6, #0]
    3e36:	4313      	orrs	r3, r2
    3e38:	6033      	str	r3, [r6, #0]
	spi_module->CTRLB.reg |= ctrlb;
    3e3a:	6873      	ldr	r3, [r6, #4]
    3e3c:	430b      	orrs	r3, r1
    3e3e:	6073      	str	r3, [r6, #4]
	return STATUS_OK;
    3e40:	2000      	movs	r0, #0
    3e42:	e6dd      	b.n	3c00 <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3e44:	464b      	mov	r3, r9
    3e46:	6818      	ldr	r0, [r3, #0]
    3e48:	4b0e      	ldr	r3, [pc, #56]	; (3e84 <spi_init+0x2a8>)
    3e4a:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3e4c:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    3e4e:	b2c0      	uxtb	r0, r0
    3e50:	4b0a      	ldr	r3, [pc, #40]	; (3e7c <spi_init+0x2a0>)
    3e52:	4798      	blx	r3
    3e54:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    3e56:	ab02      	add	r3, sp, #8
    3e58:	1d9a      	adds	r2, r3, #6
    3e5a:	69a0      	ldr	r0, [r4, #24]
    3e5c:	4b08      	ldr	r3, [pc, #32]	; (3e80 <spi_init+0x2a4>)
    3e5e:	4798      	blx	r3
    3e60:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    3e62:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    3e64:	2b00      	cmp	r3, #0
    3e66:	d000      	beq.n	3e6a <spi_init+0x28e>
    3e68:	e6ca      	b.n	3c00 <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
    3e6a:	ab02      	add	r3, sp, #8
    3e6c:	3306      	adds	r3, #6
    3e6e:	781b      	ldrb	r3, [r3, #0]
    3e70:	7333      	strb	r3, [r6, #12]
    3e72:	e7be      	b.n	3df2 <spi_init+0x216>
    3e74:	0000395d 	.word	0x0000395d
    3e78:	41004400 	.word	0x41004400
    3e7c:	00004cb1 	.word	0x00004cb1
    3e80:	00003853 	.word	0x00003853
    3e84:	00003ad5 	.word	0x00003ad5
    3e88:	40000400 	.word	0x40000400
    3e8c:	00004c95 	.word	0x00004c95
    3e90:	00004c09 	.word	0x00004c09
    3e94:	00003911 	.word	0x00003911
    3e98:	00004d8d 	.word	0x00004d8d
    3e9c:	41002000 	.word	0x41002000

00003ea0 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    3ea0:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    3ea2:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    3ea4:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    3ea6:	2c01      	cmp	r4, #1
    3ea8:	d001      	beq.n	3eae <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    3eaa:	0018      	movs	r0, r3
    3eac:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    3eae:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    3eb0:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    3eb2:	2c00      	cmp	r4, #0
    3eb4:	d1f9      	bne.n	3eaa <spi_select_slave+0xa>
		if (select) {
    3eb6:	2a00      	cmp	r2, #0
    3eb8:	d058      	beq.n	3f6c <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    3eba:	784b      	ldrb	r3, [r1, #1]
    3ebc:	2b00      	cmp	r3, #0
    3ebe:	d044      	beq.n	3f4a <spi_select_slave+0xaa>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3ec0:	6803      	ldr	r3, [r0, #0]
    3ec2:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    3ec4:	07db      	lsls	r3, r3, #31
    3ec6:	d410      	bmi.n	3eea <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    3ec8:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3eca:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3ecc:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3ece:	2900      	cmp	r1, #0
    3ed0:	d104      	bne.n	3edc <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    3ed2:	0953      	lsrs	r3, r2, #5
    3ed4:	01db      	lsls	r3, r3, #7
    3ed6:	492e      	ldr	r1, [pc, #184]	; (3f90 <spi_select_slave+0xf0>)
    3ed8:	468c      	mov	ip, r1
    3eda:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3edc:	211f      	movs	r1, #31
    3ede:	4011      	ands	r1, r2
    3ee0:	2201      	movs	r2, #1
    3ee2:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    3ee4:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    3ee6:	2305      	movs	r3, #5
    3ee8:	e7df      	b.n	3eaa <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    3eea:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3eec:	09d4      	lsrs	r4, r2, #7
		return NULL;
    3eee:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3ef0:	2c00      	cmp	r4, #0
    3ef2:	d104      	bne.n	3efe <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    3ef4:	0953      	lsrs	r3, r2, #5
    3ef6:	01db      	lsls	r3, r3, #7
    3ef8:	4c25      	ldr	r4, [pc, #148]	; (3f90 <spi_select_slave+0xf0>)
    3efa:	46a4      	mov	ip, r4
    3efc:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3efe:	241f      	movs	r4, #31
    3f00:	4014      	ands	r4, r2
    3f02:	2201      	movs	r2, #1
    3f04:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    3f06:	615a      	str	r2, [r3, #20]
	SercomSpi *const spi_module = &(module->hw->SPI);
    3f08:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3f0a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    3f0c:	07d2      	lsls	r2, r2, #31
    3f0e:	d501      	bpl.n	3f14 <spi_select_slave+0x74>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3f10:	788a      	ldrb	r2, [r1, #2]
    3f12:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    3f14:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    3f16:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    3f18:	2a00      	cmp	r2, #0
    3f1a:	d1c6      	bne.n	3eaa <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    3f1c:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    3f1e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3f20:	7e13      	ldrb	r3, [r2, #24]
    3f22:	420b      	tst	r3, r1
    3f24:	d0fc      	beq.n	3f20 <spi_select_slave+0x80>
    3f26:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    3f28:	2300      	movs	r3, #0
	if (!spi_is_ready_to_read(module)) {
    3f2a:	0749      	lsls	r1, r1, #29
    3f2c:	d5bd      	bpl.n	3eaa <spi_select_slave+0xa>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3f2e:	8b53      	ldrh	r3, [r2, #26]
    3f30:	075b      	lsls	r3, r3, #29
    3f32:	d501      	bpl.n	3f38 <spi_select_slave+0x98>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3f34:	2304      	movs	r3, #4
    3f36:	8353      	strh	r3, [r2, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3f38:	7983      	ldrb	r3, [r0, #6]
    3f3a:	2b01      	cmp	r3, #1
    3f3c:	d002      	beq.n	3f44 <spi_select_slave+0xa4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3f3e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3f40:	2300      	movs	r3, #0
    3f42:	e7b2      	b.n	3eaa <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3f44:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3f46:	2300      	movs	r3, #0
    3f48:	e7af      	b.n	3eaa <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    3f4a:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3f4c:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3f4e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3f50:	2900      	cmp	r1, #0
    3f52:	d104      	bne.n	3f5e <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    3f54:	0953      	lsrs	r3, r2, #5
    3f56:	01db      	lsls	r3, r3, #7
    3f58:	490d      	ldr	r1, [pc, #52]	; (3f90 <spi_select_slave+0xf0>)
    3f5a:	468c      	mov	ip, r1
    3f5c:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3f5e:	211f      	movs	r1, #31
    3f60:	4011      	ands	r1, r2
    3f62:	2201      	movs	r2, #1
    3f64:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    3f66:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    3f68:	2300      	movs	r3, #0
    3f6a:	e79e      	b.n	3eaa <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    3f6c:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    3f6e:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3f70:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3f72:	2900      	cmp	r1, #0
    3f74:	d104      	bne.n	3f80 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    3f76:	0953      	lsrs	r3, r2, #5
    3f78:	01db      	lsls	r3, r3, #7
    3f7a:	4905      	ldr	r1, [pc, #20]	; (3f90 <spi_select_slave+0xf0>)
    3f7c:	468c      	mov	ip, r1
    3f7e:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3f80:	211f      	movs	r1, #31
    3f82:	4011      	ands	r1, r2
    3f84:	2201      	movs	r2, #1
    3f86:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    3f88:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    3f8a:	2300      	movs	r3, #0
    3f8c:	e78d      	b.n	3eaa <spi_select_slave+0xa>
    3f8e:	46c0      	nop			; (mov r8, r8)
    3f90:	41004400 	.word	0x41004400

00003f94 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    3f94:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f96:	46de      	mov	lr, fp
    3f98:	4657      	mov	r7, sl
    3f9a:	464e      	mov	r6, r9
    3f9c:	4645      	mov	r5, r8
    3f9e:	b5e0      	push	{r5, r6, r7, lr}
    3fa0:	b091      	sub	sp, #68	; 0x44
    3fa2:	0005      	movs	r5, r0
    3fa4:	000c      	movs	r4, r1
    3fa6:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    3fa8:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3faa:	0008      	movs	r0, r1
    3fac:	4bbc      	ldr	r3, [pc, #752]	; (42a0 <usart_init+0x30c>)
    3fae:	4798      	blx	r3
    3fb0:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    3fb2:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    3fb4:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    3fb6:	07db      	lsls	r3, r3, #31
    3fb8:	d506      	bpl.n	3fc8 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    3fba:	b011      	add	sp, #68	; 0x44
    3fbc:	bc3c      	pop	{r2, r3, r4, r5}
    3fbe:	4690      	mov	r8, r2
    3fc0:	4699      	mov	r9, r3
    3fc2:	46a2      	mov	sl, r4
    3fc4:	46ab      	mov	fp, r5
    3fc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    3fc8:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    3fca:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    3fcc:	079b      	lsls	r3, r3, #30
    3fce:	d4f4      	bmi.n	3fba <usart_init+0x26>
    3fd0:	49b4      	ldr	r1, [pc, #720]	; (42a4 <usart_init+0x310>)
    3fd2:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    3fd4:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    3fd6:	2301      	movs	r3, #1
    3fd8:	40bb      	lsls	r3, r7
    3fda:	4303      	orrs	r3, r0
    3fdc:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    3fde:	a90f      	add	r1, sp, #60	; 0x3c
    3fe0:	272d      	movs	r7, #45	; 0x2d
    3fe2:	5df3      	ldrb	r3, [r6, r7]
    3fe4:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3fe6:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3fe8:	b2d3      	uxtb	r3, r2
    3fea:	9302      	str	r3, [sp, #8]
    3fec:	0018      	movs	r0, r3
    3fee:	4bae      	ldr	r3, [pc, #696]	; (42a8 <usart_init+0x314>)
    3ff0:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3ff2:	9802      	ldr	r0, [sp, #8]
    3ff4:	4bad      	ldr	r3, [pc, #692]	; (42ac <usart_init+0x318>)
    3ff6:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3ff8:	5df0      	ldrb	r0, [r6, r7]
    3ffa:	2100      	movs	r1, #0
    3ffc:	4bac      	ldr	r3, [pc, #688]	; (42b0 <usart_init+0x31c>)
    3ffe:	4798      	blx	r3
	module->character_size = config->character_size;
    4000:	7af3      	ldrb	r3, [r6, #11]
    4002:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    4004:	2324      	movs	r3, #36	; 0x24
    4006:	5cf3      	ldrb	r3, [r6, r3]
    4008:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    400a:	2325      	movs	r3, #37	; 0x25
    400c:	5cf3      	ldrb	r3, [r6, r3]
    400e:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    4010:	7ef3      	ldrb	r3, [r6, #27]
    4012:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    4014:	7f33      	ldrb	r3, [r6, #28]
    4016:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    4018:	682b      	ldr	r3, [r5, #0]
    401a:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    401c:	0018      	movs	r0, r3
    401e:	4ba0      	ldr	r3, [pc, #640]	; (42a0 <usart_init+0x30c>)
    4020:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    4022:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    4024:	2200      	movs	r2, #0
    4026:	230e      	movs	r3, #14
    4028:	a906      	add	r1, sp, #24
    402a:	468c      	mov	ip, r1
    402c:	4463      	add	r3, ip
    402e:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    4030:	8a32      	ldrh	r2, [r6, #16]
    4032:	9202      	str	r2, [sp, #8]
    4034:	2380      	movs	r3, #128	; 0x80
    4036:	01db      	lsls	r3, r3, #7
    4038:	429a      	cmp	r2, r3
    403a:	d100      	bne.n	403e <usart_init+0xaa>
    403c:	e09e      	b.n	417c <usart_init+0x1e8>
    403e:	d90f      	bls.n	4060 <usart_init+0xcc>
    4040:	23c0      	movs	r3, #192	; 0xc0
    4042:	01db      	lsls	r3, r3, #7
    4044:	9a02      	ldr	r2, [sp, #8]
    4046:	429a      	cmp	r2, r3
    4048:	d100      	bne.n	404c <usart_init+0xb8>
    404a:	e092      	b.n	4172 <usart_init+0x1de>
    404c:	2380      	movs	r3, #128	; 0x80
    404e:	021b      	lsls	r3, r3, #8
    4050:	429a      	cmp	r2, r3
    4052:	d000      	beq.n	4056 <usart_init+0xc2>
    4054:	e11f      	b.n	4296 <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    4056:	2303      	movs	r3, #3
    4058:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    405a:	2300      	movs	r3, #0
    405c:	9307      	str	r3, [sp, #28]
    405e:	e008      	b.n	4072 <usart_init+0xde>
	switch (config->sample_rate) {
    4060:	2380      	movs	r3, #128	; 0x80
    4062:	019b      	lsls	r3, r3, #6
    4064:	429a      	cmp	r2, r3
    4066:	d000      	beq.n	406a <usart_init+0xd6>
    4068:	e115      	b.n	4296 <usart_init+0x302>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    406a:	2310      	movs	r3, #16
    406c:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    406e:	3b0f      	subs	r3, #15
    4070:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    4072:	6833      	ldr	r3, [r6, #0]
    4074:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    4076:	68f3      	ldr	r3, [r6, #12]
    4078:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    407a:	6973      	ldr	r3, [r6, #20]
    407c:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    407e:	7e33      	ldrb	r3, [r6, #24]
    4080:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    4082:	2326      	movs	r3, #38	; 0x26
    4084:	5cf3      	ldrb	r3, [r6, r3]
    4086:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    4088:	6873      	ldr	r3, [r6, #4]
    408a:	4699      	mov	r9, r3
	switch (transfer_mode)
    408c:	2b00      	cmp	r3, #0
    408e:	d100      	bne.n	4092 <usart_init+0xfe>
    4090:	e0a0      	b.n	41d4 <usart_init+0x240>
    4092:	2380      	movs	r3, #128	; 0x80
    4094:	055b      	lsls	r3, r3, #21
    4096:	4599      	cmp	r9, r3
    4098:	d100      	bne.n	409c <usart_init+0x108>
    409a:	e084      	b.n	41a6 <usart_init+0x212>
	if(config->encoding_format_enable) {
    409c:	7e73      	ldrb	r3, [r6, #25]
    409e:	2b00      	cmp	r3, #0
    40a0:	d002      	beq.n	40a8 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    40a2:	7eb3      	ldrb	r3, [r6, #26]
    40a4:	4642      	mov	r2, r8
    40a6:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    40a8:	682a      	ldr	r2, [r5, #0]
    40aa:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    40ac:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    40ae:	2b00      	cmp	r3, #0
    40b0:	d1fc      	bne.n	40ac <usart_init+0x118>
	usart_hw->BAUD.reg = baud;
    40b2:	330e      	adds	r3, #14
    40b4:	aa06      	add	r2, sp, #24
    40b6:	4694      	mov	ip, r2
    40b8:	4463      	add	r3, ip
    40ba:	881b      	ldrh	r3, [r3, #0]
    40bc:	4642      	mov	r2, r8
    40be:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    40c0:	9b05      	ldr	r3, [sp, #20]
    40c2:	9a03      	ldr	r2, [sp, #12]
    40c4:	4313      	orrs	r3, r2
    40c6:	9a04      	ldr	r2, [sp, #16]
    40c8:	4313      	orrs	r3, r2
    40ca:	464a      	mov	r2, r9
    40cc:	4313      	orrs	r3, r2
    40ce:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    40d0:	465b      	mov	r3, fp
    40d2:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    40d4:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    40d6:	4653      	mov	r3, sl
    40d8:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    40da:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    40dc:	2327      	movs	r3, #39	; 0x27
    40de:	5cf3      	ldrb	r3, [r6, r3]
    40e0:	2b00      	cmp	r3, #0
    40e2:	d101      	bne.n	40e8 <usart_init+0x154>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    40e4:	3304      	adds	r3, #4
    40e6:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    40e8:	7e73      	ldrb	r3, [r6, #25]
    40ea:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    40ec:	7f32      	ldrb	r2, [r6, #28]
    40ee:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    40f0:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    40f2:	7f72      	ldrb	r2, [r6, #29]
    40f4:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    40f6:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    40f8:	2224      	movs	r2, #36	; 0x24
    40fa:	5cb2      	ldrb	r2, [r6, r2]
    40fc:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    40fe:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    4100:	2225      	movs	r2, #37	; 0x25
    4102:	5cb2      	ldrb	r2, [r6, r2]
    4104:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    4106:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    4108:	7ab1      	ldrb	r1, [r6, #10]
    410a:	7af2      	ldrb	r2, [r6, #11]
    410c:	4311      	orrs	r1, r2
    410e:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    4110:	8933      	ldrh	r3, [r6, #8]
    4112:	2bff      	cmp	r3, #255	; 0xff
    4114:	d100      	bne.n	4118 <usart_init+0x184>
    4116:	e081      	b.n	421c <usart_init+0x288>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    4118:	2280      	movs	r2, #128	; 0x80
    411a:	0452      	lsls	r2, r2, #17
    411c:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    411e:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    4120:	232c      	movs	r3, #44	; 0x2c
    4122:	5cf3      	ldrb	r3, [r6, r3]
    4124:	2b00      	cmp	r3, #0
    4126:	d103      	bne.n	4130 <usart_init+0x19c>
    4128:	4b62      	ldr	r3, [pc, #392]	; (42b4 <usart_init+0x320>)
    412a:	789b      	ldrb	r3, [r3, #2]
    412c:	079b      	lsls	r3, r3, #30
    412e:	d501      	bpl.n	4134 <usart_init+0x1a0>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    4130:	2380      	movs	r3, #128	; 0x80
    4132:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    4134:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    4136:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    4138:	2b00      	cmp	r3, #0
    413a:	d1fc      	bne.n	4136 <usart_init+0x1a2>
	usart_hw->CTRLB.reg = ctrlb;
    413c:	4643      	mov	r3, r8
    413e:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    4140:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    4142:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    4144:	2b00      	cmp	r3, #0
    4146:	d1fc      	bne.n	4142 <usart_init+0x1ae>
	usart_hw->CTRLA.reg = ctrla;
    4148:	4643      	mov	r3, r8
    414a:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    414c:	ab0e      	add	r3, sp, #56	; 0x38
    414e:	2280      	movs	r2, #128	; 0x80
    4150:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4152:	2200      	movs	r2, #0
    4154:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    4156:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    4158:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    415a:	6b33      	ldr	r3, [r6, #48]	; 0x30
    415c:	930a      	str	r3, [sp, #40]	; 0x28
    415e:	6b73      	ldr	r3, [r6, #52]	; 0x34
    4160:	930b      	str	r3, [sp, #44]	; 0x2c
    4162:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    4164:	930c      	str	r3, [sp, #48]	; 0x30
    4166:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    4168:	9302      	str	r3, [sp, #8]
    416a:	930d      	str	r3, [sp, #52]	; 0x34
    416c:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    416e:	ae0a      	add	r6, sp, #40	; 0x28
    4170:	e063      	b.n	423a <usart_init+0x2a6>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    4172:	2308      	movs	r3, #8
    4174:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    4176:	3b07      	subs	r3, #7
    4178:	9307      	str	r3, [sp, #28]
    417a:	e77a      	b.n	4072 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    417c:	6833      	ldr	r3, [r6, #0]
    417e:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    4180:	68f3      	ldr	r3, [r6, #12]
    4182:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    4184:	6973      	ldr	r3, [r6, #20]
    4186:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    4188:	7e33      	ldrb	r3, [r6, #24]
    418a:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    418c:	2326      	movs	r3, #38	; 0x26
    418e:	5cf3      	ldrb	r3, [r6, r3]
    4190:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    4192:	6873      	ldr	r3, [r6, #4]
    4194:	4699      	mov	r9, r3
	switch (transfer_mode)
    4196:	2b00      	cmp	r3, #0
    4198:	d018      	beq.n	41cc <usart_init+0x238>
    419a:	2380      	movs	r3, #128	; 0x80
    419c:	055b      	lsls	r3, r3, #21
    419e:	4599      	cmp	r9, r3
    41a0:	d001      	beq.n	41a6 <usart_init+0x212>
	enum status_code status_code = STATUS_OK;
    41a2:	2000      	movs	r0, #0
    41a4:	e025      	b.n	41f2 <usart_init+0x25e>
			if (!config->use_external_clock) {
    41a6:	2327      	movs	r3, #39	; 0x27
    41a8:	5cf3      	ldrb	r3, [r6, r3]
    41aa:	2b00      	cmp	r3, #0
    41ac:	d000      	beq.n	41b0 <usart_init+0x21c>
    41ae:	e775      	b.n	409c <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    41b0:	6a33      	ldr	r3, [r6, #32]
    41b2:	001f      	movs	r7, r3
    41b4:	b2c0      	uxtb	r0, r0
    41b6:	4b40      	ldr	r3, [pc, #256]	; (42b8 <usart_init+0x324>)
    41b8:	4798      	blx	r3
    41ba:	0001      	movs	r1, r0
    41bc:	220e      	movs	r2, #14
    41be:	ab06      	add	r3, sp, #24
    41c0:	469c      	mov	ip, r3
    41c2:	4462      	add	r2, ip
    41c4:	0038      	movs	r0, r7
    41c6:	4b3d      	ldr	r3, [pc, #244]	; (42bc <usart_init+0x328>)
    41c8:	4798      	blx	r3
    41ca:	e012      	b.n	41f2 <usart_init+0x25e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    41cc:	2308      	movs	r3, #8
    41ce:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    41d0:	2300      	movs	r3, #0
    41d2:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    41d4:	2327      	movs	r3, #39	; 0x27
    41d6:	5cf3      	ldrb	r3, [r6, r3]
    41d8:	2b00      	cmp	r3, #0
    41da:	d00e      	beq.n	41fa <usart_init+0x266>
				status_code =
    41dc:	9b06      	ldr	r3, [sp, #24]
    41de:	9300      	str	r3, [sp, #0]
    41e0:	9b07      	ldr	r3, [sp, #28]
    41e2:	220e      	movs	r2, #14
    41e4:	a906      	add	r1, sp, #24
    41e6:	468c      	mov	ip, r1
    41e8:	4462      	add	r2, ip
    41ea:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    41ec:	6a30      	ldr	r0, [r6, #32]
    41ee:	4f34      	ldr	r7, [pc, #208]	; (42c0 <usart_init+0x32c>)
    41f0:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    41f2:	2800      	cmp	r0, #0
    41f4:	d000      	beq.n	41f8 <usart_init+0x264>
    41f6:	e6e0      	b.n	3fba <usart_init+0x26>
    41f8:	e750      	b.n	409c <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    41fa:	6a33      	ldr	r3, [r6, #32]
    41fc:	001f      	movs	r7, r3
    41fe:	b2c0      	uxtb	r0, r0
    4200:	4b2d      	ldr	r3, [pc, #180]	; (42b8 <usart_init+0x324>)
    4202:	4798      	blx	r3
    4204:	0001      	movs	r1, r0
				status_code =
    4206:	9b06      	ldr	r3, [sp, #24]
    4208:	9300      	str	r3, [sp, #0]
    420a:	9b07      	ldr	r3, [sp, #28]
    420c:	220e      	movs	r2, #14
    420e:	a806      	add	r0, sp, #24
    4210:	4684      	mov	ip, r0
    4212:	4462      	add	r2, ip
    4214:	0038      	movs	r0, r7
    4216:	4f2a      	ldr	r7, [pc, #168]	; (42c0 <usart_init+0x32c>)
    4218:	47b8      	blx	r7
    421a:	e7ea      	b.n	41f2 <usart_init+0x25e>
		if(config->lin_slave_enable) {
    421c:	7ef3      	ldrb	r3, [r6, #27]
    421e:	2b00      	cmp	r3, #0
    4220:	d100      	bne.n	4224 <usart_init+0x290>
    4222:	e77d      	b.n	4120 <usart_init+0x18c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    4224:	2380      	movs	r3, #128	; 0x80
    4226:	04db      	lsls	r3, r3, #19
    4228:	431f      	orrs	r7, r3
    422a:	e779      	b.n	4120 <usart_init+0x18c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    422c:	0020      	movs	r0, r4
    422e:	4b25      	ldr	r3, [pc, #148]	; (42c4 <usart_init+0x330>)
    4230:	4798      	blx	r3
    4232:	e007      	b.n	4244 <usart_init+0x2b0>
    4234:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    4236:	2f04      	cmp	r7, #4
    4238:	d00d      	beq.n	4256 <usart_init+0x2c2>
    423a:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    423c:	00bb      	lsls	r3, r7, #2
    423e:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    4240:	2800      	cmp	r0, #0
    4242:	d0f3      	beq.n	422c <usart_init+0x298>
		if (current_pinmux != PINMUX_UNUSED) {
    4244:	1c43      	adds	r3, r0, #1
    4246:	d0f5      	beq.n	4234 <usart_init+0x2a0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    4248:	a90e      	add	r1, sp, #56	; 0x38
    424a:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    424c:	0c00      	lsrs	r0, r0, #16
    424e:	b2c0      	uxtb	r0, r0
    4250:	4b1d      	ldr	r3, [pc, #116]	; (42c8 <usart_init+0x334>)
    4252:	4798      	blx	r3
    4254:	e7ee      	b.n	4234 <usart_init+0x2a0>
		module->callback[i]            = NULL;
    4256:	2300      	movs	r3, #0
    4258:	60eb      	str	r3, [r5, #12]
    425a:	612b      	str	r3, [r5, #16]
    425c:	616b      	str	r3, [r5, #20]
    425e:	61ab      	str	r3, [r5, #24]
    4260:	61eb      	str	r3, [r5, #28]
    4262:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    4264:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    4266:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    4268:	2200      	movs	r2, #0
    426a:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    426c:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    426e:	3330      	adds	r3, #48	; 0x30
    4270:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    4272:	3301      	adds	r3, #1
    4274:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    4276:	3301      	adds	r3, #1
    4278:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    427a:	3301      	adds	r3, #1
    427c:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    427e:	6828      	ldr	r0, [r5, #0]
    4280:	4b07      	ldr	r3, [pc, #28]	; (42a0 <usart_init+0x30c>)
    4282:	4798      	blx	r3
    4284:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    4286:	4911      	ldr	r1, [pc, #68]	; (42cc <usart_init+0x338>)
    4288:	4b11      	ldr	r3, [pc, #68]	; (42d0 <usart_init+0x33c>)
    428a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    428c:	00a4      	lsls	r4, r4, #2
    428e:	4b11      	ldr	r3, [pc, #68]	; (42d4 <usart_init+0x340>)
    4290:	50e5      	str	r5, [r4, r3]
	return status_code;
    4292:	2000      	movs	r0, #0
    4294:	e691      	b.n	3fba <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    4296:	2310      	movs	r3, #16
    4298:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    429a:	2300      	movs	r3, #0
    429c:	9307      	str	r3, [sp, #28]
    429e:	e6e8      	b.n	4072 <usart_init+0xde>
    42a0:	00003ad5 	.word	0x00003ad5
    42a4:	40000400 	.word	0x40000400
    42a8:	00004c95 	.word	0x00004c95
    42ac:	00004c09 	.word	0x00004c09
    42b0:	00003911 	.word	0x00003911
    42b4:	41002000 	.word	0x41002000
    42b8:	00004cb1 	.word	0x00004cb1
    42bc:	00003853 	.word	0x00003853
    42c0:	0000387d 	.word	0x0000387d
    42c4:	0000395d 	.word	0x0000395d
    42c8:	00004d8d 	.word	0x00004d8d
    42cc:	000044cd 	.word	0x000044cd
    42d0:	00003b11 	.word	0x00003b11
    42d4:	20000b24 	.word	0x20000b24

000042d8 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    42d8:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    42da:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    42dc:	2a00      	cmp	r2, #0
    42de:	d101      	bne.n	42e4 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    42e0:	0018      	movs	r0, r3
    42e2:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    42e4:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    42e6:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    42e8:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    42ea:	2a00      	cmp	r2, #0
    42ec:	d1f8      	bne.n	42e0 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    42ee:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    42f0:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    42f2:	2a00      	cmp	r2, #0
    42f4:	d1fc      	bne.n	42f0 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    42f6:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    42f8:	2102      	movs	r1, #2
    42fa:	7e1a      	ldrb	r2, [r3, #24]
    42fc:	420a      	tst	r2, r1
    42fe:	d0fc      	beq.n	42fa <usart_write_wait+0x22>
	return STATUS_OK;
    4300:	2300      	movs	r3, #0
    4302:	e7ed      	b.n	42e0 <usart_write_wait+0x8>

00004304 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    4304:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    4306:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    4308:	2a00      	cmp	r2, #0
    430a:	d101      	bne.n	4310 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    430c:	0018      	movs	r0, r3
    430e:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    4310:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    4312:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    4314:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    4316:	2a00      	cmp	r2, #0
    4318:	d1f8      	bne.n	430c <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    431a:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    431c:	7e10      	ldrb	r0, [r2, #24]
    431e:	0740      	lsls	r0, r0, #29
    4320:	d5f4      	bpl.n	430c <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    4322:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    4324:	2b00      	cmp	r3, #0
    4326:	d1fc      	bne.n	4322 <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4328:	8b53      	ldrh	r3, [r2, #26]
    432a:	b2db      	uxtb	r3, r3
	if (error_code) {
    432c:	0698      	lsls	r0, r3, #26
    432e:	d01d      	beq.n	436c <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    4330:	0798      	lsls	r0, r3, #30
    4332:	d503      	bpl.n	433c <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    4334:	2302      	movs	r3, #2
    4336:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    4338:	3318      	adds	r3, #24
    433a:	e7e7      	b.n	430c <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    433c:	0758      	lsls	r0, r3, #29
    433e:	d503      	bpl.n	4348 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    4340:	2304      	movs	r3, #4
    4342:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    4344:	331a      	adds	r3, #26
    4346:	e7e1      	b.n	430c <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    4348:	07d8      	lsls	r0, r3, #31
    434a:	d503      	bpl.n	4354 <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    434c:	2301      	movs	r3, #1
    434e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    4350:	3312      	adds	r3, #18
    4352:	e7db      	b.n	430c <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    4354:	06d8      	lsls	r0, r3, #27
    4356:	d503      	bpl.n	4360 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    4358:	2310      	movs	r3, #16
    435a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    435c:	3332      	adds	r3, #50	; 0x32
    435e:	e7d5      	b.n	430c <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    4360:	069b      	lsls	r3, r3, #26
    4362:	d503      	bpl.n	436c <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    4364:	2320      	movs	r3, #32
    4366:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    4368:	3321      	adds	r3, #33	; 0x21
    436a:	e7cf      	b.n	430c <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    436c:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    436e:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    4370:	2300      	movs	r3, #0
    4372:	e7cb      	b.n	430c <usart_read_wait+0x8>

00004374 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    4374:	b5f0      	push	{r4, r5, r6, r7, lr}
    4376:	46ce      	mov	lr, r9
    4378:	4647      	mov	r7, r8
    437a:	b580      	push	{r7, lr}
    437c:	b083      	sub	sp, #12
    437e:	0005      	movs	r5, r0
    4380:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    4382:	2017      	movs	r0, #23
	if (length == 0) {
    4384:	2a00      	cmp	r2, #0
    4386:	d104      	bne.n	4392 <usart_write_buffer_wait+0x1e>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    4388:	b003      	add	sp, #12
    438a:	bc0c      	pop	{r2, r3}
    438c:	4690      	mov	r8, r2
    438e:	4699      	mov	r9, r3
    4390:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->transmitter_enabled)) {
    4392:	79eb      	ldrb	r3, [r5, #7]
		return STATUS_ERR_DENIED;
    4394:	3005      	adds	r0, #5
	if (!(module->transmitter_enabled)) {
    4396:	2b00      	cmp	r3, #0
    4398:	d0f6      	beq.n	4388 <usart_write_buffer_wait+0x14>
	SercomUsart *const usart_hw = &(module->hw->USART);
    439a:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    439c:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    439e:	2b00      	cmp	r3, #0
    43a0:	d1fc      	bne.n	439c <usart_write_buffer_wait+0x28>
	while (length--) {
    43a2:	3a01      	subs	r2, #1
    43a4:	b293      	uxth	r3, r2
    43a6:	4699      	mov	r9, r3
    43a8:	2600      	movs	r6, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    43aa:	2701      	movs	r7, #1
	while (length--) {
    43ac:	4b1f      	ldr	r3, [pc, #124]	; (442c <usart_write_buffer_wait+0xb8>)
    43ae:	4698      	mov	r8, r3
    43b0:	e011      	b.n	43d6 <usart_write_buffer_wait+0x62>
		uint16_t data_to_send = tx_data[tx_pos++];
    43b2:	1c73      	adds	r3, r6, #1
    43b4:	b29b      	uxth	r3, r3
    43b6:	9a01      	ldr	r2, [sp, #4]
    43b8:	5d91      	ldrb	r1, [r2, r6]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    43ba:	796a      	ldrb	r2, [r5, #5]
    43bc:	2a01      	cmp	r2, #1
    43be:	d017      	beq.n	43f0 <usart_write_buffer_wait+0x7c>
		uint16_t data_to_send = tx_data[tx_pos++];
    43c0:	b289      	uxth	r1, r1
    43c2:	001e      	movs	r6, r3
		usart_write_wait(module, data_to_send);
    43c4:	0028      	movs	r0, r5
    43c6:	4b1a      	ldr	r3, [pc, #104]	; (4430 <usart_write_buffer_wait+0xbc>)
    43c8:	4798      	blx	r3
	while (length--) {
    43ca:	464b      	mov	r3, r9
    43cc:	3b01      	subs	r3, #1
    43ce:	b29b      	uxth	r3, r3
    43d0:	4699      	mov	r9, r3
    43d2:	4543      	cmp	r3, r8
    43d4:	d013      	beq.n	43fe <usart_write_buffer_wait+0x8a>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    43d6:	7e23      	ldrb	r3, [r4, #24]
    43d8:	423b      	tst	r3, r7
    43da:	d1ea      	bne.n	43b2 <usart_write_buffer_wait+0x3e>
    43dc:	4b13      	ldr	r3, [pc, #76]	; (442c <usart_write_buffer_wait+0xb8>)
    43de:	7e22      	ldrb	r2, [r4, #24]
    43e0:	423a      	tst	r2, r7
    43e2:	d1e6      	bne.n	43b2 <usart_write_buffer_wait+0x3e>
			} else if (i == USART_TIMEOUT) {
    43e4:	2b01      	cmp	r3, #1
    43e6:	d019      	beq.n	441c <usart_write_buffer_wait+0xa8>
    43e8:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    43ea:	2b00      	cmp	r3, #0
    43ec:	d1f7      	bne.n	43de <usart_write_buffer_wait+0x6a>
    43ee:	e7e0      	b.n	43b2 <usart_write_buffer_wait+0x3e>
			data_to_send |= (tx_data[tx_pos++] << 8);
    43f0:	3602      	adds	r6, #2
    43f2:	b2b6      	uxth	r6, r6
    43f4:	9a01      	ldr	r2, [sp, #4]
    43f6:	5cd3      	ldrb	r3, [r2, r3]
    43f8:	021b      	lsls	r3, r3, #8
    43fa:	4319      	orrs	r1, r3
    43fc:	e7e2      	b.n	43c4 <usart_write_buffer_wait+0x50>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    43fe:	7e23      	ldrb	r3, [r4, #24]
    4400:	079b      	lsls	r3, r3, #30
    4402:	d40d      	bmi.n	4420 <usart_write_buffer_wait+0xac>
    4404:	4b09      	ldr	r3, [pc, #36]	; (442c <usart_write_buffer_wait+0xb8>)
    4406:	2102      	movs	r1, #2
    4408:	7e22      	ldrb	r2, [r4, #24]
    440a:	420a      	tst	r2, r1
    440c:	d10a      	bne.n	4424 <usart_write_buffer_wait+0xb0>
		} else if (i == USART_TIMEOUT) {
    440e:	2b01      	cmp	r3, #1
    4410:	d00a      	beq.n	4428 <usart_write_buffer_wait+0xb4>
    4412:	3b01      	subs	r3, #1
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    4414:	2b00      	cmp	r3, #0
    4416:	d1f7      	bne.n	4408 <usart_write_buffer_wait+0x94>
	return STATUS_OK;
    4418:	2000      	movs	r0, #0
    441a:	e7b5      	b.n	4388 <usart_write_buffer_wait+0x14>
				return STATUS_ERR_TIMEOUT;
    441c:	2012      	movs	r0, #18
    441e:	e7b3      	b.n	4388 <usart_write_buffer_wait+0x14>
	return STATUS_OK;
    4420:	2000      	movs	r0, #0
    4422:	e7b1      	b.n	4388 <usart_write_buffer_wait+0x14>
    4424:	2000      	movs	r0, #0
    4426:	e7af      	b.n	4388 <usart_write_buffer_wait+0x14>
			return STATUS_ERR_TIMEOUT;
    4428:	2012      	movs	r0, #18
    442a:	e7ad      	b.n	4388 <usart_write_buffer_wait+0x14>
    442c:	0000ffff 	.word	0x0000ffff
    4430:	000042d9 	.word	0x000042d9

00004434 <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    4434:	b5f0      	push	{r4, r5, r6, r7, lr}
    4436:	46d6      	mov	lr, sl
    4438:	b500      	push	{lr}
    443a:	b084      	sub	sp, #16
    443c:	0004      	movs	r4, r0
    443e:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    4440:	2017      	movs	r0, #23
	if (length == 0) {
    4442:	2a00      	cmp	r2, #0
    4444:	d103      	bne.n	444e <usart_read_buffer_wait+0x1a>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    4446:	b004      	add	sp, #16
    4448:	bc04      	pop	{r2}
    444a:	4692      	mov	sl, r2
    444c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->receiver_enabled)) {
    444e:	79a3      	ldrb	r3, [r4, #6]
		return STATUS_ERR_DENIED;
    4450:	3005      	adds	r0, #5
	if (!(module->receiver_enabled)) {
    4452:	2b00      	cmp	r3, #0
    4454:	d0f7      	beq.n	4446 <usart_read_buffer_wait+0x12>
	SercomUsart *const usart_hw = &(module->hw->USART);
    4456:	6826      	ldr	r6, [r4, #0]
	while (length--) {
    4458:	3a01      	subs	r2, #1
    445a:	b293      	uxth	r3, r2
    445c:	469a      	mov	sl, r3
    445e:	2500      	movs	r5, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    4460:	2704      	movs	r7, #4
    4462:	e019      	b.n	4498 <usart_read_buffer_wait+0x64>
		uint16_t received_data = 0;
    4464:	2300      	movs	r3, #0
    4466:	aa02      	add	r2, sp, #8
    4468:	80d3      	strh	r3, [r2, #6]
		retval = usart_read_wait(module, &received_data);
    446a:	1d91      	adds	r1, r2, #6
    446c:	0020      	movs	r0, r4
    446e:	4b15      	ldr	r3, [pc, #84]	; (44c4 <usart_read_buffer_wait+0x90>)
    4470:	4798      	blx	r3
		if (retval != STATUS_OK) {
    4472:	2800      	cmp	r0, #0
    4474:	d1e7      	bne.n	4446 <usart_read_buffer_wait+0x12>
		rx_data[rx_pos++] = received_data;
    4476:	1c69      	adds	r1, r5, #1
    4478:	b289      	uxth	r1, r1
    447a:	ab02      	add	r3, sp, #8
    447c:	88db      	ldrh	r3, [r3, #6]
    447e:	9a01      	ldr	r2, [sp, #4]
    4480:	5553      	strb	r3, [r2, r5]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    4482:	7962      	ldrb	r2, [r4, #5]
    4484:	2a01      	cmp	r2, #1
    4486:	d014      	beq.n	44b2 <usart_read_buffer_wait+0x7e>
		rx_data[rx_pos++] = received_data;
    4488:	000d      	movs	r5, r1
	while (length--) {
    448a:	4653      	mov	r3, sl
    448c:	3b01      	subs	r3, #1
    448e:	b29b      	uxth	r3, r3
    4490:	469a      	mov	sl, r3
    4492:	4b0d      	ldr	r3, [pc, #52]	; (44c8 <usart_read_buffer_wait+0x94>)
    4494:	459a      	cmp	sl, r3
    4496:	d0d6      	beq.n	4446 <usart_read_buffer_wait+0x12>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    4498:	7e33      	ldrb	r3, [r6, #24]
    449a:	423b      	tst	r3, r7
    449c:	d1e2      	bne.n	4464 <usart_read_buffer_wait+0x30>
    449e:	4b0a      	ldr	r3, [pc, #40]	; (44c8 <usart_read_buffer_wait+0x94>)
    44a0:	7e32      	ldrb	r2, [r6, #24]
    44a2:	423a      	tst	r2, r7
    44a4:	d1de      	bne.n	4464 <usart_read_buffer_wait+0x30>
			} else if (i == USART_TIMEOUT) {
    44a6:	2b01      	cmp	r3, #1
    44a8:	d009      	beq.n	44be <usart_read_buffer_wait+0x8a>
    44aa:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    44ac:	2b00      	cmp	r3, #0
    44ae:	d1f7      	bne.n	44a0 <usart_read_buffer_wait+0x6c>
    44b0:	e7d8      	b.n	4464 <usart_read_buffer_wait+0x30>
			rx_data[rx_pos++] = (received_data >> 8);
    44b2:	3502      	adds	r5, #2
    44b4:	b2ad      	uxth	r5, r5
    44b6:	0a1b      	lsrs	r3, r3, #8
    44b8:	9a01      	ldr	r2, [sp, #4]
    44ba:	5453      	strb	r3, [r2, r1]
    44bc:	e7e5      	b.n	448a <usart_read_buffer_wait+0x56>
				return STATUS_ERR_TIMEOUT;
    44be:	2012      	movs	r0, #18
    44c0:	e7c1      	b.n	4446 <usart_read_buffer_wait+0x12>
    44c2:	46c0      	nop			; (mov r8, r8)
    44c4:	00004305 	.word	0x00004305
    44c8:	0000ffff 	.word	0x0000ffff

000044cc <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    44cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    44ce:	0080      	lsls	r0, r0, #2
    44d0:	4b62      	ldr	r3, [pc, #392]	; (465c <_usart_interrupt_handler+0x190>)
    44d2:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    44d4:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    44d6:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    44d8:	2b00      	cmp	r3, #0
    44da:	d1fc      	bne.n	44d6 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    44dc:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    44de:	7da6      	ldrb	r6, [r4, #22]
    44e0:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    44e2:	2330      	movs	r3, #48	; 0x30
    44e4:	5ceb      	ldrb	r3, [r5, r3]
    44e6:	2231      	movs	r2, #49	; 0x31
    44e8:	5caf      	ldrb	r7, [r5, r2]
    44ea:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    44ec:	07f3      	lsls	r3, r6, #31
    44ee:	d522      	bpl.n	4536 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    44f0:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    44f2:	b29b      	uxth	r3, r3
    44f4:	2b00      	cmp	r3, #0
    44f6:	d01c      	beq.n	4532 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    44f8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    44fa:	7813      	ldrb	r3, [r2, #0]
    44fc:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    44fe:	1c51      	adds	r1, r2, #1
    4500:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    4502:	7969      	ldrb	r1, [r5, #5]
    4504:	2901      	cmp	r1, #1
    4506:	d00e      	beq.n	4526 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    4508:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    450a:	05db      	lsls	r3, r3, #23
    450c:	0ddb      	lsrs	r3, r3, #23
    450e:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    4510:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    4512:	3b01      	subs	r3, #1
    4514:	b29b      	uxth	r3, r3
    4516:	85eb      	strh	r3, [r5, #46]	; 0x2e
    4518:	2b00      	cmp	r3, #0
    451a:	d10c      	bne.n	4536 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    451c:	3301      	adds	r3, #1
    451e:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    4520:	3301      	adds	r3, #1
    4522:	75a3      	strb	r3, [r4, #22]
    4524:	e007      	b.n	4536 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    4526:	7851      	ldrb	r1, [r2, #1]
    4528:	0209      	lsls	r1, r1, #8
    452a:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    452c:	3202      	adds	r2, #2
    452e:	62aa      	str	r2, [r5, #40]	; 0x28
    4530:	e7eb      	b.n	450a <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    4532:	2301      	movs	r3, #1
    4534:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    4536:	07b3      	lsls	r3, r6, #30
    4538:	d506      	bpl.n	4548 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    453a:	2302      	movs	r3, #2
    453c:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    453e:	2200      	movs	r2, #0
    4540:	3331      	adds	r3, #49	; 0x31
    4542:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    4544:	07fb      	lsls	r3, r7, #31
    4546:	d41a      	bmi.n	457e <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    4548:	0773      	lsls	r3, r6, #29
    454a:	d565      	bpl.n	4618 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    454c:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    454e:	b29b      	uxth	r3, r3
    4550:	2b00      	cmp	r3, #0
    4552:	d05f      	beq.n	4614 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4554:	8b63      	ldrh	r3, [r4, #26]
    4556:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    4558:	071a      	lsls	r2, r3, #28
    455a:	d414      	bmi.n	4586 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    455c:	223f      	movs	r2, #63	; 0x3f
    455e:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    4560:	2b00      	cmp	r3, #0
    4562:	d034      	beq.n	45ce <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    4564:	079a      	lsls	r2, r3, #30
    4566:	d511      	bpl.n	458c <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    4568:	221a      	movs	r2, #26
    456a:	2332      	movs	r3, #50	; 0x32
    456c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    456e:	3b30      	subs	r3, #48	; 0x30
    4570:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    4572:	077b      	lsls	r3, r7, #29
    4574:	d550      	bpl.n	4618 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    4576:	0028      	movs	r0, r5
    4578:	696b      	ldr	r3, [r5, #20]
    457a:	4798      	blx	r3
    457c:	e04c      	b.n	4618 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    457e:	0028      	movs	r0, r5
    4580:	68eb      	ldr	r3, [r5, #12]
    4582:	4798      	blx	r3
    4584:	e7e0      	b.n	4548 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    4586:	2237      	movs	r2, #55	; 0x37
    4588:	4013      	ands	r3, r2
    458a:	e7e9      	b.n	4560 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    458c:	075a      	lsls	r2, r3, #29
    458e:	d505      	bpl.n	459c <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    4590:	221e      	movs	r2, #30
    4592:	2332      	movs	r3, #50	; 0x32
    4594:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    4596:	3b2e      	subs	r3, #46	; 0x2e
    4598:	8363      	strh	r3, [r4, #26]
    459a:	e7ea      	b.n	4572 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    459c:	07da      	lsls	r2, r3, #31
    459e:	d505      	bpl.n	45ac <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    45a0:	2213      	movs	r2, #19
    45a2:	2332      	movs	r3, #50	; 0x32
    45a4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    45a6:	3b31      	subs	r3, #49	; 0x31
    45a8:	8363      	strh	r3, [r4, #26]
    45aa:	e7e2      	b.n	4572 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    45ac:	06da      	lsls	r2, r3, #27
    45ae:	d505      	bpl.n	45bc <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    45b0:	2242      	movs	r2, #66	; 0x42
    45b2:	2332      	movs	r3, #50	; 0x32
    45b4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    45b6:	3b22      	subs	r3, #34	; 0x22
    45b8:	8363      	strh	r3, [r4, #26]
    45ba:	e7da      	b.n	4572 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    45bc:	2220      	movs	r2, #32
    45be:	421a      	tst	r2, r3
    45c0:	d0d7      	beq.n	4572 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    45c2:	3221      	adds	r2, #33	; 0x21
    45c4:	2332      	movs	r3, #50	; 0x32
    45c6:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    45c8:	3b12      	subs	r3, #18
    45ca:	8363      	strh	r3, [r4, #26]
    45cc:	e7d1      	b.n	4572 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    45ce:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    45d0:	05db      	lsls	r3, r3, #23
    45d2:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    45d4:	b2da      	uxtb	r2, r3
    45d6:	6a69      	ldr	r1, [r5, #36]	; 0x24
    45d8:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    45da:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    45dc:	1c51      	adds	r1, r2, #1
    45de:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    45e0:	7969      	ldrb	r1, [r5, #5]
    45e2:	2901      	cmp	r1, #1
    45e4:	d010      	beq.n	4608 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    45e6:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    45e8:	3b01      	subs	r3, #1
    45ea:	b29b      	uxth	r3, r3
    45ec:	85ab      	strh	r3, [r5, #44]	; 0x2c
    45ee:	2b00      	cmp	r3, #0
    45f0:	d112      	bne.n	4618 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    45f2:	3304      	adds	r3, #4
    45f4:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    45f6:	2200      	movs	r2, #0
    45f8:	332e      	adds	r3, #46	; 0x2e
    45fa:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    45fc:	07bb      	lsls	r3, r7, #30
    45fe:	d50b      	bpl.n	4618 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    4600:	0028      	movs	r0, r5
    4602:	692b      	ldr	r3, [r5, #16]
    4604:	4798      	blx	r3
    4606:	e007      	b.n	4618 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    4608:	0a1b      	lsrs	r3, r3, #8
    460a:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    460c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    460e:	3301      	adds	r3, #1
    4610:	626b      	str	r3, [r5, #36]	; 0x24
    4612:	e7e8      	b.n	45e6 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    4614:	2304      	movs	r3, #4
    4616:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    4618:	06f3      	lsls	r3, r6, #27
    461a:	d504      	bpl.n	4626 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    461c:	2310      	movs	r3, #16
    461e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    4620:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    4622:	06fb      	lsls	r3, r7, #27
    4624:	d40e      	bmi.n	4644 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    4626:	06b3      	lsls	r3, r6, #26
    4628:	d504      	bpl.n	4634 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    462a:	2320      	movs	r3, #32
    462c:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    462e:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    4630:	073b      	lsls	r3, r7, #28
    4632:	d40b      	bmi.n	464c <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    4634:	0733      	lsls	r3, r6, #28
    4636:	d504      	bpl.n	4642 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    4638:	2308      	movs	r3, #8
    463a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    463c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    463e:	06bb      	lsls	r3, r7, #26
    4640:	d408      	bmi.n	4654 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    4642:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    4644:	0028      	movs	r0, r5
    4646:	69eb      	ldr	r3, [r5, #28]
    4648:	4798      	blx	r3
    464a:	e7ec      	b.n	4626 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    464c:	0028      	movs	r0, r5
    464e:	69ab      	ldr	r3, [r5, #24]
    4650:	4798      	blx	r3
    4652:	e7ef      	b.n	4634 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    4654:	6a2b      	ldr	r3, [r5, #32]
    4656:	0028      	movs	r0, r5
    4658:	4798      	blx	r3
}
    465a:	e7f2      	b.n	4642 <_usart_interrupt_handler+0x176>
    465c:	20000b24 	.word	0x20000b24

00004660 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    4660:	b510      	push	{r4, lr}
	switch (clock_source) {
    4662:	2808      	cmp	r0, #8
    4664:	d803      	bhi.n	466e <system_clock_source_get_hz+0xe>
    4666:	0080      	lsls	r0, r0, #2
    4668:	4b1c      	ldr	r3, [pc, #112]	; (46dc <system_clock_source_get_hz+0x7c>)
    466a:	581b      	ldr	r3, [r3, r0]
    466c:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    466e:	2000      	movs	r0, #0
    4670:	e032      	b.n	46d8 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    4672:	4b1b      	ldr	r3, [pc, #108]	; (46e0 <system_clock_source_get_hz+0x80>)
    4674:	6918      	ldr	r0, [r3, #16]
    4676:	e02f      	b.n	46d8 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    4678:	4b1a      	ldr	r3, [pc, #104]	; (46e4 <system_clock_source_get_hz+0x84>)
    467a:	6a1b      	ldr	r3, [r3, #32]
    467c:	059b      	lsls	r3, r3, #22
    467e:	0f9b      	lsrs	r3, r3, #30
    4680:	4819      	ldr	r0, [pc, #100]	; (46e8 <system_clock_source_get_hz+0x88>)
    4682:	40d8      	lsrs	r0, r3
    4684:	e028      	b.n	46d8 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    4686:	4b16      	ldr	r3, [pc, #88]	; (46e0 <system_clock_source_get_hz+0x80>)
    4688:	6958      	ldr	r0, [r3, #20]
    468a:	e025      	b.n	46d8 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    468c:	4b14      	ldr	r3, [pc, #80]	; (46e0 <system_clock_source_get_hz+0x80>)
    468e:	681b      	ldr	r3, [r3, #0]
			return 0;
    4690:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    4692:	079b      	lsls	r3, r3, #30
    4694:	d520      	bpl.n	46d8 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4696:	4913      	ldr	r1, [pc, #76]	; (46e4 <system_clock_source_get_hz+0x84>)
    4698:	2210      	movs	r2, #16
    469a:	68cb      	ldr	r3, [r1, #12]
    469c:	421a      	tst	r2, r3
    469e:	d0fc      	beq.n	469a <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    46a0:	4b0f      	ldr	r3, [pc, #60]	; (46e0 <system_clock_source_get_hz+0x80>)
    46a2:	681a      	ldr	r2, [r3, #0]
    46a4:	2324      	movs	r3, #36	; 0x24
    46a6:	4013      	ands	r3, r2
    46a8:	2b04      	cmp	r3, #4
    46aa:	d001      	beq.n	46b0 <system_clock_source_get_hz+0x50>
			return 48000000UL;
    46ac:	480f      	ldr	r0, [pc, #60]	; (46ec <system_clock_source_get_hz+0x8c>)
    46ae:	e013      	b.n	46d8 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    46b0:	2000      	movs	r0, #0
    46b2:	4b0f      	ldr	r3, [pc, #60]	; (46f0 <system_clock_source_get_hz+0x90>)
    46b4:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    46b6:	4b0a      	ldr	r3, [pc, #40]	; (46e0 <system_clock_source_get_hz+0x80>)
    46b8:	689b      	ldr	r3, [r3, #8]
    46ba:	041b      	lsls	r3, r3, #16
    46bc:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    46be:	4358      	muls	r0, r3
    46c0:	e00a      	b.n	46d8 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    46c2:	2350      	movs	r3, #80	; 0x50
    46c4:	4a07      	ldr	r2, [pc, #28]	; (46e4 <system_clock_source_get_hz+0x84>)
    46c6:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    46c8:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    46ca:	075b      	lsls	r3, r3, #29
    46cc:	d504      	bpl.n	46d8 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    46ce:	4b04      	ldr	r3, [pc, #16]	; (46e0 <system_clock_source_get_hz+0x80>)
    46d0:	68d8      	ldr	r0, [r3, #12]
    46d2:	e001      	b.n	46d8 <system_clock_source_get_hz+0x78>
		return 32768UL;
    46d4:	2080      	movs	r0, #128	; 0x80
    46d6:	0200      	lsls	r0, r0, #8
	}
}
    46d8:	bd10      	pop	{r4, pc}
    46da:	46c0      	nop			; (mov r8, r8)
    46dc:	0000eaa0 	.word	0x0000eaa0
    46e0:	20000178 	.word	0x20000178
    46e4:	40000800 	.word	0x40000800
    46e8:	007a1200 	.word	0x007a1200
    46ec:	02dc6c00 	.word	0x02dc6c00
    46f0:	00004cb1 	.word	0x00004cb1

000046f4 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    46f4:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    46f6:	490c      	ldr	r1, [pc, #48]	; (4728 <system_clock_source_osc8m_set_config+0x34>)
    46f8:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    46fa:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    46fc:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    46fe:	7840      	ldrb	r0, [r0, #1]
    4700:	2201      	movs	r2, #1
    4702:	4010      	ands	r0, r2
    4704:	0180      	lsls	r0, r0, #6
    4706:	2640      	movs	r6, #64	; 0x40
    4708:	43b3      	bics	r3, r6
    470a:	4303      	orrs	r3, r0
    470c:	402a      	ands	r2, r5
    470e:	01d2      	lsls	r2, r2, #7
    4710:	2080      	movs	r0, #128	; 0x80
    4712:	4383      	bics	r3, r0
    4714:	4313      	orrs	r3, r2
    4716:	2203      	movs	r2, #3
    4718:	4022      	ands	r2, r4
    471a:	0212      	lsls	r2, r2, #8
    471c:	4803      	ldr	r0, [pc, #12]	; (472c <system_clock_source_osc8m_set_config+0x38>)
    471e:	4003      	ands	r3, r0
    4720:	4313      	orrs	r3, r2
    4722:	620b      	str	r3, [r1, #32]
}
    4724:	bd70      	pop	{r4, r5, r6, pc}
    4726:	46c0      	nop			; (mov r8, r8)
    4728:	40000800 	.word	0x40000800
    472c:	fffffcff 	.word	0xfffffcff

00004730 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    4730:	b5f0      	push	{r4, r5, r6, r7, lr}
    4732:	46ce      	mov	lr, r9
    4734:	4647      	mov	r7, r8
    4736:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    4738:	4b19      	ldr	r3, [pc, #100]	; (47a0 <system_clock_source_osc32k_set_config+0x70>)
    473a:	4699      	mov	r9, r3
    473c:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    473e:	7841      	ldrb	r1, [r0, #1]
    4740:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    4742:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    4744:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    4746:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    4748:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    474a:	7880      	ldrb	r0, [r0, #2]
    474c:	2101      	movs	r1, #1
    474e:	4008      	ands	r0, r1
    4750:	0080      	lsls	r0, r0, #2
    4752:	2204      	movs	r2, #4
    4754:	4393      	bics	r3, r2
    4756:	4303      	orrs	r3, r0
    4758:	4660      	mov	r0, ip
    475a:	4008      	ands	r0, r1
    475c:	00c0      	lsls	r0, r0, #3
    475e:	3204      	adds	r2, #4
    4760:	4393      	bics	r3, r2
    4762:	4303      	orrs	r3, r0
    4764:	0038      	movs	r0, r7
    4766:	4008      	ands	r0, r1
    4768:	0180      	lsls	r0, r0, #6
    476a:	2740      	movs	r7, #64	; 0x40
    476c:	43bb      	bics	r3, r7
    476e:	4303      	orrs	r3, r0
    4770:	0030      	movs	r0, r6
    4772:	4008      	ands	r0, r1
    4774:	01c0      	lsls	r0, r0, #7
    4776:	2680      	movs	r6, #128	; 0x80
    4778:	43b3      	bics	r3, r6
    477a:	4303      	orrs	r3, r0
    477c:	2007      	movs	r0, #7
    477e:	4005      	ands	r5, r0
    4780:	022d      	lsls	r5, r5, #8
    4782:	4808      	ldr	r0, [pc, #32]	; (47a4 <system_clock_source_osc32k_set_config+0x74>)
    4784:	4003      	ands	r3, r0
    4786:	432b      	orrs	r3, r5
    4788:	4021      	ands	r1, r4
    478a:	0309      	lsls	r1, r1, #12
    478c:	4806      	ldr	r0, [pc, #24]	; (47a8 <system_clock_source_osc32k_set_config+0x78>)
    478e:	4003      	ands	r3, r0
    4790:	430b      	orrs	r3, r1
    4792:	464a      	mov	r2, r9
    4794:	6193      	str	r3, [r2, #24]
}
    4796:	bc0c      	pop	{r2, r3}
    4798:	4690      	mov	r8, r2
    479a:	4699      	mov	r9, r3
    479c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    479e:	46c0      	nop			; (mov r8, r8)
    47a0:	40000800 	.word	0x40000800
    47a4:	fffff8ff 	.word	0xfffff8ff
    47a8:	ffffefff 	.word	0xffffefff

000047ac <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    47ac:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    47ae:	7a03      	ldrb	r3, [r0, #8]
    47b0:	069b      	lsls	r3, r3, #26
    47b2:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    47b4:	8942      	ldrh	r2, [r0, #10]
    47b6:	0592      	lsls	r2, r2, #22
    47b8:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    47ba:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    47bc:	4918      	ldr	r1, [pc, #96]	; (4820 <system_clock_source_dfll_set_config+0x74>)
    47be:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    47c0:	7983      	ldrb	r3, [r0, #6]
    47c2:	79c2      	ldrb	r2, [r0, #7]
    47c4:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    47c6:	8842      	ldrh	r2, [r0, #2]
    47c8:	8884      	ldrh	r4, [r0, #4]
    47ca:	4322      	orrs	r2, r4
    47cc:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    47ce:	7842      	ldrb	r2, [r0, #1]
    47d0:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    47d2:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    47d4:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    47d6:	7803      	ldrb	r3, [r0, #0]
    47d8:	2b04      	cmp	r3, #4
    47da:	d011      	beq.n	4800 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    47dc:	2b20      	cmp	r3, #32
    47de:	d10e      	bne.n	47fe <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    47e0:	7b03      	ldrb	r3, [r0, #12]
    47e2:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    47e4:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    47e6:	4313      	orrs	r3, r2
    47e8:	89c2      	ldrh	r2, [r0, #14]
    47ea:	0412      	lsls	r2, r2, #16
    47ec:	490d      	ldr	r1, [pc, #52]	; (4824 <system_clock_source_dfll_set_config+0x78>)
    47ee:	400a      	ands	r2, r1
    47f0:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    47f2:	4a0b      	ldr	r2, [pc, #44]	; (4820 <system_clock_source_dfll_set_config+0x74>)
    47f4:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    47f6:	6811      	ldr	r1, [r2, #0]
    47f8:	4b0b      	ldr	r3, [pc, #44]	; (4828 <system_clock_source_dfll_set_config+0x7c>)
    47fa:	430b      	orrs	r3, r1
    47fc:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    47fe:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    4800:	7b03      	ldrb	r3, [r0, #12]
    4802:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    4804:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    4806:	4313      	orrs	r3, r2
    4808:	89c2      	ldrh	r2, [r0, #14]
    480a:	0412      	lsls	r2, r2, #16
    480c:	4905      	ldr	r1, [pc, #20]	; (4824 <system_clock_source_dfll_set_config+0x78>)
    480e:	400a      	ands	r2, r1
    4810:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    4812:	4a03      	ldr	r2, [pc, #12]	; (4820 <system_clock_source_dfll_set_config+0x74>)
    4814:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    4816:	6813      	ldr	r3, [r2, #0]
    4818:	2104      	movs	r1, #4
    481a:	430b      	orrs	r3, r1
    481c:	6013      	str	r3, [r2, #0]
    481e:	e7ee      	b.n	47fe <system_clock_source_dfll_set_config+0x52>
    4820:	20000178 	.word	0x20000178
    4824:	03ff0000 	.word	0x03ff0000
    4828:	00000424 	.word	0x00000424

0000482c <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    482c:	2808      	cmp	r0, #8
    482e:	d803      	bhi.n	4838 <system_clock_source_enable+0xc>
    4830:	0080      	lsls	r0, r0, #2
    4832:	4b25      	ldr	r3, [pc, #148]	; (48c8 <system_clock_source_enable+0x9c>)
    4834:	581b      	ldr	r3, [r3, r0]
    4836:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    4838:	2017      	movs	r0, #23
    483a:	e044      	b.n	48c6 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    483c:	4a23      	ldr	r2, [pc, #140]	; (48cc <system_clock_source_enable+0xa0>)
    483e:	6a13      	ldr	r3, [r2, #32]
    4840:	2102      	movs	r1, #2
    4842:	430b      	orrs	r3, r1
    4844:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    4846:	2000      	movs	r0, #0
    4848:	e03d      	b.n	48c6 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    484a:	4a20      	ldr	r2, [pc, #128]	; (48cc <system_clock_source_enable+0xa0>)
    484c:	6993      	ldr	r3, [r2, #24]
    484e:	2102      	movs	r1, #2
    4850:	430b      	orrs	r3, r1
    4852:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    4854:	2000      	movs	r0, #0
		break;
    4856:	e036      	b.n	48c6 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    4858:	4a1c      	ldr	r2, [pc, #112]	; (48cc <system_clock_source_enable+0xa0>)
    485a:	8a13      	ldrh	r3, [r2, #16]
    485c:	2102      	movs	r1, #2
    485e:	430b      	orrs	r3, r1
    4860:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    4862:	2000      	movs	r0, #0
		break;
    4864:	e02f      	b.n	48c6 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    4866:	4a19      	ldr	r2, [pc, #100]	; (48cc <system_clock_source_enable+0xa0>)
    4868:	8a93      	ldrh	r3, [r2, #20]
    486a:	2102      	movs	r1, #2
    486c:	430b      	orrs	r3, r1
    486e:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    4870:	2000      	movs	r0, #0
		break;
    4872:	e028      	b.n	48c6 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    4874:	4916      	ldr	r1, [pc, #88]	; (48d0 <system_clock_source_enable+0xa4>)
    4876:	680b      	ldr	r3, [r1, #0]
    4878:	2202      	movs	r2, #2
    487a:	4313      	orrs	r3, r2
    487c:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    487e:	4b13      	ldr	r3, [pc, #76]	; (48cc <system_clock_source_enable+0xa0>)
    4880:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4882:	0019      	movs	r1, r3
    4884:	320e      	adds	r2, #14
    4886:	68cb      	ldr	r3, [r1, #12]
    4888:	421a      	tst	r2, r3
    488a:	d0fc      	beq.n	4886 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    488c:	4a10      	ldr	r2, [pc, #64]	; (48d0 <system_clock_source_enable+0xa4>)
    488e:	6891      	ldr	r1, [r2, #8]
    4890:	4b0e      	ldr	r3, [pc, #56]	; (48cc <system_clock_source_enable+0xa0>)
    4892:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    4894:	6852      	ldr	r2, [r2, #4]
    4896:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    4898:	2200      	movs	r2, #0
    489a:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    489c:	0019      	movs	r1, r3
    489e:	3210      	adds	r2, #16
    48a0:	68cb      	ldr	r3, [r1, #12]
    48a2:	421a      	tst	r2, r3
    48a4:	d0fc      	beq.n	48a0 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    48a6:	4b0a      	ldr	r3, [pc, #40]	; (48d0 <system_clock_source_enable+0xa4>)
    48a8:	681b      	ldr	r3, [r3, #0]
    48aa:	b29b      	uxth	r3, r3
    48ac:	4a07      	ldr	r2, [pc, #28]	; (48cc <system_clock_source_enable+0xa0>)
    48ae:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    48b0:	2000      	movs	r0, #0
    48b2:	e008      	b.n	48c6 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    48b4:	4905      	ldr	r1, [pc, #20]	; (48cc <system_clock_source_enable+0xa0>)
    48b6:	2244      	movs	r2, #68	; 0x44
    48b8:	5c8b      	ldrb	r3, [r1, r2]
    48ba:	2002      	movs	r0, #2
    48bc:	4303      	orrs	r3, r0
    48be:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    48c0:	2000      	movs	r0, #0
		break;
    48c2:	e000      	b.n	48c6 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    48c4:	2000      	movs	r0, #0
}
    48c6:	4770      	bx	lr
    48c8:	0000eac4 	.word	0x0000eac4
    48cc:	40000800 	.word	0x40000800
    48d0:	20000178 	.word	0x20000178

000048d4 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    48d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    48d6:	46ce      	mov	lr, r9
    48d8:	4647      	mov	r7, r8
    48da:	b580      	push	{r7, lr}
    48dc:	b08d      	sub	sp, #52	; 0x34
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    48de:	22c2      	movs	r2, #194	; 0xc2
    48e0:	00d2      	lsls	r2, r2, #3
    48e2:	4b50      	ldr	r3, [pc, #320]	; (4a24 <system_clock_init+0x150>)
    48e4:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    48e6:	4a50      	ldr	r2, [pc, #320]	; (4a28 <system_clock_init+0x154>)
    48e8:	6853      	ldr	r3, [r2, #4]
    48ea:	211e      	movs	r1, #30
    48ec:	438b      	bics	r3, r1
    48ee:	391a      	subs	r1, #26
    48f0:	430b      	orrs	r3, r1
    48f2:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_3;
    48f4:	2203      	movs	r2, #3
    48f6:	ab01      	add	r3, sp, #4
    48f8:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    48fa:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    48fc:	4d4b      	ldr	r5, [pc, #300]	; (4a2c <system_clock_init+0x158>)
    48fe:	b2e0      	uxtb	r0, r4
    4900:	a901      	add	r1, sp, #4
    4902:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    4904:	3401      	adds	r4, #1
    4906:	2c25      	cmp	r4, #37	; 0x25
    4908:	d1f9      	bne.n	48fe <system_clock_init+0x2a>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >>
    490a:	4d49      	ldr	r5, [pc, #292]	; (4a30 <system_clock_init+0x15c>)
			SYSCTRL_FUSES_OSC32K_Pos) & 0x7Ful);
    490c:	682b      	ldr	r3, [r5, #0]
    490e:	04db      	lsls	r3, r3, #19
	SYSCTRL->OSC32K.bit.CALIB =
    4910:	4944      	ldr	r1, [pc, #272]	; (4a24 <system_clock_init+0x150>)
    4912:	698a      	ldr	r2, [r1, #24]
    4914:	0e5b      	lsrs	r3, r3, #25
    4916:	041b      	lsls	r3, r3, #16
    4918:	4846      	ldr	r0, [pc, #280]	; (4a34 <system_clock_init+0x160>)
    491a:	4002      	ands	r2, r0
    491c:	4313      	orrs	r3, r2
    491e:	618b      	str	r3, [r1, #24]
	config->enable_32khz_output = true;
    4920:	a80a      	add	r0, sp, #40	; 0x28
    4922:	2301      	movs	r3, #1
    4924:	7083      	strb	r3, [r0, #2]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    4926:	2207      	movs	r2, #7
    4928:	7002      	strb	r2, [r0, #0]
	config->write_once          = false;
    492a:	2400      	movs	r4, #0
    492c:	7144      	strb	r4, [r0, #5]

	struct system_clock_source_osc32k_config osc32k_conf;
	system_clock_source_osc32k_get_config_defaults(&osc32k_conf);

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
    492e:	7044      	strb	r4, [r0, #1]
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
    4930:	7104      	strb	r4, [r0, #4]
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    4932:	70c3      	strb	r3, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    4934:	4b40      	ldr	r3, [pc, #256]	; (4a38 <system_clock_init+0x164>)
    4936:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    4938:	2004      	movs	r0, #4
    493a:	4b40      	ldr	r3, [pc, #256]	; (4a3c <system_clock_init+0x168>)
    493c:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    493e:	ab05      	add	r3, sp, #20
    4940:	2200      	movs	r2, #0
    4942:	805c      	strh	r4, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    4944:	809c      	strh	r4, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    4946:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    4948:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    494a:	213f      	movs	r1, #63	; 0x3f
    494c:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    494e:	393b      	subs	r1, #59	; 0x3b
    4950:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    4952:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    4954:	682b      	ldr	r3, [r5, #0]
    4956:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    4958:	2b3f      	cmp	r3, #63	; 0x3f
    495a:	d060      	beq.n	4a1e <system_clock_init+0x14a>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    495c:	a805      	add	r0, sp, #20
    495e:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    4960:	2304      	movs	r3, #4
    4962:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    4964:	3303      	adds	r3, #3
    4966:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    4968:	3338      	adds	r3, #56	; 0x38
    496a:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    496c:	4b34      	ldr	r3, [pc, #208]	; (4a40 <system_clock_init+0x16c>)
    496e:	4798      	blx	r3
	config->run_in_standby  = false;
    4970:	a804      	add	r0, sp, #16
    4972:	2500      	movs	r5, #0
    4974:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    4976:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    4978:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    497a:	4b32      	ldr	r3, [pc, #200]	; (4a44 <system_clock_init+0x170>)
    497c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    497e:	2006      	movs	r0, #6
    4980:	4f2e      	ldr	r7, [pc, #184]	; (4a3c <system_clock_init+0x168>)
    4982:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    4984:	4b30      	ldr	r3, [pc, #192]	; (4a48 <system_clock_init+0x174>)
    4986:	4798      	blx	r3
	config->division_factor    = 1;
    4988:	ac01      	add	r4, sp, #4
    498a:	2601      	movs	r6, #1
    498c:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    498e:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    4990:	2306      	movs	r3, #6
    4992:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    4994:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    4996:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    4998:	0021      	movs	r1, r4
    499a:	2001      	movs	r0, #1
    499c:	4b2b      	ldr	r3, [pc, #172]	; (4a4c <system_clock_init+0x178>)
    499e:	4699      	mov	r9, r3
    49a0:	4798      	blx	r3
    49a2:	2001      	movs	r0, #1
    49a4:	4b2a      	ldr	r3, [pc, #168]	; (4a50 <system_clock_init+0x17c>)
    49a6:	4698      	mov	r8, r3
    49a8:	4798      	blx	r3
	config->high_when_disabled = false;
    49aa:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    49ac:	7265      	strb	r5, [r4, #9]
    49ae:	2304      	movs	r3, #4
    49b0:	7023      	strb	r3, [r4, #0]
    49b2:	2320      	movs	r3, #32
    49b4:	6063      	str	r3, [r4, #4]
    49b6:	7226      	strb	r6, [r4, #8]
    49b8:	0021      	movs	r1, r4
    49ba:	2002      	movs	r0, #2
    49bc:	47c8      	blx	r9
    49be:	2002      	movs	r0, #2
    49c0:	47c0      	blx	r8
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    49c2:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    49c4:	0021      	movs	r1, r4
    49c6:	2000      	movs	r0, #0
    49c8:	4b18      	ldr	r3, [pc, #96]	; (4a2c <system_clock_init+0x158>)
    49ca:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    49cc:	2000      	movs	r0, #0
    49ce:	4b21      	ldr	r3, [pc, #132]	; (4a54 <system_clock_init+0x180>)
    49d0:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    49d2:	2007      	movs	r0, #7
    49d4:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    49d6:	4913      	ldr	r1, [pc, #76]	; (4a24 <system_clock_init+0x150>)
    49d8:	22d0      	movs	r2, #208	; 0xd0
    49da:	68cb      	ldr	r3, [r1, #12]
    49dc:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    49de:	2bd0      	cmp	r3, #208	; 0xd0
    49e0:	d1fb      	bne.n	49da <system_clock_init+0x106>
	if (CONF_CLOCK_DFLL_ON_DEMAND) {
		SYSCTRL->DFLLCTRL.bit.ONDEMAND = 1;
    49e2:	4a10      	ldr	r2, [pc, #64]	; (4a24 <system_clock_init+0x150>)
    49e4:	8c93      	ldrh	r3, [r2, #36]	; 0x24
    49e6:	2180      	movs	r1, #128	; 0x80
    49e8:	430b      	orrs	r3, r1
    49ea:	8493      	strh	r3, [r2, #36]	; 0x24
	PM->CPUSEL.reg = (uint32_t)divider;
    49ec:	4a1a      	ldr	r2, [pc, #104]	; (4a58 <system_clock_init+0x184>)
    49ee:	2300      	movs	r3, #0
    49f0:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    49f2:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    49f4:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    49f6:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    49f8:	a901      	add	r1, sp, #4
    49fa:	2201      	movs	r2, #1
    49fc:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    49fe:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    4a00:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    4a02:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    4a04:	3307      	adds	r3, #7
    4a06:	700b      	strb	r3, [r1, #0]
    4a08:	2000      	movs	r0, #0
    4a0a:	4b10      	ldr	r3, [pc, #64]	; (4a4c <system_clock_init+0x178>)
    4a0c:	4798      	blx	r3
    4a0e:	2000      	movs	r0, #0
    4a10:	4b0f      	ldr	r3, [pc, #60]	; (4a50 <system_clock_init+0x17c>)
    4a12:	4798      	blx	r3
#endif
}
    4a14:	b00d      	add	sp, #52	; 0x34
    4a16:	bc0c      	pop	{r2, r3}
    4a18:	4690      	mov	r8, r2
    4a1a:	4699      	mov	r9, r3
    4a1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    4a1e:	3b20      	subs	r3, #32
    4a20:	e79c      	b.n	495c <system_clock_init+0x88>
    4a22:	46c0      	nop			; (mov r8, r8)
    4a24:	40000800 	.word	0x40000800
    4a28:	41004000 	.word	0x41004000
    4a2c:	00004c95 	.word	0x00004c95
    4a30:	00806024 	.word	0x00806024
    4a34:	ff80ffff 	.word	0xff80ffff
    4a38:	00004731 	.word	0x00004731
    4a3c:	0000482d 	.word	0x0000482d
    4a40:	000047ad 	.word	0x000047ad
    4a44:	000046f5 	.word	0x000046f5
    4a48:	00004a5d 	.word	0x00004a5d
    4a4c:	00004a81 	.word	0x00004a81
    4a50:	00004b39 	.word	0x00004b39
    4a54:	00004c09 	.word	0x00004c09
    4a58:	40000400 	.word	0x40000400

00004a5c <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    4a5c:	4a06      	ldr	r2, [pc, #24]	; (4a78 <system_gclk_init+0x1c>)
    4a5e:	6993      	ldr	r3, [r2, #24]
    4a60:	2108      	movs	r1, #8
    4a62:	430b      	orrs	r3, r1
    4a64:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    4a66:	2201      	movs	r2, #1
    4a68:	4b04      	ldr	r3, [pc, #16]	; (4a7c <system_gclk_init+0x20>)
    4a6a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    4a6c:	0019      	movs	r1, r3
    4a6e:	780b      	ldrb	r3, [r1, #0]
    4a70:	4213      	tst	r3, r2
    4a72:	d1fc      	bne.n	4a6e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    4a74:	4770      	bx	lr
    4a76:	46c0      	nop			; (mov r8, r8)
    4a78:	40000400 	.word	0x40000400
    4a7c:	40000c00 	.word	0x40000c00

00004a80 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    4a80:	b570      	push	{r4, r5, r6, lr}
    4a82:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    4a84:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    4a86:	780d      	ldrb	r5, [r1, #0]
    4a88:	022d      	lsls	r5, r5, #8
    4a8a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    4a8c:	784b      	ldrb	r3, [r1, #1]
    4a8e:	2b00      	cmp	r3, #0
    4a90:	d002      	beq.n	4a98 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    4a92:	2380      	movs	r3, #128	; 0x80
    4a94:	02db      	lsls	r3, r3, #11
    4a96:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    4a98:	7a4b      	ldrb	r3, [r1, #9]
    4a9a:	2b00      	cmp	r3, #0
    4a9c:	d002      	beq.n	4aa4 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    4a9e:	2380      	movs	r3, #128	; 0x80
    4aa0:	031b      	lsls	r3, r3, #12
    4aa2:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    4aa4:	6848      	ldr	r0, [r1, #4]
    4aa6:	2801      	cmp	r0, #1
    4aa8:	d910      	bls.n	4acc <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    4aaa:	1e43      	subs	r3, r0, #1
    4aac:	4218      	tst	r0, r3
    4aae:	d134      	bne.n	4b1a <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    4ab0:	2802      	cmp	r0, #2
    4ab2:	d930      	bls.n	4b16 <system_gclk_gen_set_config+0x96>
    4ab4:	2302      	movs	r3, #2
    4ab6:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    4ab8:	3201      	adds	r2, #1
						mask <<= 1) {
    4aba:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    4abc:	4298      	cmp	r0, r3
    4abe:	d8fb      	bhi.n	4ab8 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    4ac0:	0212      	lsls	r2, r2, #8
    4ac2:	4332      	orrs	r2, r6
    4ac4:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    4ac6:	2380      	movs	r3, #128	; 0x80
    4ac8:	035b      	lsls	r3, r3, #13
    4aca:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    4acc:	7a0b      	ldrb	r3, [r1, #8]
    4ace:	2b00      	cmp	r3, #0
    4ad0:	d002      	beq.n	4ad8 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    4ad2:	2380      	movs	r3, #128	; 0x80
    4ad4:	039b      	lsls	r3, r3, #14
    4ad6:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4ad8:	4a13      	ldr	r2, [pc, #76]	; (4b28 <system_gclk_gen_set_config+0xa8>)
    4ada:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    4adc:	b25b      	sxtb	r3, r3
    4ade:	2b00      	cmp	r3, #0
    4ae0:	dbfb      	blt.n	4ada <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    4ae2:	4b12      	ldr	r3, [pc, #72]	; (4b2c <system_gclk_gen_set_config+0xac>)
    4ae4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    4ae6:	4b12      	ldr	r3, [pc, #72]	; (4b30 <system_gclk_gen_set_config+0xb0>)
    4ae8:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4aea:	4a0f      	ldr	r2, [pc, #60]	; (4b28 <system_gclk_gen_set_config+0xa8>)
    4aec:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    4aee:	b25b      	sxtb	r3, r3
    4af0:	2b00      	cmp	r3, #0
    4af2:	dbfb      	blt.n	4aec <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    4af4:	4b0c      	ldr	r3, [pc, #48]	; (4b28 <system_gclk_gen_set_config+0xa8>)
    4af6:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4af8:	001a      	movs	r2, r3
    4afa:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    4afc:	b25b      	sxtb	r3, r3
    4afe:	2b00      	cmp	r3, #0
    4b00:	dbfb      	blt.n	4afa <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    4b02:	4a09      	ldr	r2, [pc, #36]	; (4b28 <system_gclk_gen_set_config+0xa8>)
    4b04:	6853      	ldr	r3, [r2, #4]
    4b06:	2180      	movs	r1, #128	; 0x80
    4b08:	0249      	lsls	r1, r1, #9
    4b0a:	400b      	ands	r3, r1
    4b0c:	431d      	orrs	r5, r3
    4b0e:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    4b10:	4b08      	ldr	r3, [pc, #32]	; (4b34 <system_gclk_gen_set_config+0xb4>)
    4b12:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4b14:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    4b16:	2200      	movs	r2, #0
    4b18:	e7d2      	b.n	4ac0 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    4b1a:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    4b1c:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    4b1e:	2380      	movs	r3, #128	; 0x80
    4b20:	029b      	lsls	r3, r3, #10
    4b22:	431d      	orrs	r5, r3
    4b24:	e7d2      	b.n	4acc <system_gclk_gen_set_config+0x4c>
    4b26:	46c0      	nop			; (mov r8, r8)
    4b28:	40000c00 	.word	0x40000c00
    4b2c:	0000325d 	.word	0x0000325d
    4b30:	40000c08 	.word	0x40000c08
    4b34:	0000329d 	.word	0x0000329d

00004b38 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    4b38:	b510      	push	{r4, lr}
    4b3a:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4b3c:	4a0b      	ldr	r2, [pc, #44]	; (4b6c <system_gclk_gen_enable+0x34>)
    4b3e:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4b40:	b25b      	sxtb	r3, r3
    4b42:	2b00      	cmp	r3, #0
    4b44:	dbfb      	blt.n	4b3e <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    4b46:	4b0a      	ldr	r3, [pc, #40]	; (4b70 <system_gclk_gen_enable+0x38>)
    4b48:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    4b4a:	4b0a      	ldr	r3, [pc, #40]	; (4b74 <system_gclk_gen_enable+0x3c>)
    4b4c:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4b4e:	4a07      	ldr	r2, [pc, #28]	; (4b6c <system_gclk_gen_enable+0x34>)
    4b50:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4b52:	b25b      	sxtb	r3, r3
    4b54:	2b00      	cmp	r3, #0
    4b56:	dbfb      	blt.n	4b50 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    4b58:	4a04      	ldr	r2, [pc, #16]	; (4b6c <system_gclk_gen_enable+0x34>)
    4b5a:	6851      	ldr	r1, [r2, #4]
    4b5c:	2380      	movs	r3, #128	; 0x80
    4b5e:	025b      	lsls	r3, r3, #9
    4b60:	430b      	orrs	r3, r1
    4b62:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    4b64:	4b04      	ldr	r3, [pc, #16]	; (4b78 <system_gclk_gen_enable+0x40>)
    4b66:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4b68:	bd10      	pop	{r4, pc}
    4b6a:	46c0      	nop			; (mov r8, r8)
    4b6c:	40000c00 	.word	0x40000c00
    4b70:	0000325d 	.word	0x0000325d
    4b74:	40000c04 	.word	0x40000c04
    4b78:	0000329d 	.word	0x0000329d

00004b7c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    4b7c:	b570      	push	{r4, r5, r6, lr}
    4b7e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4b80:	4a1a      	ldr	r2, [pc, #104]	; (4bec <system_gclk_gen_get_hz+0x70>)
    4b82:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4b84:	b25b      	sxtb	r3, r3
    4b86:	2b00      	cmp	r3, #0
    4b88:	dbfb      	blt.n	4b82 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    4b8a:	4b19      	ldr	r3, [pc, #100]	; (4bf0 <system_gclk_gen_get_hz+0x74>)
    4b8c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    4b8e:	4b19      	ldr	r3, [pc, #100]	; (4bf4 <system_gclk_gen_get_hz+0x78>)
    4b90:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4b92:	4a16      	ldr	r2, [pc, #88]	; (4bec <system_gclk_gen_get_hz+0x70>)
    4b94:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4b96:	b25b      	sxtb	r3, r3
    4b98:	2b00      	cmp	r3, #0
    4b9a:	dbfb      	blt.n	4b94 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    4b9c:	4e13      	ldr	r6, [pc, #76]	; (4bec <system_gclk_gen_get_hz+0x70>)
    4b9e:	6870      	ldr	r0, [r6, #4]
    4ba0:	04c0      	lsls	r0, r0, #19
    4ba2:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    4ba4:	4b14      	ldr	r3, [pc, #80]	; (4bf8 <system_gclk_gen_get_hz+0x7c>)
    4ba6:	4798      	blx	r3
    4ba8:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    4baa:	4b12      	ldr	r3, [pc, #72]	; (4bf4 <system_gclk_gen_get_hz+0x78>)
    4bac:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    4bae:	6876      	ldr	r6, [r6, #4]
    4bb0:	02f6      	lsls	r6, r6, #11
    4bb2:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    4bb4:	4b11      	ldr	r3, [pc, #68]	; (4bfc <system_gclk_gen_get_hz+0x80>)
    4bb6:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4bb8:	4a0c      	ldr	r2, [pc, #48]	; (4bec <system_gclk_gen_get_hz+0x70>)
    4bba:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    4bbc:	b25b      	sxtb	r3, r3
    4bbe:	2b00      	cmp	r3, #0
    4bc0:	dbfb      	blt.n	4bba <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    4bc2:	4b0a      	ldr	r3, [pc, #40]	; (4bec <system_gclk_gen_get_hz+0x70>)
    4bc4:	689c      	ldr	r4, [r3, #8]
    4bc6:	0224      	lsls	r4, r4, #8
    4bc8:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    4bca:	4b0d      	ldr	r3, [pc, #52]	; (4c00 <system_gclk_gen_get_hz+0x84>)
    4bcc:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    4bce:	2e00      	cmp	r6, #0
    4bd0:	d107      	bne.n	4be2 <system_gclk_gen_get_hz+0x66>
    4bd2:	2c01      	cmp	r4, #1
    4bd4:	d907      	bls.n	4be6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    4bd6:	0021      	movs	r1, r4
    4bd8:	0028      	movs	r0, r5
    4bda:	4b0a      	ldr	r3, [pc, #40]	; (4c04 <system_gclk_gen_get_hz+0x88>)
    4bdc:	4798      	blx	r3
    4bde:	0005      	movs	r5, r0
    4be0:	e001      	b.n	4be6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    4be2:	3401      	adds	r4, #1
    4be4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    4be6:	0028      	movs	r0, r5
    4be8:	bd70      	pop	{r4, r5, r6, pc}
    4bea:	46c0      	nop			; (mov r8, r8)
    4bec:	40000c00 	.word	0x40000c00
    4bf0:	0000325d 	.word	0x0000325d
    4bf4:	40000c04 	.word	0x40000c04
    4bf8:	00004661 	.word	0x00004661
    4bfc:	40000c08 	.word	0x40000c08
    4c00:	0000329d 	.word	0x0000329d
    4c04:	0000c45d 	.word	0x0000c45d

00004c08 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    4c08:	b510      	push	{r4, lr}
    4c0a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4c0c:	4b06      	ldr	r3, [pc, #24]	; (4c28 <system_gclk_chan_enable+0x20>)
    4c0e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4c10:	4b06      	ldr	r3, [pc, #24]	; (4c2c <system_gclk_chan_enable+0x24>)
    4c12:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    4c14:	4a06      	ldr	r2, [pc, #24]	; (4c30 <system_gclk_chan_enable+0x28>)
    4c16:	8853      	ldrh	r3, [r2, #2]
    4c18:	2180      	movs	r1, #128	; 0x80
    4c1a:	01c9      	lsls	r1, r1, #7
    4c1c:	430b      	orrs	r3, r1
    4c1e:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    4c20:	4b04      	ldr	r3, [pc, #16]	; (4c34 <system_gclk_chan_enable+0x2c>)
    4c22:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4c24:	bd10      	pop	{r4, pc}
    4c26:	46c0      	nop			; (mov r8, r8)
    4c28:	0000325d 	.word	0x0000325d
    4c2c:	40000c02 	.word	0x40000c02
    4c30:	40000c00 	.word	0x40000c00
    4c34:	0000329d 	.word	0x0000329d

00004c38 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    4c38:	b510      	push	{r4, lr}
    4c3a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4c3c:	4b0f      	ldr	r3, [pc, #60]	; (4c7c <system_gclk_chan_disable+0x44>)
    4c3e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4c40:	4b0f      	ldr	r3, [pc, #60]	; (4c80 <system_gclk_chan_disable+0x48>)
    4c42:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    4c44:	4a0f      	ldr	r2, [pc, #60]	; (4c84 <system_gclk_chan_disable+0x4c>)
    4c46:	8853      	ldrh	r3, [r2, #2]
    4c48:	051b      	lsls	r3, r3, #20
    4c4a:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    4c4c:	8853      	ldrh	r3, [r2, #2]
    4c4e:	490e      	ldr	r1, [pc, #56]	; (4c88 <system_gclk_chan_disable+0x50>)
    4c50:	400b      	ands	r3, r1
    4c52:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    4c54:	8853      	ldrh	r3, [r2, #2]
    4c56:	490d      	ldr	r1, [pc, #52]	; (4c8c <system_gclk_chan_disable+0x54>)
    4c58:	400b      	ands	r3, r1
    4c5a:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    4c5c:	0011      	movs	r1, r2
    4c5e:	2280      	movs	r2, #128	; 0x80
    4c60:	01d2      	lsls	r2, r2, #7
    4c62:	884b      	ldrh	r3, [r1, #2]
    4c64:	4213      	tst	r3, r2
    4c66:	d1fc      	bne.n	4c62 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    4c68:	4906      	ldr	r1, [pc, #24]	; (4c84 <system_gclk_chan_disable+0x4c>)
    4c6a:	884a      	ldrh	r2, [r1, #2]
    4c6c:	0203      	lsls	r3, r0, #8
    4c6e:	4806      	ldr	r0, [pc, #24]	; (4c88 <system_gclk_chan_disable+0x50>)
    4c70:	4002      	ands	r2, r0
    4c72:	4313      	orrs	r3, r2
    4c74:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    4c76:	4b06      	ldr	r3, [pc, #24]	; (4c90 <system_gclk_chan_disable+0x58>)
    4c78:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4c7a:	bd10      	pop	{r4, pc}
    4c7c:	0000325d 	.word	0x0000325d
    4c80:	40000c02 	.word	0x40000c02
    4c84:	40000c00 	.word	0x40000c00
    4c88:	fffff0ff 	.word	0xfffff0ff
    4c8c:	ffffbfff 	.word	0xffffbfff
    4c90:	0000329d 	.word	0x0000329d

00004c94 <system_gclk_chan_set_config>:
{
    4c94:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    4c96:	780c      	ldrb	r4, [r1, #0]
    4c98:	0224      	lsls	r4, r4, #8
    4c9a:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    4c9c:	4b02      	ldr	r3, [pc, #8]	; (4ca8 <system_gclk_chan_set_config+0x14>)
    4c9e:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    4ca0:	b2a4      	uxth	r4, r4
    4ca2:	4b02      	ldr	r3, [pc, #8]	; (4cac <system_gclk_chan_set_config+0x18>)
    4ca4:	805c      	strh	r4, [r3, #2]
}
    4ca6:	bd10      	pop	{r4, pc}
    4ca8:	00004c39 	.word	0x00004c39
    4cac:	40000c00 	.word	0x40000c00

00004cb0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    4cb0:	b510      	push	{r4, lr}
    4cb2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    4cb4:	4b06      	ldr	r3, [pc, #24]	; (4cd0 <system_gclk_chan_get_hz+0x20>)
    4cb6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4cb8:	4b06      	ldr	r3, [pc, #24]	; (4cd4 <system_gclk_chan_get_hz+0x24>)
    4cba:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    4cbc:	4b06      	ldr	r3, [pc, #24]	; (4cd8 <system_gclk_chan_get_hz+0x28>)
    4cbe:	885c      	ldrh	r4, [r3, #2]
    4cc0:	0524      	lsls	r4, r4, #20
    4cc2:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    4cc4:	4b05      	ldr	r3, [pc, #20]	; (4cdc <system_gclk_chan_get_hz+0x2c>)
    4cc6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    4cc8:	0020      	movs	r0, r4
    4cca:	4b05      	ldr	r3, [pc, #20]	; (4ce0 <system_gclk_chan_get_hz+0x30>)
    4ccc:	4798      	blx	r3
}
    4cce:	bd10      	pop	{r4, pc}
    4cd0:	0000325d 	.word	0x0000325d
    4cd4:	40000c02 	.word	0x40000c02
    4cd8:	40000c00 	.word	0x40000c00
    4cdc:	0000329d 	.word	0x0000329d
    4ce0:	00004b7d 	.word	0x00004b7d

00004ce4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    4ce4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    4ce6:	78d3      	ldrb	r3, [r2, #3]
    4ce8:	2b00      	cmp	r3, #0
    4cea:	d135      	bne.n	4d58 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    4cec:	7813      	ldrb	r3, [r2, #0]
    4cee:	2b80      	cmp	r3, #128	; 0x80
    4cf0:	d029      	beq.n	4d46 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    4cf2:	061b      	lsls	r3, r3, #24
    4cf4:	2480      	movs	r4, #128	; 0x80
    4cf6:	0264      	lsls	r4, r4, #9
    4cf8:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    4cfa:	7854      	ldrb	r4, [r2, #1]
    4cfc:	2502      	movs	r5, #2
    4cfe:	43ac      	bics	r4, r5
    4d00:	d106      	bne.n	4d10 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    4d02:	7894      	ldrb	r4, [r2, #2]
    4d04:	2c00      	cmp	r4, #0
    4d06:	d120      	bne.n	4d4a <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    4d08:	2480      	movs	r4, #128	; 0x80
    4d0a:	02a4      	lsls	r4, r4, #10
    4d0c:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    4d0e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4d10:	7854      	ldrb	r4, [r2, #1]
    4d12:	3c01      	subs	r4, #1
    4d14:	2c01      	cmp	r4, #1
    4d16:	d91c      	bls.n	4d52 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    4d18:	040d      	lsls	r5, r1, #16
    4d1a:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    4d1c:	24a0      	movs	r4, #160	; 0xa0
    4d1e:	05e4      	lsls	r4, r4, #23
    4d20:	432c      	orrs	r4, r5
    4d22:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4d24:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    4d26:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    4d28:	24d0      	movs	r4, #208	; 0xd0
    4d2a:	0624      	lsls	r4, r4, #24
    4d2c:	432c      	orrs	r4, r5
    4d2e:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4d30:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    4d32:	78d4      	ldrb	r4, [r2, #3]
    4d34:	2c00      	cmp	r4, #0
    4d36:	d122      	bne.n	4d7e <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    4d38:	035b      	lsls	r3, r3, #13
    4d3a:	d51c      	bpl.n	4d76 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    4d3c:	7893      	ldrb	r3, [r2, #2]
    4d3e:	2b01      	cmp	r3, #1
    4d40:	d01e      	beq.n	4d80 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    4d42:	6141      	str	r1, [r0, #20]
    4d44:	e017      	b.n	4d76 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    4d46:	2300      	movs	r3, #0
    4d48:	e7d7      	b.n	4cfa <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    4d4a:	24c0      	movs	r4, #192	; 0xc0
    4d4c:	02e4      	lsls	r4, r4, #11
    4d4e:	4323      	orrs	r3, r4
    4d50:	e7dd      	b.n	4d0e <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    4d52:	4c0d      	ldr	r4, [pc, #52]	; (4d88 <_system_pinmux_config+0xa4>)
    4d54:	4023      	ands	r3, r4
    4d56:	e7df      	b.n	4d18 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    4d58:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    4d5a:	040c      	lsls	r4, r1, #16
    4d5c:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    4d5e:	23a0      	movs	r3, #160	; 0xa0
    4d60:	05db      	lsls	r3, r3, #23
    4d62:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4d64:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    4d66:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    4d68:	23d0      	movs	r3, #208	; 0xd0
    4d6a:	061b      	lsls	r3, r3, #24
    4d6c:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4d6e:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    4d70:	78d3      	ldrb	r3, [r2, #3]
    4d72:	2b00      	cmp	r3, #0
    4d74:	d103      	bne.n	4d7e <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4d76:	7853      	ldrb	r3, [r2, #1]
    4d78:	3b01      	subs	r3, #1
    4d7a:	2b01      	cmp	r3, #1
    4d7c:	d902      	bls.n	4d84 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    4d7e:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    4d80:	6181      	str	r1, [r0, #24]
    4d82:	e7f8      	b.n	4d76 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    4d84:	6081      	str	r1, [r0, #8]
}
    4d86:	e7fa      	b.n	4d7e <_system_pinmux_config+0x9a>
    4d88:	fffbffff 	.word	0xfffbffff

00004d8c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    4d8c:	b510      	push	{r4, lr}
    4d8e:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    4d90:	09c1      	lsrs	r1, r0, #7
		return NULL;
    4d92:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    4d94:	2900      	cmp	r1, #0
    4d96:	d104      	bne.n	4da2 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    4d98:	0943      	lsrs	r3, r0, #5
    4d9a:	01db      	lsls	r3, r3, #7
    4d9c:	4905      	ldr	r1, [pc, #20]	; (4db4 <system_pinmux_pin_set_config+0x28>)
    4d9e:	468c      	mov	ip, r1
    4da0:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    4da2:	241f      	movs	r4, #31
    4da4:	4020      	ands	r0, r4
    4da6:	2101      	movs	r1, #1
    4da8:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    4daa:	0018      	movs	r0, r3
    4dac:	4b02      	ldr	r3, [pc, #8]	; (4db8 <system_pinmux_pin_set_config+0x2c>)
    4dae:	4798      	blx	r3
}
    4db0:	bd10      	pop	{r4, pc}
    4db2:	46c0      	nop			; (mov r8, r8)
    4db4:	41004400 	.word	0x41004400
    4db8:	00004ce5 	.word	0x00004ce5

00004dbc <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    4dbc:	4770      	bx	lr
	...

00004dc0 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    4dc0:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    4dc2:	4b05      	ldr	r3, [pc, #20]	; (4dd8 <system_init+0x18>)
    4dc4:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    4dc6:	4b05      	ldr	r3, [pc, #20]	; (4ddc <system_init+0x1c>)
    4dc8:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    4dca:	4b05      	ldr	r3, [pc, #20]	; (4de0 <system_init+0x20>)
    4dcc:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    4dce:	4b05      	ldr	r3, [pc, #20]	; (4de4 <system_init+0x24>)
    4dd0:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    4dd2:	4b05      	ldr	r3, [pc, #20]	; (4de8 <system_init+0x28>)
    4dd4:	4798      	blx	r3
}
    4dd6:	bd10      	pop	{r4, pc}
    4dd8:	000048d5 	.word	0x000048d5
    4ddc:	000032cd 	.word	0x000032cd
    4de0:	00004dbd 	.word	0x00004dbd
    4de4:	00003479 	.word	0x00003479
    4de8:	00004dbd 	.word	0x00004dbd

00004dec <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    4dec:	1c93      	adds	r3, r2, #2
    4dee:	009b      	lsls	r3, r3, #2
    4df0:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    4df2:	2a02      	cmp	r2, #2
    4df4:	d009      	beq.n	4e0a <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    4df6:	2a03      	cmp	r2, #3
    4df8:	d00c      	beq.n	4e14 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    4dfa:	2301      	movs	r3, #1
    4dfc:	4093      	lsls	r3, r2
    4dfe:	001a      	movs	r2, r3
    4e00:	7e03      	ldrb	r3, [r0, #24]
    4e02:	4313      	orrs	r3, r2
    4e04:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    4e06:	2000      	movs	r0, #0
    4e08:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    4e0a:	7e03      	ldrb	r3, [r0, #24]
    4e0c:	2210      	movs	r2, #16
    4e0e:	4313      	orrs	r3, r2
    4e10:	7603      	strb	r3, [r0, #24]
    4e12:	e7f8      	b.n	4e06 <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    4e14:	7e03      	ldrb	r3, [r0, #24]
    4e16:	2220      	movs	r2, #32
    4e18:	4313      	orrs	r3, r2
    4e1a:	7603      	strb	r3, [r0, #24]
    4e1c:	e7f3      	b.n	4e06 <tc_register_callback+0x1a>
	...

00004e20 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    4e20:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    4e22:	0080      	lsls	r0, r0, #2
    4e24:	4b16      	ldr	r3, [pc, #88]	; (4e80 <_tc_interrupt_handler+0x60>)
    4e26:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    4e28:	6823      	ldr	r3, [r4, #0]
    4e2a:	7b9d      	ldrb	r5, [r3, #14]
    4e2c:	7e22      	ldrb	r2, [r4, #24]
    4e2e:	7e63      	ldrb	r3, [r4, #25]
    4e30:	4013      	ands	r3, r2
    4e32:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    4e34:	07eb      	lsls	r3, r5, #31
    4e36:	d406      	bmi.n	4e46 <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    4e38:	07ab      	lsls	r3, r5, #30
    4e3a:	d40b      	bmi.n	4e54 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    4e3c:	06eb      	lsls	r3, r5, #27
    4e3e:	d410      	bmi.n	4e62 <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    4e40:	06ab      	lsls	r3, r5, #26
    4e42:	d415      	bmi.n	4e70 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    4e44:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    4e46:	0020      	movs	r0, r4
    4e48:	68a3      	ldr	r3, [r4, #8]
    4e4a:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    4e4c:	2301      	movs	r3, #1
    4e4e:	6822      	ldr	r2, [r4, #0]
    4e50:	7393      	strb	r3, [r2, #14]
    4e52:	e7f1      	b.n	4e38 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    4e54:	0020      	movs	r0, r4
    4e56:	68e3      	ldr	r3, [r4, #12]
    4e58:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    4e5a:	2302      	movs	r3, #2
    4e5c:	6822      	ldr	r2, [r4, #0]
    4e5e:	7393      	strb	r3, [r2, #14]
    4e60:	e7ec      	b.n	4e3c <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    4e62:	0020      	movs	r0, r4
    4e64:	6923      	ldr	r3, [r4, #16]
    4e66:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    4e68:	2310      	movs	r3, #16
    4e6a:	6822      	ldr	r2, [r4, #0]
    4e6c:	7393      	strb	r3, [r2, #14]
    4e6e:	e7e7      	b.n	4e40 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    4e70:	0020      	movs	r0, r4
    4e72:	6963      	ldr	r3, [r4, #20]
    4e74:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    4e76:	6823      	ldr	r3, [r4, #0]
    4e78:	2220      	movs	r2, #32
    4e7a:	739a      	strb	r2, [r3, #14]
}
    4e7c:	e7e2      	b.n	4e44 <_tc_interrupt_handler+0x24>
    4e7e:	46c0      	nop			; (mov r8, r8)
    4e80:	20000b3c 	.word	0x20000b3c

00004e84 <TC3_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    4e84:	b510      	push	{r4, lr}
    4e86:	2000      	movs	r0, #0
    4e88:	4b01      	ldr	r3, [pc, #4]	; (4e90 <TC3_Handler+0xc>)
    4e8a:	4798      	blx	r3
    4e8c:	bd10      	pop	{r4, pc}
    4e8e:	46c0      	nop			; (mov r8, r8)
    4e90:	00004e21 	.word	0x00004e21

00004e94 <TC4_Handler>:
    4e94:	b510      	push	{r4, lr}
    4e96:	2001      	movs	r0, #1
    4e98:	4b01      	ldr	r3, [pc, #4]	; (4ea0 <TC4_Handler+0xc>)
    4e9a:	4798      	blx	r3
    4e9c:	bd10      	pop	{r4, pc}
    4e9e:	46c0      	nop			; (mov r8, r8)
    4ea0:	00004e21 	.word	0x00004e21

00004ea4 <TC5_Handler>:
    4ea4:	b510      	push	{r4, lr}
    4ea6:	2002      	movs	r0, #2
    4ea8:	4b01      	ldr	r3, [pc, #4]	; (4eb0 <TC5_Handler+0xc>)
    4eaa:	4798      	blx	r3
    4eac:	bd10      	pop	{r4, pc}
    4eae:	46c0      	nop			; (mov r8, r8)
    4eb0:	00004e21 	.word	0x00004e21

00004eb4 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    4eb4:	b530      	push	{r4, r5, lr}
    4eb6:	b085      	sub	sp, #20
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    4eb8:	aa01      	add	r2, sp, #4
    4eba:	4b0b      	ldr	r3, [pc, #44]	; (4ee8 <_tc_get_inst_index+0x34>)
    4ebc:	cb32      	ldmia	r3!, {r1, r4, r5}
    4ebe:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    4ec0:	9b01      	ldr	r3, [sp, #4]
    4ec2:	4298      	cmp	r0, r3
    4ec4:	d00d      	beq.n	4ee2 <_tc_get_inst_index+0x2e>
    4ec6:	9b02      	ldr	r3, [sp, #8]
    4ec8:	4298      	cmp	r0, r3
    4eca:	d008      	beq.n	4ede <_tc_get_inst_index+0x2a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    4ecc:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    4ece:	9a03      	ldr	r2, [sp, #12]
    4ed0:	4282      	cmp	r2, r0
    4ed2:	d002      	beq.n	4eda <_tc_get_inst_index+0x26>
}
    4ed4:	0018      	movs	r0, r3
    4ed6:	b005      	add	sp, #20
    4ed8:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    4eda:	3302      	adds	r3, #2
    4edc:	e002      	b.n	4ee4 <_tc_get_inst_index+0x30>
    4ede:	2301      	movs	r3, #1
    4ee0:	e000      	b.n	4ee4 <_tc_get_inst_index+0x30>
    4ee2:	2300      	movs	r3, #0
			return i;
    4ee4:	b2db      	uxtb	r3, r3
    4ee6:	e7f5      	b.n	4ed4 <_tc_get_inst_index+0x20>
    4ee8:	0000eae8 	.word	0x0000eae8

00004eec <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    4eec:	b5f0      	push	{r4, r5, r6, r7, lr}
    4eee:	b087      	sub	sp, #28
    4ef0:	0004      	movs	r4, r0
    4ef2:	000d      	movs	r5, r1
    4ef4:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    4ef6:	0008      	movs	r0, r1
    4ef8:	4b85      	ldr	r3, [pc, #532]	; (5110 <tc_init+0x224>)
    4efa:	4798      	blx	r3
    4efc:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    4efe:	ab05      	add	r3, sp, #20
    4f00:	221b      	movs	r2, #27
    4f02:	701a      	strb	r2, [r3, #0]
    4f04:	3201      	adds	r2, #1
    4f06:	705a      	strb	r2, [r3, #1]
    4f08:	709a      	strb	r2, [r3, #2]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    4f0a:	ab03      	add	r3, sp, #12
    4f0c:	2280      	movs	r2, #128	; 0x80
    4f0e:	0112      	lsls	r2, r2, #4
    4f10:	801a      	strh	r2, [r3, #0]
    4f12:	2280      	movs	r2, #128	; 0x80
    4f14:	0152      	lsls	r2, r2, #5
    4f16:	805a      	strh	r2, [r3, #2]
    4f18:	2280      	movs	r2, #128	; 0x80
    4f1a:	0192      	lsls	r2, r2, #6
    4f1c:	809a      	strh	r2, [r3, #4]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    4f1e:	2300      	movs	r3, #0
    4f20:	60a3      	str	r3, [r4, #8]
    4f22:	60e3      	str	r3, [r4, #12]
    4f24:	6123      	str	r3, [r4, #16]
    4f26:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    4f28:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    4f2a:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    4f2c:	0082      	lsls	r2, r0, #2
    4f2e:	4b79      	ldr	r3, [pc, #484]	; (5114 <tc_init+0x228>)
    4f30:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    4f32:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    4f34:	78b3      	ldrb	r3, [r6, #2]
    4f36:	2b08      	cmp	r3, #8
    4f38:	d006      	beq.n	4f48 <tc_init+0x5c>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    4f3a:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    4f3c:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    4f3e:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    4f40:	07db      	lsls	r3, r3, #31
    4f42:	d505      	bpl.n	4f50 <tc_init+0x64>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    4f44:	b007      	add	sp, #28
    4f46:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    4f48:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    4f4a:	07fa      	lsls	r2, r7, #31
    4f4c:	d5fa      	bpl.n	4f44 <tc_init+0x58>
    4f4e:	e7f4      	b.n	4f3a <tc_init+0x4e>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    4f50:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    4f52:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    4f54:	06db      	lsls	r3, r3, #27
    4f56:	d4f5      	bmi.n	4f44 <tc_init+0x58>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    4f58:	882b      	ldrh	r3, [r5, #0]
    4f5a:	079b      	lsls	r3, r3, #30
    4f5c:	d4f2      	bmi.n	4f44 <tc_init+0x58>
	if (config->pwm_channel[0].enabled) {
    4f5e:	7c33      	ldrb	r3, [r6, #16]
    4f60:	2b00      	cmp	r3, #0
    4f62:	d179      	bne.n	5058 <tc_init+0x16c>
	if (config->pwm_channel[1].enabled) {
    4f64:	7f33      	ldrb	r3, [r6, #28]
    4f66:	2b00      	cmp	r3, #0
    4f68:	d000      	beq.n	4f6c <tc_init+0x80>
    4f6a:	e081      	b.n	5070 <tc_init+0x184>
			PM->APBCMASK.reg |= mask;
    4f6c:	496a      	ldr	r1, [pc, #424]	; (5118 <tc_init+0x22c>)
    4f6e:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    4f70:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    4f72:	ab03      	add	r3, sp, #12
    4f74:	5ad3      	ldrh	r3, [r2, r3]
    4f76:	4303      	orrs	r3, r0
    4f78:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    4f7a:	78b3      	ldrb	r3, [r6, #2]
    4f7c:	2b08      	cmp	r3, #8
    4f7e:	d100      	bne.n	4f82 <tc_init+0x96>
    4f80:	e086      	b.n	5090 <tc_init+0x1a4>
	gclk_chan_config.source_generator = config->clock_source;
    4f82:	a901      	add	r1, sp, #4
    4f84:	7833      	ldrb	r3, [r6, #0]
    4f86:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    4f88:	ab05      	add	r3, sp, #20
    4f8a:	5ddf      	ldrb	r7, [r3, r7]
    4f8c:	0038      	movs	r0, r7
    4f8e:	4b63      	ldr	r3, [pc, #396]	; (511c <tc_init+0x230>)
    4f90:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    4f92:	0038      	movs	r0, r7
    4f94:	4b62      	ldr	r3, [pc, #392]	; (5120 <tc_init+0x234>)
    4f96:	4798      	blx	r3
	ctrla_tmp =
    4f98:	8931      	ldrh	r1, [r6, #8]
    4f9a:	88b3      	ldrh	r3, [r6, #4]
    4f9c:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    4f9e:	78b1      	ldrb	r1, [r6, #2]
    4fa0:	79b2      	ldrb	r2, [r6, #6]
    4fa2:	4311      	orrs	r1, r2
	ctrla_tmp =
    4fa4:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    4fa6:	7873      	ldrb	r3, [r6, #1]
    4fa8:	2b00      	cmp	r3, #0
    4faa:	d002      	beq.n	4fb2 <tc_init+0xc6>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    4fac:	2380      	movs	r3, #128	; 0x80
    4fae:	011b      	lsls	r3, r3, #4
    4fb0:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4fb2:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4fb4:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    4fb6:	b25b      	sxtb	r3, r3
    4fb8:	2b00      	cmp	r3, #0
    4fba:	dbfb      	blt.n	4fb4 <tc_init+0xc8>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    4fbc:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    4fbe:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    4fc0:	1e4b      	subs	r3, r1, #1
    4fc2:	4199      	sbcs	r1, r3
    4fc4:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    4fc6:	7bb3      	ldrb	r3, [r6, #14]
    4fc8:	2b00      	cmp	r3, #0
    4fca:	d001      	beq.n	4fd0 <tc_init+0xe4>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    4fcc:	2301      	movs	r3, #1
    4fce:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4fd0:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4fd2:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    4fd4:	b25b      	sxtb	r3, r3
    4fd6:	2b00      	cmp	r3, #0
    4fd8:	dbfb      	blt.n	4fd2 <tc_init+0xe6>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    4fda:	23ff      	movs	r3, #255	; 0xff
    4fdc:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    4fde:	2900      	cmp	r1, #0
    4fe0:	d005      	beq.n	4fee <tc_init+0x102>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4fe2:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    4fe4:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    4fe6:	b25b      	sxtb	r3, r3
    4fe8:	2b00      	cmp	r3, #0
    4fea:	dbfb      	blt.n	4fe4 <tc_init+0xf8>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    4fec:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    4fee:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    4ff0:	7af3      	ldrb	r3, [r6, #11]
    4ff2:	2b00      	cmp	r3, #0
    4ff4:	d001      	beq.n	4ffa <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    4ff6:	2310      	movs	r3, #16
    4ff8:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    4ffa:	7b33      	ldrb	r3, [r6, #12]
    4ffc:	2b00      	cmp	r3, #0
    4ffe:	d001      	beq.n	5004 <tc_init+0x118>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    5000:	2320      	movs	r3, #32
    5002:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5004:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5006:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    5008:	b25b      	sxtb	r3, r3
    500a:	2b00      	cmp	r3, #0
    500c:	dbfb      	blt.n	5006 <tc_init+0x11a>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    500e:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5010:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5012:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    5014:	b25b      	sxtb	r3, r3
    5016:	2b00      	cmp	r3, #0
    5018:	dbfb      	blt.n	5012 <tc_init+0x126>
	switch (module_inst->counter_size) {
    501a:	7923      	ldrb	r3, [r4, #4]
    501c:	2b04      	cmp	r3, #4
    501e:	d03f      	beq.n	50a0 <tc_init+0x1b4>
    5020:	2b08      	cmp	r3, #8
    5022:	d05e      	beq.n	50e2 <tc_init+0x1f6>
	return STATUS_ERR_INVALID_ARG;
    5024:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    5026:	2b00      	cmp	r3, #0
    5028:	d000      	beq.n	502c <tc_init+0x140>
    502a:	e78b      	b.n	4f44 <tc_init+0x58>
    502c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    502e:	b25b      	sxtb	r3, r3
    5030:	2b00      	cmp	r3, #0
    5032:	dbfb      	blt.n	502c <tc_init+0x140>
				= config->counter_16_bit.value;
    5034:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    5036:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5038:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    503a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    503c:	b25b      	sxtb	r3, r3
    503e:	2b00      	cmp	r3, #0
    5040:	dbfb      	blt.n	503a <tc_init+0x14e>
					config->counter_16_bit.compare_capture_channel[0];
    5042:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    5044:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    5046:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    5048:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    504a:	b25b      	sxtb	r3, r3
    504c:	2b00      	cmp	r3, #0
    504e:	dbfb      	blt.n	5048 <tc_init+0x15c>
					config->counter_16_bit.compare_capture_channel[1];
    5050:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    5052:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    5054:	2000      	movs	r0, #0
    5056:	e775      	b.n	4f44 <tc_init+0x58>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    5058:	a902      	add	r1, sp, #8
    505a:	2301      	movs	r3, #1
    505c:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    505e:	2200      	movs	r2, #0
    5060:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    5062:	7e32      	ldrb	r2, [r6, #24]
    5064:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    5066:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    5068:	7d30      	ldrb	r0, [r6, #20]
    506a:	4b2e      	ldr	r3, [pc, #184]	; (5124 <tc_init+0x238>)
    506c:	4798      	blx	r3
    506e:	e779      	b.n	4f64 <tc_init+0x78>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    5070:	a902      	add	r1, sp, #8
    5072:	2301      	movs	r3, #1
    5074:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    5076:	2200      	movs	r2, #0
    5078:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    507a:	3224      	adds	r2, #36	; 0x24
    507c:	18b2      	adds	r2, r6, r2
    507e:	7812      	ldrb	r2, [r2, #0]
    5080:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    5082:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    5084:	331f      	adds	r3, #31
    5086:	18f3      	adds	r3, r6, r3
    5088:	7818      	ldrb	r0, [r3, #0]
    508a:	4b26      	ldr	r3, [pc, #152]	; (5124 <tc_init+0x238>)
    508c:	4798      	blx	r3
    508e:	e76d      	b.n	4f6c <tc_init+0x80>
    5090:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    5092:	1c7a      	adds	r2, r7, #1
    5094:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    5096:	ab03      	add	r3, sp, #12
    5098:	5ad3      	ldrh	r3, [r2, r3]
    509a:	4303      	orrs	r3, r0
    509c:	620b      	str	r3, [r1, #32]
    509e:	e770      	b.n	4f82 <tc_init+0x96>
    50a0:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    50a2:	b25b      	sxtb	r3, r3
    50a4:	2b00      	cmp	r3, #0
    50a6:	dbfb      	blt.n	50a0 <tc_init+0x1b4>
					config->counter_8_bit.value;
    50a8:	2328      	movs	r3, #40	; 0x28
    50aa:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    50ac:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    50ae:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    50b0:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    50b2:	b25b      	sxtb	r3, r3
    50b4:	2b00      	cmp	r3, #0
    50b6:	dbfb      	blt.n	50b0 <tc_init+0x1c4>
					config->counter_8_bit.period;
    50b8:	2329      	movs	r3, #41	; 0x29
    50ba:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    50bc:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    50be:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    50c0:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    50c2:	b25b      	sxtb	r3, r3
    50c4:	2b00      	cmp	r3, #0
    50c6:	dbfb      	blt.n	50c0 <tc_init+0x1d4>
					config->counter_8_bit.compare_capture_channel[0];
    50c8:	232a      	movs	r3, #42	; 0x2a
    50ca:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    50cc:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    50ce:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    50d0:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    50d2:	b25b      	sxtb	r3, r3
    50d4:	2b00      	cmp	r3, #0
    50d6:	dbfb      	blt.n	50d0 <tc_init+0x1e4>
					config->counter_8_bit.compare_capture_channel[1];
    50d8:	232b      	movs	r3, #43	; 0x2b
    50da:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    50dc:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    50de:	2000      	movs	r0, #0
    50e0:	e730      	b.n	4f44 <tc_init+0x58>
    50e2:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    50e4:	b25b      	sxtb	r3, r3
    50e6:	2b00      	cmp	r3, #0
    50e8:	dbfb      	blt.n	50e2 <tc_init+0x1f6>
				= config->counter_32_bit.value;
    50ea:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    50ec:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    50ee:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    50f0:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    50f2:	b25b      	sxtb	r3, r3
    50f4:	2b00      	cmp	r3, #0
    50f6:	dbfb      	blt.n	50f0 <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    50f8:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    50fa:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    50fc:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    50fe:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    5100:	b25b      	sxtb	r3, r3
    5102:	2b00      	cmp	r3, #0
    5104:	dbfb      	blt.n	50fe <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    5106:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    5108:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    510a:	2000      	movs	r0, #0
    510c:	e71a      	b.n	4f44 <tc_init+0x58>
    510e:	46c0      	nop			; (mov r8, r8)
    5110:	00004eb5 	.word	0x00004eb5
    5114:	20000b3c 	.word	0x20000b3c
    5118:	40000400 	.word	0x40000400
    511c:	00004c95 	.word	0x00004c95
    5120:	00004c09 	.word	0x00004c09
    5124:	00004d8d 	.word	0x00004d8d

00005128 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    5128:	6802      	ldr	r2, [r0, #0]
    512a:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    512c:	b25b      	sxtb	r3, r3
    512e:	2b00      	cmp	r3, #0
    5130:	dbfb      	blt.n	512a <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    5132:	7903      	ldrb	r3, [r0, #4]
    5134:	2b04      	cmp	r3, #4
    5136:	d005      	beq.n	5144 <tc_get_count_value+0x1c>
    5138:	2b08      	cmp	r3, #8
    513a:	d009      	beq.n	5150 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    513c:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    513e:	2b00      	cmp	r3, #0
    5140:	d003      	beq.n	514a <tc_get_count_value+0x22>
}
    5142:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    5144:	7c10      	ldrb	r0, [r2, #16]
    5146:	b2c0      	uxtb	r0, r0
    5148:	e7fb      	b.n	5142 <tc_get_count_value+0x1a>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    514a:	8a10      	ldrh	r0, [r2, #16]
    514c:	b280      	uxth	r0, r0
    514e:	e7f8      	b.n	5142 <tc_get_count_value+0x1a>
			return tc_module->COUNT32.COUNT.reg;
    5150:	6910      	ldr	r0, [r2, #16]
    5152:	e7f6      	b.n	5142 <tc_get_count_value+0x1a>

00005154 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    5154:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    5156:	6804      	ldr	r4, [r0, #0]
    5158:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    515a:	b25b      	sxtb	r3, r3
    515c:	2b00      	cmp	r3, #0
    515e:	dbfb      	blt.n	5158 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    5160:	7903      	ldrb	r3, [r0, #4]
    5162:	2b04      	cmp	r3, #4
    5164:	d005      	beq.n	5172 <tc_set_compare_value+0x1e>
    5166:	2b08      	cmp	r3, #8
    5168:	d014      	beq.n	5194 <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    516a:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    516c:	2b00      	cmp	r3, #0
    516e:	d008      	beq.n	5182 <tc_set_compare_value+0x2e>
}
    5170:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    5172:	2017      	movs	r0, #23
			if (channel_index <
    5174:	2901      	cmp	r1, #1
    5176:	d8fb      	bhi.n	5170 <tc_set_compare_value+0x1c>
						(uint8_t)compare;
    5178:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    517a:	1861      	adds	r1, r4, r1
    517c:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    517e:	2000      	movs	r0, #0
    5180:	e7f6      	b.n	5170 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    5182:	2017      	movs	r0, #23
			if (channel_index <
    5184:	2901      	cmp	r1, #1
    5186:	d8f3      	bhi.n	5170 <tc_set_compare_value+0x1c>
						(uint16_t)compare;
    5188:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    518a:	310c      	adds	r1, #12
    518c:	0049      	lsls	r1, r1, #1
    518e:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    5190:	2000      	movs	r0, #0
    5192:	e7ed      	b.n	5170 <tc_set_compare_value+0x1c>
	return STATUS_ERR_INVALID_ARG;
    5194:	2017      	movs	r0, #23
			if (channel_index <
    5196:	2901      	cmp	r1, #1
    5198:	d8ea      	bhi.n	5170 <tc_set_compare_value+0x1c>
				tc_module->COUNT32.CC[channel_index].reg =
    519a:	3106      	adds	r1, #6
    519c:	0089      	lsls	r1, r1, #2
    519e:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    51a0:	2000      	movs	r0, #0
    51a2:	e7e5      	b.n	5170 <tc_set_compare_value+0x1c>

000051a4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    51a4:	e7fe      	b.n	51a4 <Dummy_Handler>
	...

000051a8 <Reset_Handler>:
{
    51a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    51aa:	4a2a      	ldr	r2, [pc, #168]	; (5254 <Reset_Handler+0xac>)
    51ac:	4b2a      	ldr	r3, [pc, #168]	; (5258 <Reset_Handler+0xb0>)
    51ae:	429a      	cmp	r2, r3
    51b0:	d011      	beq.n	51d6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    51b2:	001a      	movs	r2, r3
    51b4:	4b29      	ldr	r3, [pc, #164]	; (525c <Reset_Handler+0xb4>)
    51b6:	429a      	cmp	r2, r3
    51b8:	d20d      	bcs.n	51d6 <Reset_Handler+0x2e>
    51ba:	4a29      	ldr	r2, [pc, #164]	; (5260 <Reset_Handler+0xb8>)
    51bc:	3303      	adds	r3, #3
    51be:	1a9b      	subs	r3, r3, r2
    51c0:	089b      	lsrs	r3, r3, #2
    51c2:	3301      	adds	r3, #1
    51c4:	009b      	lsls	r3, r3, #2
    51c6:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    51c8:	4823      	ldr	r0, [pc, #140]	; (5258 <Reset_Handler+0xb0>)
    51ca:	4922      	ldr	r1, [pc, #136]	; (5254 <Reset_Handler+0xac>)
    51cc:	588c      	ldr	r4, [r1, r2]
    51ce:	5084      	str	r4, [r0, r2]
    51d0:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    51d2:	429a      	cmp	r2, r3
    51d4:	d1fa      	bne.n	51cc <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    51d6:	4a23      	ldr	r2, [pc, #140]	; (5264 <Reset_Handler+0xbc>)
    51d8:	4b23      	ldr	r3, [pc, #140]	; (5268 <Reset_Handler+0xc0>)
    51da:	429a      	cmp	r2, r3
    51dc:	d20a      	bcs.n	51f4 <Reset_Handler+0x4c>
    51de:	43d3      	mvns	r3, r2
    51e0:	4921      	ldr	r1, [pc, #132]	; (5268 <Reset_Handler+0xc0>)
    51e2:	185b      	adds	r3, r3, r1
    51e4:	2103      	movs	r1, #3
    51e6:	438b      	bics	r3, r1
    51e8:	3304      	adds	r3, #4
    51ea:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    51ec:	2100      	movs	r1, #0
    51ee:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    51f0:	4293      	cmp	r3, r2
    51f2:	d1fc      	bne.n	51ee <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    51f4:	4a1d      	ldr	r2, [pc, #116]	; (526c <Reset_Handler+0xc4>)
    51f6:	21ff      	movs	r1, #255	; 0xff
    51f8:	4b1d      	ldr	r3, [pc, #116]	; (5270 <Reset_Handler+0xc8>)
    51fa:	438b      	bics	r3, r1
    51fc:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    51fe:	39fd      	subs	r1, #253	; 0xfd
    5200:	2390      	movs	r3, #144	; 0x90
    5202:	005b      	lsls	r3, r3, #1
    5204:	4a1b      	ldr	r2, [pc, #108]	; (5274 <Reset_Handler+0xcc>)
    5206:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    5208:	4a1b      	ldr	r2, [pc, #108]	; (5278 <Reset_Handler+0xd0>)
    520a:	78d3      	ldrb	r3, [r2, #3]
    520c:	2503      	movs	r5, #3
    520e:	43ab      	bics	r3, r5
    5210:	2402      	movs	r4, #2
    5212:	4323      	orrs	r3, r4
    5214:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    5216:	78d3      	ldrb	r3, [r2, #3]
    5218:	270c      	movs	r7, #12
    521a:	43bb      	bics	r3, r7
    521c:	2608      	movs	r6, #8
    521e:	4333      	orrs	r3, r6
    5220:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    5222:	4b16      	ldr	r3, [pc, #88]	; (527c <Reset_Handler+0xd4>)
    5224:	7b98      	ldrb	r0, [r3, #14]
    5226:	2230      	movs	r2, #48	; 0x30
    5228:	4390      	bics	r0, r2
    522a:	2220      	movs	r2, #32
    522c:	4310      	orrs	r0, r2
    522e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    5230:	7b99      	ldrb	r1, [r3, #14]
    5232:	43b9      	bics	r1, r7
    5234:	4331      	orrs	r1, r6
    5236:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    5238:	7b9a      	ldrb	r2, [r3, #14]
    523a:	43aa      	bics	r2, r5
    523c:	4322      	orrs	r2, r4
    523e:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    5240:	4a0f      	ldr	r2, [pc, #60]	; (5280 <Reset_Handler+0xd8>)
    5242:	6853      	ldr	r3, [r2, #4]
    5244:	2180      	movs	r1, #128	; 0x80
    5246:	430b      	orrs	r3, r1
    5248:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    524a:	4b0e      	ldr	r3, [pc, #56]	; (5284 <Reset_Handler+0xdc>)
    524c:	4798      	blx	r3
        main();
    524e:	4b0e      	ldr	r3, [pc, #56]	; (5288 <Reset_Handler+0xe0>)
    5250:	4798      	blx	r3
    5252:	e7fe      	b.n	5252 <Reset_Handler+0xaa>
    5254:	0000ec34 	.word	0x0000ec34
    5258:	20000000 	.word	0x20000000
    525c:	2000011c 	.word	0x2000011c
    5260:	20000004 	.word	0x20000004
    5264:	20000120 	.word	0x20000120
    5268:	200037bc 	.word	0x200037bc
    526c:	e000ed00 	.word	0xe000ed00
    5270:	00000000 	.word	0x00000000
    5274:	41007000 	.word	0x41007000
    5278:	41005000 	.word	0x41005000
    527c:	41004800 	.word	0x41004800
    5280:	41004000 	.word	0x41004000
    5284:	0000c79d 	.word	0x0000c79d
    5288:	00007d2d 	.word	0x00007d2d

0000528c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    528c:	b5f0      	push	{r4, r5, r6, r7, lr}
    528e:	46c6      	mov	lr, r8
    5290:	b500      	push	{lr}
    5292:	000c      	movs	r4, r1
    5294:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    5296:	2800      	cmp	r0, #0
    5298:	d10f      	bne.n	52ba <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    529a:	2a00      	cmp	r2, #0
    529c:	dd11      	ble.n	52c2 <_read+0x36>
    529e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    52a0:	4e09      	ldr	r6, [pc, #36]	; (52c8 <_read+0x3c>)
    52a2:	4d0a      	ldr	r5, [pc, #40]	; (52cc <_read+0x40>)
    52a4:	6830      	ldr	r0, [r6, #0]
    52a6:	0021      	movs	r1, r4
    52a8:	682b      	ldr	r3, [r5, #0]
    52aa:	4798      	blx	r3
		ptr++;
    52ac:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    52ae:	42bc      	cmp	r4, r7
    52b0:	d1f8      	bne.n	52a4 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    52b2:	4640      	mov	r0, r8
    52b4:	bc04      	pop	{r2}
    52b6:	4690      	mov	r8, r2
    52b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    52ba:	2301      	movs	r3, #1
    52bc:	425b      	negs	r3, r3
    52be:	4698      	mov	r8, r3
    52c0:	e7f7      	b.n	52b2 <_read+0x26>
	for (; len > 0; --len) {
    52c2:	4680      	mov	r8, r0
    52c4:	e7f5      	b.n	52b2 <_read+0x26>
    52c6:	46c0      	nop			; (mov r8, r8)
    52c8:	20000b50 	.word	0x20000b50
    52cc:	20000b48 	.word	0x20000b48

000052d0 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    52d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    52d2:	46c6      	mov	lr, r8
    52d4:	b500      	push	{lr}
    52d6:	000e      	movs	r6, r1
    52d8:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    52da:	3801      	subs	r0, #1
    52dc:	2802      	cmp	r0, #2
    52de:	d810      	bhi.n	5302 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    52e0:	2a00      	cmp	r2, #0
    52e2:	d011      	beq.n	5308 <_write+0x38>
    52e4:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    52e6:	4b0c      	ldr	r3, [pc, #48]	; (5318 <_write+0x48>)
    52e8:	4698      	mov	r8, r3
    52ea:	4f0c      	ldr	r7, [pc, #48]	; (531c <_write+0x4c>)
    52ec:	4643      	mov	r3, r8
    52ee:	6818      	ldr	r0, [r3, #0]
    52f0:	5d31      	ldrb	r1, [r6, r4]
    52f2:	683b      	ldr	r3, [r7, #0]
    52f4:	4798      	blx	r3
    52f6:	2800      	cmp	r0, #0
    52f8:	db08      	blt.n	530c <_write+0x3c>
			return -1;
		}
		++nChars;
    52fa:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    52fc:	42a5      	cmp	r5, r4
    52fe:	d1f5      	bne.n	52ec <_write+0x1c>
    5300:	e006      	b.n	5310 <_write+0x40>
		return -1;
    5302:	2401      	movs	r4, #1
    5304:	4264      	negs	r4, r4
    5306:	e003      	b.n	5310 <_write+0x40>
	for (; len != 0; --len) {
    5308:	0014      	movs	r4, r2
    530a:	e001      	b.n	5310 <_write+0x40>
			return -1;
    530c:	2401      	movs	r4, #1
    530e:	4264      	negs	r4, r4
	}
	return nChars;
}
    5310:	0020      	movs	r0, r4
    5312:	bc04      	pop	{r2}
    5314:	4690      	mov	r8, r2
    5316:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5318:	20000b50 	.word	0x20000b50
    531c:	20000b4c 	.word	0x20000b4c

00005320 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    5320:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    5322:	4a06      	ldr	r2, [pc, #24]	; (533c <_sbrk+0x1c>)
    5324:	6812      	ldr	r2, [r2, #0]
    5326:	2a00      	cmp	r2, #0
    5328:	d004      	beq.n	5334 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    532a:	4a04      	ldr	r2, [pc, #16]	; (533c <_sbrk+0x1c>)
    532c:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    532e:	18c3      	adds	r3, r0, r3
    5330:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    5332:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    5334:	4902      	ldr	r1, [pc, #8]	; (5340 <_sbrk+0x20>)
    5336:	4a01      	ldr	r2, [pc, #4]	; (533c <_sbrk+0x1c>)
    5338:	6011      	str	r1, [r2, #0]
    533a:	e7f6      	b.n	532a <_sbrk+0xa>
    533c:	20000190 	.word	0x20000190
    5340:	200057c0 	.word	0x200057c0

00005344 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    5344:	2001      	movs	r0, #1
    5346:	4240      	negs	r0, r0
    5348:	4770      	bx	lr

0000534a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    534a:	2380      	movs	r3, #128	; 0x80
    534c:	019b      	lsls	r3, r3, #6
    534e:	604b      	str	r3, [r1, #4]

	return 0;
}
    5350:	2000      	movs	r0, #0
    5352:	4770      	bx	lr

00005354 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    5354:	2001      	movs	r0, #1
    5356:	4770      	bx	lr

00005358 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    5358:	2000      	movs	r0, #0
    535a:	4770      	bx	lr

0000535c <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    535c:	b570      	push	{r4, r5, r6, lr}
    535e:	b082      	sub	sp, #8
    5360:	0005      	movs	r5, r0
    5362:	000e      	movs	r6, r1
	uint16_t temp = 0;
    5364:	2200      	movs	r2, #0
    5366:	466b      	mov	r3, sp
    5368:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    536a:	4c06      	ldr	r4, [pc, #24]	; (5384 <usart_serial_getchar+0x28>)
    536c:	466b      	mov	r3, sp
    536e:	1d99      	adds	r1, r3, #6
    5370:	0028      	movs	r0, r5
    5372:	47a0      	blx	r4
    5374:	2800      	cmp	r0, #0
    5376:	d1f9      	bne.n	536c <usart_serial_getchar+0x10>

	*c = temp;
    5378:	466b      	mov	r3, sp
    537a:	3306      	adds	r3, #6
    537c:	881b      	ldrh	r3, [r3, #0]
    537e:	7033      	strb	r3, [r6, #0]
}
    5380:	b002      	add	sp, #8
    5382:	bd70      	pop	{r4, r5, r6, pc}
    5384:	00004305 	.word	0x00004305

00005388 <usart_serial_putchar>:
{
    5388:	b570      	push	{r4, r5, r6, lr}
    538a:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    538c:	b28c      	uxth	r4, r1
    538e:	4e03      	ldr	r6, [pc, #12]	; (539c <usart_serial_putchar+0x14>)
    5390:	0021      	movs	r1, r4
    5392:	0028      	movs	r0, r5
    5394:	47b0      	blx	r6
    5396:	2800      	cmp	r0, #0
    5398:	d1fa      	bne.n	5390 <usart_serial_putchar+0x8>
}
    539a:	bd70      	pop	{r4, r5, r6, pc}
    539c:	000042d9 	.word	0x000042d9

000053a0 <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21 || SAML21 || SAMR30
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    53a0:	b510      	push	{r4, lr}
    53a2:	b082      	sub	sp, #8
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
    53a4:	466b      	mov	r3, sp
    53a6:	1ddc      	adds	r4, r3, #7
    53a8:	2201      	movs	r2, #1
    53aa:	0021      	movs	r1, r4
    53ac:	480f      	ldr	r0, [pc, #60]	; (53ec <USART_HOST_ISR_VECT+0x4c>)
    53ae:	4b10      	ldr	r3, [pc, #64]	; (53f0 <USART_HOST_ISR_VECT+0x50>)
    53b0:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
    53b2:	b672      	cpsid	i
    53b4:	f3bf 8f5f 	dmb	sy
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    53b8:	2200      	movs	r2, #0
    53ba:	4b0e      	ldr	r3, [pc, #56]	; (53f4 <USART_HOST_ISR_VECT+0x54>)
    53bc:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
    53be:	4b0e      	ldr	r3, [pc, #56]	; (53f8 <USART_HOST_ISR_VECT+0x58>)
    53c0:	781b      	ldrb	r3, [r3, #0]
    53c2:	7821      	ldrb	r1, [r4, #0]
    53c4:	4a0d      	ldr	r2, [pc, #52]	; (53fc <USART_HOST_ISR_VECT+0x5c>)
    53c6:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    53c8:	2b9b      	cmp	r3, #155	; 0x9b
    53ca:	d00a      	beq.n	53e2 <USART_HOST_ISR_VECT+0x42>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
    53cc:	3301      	adds	r3, #1
    53ce:	4a0a      	ldr	r2, [pc, #40]	; (53f8 <USART_HOST_ISR_VECT+0x58>)
    53d0:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    53d2:	2201      	movs	r2, #1
    53d4:	4b07      	ldr	r3, [pc, #28]	; (53f4 <USART_HOST_ISR_VECT+0x54>)
    53d6:	701a      	strb	r2, [r3, #0]
    53d8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    53dc:	b662      	cpsie	i
}
    53de:	b002      	add	sp, #8
    53e0:	bd10      	pop	{r4, pc}
		serial_rx_buf_tail = 0x00;
    53e2:	2200      	movs	r2, #0
    53e4:	4b04      	ldr	r3, [pc, #16]	; (53f8 <USART_HOST_ISR_VECT+0x58>)
    53e6:	701a      	strb	r2, [r3, #0]
    53e8:	e7f3      	b.n	53d2 <USART_HOST_ISR_VECT+0x32>
    53ea:	46c0      	nop			; (mov r8, r8)
    53ec:	20000194 	.word	0x20000194
    53f0:	00004435 	.word	0x00004435
    53f4:	2000000a 	.word	0x2000000a
    53f8:	20000265 	.word	0x20000265
    53fc:	200001c8 	.word	0x200001c8

00005400 <sio2host_init>:
{
    5400:	b5f0      	push	{r4, r5, r6, r7, lr}
    5402:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    5404:	2380      	movs	r3, #128	; 0x80
    5406:	05db      	lsls	r3, r3, #23
    5408:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    540a:	2300      	movs	r3, #0
    540c:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    540e:	22ff      	movs	r2, #255	; 0xff
    5410:	4669      	mov	r1, sp
    5412:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    5414:	2200      	movs	r2, #0
    5416:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    5418:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    541a:	2401      	movs	r4, #1
    541c:	2124      	movs	r1, #36	; 0x24
    541e:	4668      	mov	r0, sp
    5420:	5444      	strb	r4, [r0, r1]
	config->transmitter_enable = true;
    5422:	3101      	adds	r1, #1
    5424:	5444      	strb	r4, [r0, r1]
	config->clock_polarity_inverted = false;
    5426:	3101      	adds	r1, #1
    5428:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    542a:	3101      	adds	r1, #1
    542c:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    542e:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    5430:	3105      	adds	r1, #5
    5432:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    5434:	3101      	adds	r1, #1
    5436:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    5438:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    543a:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    543c:	76c3      	strb	r3, [r0, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    543e:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    5440:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    5442:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                    = 19;
    5444:	2313      	movs	r3, #19
    5446:	7683      	strb	r3, [r0, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    5448:	7742      	strb	r2, [r0, #29]
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    544a:	2380      	movs	r3, #128	; 0x80
    544c:	035b      	lsls	r3, r3, #13
    544e:	9303      	str	r3, [sp, #12]
	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    5450:	4b2f      	ldr	r3, [pc, #188]	; (5510 <sio2host_init+0x110>)
    5452:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    5454:	4b2f      	ldr	r3, [pc, #188]	; (5514 <sio2host_init+0x114>)
    5456:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    5458:	2301      	movs	r3, #1
    545a:	425b      	negs	r3, r3
    545c:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    545e:	930f      	str	r3, [sp, #60]	; 0x3c
	host_uart_config.baudrate    = USART_HOST_BAUDRATE;
    5460:	23e1      	movs	r3, #225	; 0xe1
    5462:	025b      	lsls	r3, r3, #9
    5464:	9308      	str	r3, [sp, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    5466:	4d2c      	ldr	r5, [pc, #176]	; (5518 <sio2host_init+0x118>)
    5468:	4b2c      	ldr	r3, [pc, #176]	; (551c <sio2host_init+0x11c>)
    546a:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    546c:	4a2c      	ldr	r2, [pc, #176]	; (5520 <sio2host_init+0x120>)
    546e:	4b2d      	ldr	r3, [pc, #180]	; (5524 <sio2host_init+0x124>)
    5470:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    5472:	4a2d      	ldr	r2, [pc, #180]	; (5528 <sio2host_init+0x128>)
    5474:	4b2d      	ldr	r3, [pc, #180]	; (552c <sio2host_init+0x12c>)
    5476:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    5478:	466a      	mov	r2, sp
    547a:	492d      	ldr	r1, [pc, #180]	; (5530 <sio2host_init+0x130>)
    547c:	0028      	movs	r0, r5
    547e:	4b2d      	ldr	r3, [pc, #180]	; (5534 <sio2host_init+0x134>)
    5480:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    5482:	4f2d      	ldr	r7, [pc, #180]	; (5538 <sio2host_init+0x138>)
    5484:	683b      	ldr	r3, [r7, #0]
    5486:	6898      	ldr	r0, [r3, #8]
    5488:	2100      	movs	r1, #0
    548a:	4e2c      	ldr	r6, [pc, #176]	; (553c <sio2host_init+0x13c>)
    548c:	47b0      	blx	r6
	setbuf(stdin, NULL);
    548e:	683b      	ldr	r3, [r7, #0]
    5490:	6858      	ldr	r0, [r3, #4]
    5492:	2100      	movs	r1, #0
    5494:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    5496:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    5498:	0030      	movs	r0, r6
    549a:	4b29      	ldr	r3, [pc, #164]	; (5540 <sio2host_init+0x140>)
    549c:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    549e:	231f      	movs	r3, #31
    54a0:	4018      	ands	r0, r3
    54a2:	4084      	lsls	r4, r0
    54a4:	4b27      	ldr	r3, [pc, #156]	; (5544 <sio2host_init+0x144>)
    54a6:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    54a8:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    54aa:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    54ac:	2b00      	cmp	r3, #0
    54ae:	d1fc      	bne.n	54aa <sio2host_init+0xaa>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    54b0:	6833      	ldr	r3, [r6, #0]
    54b2:	2202      	movs	r2, #2
    54b4:	4313      	orrs	r3, r2
    54b6:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    54b8:	4b17      	ldr	r3, [pc, #92]	; (5518 <sio2host_init+0x118>)
    54ba:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    54bc:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    54be:	2a00      	cmp	r2, #0
    54c0:	d1fc      	bne.n	54bc <sio2host_init+0xbc>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    54c2:	6859      	ldr	r1, [r3, #4]
    54c4:	2280      	movs	r2, #128	; 0x80
    54c6:	0252      	lsls	r2, r2, #9
    54c8:	430a      	orrs	r2, r1
    54ca:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    54cc:	2101      	movs	r1, #1
    54ce:	4a12      	ldr	r2, [pc, #72]	; (5518 <sio2host_init+0x118>)
    54d0:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    54d2:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    54d4:	2a00      	cmp	r2, #0
    54d6:	d1fc      	bne.n	54d2 <sio2host_init+0xd2>
	return (usart_hw->SYNCBUSY.reg);
    54d8:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    54da:	2a00      	cmp	r2, #0
    54dc:	d1fc      	bne.n	54d8 <sio2host_init+0xd8>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    54de:	6859      	ldr	r1, [r3, #4]
    54e0:	2280      	movs	r2, #128	; 0x80
    54e2:	0292      	lsls	r2, r2, #10
    54e4:	430a      	orrs	r2, r1
    54e6:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    54e8:	2101      	movs	r1, #1
    54ea:	4a0b      	ldr	r2, [pc, #44]	; (5518 <sio2host_init+0x118>)
    54ec:	7191      	strb	r1, [r2, #6]
	return (usart_hw->SYNCBUSY.reg);
    54ee:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    54f0:	2a00      	cmp	r2, #0
    54f2:	d1fc      	bne.n	54ee <sio2host_init+0xee>
	USART_HOST_RX_ISR_ENABLE();
    54f4:	4914      	ldr	r1, [pc, #80]	; (5548 <sio2host_init+0x148>)
    54f6:	2000      	movs	r0, #0
    54f8:	4b14      	ldr	r3, [pc, #80]	; (554c <sio2host_init+0x14c>)
    54fa:	4798      	blx	r3
    54fc:	2204      	movs	r2, #4
    54fe:	4b0c      	ldr	r3, [pc, #48]	; (5530 <sio2host_init+0x130>)
    5500:	759a      	strb	r2, [r3, #22]
    5502:	32fd      	adds	r2, #253	; 0xfd
    5504:	32ff      	adds	r2, #255	; 0xff
    5506:	4b0f      	ldr	r3, [pc, #60]	; (5544 <sio2host_init+0x144>)
    5508:	601a      	str	r2, [r3, #0]
}
    550a:	b011      	add	sp, #68	; 0x44
    550c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    550e:	46c0      	nop			; (mov r8, r8)
    5510:	00040003 	.word	0x00040003
    5514:	00050003 	.word	0x00050003
    5518:	20000194 	.word	0x20000194
    551c:	20000b50 	.word	0x20000b50
    5520:	00005389 	.word	0x00005389
    5524:	20000b4c 	.word	0x20000b4c
    5528:	0000535d 	.word	0x0000535d
    552c:	20000b48 	.word	0x20000b48
    5530:	42000800 	.word	0x42000800
    5534:	00003f95 	.word	0x00003f95
    5538:	200000b8 	.word	0x200000b8
    553c:	0000c9cd 	.word	0x0000c9cd
    5540:	00003b4d 	.word	0x00003b4d
    5544:	e000e100 	.word	0xe000e100
    5548:	000053a1 	.word	0x000053a1
    554c:	00003b11 	.word	0x00003b11

00005550 <sio2host_tx>:
{
    5550:	b5f0      	push	{r4, r5, r6, r7, lr}
    5552:	b083      	sub	sp, #12
    5554:	0006      	movs	r6, r0
    5556:	9101      	str	r1, [sp, #4]
	return usart_write_buffer_wait(module, tx_data, length);
    5558:	466b      	mov	r3, sp
    555a:	889d      	ldrh	r5, [r3, #4]
    555c:	4c05      	ldr	r4, [pc, #20]	; (5574 <sio2host_tx+0x24>)
    555e:	4f06      	ldr	r7, [pc, #24]	; (5578 <sio2host_tx+0x28>)
    5560:	002a      	movs	r2, r5
    5562:	0031      	movs	r1, r6
    5564:	0020      	movs	r0, r4
    5566:	47b8      	blx	r7
	} while (status != STATUS_OK);
    5568:	2800      	cmp	r0, #0
    556a:	d1f9      	bne.n	5560 <sio2host_tx+0x10>
}
    556c:	9801      	ldr	r0, [sp, #4]
    556e:	b003      	add	sp, #12
    5570:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5572:	46c0      	nop			; (mov r8, r8)
    5574:	20000194 	.word	0x20000194
    5578:	00004375 	.word	0x00004375

0000557c <sio2host_rx>:
{
    557c:	b570      	push	{r4, r5, r6, lr}
    557e:	0002      	movs	r2, r0
	if(serial_rx_buf_tail >= serial_rx_buf_head)
    5580:	4b1f      	ldr	r3, [pc, #124]	; (5600 <sio2host_rx+0x84>)
    5582:	781c      	ldrb	r4, [r3, #0]
    5584:	4b1f      	ldr	r3, [pc, #124]	; (5604 <sio2host_rx+0x88>)
    5586:	781b      	ldrb	r3, [r3, #0]
    5588:	429c      	cmp	r4, r3
    558a:	d31e      	bcc.n	55ca <sio2host_rx+0x4e>
		serial_rx_count = serial_rx_buf_tail - serial_rx_buf_head;
    558c:	1ae3      	subs	r3, r4, r3
    558e:	481e      	ldr	r0, [pc, #120]	; (5608 <sio2host_rx+0x8c>)
    5590:	7003      	strb	r3, [r0, #0]
	if (0 == serial_rx_count) {
    5592:	4b1d      	ldr	r3, [pc, #116]	; (5608 <sio2host_rx+0x8c>)
    5594:	7818      	ldrb	r0, [r3, #0]
    5596:	2800      	cmp	r0, #0
    5598:	d030      	beq.n	55fc <sio2host_rx+0x80>
	if (SERIAL_RX_BUF_SIZE_HOST <= serial_rx_count) {
    559a:	289b      	cmp	r0, #155	; 0x9b
    559c:	d91b      	bls.n	55d6 <sio2host_rx+0x5a>
		serial_rx_buf_head = serial_rx_buf_tail;
    559e:	4b19      	ldr	r3, [pc, #100]	; (5604 <sio2host_rx+0x88>)
    55a0:	701c      	strb	r4, [r3, #0]
		serial_rx_count = SERIAL_RX_BUF_SIZE_HOST;
    55a2:	209c      	movs	r0, #156	; 0x9c
    55a4:	4b18      	ldr	r3, [pc, #96]	; (5608 <sio2host_rx+0x8c>)
    55a6:	7018      	strb	r0, [r3, #0]
    55a8:	1c08      	adds	r0, r1, #0
    55aa:	299c      	cmp	r1, #156	; 0x9c
    55ac:	d901      	bls.n	55b2 <sio2host_rx+0x36>
    55ae:	4b17      	ldr	r3, [pc, #92]	; (560c <sio2host_rx+0x90>)
    55b0:	7818      	ldrb	r0, [r3, #0]
    55b2:	b2c0      	uxtb	r0, r0
	while (max_length > 0) {
    55b4:	2800      	cmp	r0, #0
    55b6:	d021      	beq.n	55fc <sio2host_rx+0x80>
    55b8:	4b12      	ldr	r3, [pc, #72]	; (5604 <sio2host_rx+0x88>)
    55ba:	781b      	ldrb	r3, [r3, #0]
    55bc:	1e44      	subs	r4, r0, #1
    55be:	b2e4      	uxtb	r4, r4
    55c0:	3401      	adds	r4, #1
    55c2:	1914      	adds	r4, r2, r4
		*data = serial_rx_buf[serial_rx_buf_head];
    55c4:	4d12      	ldr	r5, [pc, #72]	; (5610 <sio2host_rx+0x94>)
			serial_rx_buf_head = 0;
    55c6:	2600      	movs	r6, #0
    55c8:	e00e      	b.n	55e8 <sio2host_rx+0x6c>
		serial_rx_count = serial_rx_buf_tail + (SERIAL_RX_BUF_SIZE_HOST - serial_rx_buf_head);
    55ca:	0020      	movs	r0, r4
    55cc:	3864      	subs	r0, #100	; 0x64
    55ce:	1ac3      	subs	r3, r0, r3
    55d0:	480d      	ldr	r0, [pc, #52]	; (5608 <sio2host_rx+0x8c>)
    55d2:	7003      	strb	r3, [r0, #0]
    55d4:	e7dd      	b.n	5592 <sio2host_rx+0x16>
    55d6:	1c03      	adds	r3, r0, #0
    55d8:	4288      	cmp	r0, r1
    55da:	d900      	bls.n	55de <sio2host_rx+0x62>
    55dc:	1c0b      	adds	r3, r1, #0
    55de:	b2d8      	uxtb	r0, r3
    55e0:	e7e8      	b.n	55b4 <sio2host_rx+0x38>
			serial_rx_buf_head = 0;
    55e2:	0033      	movs	r3, r6
	while (max_length > 0) {
    55e4:	4294      	cmp	r4, r2
    55e6:	d007      	beq.n	55f8 <sio2host_rx+0x7c>
		*data = serial_rx_buf[serial_rx_buf_head];
    55e8:	5ce9      	ldrb	r1, [r5, r3]
    55ea:	7011      	strb	r1, [r2, #0]
		data++;
    55ec:	3201      	adds	r2, #1
		if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_head) {
    55ee:	2b9b      	cmp	r3, #155	; 0x9b
    55f0:	d0f7      	beq.n	55e2 <sio2host_rx+0x66>
			serial_rx_buf_head++;
    55f2:	3301      	adds	r3, #1
    55f4:	b2db      	uxtb	r3, r3
    55f6:	e7f5      	b.n	55e4 <sio2host_rx+0x68>
    55f8:	4a02      	ldr	r2, [pc, #8]	; (5604 <sio2host_rx+0x88>)
    55fa:	7013      	strb	r3, [r2, #0]
}
    55fc:	bd70      	pop	{r4, r5, r6, pc}
    55fe:	46c0      	nop			; (mov r8, r8)
    5600:	20000265 	.word	0x20000265
    5604:	20000264 	.word	0x20000264
    5608:	20000266 	.word	0x20000266
    560c:	0000eaf4 	.word	0x0000eaf4
    5610:	200001c8 	.word	0x200001c8

00005614 <sio2host_putchar>:
{
    5614:	b500      	push	{lr}
    5616:	b083      	sub	sp, #12
    5618:	466b      	mov	r3, sp
    561a:	71d8      	strb	r0, [r3, #7]
    561c:	3307      	adds	r3, #7
	sio2host_tx(&ch, 1);
    561e:	2101      	movs	r1, #1
    5620:	0018      	movs	r0, r3
    5622:	4b02      	ldr	r3, [pc, #8]	; (562c <sio2host_putchar+0x18>)
    5624:	4798      	blx	r3
}
    5626:	b003      	add	sp, #12
    5628:	bd00      	pop	{pc}
    562a:	46c0      	nop			; (mov r8, r8)
    562c:	00005551 	.word	0x00005551

00005630 <MiMAC_SetAltAddress>:
 *      None
 *
 *****************************************************************************************/

bool MiMAC_SetAltAddress( uint8_t *Address,  uint8_t *PanId)
{
    5630:	b510      	push	{r4, lr}
	myNetworkAddress.v[0] = Address[0];
    5632:	7802      	ldrb	r2, [r0, #0]
    5634:	4b08      	ldr	r3, [pc, #32]	; (5658 <MiMAC_SetAltAddress+0x28>)
    5636:	701a      	strb	r2, [r3, #0]
	myNetworkAddress.v[1] = Address[1];
    5638:	7842      	ldrb	r2, [r0, #1]
    563a:	705a      	strb	r2, [r3, #1]
	MAC_PANID.v[0] = PanId[0];
    563c:	780a      	ldrb	r2, [r1, #0]
    563e:	4c07      	ldr	r4, [pc, #28]	; (565c <MiMAC_SetAltAddress+0x2c>)
    5640:	7022      	strb	r2, [r4, #0]
	MAC_PANID.v[1] = PanId[1];
    5642:	784a      	ldrb	r2, [r1, #1]
    5644:	7062      	strb	r2, [r4, #1]
	PHY_SetShortAddr(myNetworkAddress.Val);
    5646:	8818      	ldrh	r0, [r3, #0]
    5648:	4b05      	ldr	r3, [pc, #20]	; (5660 <MiMAC_SetAltAddress+0x30>)
    564a:	4798      	blx	r3
	PHY_SetPanId(MAC_PANID.Val);
    564c:	8820      	ldrh	r0, [r4, #0]
    564e:	4b05      	ldr	r3, [pc, #20]	; (5664 <MiMAC_SetAltAddress+0x34>)
    5650:	4798      	blx	r3
	return true;
}
    5652:	2001      	movs	r0, #1
    5654:	bd10      	pop	{r4, pc}
    5656:	46c0      	nop			; (mov r8, r8)
    5658:	20000b58 	.word	0x20000b58
    565c:	20000b70 	.word	0x20000b70
    5660:	00005f51 	.word	0x00005f51
    5664:	00005f31 	.word	0x00005f31

00005668 <MiMAC_Set>:
     * Remarks:
     *      None
     *
     *****************************************************************************************/
bool MiMAC_Set(mac_set_params_t id, uint8_t *value)
{
    5668:	b510      	push	{r4, lr}
    switch(id)
    566a:	2800      	cmp	r0, #0
    566c:	d109      	bne.n	5682 <MiMAC_Set+0x1a>
    {
      case MAC_CHANNEL:
      {
         if(*value > 26) //TODO: this check is necessary here? as we may connect a sub-gig or a 2.4gig?
    566e:	780b      	ldrb	r3, [r1, #0]
    5670:	2b1a      	cmp	r3, #26
    5672:	d807      	bhi.n	5684 <MiMAC_Set+0x1c>
         {
           return false;
         }
          MACCurrentChannel = *value;
    5674:	4a04      	ldr	r2, [pc, #16]	; (5688 <MiMAC_Set+0x20>)
    5676:	7013      	strb	r3, [r2, #0]
          PHY_SetChannel(MACCurrentChannel);
    5678:	0018      	movs	r0, r3
    567a:	4b04      	ldr	r3, [pc, #16]	; (568c <MiMAC_Set+0x24>)
    567c:	4798      	blx	r3
          return true;
    567e:	2001      	movs	r0, #1
    5680:	e000      	b.n	5684 <MiMAC_Set+0x1c>
      break;

     default:
     break;
    }
    return false;
    5682:	2000      	movs	r0, #0
}
    5684:	bd10      	pop	{r4, pc}
    5686:	46c0      	nop			; (mov r8, r8)
    5688:	20000b72 	.word	0x20000b72
    568c:	00005f0d 	.word	0x00005f0d

00005690 <MiMAC_Init>:
 * Remarks:
 *      None
 *
 *****************************************************************************************/
bool MiMAC_Init(MACINIT_PARAM initValue)
{
    5690:	b530      	push	{r4, r5, lr}
    5692:	b083      	sub	sp, #12
    5694:	466c      	mov	r4, sp
    5696:	9000      	str	r0, [sp, #0]
    5698:	9101      	str	r1, [sp, #4]
	uint8_t i;

	PHY_Init();
    569a:	4b10      	ldr	r3, [pc, #64]	; (56dc <MiMAC_Init+0x4c>)
    569c:	4798      	blx	r3
	MACInitParams = initValue;
    569e:	4d10      	ldr	r5, [pc, #64]	; (56e0 <MiMAC_Init+0x50>)
    56a0:	002b      	movs	r3, r5
    56a2:	cc06      	ldmia	r4!, {r1, r2}
    56a4:	c306      	stmia	r3!, {r1, r2}
	uint16_t x =  PHY_RandomReq();
    56a6:	4b0f      	ldr	r3, [pc, #60]	; (56e4 <MiMAC_Init+0x54>)
    56a8:	4798      	blx	r3
    56aa:	0004      	movs	r4, r0
	// Set RF mode
	PHY_SetRxState(true);
    56ac:	2001      	movs	r0, #1
    56ae:	4b0e      	ldr	r3, [pc, #56]	; (56e8 <MiMAC_Init+0x58>)
    56b0:	4798      	blx	r3
	IEEESeqNum =   x & 0xff;
    56b2:	4b0e      	ldr	r3, [pc, #56]	; (56ec <MiMAC_Init+0x5c>)
    56b4:	701c      	strb	r4, [r3, #0]

	MACCurrentChannel = 11;
    56b6:	220b      	movs	r2, #11
    56b8:	4b0d      	ldr	r3, [pc, #52]	; (56f0 <MiMAC_Init+0x60>)
    56ba:	701a      	strb	r2, [r3, #0]

	// Set Node Address
	PHY_SetIEEEAddr(MACInitParams.PAddress);
    56bc:	6868      	ldr	r0, [r5, #4]
    56be:	4b0d      	ldr	r3, [pc, #52]	; (56f4 <MiMAC_Init+0x64>)
    56c0:	4798      	blx	r3

	for (i = 0; i < BANK_SIZE; i++)
	{
		RxBuffer[i].PayloadLen = 0;
    56c2:	4b0d      	ldr	r3, [pc, #52]	; (56f8 <MiMAC_Init+0x68>)
    56c4:	2200      	movs	r2, #0
    56c6:	701a      	strb	r2, [r3, #0]
    56c8:	217f      	movs	r1, #127	; 0x7f
    56ca:	545a      	strb	r2, [r3, r1]
    56cc:	317f      	adds	r1, #127	; 0x7f
    56ce:	545a      	strb	r2, [r3, r1]
    56d0:	217e      	movs	r1, #126	; 0x7e
    56d2:	31ff      	adds	r1, #255	; 0xff
    56d4:	545a      	strb	r2, [r3, r1]
			OutgoingFrameCounter.Val = 1;
		#endif
	#endif

	return true;
}
    56d6:	2001      	movs	r0, #1
    56d8:	b003      	add	sp, #12
    56da:	bd30      	pop	{r4, r5, pc}
    56dc:	00005ead 	.word	0x00005ead
    56e0:	20000b60 	.word	0x20000b60
    56e4:	00005e5d 	.word	0x00005e5d
    56e8:	00005ef9 	.word	0x00005ef9
    56ec:	20000b54 	.word	0x20000b54
    56f0:	20000b72 	.word	0x20000b72
    56f4:	00006001 	.word	0x00006001
    56f8:	20000b74 	.word	0x20000b74

000056fc <MiMAC_SendPacket>:

bool MiMAC_SendPacket( MAC_TRANS_PARAM transParam,
         uint8_t *MACPayload,
         uint8_t MACPayloadLen, uint8_t msghandle,
         DataConf_callback_t ConfCallback)
{
    56fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    56fe:	46de      	mov	lr, fp
    5700:	4657      	mov	r7, sl
    5702:	464e      	mov	r6, r9
    5704:	4645      	mov	r5, r8
    5706:	b5e0      	push	{r5, r6, r7, lr}
    5708:	b0a5      	sub	sp, #148	; 0x94
    570a:	9001      	str	r0, [sp, #4]
    570c:	000e      	movs	r6, r1
    570e:	9102      	str	r1, [sp, #8]
    5710:	1c11      	adds	r1, r2, #0
    5712:	0014      	movs	r4, r2
    5714:	0a24      	lsrs	r4, r4, #8
    5716:	9203      	str	r2, [sp, #12]
    5718:	9300      	str	r3, [sp, #0]
    571a:	aa2e      	add	r2, sp, #184	; 0xb8
    571c:	7815      	ldrb	r5, [r2, #0]
    571e:	aa2f      	add	r2, sp, #188	; 0xbc
    5720:	7813      	ldrb	r3, [r2, #0]
    5722:	469b      	mov	fp, r3
    5724:	b2c7      	uxtb	r7, r0
    5726:	06b8      	lsls	r0, r7, #26
    5728:	0fc3      	lsrs	r3, r0, #31
    572a:	4699      	mov	r9, r3
    572c:	b2c9      	uxtb	r1, r1
    572e:	b2e2      	uxtb	r2, r4
	uint8_t frameControl = 0;
	#ifndef TARGET_SMALL
		bool IntraPAN;
	#endif

    if (transParam.flags.bits.broadcast)
    5730:	077b      	lsls	r3, r7, #29
    5732:	d500      	bpl.n	5736 <MiMAC_SendPacket+0x3a>
    {
        transParam.altDestAddr = true;
    5734:	2101      	movs	r1, #1
        transParam.altSrcAddr = false;
    }
   #endif

    // set the frame control in variable i
    if (transParam.flags.bits.packetType == PACKET_TYPE_COMMAND)
    5736:	2303      	movs	r3, #3
    5738:	403b      	ands	r3, r7
    573a:	2b01      	cmp	r3, #1
    573c:	d03b      	beq.n	57b6 <MiMAC_SendPacket+0xba>
    {
        frameControl = 0x03;
    } else if (transParam.flags.bits.packetType == PACKET_TYPE_DATA)
    573e:	425c      	negs	r4, r3
    5740:	415c      	adcs	r4, r3
        frameControl = 0x03;
    5742:	b2e0      	uxtb	r0, r4
    5744:	4682      	mov	sl, r0
        frameControl = 0x01;
    }

    // decide the header length for different addressing mode
#ifndef TARGET_SMALL
    if ((transParam.DestPANID.Val == MAC_PANID.Val) && (MAC_PANID.Val != 0xFFFF)) // this is intraPAN
    5746:	ac01      	add	r4, sp, #4
    5748:	8964      	ldrh	r4, [r4, #10]
    574a:	487b      	ldr	r0, [pc, #492]	; (5938 <MiMAC_SendPacket+0x23c>)
    574c:	8800      	ldrh	r0, [r0, #0]
    574e:	42a0      	cmp	r0, r4
    5750:	d034      	beq.n	57bc <MiMAC_SendPacket+0xc0>
    }
#ifndef TARGET_SMALL
    else
    {
        headerLength = 7;
        IntraPAN = false;
    5752:	2400      	movs	r4, #0
        headerLength = 7;
    5754:	2007      	movs	r0, #7
    5756:	4684      	mov	ip, r0
    }
#endif

    if (transParam.altDestAddr)
    5758:	4688      	mov	r8, r1
    {
        headerLength += 2;
    } else
    {
        headerLength += 8;
    575a:	4661      	mov	r1, ip
    575c:	3108      	adds	r1, #8
    if (transParam.altDestAddr)
    575e:	4640      	mov	r0, r8
    5760:	2800      	cmp	r0, #0
    5762:	d000      	beq.n	5766 <MiMAC_SendPacket+0x6a>
        headerLength += 2;
    5764:	3906      	subs	r1, #6
    }

    if (transParam.altSrcAddr)
    5766:	2a00      	cmp	r2, #0
    5768:	d037      	beq.n	57da <MiMAC_SendPacket+0xde>
    {
        headerLength += 2;
    576a:	3102      	adds	r1, #2
    576c:	b2c9      	uxtb	r1, r1
    576e:	468c      	mov	ip, r1
    } else
    {
        headerLength += 8;
    }

    if (transParam.flags.bits.ackReq && transParam.flags.bits.broadcast == false)
    5770:	2124      	movs	r1, #36	; 0x24
    5772:	4039      	ands	r1, r7
    5774:	2920      	cmp	r1, #32
    5776:	d034      	beq.n	57e2 <MiMAC_SendPacket+0xe6>
    {
        frameControl |= 0x20;
    }

    // use PACKET_TYPE_RESERVE to represent beacon. Fixed format for beacon packet
    if (transParam.flags.bits.packetType == PACKET_TYPE_RESERVE)
    5778:	2b03      	cmp	r3, #3
    577a:	d036      	beq.n	57ea <MiMAC_SendPacket+0xee>
		// 4 byte mic and 5 byte outgoing frame counter
		packet[loc++] = MACPayloadLen+headerLength+9;
    } else
#endif
    {
		packet[loc++] = MACPayloadLen+headerLength;
    577c:	a904      	add	r1, sp, #16
    577e:	44ac      	add	ip, r5
    5780:	4663      	mov	r3, ip
    5782:	700b      	strb	r3, [r1, #0]
    }

    // set frame control LSB
	packet[loc++] = frameControl;
    5784:	4653      	mov	r3, sl
    5786:	704b      	strb	r3, [r1, #1]

    // set frame control MSB
    if (transParam.flags.bits.packetType == PACKET_TYPE_RESERVE)
    5788:	a901      	add	r1, sp, #4
    578a:	464b      	mov	r3, r9
    578c:	015b      	lsls	r3, r3, #5
    578e:	469c      	mov	ip, r3
    5790:	7808      	ldrb	r0, [r1, #0]
    5792:	2320      	movs	r3, #32
    5794:	4398      	bics	r0, r3
    5796:	4663      	mov	r3, ip
    5798:	4318      	orrs	r0, r3
    579a:	7008      	strb	r0, [r1, #0]
    579c:	4684      	mov	ip, r0
    579e:	43c1      	mvns	r1, r0
    57a0:	078b      	lsls	r3, r1, #30
    57a2:	d02a      	beq.n	57fa <MiMAC_SendPacket+0xfe>
		packet[loc++] = 0x80;
        // sequence number
		packet[loc++] = IEEESeqNum++;
    } else
    {
        if (transParam.altDestAddr && transParam.altSrcAddr)
    57a4:	4643      	mov	r3, r8
    57a6:	2b00      	cmp	r3, #0
    57a8:	d049      	beq.n	583e <MiMAC_SendPacket+0x142>
    57aa:	2a00      	cmp	r2, #0
    57ac:	d02f      	beq.n	580e <MiMAC_SendPacket+0x112>
        {
			packet[loc++] = 0x88;
    57ae:	2088      	movs	r0, #136	; 0x88
    57b0:	a904      	add	r1, sp, #16
    57b2:	7088      	strb	r0, [r1, #2]
    57b4:	e02e      	b.n	5814 <MiMAC_SendPacket+0x118>
        frameControl = 0x03;
    57b6:	2003      	movs	r0, #3
    57b8:	4682      	mov	sl, r0
    57ba:	e7c4      	b.n	5746 <MiMAC_SendPacket+0x4a>
    if ((transParam.DestPANID.Val == MAC_PANID.Val) && (MAC_PANID.Val != 0xFFFF)) // this is intraPAN
    57bc:	485f      	ldr	r0, [pc, #380]	; (593c <MiMAC_SendPacket+0x240>)
    57be:	4284      	cmp	r4, r0
    57c0:	d007      	beq.n	57d2 <MiMAC_SendPacket+0xd6>
        frameControl |= 0x40;
    57c2:	2440      	movs	r4, #64	; 0x40
    57c4:	4650      	mov	r0, sl
    57c6:	4320      	orrs	r0, r4
    57c8:	4682      	mov	sl, r0
        IntraPAN = true;
    57ca:	3c3f      	subs	r4, #63	; 0x3f
        headerLength = 5;
    57cc:	2005      	movs	r0, #5
    57ce:	4684      	mov	ip, r0
        IntraPAN = true;
    57d0:	e7c2      	b.n	5758 <MiMAC_SendPacket+0x5c>
        IntraPAN = false;
    57d2:	2400      	movs	r4, #0
        headerLength = 7;
    57d4:	2007      	movs	r0, #7
    57d6:	4684      	mov	ip, r0
    57d8:	e7be      	b.n	5758 <MiMAC_SendPacket+0x5c>
        headerLength += 8;
    57da:	3108      	adds	r1, #8
    57dc:	b2c9      	uxtb	r1, r1
    57de:	468c      	mov	ip, r1
    57e0:	e7c6      	b.n	5770 <MiMAC_SendPacket+0x74>
        frameControl |= 0x20;
    57e2:	4650      	mov	r0, sl
    57e4:	4308      	orrs	r0, r1
    57e6:	4682      	mov	sl, r0
    57e8:	e7c6      	b.n	5778 <MiMAC_SendPacket+0x7c>
        transParam.altSrcAddr = true;
    57ea:	2201      	movs	r2, #1
        transParam.flags.bits.ackReq = false;
    57ec:	2300      	movs	r3, #0
    57ee:	4699      	mov	r9, r3
        IntraPAN = false;
    57f0:	2400      	movs	r4, #0
        frameControl = 0x00;
    57f2:	469a      	mov	sl, r3
        headerLength = 7;
    57f4:	3307      	adds	r3, #7
    57f6:	469c      	mov	ip, r3
    57f8:	e7c0      	b.n	577c <MiMAC_SendPacket+0x80>
		packet[loc++] = 0x80;
    57fa:	a904      	add	r1, sp, #16
    57fc:	2080      	movs	r0, #128	; 0x80
    57fe:	7088      	strb	r0, [r1, #2]
		packet[loc++] = IEEESeqNum++;
    5800:	4e4f      	ldr	r6, [pc, #316]	; (5940 <MiMAC_SendPacket+0x244>)
    5802:	7830      	ldrb	r0, [r6, #0]
    5804:	1c43      	adds	r3, r0, #1
    5806:	7033      	strb	r3, [r6, #0]
    5808:	70c8      	strb	r0, [r1, #3]
    580a:	2104      	movs	r1, #4
    580c:	e02e      	b.n	586c <MiMAC_SendPacket+0x170>

        } else if (transParam.altDestAddr && transParam.altSrcAddr == 0)
        {
			packet[loc++] = 0xC8;
    580e:	20c8      	movs	r0, #200	; 0xc8
    5810:	a904      	add	r1, sp, #16
    5812:	7088      	strb	r0, [r1, #2]
        {
			packet[loc++] = 0xCC;
        }

        // sequence number
		packet[loc++] = IEEESeqNum++;
    5814:	494a      	ldr	r1, [pc, #296]	; (5940 <MiMAC_SendPacket+0x244>)
    5816:	7808      	ldrb	r0, [r1, #0]
    5818:	1c43      	adds	r3, r0, #1
    581a:	700b      	strb	r3, [r1, #0]
    581c:	a904      	add	r1, sp, #16
    581e:	70c8      	strb	r0, [r1, #3]

        // destination PANID
		packet[loc++] = transParam.DestPANID.v[0];
    5820:	a801      	add	r0, sp, #4
    5822:	7a83      	ldrb	r3, [r0, #10]
    5824:	710b      	strb	r3, [r1, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    5826:	7ac0      	ldrb	r0, [r0, #11]
    5828:	7148      	strb	r0, [r1, #5]

        // destination address
        if (transParam.flags.bits.broadcast)
    582a:	4663      	mov	r3, ip
    582c:	075b      	lsls	r3, r3, #29
    582e:	d418      	bmi.n	5862 <MiMAC_SendPacket+0x166>
			packet[loc++] = 0xFF;
        } else
        {
            if (transParam.altDestAddr)
            {
				packet[loc++] = transParam.DestAddress[0];
    5830:	a904      	add	r1, sp, #16
    5832:	7830      	ldrb	r0, [r6, #0]
    5834:	7188      	strb	r0, [r1, #6]
				packet[loc++] = transParam.DestAddress[1];
    5836:	7870      	ldrb	r0, [r6, #1]
    5838:	71c8      	strb	r0, [r1, #7]
    583a:	2108      	movs	r1, #8
    583c:	e016      	b.n	586c <MiMAC_SendPacket+0x170>
        } else if (transParam.altDestAddr == 0 && transParam.altSrcAddr == 1)
    583e:	2a00      	cmp	r2, #0
    5840:	d05c      	beq.n	58fc <MiMAC_SendPacket+0x200>
			packet[loc++] = 0x8C;
    5842:	a904      	add	r1, sp, #16
    5844:	208c      	movs	r0, #140	; 0x8c
    5846:	7088      	strb	r0, [r1, #2]
		packet[loc++] = IEEESeqNum++;
    5848:	4b3d      	ldr	r3, [pc, #244]	; (5940 <MiMAC_SendPacket+0x244>)
    584a:	7818      	ldrb	r0, [r3, #0]
    584c:	1c47      	adds	r7, r0, #1
    584e:	701f      	strb	r7, [r3, #0]
    5850:	70c8      	strb	r0, [r1, #3]
		packet[loc++] = transParam.DestPANID.v[0];
    5852:	ab01      	add	r3, sp, #4
    5854:	7a98      	ldrb	r0, [r3, #10]
    5856:	7108      	strb	r0, [r1, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    5858:	7ad8      	ldrb	r0, [r3, #11]
    585a:	7148      	strb	r0, [r1, #5]
        if (transParam.flags.bits.broadcast)
    585c:	4663      	mov	r3, ip
    585e:	075b      	lsls	r3, r3, #29
    5860:	d560      	bpl.n	5924 <MiMAC_SendPacket+0x228>
			packet[loc++] = 0xFF;
    5862:	a904      	add	r1, sp, #16
    5864:	20ff      	movs	r0, #255	; 0xff
    5866:	7188      	strb	r0, [r1, #6]
			packet[loc++] = 0xFF;
    5868:	71c8      	strb	r0, [r1, #7]
    586a:	2108      	movs	r1, #8
        }
    }

#ifndef TARGET_SMALL
    // source PANID if necessary
    if (IntraPAN == false)
    586c:	2c00      	cmp	r4, #0
    586e:	d109      	bne.n	5884 <MiMAC_SendPacket+0x188>
    {
		packet[loc++] = MAC_PANID.v[0];
    5870:	1c48      	adds	r0, r1, #1
    5872:	b2c0      	uxtb	r0, r0
    5874:	ac04      	add	r4, sp, #16
    5876:	4e30      	ldr	r6, [pc, #192]	; (5938 <MiMAC_SendPacket+0x23c>)
    5878:	7833      	ldrb	r3, [r6, #0]
    587a:	5463      	strb	r3, [r4, r1]
		packet[loc++] = MAC_PANID.v[1];
    587c:	3102      	adds	r1, #2
    587e:	b2c9      	uxtb	r1, r1
    5880:	7876      	ldrb	r6, [r6, #1]
    5882:	5426      	strb	r6, [r4, r0]
    }
#endif

    // source address
    if (transParam.altSrcAddr)
    5884:	2a00      	cmp	r2, #0
    5886:	d02a      	beq.n	58de <MiMAC_SendPacket+0x1e2>
    {
		packet[loc++] = myNetworkAddress.v[0];
    5888:	a804      	add	r0, sp, #16
    588a:	4c2e      	ldr	r4, [pc, #184]	; (5944 <MiMAC_SendPacket+0x248>)
    588c:	7822      	ldrb	r2, [r4, #0]
    588e:	5442      	strb	r2, [r0, r1]
		packet[loc++] = myNetworkAddress.v[1];
    5890:	1c8a      	adds	r2, r1, #2
    5892:	b2d2      	uxtb	r2, r2
		packet[loc++] = myNetworkAddress.v[0];
    5894:	3101      	adds	r1, #1
		packet[loc++] = myNetworkAddress.v[1];
    5896:	b2c9      	uxtb	r1, r1
    5898:	7864      	ldrb	r4, [r4, #1]
    589a:	5444      	strb	r4, [r0, r1]
#endif


#ifndef ENABLE_SECURITY
    // write the payload
    for (i = 0; i < MACPayloadLen; i++)
    589c:	2d00      	cmp	r5, #0
    589e:	d00a      	beq.n	58b6 <MiMAC_SendPacket+0x1ba>
    58a0:	9900      	ldr	r1, [sp, #0]
    58a2:	1955      	adds	r5, r2, r5
    58a4:	b2ed      	uxtb	r5, r5
    {
		packet[loc++] = MACPayload[i];
    58a6:	ae04      	add	r6, sp, #16
    58a8:	1c50      	adds	r0, r2, #1
    58aa:	780c      	ldrb	r4, [r1, #0]
    58ac:	54b4      	strb	r4, [r6, r2]
    58ae:	3101      	adds	r1, #1
    58b0:	b2c2      	uxtb	r2, r0
    for (i = 0; i < MACPayloadLen; i++)
    58b2:	4295      	cmp	r5, r2
    58b4:	d1f8      	bne.n	58a8 <MiMAC_SendPacket+0x1ac>
    } else
    {
        i = 0x01;
    }

    dataPointer = MACPayload;
    58b6:	4a24      	ldr	r2, [pc, #144]	; (5948 <MiMAC_SendPacket+0x24c>)
    58b8:	9b00      	ldr	r3, [sp, #0]
    58ba:	6013      	str	r3, [r2, #0]
	dataConfCallback = ConfCallback;
    58bc:	4b23      	ldr	r3, [pc, #140]	; (594c <MiMAC_SendPacket+0x250>)
    58be:	9a30      	ldr	r2, [sp, #192]	; 0xc0
    58c0:	601a      	str	r2, [r3, #0]
    dataHandle = msghandle;
    58c2:	4b23      	ldr	r3, [pc, #140]	; (5950 <MiMAC_SendPacket+0x254>)
    58c4:	465a      	mov	r2, fp
    58c6:	701a      	strb	r2, [r3, #0]

    // Now Trigger the Transmission of packet
    PHY_DataReq(packet);
    58c8:	a804      	add	r0, sp, #16
    58ca:	4b22      	ldr	r3, [pc, #136]	; (5954 <MiMAC_SendPacket+0x258>)
    58cc:	4798      	blx	r3
    return true;
}
    58ce:	2001      	movs	r0, #1
    58d0:	b025      	add	sp, #148	; 0x94
    58d2:	bc3c      	pop	{r2, r3, r4, r5}
    58d4:	4690      	mov	r8, r2
    58d6:	4699      	mov	r9, r3
    58d8:	46a2      	mov	sl, r4
    58da:	46ab      	mov	fp, r5
    58dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
			packet[loc++] = MACInitParams.PAddress[i];
    58de:	4a1e      	ldr	r2, [pc, #120]	; (5958 <MiMAC_SendPacket+0x25c>)
    58e0:	6850      	ldr	r0, [r2, #4]
    58e2:	000b      	movs	r3, r1
    58e4:	3308      	adds	r3, #8
    58e6:	b2db      	uxtb	r3, r3
    58e8:	ae04      	add	r6, sp, #16
    58ea:	1c4a      	adds	r2, r1, #1
    58ec:	b2d2      	uxtb	r2, r2
    58ee:	7804      	ldrb	r4, [r0, #0]
    58f0:	5474      	strb	r4, [r6, r1]
    58f2:	3001      	adds	r0, #1
    58f4:	0011      	movs	r1, r2
        for (i = 0; i < 8; i++)
    58f6:	429a      	cmp	r2, r3
    58f8:	d1f7      	bne.n	58ea <MiMAC_SendPacket+0x1ee>
    58fa:	e7cf      	b.n	589c <MiMAC_SendPacket+0x1a0>
			packet[loc++] = 0xCC;
    58fc:	a904      	add	r1, sp, #16
    58fe:	20cc      	movs	r0, #204	; 0xcc
    5900:	7088      	strb	r0, [r1, #2]
		packet[loc++] = IEEESeqNum++;
    5902:	4b0f      	ldr	r3, [pc, #60]	; (5940 <MiMAC_SendPacket+0x244>)
    5904:	4698      	mov	r8, r3
    5906:	7818      	ldrb	r0, [r3, #0]
    5908:	1c43      	adds	r3, r0, #1
    590a:	4699      	mov	r9, r3
    590c:	4643      	mov	r3, r8
    590e:	464f      	mov	r7, r9
    5910:	701f      	strb	r7, [r3, #0]
    5912:	70c8      	strb	r0, [r1, #3]
		packet[loc++] = transParam.DestPANID.v[0];
    5914:	a801      	add	r0, sp, #4
    5916:	7a83      	ldrb	r3, [r0, #10]
    5918:	710b      	strb	r3, [r1, #4]
		packet[loc++] = transParam.DestPANID.v[1];
    591a:	7ac0      	ldrb	r0, [r0, #11]
    591c:	7148      	strb	r0, [r1, #5]
        if (transParam.flags.bits.broadcast)
    591e:	4663      	mov	r3, ip
    5920:	075b      	lsls	r3, r3, #29
    5922:	d49e      	bmi.n	5862 <MiMAC_SendPacket+0x166>
        headerLength = 7;
    5924:	2000      	movs	r0, #0
					packet[loc++] = transParam.DestAddress[i];
    5926:	ab04      	add	r3, sp, #16
    5928:	1819      	adds	r1, r3, r0
    592a:	5c33      	ldrb	r3, [r6, r0]
    592c:	718b      	strb	r3, [r1, #6]
    592e:	3001      	adds	r0, #1
                for (i = 0; i < 8; i++)
    5930:	2808      	cmp	r0, #8
    5932:	d1f8      	bne.n	5926 <MiMAC_SendPacket+0x22a>
					packet[loc++] = transParam.DestAddress[i];
    5934:	210e      	movs	r1, #14
    5936:	e799      	b.n	586c <MiMAC_SendPacket+0x170>
    5938:	20000b70 	.word	0x20000b70
    593c:	0000ffff 	.word	0x0000ffff
    5940:	20000b54 	.word	0x20000b54
    5944:	20000b58 	.word	0x20000b58
    5948:	20000270 	.word	0x20000270
    594c:	20000268 	.word	0x20000268
    5950:	2000026c 	.word	0x2000026c
    5954:	00005e11 	.word	0x00005e11
    5958:	20000b60 	.word	0x20000b60

0000595c <MiMAC_DiscardPacket>:
 *
 *****************************************************************************************/
void MiMAC_DiscardPacket(void)
{
	//re-enable buffer for next packets
	if (BankIndex < BANK_SIZE)
    595c:	4b04      	ldr	r3, [pc, #16]	; (5970 <MiMAC_DiscardPacket+0x14>)
    595e:	781b      	ldrb	r3, [r3, #0]
    5960:	2b03      	cmp	r3, #3
    5962:	d804      	bhi.n	596e <MiMAC_DiscardPacket+0x12>
	{
		RxBuffer[BankIndex].PayloadLen = 0;
    5964:	01da      	lsls	r2, r3, #7
    5966:	1ad3      	subs	r3, r2, r3
    5968:	2100      	movs	r1, #0
    596a:	4a02      	ldr	r2, [pc, #8]	; (5974 <MiMAC_DiscardPacket+0x18>)
    596c:	5499      	strb	r1, [r3, r2]
	}
}
    596e:	4770      	bx	lr
    5970:	2000000b 	.word	0x2000000b
    5974:	20000b74 	.word	0x20000b74

00005978 <MiMAC_ReceivedPacket>:
 * Remarks:
 *      None
 *
 *****************************************************************************************/
bool MiMAC_ReceivedPacket(void)
{
    5978:	b570      	push	{r4, r5, r6, lr}
	uint8_t i;

	BankIndex = 0xFF;
    597a:	22ff      	movs	r2, #255	; 0xff
    597c:	4bcd      	ldr	r3, [pc, #820]	; (5cb4 <MiMAC_ReceivedPacket+0x33c>)
    597e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < BANK_SIZE; i++)
	{
		if (RxBuffer[i].PayloadLen > 0)
    5980:	4bcd      	ldr	r3, [pc, #820]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    5982:	781b      	ldrb	r3, [r3, #0]
    5984:	2b00      	cmp	r3, #0
    5986:	d000      	beq.n	598a <MiMAC_ReceivedPacket+0x12>
    5988:	e1bd      	b.n	5d06 <MiMAC_ReceivedPacket+0x38e>
    598a:	337f      	adds	r3, #127	; 0x7f
    598c:	4aca      	ldr	r2, [pc, #808]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    598e:	5cd3      	ldrb	r3, [r2, r3]
    5990:	2b00      	cmp	r3, #0
    5992:	d10b      	bne.n	59ac <MiMAC_ReceivedPacket+0x34>
    5994:	33fe      	adds	r3, #254	; 0xfe
    5996:	5cd3      	ldrb	r3, [r2, r3]
    5998:	2b00      	cmp	r3, #0
    599a:	d12e      	bne.n	59fa <MiMAC_ReceivedPacket+0x82>
    599c:	237e      	movs	r3, #126	; 0x7e
    599e:	33ff      	adds	r3, #255	; 0xff
    59a0:	5cd3      	ldrb	r3, [r2, r3]
		MACRxPacket.RSSIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 1];
		#endif

		return true;
	}
	return false;
    59a2:	2000      	movs	r0, #0
	for (i = 0; i < BANK_SIZE; i++)
    59a4:	2203      	movs	r2, #3
		if (RxBuffer[i].PayloadLen > 0)
    59a6:	2b00      	cmp	r3, #0
    59a8:	d101      	bne.n	59ae <MiMAC_ReceivedPacket+0x36>
}
    59aa:	bd70      	pop	{r4, r5, r6, pc}
	for (i = 0; i < BANK_SIZE; i++)
    59ac:	2201      	movs	r2, #1
			BankIndex = i;
    59ae:	4bc1      	ldr	r3, [pc, #772]	; (5cb4 <MiMAC_ReceivedPacket+0x33c>)
    59b0:	701a      	strb	r2, [r3, #0]
	return false;
    59b2:	2000      	movs	r0, #0
	if (BankIndex < BANK_SIZE)
    59b4:	2a03      	cmp	r2, #3
    59b6:	d8f8      	bhi.n	59aa <MiMAC_ReceivedPacket+0x32>
		if ((RxBuffer[BankIndex].Payload[0] & 0x40) == 0)
    59b8:	0010      	movs	r0, r2
    59ba:	01d1      	lsls	r1, r2, #7
    59bc:	1a89      	subs	r1, r1, r2
    59be:	4bbe      	ldr	r3, [pc, #760]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    59c0:	185b      	adds	r3, r3, r1
    59c2:	785d      	ldrb	r5, [r3, #1]
    59c4:	2440      	movs	r4, #64	; 0x40
    59c6:	4025      	ands	r5, r4
		MACRxPacket.flags.Val = 0;
    59c8:	49bc      	ldr	r1, [pc, #752]	; (5cbc <MiMAC_ReceivedPacket+0x344>)
    59ca:	2400      	movs	r4, #0
    59cc:	700c      	strb	r4, [r1, #0]
		MACRxPacket.altSourceAddress = false;
    59ce:	73cc      	strb	r4, [r1, #15]
		addrMode = RxBuffer[BankIndex].Payload[1] & 0xCC;
    59d0:	789b      	ldrb	r3, [r3, #2]
    59d2:	2133      	movs	r1, #51	; 0x33
    59d4:	438b      	bics	r3, r1
		switch (addrMode)
    59d6:	b2d9      	uxtb	r1, r3
    59d8:	2988      	cmp	r1, #136	; 0x88
    59da:	d100      	bne.n	59de <MiMAC_ReceivedPacket+0x66>
    59dc:	e0c4      	b.n	5b68 <MiMAC_ReceivedPacket+0x1f0>
    59de:	d90e      	bls.n	59fe <MiMAC_ReceivedPacket+0x86>
    59e0:	b2d9      	uxtb	r1, r3
    59e2:	29c8      	cmp	r1, #200	; 0xc8
    59e4:	d046      	beq.n	5a74 <MiMAC_ReceivedPacket+0xfc>
    59e6:	29cc      	cmp	r1, #204	; 0xcc
    59e8:	d100      	bne.n	59ec <MiMAC_ReceivedPacket+0x74>
    59ea:	e08a      	b.n	5b02 <MiMAC_ReceivedPacket+0x18a>
    59ec:	298c      	cmp	r1, #140	; 0x8c
    59ee:	d100      	bne.n	59f2 <MiMAC_ReceivedPacket+0x7a>
    59f0:	e104      	b.n	5bfc <MiMAC_ReceivedPacket+0x284>
			MiMAC_DiscardPacket();
    59f2:	4bb3      	ldr	r3, [pc, #716]	; (5cc0 <MiMAC_ReceivedPacket+0x348>)
    59f4:	4798      	blx	r3
			return false;
    59f6:	2000      	movs	r0, #0
    59f8:	e7d7      	b.n	59aa <MiMAC_ReceivedPacket+0x32>
	for (i = 0; i < BANK_SIZE; i++)
    59fa:	2202      	movs	r2, #2
    59fc:	e7d7      	b.n	59ae <MiMAC_ReceivedPacket+0x36>
		switch (addrMode)
    59fe:	2b08      	cmp	r3, #8
    5a00:	d100      	bne.n	5a04 <MiMAC_ReceivedPacket+0x8c>
    5a02:	e131      	b.n	5c68 <MiMAC_ReceivedPacket+0x2f0>
    5a04:	2980      	cmp	r1, #128	; 0x80
    5a06:	d1f4      	bne.n	59f2 <MiMAC_ReceivedPacket+0x7a>
				MACRxPacket.flags.bits.broadcast = 1;
    5a08:	4bac      	ldr	r3, [pc, #688]	; (5cbc <MiMAC_ReceivedPacket+0x344>)
    5a0a:	7819      	ldrb	r1, [r3, #0]
    5a0c:	2404      	movs	r4, #4
    5a0e:	4321      	orrs	r1, r4
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    5a10:	2480      	movs	r4, #128	; 0x80
    5a12:	4264      	negs	r4, r4
    5a14:	4321      	orrs	r1, r4
    5a16:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    5a18:	2101      	movs	r1, #1
    5a1a:	73d9      	strb	r1, [r3, #15]
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5a1c:	4ca6      	ldr	r4, [pc, #664]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    5a1e:	01d1      	lsls	r1, r2, #7
    5a20:	1a88      	subs	r0, r1, r2
    5a22:	1821      	adds	r1, r4, r0
    5a24:	790d      	ldrb	r5, [r1, #4]
    5a26:	741d      	strb	r5, [r3, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5a28:	7949      	ldrb	r1, [r1, #5]
    5a2a:	7459      	strb	r1, [r3, #17]
    5a2c:	01d1      	lsls	r1, r2, #7
    5a2e:	1a8a      	subs	r2, r1, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[5]);
    5a30:	1d91      	adds	r1, r2, #6
    5a32:	1909      	adds	r1, r1, r4
    5a34:	6059      	str	r1, [r3, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 11;
    5a36:	5d01      	ldrb	r1, [r0, r4]
    5a38:	390b      	subs	r1, #11
    5a3a:	7319      	strb	r1, [r3, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[7]);
    5a3c:	3208      	adds	r2, #8
    5a3e:	1912      	adds	r2, r2, r4
    5a40:	609a      	str	r2, [r3, #8]
		if (RxBuffer[BankIndex].Payload[0] & 0x08)
    5a42:	4b9c      	ldr	r3, [pc, #624]	; (5cb4 <MiMAC_ReceivedPacket+0x33c>)
    5a44:	781b      	ldrb	r3, [r3, #0]
    5a46:	01d9      	lsls	r1, r3, #7
    5a48:	1ac9      	subs	r1, r1, r3
    5a4a:	4a9b      	ldr	r2, [pc, #620]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    5a4c:	1852      	adds	r2, r2, r1
    5a4e:	7851      	ldrb	r1, [r2, #1]
    5a50:	070a      	lsls	r2, r1, #28
    5a52:	d500      	bpl.n	5a56 <MiMAC_ReceivedPacket+0xde>
    5a54:	e129      	b.n	5caa <MiMAC_ReceivedPacket+0x332>
		switch (RxBuffer[BankIndex].Payload[0] & 0x07) // check frame type
    5a56:	2207      	movs	r2, #7
    5a58:	400a      	ands	r2, r1
    5a5a:	2a01      	cmp	r2, #1
    5a5c:	d100      	bne.n	5a60 <MiMAC_ReceivedPacket+0xe8>
    5a5e:	e131      	b.n	5cc4 <MiMAC_ReceivedPacket+0x34c>
    5a60:	2a00      	cmp	r2, #0
    5a62:	d100      	bne.n	5a66 <MiMAC_ReceivedPacket+0xee>
    5a64:	e149      	b.n	5cfa <MiMAC_ReceivedPacket+0x382>
    5a66:	2a03      	cmp	r2, #3
    5a68:	d100      	bne.n	5a6c <MiMAC_ReceivedPacket+0xf4>
    5a6a:	e13e      	b.n	5cea <MiMAC_ReceivedPacket+0x372>
			MiMAC_DiscardPacket();
    5a6c:	4b94      	ldr	r3, [pc, #592]	; (5cc0 <MiMAC_ReceivedPacket+0x348>)
    5a6e:	4798      	blx	r3
			return false;
    5a70:	2000      	movs	r0, #0
    5a72:	e79a      	b.n	59aa <MiMAC_ReceivedPacket+0x32>
			if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5a74:	01d1      	lsls	r1, r2, #7
    5a76:	1a89      	subs	r1, r1, r2
    5a78:	4b8f      	ldr	r3, [pc, #572]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    5a7a:	185b      	adds	r3, r3, r1
    5a7c:	799b      	ldrb	r3, [r3, #6]
    5a7e:	2bff      	cmp	r3, #255	; 0xff
    5a80:	d01c      	beq.n	5abc <MiMAC_ReceivedPacket+0x144>
			MACRxPacket.flags.bits.sourcePrsnt = 1;
    5a82:	498e      	ldr	r1, [pc, #568]	; (5cbc <MiMAC_ReceivedPacket+0x344>)
    5a84:	780c      	ldrb	r4, [r1, #0]
    5a86:	2380      	movs	r3, #128	; 0x80
    5a88:	425b      	negs	r3, r3
    5a8a:	4323      	orrs	r3, r4
    5a8c:	700b      	strb	r3, [r1, #0]
			if (bIntraPAN) // check if it is intraPAN
    5a8e:	2d00      	cmp	r5, #0
    5a90:	d021      	beq.n	5ad6 <MiMAC_ReceivedPacket+0x15e>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5a92:	4c89      	ldr	r4, [pc, #548]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    5a94:	01c3      	lsls	r3, r0, #7
    5a96:	1a18      	subs	r0, r3, r0
    5a98:	1823      	adds	r3, r4, r0
    5a9a:	791d      	ldrb	r5, [r3, #4]
    5a9c:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5a9e:	795b      	ldrb	r3, [r3, #5]
    5aa0:	744b      	strb	r3, [r1, #17]
    5aa2:	01d3      	lsls	r3, r2, #7
    5aa4:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[7]);
    5aa6:	0013      	movs	r3, r2
    5aa8:	3308      	adds	r3, #8
    5aaa:	191b      	adds	r3, r3, r4
    5aac:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 19;
    5aae:	5d03      	ldrb	r3, [r0, r4]
    5ab0:	3b13      	subs	r3, #19
    5ab2:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[15]);
    5ab4:	3210      	adds	r2, #16
    5ab6:	1912      	adds	r2, r2, r4
    5ab8:	608a      	str	r2, [r1, #8]
    5aba:	e7c2      	b.n	5a42 <MiMAC_ReceivedPacket+0xca>
			if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5abc:	01d1      	lsls	r1, r2, #7
    5abe:	1a89      	subs	r1, r1, r2
    5ac0:	4b7d      	ldr	r3, [pc, #500]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    5ac2:	185b      	adds	r3, r3, r1
    5ac4:	79db      	ldrb	r3, [r3, #7]
    5ac6:	2bff      	cmp	r3, #255	; 0xff
    5ac8:	d1db      	bne.n	5a82 <MiMAC_ReceivedPacket+0x10a>
				MACRxPacket.flags.bits.broadcast = 1;
    5aca:	497c      	ldr	r1, [pc, #496]	; (5cbc <MiMAC_ReceivedPacket+0x344>)
    5acc:	780b      	ldrb	r3, [r1, #0]
    5ace:	2404      	movs	r4, #4
    5ad0:	4323      	orrs	r3, r4
    5ad2:	700b      	strb	r3, [r1, #0]
    5ad4:	e7d5      	b.n	5a82 <MiMAC_ReceivedPacket+0x10a>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[7];
    5ad6:	4979      	ldr	r1, [pc, #484]	; (5cbc <MiMAC_ReceivedPacket+0x344>)
    5ad8:	4c77      	ldr	r4, [pc, #476]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    5ada:	01c3      	lsls	r3, r0, #7
    5adc:	1a18      	subs	r0, r3, r0
    5ade:	1823      	adds	r3, r4, r0
    5ae0:	7a1d      	ldrb	r5, [r3, #8]
    5ae2:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[8];
    5ae4:	7a5b      	ldrb	r3, [r3, #9]
    5ae6:	744b      	strb	r3, [r1, #17]
    5ae8:	01d3      	lsls	r3, r2, #7
    5aea:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[9]);
    5aec:	0013      	movs	r3, r2
    5aee:	330a      	adds	r3, #10
    5af0:	191b      	adds	r3, r3, r4
    5af2:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 21;
    5af4:	5d03      	ldrb	r3, [r0, r4]
    5af6:	3b15      	subs	r3, #21
    5af8:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[17]);
    5afa:	3212      	adds	r2, #18
    5afc:	1912      	adds	r2, r2, r4
    5afe:	608a      	str	r2, [r1, #8]
    5b00:	e79f      	b.n	5a42 <MiMAC_ReceivedPacket+0xca>
			MACRxPacket.flags.bits.sourcePrsnt = 1;
    5b02:	496e      	ldr	r1, [pc, #440]	; (5cbc <MiMAC_ReceivedPacket+0x344>)
    5b04:	780c      	ldrb	r4, [r1, #0]
    5b06:	2380      	movs	r3, #128	; 0x80
    5b08:	425b      	negs	r3, r3
    5b0a:	4323      	orrs	r3, r4
    5b0c:	700b      	strb	r3, [r1, #0]
			if (bIntraPAN) // check if it is intraPAN
    5b0e:	2d00      	cmp	r5, #0
    5b10:	d014      	beq.n	5b3c <MiMAC_ReceivedPacket+0x1c4>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5b12:	4c69      	ldr	r4, [pc, #420]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    5b14:	01d3      	lsls	r3, r2, #7
    5b16:	1a98      	subs	r0, r3, r2
    5b18:	1823      	adds	r3, r4, r0
    5b1a:	791d      	ldrb	r5, [r3, #4]
    5b1c:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5b1e:	795b      	ldrb	r3, [r3, #5]
    5b20:	744b      	strb	r3, [r1, #17]
    5b22:	01d3      	lsls	r3, r2, #7
    5b24:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[13]);
    5b26:	0013      	movs	r3, r2
    5b28:	330e      	adds	r3, #14
    5b2a:	191b      	adds	r3, r3, r4
    5b2c:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 25;
    5b2e:	5d03      	ldrb	r3, [r0, r4]
    5b30:	3b19      	subs	r3, #25
    5b32:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[21]);
    5b34:	3216      	adds	r2, #22
    5b36:	1912      	adds	r2, r2, r4
    5b38:	608a      	str	r2, [r1, #8]
    5b3a:	e782      	b.n	5a42 <MiMAC_ReceivedPacket+0xca>
				MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[13];
    5b3c:	495f      	ldr	r1, [pc, #380]	; (5cbc <MiMAC_ReceivedPacket+0x344>)
    5b3e:	4c5e      	ldr	r4, [pc, #376]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    5b40:	01d3      	lsls	r3, r2, #7
    5b42:	1a98      	subs	r0, r3, r2
    5b44:	1823      	adds	r3, r4, r0
    5b46:	7b9d      	ldrb	r5, [r3, #14]
    5b48:	740d      	strb	r5, [r1, #16]
				MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[14];
    5b4a:	7bdb      	ldrb	r3, [r3, #15]
    5b4c:	744b      	strb	r3, [r1, #17]
    5b4e:	01d3      	lsls	r3, r2, #7
    5b50:	1a9a      	subs	r2, r3, r2
				MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[15]);
    5b52:	0013      	movs	r3, r2
    5b54:	3310      	adds	r3, #16
    5b56:	191b      	adds	r3, r3, r4
    5b58:	604b      	str	r3, [r1, #4]
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 27;
    5b5a:	5d03      	ldrb	r3, [r0, r4]
    5b5c:	3b1b      	subs	r3, #27
    5b5e:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[23]);
    5b60:	3218      	adds	r2, #24
    5b62:	1912      	adds	r2, r2, r4
    5b64:	608a      	str	r2, [r1, #8]
    5b66:	e76c      	b.n	5a42 <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5b68:	01d1      	lsls	r1, r2, #7
    5b6a:	1a89      	subs	r1, r1, r2
    5b6c:	4b52      	ldr	r3, [pc, #328]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    5b6e:	185b      	adds	r3, r3, r1
    5b70:	799b      	ldrb	r3, [r3, #6]
    5b72:	2bff      	cmp	r3, #255	; 0xff
    5b74:	d01f      	beq.n	5bb6 <MiMAC_ReceivedPacket+0x23e>
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    5b76:	4b51      	ldr	r3, [pc, #324]	; (5cbc <MiMAC_ReceivedPacket+0x344>)
    5b78:	781c      	ldrb	r4, [r3, #0]
    5b7a:	2180      	movs	r1, #128	; 0x80
    5b7c:	4249      	negs	r1, r1
    5b7e:	4321      	orrs	r1, r4
    5b80:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    5b82:	2101      	movs	r1, #1
    5b84:	73d9      	strb	r1, [r3, #15]
				if (bIntraPAN == false)
    5b86:	2d00      	cmp	r5, #0
    5b88:	d122      	bne.n	5bd0 <MiMAC_ReceivedPacket+0x258>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[7];
    5b8a:	0019      	movs	r1, r3
    5b8c:	4c4a      	ldr	r4, [pc, #296]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    5b8e:	01c3      	lsls	r3, r0, #7
    5b90:	1a18      	subs	r0, r3, r0
    5b92:	1823      	adds	r3, r4, r0
    5b94:	7a1d      	ldrb	r5, [r3, #8]
    5b96:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[8];
    5b98:	7a5b      	ldrb	r3, [r3, #9]
    5b9a:	744b      	strb	r3, [r1, #17]
    5b9c:	01d3      	lsls	r3, r2, #7
    5b9e:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[9]);
    5ba0:	0013      	movs	r3, r2
    5ba2:	330a      	adds	r3, #10
    5ba4:	191b      	adds	r3, r3, r4
    5ba6:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 15;
    5ba8:	5d03      	ldrb	r3, [r0, r4]
    5baa:	3b0f      	subs	r3, #15
    5bac:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[11]);
    5bae:	320c      	adds	r2, #12
    5bb0:	1912      	adds	r2, r2, r4
    5bb2:	608a      	str	r2, [r1, #8]
    5bb4:	e745      	b.n	5a42 <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5bb6:	01d1      	lsls	r1, r2, #7
    5bb8:	1a89      	subs	r1, r1, r2
    5bba:	4b3f      	ldr	r3, [pc, #252]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    5bbc:	185b      	adds	r3, r3, r1
    5bbe:	79db      	ldrb	r3, [r3, #7]
    5bc0:	2bff      	cmp	r3, #255	; 0xff
    5bc2:	d1d8      	bne.n	5b76 <MiMAC_ReceivedPacket+0x1fe>
					MACRxPacket.flags.bits.broadcast = 1;
    5bc4:	493d      	ldr	r1, [pc, #244]	; (5cbc <MiMAC_ReceivedPacket+0x344>)
    5bc6:	780b      	ldrb	r3, [r1, #0]
    5bc8:	2404      	movs	r4, #4
    5bca:	4323      	orrs	r3, r4
    5bcc:	700b      	strb	r3, [r1, #0]
    5bce:	e7d2      	b.n	5b76 <MiMAC_ReceivedPacket+0x1fe>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5bd0:	493a      	ldr	r1, [pc, #232]	; (5cbc <MiMAC_ReceivedPacket+0x344>)
    5bd2:	4c39      	ldr	r4, [pc, #228]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    5bd4:	01c3      	lsls	r3, r0, #7
    5bd6:	1a18      	subs	r0, r3, r0
    5bd8:	1823      	adds	r3, r4, r0
    5bda:	791d      	ldrb	r5, [r3, #4]
    5bdc:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5bde:	795b      	ldrb	r3, [r3, #5]
    5be0:	744b      	strb	r3, [r1, #17]
    5be2:	01d3      	lsls	r3, r2, #7
    5be4:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[7]);
    5be6:	0013      	movs	r3, r2
    5be8:	3308      	adds	r3, #8
    5bea:	191b      	adds	r3, r3, r4
    5bec:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 13;
    5bee:	5d03      	ldrb	r3, [r0, r4]
    5bf0:	3b0d      	subs	r3, #13
    5bf2:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[9]);
    5bf4:	320a      	adds	r2, #10
    5bf6:	1912      	adds	r2, r2, r4
    5bf8:	608a      	str	r2, [r1, #8]
    5bfa:	e722      	b.n	5a42 <MiMAC_ReceivedPacket+0xca>
				MACRxPacket.flags.bits.sourcePrsnt = 1;
    5bfc:	4b2f      	ldr	r3, [pc, #188]	; (5cbc <MiMAC_ReceivedPacket+0x344>)
    5bfe:	781c      	ldrb	r4, [r3, #0]
    5c00:	2180      	movs	r1, #128	; 0x80
    5c02:	4249      	negs	r1, r1
    5c04:	4321      	orrs	r1, r4
    5c06:	7019      	strb	r1, [r3, #0]
				MACRxPacket.altSourceAddress = true;
    5c08:	2101      	movs	r1, #1
    5c0a:	73d9      	strb	r1, [r3, #15]
				if (bIntraPAN) // check if it is intraPAN
    5c0c:	2d00      	cmp	r5, #0
    5c0e:	d015      	beq.n	5c3c <MiMAC_ReceivedPacket+0x2c4>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[3];
    5c10:	0019      	movs	r1, r3
    5c12:	4c29      	ldr	r4, [pc, #164]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    5c14:	01d3      	lsls	r3, r2, #7
    5c16:	1a98      	subs	r0, r3, r2
    5c18:	1823      	adds	r3, r4, r0
    5c1a:	791d      	ldrb	r5, [r3, #4]
    5c1c:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[4];
    5c1e:	795b      	ldrb	r3, [r3, #5]
    5c20:	744b      	strb	r3, [r1, #17]
    5c22:	01d3      	lsls	r3, r2, #7
    5c24:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[13]);
    5c26:	0013      	movs	r3, r2
    5c28:	330e      	adds	r3, #14
    5c2a:	191b      	adds	r3, r3, r4
    5c2c:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 19;
    5c2e:	5d03      	ldrb	r3, [r0, r4]
    5c30:	3b13      	subs	r3, #19
    5c32:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[15]);
    5c34:	3210      	adds	r2, #16
    5c36:	1912      	adds	r2, r2, r4
    5c38:	608a      	str	r2, [r1, #8]
    5c3a:	e702      	b.n	5a42 <MiMAC_ReceivedPacket+0xca>
					MACRxPacket.SourcePANID.v[0] = RxBuffer[BankIndex].Payload[12];
    5c3c:	491f      	ldr	r1, [pc, #124]	; (5cbc <MiMAC_ReceivedPacket+0x344>)
    5c3e:	4c1e      	ldr	r4, [pc, #120]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    5c40:	01d3      	lsls	r3, r2, #7
    5c42:	1a98      	subs	r0, r3, r2
    5c44:	1823      	adds	r3, r4, r0
    5c46:	7b5d      	ldrb	r5, [r3, #13]
    5c48:	740d      	strb	r5, [r1, #16]
					MACRxPacket.SourcePANID.v[1] = RxBuffer[BankIndex].Payload[13];
    5c4a:	7b9b      	ldrb	r3, [r3, #14]
    5c4c:	744b      	strb	r3, [r1, #17]
    5c4e:	01d3      	lsls	r3, r2, #7
    5c50:	1a9a      	subs	r2, r3, r2
					MACRxPacket.SourceAddress = &(RxBuffer[BankIndex].Payload[14]);
    5c52:	0013      	movs	r3, r2
    5c54:	330f      	adds	r3, #15
    5c56:	191b      	adds	r3, r3, r4
    5c58:	604b      	str	r3, [r1, #4]
					MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 21;
    5c5a:	5d03      	ldrb	r3, [r0, r4]
    5c5c:	3b15      	subs	r3, #21
    5c5e:	730b      	strb	r3, [r1, #12]
					MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[17]);
    5c60:	3212      	adds	r2, #18
    5c62:	1912      	adds	r2, r2, r4
    5c64:	608a      	str	r2, [r1, #8]
    5c66:	e6ec      	b.n	5a42 <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5c68:	01d1      	lsls	r1, r2, #7
    5c6a:	1a89      	subs	r1, r1, r2
    5c6c:	4b12      	ldr	r3, [pc, #72]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    5c6e:	185b      	adds	r3, r3, r1
    5c70:	799b      	ldrb	r3, [r3, #6]
    5c72:	2bff      	cmp	r3, #255	; 0xff
    5c74:	d00c      	beq.n	5c90 <MiMAC_ReceivedPacket+0x318>
				MACRxPacket.PayloadLen = RxBuffer[BankIndex].PayloadLen - 10;
    5c76:	4911      	ldr	r1, [pc, #68]	; (5cbc <MiMAC_ReceivedPacket+0x344>)
    5c78:	4c0f      	ldr	r4, [pc, #60]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    5c7a:	01c3      	lsls	r3, r0, #7
    5c7c:	1a18      	subs	r0, r3, r0
    5c7e:	5d03      	ldrb	r3, [r0, r4]
    5c80:	3b0a      	subs	r3, #10
    5c82:	730b      	strb	r3, [r1, #12]
				MACRxPacket.Payload = &(RxBuffer[BankIndex].Payload[7]);
    5c84:	01d3      	lsls	r3, r2, #7
    5c86:	1a9a      	subs	r2, r3, r2
    5c88:	3208      	adds	r2, #8
    5c8a:	1912      	adds	r2, r2, r4
    5c8c:	608a      	str	r2, [r1, #8]
			break;
    5c8e:	e6d8      	b.n	5a42 <MiMAC_ReceivedPacket+0xca>
				if (RxBuffer[BankIndex].Payload[5] == 0xFF && RxBuffer[BankIndex].Payload[6] == 0xFF)
    5c90:	01d1      	lsls	r1, r2, #7
    5c92:	1a89      	subs	r1, r1, r2
    5c94:	4b08      	ldr	r3, [pc, #32]	; (5cb8 <MiMAC_ReceivedPacket+0x340>)
    5c96:	185b      	adds	r3, r3, r1
    5c98:	79db      	ldrb	r3, [r3, #7]
    5c9a:	2bff      	cmp	r3, #255	; 0xff
    5c9c:	d1eb      	bne.n	5c76 <MiMAC_ReceivedPacket+0x2fe>
					MACRxPacket.flags.bits.broadcast = 1;
    5c9e:	4907      	ldr	r1, [pc, #28]	; (5cbc <MiMAC_ReceivedPacket+0x344>)
    5ca0:	780b      	ldrb	r3, [r1, #0]
    5ca2:	2404      	movs	r4, #4
    5ca4:	4323      	orrs	r3, r4
    5ca6:	700b      	strb	r3, [r1, #0]
    5ca8:	e7e5      	b.n	5c76 <MiMAC_ReceivedPacket+0x2fe>
			MiMAC_DiscardPacket();
    5caa:	4b05      	ldr	r3, [pc, #20]	; (5cc0 <MiMAC_ReceivedPacket+0x348>)
    5cac:	4798      	blx	r3
			return false;
    5cae:	2000      	movs	r0, #0
    5cb0:	e67b      	b.n	59aa <MiMAC_ReceivedPacket+0x32>
    5cb2:	46c0      	nop			; (mov r8, r8)
    5cb4:	2000000b 	.word	0x2000000b
    5cb8:	20000b74 	.word	0x20000b74
    5cbc:	20003744 	.word	0x20003744
    5cc0:	0000595d 	.word	0x0000595d
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_DATA;
    5cc4:	4912      	ldr	r1, [pc, #72]	; (5d10 <MiMAC_ReceivedPacket+0x398>)
    5cc6:	780a      	ldrb	r2, [r1, #0]
    5cc8:	2003      	movs	r0, #3
    5cca:	4382      	bics	r2, r0
    5ccc:	700a      	strb	r2, [r1, #0]
		MACRxPacket.LQIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 2];
    5cce:	4a11      	ldr	r2, [pc, #68]	; (5d14 <MiMAC_ReceivedPacket+0x39c>)
    5cd0:	01d9      	lsls	r1, r3, #7
    5cd2:	1acb      	subs	r3, r1, r3
    5cd4:	5c98      	ldrb	r0, [r3, r2]
    5cd6:	490e      	ldr	r1, [pc, #56]	; (5d10 <MiMAC_ReceivedPacket+0x398>)
    5cd8:	18d3      	adds	r3, r2, r3
    5cda:	181a      	adds	r2, r3, r0
    5cdc:	3a01      	subs	r2, #1
    5cde:	7812      	ldrb	r2, [r2, #0]
    5ce0:	738a      	strb	r2, [r1, #14]
		MACRxPacket.RSSIValue = RxBuffer[BankIndex].Payload[RxBuffer[BankIndex].PayloadLen - 1];
    5ce2:	5c1b      	ldrb	r3, [r3, r0]
    5ce4:	734b      	strb	r3, [r1, #13]
		return true;
    5ce6:	2001      	movs	r0, #1
    5ce8:	e65f      	b.n	59aa <MiMAC_ReceivedPacket+0x32>
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_COMMAND;
    5cea:	4909      	ldr	r1, [pc, #36]	; (5d10 <MiMAC_ReceivedPacket+0x398>)
    5cec:	780a      	ldrb	r2, [r1, #0]
    5cee:	2003      	movs	r0, #3
    5cf0:	4382      	bics	r2, r0
    5cf2:	2001      	movs	r0, #1
    5cf4:	4302      	orrs	r2, r0
    5cf6:	700a      	strb	r2, [r1, #0]
			break;
    5cf8:	e7e9      	b.n	5cce <MiMAC_ReceivedPacket+0x356>
			MACRxPacket.flags.bits.packetType = PACKET_TYPE_RESERVE;
    5cfa:	4905      	ldr	r1, [pc, #20]	; (5d10 <MiMAC_ReceivedPacket+0x398>)
    5cfc:	780a      	ldrb	r2, [r1, #0]
    5cfe:	2003      	movs	r0, #3
    5d00:	4302      	orrs	r2, r0
    5d02:	700a      	strb	r2, [r1, #0]
			break;
    5d04:	e7e3      	b.n	5cce <MiMAC_ReceivedPacket+0x356>
			BankIndex = i;
    5d06:	2200      	movs	r2, #0
    5d08:	4b03      	ldr	r3, [pc, #12]	; (5d18 <MiMAC_ReceivedPacket+0x3a0>)
    5d0a:	701a      	strb	r2, [r3, #0]
    5d0c:	e654      	b.n	59b8 <MiMAC_ReceivedPacket+0x40>
    5d0e:	46c0      	nop			; (mov r8, r8)
    5d10:	20003744 	.word	0x20003744
    5d14:	20000b74 	.word	0x20000b74
    5d18:	2000000b 	.word	0x2000000b

00005d1c <MiMAC_ChannelAssessment>:
     * Remarks:
     *      None
     *
     *****************************************************************************************/
uint8_t MiMAC_ChannelAssessment(uint8_t AssessmentMode)
{
    5d1c:	b510      	push	{r4, lr}
		uint8_t ed;
		ed = PHY_EdReq();
		//printf(" %u ", ed);
		return ed;
	}
	return 0;
    5d1e:	2300      	movs	r3, #0
	if( AssessmentMode == CHANNEL_ASSESSMENT_ENERGY_DETECT)
    5d20:	2801      	cmp	r0, #1
    5d22:	d001      	beq.n	5d28 <MiMAC_ChannelAssessment+0xc>
}
    5d24:	0018      	movs	r0, r3
    5d26:	bd10      	pop	{r4, pc}
		ed = PHY_EdReq();
    5d28:	4b01      	ldr	r3, [pc, #4]	; (5d30 <MiMAC_ChannelAssessment+0x14>)
    5d2a:	4798      	blx	r3
    5d2c:	0003      	movs	r3, r0
		return ed;
    5d2e:	e7f9      	b.n	5d24 <MiMAC_ChannelAssessment+0x8>
    5d30:	00005fa1 	.word	0x00005fa1

00005d34 <MiMAC_SymbolToTicks>:
* Returns:
*      converted value in uint32.
*****************************************************************************************/
uint32_t MiMAC_SymbolToTicks(uint32_t symbols)
{
	return SYMBOLS_TO_TICKS(symbols);
    5d34:	0100      	lsls	r0, r0, #4
}
    5d36:	4770      	bx	lr

00005d38 <MiMAC_GetPHYChannelInfo>:
*****************************************************************************************/
uint32_t MiMAC_GetPHYChannelInfo(void)
{
	uint32_t channelMap = FULL_CHANNEL_MAP;
	return channelMap;
}
    5d38:	4800      	ldr	r0, [pc, #0]	; (5d3c <MiMAC_GetPHYChannelInfo+0x4>)
    5d3a:	4770      	bx	lr
    5d3c:	07fff800 	.word	0x07fff800

00005d40 <PHY_DataConf>:
 *      None
 *
 *****************************************************************************************/
void PHY_DataConf(uint8_t status)
{
	dataStatus = (miwi_status_t)status;
    5d40:	4b02      	ldr	r3, [pc, #8]	; (5d4c <PHY_DataConf+0xc>)
    5d42:	7018      	strb	r0, [r3, #0]
	dataConfAvailable = true;
    5d44:	2201      	movs	r2, #1
    5d46:	4b02      	ldr	r3, [pc, #8]	; (5d50 <PHY_DataConf+0x10>)
    5d48:	701a      	strb	r2, [r3, #0]
}
    5d4a:	4770      	bx	lr
    5d4c:	20000b68 	.word	0x20000b68
    5d50:	20000267 	.word	0x20000267

00005d54 <MiMAC_Task>:

void MiMAC_Task(void)
{
    5d54:	b510      	push	{r4, lr}
  PHY_TaskHandler();
    5d56:	4b0b      	ldr	r3, [pc, #44]	; (5d84 <MiMAC_Task+0x30>)
    5d58:	4798      	blx	r3
  if(dataConfCallback && dataConfAvailable)
    5d5a:	4b0b      	ldr	r3, [pc, #44]	; (5d88 <MiMAC_Task+0x34>)
    5d5c:	681b      	ldr	r3, [r3, #0]
    5d5e:	2b00      	cmp	r3, #0
    5d60:	d003      	beq.n	5d6a <MiMAC_Task+0x16>
    5d62:	4a0a      	ldr	r2, [pc, #40]	; (5d8c <MiMAC_Task+0x38>)
    5d64:	7812      	ldrb	r2, [r2, #0]
    5d66:	2a00      	cmp	r2, #0
    5d68:	d100      	bne.n	5d6c <MiMAC_Task+0x18>
  {
	  dataConfCallback(dataHandle, dataStatus, dataPointer);
	  dataConfAvailable = false;
  }
}
    5d6a:	bd10      	pop	{r4, pc}
	  dataConfCallback(dataHandle, dataStatus, dataPointer);
    5d6c:	4a08      	ldr	r2, [pc, #32]	; (5d90 <MiMAC_Task+0x3c>)
    5d6e:	6812      	ldr	r2, [r2, #0]
    5d70:	4908      	ldr	r1, [pc, #32]	; (5d94 <MiMAC_Task+0x40>)
    5d72:	7809      	ldrb	r1, [r1, #0]
    5d74:	4808      	ldr	r0, [pc, #32]	; (5d98 <MiMAC_Task+0x44>)
    5d76:	7800      	ldrb	r0, [r0, #0]
    5d78:	4798      	blx	r3
	  dataConfAvailable = false;
    5d7a:	2200      	movs	r2, #0
    5d7c:	4b03      	ldr	r3, [pc, #12]	; (5d8c <MiMAC_Task+0x38>)
    5d7e:	701a      	strb	r2, [r3, #0]
}
    5d80:	e7f3      	b.n	5d6a <MiMAC_Task+0x16>
    5d82:	46c0      	nop			; (mov r8, r8)
    5d84:	00006021 	.word	0x00006021
    5d88:	20000268 	.word	0x20000268
    5d8c:	20000267 	.word	0x20000267
    5d90:	20000270 	.word	0x20000270
    5d94:	20000b68 	.word	0x20000b68
    5d98:	2000026c 	.word	0x2000026c

00005d9c <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    5d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5d9e:	0004      	movs	r4, r0
	trx_reg_write(reg, value);
    5da0:	4f0b      	ldr	r7, [pc, #44]	; (5dd0 <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    5da2:	4e0c      	ldr	r6, [pc, #48]	; (5dd4 <phyTrxSetState+0x38>)
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    5da4:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    5da6:	2103      	movs	r1, #3
    5da8:	2002      	movs	r0, #2
    5daa:	47b8      	blx	r7
	value = trx_reg_read(reg);
    5dac:	2001      	movs	r0, #1
    5dae:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    5db0:	4028      	ands	r0, r5
    5db2:	2808      	cmp	r0, #8
    5db4:	d1f7      	bne.n	5da6 <phyTrxSetState+0xa>
	trx_reg_write(reg, value);
    5db6:	4f06      	ldr	r7, [pc, #24]	; (5dd0 <phyTrxSetState+0x34>)
	value = trx_reg_read(reg);
    5db8:	4e06      	ldr	r6, [pc, #24]	; (5dd4 <phyTrxSetState+0x38>)

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    5dba:	251f      	movs	r5, #31
	trx_reg_write(reg, value);
    5dbc:	0021      	movs	r1, r4
    5dbe:	2002      	movs	r0, #2
    5dc0:	47b8      	blx	r7
	value = trx_reg_read(reg);
    5dc2:	2001      	movs	r0, #1
    5dc4:	47b0      	blx	r6
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    5dc6:	4028      	ands	r0, r5
    5dc8:	4284      	cmp	r4, r0
    5dca:	d1f7      	bne.n	5dbc <phyTrxSetState+0x20>
}
    5dcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5dce:	46c0      	nop			; (mov r8, r8)
    5dd0:	00006eb9 	.word	0x00006eb9
    5dd4:	00006dbd 	.word	0x00006dbd

00005dd8 <phySetRxState>:
{
    5dd8:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    5dda:	2008      	movs	r0, #8
    5ddc:	4b08      	ldr	r3, [pc, #32]	; (5e00 <phySetRxState+0x28>)
    5dde:	4798      	blx	r3
	value = trx_reg_read(reg);
    5de0:	200f      	movs	r0, #15
    5de2:	4b08      	ldr	r3, [pc, #32]	; (5e04 <phySetRxState+0x2c>)
    5de4:	4798      	blx	r3
	if (phyRxState) {
    5de6:	4b08      	ldr	r3, [pc, #32]	; (5e08 <phySetRxState+0x30>)
    5de8:	781b      	ldrb	r3, [r3, #0]
    5dea:	2b00      	cmp	r3, #0
    5dec:	d100      	bne.n	5df0 <phySetRxState+0x18>
}
    5dee:	bd10      	pop	{r4, pc}
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    5df0:	2016      	movs	r0, #22
    5df2:	4b03      	ldr	r3, [pc, #12]	; (5e00 <phySetRxState+0x28>)
    5df4:	4798      	blx	r3
		phyState = PHY_STATE_IDLE;
    5df6:	2201      	movs	r2, #1
    5df8:	4b04      	ldr	r3, [pc, #16]	; (5e0c <phySetRxState+0x34>)
    5dfa:	701a      	strb	r2, [r3, #0]
}
    5dfc:	e7f7      	b.n	5dee <phySetRxState+0x16>
    5dfe:	46c0      	nop			; (mov r8, r8)
    5e00:	00005d9d 	.word	0x00005d9d
    5e04:	00006dbd 	.word	0x00006dbd
    5e08:	200002f4 	.word	0x200002f4
    5e0c:	200002f5 	.word	0x200002f5

00005e10 <PHY_DataReq>:
{
    5e10:	b510      	push	{r4, lr}
    5e12:	0004      	movs	r4, r0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    5e14:	2019      	movs	r0, #25
    5e16:	4b0c      	ldr	r3, [pc, #48]	; (5e48 <PHY_DataReq+0x38>)
    5e18:	4798      	blx	r3
	value = trx_reg_read(reg);
    5e1a:	200f      	movs	r0, #15
    5e1c:	4b0b      	ldr	r3, [pc, #44]	; (5e4c <PHY_DataReq+0x3c>)
    5e1e:	4798      	blx	r3
	data[0] += 2;// 2
    5e20:	7821      	ldrb	r1, [r4, #0]
    5e22:	1c8b      	adds	r3, r1, #2
    5e24:	7023      	strb	r3, [r4, #0]
	trx_frame_write(&data[0], (data[0]-1 ) /* length value*/);
    5e26:	3101      	adds	r1, #1
    5e28:	b2c9      	uxtb	r1, r1
    5e2a:	0020      	movs	r0, r4
    5e2c:	4b08      	ldr	r3, [pc, #32]	; (5e50 <PHY_DataReq+0x40>)
    5e2e:	4798      	blx	r3
	phyState = PHY_STATE_TX_WAIT_END;
    5e30:	2203      	movs	r2, #3
    5e32:	4b08      	ldr	r3, [pc, #32]	; (5e54 <PHY_DataReq+0x44>)
    5e34:	701a      	strb	r2, [r3, #0]
    5e36:	4b08      	ldr	r3, [pc, #32]	; (5e58 <PHY_DataReq+0x48>)
    5e38:	2280      	movs	r2, #128	; 0x80
    5e3a:	0352      	lsls	r2, r2, #13
    5e3c:	619a      	str	r2, [r3, #24]
  __ASM volatile ("nop");
    5e3e:	46c0      	nop			; (mov r8, r8)
    5e40:	46c0      	nop			; (mov r8, r8)
		port_base->OUTCLR.reg = pin_mask;
    5e42:	615a      	str	r2, [r3, #20]
}
    5e44:	bd10      	pop	{r4, pc}
    5e46:	46c0      	nop			; (mov r8, r8)
    5e48:	00005d9d 	.word	0x00005d9d
    5e4c:	00006dbd 	.word	0x00006dbd
    5e50:	000070e9 	.word	0x000070e9
    5e54:	200002f5 	.word	0x200002f5
    5e58:	41004400 	.word	0x41004400

00005e5c <PHY_RandomReq>:
{
    5e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e5e:	46c6      	mov	lr, r8
    5e60:	b500      	push	{lr}
	phyTrxSetState(TRX_CMD_RX_ON);
    5e62:	2006      	movs	r0, #6
    5e64:	4b0d      	ldr	r3, [pc, #52]	; (5e9c <PHY_RandomReq+0x40>)
    5e66:	4798      	blx	r3
    5e68:	2400      	movs	r4, #0
	uint16_t rnd = 0;
    5e6a:	2500      	movs	r5, #0
		delay_cycles_us(1);
    5e6c:	4f0c      	ldr	r7, [pc, #48]	; (5ea0 <PHY_RandomReq+0x44>)
	value = trx_reg_read(reg);
    5e6e:	4e0d      	ldr	r6, [pc, #52]	; (5ea4 <PHY_RandomReq+0x48>)
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    5e70:	2303      	movs	r3, #3
    5e72:	4698      	mov	r8, r3
		delay_cycles_us(1);
    5e74:	2001      	movs	r0, #1
    5e76:	47b8      	blx	r7
	value = trx_reg_read(reg);
    5e78:	2006      	movs	r0, #6
    5e7a:	47b0      	blx	r6
		rndValue = (phyReadRegister(PHY_RSSI_REG) >> RND_VALUE) & 3;
    5e7c:	0940      	lsrs	r0, r0, #5
		rnd |= rndValue << i;
    5e7e:	4643      	mov	r3, r8
    5e80:	4018      	ands	r0, r3
    5e82:	40a0      	lsls	r0, r4
    5e84:	4305      	orrs	r5, r0
    5e86:	b2ad      	uxth	r5, r5
    5e88:	3402      	adds	r4, #2
	for (uint8_t i = 0; i < 16; i += 2) {
    5e8a:	2c10      	cmp	r4, #16
    5e8c:	d1f2      	bne.n	5e74 <PHY_RandomReq+0x18>
	phySetRxState();
    5e8e:	4b06      	ldr	r3, [pc, #24]	; (5ea8 <PHY_RandomReq+0x4c>)
    5e90:	4798      	blx	r3
}
    5e92:	0028      	movs	r0, r5
    5e94:	bc04      	pop	{r2}
    5e96:	4690      	mov	r8, r2
    5e98:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5e9a:	46c0      	nop			; (mov r8, r8)
    5e9c:	00005d9d 	.word	0x00005d9d
    5ea0:	00000155 	.word	0x00000155
    5ea4:	00006dbd 	.word	0x00006dbd
    5ea8:	00005dd9 	.word	0x00005dd9

00005eac <PHY_Init>:
{
    5eac:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    5eae:	4b0d      	ldr	r3, [pc, #52]	; (5ee4 <PHY_Init+0x38>)
    5eb0:	4798      	blx	r3
	PhyReset();
    5eb2:	4b0d      	ldr	r3, [pc, #52]	; (5ee8 <PHY_Init+0x3c>)
    5eb4:	4798      	blx	r3
	phyRxState = false;
    5eb6:	2200      	movs	r2, #0
    5eb8:	4b0c      	ldr	r3, [pc, #48]	; (5eec <PHY_Init+0x40>)
    5eba:	701a      	strb	r2, [r3, #0]
	trx_reg_write(reg, value);
    5ebc:	4e0c      	ldr	r6, [pc, #48]	; (5ef0 <PHY_Init+0x44>)
	value = trx_reg_read(reg);
    5ebe:	4d0d      	ldr	r5, [pc, #52]	; (5ef4 <PHY_Init+0x48>)
	(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    5ec0:	241f      	movs	r4, #31
	trx_reg_write(reg, value);
    5ec2:	2108      	movs	r1, #8
    5ec4:	2002      	movs	r0, #2
    5ec6:	47b0      	blx	r6
	value = trx_reg_read(reg);
    5ec8:	2001      	movs	r0, #1
    5eca:	47a8      	blx	r5
	(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    5ecc:	4020      	ands	r0, r4
    5ece:	2808      	cmp	r0, #8
    5ed0:	d1f7      	bne.n	5ec2 <PHY_Init+0x16>
	trx_reg_write(reg, value);
    5ed2:	212e      	movs	r1, #46	; 0x2e
    5ed4:	3804      	subs	r0, #4
    5ed6:	4c06      	ldr	r4, [pc, #24]	; (5ef0 <PHY_Init+0x44>)
    5ed8:	47a0      	blx	r4
    5eda:	21a0      	movs	r1, #160	; 0xa0
    5edc:	200c      	movs	r0, #12
    5ede:	47a0      	blx	r4
}
    5ee0:	bd70      	pop	{r4, r5, r6, pc}
    5ee2:	46c0      	nop			; (mov r8, r8)
    5ee4:	00006c71 	.word	0x00006c71
    5ee8:	00006d8d 	.word	0x00006d8d
    5eec:	200002f4 	.word	0x200002f4
    5ef0:	00006eb9 	.word	0x00006eb9
    5ef4:	00006dbd 	.word	0x00006dbd

00005ef8 <PHY_SetRxState>:
{
    5ef8:	b510      	push	{r4, lr}
	phyRxState = rx;
    5efa:	4b02      	ldr	r3, [pc, #8]	; (5f04 <PHY_SetRxState+0xc>)
    5efc:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    5efe:	4b02      	ldr	r3, [pc, #8]	; (5f08 <PHY_SetRxState+0x10>)
    5f00:	4798      	blx	r3
}
    5f02:	bd10      	pop	{r4, pc}
    5f04:	200002f4 	.word	0x200002f4
    5f08:	00005dd9 	.word	0x00005dd9

00005f0c <PHY_SetChannel>:
{
    5f0c:	b510      	push	{r4, lr}
    5f0e:	0004      	movs	r4, r0
	value = trx_reg_read(reg);
    5f10:	2008      	movs	r0, #8
    5f12:	4b05      	ldr	r3, [pc, #20]	; (5f28 <PHY_SetChannel+0x1c>)
    5f14:	4798      	blx	r3
	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
    5f16:	231f      	movs	r3, #31
    5f18:	0001      	movs	r1, r0
    5f1a:	4399      	bics	r1, r3
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
    5f1c:	4321      	orrs	r1, r4
	trx_reg_write(reg, value);
    5f1e:	b2c9      	uxtb	r1, r1
    5f20:	2008      	movs	r0, #8
    5f22:	4b02      	ldr	r3, [pc, #8]	; (5f2c <PHY_SetChannel+0x20>)
    5f24:	4798      	blx	r3
}
    5f26:	bd10      	pop	{r4, pc}
    5f28:	00006dbd 	.word	0x00006dbd
    5f2c:	00006eb9 	.word	0x00006eb9

00005f30 <PHY_SetPanId>:
{
    5f30:	b530      	push	{r4, r5, lr}
    5f32:	b083      	sub	sp, #12
    5f34:	466b      	mov	r3, sp
    5f36:	1d9d      	adds	r5, r3, #6
    5f38:	80d8      	strh	r0, [r3, #6]
	trx_reg_write(reg, value);
    5f3a:	b2c1      	uxtb	r1, r0
    5f3c:	2022      	movs	r0, #34	; 0x22
    5f3e:	4c03      	ldr	r4, [pc, #12]	; (5f4c <PHY_SetPanId+0x1c>)
    5f40:	47a0      	blx	r4
    5f42:	7869      	ldrb	r1, [r5, #1]
    5f44:	2023      	movs	r0, #35	; 0x23
    5f46:	47a0      	blx	r4
}
    5f48:	b003      	add	sp, #12
    5f4a:	bd30      	pop	{r4, r5, pc}
    5f4c:	00006eb9 	.word	0x00006eb9

00005f50 <PHY_SetShortAddr>:
{
    5f50:	b570      	push	{r4, r5, r6, lr}
    5f52:	b082      	sub	sp, #8
    5f54:	466b      	mov	r3, sp
    5f56:	1d9e      	adds	r6, r3, #6
    5f58:	80d8      	strh	r0, [r3, #6]
	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    5f5a:	b2c4      	uxtb	r4, r0
	trx_reg_write(reg, value);
    5f5c:	0021      	movs	r1, r4
    5f5e:	2020      	movs	r0, #32
    5f60:	4d05      	ldr	r5, [pc, #20]	; (5f78 <PHY_SetShortAddr+0x28>)
    5f62:	47a8      	blx	r5
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    5f64:	7876      	ldrb	r6, [r6, #1]
	trx_reg_write(reg, value);
    5f66:	0031      	movs	r1, r6
    5f68:	2021      	movs	r0, #33	; 0x21
    5f6a:	47a8      	blx	r5
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
    5f6c:	19a4      	adds	r4, r4, r6
	trx_reg_write(reg, value);
    5f6e:	b2e1      	uxtb	r1, r4
    5f70:	202d      	movs	r0, #45	; 0x2d
    5f72:	47a8      	blx	r5
}
    5f74:	b002      	add	sp, #8
    5f76:	bd70      	pop	{r4, r5, r6, pc}
    5f78:	00006eb9 	.word	0x00006eb9

00005f7c <PHY_Sleep>:
{
    5f7c:	b510      	push	{r4, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    5f7e:	2008      	movs	r0, #8
    5f80:	4b04      	ldr	r3, [pc, #16]	; (5f94 <PHY_Sleep+0x18>)
    5f82:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    5f84:	2280      	movs	r2, #128	; 0x80
    5f86:	0352      	lsls	r2, r2, #13
    5f88:	4b03      	ldr	r3, [pc, #12]	; (5f98 <PHY_Sleep+0x1c>)
    5f8a:	619a      	str	r2, [r3, #24]
	phyState = PHY_STATE_SLEEP;
    5f8c:	2202      	movs	r2, #2
    5f8e:	4b03      	ldr	r3, [pc, #12]	; (5f9c <PHY_Sleep+0x20>)
    5f90:	701a      	strb	r2, [r3, #0]
}
    5f92:	bd10      	pop	{r4, pc}
    5f94:	00005d9d 	.word	0x00005d9d
    5f98:	41004400 	.word	0x41004400
    5f9c:	200002f5 	.word	0x200002f5

00005fa0 <PHY_EdReq>:
{
    5fa0:	b570      	push	{r4, r5, r6, lr}
	phyTrxSetState(TRX_CMD_PLL_ON);
    5fa2:	2009      	movs	r0, #9
    5fa4:	4d12      	ldr	r5, [pc, #72]	; (5ff0 <PHY_EdReq+0x50>)
    5fa6:	47a8      	blx	r5
	value = trx_reg_read(reg);
    5fa8:	200f      	movs	r0, #15
    5faa:	4c12      	ldr	r4, [pc, #72]	; (5ff4 <PHY_EdReq+0x54>)
    5fac:	47a0      	blx	r4
    5fae:	2015      	movs	r0, #21
    5fb0:	47a0      	blx	r4
    5fb2:	0006      	movs	r6, r0
	phyWriteRegister(RX_SYN_REG, (prev_rx_pdt_dis | (1<<7)));
    5fb4:	2180      	movs	r1, #128	; 0x80
    5fb6:	4249      	negs	r1, r1
    5fb8:	4301      	orrs	r1, r0
	trx_reg_write(reg, value);
    5fba:	b2c9      	uxtb	r1, r1
    5fbc:	2015      	movs	r0, #21
    5fbe:	4c0e      	ldr	r4, [pc, #56]	; (5ff8 <PHY_EdReq+0x58>)
    5fc0:	47a0      	blx	r4
	phyTrxSetState(TRX_CMD_RX_ON);
    5fc2:	2006      	movs	r0, #6
    5fc4:	47a8      	blx	r5
	trx_reg_write(reg, value);
    5fc6:	21ff      	movs	r1, #255	; 0xff
    5fc8:	2007      	movs	r0, #7
    5fca:	47a0      	blx	r4
	value = trx_reg_read(reg);
    5fcc:	4d09      	ldr	r5, [pc, #36]	; (5ff4 <PHY_EdReq+0x54>)
	while (0 == (phyReadRegister(IRQ_STATUS_REG) & (1 << CCA_ED_DONE))) {
    5fce:	2410      	movs	r4, #16
	value = trx_reg_read(reg);
    5fd0:	200f      	movs	r0, #15
    5fd2:	47a8      	blx	r5
	while (0 == (phyReadRegister(IRQ_STATUS_REG) & (1 << CCA_ED_DONE))) {
    5fd4:	4204      	tst	r4, r0
    5fd6:	d0fb      	beq.n	5fd0 <PHY_EdReq+0x30>
	value = trx_reg_read(reg);
    5fd8:	2007      	movs	r0, #7
    5fda:	4b06      	ldr	r3, [pc, #24]	; (5ff4 <PHY_EdReq+0x54>)
    5fdc:	4798      	blx	r3
    5fde:	0004      	movs	r4, r0
	phySetRxState();
    5fe0:	4b06      	ldr	r3, [pc, #24]	; (5ffc <PHY_EdReq+0x5c>)
    5fe2:	4798      	blx	r3
	trx_reg_write(reg, value);
    5fe4:	0031      	movs	r1, r6
    5fe6:	2015      	movs	r0, #21
    5fe8:	4b03      	ldr	r3, [pc, #12]	; (5ff8 <PHY_EdReq+0x58>)
    5fea:	4798      	blx	r3
}
    5fec:	0020      	movs	r0, r4
    5fee:	bd70      	pop	{r4, r5, r6, pc}
    5ff0:	00005d9d 	.word	0x00005d9d
    5ff4:	00006dbd 	.word	0x00006dbd
    5ff8:	00006eb9 	.word	0x00006eb9
    5ffc:	00005dd9 	.word	0x00005dd9

00006000 <PHY_SetIEEEAddr>:

/*************************************************************************//**
*****************************************************************************/
// Setting the IEEE address
void PHY_SetIEEEAddr(uint8_t *ieee_addr)
{
    6000:	b570      	push	{r4, r5, r6, lr}
    6002:	0005      	movs	r5, r0
    6004:	2424      	movs	r4, #36	; 0x24
	uint8_t *ptr_to_reg = ieee_addr;
	for (uint8_t i = 0; i < 8; i++) {
		trx_reg_write((IEEE_ADDR_0_REG + i), *ptr_to_reg);
    6006:	4e05      	ldr	r6, [pc, #20]	; (601c <PHY_SetIEEEAddr+0x1c>)
    6008:	7829      	ldrb	r1, [r5, #0]
    600a:	0020      	movs	r0, r4
    600c:	47b0      	blx	r6
		ptr_to_reg++;
    600e:	3501      	adds	r5, #1
    6010:	3401      	adds	r4, #1
    6012:	b2e4      	uxtb	r4, r4
	for (uint8_t i = 0; i < 8; i++) {
    6014:	2c2c      	cmp	r4, #44	; 0x2c
    6016:	d1f7      	bne.n	6008 <PHY_SetIEEEAddr+0x8>
	}
}
    6018:	bd70      	pop	{r4, r5, r6, pc}
    601a:	46c0      	nop			; (mov r8, r8)
    601c:	00006eb9 	.word	0x00006eb9

00006020 <PHY_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
// Handle Packet Received
void PHY_TaskHandler(void)
{
    6020:	b570      	push	{r4, r5, r6, lr}
    6022:	b082      	sub	sp, #8
	if (PHY_STATE_SLEEP == phyState)
    6024:	4b36      	ldr	r3, [pc, #216]	; (6100 <PHY_TaskHandler+0xe0>)
    6026:	781b      	ldrb	r3, [r3, #0]
    6028:	2b02      	cmp	r3, #2
    602a:	d00a      	beq.n	6042 <PHY_TaskHandler+0x22>
	value = trx_reg_read(reg);
    602c:	200f      	movs	r0, #15
    602e:	4b35      	ldr	r3, [pc, #212]	; (6104 <PHY_TaskHandler+0xe4>)
    6030:	4798      	blx	r3
	{
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END))
    6032:	0703      	lsls	r3, r0, #28
    6034:	d505      	bpl.n	6042 <PHY_TaskHandler+0x22>
	{
		if (PHY_STATE_IDLE == phyState)
    6036:	4b32      	ldr	r3, [pc, #200]	; (6100 <PHY_TaskHandler+0xe0>)
    6038:	781b      	ldrb	r3, [r3, #0]
    603a:	2b01      	cmp	r3, #1
    603c:	d003      	beq.n	6046 <PHY_TaskHandler+0x26>
					}
			    }
				phyWaitState(TRX_STATUS_RX_AACK_ON);
			}
		}
		else if (PHY_STATE_TX_WAIT_END == phyState)
    603e:	2b03      	cmp	r3, #3
    6040:	d045      	beq.n	60ce <PHY_TaskHandler+0xae>
			phySetRxState();
			phyState = PHY_STATE_IDLE;
			PHY_DataConf(status);
		}
	}
}
    6042:	b002      	add	sp, #8
    6044:	bd70      	pop	{r4, r5, r6, pc}
				if (RxBuffer[i].PayloadLen == 0)
    6046:	4b30      	ldr	r3, [pc, #192]	; (6108 <PHY_TaskHandler+0xe8>)
    6048:	781c      	ldrb	r4, [r3, #0]
    604a:	2c00      	cmp	r4, #0
    604c:	d010      	beq.n	6070 <PHY_TaskHandler+0x50>
    604e:	237f      	movs	r3, #127	; 0x7f
    6050:	4a2d      	ldr	r2, [pc, #180]	; (6108 <PHY_TaskHandler+0xe8>)
    6052:	5cd3      	ldrb	r3, [r2, r3]
    6054:	2b00      	cmp	r3, #0
    6056:	d00a      	beq.n	606e <PHY_TaskHandler+0x4e>
    6058:	23fe      	movs	r3, #254	; 0xfe
    605a:	5cd3      	ldrb	r3, [r2, r3]
    605c:	2b00      	cmp	r3, #0
    605e:	d024      	beq.n	60aa <PHY_TaskHandler+0x8a>
    6060:	237e      	movs	r3, #126	; 0x7e
    6062:	33ff      	adds	r3, #255	; 0xff
    6064:	5cd3      	ldrb	r3, [r2, r3]
			for (i = 0; i < BANK_SIZE; i++)
    6066:	2403      	movs	r4, #3
				if (RxBuffer[i].PayloadLen == 0)
    6068:	2b00      	cmp	r3, #0
    606a:	d1ea      	bne.n	6042 <PHY_TaskHandler+0x22>
    606c:	e000      	b.n	6070 <PHY_TaskHandler+0x50>
			for (i = 0; i < BANK_SIZE; i++)
    606e:	2401      	movs	r4, #1
				trx_frame_read(&size, 1);
    6070:	466b      	mov	r3, sp
    6072:	1ddd      	adds	r5, r3, #7
    6074:	2101      	movs	r1, #1
    6076:	0028      	movs	r0, r5
    6078:	4e24      	ldr	r6, [pc, #144]	; (610c <PHY_TaskHandler+0xec>)
    607a:	47b0      	blx	r6
			 	trx_frame_read(phyRxBuffer, size + 2);
    607c:	7829      	ldrb	r1, [r5, #0]
    607e:	3102      	adds	r1, #2
    6080:	b2c9      	uxtb	r1, r1
    6082:	4823      	ldr	r0, [pc, #140]	; (6110 <PHY_TaskHandler+0xf0>)
    6084:	47b0      	blx	r6
				RxBuffer[RxBank].PayloadLen = size+2;
    6086:	0021      	movs	r1, r4
    6088:	7828      	ldrb	r0, [r5, #0]
    608a:	1c83      	adds	r3, r0, #2
    608c:	b2db      	uxtb	r3, r3
    608e:	01e2      	lsls	r2, r4, #7
    6090:	1b14      	subs	r4, r2, r4
    6092:	4a1d      	ldr	r2, [pc, #116]	; (6108 <PHY_TaskHandler+0xe8>)
    6094:	54a3      	strb	r3, [r4, r2]
				if (RxBuffer[RxBank].PayloadLen < RX_PACKET_SIZE)
    6096:	2b7d      	cmp	r3, #125	; 0x7d
    6098:	d909      	bls.n	60ae <PHY_TaskHandler+0x8e>
	value = trx_reg_read(reg);
    609a:	4d1a      	ldr	r5, [pc, #104]	; (6104 <PHY_TaskHandler+0xe4>)
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    609c:	241f      	movs	r4, #31
	value = trx_reg_read(reg);
    609e:	2001      	movs	r0, #1
    60a0:	47a8      	blx	r5
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    60a2:	4020      	ands	r0, r4
    60a4:	2816      	cmp	r0, #22
    60a6:	d1fa      	bne.n	609e <PHY_TaskHandler+0x7e>
    60a8:	e7cb      	b.n	6042 <PHY_TaskHandler+0x22>
			for (i = 0; i < BANK_SIZE; i++)
    60aa:	2402      	movs	r4, #2
    60ac:	e7e0      	b.n	6070 <PHY_TaskHandler+0x50>
					for (i = 1; i <= size+2; i++)
    60ae:	3002      	adds	r0, #2
    60b0:	2201      	movs	r2, #1
    60b2:	2301      	movs	r3, #1
						RxBuffer[RxBank].Payload[i-1] = phyRxBuffer[i];
    60b4:	01cc      	lsls	r4, r1, #7
    60b6:	1a61      	subs	r1, r4, r1
    60b8:	4c13      	ldr	r4, [pc, #76]	; (6108 <PHY_TaskHandler+0xe8>)
    60ba:	1864      	adds	r4, r4, r1
    60bc:	4d14      	ldr	r5, [pc, #80]	; (6110 <PHY_TaskHandler+0xf0>)
    60be:	5ca9      	ldrb	r1, [r5, r2]
    60c0:	54a1      	strb	r1, [r4, r2]
					for (i = 1; i <= size+2; i++)
    60c2:	3301      	adds	r3, #1
    60c4:	b2db      	uxtb	r3, r3
    60c6:	001a      	movs	r2, r3
    60c8:	4283      	cmp	r3, r0
    60ca:	ddf8      	ble.n	60be <PHY_TaskHandler+0x9e>
    60cc:	e7e5      	b.n	609a <PHY_TaskHandler+0x7a>
	value = trx_reg_read(reg);
    60ce:	2002      	movs	r0, #2
    60d0:	4b0c      	ldr	r3, [pc, #48]	; (6104 <PHY_TaskHandler+0xe4>)
    60d2:	4798      	blx	r3
			uint8_t status = (phyReadRegister(TRX_STATE_REG) >>  TRAC_STATUS) & 7;
    60d4:	0940      	lsrs	r0, r0, #5
    60d6:	b2c4      	uxtb	r4, r0
   			if (TRAC_STATUS_SUCCESS == status)
    60d8:	2c00      	cmp	r4, #0
    60da:	d004      	beq.n	60e6 <PHY_TaskHandler+0xc6>
			else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE == status)
    60dc:	2c03      	cmp	r4, #3
    60de:	d00b      	beq.n	60f8 <PHY_TaskHandler+0xd8>
			else if (TRAC_STATUS_NO_ACK == status)
    60e0:	2c05      	cmp	r4, #5
    60e2:	d00b      	beq.n	60fc <PHY_TaskHandler+0xdc>
				status = PHY_STATUS_ERROR;
    60e4:	2401      	movs	r4, #1
			phySetRxState();
    60e6:	4b0b      	ldr	r3, [pc, #44]	; (6114 <PHY_TaskHandler+0xf4>)
    60e8:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    60ea:	2201      	movs	r2, #1
    60ec:	4b04      	ldr	r3, [pc, #16]	; (6100 <PHY_TaskHandler+0xe0>)
    60ee:	701a      	strb	r2, [r3, #0]
			PHY_DataConf(status);
    60f0:	0020      	movs	r0, r4
    60f2:	4b09      	ldr	r3, [pc, #36]	; (6118 <PHY_TaskHandler+0xf8>)
    60f4:	4798      	blx	r3
    60f6:	e7a4      	b.n	6042 <PHY_TaskHandler+0x22>
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    60f8:	2402      	movs	r4, #2
    60fa:	e7f4      	b.n	60e6 <PHY_TaskHandler+0xc6>
				status = PHY_STATUS_NO_ACK;
    60fc:	2403      	movs	r4, #3
    60fe:	e7f2      	b.n	60e6 <PHY_TaskHandler+0xc6>
    6100:	200002f5 	.word	0x200002f5
    6104:	00006dbd 	.word	0x00006dbd
    6108:	20000b74 	.word	0x20000b74
    610c:	00006fb9 	.word	0x00006fb9
    6110:	20000274 	.word	0x20000274
    6114:	00005dd9 	.word	0x00005dd9
    6118:	00005d41 	.word	0x00005d41

0000611c <stb_init>:
 * @brief STB Initialization
 *
 * This function initializes the STB.
 */
void stb_init(void)
{
    611c:	b510      	push	{r4, lr}
	sal_init();
    611e:	4b01      	ldr	r3, [pc, #4]	; (6124 <stb_init+0x8>)
    6120:	4798      	blx	r3
}
    6122:	bd10      	pop	{r4, pc}
    6124:	00006a45 	.word	0x00006a45

00006128 <stb_ccm_secure>:
		uint8_t *key,
		uint8_t hdr_len,
		uint8_t pld_len,
		uint8_t sec_level,
		uint8_t aes_dir)
{
    6128:	b5f0      	push	{r4, r5, r6, r7, lr}
    612a:	46de      	mov	lr, fp
    612c:	4657      	mov	r7, sl
    612e:	464e      	mov	r6, r9
    6130:	4645      	mov	r5, r8
    6132:	b5e0      	push	{r5, r6, r7, lr}
    6134:	b08b      	sub	sp, #44	; 0x2c
    6136:	9003      	str	r0, [sp, #12]
    6138:	000d      	movs	r5, r1
    613a:	0014      	movs	r4, r2
    613c:	9304      	str	r3, [sp, #16]
    613e:	ab14      	add	r3, sp, #80	; 0x50
    6140:	781e      	ldrb	r6, [r3, #0]
    6142:	ab15      	add	r3, sp, #84	; 0x54
    6144:	781f      	ldrb	r7, [r3, #0]
    6146:	ab16      	add	r3, sp, #88	; 0x58
    6148:	781b      	ldrb	r3, [r3, #0]
    614a:	469a      	mov	sl, r3
	uint8_t nonce_0; /* nonce[0] for MIC computation. */
	uint8_t mic_len = 0;
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;

	if (stb_restart_required) {
    614c:	4b77      	ldr	r3, [pc, #476]	; (632c <stb_ccm_secure+0x204>)
    614e:	781b      	ldrb	r3, [r3, #0]
    6150:	2b00      	cmp	r3, #0
    6152:	d007      	beq.n	6164 <stb_ccm_secure+0x3c>
#if (SAL_TYPE != ATXMEGA_SAL)
		prev_trx_status = tal_trx_status;
    6154:	2202      	movs	r2, #2
    6156:	4b76      	ldr	r3, [pc, #472]	; (6330 <stb_ccm_secure+0x208>)
    6158:	701a      	strb	r2, [r3, #0]
		if (tal_trx_status == TRX_SLEEP) {
			PHY_Wakeup();
		}
#endif
		sal_aes_restart();
    615a:	4b76      	ldr	r3, [pc, #472]	; (6334 <stb_ccm_secure+0x20c>)
    615c:	4798      	blx	r3
		stb_restart_required = false;
    615e:	2200      	movs	r2, #0
    6160:	4b72      	ldr	r3, [pc, #456]	; (632c <stb_ccm_secure+0x204>)
    6162:	701a      	strb	r2, [r3, #0]
	}

	switch (sec_level) {
    6164:	2f07      	cmp	r7, #7
    6166:	d817      	bhi.n	6198 <stb_ccm_secure+0x70>
    6168:	00bb      	lsls	r3, r7, #2
    616a:	4a73      	ldr	r2, [pc, #460]	; (6338 <stb_ccm_secure+0x210>)
    616c:	58d3      	ldr	r3, [r2, r3]
    616e:	469f      	mov	pc, r3
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    6170:	2300      	movs	r3, #0
    6172:	4698      	mov	r8, r3
		mic_len = LEN_MIC_32;
		break;

	case SECURITY_02_LEVEL:
		/* MIC-64 & No Encryption at Security Level -2 */
		mic_len = LEN_MIC_64;
    6174:	2708      	movs	r7, #8
    6176:	e0bb      	b.n	62f0 <stb_ccm_secure+0x1c8>
		break;

	case SECURITY_04_LEVEL:
		/* No MIC & Encryption at Security Level -4 */
		mic_len = LEN_MIC_00;
		enc_flag = ENCRYPTION_REQD;
    6178:	2301      	movs	r3, #1
    617a:	4698      	mov	r8, r3
		mic_len = LEN_MIC_00;
    617c:	2700      	movs	r7, #0
		break;
    617e:	e0b7      	b.n	62f0 <stb_ccm_secure+0x1c8>

	case SECURITY_05_LEVEL:
		/* MIC-32 & Encryption at Security Level -5 */
		mic_len = LEN_MIC_32;
		enc_flag = ENCRYPTION_REQD;
    6180:	2301      	movs	r3, #1
    6182:	4698      	mov	r8, r3
		mic_len = LEN_MIC_32;
    6184:	2704      	movs	r7, #4
		break;
    6186:	e0b3      	b.n	62f0 <stb_ccm_secure+0x1c8>

	case SECURITY_06_LEVEL:
		/* MIC-64 & Encryption at Security Level -6 */
		mic_len = LEN_MIC_64;
		enc_flag = ENCRYPTION_REQD;
    6188:	2301      	movs	r3, #1
    618a:	4698      	mov	r8, r3
		mic_len = LEN_MIC_64;
    618c:	2708      	movs	r7, #8
		break;
    618e:	e0af      	b.n	62f0 <stb_ccm_secure+0x1c8>

	case SECURITY_07_LEVEL:
		/* MIC-128 & Encryption at Security Level -7 */
		mic_len = LEN_MIC_128;
		enc_flag = ENCRYPTION_REQD;
    6190:	2301      	movs	r3, #1
    6192:	4698      	mov	r8, r3
		mic_len = LEN_MIC_128;
    6194:	2710      	movs	r7, #16
		break;
    6196:	e0ab      	b.n	62f0 <stb_ccm_secure+0x1c8>
		break;
	}

	/* Test on correct parameters. */

	if ((sec_level & ~0x7) ||
    6198:	2307      	movs	r3, #7
    619a:	439f      	bics	r7, r3
    619c:	d000      	beq.n	61a0 <stb_ccm_secure+0x78>
    619e:	e0b5      	b.n	630c <stb_ccm_secure+0x1e4>
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    61a0:	46b8      	mov	r8, r7
    61a2:	e0a5      	b.n	62f0 <stb_ccm_secure+0x1c8>
			(nonce == NULL) ||
			((uint16_t)pld_len + (uint16_t)hdr_len +
			(uint16_t)mic_len > 127)
			) {
#if (SAL_TYPE != ATXMEGA_SAL)
		TRX_SLEEP();
    61a4:	4b65      	ldr	r3, [pc, #404]	; (633c <stb_ccm_secure+0x214>)
    61a6:	4798      	blx	r3
    61a8:	e0b5      	b.n	6316 <stb_ccm_secure+0x1ee>
		sal_aes_clean_up();
#endif
		return (STB_CCM_ILLPARM);
	}

	if (key_change && (key == NULL)) {
    61aa:	4b65      	ldr	r3, [pc, #404]	; (6340 <stb_ccm_secure+0x218>)
    61ac:	781b      	ldrb	r3, [r3, #0]
    61ae:	2b00      	cmp	r3, #0
    61b0:	d01a      	beq.n	61e8 <stb_ccm_secure+0xc0>
    61b2:	2c00      	cmp	r4, #0
    61b4:	d00d      	beq.n	61d2 <stb_ccm_secure+0xaa>
	if (key_change) {
		/*
		 * Key must be non-NULL because of test above, and
		 * ECB encryption is always the initial encryption mode.
		 */
		sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    61b6:	2200      	movs	r2, #0
    61b8:	2100      	movs	r1, #0
    61ba:	0020      	movs	r0, r4
    61bc:	4b61      	ldr	r3, [pc, #388]	; (6344 <stb_ccm_secure+0x21c>)
    61be:	4798      	blx	r3
		memcpy(last_key, key, AES_KEYSIZE);
    61c0:	2210      	movs	r2, #16
    61c2:	0021      	movs	r1, r4
    61c4:	4860      	ldr	r0, [pc, #384]	; (6348 <stb_ccm_secure+0x220>)
    61c6:	4b61      	ldr	r3, [pc, #388]	; (634c <stb_ccm_secure+0x224>)
    61c8:	4798      	blx	r3
		key_change = false;
    61ca:	2200      	movs	r2, #0
    61cc:	4b5c      	ldr	r3, [pc, #368]	; (6340 <stb_ccm_secure+0x218>)
    61ce:	701a      	strb	r2, [r3, #0]
    61d0:	e01e      	b.n	6210 <stb_ccm_secure+0xe8>
		TRX_SLEEP();
    61d2:	4b57      	ldr	r3, [pc, #348]	; (6330 <stb_ccm_secure+0x208>)
    61d4:	781b      	ldrb	r3, [r3, #0]
    61d6:	2b01      	cmp	r3, #1
    61d8:	d003      	beq.n	61e2 <stb_ccm_secure+0xba>
		sal_aes_clean_up();
    61da:	4b5d      	ldr	r3, [pc, #372]	; (6350 <stb_ccm_secure+0x228>)
    61dc:	4798      	blx	r3
		return (STB_CCM_KEYMISS);
    61de:	2002      	movs	r0, #2
    61e0:	e09c      	b.n	631c <stb_ccm_secure+0x1f4>
		TRX_SLEEP();
    61e2:	4b56      	ldr	r3, [pc, #344]	; (633c <stb_ccm_secure+0x214>)
    61e4:	4798      	blx	r3
    61e6:	e7f8      	b.n	61da <stb_ccm_secure+0xb2>
	if (!key_change && key != NULL) { /* There was some previous key. */
    61e8:	2c00      	cmp	r4, #0
    61ea:	d011      	beq.n	6210 <stb_ccm_secure+0xe8>
    61ec:	220f      	movs	r2, #15
			key_change |= (last_key[i] ^ key[i]);
    61ee:	4956      	ldr	r1, [pc, #344]	; (6348 <stb_ccm_secure+0x220>)
    61f0:	0018      	movs	r0, r3
    61f2:	46ac      	mov	ip, r5
    61f4:	5c53      	ldrb	r3, [r2, r1]
    61f6:	5ca5      	ldrb	r5, [r4, r2]
    61f8:	406b      	eors	r3, r5
    61fa:	4303      	orrs	r3, r0
    61fc:	1e58      	subs	r0, r3, #1
    61fe:	4183      	sbcs	r3, r0
    6200:	b2d8      	uxtb	r0, r3
		for (i = AES_BLOCKSIZE; i--; /* */) {
    6202:	3a01      	subs	r2, #1
    6204:	d2f6      	bcs.n	61f4 <stb_ccm_secure+0xcc>
    6206:	4665      	mov	r5, ip
    6208:	4a4d      	ldr	r2, [pc, #308]	; (6340 <stb_ccm_secure+0x218>)
    620a:	7010      	strb	r0, [r2, #0]
	if (key_change) {
    620c:	2800      	cmp	r0, #0
    620e:	d1d2      	bne.n	61b6 <stb_ccm_secure+0x8e>
	}

	/* Prepare nonce. */
	nonce[0] = LEN_FIELD; /* Always 2 bytes for length field. */

	if (mic_len > 0) {
    6210:	2f00      	cmp	r7, #0
    6212:	d129      	bne.n	6268 <stb_ccm_secure+0x140>
	nonce[0] = LEN_FIELD; /* Always 2 bytes for length field. */
    6214:	2301      	movs	r3, #1
    6216:	702b      	strb	r3, [r5, #0]
		nonce[0] |= (uint8_t)(((mic_len - 2) >> 1) << 3);
	}

	if (hdr_len) {
    6218:	9b04      	ldr	r3, [sp, #16]
    621a:	2b00      	cmp	r3, #0
    621c:	d003      	beq.n	6226 <stb_ccm_secure+0xfe>
		nonce[0] |= ADATA;
    621e:	782b      	ldrb	r3, [r5, #0]
    6220:	2240      	movs	r2, #64	; 0x40
    6222:	4313      	orrs	r3, r2
    6224:	702b      	strb	r3, [r5, #0]
	}

	nonce_0 = nonce[0];
    6226:	782b      	ldrb	r3, [r5, #0]
    6228:	4699      	mov	r9, r3
	nonce[AES_BLOCKSIZE - 2] = 0;
    622a:	2300      	movs	r3, #0
    622c:	73ab      	strb	r3, [r5, #14]

	if (aes_dir == AES_DIR_ENCRYPT) {
    622e:	4653      	mov	r3, sl
    6230:	2b00      	cmp	r3, #0
    6232:	d12a      	bne.n	628a <stb_ccm_secure+0x162>
		/* Authenticate. */
		if (mic_len > 0) {
    6234:	2f00      	cmp	r7, #0
    6236:	d003      	beq.n	6240 <stb_ccm_secure+0x118>
			nonce[AES_BLOCKSIZE - 1] = pld_len;
    6238:	73ee      	strb	r6, [r5, #15]

			if (ENCRYPTION_REQD == enc_flag) {
    623a:	4643      	mov	r3, r8
    623c:	2b01      	cmp	r3, #1
    623e:	d01a      	beq.n	6276 <stb_ccm_secure+0x14e>
						hdr_len,
						pld_len);
			}
		}

		nonce[0] = PLAINTEXT_FLAG;
    6240:	2301      	movs	r3, #1
    6242:	702b      	strb	r3, [r5, #0]
		encrypt_pldmic(buffer + hdr_len, nonce, mic_len,
    6244:	9b03      	ldr	r3, [sp, #12]
    6246:	9a04      	ldr	r2, [sp, #16]
    6248:	4694      	mov	ip, r2
    624a:	4463      	add	r3, ip
    624c:	0018      	movs	r0, r3
    624e:	0033      	movs	r3, r6
    6250:	003a      	movs	r2, r7
    6252:	0029      	movs	r1, r5
    6254:	4c3f      	ldr	r4, [pc, #252]	; (6354 <stb_ccm_secure+0x22c>)
    6256:	47a0      	blx	r4
			}
		}
	}

#if (SAL_TYPE != ATXMEGA_SAL)
	TRX_SLEEP();
    6258:	4b35      	ldr	r3, [pc, #212]	; (6330 <stb_ccm_secure+0x208>)
    625a:	781b      	ldrb	r3, [r3, #0]
    625c:	2b01      	cmp	r3, #1
    625e:	d03d      	beq.n	62dc <stb_ccm_secure+0x1b4>
	sal_aes_clean_up();
    6260:	4b3b      	ldr	r3, [pc, #236]	; (6350 <stb_ccm_secure+0x228>)
    6262:	4798      	blx	r3
#endif
	return (STB_CCM_OK);
    6264:	2000      	movs	r0, #0
    6266:	e059      	b.n	631c <stb_ccm_secure+0x1f4>
		nonce[0] |= (uint8_t)(((mic_len - 2) >> 1) << 3);
    6268:	9b05      	ldr	r3, [sp, #20]
    626a:	3b02      	subs	r3, #2
    626c:	009b      	lsls	r3, r3, #2
    626e:	2201      	movs	r2, #1
    6270:	4313      	orrs	r3, r2
    6272:	702b      	strb	r3, [r5, #0]
    6274:	e7d0      	b.n	6218 <stb_ccm_secure+0xf0>
						buffer + hdr_len + pld_len,
    6276:	9b04      	ldr	r3, [sp, #16]
    6278:	1999      	adds	r1, r3, r6
				compute_mic(buffer,
    627a:	9803      	ldr	r0, [sp, #12]
    627c:	4684      	mov	ip, r0
    627e:	4461      	add	r1, ip
    6280:	9600      	str	r6, [sp, #0]
    6282:	002a      	movs	r2, r5
    6284:	4c34      	ldr	r4, [pc, #208]	; (6358 <stb_ccm_secure+0x230>)
    6286:	47a0      	blx	r4
    6288:	e7da      	b.n	6240 <stb_ccm_secure+0x118>
		if (enc_flag == ENCRYPTION_REQD) {
    628a:	4643      	mov	r3, r8
    628c:	2b01      	cmp	r3, #1
    628e:	d00d      	beq.n	62ac <stb_ccm_secure+0x184>
		if (mic_len > 0) {
    6290:	2f00      	cmp	r7, #0
    6292:	d0e1      	beq.n	6258 <stb_ccm_secure+0x130>
			nonce[AES_BLOCKSIZE - 1] = pld_len;
    6294:	73ee      	strb	r6, [r5, #15]
			buffer += hdr_len + pld_len;
    6296:	9b03      	ldr	r3, [sp, #12]
    6298:	445b      	add	r3, fp
    629a:	0018      	movs	r0, r3
			if (memcmp(buffer, rcvd_mic, mic_len)) {
    629c:	003a      	movs	r2, r7
    629e:	a906      	add	r1, sp, #24
    62a0:	4b2e      	ldr	r3, [pc, #184]	; (635c <stb_ccm_secure+0x234>)
    62a2:	4798      	blx	r3
    62a4:	2800      	cmp	r0, #0
    62a6:	d0d7      	beq.n	6258 <stb_ccm_secure+0x130>
				return STB_CCM_MICERR;
    62a8:	2003      	movs	r0, #3
    62aa:	e037      	b.n	631c <stb_ccm_secure+0x1f4>
			nonce[0] = PLAINTEXT_FLAG;
    62ac:	702b      	strb	r3, [r5, #0]
			encrypt_pldmic(buffer + hdr_len, nonce, mic_len,
    62ae:	9b03      	ldr	r3, [sp, #12]
    62b0:	9a04      	ldr	r2, [sp, #16]
    62b2:	4694      	mov	ip, r2
    62b4:	4463      	add	r3, ip
    62b6:	0018      	movs	r0, r3
    62b8:	0033      	movs	r3, r6
    62ba:	003a      	movs	r2, r7
    62bc:	0029      	movs	r1, r5
    62be:	4c25      	ldr	r4, [pc, #148]	; (6354 <stb_ccm_secure+0x22c>)
    62c0:	47a0      	blx	r4
		if (mic_len > 0) {
    62c2:	2f00      	cmp	r7, #0
    62c4:	d0c8      	beq.n	6258 <stb_ccm_secure+0x130>
			nonce[0] = nonce_0;
    62c6:	464b      	mov	r3, r9
    62c8:	702b      	strb	r3, [r5, #0]
			nonce[AES_BLOCKSIZE - 1] = pld_len;
    62ca:	73ee      	strb	r6, [r5, #15]
				compute_mic(buffer,
    62cc:	9600      	str	r6, [sp, #0]
    62ce:	9b04      	ldr	r3, [sp, #16]
    62d0:	002a      	movs	r2, r5
    62d2:	a906      	add	r1, sp, #24
    62d4:	9803      	ldr	r0, [sp, #12]
    62d6:	4c20      	ldr	r4, [pc, #128]	; (6358 <stb_ccm_secure+0x230>)
    62d8:	47a0      	blx	r4
    62da:	e7dc      	b.n	6296 <stb_ccm_secure+0x16e>
	TRX_SLEEP();
    62dc:	4b17      	ldr	r3, [pc, #92]	; (633c <stb_ccm_secure+0x214>)
    62de:	4798      	blx	r3
    62e0:	e7be      	b.n	6260 <stb_ccm_secure+0x138>
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    62e2:	2300      	movs	r3, #0
    62e4:	4698      	mov	r8, r3
		mic_len = LEN_MIC_32;
    62e6:	2704      	movs	r7, #4
    62e8:	e002      	b.n	62f0 <stb_ccm_secure+0x1c8>
	uint8_t enc_flag = ENCRYPTION_NOT_REQD;
    62ea:	2300      	movs	r3, #0
    62ec:	4698      	mov	r8, r3
		mic_len = LEN_MIC_128;
    62ee:	2710      	movs	r7, #16
	if ((sec_level & ~0x7) ||
    62f0:	9b03      	ldr	r3, [sp, #12]
    62f2:	2b00      	cmp	r3, #0
    62f4:	d00a      	beq.n	630c <stb_ccm_secure+0x1e4>
			(buffer == NULL) ||
    62f6:	2d00      	cmp	r5, #0
    62f8:	d008      	beq.n	630c <stb_ccm_secure+0x1e4>
			((uint16_t)pld_len + (uint16_t)hdr_len +
    62fa:	9b04      	ldr	r3, [sp, #16]
    62fc:	469b      	mov	fp, r3
    62fe:	44b3      	add	fp, r6
			(uint16_t)mic_len > 127)
    6300:	9705      	str	r7, [sp, #20]
			((uint16_t)pld_len + (uint16_t)hdr_len +
    6302:	465b      	mov	r3, fp
    6304:	19db      	adds	r3, r3, r7
			(nonce == NULL) ||
    6306:	2b7f      	cmp	r3, #127	; 0x7f
    6308:	dc00      	bgt.n	630c <stb_ccm_secure+0x1e4>
    630a:	e74e      	b.n	61aa <stb_ccm_secure+0x82>
		TRX_SLEEP();
    630c:	4b08      	ldr	r3, [pc, #32]	; (6330 <stb_ccm_secure+0x208>)
    630e:	781b      	ldrb	r3, [r3, #0]
    6310:	2b01      	cmp	r3, #1
    6312:	d100      	bne.n	6316 <stb_ccm_secure+0x1ee>
    6314:	e746      	b.n	61a4 <stb_ccm_secure+0x7c>
		sal_aes_clean_up();
    6316:	4b0e      	ldr	r3, [pc, #56]	; (6350 <stb_ccm_secure+0x228>)
    6318:	4798      	blx	r3
		return (STB_CCM_ILLPARM);
    631a:	2001      	movs	r0, #1
}
    631c:	b00b      	add	sp, #44	; 0x2c
    631e:	bc3c      	pop	{r2, r3, r4, r5}
    6320:	4690      	mov	r8, r2
    6322:	4699      	mov	r9, r3
    6324:	46a2      	mov	sl, r4
    6326:	46ab      	mov	fp, r5
    6328:	bdf0      	pop	{r4, r5, r6, r7, pc}
    632a:	46c0      	nop			; (mov r8, r8)
    632c:	20000309 	.word	0x20000309
    6330:	20000308 	.word	0x20000308
    6334:	00006a49 	.word	0x00006a49
    6338:	0000eaf8 	.word	0x0000eaf8
    633c:	00005f7d 	.word	0x00005f7d
    6340:	2000006c 	.word	0x2000006c
    6344:	00006b09 	.word	0x00006b09
    6348:	200002f8 	.word	0x200002f8
    634c:	0000c803 	.word	0x0000c803
    6350:	00006a99 	.word	0x00006a99
    6354:	00006451 	.word	0x00006451
    6358:	000063c5 	.word	0x000063c5
    635c:	0000c7e5 	.word	0x0000c7e5

00006360 <encrypt_with_padding>:
 *
 * @param start Pointer to start address
 * @param buflen Number of bytes to be encrypted; if 0, nothing happens
 */
void encrypt_with_padding(uint8_t *start, uint8_t buflen)
{
    6360:	b5f0      	push	{r4, r5, r6, r7, lr}
    6362:	b085      	sub	sp, #20
    6364:	0004      	movs	r4, r0
    6366:	000e      	movs	r6, r1
	/* Encrypt the "full blocks". */
	while (buflen >= AES_BLOCKSIZE) {
    6368:	290f      	cmp	r1, #15
    636a:	d90f      	bls.n	638c <encrypt_with_padding+0x2c>
    636c:	000d      	movs	r5, r1
    636e:	3d10      	subs	r5, #16
    6370:	b2ed      	uxtb	r5, r5
    6372:	092d      	lsrs	r5, r5, #4
    6374:	3501      	adds	r5, #1
    6376:	012d      	lsls	r5, r5, #4
    6378:	1945      	adds	r5, r0, r5
#if (SAL_TYPE == AT86RF2xx)
		sal_aes_wrrd(start, NULL);
    637a:	4f0f      	ldr	r7, [pc, #60]	; (63b8 <encrypt_with_padding+0x58>)
    637c:	2100      	movs	r1, #0
    637e:	0020      	movs	r0, r4
    6380:	47b8      	blx	r7
#else
		sal_aes_exec(start);
#endif
		start += AES_BLOCKSIZE;
    6382:	3410      	adds	r4, #16
	while (buflen >= AES_BLOCKSIZE) {
    6384:	42ac      	cmp	r4, r5
    6386:	d1f9      	bne.n	637c <encrypt_with_padding+0x1c>
    6388:	230f      	movs	r3, #15
    638a:	401e      	ands	r6, r3
		buflen -= AES_BLOCKSIZE;
	}

	/* Pad the possible rest and encrypt it. */
	if (buflen) {
    638c:	2e00      	cmp	r6, #0
    638e:	d101      	bne.n	6394 <encrypt_with_padding+0x34>
		sal_aes_wrrd(locbuf, NULL);
#else
		sal_aes_exec(locbuf);
#endif
	}
}
    6390:	b005      	add	sp, #20
    6392:	bdf0      	pop	{r4, r5, r6, r7, pc}
		memcpy(locbuf, start, buflen);
    6394:	0032      	movs	r2, r6
    6396:	0021      	movs	r1, r4
    6398:	4668      	mov	r0, sp
    639a:	4b08      	ldr	r3, [pc, #32]	; (63bc <encrypt_with_padding+0x5c>)
    639c:	4798      	blx	r3
		memset(locbuf + buflen, 0, AES_BLOCKSIZE - buflen);
    639e:	2210      	movs	r2, #16
    63a0:	1b92      	subs	r2, r2, r6
    63a2:	0030      	movs	r0, r6
    63a4:	4468      	add	r0, sp
    63a6:	2100      	movs	r1, #0
    63a8:	4b05      	ldr	r3, [pc, #20]	; (63c0 <encrypt_with_padding+0x60>)
    63aa:	4798      	blx	r3
		sal_aes_wrrd(locbuf, NULL);
    63ac:	2100      	movs	r1, #0
    63ae:	4668      	mov	r0, sp
    63b0:	4b01      	ldr	r3, [pc, #4]	; (63b8 <encrypt_with_padding+0x58>)
    63b2:	4798      	blx	r3
}
    63b4:	e7ec      	b.n	6390 <encrypt_with_padding+0x30>
    63b6:	46c0      	nop			; (mov r8, r8)
    63b8:	00006a9d 	.word	0x00006a9d
    63bc:	0000c803 	.word	0x0000c803
    63c0:	0000c815 	.word	0x0000c815

000063c4 <compute_mic>:
void compute_mic(uint8_t *buffer,
		uint8_t *mic,
		uint8_t *nonce,
		uint8_t hdr_len,
		uint8_t pld_len)
{
    63c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    63c6:	b087      	sub	sp, #28
    63c8:	0005      	movs	r5, r0
    63ca:	9100      	str	r1, [sp, #0]
    63cc:	9201      	str	r2, [sp, #4]
    63ce:	001c      	movs	r4, r3
    63d0:	ab0c      	add	r3, sp, #48	; 0x30
    63d2:	781e      	ldrb	r6, [r3, #0]
	sal_aes_setup(NULL, AES_MODE_ECB, AES_DIR_ENCRYPT);
    63d4:	2200      	movs	r2, #0
    63d6:	2100      	movs	r1, #0
    63d8:	2000      	movs	r0, #0
    63da:	4f18      	ldr	r7, [pc, #96]	; (643c <compute_mic+0x78>)
    63dc:	47b8      	blx	r7
#if (SAL_TYPE == AT86RF2xx)
	sal_aes_wrrd(nonce, NULL);
    63de:	2100      	movs	r1, #0
    63e0:	9801      	ldr	r0, [sp, #4]
    63e2:	4b17      	ldr	r3, [pc, #92]	; (6440 <compute_mic+0x7c>)
    63e4:	4798      	blx	r3
#else
	sal_aes_exec(nonce);
#endif
	sal_aes_setup(NULL, AES_MODE_CBC, AES_DIR_ENCRYPT);
    63e6:	2200      	movs	r2, #0
    63e8:	2102      	movs	r1, #2
    63ea:	2000      	movs	r0, #0
    63ec:	47b8      	blx	r7

	if (hdr_len) {
    63ee:	2c00      	cmp	r4, #0
    63f0:	d108      	bne.n	6404 <compute_mic+0x40>
			encrypt_with_padding(buffer + firstlen,
					hdr_len - firstlen);
		}
	}

	encrypt_with_padding(buffer + hdr_len, pld_len);
    63f2:	1928      	adds	r0, r5, r4
    63f4:	0031      	movs	r1, r6
    63f6:	4b13      	ldr	r3, [pc, #76]	; (6444 <compute_mic+0x80>)
    63f8:	4798      	blx	r3

	sal_aes_read(mic);
    63fa:	9800      	ldr	r0, [sp, #0]
    63fc:	4b12      	ldr	r3, [pc, #72]	; (6448 <compute_mic+0x84>)
    63fe:	4798      	blx	r3
}
    6400:	b007      	add	sp, #28
    6402:	bdf0      	pop	{r4, r5, r6, r7, pc}
		firstlen = MIN(AES_BLOCKSIZE - 2, hdr_len);
    6404:	1c27      	adds	r7, r4, #0
    6406:	2c0e      	cmp	r4, #14
    6408:	d900      	bls.n	640c <compute_mic+0x48>
    640a:	270e      	movs	r7, #14
    640c:	b2ff      	uxtb	r7, r7
		locbuf[0] = 0;
    640e:	2300      	movs	r3, #0
    6410:	aa02      	add	r2, sp, #8
    6412:	7013      	strb	r3, [r2, #0]
		locbuf[1] = hdr_len;
    6414:	0013      	movs	r3, r2
    6416:	7054      	strb	r4, [r2, #1]
		memcpy(locbuf + 2, buffer, firstlen);
    6418:	003a      	movs	r2, r7
    641a:	0029      	movs	r1, r5
    641c:	1c98      	adds	r0, r3, #2
    641e:	4b0b      	ldr	r3, [pc, #44]	; (644c <compute_mic+0x88>)
    6420:	4798      	blx	r3
		encrypt_with_padding(locbuf, firstlen + 2);
    6422:	1cb9      	adds	r1, r7, #2
    6424:	b2c9      	uxtb	r1, r1
    6426:	a802      	add	r0, sp, #8
    6428:	4b06      	ldr	r3, [pc, #24]	; (6444 <compute_mic+0x80>)
    642a:	4798      	blx	r3
		if (firstlen < hdr_len) {
    642c:	42bc      	cmp	r4, r7
    642e:	d9e0      	bls.n	63f2 <compute_mic+0x2e>
			encrypt_with_padding(buffer + firstlen,
    6430:	1be1      	subs	r1, r4, r7
    6432:	b2c9      	uxtb	r1, r1
    6434:	19e8      	adds	r0, r5, r7
    6436:	4b03      	ldr	r3, [pc, #12]	; (6444 <compute_mic+0x80>)
    6438:	4798      	blx	r3
    643a:	e7da      	b.n	63f2 <compute_mic+0x2e>
    643c:	00006b09 	.word	0x00006b09
    6440:	00006a9d 	.word	0x00006a9d
    6444:	00006361 	.word	0x00006361
    6448:	00006c41 	.word	0x00006c41
    644c:	0000c803 	.word	0x0000c803

00006450 <encrypt_pldmic>:
 */
void encrypt_pldmic(uint8_t *buffer,
		uint8_t *nonce,
		uint8_t mic_len,
		uint8_t pld_len)
{
    6450:	b5f0      	push	{r4, r5, r6, r7, lr}
    6452:	46d6      	mov	lr, sl
    6454:	464f      	mov	r7, r9
    6456:	4646      	mov	r6, r8
    6458:	b5c0      	push	{r6, r7, lr}
    645a:	b084      	sub	sp, #16
    645c:	0004      	movs	r4, r0
    645e:	000f      	movs	r7, r1
    6460:	0016      	movs	r6, r2
    6462:	001d      	movs	r5, r3
	uint8_t ctr;
	uint8_t i;
	uint8_t keystream[AES_BLOCKSIZE];
	uint8_t *keystreamptr;

	sal_aes_setup(NULL, AES_MODE_ECB, AES_DIR_ENCRYPT);
    6464:	2200      	movs	r2, #0
    6466:	2100      	movs	r1, #0
    6468:	2000      	movs	r0, #0
    646a:	4b31      	ldr	r3, [pc, #196]	; (6530 <encrypt_pldmic+0xe0>)
    646c:	4798      	blx	r3

	/* Init first keystream block. */
	nonce[AES_BLOCKSIZE - 1] = ctr = 1;
    646e:	2301      	movs	r3, #1
    6470:	73fb      	strb	r3, [r7, #15]

	if (pld_len > 0) {
    6472:	2d00      	cmp	r5, #0
    6474:	d106      	bne.n	6484 <encrypt_pldmic+0x34>
{
    6476:	2301      	movs	r3, #1
    6478:	469a      	mov	sl, r3
				/* Prepare the keystream for MIC. */
				nonce[AES_BLOCKSIZE - 1] = 0;

				sal_aes_wrrd(nonce, keystream);
			} else {
				sal_aes_read(keystream);
    647a:	4b2e      	ldr	r3, [pc, #184]	; (6534 <encrypt_pldmic+0xe4>)
    647c:	4699      	mov	r9, r3
				sal_aes_wrrd(nonce, keystream);
    647e:	4b2e      	ldr	r3, [pc, #184]	; (6538 <encrypt_pldmic+0xe8>)
    6480:	4698      	mov	r8, r3
    6482:	e02e      	b.n	64e2 <encrypt_pldmic+0x92>
		sal_aes_wrrd(nonce, NULL);
    6484:	2100      	movs	r1, #0
    6486:	0038      	movs	r0, r7
    6488:	4b2b      	ldr	r3, [pc, #172]	; (6538 <encrypt_pldmic+0xe8>)
    648a:	4798      	blx	r3
    648c:	e7f3      	b.n	6476 <encrypt_pldmic+0x26>
				sal_aes_read(keystream);
    648e:	4668      	mov	r0, sp
    6490:	47c8      	blx	r9
    6492:	e02f      	b.n	64f4 <encrypt_pldmic+0xa4>
			}
		} else {
			/* Prepare the next keystream block. */
			nonce[AES_BLOCKSIZE - 1] = ++ctr;
    6494:	4653      	mov	r3, sl
    6496:	3301      	adds	r3, #1
    6498:	b2db      	uxtb	r3, r3
    649a:	469a      	mov	sl, r3
    649c:	73fb      	strb	r3, [r7, #15]

			sal_aes_wrrd(nonce, keystream);
    649e:	4669      	mov	r1, sp
    64a0:	0038      	movs	r0, r7
    64a2:	4b25      	ldr	r3, [pc, #148]	; (6538 <encrypt_pldmic+0xe8>)
    64a4:	4798      	blx	r3
		}

		/* En/decrypt payload. */

		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    64a6:	1c2b      	adds	r3, r5, #0
    64a8:	2d10      	cmp	r5, #16
    64aa:	d900      	bls.n	64ae <encrypt_pldmic+0x5e>
    64ac:	2310      	movs	r3, #16
    64ae:	b2db      	uxtb	r3, r3
				i--;
    64b0:	1e58      	subs	r0, r3, #1
    64b2:	b2c0      	uxtb	r0, r0
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    64b4:	2b00      	cmp	r3, #0
    64b6:	d105      	bne.n	64c4 <encrypt_pldmic+0x74>
    64b8:	e011      	b.n	64de <encrypt_pldmic+0x8e>
    64ba:	b2db      	uxtb	r3, r3
				i--;
    64bc:	1e58      	subs	r0, r3, #1
    64be:	b2c0      	uxtb	r0, r0
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    64c0:	2b00      	cmp	r3, #0
    64c2:	d01c      	beq.n	64fe <encrypt_pldmic+0xae>
    64c4:	3001      	adds	r0, #1
{
    64c6:	2300      	movs	r3, #0
		                /* */) {
			*buffer++ ^= *keystreamptr++;
    64c8:	466a      	mov	r2, sp
    64ca:	5c9a      	ldrb	r2, [r3, r2]
    64cc:	5ce1      	ldrb	r1, [r4, r3]
    64ce:	404a      	eors	r2, r1
    64d0:	54e2      	strb	r2, [r4, r3]
    64d2:	3301      	adds	r3, #1
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    64d4:	4298      	cmp	r0, r3
    64d6:	d1f7      	bne.n	64c8 <encrypt_pldmic+0x78>
    64d8:	18e4      	adds	r4, r4, r3
		}

		if (pld_len <= AES_BLOCKSIZE) {
    64da:	2d10      	cmp	r5, #16
    64dc:	d90f      	bls.n	64fe <encrypt_pldmic+0xae>
			break;
		}

		pld_len -= AES_BLOCKSIZE;
    64de:	3d10      	subs	r5, #16
    64e0:	b2ed      	uxtb	r5, r5
		if (pld_len <= AES_BLOCKSIZE) { /* Last block */
    64e2:	2d10      	cmp	r5, #16
    64e4:	d8d6      	bhi.n	6494 <encrypt_pldmic+0x44>
			if (mic_len) {
    64e6:	2e00      	cmp	r6, #0
    64e8:	d0d1      	beq.n	648e <encrypt_pldmic+0x3e>
				nonce[AES_BLOCKSIZE - 1] = 0;
    64ea:	2300      	movs	r3, #0
    64ec:	73fb      	strb	r3, [r7, #15]
				sal_aes_wrrd(nonce, keystream);
    64ee:	4669      	mov	r1, sp
    64f0:	0038      	movs	r0, r7
    64f2:	47c0      	blx	r8
		for (i = MIN(pld_len, AES_BLOCKSIZE), keystreamptr = keystream;
    64f4:	1c2b      	adds	r3, r5, #0
    64f6:	2d10      	cmp	r5, #16
    64f8:	d9df      	bls.n	64ba <encrypt_pldmic+0x6a>
    64fa:	2310      	movs	r3, #16
    64fc:	e7dd      	b.n	64ba <encrypt_pldmic+0x6a>
	}

	/* En/decrypt MIC. */

	if (mic_len) {
    64fe:	2e00      	cmp	r6, #0
    6500:	d105      	bne.n	650e <encrypt_pldmic+0xbe>

		for (i = mic_len, keystreamptr = keystream; i--; /* */) {
			*buffer++ ^= *keystreamptr++;
		}
	}
}
    6502:	b004      	add	sp, #16
    6504:	bc1c      	pop	{r2, r3, r4}
    6506:	4690      	mov	r8, r2
    6508:	4699      	mov	r9, r3
    650a:	46a2      	mov	sl, r4
    650c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		sal_aes_read(keystream);
    650e:	4668      	mov	r0, sp
    6510:	4b08      	ldr	r3, [pc, #32]	; (6534 <encrypt_pldmic+0xe4>)
    6512:	4798      	blx	r3
		for (i = mic_len, keystreamptr = keystream; i--; /* */) {
    6514:	3e01      	subs	r6, #1
    6516:	b2f2      	uxtb	r2, r6
    6518:	3201      	adds	r2, #1
    651a:	2300      	movs	r3, #0
			*buffer++ ^= *keystreamptr++;
    651c:	4669      	mov	r1, sp
    651e:	5c59      	ldrb	r1, [r3, r1]
    6520:	5ce0      	ldrb	r0, [r4, r3]
    6522:	4041      	eors	r1, r0
    6524:	54e1      	strb	r1, [r4, r3]
    6526:	3301      	adds	r3, #1
		for (i = mic_len, keystreamptr = keystream; i--; /* */) {
    6528:	4293      	cmp	r3, r2
    652a:	d1f7      	bne.n	651c <encrypt_pldmic+0xcc>
    652c:	e7e9      	b.n	6502 <encrypt_pldmic+0xb2>
    652e:	46c0      	nop			; (mov r8, r8)
    6530:	00006b09 	.word	0x00006b09
    6534:	00006c41 	.word	0x00006c41
    6538:	00006a9d 	.word	0x00006a9d

0000653c <MiMem_Alloc>:
*  or returns NULL if no memory available
*
* Note:			    none
********************************************************************/
uint8_t* MiMem_Alloc(uint8_t size)
{
    653c:	b510      	push	{r4, lr}
    uint8_t loopIndex = 0;

    if (size <= MIMEM_BUFFER_SIZE)
    653e:	28a0      	cmp	r0, #160	; 0xa0
    6540:	d81c      	bhi.n	657c <MiMem_Alloc+0x40>
    {
        for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
        {
            if (mimemBuffers[loopIndex].bufferFlag == false)
    6542:	23a4      	movs	r3, #164	; 0xa4
    6544:	4a0e      	ldr	r2, [pc, #56]	; (6580 <MiMem_Alloc+0x44>)
    6546:	5cd3      	ldrb	r3, [r2, r3]
    6548:	2b00      	cmp	r3, #0
    654a:	d00d      	beq.n	6568 <MiMem_Alloc+0x2c>
    654c:	4b0d      	ldr	r3, [pc, #52]	; (6584 <MiMem_Alloc+0x48>)
    654e:	4a0e      	ldr	r2, [pc, #56]	; (6588 <MiMem_Alloc+0x4c>)
    6550:	189c      	adds	r4, r3, r2
    6552:	2201      	movs	r2, #1
    6554:	0010      	movs	r0, r2
    6556:	7819      	ldrb	r1, [r3, #0]
    6558:	2900      	cmp	r1, #0
    655a:	d006      	beq.n	656a <MiMem_Alloc+0x2e>
    655c:	3201      	adds	r2, #1
    655e:	33a8      	adds	r3, #168	; 0xa8
        for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
    6560:	42a3      	cmp	r3, r4
    6562:	d1f7      	bne.n	6554 <MiMem_Alloc+0x18>
                return ((uint8_t *)mimemBuffers[loopIndex].MiMemBuffer);
            }
        }
    }
    //printf("\r\n MiMem Buffer Full/unavailable for given size");
    return NULL;
    6564:	2000      	movs	r0, #0
    6566:	e008      	b.n	657a <MiMem_Alloc+0x3e>
            if (mimemBuffers[loopIndex].bufferFlag == false)
    6568:	2000      	movs	r0, #0
                mimemBuffers[loopIndex].bufferFlag = true;
    656a:	23a8      	movs	r3, #168	; 0xa8
    656c:	4343      	muls	r3, r0
    656e:	4804      	ldr	r0, [pc, #16]	; (6580 <MiMem_Alloc+0x44>)
    6570:	18c0      	adds	r0, r0, r3
    6572:	0003      	movs	r3, r0
    6574:	33a4      	adds	r3, #164	; 0xa4
    6576:	2201      	movs	r2, #1
    6578:	701a      	strb	r2, [r3, #0]
}
    657a:	bd10      	pop	{r4, pc}
    return NULL;
    657c:	2000      	movs	r0, #0
    657e:	e7fc      	b.n	657a <MiMem_Alloc+0x3e>
    6580:	20001e98 	.word	0x20001e98
    6584:	20001fe4 	.word	0x20001fe4
    6588:	00001308 	.word	0x00001308

0000658c <MiMem_Free>:
* the given memory else returns error
*
* Note:			    none
********************************************************************/
uint8_t MiMem_Free(uint8_t* buffPtr)
{
    658c:	b530      	push	{r4, r5, lr}
    658e:	4b0d      	ldr	r3, [pc, #52]	; (65c4 <MiMem_Free+0x38>)
    6590:	2200      	movs	r2, #0
    6592:	e003      	b.n	659c <MiMem_Free+0x10>
    6594:	3201      	adds	r2, #1
    6596:	33a8      	adds	r3, #168	; 0xa8
	uint8_t loopIndex = 0;
	for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
    6598:	2a1e      	cmp	r2, #30
    659a:	d010      	beq.n	65be <MiMem_Free+0x32>
	{
		if ((mimemBuffers[loopIndex].bufferFlag == true) &&
    659c:	0015      	movs	r5, r2
    659e:	0019      	movs	r1, r3
    65a0:	31a4      	adds	r1, #164	; 0xa4
    65a2:	7809      	ldrb	r1, [r1, #0]
    65a4:	2900      	cmp	r1, #0
    65a6:	d0f5      	beq.n	6594 <MiMem_Free+0x8>
    65a8:	4298      	cmp	r0, r3
    65aa:	d1f3      	bne.n	6594 <MiMem_Free+0x8>
		   ((uint8_t *)mimemBuffers[loopIndex].MiMemBuffer == buffPtr))
		{
			//printf("\r\n MiMem Buffer Free: %d", loopIndex);
			mimemBuffers[loopIndex].bufferFlag = false;
    65ac:	23a8      	movs	r3, #168	; 0xa8
    65ae:	435d      	muls	r5, r3
    65b0:	4b04      	ldr	r3, [pc, #16]	; (65c4 <MiMem_Free+0x38>)
    65b2:	195d      	adds	r5, r3, r5
    65b4:	35a4      	adds	r5, #164	; 0xa4
    65b6:	2200      	movs	r2, #0
    65b8:	702a      	strb	r2, [r5, #0]
			return 0;
    65ba:	2000      	movs	r0, #0
    65bc:	e000      	b.n	65c0 <MiMem_Free+0x34>
		}
	}
	//printf("\r\n MiMem Buffer Already Free");
	return 0xff;
    65be:	20ff      	movs	r0, #255	; 0xff
}
    65c0:	bd30      	pop	{r4, r5, pc}
    65c2:	46c0      	nop			; (mov r8, r8)
    65c4:	20001e98 	.word	0x20001e98

000065c8 <MiMem_PercentageOfFreeBuffers>:


uint8_t MiMem_PercentageOfFreeBuffers(void)
{
    65c8:	b510      	push	{r4, lr}
    65ca:	4b0b      	ldr	r3, [pc, #44]	; (65f8 <MiMem_PercentageOfFreeBuffers+0x30>)
    65cc:	4a0b      	ldr	r2, [pc, #44]	; (65fc <MiMem_PercentageOfFreeBuffers+0x34>)
    65ce:	1899      	adds	r1, r3, r2
	uint8_t loopIndex = 0;
	uint8_t numUsedBuffers = 0;
    65d0:	2000      	movs	r0, #0
    65d2:	e002      	b.n	65da <MiMem_PercentageOfFreeBuffers+0x12>
    65d4:	33a8      	adds	r3, #168	; 0xa8
	for (loopIndex = 0; loopIndex < NUMBER_OF_MIMEM_BUFFERS; loopIndex++)
    65d6:	428b      	cmp	r3, r1
    65d8:	d005      	beq.n	65e6 <MiMem_PercentageOfFreeBuffers+0x1e>
	{
		if (mimemBuffers[loopIndex].bufferFlag == true)
    65da:	781a      	ldrb	r2, [r3, #0]
    65dc:	2a00      	cmp	r2, #0
    65de:	d0f9      	beq.n	65d4 <MiMem_PercentageOfFreeBuffers+0xc>
		{
			numUsedBuffers++;
    65e0:	3001      	adds	r0, #1
    65e2:	b2c0      	uxtb	r0, r0
    65e4:	e7f6      	b.n	65d4 <MiMem_PercentageOfFreeBuffers+0xc>
		}
	}
	return ((NUMBER_OF_MIMEM_BUFFERS - numUsedBuffers) * 100) / NUMBER_OF_MIMEM_BUFFERS;
    65e6:	231e      	movs	r3, #30
    65e8:	1a1b      	subs	r3, r3, r0
    65ea:	2064      	movs	r0, #100	; 0x64
    65ec:	4358      	muls	r0, r3
    65ee:	211e      	movs	r1, #30
    65f0:	4b03      	ldr	r3, [pc, #12]	; (6600 <MiMem_PercentageOfFreeBuffers+0x38>)
    65f2:	4798      	blx	r3
    65f4:	b2c0      	uxtb	r0, r0
    65f6:	bd10      	pop	{r4, pc}
    65f8:	20001f3c 	.word	0x20001f3c
    65fc:	000013b0 	.word	0x000013b0
    6600:	0000c571 	.word	0x0000c571

00006604 <miQueueReadOrRemove>:
 *         removed or read, otherwise NULL is returned.
 * \ingroup group_qmm
 */
static miQueueBuffer_t *miQueueReadOrRemove(MiQueue_t *q,
						buffer_mode_t mode,search_t *search)
{
    6604:	b5f0      	push	{r4, r5, r6, r7, lr}
    6606:	46c6      	mov	lr, r8
    6608:	b500      	push	{lr}
    660a:	0007      	movs	r7, r0
    660c:	4688      	mov	r8, r1
    660e:	0015      	movs	r5, r2
  __ASM volatile ("cpsid i" : : : "memory");
    6610:	b672      	cpsid	i
  __ASM volatile ("dmb");
    6612:	f3bf 8f5f 	dmb	sy
	miQueueBuffer_t *buffer_current = NULL;
	miQueueBuffer_t *buffer_previous;

	cpu_irq_disable();
    6616:	2200      	movs	r2, #0
    6618:	4b1f      	ldr	r3, [pc, #124]	; (6698 <miQueueReadOrRemove+0x94>)
    661a:	701a      	strb	r2, [r3, #0]
	/* Check whether queue is empty */
	if (q->size != 0) {
    661c:	7a03      	ldrb	r3, [r0, #8]
    661e:	2b00      	cmp	r3, #0
    6620:	d037      	beq.n	6692 <miQueueReadOrRemove+0x8e>
		buffer_current = q->head;
    6622:	6804      	ldr	r4, [r0, #0]
		buffer_previous = q->head;

		/* First get buffer matching with criteria */
		if (NULL != search) {
    6624:	2d00      	cmp	r5, #0
    6626:	d019      	beq.n	665c <miQueueReadOrRemove+0x58>
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
    6628:	2c00      	cmp	r4, #0
    662a:	d00c      	beq.n	6646 <miQueueReadOrRemove+0x42>
    662c:	0026      	movs	r6, r4
    662e:	e000      	b.n	6632 <miQueueReadOrRemove+0x2e>
					/* Break, if search criteria matches */
					break;
				}

				buffer_previous = buffer_current;
				buffer_current = buffer_current->nextItem;
    6630:	001c      	movs	r4, r3
				match = search->criteria_func(
    6632:	6869      	ldr	r1, [r5, #4]
    6634:	6860      	ldr	r0, [r4, #4]
    6636:	682b      	ldr	r3, [r5, #0]
    6638:	4798      	blx	r3
				if (match) {
    663a:	2800      	cmp	r0, #0
    663c:	d10f      	bne.n	665e <miQueueReadOrRemove+0x5a>
				buffer_current = buffer_current->nextItem;
    663e:	6823      	ldr	r3, [r4, #0]
    6640:	0026      	movs	r6, r4
			while (NULL != buffer_current) {
    6642:	2b00      	cmp	r3, #0
    6644:	d1f4      	bne.n	6630 <miQueueReadOrRemove+0x2c>
	miQueueBuffer_t *buffer_current = NULL;
    6646:	2400      	movs	r4, #0
				**/
			}
		}
	} /* q->size != 0 */

	cpu_irq_enable();
    6648:	2201      	movs	r2, #1
    664a:	4b13      	ldr	r3, [pc, #76]	; (6698 <miQueueReadOrRemove+0x94>)
    664c:	701a      	strb	r2, [r3, #0]
    664e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6652:	b662      	cpsie	i

	/* Return the buffer. note that pointer to header of buffer is returned
	**/
	return (buffer_current);
} /* queue_read_or_remove */
    6654:	0020      	movs	r0, r4
    6656:	bc04      	pop	{r2}
    6658:	4690      	mov	r8, r2
    665a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		buffer_previous = q->head;
    665c:	0026      	movs	r6, r4
		if (NULL != buffer_current) {
    665e:	2c00      	cmp	r4, #0
    6660:	d0f2      	beq.n	6648 <miQueueReadOrRemove+0x44>
			if (REMOVE_MODE == mode) {
    6662:	4643      	mov	r3, r8
    6664:	2b00      	cmp	r3, #0
    6666:	d1ef      	bne.n	6648 <miQueueReadOrRemove+0x44>
				if (buffer_current == q->head) {
    6668:	683b      	ldr	r3, [r7, #0]
    666a:	429c      	cmp	r4, r3
    666c:	d00c      	beq.n	6688 <miQueueReadOrRemove+0x84>
						= buffer_current->nextItem;
    666e:	6823      	ldr	r3, [r4, #0]
    6670:	6033      	str	r3, [r6, #0]
				if (buffer_current == q->tail) {
    6672:	687b      	ldr	r3, [r7, #4]
    6674:	429c      	cmp	r4, r3
    6676:	d00a      	beq.n	668e <miQueueReadOrRemove+0x8a>
				q->size--;
    6678:	7a3b      	ldrb	r3, [r7, #8]
    667a:	3b01      	subs	r3, #1
    667c:	723b      	strb	r3, [r7, #8]
				if (NULL == q->head) {
    667e:	683b      	ldr	r3, [r7, #0]
    6680:	2b00      	cmp	r3, #0
    6682:	d1e1      	bne.n	6648 <miQueueReadOrRemove+0x44>
					q->tail = NULL;
    6684:	607b      	str	r3, [r7, #4]
    6686:	e7df      	b.n	6648 <miQueueReadOrRemove+0x44>
					q->head = buffer_current->nextItem;
    6688:	6823      	ldr	r3, [r4, #0]
    668a:	603b      	str	r3, [r7, #0]
    668c:	e7f1      	b.n	6672 <miQueueReadOrRemove+0x6e>
					q->tail = buffer_previous;
    668e:	607e      	str	r6, [r7, #4]
    6690:	e7f2      	b.n	6678 <miQueueReadOrRemove+0x74>
	miQueueBuffer_t *buffer_current = NULL;
    6692:	2400      	movs	r4, #0
    6694:	e7d8      	b.n	6648 <miQueueReadOrRemove+0x44>
    6696:	46c0      	nop			; (mov r8, r8)
    6698:	2000000a 	.word	0x2000000a

0000669c <miQueueInit>:
	q->head = NULL;
    669c:	2300      	movs	r3, #0
    669e:	6003      	str	r3, [r0, #0]
	q->tail = NULL;
    66a0:	6043      	str	r3, [r0, #4]
	q->size = 0;
    66a2:	7203      	strb	r3, [r0, #8]
}
    66a4:	4770      	bx	lr
	...

000066a8 <miQueueAppend>:
  __ASM volatile ("cpsid i" : : : "memory");
    66a8:	b672      	cpsid	i
    66aa:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    66ae:	2200      	movs	r2, #0
    66b0:	4b0a      	ldr	r3, [pc, #40]	; (66dc <miQueueAppend+0x34>)
    66b2:	701a      	strb	r2, [r3, #0]
		if (q->size == 0) {
    66b4:	7a03      	ldrb	r3, [r0, #8]
    66b6:	2b00      	cmp	r3, #0
    66b8:	d00e      	beq.n	66d8 <miQueueAppend+0x30>
			q->tail->nextItem = buf;
    66ba:	6843      	ldr	r3, [r0, #4]
    66bc:	6019      	str	r1, [r3, #0]
		q->tail = buf;
    66be:	6041      	str	r1, [r0, #4]
		buf->nextItem = NULL;
    66c0:	2300      	movs	r3, #0
    66c2:	600b      	str	r3, [r1, #0]
		q->size++;
    66c4:	7a03      	ldrb	r3, [r0, #8]
    66c6:	3301      	adds	r3, #1
    66c8:	7203      	strb	r3, [r0, #8]
	cpu_irq_enable();
    66ca:	2201      	movs	r2, #1
    66cc:	4b03      	ldr	r3, [pc, #12]	; (66dc <miQueueAppend+0x34>)
    66ce:	701a      	strb	r2, [r3, #0]
    66d0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    66d4:	b662      	cpsie	i
} /* miQueueAppend */
    66d6:	4770      	bx	lr
			q->head = buf;
    66d8:	6001      	str	r1, [r0, #0]
    66da:	e7f0      	b.n	66be <miQueueAppend+0x16>
    66dc:	2000000a 	.word	0x2000000a

000066e0 <miQueueRemove>:
 *
 * @return Pointer to the buffer header, if the buffer is
 * successfully removed, NULL otherwise.
 */
miQueueBuffer_t *miQueueRemove(MiQueue_t *q, search_t *search)
{
    66e0:	b510      	push	{r4, lr}
    66e2:	000a      	movs	r2, r1
	return (miQueueReadOrRemove(q, REMOVE_MODE, search));
    66e4:	2100      	movs	r1, #0
    66e6:	4b01      	ldr	r3, [pc, #4]	; (66ec <miQueueRemove+0xc>)
    66e8:	4798      	blx	r3
}
    66ea:	bd10      	pop	{r4, pc}
    66ec:	00006605 	.word	0x00006605

000066f0 <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    66f0:	b530      	push	{r4, r5, lr}
	if (timers) {
    66f2:	4b14      	ldr	r3, [pc, #80]	; (6744 <placeTimer+0x54>)
    66f4:	681d      	ldr	r5, [r3, #0]
    66f6:	2d00      	cmp	r5, #0
    66f8:	d01c      	beq.n	6734 <placeTimer+0x44>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    66fa:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    66fc:	6869      	ldr	r1, [r5, #4]
    66fe:	428a      	cmp	r2, r1
    6700:	d309      	bcc.n	6716 <placeTimer+0x26>
    6702:	002c      	movs	r4, r5
				t->timeout -= timeout;
				break;
			} else {
				timeout -= t->timeout;
    6704:	1a52      	subs	r2, r2, r1
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    6706:	6823      	ldr	r3, [r4, #0]
    6708:	2b00      	cmp	r3, #0
    670a:	d008      	beq.n	671e <placeTimer+0x2e>
			if (timeout < t->timeout) {
    670c:	6859      	ldr	r1, [r3, #4]
    670e:	4291      	cmp	r1, r2
    6710:	d803      	bhi.n	671a <placeTimer+0x2a>
		for (SYS_Timer_t *t = timers; t; t = t->next) {
    6712:	001c      	movs	r4, r3
    6714:	e7f6      	b.n	6704 <placeTimer+0x14>
    6716:	002b      	movs	r3, r5
		SYS_Timer_t *prev = NULL;
    6718:	2400      	movs	r4, #0
				t->timeout -= timeout;
    671a:	1a89      	subs	r1, r1, r2
    671c:	6059      	str	r1, [r3, #4]
			}

			prev = t;
		}

		timer->timeout = timeout;
    671e:	6042      	str	r2, [r0, #4]

		if (prev) {
    6720:	2c00      	cmp	r4, #0
    6722:	d003      	beq.n	672c <placeTimer+0x3c>
			timer->next = prev->next;
    6724:	6823      	ldr	r3, [r4, #0]
    6726:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    6728:	6020      	str	r0, [r4, #0]
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    672a:	bd30      	pop	{r4, r5, pc}
			timer->next = timers;
    672c:	6005      	str	r5, [r0, #0]
			timers = timer;
    672e:	4b05      	ldr	r3, [pc, #20]	; (6744 <placeTimer+0x54>)
    6730:	6018      	str	r0, [r3, #0]
    6732:	e7fa      	b.n	672a <placeTimer+0x3a>
		timer->next = NULL;
    6734:	2300      	movs	r3, #0
    6736:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    6738:	6883      	ldr	r3, [r0, #8]
    673a:	6043      	str	r3, [r0, #4]
		timers = timer;
    673c:	4b01      	ldr	r3, [pc, #4]	; (6744 <placeTimer+0x54>)
    673e:	6018      	str	r0, [r3, #0]
}
    6740:	e7f3      	b.n	672a <placeTimer+0x3a>
    6742:	46c0      	nop			; (mov r8, r8)
    6744:	2000030c 	.word	0x2000030c

00006748 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    6748:	b510      	push	{r4, lr}
	SysTimerIrqCount++;
    674a:	4a04      	ldr	r2, [pc, #16]	; (675c <SYS_HwExpiry_Cb+0x14>)
    674c:	7813      	ldrb	r3, [r2, #0]
    674e:	3301      	adds	r3, #1
    6750:	b2db      	uxtb	r3, r3
    6752:	7013      	strb	r3, [r2, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    6754:	4802      	ldr	r0, [pc, #8]	; (6760 <SYS_HwExpiry_Cb+0x18>)
    6756:	4b03      	ldr	r3, [pc, #12]	; (6764 <SYS_HwExpiry_Cb+0x1c>)
    6758:	4798      	blx	r3
}
    675a:	bd10      	pop	{r4, pc}
    675c:	20003248 	.word	0x20003248
    6760:	00002710 	.word	0x00002710
    6764:	00008249 	.word	0x00008249

00006768 <SYS_TimerInit>:
{
    6768:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    676a:	2400      	movs	r4, #0
    676c:	4b06      	ldr	r3, [pc, #24]	; (6788 <SYS_TimerInit+0x20>)
    676e:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    6770:	4806      	ldr	r0, [pc, #24]	; (678c <SYS_TimerInit+0x24>)
    6772:	4b07      	ldr	r3, [pc, #28]	; (6790 <SYS_TimerInit+0x28>)
    6774:	4798      	blx	r3
	common_tc_init();
    6776:	4b07      	ldr	r3, [pc, #28]	; (6794 <SYS_TimerInit+0x2c>)
    6778:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    677a:	4807      	ldr	r0, [pc, #28]	; (6798 <SYS_TimerInit+0x30>)
    677c:	4b07      	ldr	r3, [pc, #28]	; (679c <SYS_TimerInit+0x34>)
    677e:	4798      	blx	r3
	timers = NULL;
    6780:	4b07      	ldr	r3, [pc, #28]	; (67a0 <SYS_TimerInit+0x38>)
    6782:	601c      	str	r4, [r3, #0]
}
    6784:	bd10      	pop	{r4, pc}
    6786:	46c0      	nop			; (mov r8, r8)
    6788:	20003248 	.word	0x20003248
    678c:	00006749 	.word	0x00006749
    6790:	00008339 	.word	0x00008339
    6794:	000082b5 	.word	0x000082b5
    6798:	00002710 	.word	0x00002710
    679c:	00008249 	.word	0x00008249
    67a0:	2000030c 	.word	0x2000030c

000067a4 <SYS_TimerStop>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    67a4:	4b0e      	ldr	r3, [pc, #56]	; (67e0 <SYS_TimerStop+0x3c>)
    67a6:	681a      	ldr	r2, [r3, #0]
    67a8:	2a00      	cmp	r2, #0
    67aa:	d014      	beq.n	67d6 <SYS_TimerStop+0x32>
		if (t == timer) {
    67ac:	4282      	cmp	r2, r0
    67ae:	d013      	beq.n	67d8 <SYS_TimerStop+0x34>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    67b0:	6813      	ldr	r3, [r2, #0]
    67b2:	2b00      	cmp	r3, #0
    67b4:	d00f      	beq.n	67d6 <SYS_TimerStop+0x32>
		if (t == timer) {
    67b6:	4298      	cmp	r0, r3
    67b8:	d001      	beq.n	67be <SYS_TimerStop+0x1a>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    67ba:	001a      	movs	r2, r3
    67bc:	e7f8      	b.n	67b0 <SYS_TimerStop+0xc>
			if (prev) {
    67be:	2a00      	cmp	r2, #0
    67c0:	d00a      	beq.n	67d8 <SYS_TimerStop+0x34>
				prev->next = t->next;
    67c2:	6803      	ldr	r3, [r0, #0]
    67c4:	6013      	str	r3, [r2, #0]
			if (t->next) {
    67c6:	6803      	ldr	r3, [r0, #0]
    67c8:	2b00      	cmp	r3, #0
    67ca:	d004      	beq.n	67d6 <SYS_TimerStop+0x32>
				t->next->timeout += timer->timeout;
    67cc:	6842      	ldr	r2, [r0, #4]
    67ce:	6859      	ldr	r1, [r3, #4]
    67d0:	468c      	mov	ip, r1
    67d2:	4462      	add	r2, ip
    67d4:	605a      	str	r2, [r3, #4]
}
    67d6:	4770      	bx	lr
				timers = t->next;
    67d8:	4b01      	ldr	r3, [pc, #4]	; (67e0 <SYS_TimerStop+0x3c>)
    67da:	6802      	ldr	r2, [r0, #0]
    67dc:	601a      	str	r2, [r3, #0]
    67de:	e7f2      	b.n	67c6 <SYS_TimerStop+0x22>
    67e0:	2000030c 	.word	0x2000030c

000067e4 <SYS_TimerStarted>:
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    67e4:	4b09      	ldr	r3, [pc, #36]	; (680c <SYS_TimerStarted+0x28>)
    67e6:	681b      	ldr	r3, [r3, #0]
    67e8:	2b00      	cmp	r3, #0
    67ea:	d00a      	beq.n	6802 <SYS_TimerStarted+0x1e>
		if (t == timer) {
    67ec:	4283      	cmp	r3, r0
    67ee:	d00a      	beq.n	6806 <SYS_TimerStarted+0x22>
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    67f0:	681b      	ldr	r3, [r3, #0]
    67f2:	2b00      	cmp	r3, #0
    67f4:	d003      	beq.n	67fe <SYS_TimerStarted+0x1a>
		if (t == timer) {
    67f6:	4298      	cmp	r0, r3
    67f8:	d1fa      	bne.n	67f0 <SYS_TimerStarted+0xc>
			return true;
    67fa:	2001      	movs	r0, #1
    67fc:	e000      	b.n	6800 <SYS_TimerStarted+0x1c>
	return false;
    67fe:	2000      	movs	r0, #0
}
    6800:	4770      	bx	lr
	return false;
    6802:	2000      	movs	r0, #0
    6804:	e7fc      	b.n	6800 <SYS_TimerStarted+0x1c>
			return true;
    6806:	2001      	movs	r0, #1
    6808:	e7fa      	b.n	6800 <SYS_TimerStarted+0x1c>
    680a:	46c0      	nop			; (mov r8, r8)
    680c:	2000030c 	.word	0x2000030c

00006810 <SYS_TimerStart>:
{
    6810:	b510      	push	{r4, lr}
    6812:	0004      	movs	r4, r0
	if (!SYS_TimerStarted(timer)) {
    6814:	4b04      	ldr	r3, [pc, #16]	; (6828 <SYS_TimerStart+0x18>)
    6816:	4798      	blx	r3
    6818:	2800      	cmp	r0, #0
    681a:	d000      	beq.n	681e <SYS_TimerStart+0xe>
}
    681c:	bd10      	pop	{r4, pc}
		placeTimer(timer);
    681e:	0020      	movs	r0, r4
    6820:	4b02      	ldr	r3, [pc, #8]	; (682c <SYS_TimerStart+0x1c>)
    6822:	4798      	blx	r3
}
    6824:	e7fa      	b.n	681c <SYS_TimerStart+0xc>
    6826:	46c0      	nop			; (mov r8, r8)
    6828:	000067e5 	.word	0x000067e5
    682c:	000066f1 	.word	0x000066f1

00006830 <SYS_TimerTaskHandler>:
{
    6830:	b5f0      	push	{r4, r5, r6, r7, lr}
    6832:	b083      	sub	sp, #12
	if (0 == SysTimerIrqCount) {
    6834:	4b1d      	ldr	r3, [pc, #116]	; (68ac <SYS_TimerTaskHandler+0x7c>)
    6836:	781b      	ldrb	r3, [r3, #0]
    6838:	2b00      	cmp	r3, #0
    683a:	d035      	beq.n	68a8 <SYS_TimerTaskHandler+0x78>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    683c:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6840:	4253      	negs	r3, r2
    6842:	4153      	adcs	r3, r2
    6844:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6846:	b672      	cpsid	i
    6848:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    684c:	2100      	movs	r1, #0
    684e:	4b18      	ldr	r3, [pc, #96]	; (68b0 <SYS_TimerTaskHandler+0x80>)
    6850:	7019      	strb	r1, [r3, #0]
	return flags;
    6852:	9801      	ldr	r0, [sp, #4]
	cnt = SysTimerIrqCount;
    6854:	4a15      	ldr	r2, [pc, #84]	; (68ac <SYS_TimerTaskHandler+0x7c>)
    6856:	7813      	ldrb	r3, [r2, #0]
    6858:	b2db      	uxtb	r3, r3
	SysTimerIrqCount = 0;
    685a:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    685c:	2800      	cmp	r0, #0
    685e:	d005      	beq.n	686c <SYS_TimerTaskHandler+0x3c>
		cpu_irq_enable();
    6860:	3101      	adds	r1, #1
    6862:	4a13      	ldr	r2, [pc, #76]	; (68b0 <SYS_TimerTaskHandler+0x80>)
    6864:	7011      	strb	r1, [r2, #0]
    6866:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    686a:	b662      	cpsie	i
	elapsed = cnt * SYS_TIMER_INTERVAL;
    686c:	009d      	lsls	r5, r3, #2
    686e:	18ed      	adds	r5, r5, r3
    6870:	006d      	lsls	r5, r5, #1
	while (timers && (timers->timeout <= elapsed)) {
    6872:	4e10      	ldr	r6, [pc, #64]	; (68b4 <SYS_TimerTaskHandler+0x84>)
		timers = timers->next;
    6874:	0037      	movs	r7, r6
	while (timers && (timers->timeout <= elapsed)) {
    6876:	e005      	b.n	6884 <SYS_TimerTaskHandler+0x54>
			placeTimer(timer);
    6878:	0020      	movs	r0, r4
    687a:	4b0f      	ldr	r3, [pc, #60]	; (68b8 <SYS_TimerTaskHandler+0x88>)
    687c:	4798      	blx	r3
    687e:	e00d      	b.n	689c <SYS_TimerTaskHandler+0x6c>
			timer->handler(timer);
    6880:	0020      	movs	r0, r4
    6882:	4798      	blx	r3
	while (timers && (timers->timeout <= elapsed)) {
    6884:	6834      	ldr	r4, [r6, #0]
    6886:	2c00      	cmp	r4, #0
    6888:	d00e      	beq.n	68a8 <SYS_TimerTaskHandler+0x78>
    688a:	6863      	ldr	r3, [r4, #4]
    688c:	429d      	cmp	r5, r3
    688e:	d309      	bcc.n	68a4 <SYS_TimerTaskHandler+0x74>
		elapsed -= timers->timeout;
    6890:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    6892:	6823      	ldr	r3, [r4, #0]
    6894:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    6896:	7b23      	ldrb	r3, [r4, #12]
    6898:	2b01      	cmp	r3, #1
    689a:	d0ed      	beq.n	6878 <SYS_TimerTaskHandler+0x48>
		if (timer->handler) {
    689c:	6923      	ldr	r3, [r4, #16]
    689e:	2b00      	cmp	r3, #0
    68a0:	d1ee      	bne.n	6880 <SYS_TimerTaskHandler+0x50>
    68a2:	e7ef      	b.n	6884 <SYS_TimerTaskHandler+0x54>
		timers->timeout -= elapsed;
    68a4:	1b5d      	subs	r5, r3, r5
    68a6:	6065      	str	r5, [r4, #4]
}
    68a8:	b003      	add	sp, #12
    68aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    68ac:	20003248 	.word	0x20003248
    68b0:	2000000a 	.word	0x2000000a
    68b4:	2000030c 	.word	0x2000030c
    68b8:	000066f1 	.word	0x000066f1

000068bc <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    68bc:	b510      	push	{r4, lr}
	tmr_cca_callback();
    68be:	4b01      	ldr	r3, [pc, #4]	; (68c4 <tc_cca_callback+0x8>)
    68c0:	4798      	blx	r3
}
    68c2:	bd10      	pop	{r4, pc}
    68c4:	0000831d 	.word	0x0000831d

000068c8 <tc_ovf_callback>:
{
    68c8:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    68ca:	4b01      	ldr	r3, [pc, #4]	; (68d0 <tc_ovf_callback+0x8>)
    68cc:	4798      	blx	r3
}
    68ce:	bd10      	pop	{r4, pc}
    68d0:	000082d5 	.word	0x000082d5

000068d4 <tmr_read_count>:
{
    68d4:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    68d6:	4802      	ldr	r0, [pc, #8]	; (68e0 <tmr_read_count+0xc>)
    68d8:	4b02      	ldr	r3, [pc, #8]	; (68e4 <tmr_read_count+0x10>)
    68da:	4798      	blx	r3
    68dc:	b280      	uxth	r0, r0
}
    68de:	bd10      	pop	{r4, pc}
    68e0:	20003280 	.word	0x20003280
    68e4:	00005129 	.word	0x00005129

000068e8 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    68e8:	4b03      	ldr	r3, [pc, #12]	; (68f8 <tmr_disable_cc_interrupt+0x10>)
    68ea:	2110      	movs	r1, #16
    68ec:	681a      	ldr	r2, [r3, #0]
    68ee:	7311      	strb	r1, [r2, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    68f0:	7e5a      	ldrb	r2, [r3, #25]
    68f2:	438a      	bics	r2, r1
    68f4:	765a      	strb	r2, [r3, #25]
}
    68f6:	4770      	bx	lr
    68f8:	20003280 	.word	0x20003280

000068fc <tmr_enable_cc_interrupt>:
{
    68fc:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    68fe:	4c0a      	ldr	r4, [pc, #40]	; (6928 <tmr_enable_cc_interrupt+0x2c>)
    6900:	6820      	ldr	r0, [r4, #0]
    6902:	4b0a      	ldr	r3, [pc, #40]	; (692c <tmr_enable_cc_interrupt+0x30>)
    6904:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    6906:	4b0a      	ldr	r3, [pc, #40]	; (6930 <tmr_enable_cc_interrupt+0x34>)
    6908:	5c1b      	ldrb	r3, [r3, r0]
    690a:	221f      	movs	r2, #31
    690c:	401a      	ands	r2, r3
    690e:	2301      	movs	r3, #1
    6910:	4093      	lsls	r3, r2
    6912:	4a08      	ldr	r2, [pc, #32]	; (6934 <tmr_enable_cc_interrupt+0x38>)
    6914:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    6916:	7e63      	ldrb	r3, [r4, #25]
    6918:	2210      	movs	r2, #16
    691a:	4313      	orrs	r3, r2
    691c:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    691e:	6823      	ldr	r3, [r4, #0]
    6920:	2210      	movs	r2, #16
    6922:	735a      	strb	r2, [r3, #13]
}
    6924:	bd10      	pop	{r4, pc}
    6926:	46c0      	nop			; (mov r8, r8)
    6928:	20003280 	.word	0x20003280
    692c:	00004eb5 	.word	0x00004eb5
    6930:	0000eb18 	.word	0x0000eb18
    6934:	e000e100 	.word	0xe000e100

00006938 <tmr_write_cmpreg>:
{
    6938:	b510      	push	{r4, lr}
    693a:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    693c:	2100      	movs	r1, #0
    693e:	4802      	ldr	r0, [pc, #8]	; (6948 <tmr_write_cmpreg+0x10>)
    6940:	4b02      	ldr	r3, [pc, #8]	; (694c <tmr_write_cmpreg+0x14>)
    6942:	4798      	blx	r3
}
    6944:	bd10      	pop	{r4, pc}
    6946:	46c0      	nop			; (mov r8, r8)
    6948:	20003280 	.word	0x20003280
    694c:	00005155 	.word	0x00005155

00006950 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    6950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6952:	46ce      	mov	lr, r9
    6954:	4647      	mov	r7, r8
    6956:	b580      	push	{r7, lr}
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    6958:	4a2d      	ldr	r2, [pc, #180]	; (6a10 <tmr_init+0xc0>)
    695a:	2300      	movs	r3, #0
    695c:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    695e:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    6960:	2100      	movs	r1, #0
    6962:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    6964:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    6966:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    6968:	7051      	strb	r1, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    696a:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    696c:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    696e:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    6970:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    6972:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    6974:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    6976:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    6978:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    697a:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    697c:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    697e:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    6980:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    6982:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    6984:	3b01      	subs	r3, #1
    6986:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    6988:	4c22      	ldr	r4, [pc, #136]	; (6a14 <tmr_init+0xc4>)
    698a:	4923      	ldr	r1, [pc, #140]	; (6a18 <tmr_init+0xc8>)
    698c:	0020      	movs	r0, r4
    698e:	4b23      	ldr	r3, [pc, #140]	; (6a1c <tmr_init+0xcc>)
    6990:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    6992:	2200      	movs	r2, #0
    6994:	4922      	ldr	r1, [pc, #136]	; (6a20 <tmr_init+0xd0>)
    6996:	0020      	movs	r0, r4
    6998:	4d22      	ldr	r5, [pc, #136]	; (6a24 <tmr_init+0xd4>)
    699a:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    699c:	2202      	movs	r2, #2
    699e:	4922      	ldr	r1, [pc, #136]	; (6a28 <tmr_init+0xd8>)
    69a0:	0020      	movs	r0, r4
    69a2:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    69a4:	6820      	ldr	r0, [r4, #0]
    69a6:	4b21      	ldr	r3, [pc, #132]	; (6a2c <tmr_init+0xdc>)
    69a8:	4699      	mov	r9, r3
    69aa:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    69ac:	4b20      	ldr	r3, [pc, #128]	; (6a30 <tmr_init+0xe0>)
    69ae:	4698      	mov	r8, r3
    69b0:	5c1b      	ldrb	r3, [r3, r0]
    69b2:	261f      	movs	r6, #31
    69b4:	4033      	ands	r3, r6
    69b6:	2501      	movs	r5, #1
    69b8:	002a      	movs	r2, r5
    69ba:	409a      	lsls	r2, r3
    69bc:	4f1d      	ldr	r7, [pc, #116]	; (6a34 <tmr_init+0xe4>)
    69be:	603a      	str	r2, [r7, #0]
		module->enable_callback_mask |= (1 << callback_type);
    69c0:	7e63      	ldrb	r3, [r4, #25]
    69c2:	2201      	movs	r2, #1
    69c4:	4313      	orrs	r3, r2
    69c6:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    69c8:	6823      	ldr	r3, [r4, #0]
    69ca:	735d      	strb	r5, [r3, #13]
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    69cc:	0018      	movs	r0, r3
    69ce:	47c8      	blx	r9
    69d0:	4643      	mov	r3, r8
    69d2:	5c1b      	ldrb	r3, [r3, r0]
    69d4:	401e      	ands	r6, r3
    69d6:	40b5      	lsls	r5, r6
    69d8:	603d      	str	r5, [r7, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    69da:	7e63      	ldrb	r3, [r4, #25]
    69dc:	2210      	movs	r2, #16
    69de:	4313      	orrs	r3, r2
    69e0:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    69e2:	6822      	ldr	r2, [r4, #0]
    69e4:	2310      	movs	r3, #16
    69e6:	7353      	strb	r3, [r2, #13]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    69e8:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    69ea:	b25b      	sxtb	r3, r3
    69ec:	2b00      	cmp	r3, #0
    69ee:	dbfb      	blt.n	69e8 <tmr_init+0x98>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    69f0:	8813      	ldrh	r3, [r2, #0]
    69f2:	2102      	movs	r1, #2
    69f4:	430b      	orrs	r3, r1
    69f6:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    69f8:	2000      	movs	r0, #0
    69fa:	4b0f      	ldr	r3, [pc, #60]	; (6a38 <tmr_init+0xe8>)
    69fc:	4798      	blx	r3
    69fe:	490f      	ldr	r1, [pc, #60]	; (6a3c <tmr_init+0xec>)
    6a00:	4b0f      	ldr	r3, [pc, #60]	; (6a40 <tmr_init+0xf0>)
    6a02:	4798      	blx	r3
	#endif
	return timer_multiplier;
    6a04:	b2c0      	uxtb	r0, r0
}
    6a06:	bc0c      	pop	{r2, r3}
    6a08:	4690      	mov	r8, r2
    6a0a:	4699      	mov	r9, r3
    6a0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6a0e:	46c0      	nop			; (mov r8, r8)
    6a10:	2000324c 	.word	0x2000324c
    6a14:	20003280 	.word	0x20003280
    6a18:	42002c00 	.word	0x42002c00
    6a1c:	00004eed 	.word	0x00004eed
    6a20:	000068c9 	.word	0x000068c9
    6a24:	00004ded 	.word	0x00004ded
    6a28:	000068bd 	.word	0x000068bd
    6a2c:	00004eb5 	.word	0x00004eb5
    6a30:	0000eb18 	.word	0x0000eb18
    6a34:	e000e100 	.word	0xe000e100
    6a38:	00004b7d 	.word	0x00004b7d
    6a3c:	000f4240 	.word	0x000f4240
    6a40:	0000c45d 	.word	0x0000c45d

00006a44 <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    6a44:	4770      	bx	lr
	...

00006a48 <sal_aes_restart>:
 * When using sal_aes_wrrd(), call sal_aes_read() to get the result
 * of the last AES operation BEFORE you put the transceiver unit to
 * sleep state!
 */
void sal_aes_restart(void)
{
    6a48:	b570      	push	{r4, r5, r6, lr}
	 * This is not required anymore for SPI transceivers beyond
	 * these two mentioned transceivers.
	 */
	uint8_t *keyp;
	uint8_t save_cmd;
	if (last_dir == AES_DIR_ENCRYPT) {
    6a4a:	4b0c      	ldr	r3, [pc, #48]	; (6a7c <sal_aes_restart+0x34>)
    6a4c:	781b      	ldrb	r3, [r3, #0]
    6a4e:	2b00      	cmp	r3, #0
    6a50:	d012      	beq.n	6a78 <sal_aes_restart+0x30>
		keyp = enc_key;
	} else {
		keyp = dec_key;
    6a52:	490b      	ldr	r1, [pc, #44]	; (6a80 <sal_aes_restart+0x38>)
	}

	save_cmd = aes_buf[0];
    6a54:	4c0b      	ldr	r4, [pc, #44]	; (6a84 <sal_aes_restart+0x3c>)
    6a56:	7825      	ldrb	r5, [r4, #0]
	aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    6a58:	2310      	movs	r3, #16
    6a5a:	7023      	strb	r3, [r4, #0]

	/* Fill in key. */
	memcpy(aes_buf + 1, keyp, AES_KEYSIZE);
    6a5c:	1c60      	adds	r0, r4, #1
    6a5e:	2210      	movs	r2, #16
    6a60:	4b09      	ldr	r3, [pc, #36]	; (6a88 <sal_aes_restart+0x40>)
    6a62:	4798      	blx	r3

	/* Write to SRAM in one step. */
	trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    6a64:	2211      	movs	r2, #17
    6a66:	0021      	movs	r1, r4
    6a68:	2083      	movs	r0, #131	; 0x83
    6a6a:	4b08      	ldr	r3, [pc, #32]	; (6a8c <sal_aes_restart+0x44>)
    6a6c:	4798      	blx	r3
			AES_BLOCKSIZE + 1);

	aes_buf[0] = save_cmd;
    6a6e:	7025      	strb	r5, [r4, #0]
	setup_flag = true;
    6a70:	2201      	movs	r2, #1
    6a72:	4b07      	ldr	r3, [pc, #28]	; (6a90 <sal_aes_restart+0x48>)
    6a74:	701a      	strb	r2, [r3, #0]
}
    6a76:	bd70      	pop	{r4, r5, r6, pc}
		keyp = enc_key;
    6a78:	4906      	ldr	r1, [pc, #24]	; (6a94 <sal_aes_restart+0x4c>)
    6a7a:	e7eb      	b.n	6a54 <sal_aes_restart+0xc>
    6a7c:	2000006d 	.word	0x2000006d
    6a80:	20000324 	.word	0x20000324
    6a84:	20000310 	.word	0x20000310
    6a88:	0000c803 	.word	0x0000c803
    6a8c:	00007205 	.word	0x00007205
    6a90:	20000344 	.word	0x20000344
    6a94:	20000334 	.word	0x20000334

00006a98 <_sal_aes_clean_up>:
/**
 * @brief Cleans up the SAL/AES after STB has been finished
 */
void _sal_aes_clean_up(void)
{
}
    6a98:	4770      	bx	lr
	...

00006a9c <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    6a9c:	b570      	push	{r4, r5, r6, lr}
    6a9e:	0003      	movs	r3, r0
    6aa0:	000d      	movs	r5, r1
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    6aa2:	4c14      	ldr	r4, [pc, #80]	; (6af4 <sal_aes_wrrd+0x58>)
    6aa4:	1c60      	adds	r0, r4, #1
    6aa6:	2210      	movs	r2, #16
    6aa8:	0019      	movs	r1, r3
    6aaa:	4b13      	ldr	r3, [pc, #76]	; (6af8 <sal_aes_wrrd+0x5c>)
    6aac:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    6aae:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    6ab0:	4b12      	ldr	r3, [pc, #72]	; (6afc <sal_aes_wrrd+0x60>)
    6ab2:	781b      	ldrb	r3, [r3, #0]
    6ab4:	2b00      	cmp	r3, #0
    6ab6:	d015      	beq.n	6ae4 <sal_aes_wrrd+0x48>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    6ab8:	2212      	movs	r2, #18
    6aba:	490e      	ldr	r1, [pc, #56]	; (6af4 <sal_aes_wrrd+0x58>)
    6abc:	2083      	movs	r0, #131	; 0x83
    6abe:	4b10      	ldr	r3, [pc, #64]	; (6b00 <sal_aes_wrrd+0x64>)
    6ac0:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    6ac2:	2200      	movs	r2, #0
    6ac4:	4b0d      	ldr	r3, [pc, #52]	; (6afc <sal_aes_wrrd+0x60>)
    6ac6:	701a      	strb	r2, [r3, #0]
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    6ac8:	2d00      	cmp	r5, #0
    6aca:	d005      	beq.n	6ad8 <sal_aes_wrrd+0x3c>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    6acc:	2210      	movs	r2, #16
    6ace:	4909      	ldr	r1, [pc, #36]	; (6af4 <sal_aes_wrrd+0x58>)
    6ad0:	3101      	adds	r1, #1
    6ad2:	0028      	movs	r0, r5
    6ad4:	4b08      	ldr	r3, [pc, #32]	; (6af8 <sal_aes_wrrd+0x5c>)
    6ad6:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    6ad8:	4b06      	ldr	r3, [pc, #24]	; (6af4 <sal_aes_wrrd+0x58>)
    6ada:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    6adc:	2018      	movs	r0, #24
    6ade:	4b09      	ldr	r3, [pc, #36]	; (6b04 <sal_aes_wrrd+0x68>)
    6ae0:	4798      	blx	r3
}
    6ae2:	bd70      	pop	{r4, r5, r6, pc}
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    6ae4:	2211      	movs	r2, #17
    6ae6:	4903      	ldr	r1, [pc, #12]	; (6af4 <sal_aes_wrrd+0x58>)
    6ae8:	3101      	adds	r1, #1
    6aea:	2084      	movs	r0, #132	; 0x84
    6aec:	4b04      	ldr	r3, [pc, #16]	; (6b00 <sal_aes_wrrd+0x64>)
    6aee:	4798      	blx	r3
    6af0:	e7ea      	b.n	6ac8 <sal_aes_wrrd+0x2c>
    6af2:	46c0      	nop			; (mov r8, r8)
    6af4:	20000310 	.word	0x20000310
    6af8:	0000c803 	.word	0x0000c803
    6afc:	20000344 	.word	0x20000344
    6b00:	000074f9 	.word	0x000074f9
    6b04:	00000155 	.word	0x00000155

00006b08 <sal_aes_setup>:
{
    6b08:	b5f0      	push	{r4, r5, r6, r7, lr}
    6b0a:	46c6      	mov	lr, r8
    6b0c:	b500      	push	{lr}
    6b0e:	b084      	sub	sp, #16
    6b10:	0005      	movs	r5, r0
    6b12:	000e      	movs	r6, r1
    6b14:	0014      	movs	r4, r2
	if (key != NULL) {
    6b16:	2800      	cmp	r0, #0
    6b18:	d017      	beq.n	6b4a <sal_aes_setup+0x42>
		dec_initialized = false;
    6b1a:	2200      	movs	r2, #0
    6b1c:	4b3e      	ldr	r3, [pc, #248]	; (6c18 <sal_aes_setup+0x110>)
    6b1e:	701a      	strb	r2, [r3, #0]
		last_dir = AES_DIR_VOID;
    6b20:	3202      	adds	r2, #2
    6b22:	4b3e      	ldr	r3, [pc, #248]	; (6c1c <sal_aes_setup+0x114>)
    6b24:	701a      	strb	r2, [r3, #0]
		memcpy(enc_key, key, AES_KEYSIZE);
    6b26:	320e      	adds	r2, #14
    6b28:	0001      	movs	r1, r0
    6b2a:	483d      	ldr	r0, [pc, #244]	; (6c20 <sal_aes_setup+0x118>)
    6b2c:	4b3d      	ldr	r3, [pc, #244]	; (6c24 <sal_aes_setup+0x11c>)
    6b2e:	4698      	mov	r8, r3
    6b30:	4798      	blx	r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    6b32:	4f3d      	ldr	r7, [pc, #244]	; (6c28 <sal_aes_setup+0x120>)
    6b34:	2310      	movs	r3, #16
    6b36:	703b      	strb	r3, [r7, #0]
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    6b38:	1c78      	adds	r0, r7, #1
    6b3a:	2210      	movs	r2, #16
    6b3c:	0029      	movs	r1, r5
    6b3e:	47c0      	blx	r8
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    6b40:	2211      	movs	r2, #17
    6b42:	0039      	movs	r1, r7
    6b44:	2083      	movs	r0, #131	; 0x83
    6b46:	4b39      	ldr	r3, [pc, #228]	; (6c2c <sal_aes_setup+0x124>)
    6b48:	4798      	blx	r3
	switch (dir) {
    6b4a:	2c00      	cmp	r4, #0
    6b4c:	d003      	beq.n	6b56 <sal_aes_setup+0x4e>
    6b4e:	2c01      	cmp	r4, #1
    6b50:	d02f      	beq.n	6bb2 <sal_aes_setup+0xaa>
		return false;
    6b52:	2000      	movs	r0, #0
    6b54:	e01b      	b.n	6b8e <sal_aes_setup+0x86>
		if (last_dir == AES_DIR_DECRYPT) {
    6b56:	4b31      	ldr	r3, [pc, #196]	; (6c1c <sal_aes_setup+0x114>)
    6b58:	781b      	ldrb	r3, [r3, #0]
    6b5a:	2b01      	cmp	r3, #1
    6b5c:	d01b      	beq.n	6b96 <sal_aes_setup+0x8e>
	last_dir = dir;
    6b5e:	4b2f      	ldr	r3, [pc, #188]	; (6c1c <sal_aes_setup+0x114>)
    6b60:	701c      	strb	r4, [r3, #0]
	switch (enc_mode) {
    6b62:	2e00      	cmp	r6, #0
    6b64:	d002      	beq.n	6b6c <sal_aes_setup+0x64>
		return (false);
    6b66:	2000      	movs	r0, #0
	switch (enc_mode) {
    6b68:	2e02      	cmp	r6, #2
    6b6a:	d110      	bne.n	6b8e <sal_aes_setup+0x86>
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    6b6c:	0136      	lsls	r6, r6, #4
    6b6e:	2370      	movs	r3, #112	; 0x70
    6b70:	401e      	ands	r6, r3
				SR_MASK(SR_AES_DIR, dir);
    6b72:	00e4      	lsls	r4, r4, #3
    6b74:	3b68      	subs	r3, #104	; 0x68
    6b76:	401c      	ands	r4, r3
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    6b78:	4334      	orrs	r4, r6
    6b7a:	4b2b      	ldr	r3, [pc, #172]	; (6c28 <sal_aes_setup+0x120>)
    6b7c:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir) |
    6b7e:	2680      	movs	r6, #128	; 0x80
    6b80:	4276      	negs	r6, r6
    6b82:	4334      	orrs	r4, r6
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    6b84:	745c      	strb	r4, [r3, #17]
	setup_flag = true;
    6b86:	2201      	movs	r2, #1
    6b88:	4b29      	ldr	r3, [pc, #164]	; (6c30 <sal_aes_setup+0x128>)
    6b8a:	701a      	strb	r2, [r3, #0]
	return (true);
    6b8c:	2001      	movs	r0, #1
}
    6b8e:	b004      	add	sp, #16
    6b90:	bc04      	pop	{r2}
    6b92:	4690      	mov	r8, r2
    6b94:	bdf0      	pop	{r4, r5, r6, r7, pc}
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    6b96:	4d24      	ldr	r5, [pc, #144]	; (6c28 <sal_aes_setup+0x120>)
    6b98:	330f      	adds	r3, #15
    6b9a:	702b      	strb	r3, [r5, #0]
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    6b9c:	1c68      	adds	r0, r5, #1
    6b9e:	2210      	movs	r2, #16
    6ba0:	491f      	ldr	r1, [pc, #124]	; (6c20 <sal_aes_setup+0x118>)
    6ba2:	4b20      	ldr	r3, [pc, #128]	; (6c24 <sal_aes_setup+0x11c>)
    6ba4:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    6ba6:	2211      	movs	r2, #17
    6ba8:	0029      	movs	r1, r5
    6baa:	2083      	movs	r0, #131	; 0x83
    6bac:	4b1f      	ldr	r3, [pc, #124]	; (6c2c <sal_aes_setup+0x124>)
    6bae:	4798      	blx	r3
    6bb0:	e7d5      	b.n	6b5e <sal_aes_setup+0x56>
		if (last_dir != AES_DIR_DECRYPT) {
    6bb2:	4b1a      	ldr	r3, [pc, #104]	; (6c1c <sal_aes_setup+0x114>)
    6bb4:	781b      	ldrb	r3, [r3, #0]
    6bb6:	2b01      	cmp	r3, #1
    6bb8:	d0d1      	beq.n	6b5e <sal_aes_setup+0x56>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    6bba:	2210      	movs	r2, #16
    6bbc:	4b1a      	ldr	r3, [pc, #104]	; (6c28 <sal_aes_setup+0x120>)
    6bbe:	701a      	strb	r2, [r3, #0]
			if (!dec_initialized) {
    6bc0:	4b15      	ldr	r3, [pc, #84]	; (6c18 <sal_aes_setup+0x110>)
    6bc2:	781b      	ldrb	r3, [r3, #0]
    6bc4:	2b00      	cmp	r3, #0
    6bc6:	d00e      	beq.n	6be6 <sal_aes_setup+0xde>
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    6bc8:	4d17      	ldr	r5, [pc, #92]	; (6c28 <sal_aes_setup+0x120>)
    6bca:	1c68      	adds	r0, r5, #1
    6bcc:	2210      	movs	r2, #16
    6bce:	4919      	ldr	r1, [pc, #100]	; (6c34 <sal_aes_setup+0x12c>)
    6bd0:	4b14      	ldr	r3, [pc, #80]	; (6c24 <sal_aes_setup+0x11c>)
    6bd2:	4798      	blx	r3
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    6bd4:	2211      	movs	r2, #17
    6bd6:	0029      	movs	r1, r5
    6bd8:	2083      	movs	r0, #131	; 0x83
    6bda:	4b14      	ldr	r3, [pc, #80]	; (6c2c <sal_aes_setup+0x124>)
    6bdc:	4798      	blx	r3
			dec_initialized = true;
    6bde:	4b0e      	ldr	r3, [pc, #56]	; (6c18 <sal_aes_setup+0x110>)
    6be0:	2201      	movs	r2, #1
    6be2:	701a      	strb	r2, [r3, #0]
    6be4:	e7bb      	b.n	6b5e <sal_aes_setup+0x56>
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    6be6:	4d10      	ldr	r5, [pc, #64]	; (6c28 <sal_aes_setup+0x120>)
    6be8:	702b      	strb	r3, [r5, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    6bea:	3380      	adds	r3, #128	; 0x80
    6bec:	746b      	strb	r3, [r5, #17]
				setup_flag = true; /* Needed in sal_aes_wrrd().
    6bee:	3a0f      	subs	r2, #15
    6bf0:	4b0f      	ldr	r3, [pc, #60]	; (6c30 <sal_aes_setup+0x128>)
    6bf2:	701a      	strb	r2, [r3, #0]
				sal_aes_wrrd(dummy, NULL);
    6bf4:	2100      	movs	r1, #0
    6bf6:	4668      	mov	r0, sp
    6bf8:	4b0f      	ldr	r3, [pc, #60]	; (6c38 <sal_aes_setup+0x130>)
    6bfa:	4798      	blx	r3
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    6bfc:	2310      	movs	r3, #16
    6bfe:	702b      	strb	r3, [r5, #0]
				trx_sram_write(
    6c00:	2201      	movs	r2, #1
    6c02:	0029      	movs	r1, r5
    6c04:	2083      	movs	r0, #131	; 0x83
    6c06:	4b09      	ldr	r3, [pc, #36]	; (6c2c <sal_aes_setup+0x124>)
    6c08:	4798      	blx	r3
				trx_sram_read((AES_BASE_ADDR +
    6c0a:	2210      	movs	r2, #16
    6c0c:	4909      	ldr	r1, [pc, #36]	; (6c34 <sal_aes_setup+0x12c>)
    6c0e:	2084      	movs	r0, #132	; 0x84
    6c10:	4b0a      	ldr	r3, [pc, #40]	; (6c3c <sal_aes_setup+0x134>)
    6c12:	4798      	blx	r3
    6c14:	e7d8      	b.n	6bc8 <sal_aes_setup+0xc0>
    6c16:	46c0      	nop			; (mov r8, r8)
    6c18:	20000322 	.word	0x20000322
    6c1c:	2000006d 	.word	0x2000006d
    6c20:	20000334 	.word	0x20000334
    6c24:	0000c803 	.word	0x0000c803
    6c28:	20000310 	.word	0x20000310
    6c2c:	00007205 	.word	0x00007205
    6c30:	20000344 	.word	0x20000344
    6c34:	20000324 	.word	0x20000324
    6c38:	00006a9d 	.word	0x00006a9d
    6c3c:	00007371 	.word	0x00007371

00006c40 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    6c40:	b510      	push	{r4, lr}
    6c42:	0001      	movs	r1, r0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    6c44:	2210      	movs	r2, #16
    6c46:	2084      	movs	r0, #132	; 0x84
    6c48:	4b01      	ldr	r3, [pc, #4]	; (6c50 <sal_aes_read+0x10>)
    6c4a:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    6c4c:	bd10      	pop	{r4, pc}
    6c4e:	46c0      	nop			; (mov r8, r8)
    6c50:	00007371 	.word	0x00007371

00006c54 <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    6c54:	b510      	push	{r4, lr}
	eic_module->INTFLAG.reg = eic_mask;
    6c56:	2201      	movs	r2, #1
    6c58:	4b03      	ldr	r3, [pc, #12]	; (6c68 <AT86RFX_ISR+0x14>)
    6c5a:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();
  	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    6c5c:	4b03      	ldr	r3, [pc, #12]	; (6c6c <AT86RFX_ISR+0x18>)
    6c5e:	681b      	ldr	r3, [r3, #0]
    6c60:	2b00      	cmp	r3, #0
    6c62:	d000      	beq.n	6c66 <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    6c64:	4798      	blx	r3
	}
}
    6c66:	bd10      	pop	{r4, pc}
    6c68:	40001800 	.word	0x40001800
    6c6c:	20000348 	.word	0x20000348

00006c70 <trx_spi_init>:

void trx_spi_init(void)
{
    6c70:	b530      	push	{r4, r5, lr}
    6c72:	b085      	sub	sp, #20
	config->address_enabled = false;
    6c74:	4a34      	ldr	r2, [pc, #208]	; (6d48 <trx_spi_init+0xd8>)
    6c76:	2300      	movs	r3, #0
    6c78:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    6c7a:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21 || SAML21 || SAMR30
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    6c7c:	213f      	movs	r1, #63	; 0x3f
    6c7e:	7011      	strb	r1, [r2, #0]
	slave->ss_pin          = config->ss_pin;
    6c80:	4c32      	ldr	r4, [pc, #200]	; (6d4c <trx_spi_init+0xdc>)
    6c82:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    6c84:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    6c86:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    6c88:	2201      	movs	r2, #1
    6c8a:	4669      	mov	r1, sp
    6c8c:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    6c8e:	708b      	strb	r3, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    6c90:	700a      	strb	r2, [r1, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    6c92:	203f      	movs	r0, #63	; 0x3f
    6c94:	4b2e      	ldr	r3, [pc, #184]	; (6d50 <trx_spi_init+0xe0>)
    6c96:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    6c98:	7822      	ldrb	r2, [r4, #0]
	if (port_index < PORT_INST_NUM) {
    6c9a:	09d1      	lsrs	r1, r2, #7
		return NULL;
    6c9c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    6c9e:	2900      	cmp	r1, #0
    6ca0:	d104      	bne.n	6cac <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    6ca2:	0953      	lsrs	r3, r2, #5
    6ca4:	01db      	lsls	r3, r3, #7
    6ca6:	492b      	ldr	r1, [pc, #172]	; (6d54 <trx_spi_init+0xe4>)
    6ca8:	468c      	mov	ip, r1
    6caa:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    6cac:	211f      	movs	r1, #31
    6cae:	4011      	ands	r1, r2
    6cb0:	2201      	movs	r2, #1
    6cb2:	0010      	movs	r0, r2
    6cb4:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    6cb6:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    6cb8:	4c27      	ldr	r4, [pc, #156]	; (6d58 <trx_spi_init+0xe8>)
    6cba:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    6cbc:	2300      	movs	r3, #0
    6cbe:	6063      	str	r3, [r4, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    6cc0:	60a3      	str	r3, [r4, #8]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    6cc2:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    6cc4:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    6cc6:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    6cc8:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    6cca:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    6ccc:	3223      	adds	r2, #35	; 0x23
    6cce:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    6cd0:	0020      	movs	r0, r4
    6cd2:	3018      	adds	r0, #24
    6cd4:	3a18      	subs	r2, #24
    6cd6:	2100      	movs	r1, #0
    6cd8:	4b20      	ldr	r3, [pc, #128]	; (6d5c <trx_spi_init+0xec>)
    6cda:	4798      	blx	r3
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    6cdc:	2380      	movs	r3, #128	; 0x80
    6cde:	025b      	lsls	r3, r3, #9
    6ce0:	60e3      	str	r3, [r4, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    6ce2:	4b1f      	ldr	r3, [pc, #124]	; (6d60 <trx_spi_init+0xf0>)
    6ce4:	61a3      	str	r3, [r4, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    6ce6:	4b1f      	ldr	r3, [pc, #124]	; (6d64 <trx_spi_init+0xf4>)
    6ce8:	62a3      	str	r3, [r4, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    6cea:	2301      	movs	r3, #1
    6cec:	425b      	negs	r3, r3
    6cee:	62e3      	str	r3, [r4, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    6cf0:	4b1d      	ldr	r3, [pc, #116]	; (6d68 <trx_spi_init+0xf8>)
    6cf2:	6323      	str	r3, [r4, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    6cf4:	4b1d      	ldr	r3, [pc, #116]	; (6d6c <trx_spi_init+0xfc>)
    6cf6:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    6cf8:	4d1d      	ldr	r5, [pc, #116]	; (6d70 <trx_spi_init+0x100>)
    6cfa:	0022      	movs	r2, r4
    6cfc:	491d      	ldr	r1, [pc, #116]	; (6d74 <trx_spi_init+0x104>)
    6cfe:	0028      	movs	r0, r5
    6d00:	4b1d      	ldr	r3, [pc, #116]	; (6d78 <trx_spi_init+0x108>)
    6d02:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6d04:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    6d06:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    6d08:	2b00      	cmp	r3, #0
    6d0a:	d1fc      	bne.n	6d06 <trx_spi_init+0x96>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    6d0c:	6813      	ldr	r3, [r2, #0]
    6d0e:	2502      	movs	r5, #2
    6d10:	432b      	orrs	r3, r5
    6d12:	6013      	str	r3, [r2, #0]
	spi_enable(&master);

	struct extint_chan_conf eint_chan_conf;
	extint_chan_get_config_defaults(&eint_chan_conf);
    6d14:	ac01      	add	r4, sp, #4
    6d16:	0020      	movs	r0, r4
    6d18:	4b18      	ldr	r3, [pc, #96]	; (6d7c <trx_spi_init+0x10c>)
    6d1a:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN;
    6d1c:	2320      	movs	r3, #32
    6d1e:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX;
    6d20:	2380      	movs	r3, #128	; 0x80
    6d22:	039b      	lsls	r3, r3, #14
    6d24:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN;
    6d26:	7225      	strb	r5, [r4, #8]
	#if (SAML21 || SAMR30)
	eint_chan_conf.enable_async_edge_detection = false;
	#else
	eint_chan_conf.wake_if_sleeping    = true;
    6d28:	2301      	movs	r3, #1
    6d2a:	7263      	strb	r3, [r4, #9]
	#endif
	eint_chan_conf.filter_input_signal = false;
    6d2c:	2200      	movs	r2, #0
    6d2e:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING;
    6d30:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf);
    6d32:	0021      	movs	r1, r4
    6d34:	2000      	movs	r0, #0
    6d36:	4b12      	ldr	r3, [pc, #72]	; (6d80 <trx_spi_init+0x110>)
    6d38:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN,
    6d3a:	2200      	movs	r2, #0
    6d3c:	2100      	movs	r1, #0
    6d3e:	4811      	ldr	r0, [pc, #68]	; (6d84 <trx_spi_init+0x114>)
    6d40:	4b11      	ldr	r3, [pc, #68]	; (6d88 <trx_spi_init+0x118>)
    6d42:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    6d44:	b005      	add	sp, #20
    6d46:	bd30      	pop	{r4, r5, pc}
    6d48:	200032a0 	.word	0x200032a0
    6d4c:	200032a4 	.word	0x200032a4
    6d50:	00003571 	.word	0x00003571
    6d54:	41004400 	.word	0x41004400
    6d58:	200032a8 	.word	0x200032a8
    6d5c:	0000c815 	.word	0x0000c815
    6d60:	003d0900 	.word	0x003d0900
    6d64:	00530005 	.word	0x00530005
    6d68:	003e0005 	.word	0x003e0005
    6d6c:	00520005 	.word	0x00520005
    6d70:	200009e4 	.word	0x200009e4
    6d74:	42001800 	.word	0x42001800
    6d78:	00003bdd 	.word	0x00003bdd
    6d7c:	000034e5 	.word	0x000034e5
    6d80:	000034f9 	.word	0x000034f9
    6d84:	00006c55 	.word	0x00006c55
    6d88:	000033a1 	.word	0x000033a1

00006d8c <PhyReset>:

void PhyReset(void)
{
    6d8c:	b570      	push	{r4, r5, r6, lr}
    6d8e:	4c08      	ldr	r4, [pc, #32]	; (6db0 <PhyReset+0x24>)
    6d90:	2580      	movs	r5, #128	; 0x80
    6d92:	022d      	lsls	r5, r5, #8
    6d94:	61a5      	str	r5, [r4, #24]
		port_base->OUTCLR.reg = pin_mask;
    6d96:	2280      	movs	r2, #128	; 0x80
    6d98:	0352      	lsls	r2, r2, #13
    6d9a:	4b06      	ldr	r3, [pc, #24]	; (6db4 <PhyReset+0x28>)
    6d9c:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    6d9e:	20a5      	movs	r0, #165	; 0xa5
    6da0:	0040      	lsls	r0, r0, #1
    6da2:	4e05      	ldr	r6, [pc, #20]	; (6db8 <PhyReset+0x2c>)
    6da4:	47b0      	blx	r6
    6da6:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    6da8:	200a      	movs	r0, #10
    6daa:	47b0      	blx	r6
		port_base->OUTSET.reg = pin_mask;
    6dac:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    6dae:	bd70      	pop	{r4, r5, r6, pc}
    6db0:	41004480 	.word	0x41004480
    6db4:	41004400 	.word	0x41004400
    6db8:	00000155 	.word	0x00000155

00006dbc <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    6dbc:	b570      	push	{r4, r5, r6, lr}
    6dbe:	b082      	sub	sp, #8
    6dc0:	0005      	movs	r5, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6dc2:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6dc6:	425a      	negs	r2, r3
    6dc8:	4153      	adcs	r3, r2
    6dca:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6dcc:	b672      	cpsid	i
    6dce:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6dd2:	2200      	movs	r2, #0
    6dd4:	4b33      	ldr	r3, [pc, #204]	; (6ea4 <trx_reg_read+0xe8>)
    6dd6:	701a      	strb	r2, [r3, #0]
	return flags;
    6dd8:	9c01      	ldr	r4, [sp, #4]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    6dda:	4e33      	ldr	r6, [pc, #204]	; (6ea8 <trx_reg_read+0xec>)
    6ddc:	3201      	adds	r2, #1
    6dde:	4933      	ldr	r1, [pc, #204]	; (6eac <trx_reg_read+0xf0>)
    6de0:	0030      	movs	r0, r6
    6de2:	4b33      	ldr	r3, [pc, #204]	; (6eb0 <trx_reg_read+0xf4>)
    6de4:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6de6:	6833      	ldr	r3, [r6, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    6de8:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6dea:	7e1a      	ldrb	r2, [r3, #24]
    6dec:	420a      	tst	r2, r1
    6dee:	d0fc      	beq.n	6dea <trx_reg_read+0x2e>
    6df0:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6df2:	07d2      	lsls	r2, r2, #31
    6df4:	d502      	bpl.n	6dfc <trx_reg_read+0x40>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6df6:	2280      	movs	r2, #128	; 0x80
    6df8:	4315      	orrs	r5, r2
    6dfa:	629d      	str	r5, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    6dfc:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6dfe:	7e1a      	ldrb	r2, [r3, #24]
    6e00:	420a      	tst	r2, r1
    6e02:	d0fc      	beq.n	6dfe <trx_reg_read+0x42>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6e04:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6e06:	7e1a      	ldrb	r2, [r3, #24]
    6e08:	420a      	tst	r2, r1
    6e0a:	d0fc      	beq.n	6e06 <trx_reg_read+0x4a>
    6e0c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6e0e:	0752      	lsls	r2, r2, #29
    6e10:	d50c      	bpl.n	6e2c <trx_reg_read+0x70>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6e12:	8b5a      	ldrh	r2, [r3, #26]
    6e14:	0752      	lsls	r2, r2, #29
    6e16:	d501      	bpl.n	6e1c <trx_reg_read+0x60>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6e18:	2204      	movs	r2, #4
    6e1a:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6e1c:	4a22      	ldr	r2, [pc, #136]	; (6ea8 <trx_reg_read+0xec>)
    6e1e:	7992      	ldrb	r2, [r2, #6]
    6e20:	2a01      	cmp	r2, #1
    6e22:	d034      	beq.n	6e8e <trx_reg_read+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6e24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6e26:	b2d2      	uxtb	r2, r2
    6e28:	4922      	ldr	r1, [pc, #136]	; (6eb4 <trx_reg_read+0xf8>)
    6e2a:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    6e2c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6e2e:	7e1a      	ldrb	r2, [r3, #24]
    6e30:	420a      	tst	r2, r1
    6e32:	d0fc      	beq.n	6e2e <trx_reg_read+0x72>
    6e34:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6e36:	07d2      	lsls	r2, r2, #31
    6e38:	d501      	bpl.n	6e3e <trx_reg_read+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6e3a:	2200      	movs	r2, #0
    6e3c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    6e3e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6e40:	7e1a      	ldrb	r2, [r3, #24]
    6e42:	420a      	tst	r2, r1
    6e44:	d0fc      	beq.n	6e40 <trx_reg_read+0x84>
	}
	while (!spi_is_ready_to_read(&master)) {
    6e46:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6e48:	7e1a      	ldrb	r2, [r3, #24]
    6e4a:	420a      	tst	r2, r1
    6e4c:	d0fc      	beq.n	6e48 <trx_reg_read+0x8c>
    6e4e:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t register_value = 0;
    6e50:	2500      	movs	r5, #0
	if (!spi_is_ready_to_read(module)) {
    6e52:	0752      	lsls	r2, r2, #29
    6e54:	d50a      	bpl.n	6e6c <trx_reg_read+0xb0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6e56:	8b5a      	ldrh	r2, [r3, #26]
    6e58:	0752      	lsls	r2, r2, #29
    6e5a:	d501      	bpl.n	6e60 <trx_reg_read+0xa4>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6e5c:	2204      	movs	r2, #4
    6e5e:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6e60:	4a11      	ldr	r2, [pc, #68]	; (6ea8 <trx_reg_read+0xec>)
    6e62:	7992      	ldrb	r2, [r2, #6]
    6e64:	2a01      	cmp	r2, #1
    6e66:	d018      	beq.n	6e9a <trx_reg_read+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6e68:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    6e6a:	b2ed      	uxtb	r5, r5
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    6e6c:	2200      	movs	r2, #0
    6e6e:	490f      	ldr	r1, [pc, #60]	; (6eac <trx_reg_read+0xf0>)
    6e70:	480d      	ldr	r0, [pc, #52]	; (6ea8 <trx_reg_read+0xec>)
    6e72:	4b0f      	ldr	r3, [pc, #60]	; (6eb0 <trx_reg_read+0xf4>)
    6e74:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    6e76:	23ff      	movs	r3, #255	; 0xff
    6e78:	4223      	tst	r3, r4
    6e7a:	d005      	beq.n	6e88 <trx_reg_read+0xcc>
		cpu_irq_enable();
    6e7c:	2201      	movs	r2, #1
    6e7e:	4b09      	ldr	r3, [pc, #36]	; (6ea4 <trx_reg_read+0xe8>)
    6e80:	701a      	strb	r2, [r3, #0]
    6e82:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6e86:	b662      	cpsie	i

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    6e88:	b2e8      	uxtb	r0, r5
}
    6e8a:	b002      	add	sp, #8
    6e8c:	bd70      	pop	{r4, r5, r6, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    6e8e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6e90:	05d2      	lsls	r2, r2, #23
    6e92:	0dd2      	lsrs	r2, r2, #23
    6e94:	4907      	ldr	r1, [pc, #28]	; (6eb4 <trx_reg_read+0xf8>)
    6e96:	800a      	strh	r2, [r1, #0]
    6e98:	e7c8      	b.n	6e2c <trx_reg_read+0x70>
    6e9a:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    6e9c:	05ed      	lsls	r5, r5, #23
    6e9e:	0ded      	lsrs	r5, r5, #23
    6ea0:	e7e4      	b.n	6e6c <trx_reg_read+0xb0>
    6ea2:	46c0      	nop			; (mov r8, r8)
    6ea4:	2000000a 	.word	0x2000000a
    6ea8:	200009e4 	.word	0x200009e4
    6eac:	200032a4 	.word	0x200032a4
    6eb0:	00003ea1 	.word	0x00003ea1
    6eb4:	2000329c 	.word	0x2000329c

00006eb8 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    6eb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    6eba:	b083      	sub	sp, #12
    6ebc:	0006      	movs	r6, r0
    6ebe:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6ec0:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6ec4:	425a      	negs	r2, r3
    6ec6:	4153      	adcs	r3, r2
    6ec8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6eca:	b672      	cpsid	i
    6ecc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6ed0:	2200      	movs	r2, #0
    6ed2:	4b34      	ldr	r3, [pc, #208]	; (6fa4 <trx_reg_write+0xec>)
    6ed4:	701a      	strb	r2, [r3, #0]
	return flags;
    6ed6:	9d01      	ldr	r5, [sp, #4]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    6ed8:	4f33      	ldr	r7, [pc, #204]	; (6fa8 <trx_reg_write+0xf0>)
    6eda:	3201      	adds	r2, #1
    6edc:	4933      	ldr	r1, [pc, #204]	; (6fac <trx_reg_write+0xf4>)
    6ede:	0038      	movs	r0, r7
    6ee0:	4b33      	ldr	r3, [pc, #204]	; (6fb0 <trx_reg_write+0xf8>)
    6ee2:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6ee4:	683b      	ldr	r3, [r7, #0]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    6ee6:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6ee8:	7e1a      	ldrb	r2, [r3, #24]
    6eea:	420a      	tst	r2, r1
    6eec:	d0fc      	beq.n	6ee8 <trx_reg_write+0x30>
    6eee:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6ef0:	07d2      	lsls	r2, r2, #31
    6ef2:	d502      	bpl.n	6efa <trx_reg_write+0x42>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6ef4:	22c0      	movs	r2, #192	; 0xc0
    6ef6:	4316      	orrs	r6, r2
    6ef8:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    6efa:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6efc:	7e1a      	ldrb	r2, [r3, #24]
    6efe:	420a      	tst	r2, r1
    6f00:	d0fc      	beq.n	6efc <trx_reg_write+0x44>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6f02:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6f04:	7e1a      	ldrb	r2, [r3, #24]
    6f06:	420a      	tst	r2, r1
    6f08:	d0fc      	beq.n	6f04 <trx_reg_write+0x4c>
    6f0a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6f0c:	0752      	lsls	r2, r2, #29
    6f0e:	d50c      	bpl.n	6f2a <trx_reg_write+0x72>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6f10:	8b5a      	ldrh	r2, [r3, #26]
    6f12:	0752      	lsls	r2, r2, #29
    6f14:	d501      	bpl.n	6f1a <trx_reg_write+0x62>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6f16:	2204      	movs	r2, #4
    6f18:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6f1a:	4a23      	ldr	r2, [pc, #140]	; (6fa8 <trx_reg_write+0xf0>)
    6f1c:	7992      	ldrb	r2, [r2, #6]
    6f1e:	2a01      	cmp	r2, #1
    6f20:	d033      	beq.n	6f8a <trx_reg_write+0xd2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6f22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6f24:	b2d2      	uxtb	r2, r2
    6f26:	4923      	ldr	r1, [pc, #140]	; (6fb4 <trx_reg_write+0xfc>)
    6f28:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    6f2a:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6f2c:	7e1a      	ldrb	r2, [r3, #24]
    6f2e:	420a      	tst	r2, r1
    6f30:	d0fc      	beq.n	6f2c <trx_reg_write+0x74>
    6f32:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6f34:	07d2      	lsls	r2, r2, #31
    6f36:	d500      	bpl.n	6f3a <trx_reg_write+0x82>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6f38:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    6f3a:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    6f3c:	7e1a      	ldrb	r2, [r3, #24]
    6f3e:	420a      	tst	r2, r1
    6f40:	d0fc      	beq.n	6f3c <trx_reg_write+0x84>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    6f42:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    6f44:	7e1a      	ldrb	r2, [r3, #24]
    6f46:	420a      	tst	r2, r1
    6f48:	d0fc      	beq.n	6f44 <trx_reg_write+0x8c>
    6f4a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    6f4c:	0752      	lsls	r2, r2, #29
    6f4e:	d50c      	bpl.n	6f6a <trx_reg_write+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    6f50:	8b5a      	ldrh	r2, [r3, #26]
    6f52:	0752      	lsls	r2, r2, #29
    6f54:	d501      	bpl.n	6f5a <trx_reg_write+0xa2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    6f56:	2204      	movs	r2, #4
    6f58:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    6f5a:	4a13      	ldr	r2, [pc, #76]	; (6fa8 <trx_reg_write+0xf0>)
    6f5c:	7992      	ldrb	r2, [r2, #6]
    6f5e:	2a01      	cmp	r2, #1
    6f60:	d019      	beq.n	6f96 <trx_reg_write+0xde>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    6f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6f64:	b2db      	uxtb	r3, r3
    6f66:	4a13      	ldr	r2, [pc, #76]	; (6fb4 <trx_reg_write+0xfc>)
    6f68:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    6f6a:	2200      	movs	r2, #0
    6f6c:	490f      	ldr	r1, [pc, #60]	; (6fac <trx_reg_write+0xf4>)
    6f6e:	480e      	ldr	r0, [pc, #56]	; (6fa8 <trx_reg_write+0xf0>)
    6f70:	4b0f      	ldr	r3, [pc, #60]	; (6fb0 <trx_reg_write+0xf8>)
    6f72:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    6f74:	23ff      	movs	r3, #255	; 0xff
    6f76:	422b      	tst	r3, r5
    6f78:	d005      	beq.n	6f86 <trx_reg_write+0xce>
		cpu_irq_enable();
    6f7a:	2201      	movs	r2, #1
    6f7c:	4b09      	ldr	r3, [pc, #36]	; (6fa4 <trx_reg_write+0xec>)
    6f7e:	701a      	strb	r2, [r3, #0]
    6f80:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    6f84:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    6f86:	b003      	add	sp, #12
    6f88:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    6f8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    6f8c:	05d2      	lsls	r2, r2, #23
    6f8e:	0dd2      	lsrs	r2, r2, #23
    6f90:	4908      	ldr	r1, [pc, #32]	; (6fb4 <trx_reg_write+0xfc>)
    6f92:	800a      	strh	r2, [r1, #0]
    6f94:	e7c9      	b.n	6f2a <trx_reg_write+0x72>
    6f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6f98:	05db      	lsls	r3, r3, #23
    6f9a:	0ddb      	lsrs	r3, r3, #23
    6f9c:	4a05      	ldr	r2, [pc, #20]	; (6fb4 <trx_reg_write+0xfc>)
    6f9e:	8013      	strh	r3, [r2, #0]
    6fa0:	e7e3      	b.n	6f6a <trx_reg_write+0xb2>
    6fa2:	46c0      	nop			; (mov r8, r8)
    6fa4:	2000000a 	.word	0x2000000a
    6fa8:	200009e4 	.word	0x200009e4
    6fac:	200032a4 	.word	0x200032a4
    6fb0:	00003ea1 	.word	0x00003ea1
    6fb4:	2000329c 	.word	0x2000329c

00006fb8 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    6fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    6fba:	46d6      	mov	lr, sl
    6fbc:	464f      	mov	r7, r9
    6fbe:	4646      	mov	r6, r8
    6fc0:	b5c0      	push	{r6, r7, lr}
    6fc2:	b082      	sub	sp, #8
    6fc4:	0005      	movs	r5, r0
    6fc6:	000c      	movs	r4, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    6fc8:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    6fcc:	425a      	negs	r2, r3
    6fce:	4153      	adcs	r3, r2
    6fd0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    6fd2:	b672      	cpsid	i
    6fd4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    6fd8:	2200      	movs	r2, #0
    6fda:	4b3e      	ldr	r3, [pc, #248]	; (70d4 <trx_frame_read+0x11c>)
    6fdc:	701a      	strb	r2, [r3, #0]
	return flags;
    6fde:	9b01      	ldr	r3, [sp, #4]
    6fe0:	4698      	mov	r8, r3
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    6fe2:	4f3d      	ldr	r7, [pc, #244]	; (70d8 <trx_frame_read+0x120>)
    6fe4:	3201      	adds	r2, #1
    6fe6:	493d      	ldr	r1, [pc, #244]	; (70dc <trx_frame_read+0x124>)
    6fe8:	0038      	movs	r0, r7
    6fea:	4b3d      	ldr	r3, [pc, #244]	; (70e0 <trx_frame_read+0x128>)
    6fec:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    6fee:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    6ff0:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    6ff2:	7e1a      	ldrb	r2, [r3, #24]
    6ff4:	420a      	tst	r2, r1
    6ff6:	d0fc      	beq.n	6ff2 <trx_frame_read+0x3a>
    6ff8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    6ffa:	07d2      	lsls	r2, r2, #31
    6ffc:	d501      	bpl.n	7002 <trx_frame_read+0x4a>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    6ffe:	2220      	movs	r2, #32
    7000:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    7002:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7004:	7e1a      	ldrb	r2, [r3, #24]
    7006:	420a      	tst	r2, r1
    7008:	d0fc      	beq.n	7004 <trx_frame_read+0x4c>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    700a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    700c:	7e1a      	ldrb	r2, [r3, #24]
    700e:	420a      	tst	r2, r1
    7010:	d0fc      	beq.n	700c <trx_frame_read+0x54>
    7012:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7014:	0752      	lsls	r2, r2, #29
    7016:	d50c      	bpl.n	7032 <trx_frame_read+0x7a>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7018:	8b5a      	ldrh	r2, [r3, #26]
    701a:	0752      	lsls	r2, r2, #29
    701c:	d501      	bpl.n	7022 <trx_frame_read+0x6a>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    701e:	2204      	movs	r2, #4
    7020:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7022:	4a2d      	ldr	r2, [pc, #180]	; (70d8 <trx_frame_read+0x120>)
    7024:	7992      	ldrb	r2, [r2, #6]
    7026:	2a01      	cmp	r2, #1
    7028:	d013      	beq.n	7052 <trx_frame_read+0x9a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    702a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    702c:	b2db      	uxtb	r3, r3
    702e:	4a2d      	ldr	r2, [pc, #180]	; (70e4 <trx_frame_read+0x12c>)
    7030:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    7032:	1e63      	subs	r3, r4, #1
    7034:	b2db      	uxtb	r3, r3
    7036:	2c00      	cmp	r4, #0
    7038:	d036      	beq.n	70a8 <trx_frame_read+0xf0>
    703a:	3301      	adds	r3, #1
    703c:	469c      	mov	ip, r3
    703e:	44ac      	add	ip, r5
    7040:	2720      	movs	r7, #32
	SercomSpi *const spi_module = &(module->hw->SPI);
    7042:	4e25      	ldr	r6, [pc, #148]	; (70d8 <trx_frame_read+0x120>)
		while (!spi_is_ready_to_write(&master)) {
    7044:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7046:	2300      	movs	r3, #0
    7048:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    704a:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    704c:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    704e:	46b1      	mov	r9, r6
    7050:	e00f      	b.n	7072 <trx_frame_read+0xba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7054:	05db      	lsls	r3, r3, #23
    7056:	0ddb      	lsrs	r3, r3, #23
    7058:	4a22      	ldr	r2, [pc, #136]	; (70e4 <trx_frame_read+0x12c>)
    705a:	8013      	strh	r3, [r2, #0]
    705c:	e7e9      	b.n	7032 <trx_frame_read+0x7a>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    705e:	464a      	mov	r2, r9
    7060:	7992      	ldrb	r2, [r2, #6]
    7062:	2a01      	cmp	r2, #1
    7064:	d01c      	beq.n	70a0 <trx_frame_read+0xe8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7066:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    7068:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    706a:	702f      	strb	r7, [r5, #0]
		data++;
    706c:	3501      	adds	r5, #1
	while (length--) {
    706e:	4565      	cmp	r5, ip
    7070:	d01a      	beq.n	70a8 <trx_frame_read+0xf0>
	SercomSpi *const spi_module = &(module->hw->SPI);
    7072:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7074:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    7076:	4202      	tst	r2, r0
    7078:	d0fc      	beq.n	7074 <trx_frame_read+0xbc>
    707a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    707c:	4202      	tst	r2, r0
    707e:	d001      	beq.n	7084 <trx_frame_read+0xcc>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7080:	4652      	mov	r2, sl
    7082:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7084:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    7086:	4222      	tst	r2, r4
    7088:	d0fc      	beq.n	7084 <trx_frame_read+0xcc>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    708a:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    708c:	420a      	tst	r2, r1
    708e:	d0fc      	beq.n	708a <trx_frame_read+0xd2>
    7090:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7092:	420a      	tst	r2, r1
    7094:	d0e9      	beq.n	706a <trx_frame_read+0xb2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7096:	8b5a      	ldrh	r2, [r3, #26]
    7098:	420a      	tst	r2, r1
    709a:	d0e0      	beq.n	705e <trx_frame_read+0xa6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    709c:	8359      	strh	r1, [r3, #26]
    709e:	e7de      	b.n	705e <trx_frame_read+0xa6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    70a0:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    70a2:	05ff      	lsls	r7, r7, #23
    70a4:	0dff      	lsrs	r7, r7, #23
    70a6:	e7e0      	b.n	706a <trx_frame_read+0xb2>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    70a8:	2200      	movs	r2, #0
    70aa:	490c      	ldr	r1, [pc, #48]	; (70dc <trx_frame_read+0x124>)
    70ac:	480a      	ldr	r0, [pc, #40]	; (70d8 <trx_frame_read+0x120>)
    70ae:	4b0c      	ldr	r3, [pc, #48]	; (70e0 <trx_frame_read+0x128>)
    70b0:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    70b2:	23ff      	movs	r3, #255	; 0xff
    70b4:	4642      	mov	r2, r8
    70b6:	4213      	tst	r3, r2
    70b8:	d005      	beq.n	70c6 <trx_frame_read+0x10e>
		cpu_irq_enable();
    70ba:	2201      	movs	r2, #1
    70bc:	4b05      	ldr	r3, [pc, #20]	; (70d4 <trx_frame_read+0x11c>)
    70be:	701a      	strb	r2, [r3, #0]
    70c0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    70c4:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    70c6:	b002      	add	sp, #8
    70c8:	bc1c      	pop	{r2, r3, r4}
    70ca:	4690      	mov	r8, r2
    70cc:	4699      	mov	r9, r3
    70ce:	46a2      	mov	sl, r4
    70d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    70d2:	46c0      	nop			; (mov r8, r8)
    70d4:	2000000a 	.word	0x2000000a
    70d8:	200009e4 	.word	0x200009e4
    70dc:	200032a4 	.word	0x200032a4
    70e0:	00003ea1 	.word	0x00003ea1
    70e4:	2000329c 	.word	0x2000329c

000070e8 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    70e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    70ea:	46c6      	mov	lr, r8
    70ec:	b500      	push	{lr}
    70ee:	b082      	sub	sp, #8
    70f0:	0004      	movs	r4, r0
    70f2:	000d      	movs	r5, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    70f4:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    70f8:	425a      	negs	r2, r3
    70fa:	4153      	adcs	r3, r2
    70fc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    70fe:	b672      	cpsid	i
    7100:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    7104:	2200      	movs	r2, #0
    7106:	4b3a      	ldr	r3, [pc, #232]	; (71f0 <trx_frame_write+0x108>)
    7108:	701a      	strb	r2, [r3, #0]
	return flags;
    710a:	9b01      	ldr	r3, [sp, #4]
    710c:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    710e:	4f39      	ldr	r7, [pc, #228]	; (71f4 <trx_frame_write+0x10c>)
    7110:	3201      	adds	r2, #1
    7112:	4939      	ldr	r1, [pc, #228]	; (71f8 <trx_frame_write+0x110>)
    7114:	0038      	movs	r0, r7
    7116:	4b39      	ldr	r3, [pc, #228]	; (71fc <trx_frame_write+0x114>)
    7118:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    711a:	683b      	ldr	r3, [r7, #0]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    711c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    711e:	7e1a      	ldrb	r2, [r3, #24]
    7120:	420a      	tst	r2, r1
    7122:	d0fc      	beq.n	711e <trx_frame_write+0x36>
    7124:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7126:	07d2      	lsls	r2, r2, #31
    7128:	d501      	bpl.n	712e <trx_frame_write+0x46>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    712a:	2260      	movs	r2, #96	; 0x60
    712c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    712e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7130:	7e1a      	ldrb	r2, [r3, #24]
    7132:	420a      	tst	r2, r1
    7134:	d0fc      	beq.n	7130 <trx_frame_write+0x48>
	} 
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    7136:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7138:	7e1a      	ldrb	r2, [r3, #24]
    713a:	420a      	tst	r2, r1
    713c:	d0fc      	beq.n	7138 <trx_frame_write+0x50>
    713e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7140:	0752      	lsls	r2, r2, #29
    7142:	d50c      	bpl.n	715e <trx_frame_write+0x76>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7144:	8b5a      	ldrh	r2, [r3, #26]
    7146:	0752      	lsls	r2, r2, #29
    7148:	d501      	bpl.n	714e <trx_frame_write+0x66>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    714a:	2204      	movs	r2, #4
    714c:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    714e:	4a29      	ldr	r2, [pc, #164]	; (71f4 <trx_frame_write+0x10c>)
    7150:	7992      	ldrb	r2, [r2, #6]
    7152:	2a01      	cmp	r2, #1
    7154:	d00b      	beq.n	716e <trx_frame_write+0x86>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7156:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7158:	b2d2      	uxtb	r2, r2
    715a:	4929      	ldr	r1, [pc, #164]	; (7200 <trx_frame_write+0x118>)
    715c:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    715e:	4a25      	ldr	r2, [pc, #148]	; (71f4 <trx_frame_write+0x10c>)
    7160:	7992      	ldrb	r2, [r2, #6]
    7162:	4694      	mov	ip, r2
    7164:	0021      	movs	r1, r4
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    7166:	2701      	movs	r7, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    7168:	2002      	movs	r0, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    716a:	2404      	movs	r4, #4
    716c:	e00d      	b.n	718a <trx_frame_write+0xa2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    716e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7170:	05d2      	lsls	r2, r2, #23
    7172:	0dd2      	lsrs	r2, r2, #23
    7174:	4922      	ldr	r1, [pc, #136]	; (7200 <trx_frame_write+0x118>)
    7176:	800a      	strh	r2, [r1, #0]
    7178:	e7f1      	b.n	715e <trx_frame_write+0x76>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    717a:	4662      	mov	r2, ip
    717c:	2a01      	cmp	r2, #1
    717e:	d01e      	beq.n	71be <trx_frame_write+0xd6>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7180:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7182:	b2d2      	uxtb	r2, r2
    7184:	4e1e      	ldr	r6, [pc, #120]	; (7200 <trx_frame_write+0x118>)
    7186:	8032      	strh	r2, [r6, #0]
    7188:	3101      	adds	r1, #1
	while (length--) {
    718a:	3d01      	subs	r5, #1
    718c:	b2ed      	uxtb	r5, r5
    718e:	2dff      	cmp	r5, #255	; 0xff
    7190:	d01b      	beq.n	71ca <trx_frame_write+0xe2>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7192:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    7194:	423a      	tst	r2, r7
    7196:	d0fc      	beq.n	7192 <trx_frame_write+0xaa>
    7198:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    719a:	423a      	tst	r2, r7
    719c:	d001      	beq.n	71a2 <trx_frame_write+0xba>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    719e:	780a      	ldrb	r2, [r1, #0]
    71a0:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    71a2:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    71a4:	4202      	tst	r2, r0
    71a6:	d0fc      	beq.n	71a2 <trx_frame_write+0xba>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    71a8:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    71aa:	4222      	tst	r2, r4
    71ac:	d0fc      	beq.n	71a8 <trx_frame_write+0xc0>
    71ae:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    71b0:	4222      	tst	r2, r4
    71b2:	d0e9      	beq.n	7188 <trx_frame_write+0xa0>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    71b4:	8b5a      	ldrh	r2, [r3, #26]
    71b6:	4222      	tst	r2, r4
    71b8:	d0df      	beq.n	717a <trx_frame_write+0x92>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    71ba:	835c      	strh	r4, [r3, #26]
    71bc:	e7dd      	b.n	717a <trx_frame_write+0x92>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    71be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    71c0:	05d2      	lsls	r2, r2, #23
    71c2:	0dd2      	lsrs	r2, r2, #23
    71c4:	4e0e      	ldr	r6, [pc, #56]	; (7200 <trx_frame_write+0x118>)
    71c6:	8032      	strh	r2, [r6, #0]
    71c8:	e7de      	b.n	7188 <trx_frame_write+0xa0>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    71ca:	2200      	movs	r2, #0
    71cc:	490a      	ldr	r1, [pc, #40]	; (71f8 <trx_frame_write+0x110>)
    71ce:	4809      	ldr	r0, [pc, #36]	; (71f4 <trx_frame_write+0x10c>)
    71d0:	4b0a      	ldr	r3, [pc, #40]	; (71fc <trx_frame_write+0x114>)
    71d2:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    71d4:	23ff      	movs	r3, #255	; 0xff
    71d6:	4642      	mov	r2, r8
    71d8:	4213      	tst	r3, r2
    71da:	d005      	beq.n	71e8 <trx_frame_write+0x100>
		cpu_irq_enable();
    71dc:	2201      	movs	r2, #1
    71de:	4b04      	ldr	r3, [pc, #16]	; (71f0 <trx_frame_write+0x108>)
    71e0:	701a      	strb	r2, [r3, #0]
    71e2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    71e6:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    71e8:	b002      	add	sp, #8
    71ea:	bc04      	pop	{r2}
    71ec:	4690      	mov	r8, r2
    71ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    71f0:	2000000a 	.word	0x2000000a
    71f4:	200009e4 	.word	0x200009e4
    71f8:	200032a4 	.word	0x200032a4
    71fc:	00003ea1 	.word	0x00003ea1
    7200:	2000329c 	.word	0x2000329c

00007204 <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    7204:	b5f0      	push	{r4, r5, r6, r7, lr}
    7206:	46c6      	mov	lr, r8
    7208:	b500      	push	{lr}
    720a:	b082      	sub	sp, #8
    720c:	0006      	movs	r6, r0
    720e:	000d      	movs	r5, r1
    7210:	0014      	movs	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    7212:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    7216:	425a      	negs	r2, r3
    7218:	4153      	adcs	r3, r2
    721a:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    721c:	b672      	cpsid	i
    721e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    7222:	2200      	movs	r2, #0
    7224:	4b4d      	ldr	r3, [pc, #308]	; (735c <trx_sram_write+0x158>)
    7226:	701a      	strb	r2, [r3, #0]
	return flags;
    7228:	9b01      	ldr	r3, [sp, #4]
    722a:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    722c:	4f4c      	ldr	r7, [pc, #304]	; (7360 <trx_sram_write+0x15c>)
    722e:	3201      	adds	r2, #1
    7230:	494c      	ldr	r1, [pc, #304]	; (7364 <trx_sram_write+0x160>)
    7232:	0038      	movs	r0, r7
    7234:	4b4c      	ldr	r3, [pc, #304]	; (7368 <trx_sram_write+0x164>)
    7236:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    7238:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    723a:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    723c:	7e1a      	ldrb	r2, [r3, #24]
    723e:	420a      	tst	r2, r1
    7240:	d0fc      	beq.n	723c <trx_sram_write+0x38>
    7242:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7244:	07d2      	lsls	r2, r2, #31
    7246:	d501      	bpl.n	724c <trx_sram_write+0x48>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7248:	2240      	movs	r2, #64	; 0x40
    724a:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    724c:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    724e:	7e1a      	ldrb	r2, [r3, #24]
    7250:	420a      	tst	r2, r1
    7252:	d0fc      	beq.n	724e <trx_sram_write+0x4a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    7254:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7256:	7e1a      	ldrb	r2, [r3, #24]
    7258:	420a      	tst	r2, r1
    725a:	d0fc      	beq.n	7256 <trx_sram_write+0x52>
    725c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    725e:	0752      	lsls	r2, r2, #29
    7260:	d50c      	bpl.n	727c <trx_sram_write+0x78>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7262:	8b5a      	ldrh	r2, [r3, #26]
    7264:	0752      	lsls	r2, r2, #29
    7266:	d501      	bpl.n	726c <trx_sram_write+0x68>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7268:	2204      	movs	r2, #4
    726a:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    726c:	4a3c      	ldr	r2, [pc, #240]	; (7360 <trx_sram_write+0x15c>)
    726e:	7992      	ldrb	r2, [r2, #6]
    7270:	2a01      	cmp	r2, #1
    7272:	d02b      	beq.n	72cc <trx_sram_write+0xc8>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7274:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7276:	b2d2      	uxtb	r2, r2
    7278:	493c      	ldr	r1, [pc, #240]	; (736c <trx_sram_write+0x168>)
    727a:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    727c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    727e:	7e1a      	ldrb	r2, [r3, #24]
    7280:	420a      	tst	r2, r1
    7282:	d0fc      	beq.n	727e <trx_sram_write+0x7a>
    7284:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7286:	07d2      	lsls	r2, r2, #31
    7288:	d500      	bpl.n	728c <trx_sram_write+0x88>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    728a:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    728c:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    728e:	7e1a      	ldrb	r2, [r3, #24]
    7290:	420a      	tst	r2, r1
    7292:	d0fc      	beq.n	728e <trx_sram_write+0x8a>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    7294:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7296:	7e1a      	ldrb	r2, [r3, #24]
    7298:	420a      	tst	r2, r1
    729a:	d0fc      	beq.n	7296 <trx_sram_write+0x92>
    729c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    729e:	0752      	lsls	r2, r2, #29
    72a0:	d50c      	bpl.n	72bc <trx_sram_write+0xb8>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    72a2:	8b5a      	ldrh	r2, [r3, #26]
    72a4:	0752      	lsls	r2, r2, #29
    72a6:	d501      	bpl.n	72ac <trx_sram_write+0xa8>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    72a8:	2204      	movs	r2, #4
    72aa:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    72ac:	4a2c      	ldr	r2, [pc, #176]	; (7360 <trx_sram_write+0x15c>)
    72ae:	7992      	ldrb	r2, [r2, #6]
    72b0:	2a01      	cmp	r2, #1
    72b2:	d011      	beq.n	72d8 <trx_sram_write+0xd4>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    72b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    72b6:	b2d2      	uxtb	r2, r2
    72b8:	492c      	ldr	r1, [pc, #176]	; (736c <trx_sram_write+0x168>)
    72ba:	800a      	strh	r2, [r1, #0]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    72bc:	4a28      	ldr	r2, [pc, #160]	; (7360 <trx_sram_write+0x15c>)
    72be:	7992      	ldrb	r2, [r2, #6]
    72c0:	4694      	mov	ip, r2
    72c2:	0028      	movs	r0, r5
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    72c4:	2601      	movs	r6, #1
		}
		spi_write(&master, *data++);
		while (!spi_is_write_complete(&master)) {
    72c6:	2502      	movs	r5, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    72c8:	2104      	movs	r1, #4
    72ca:	e013      	b.n	72f4 <trx_sram_write+0xf0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    72cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    72ce:	05d2      	lsls	r2, r2, #23
    72d0:	0dd2      	lsrs	r2, r2, #23
    72d2:	4926      	ldr	r1, [pc, #152]	; (736c <trx_sram_write+0x168>)
    72d4:	800a      	strh	r2, [r1, #0]
    72d6:	e7d1      	b.n	727c <trx_sram_write+0x78>
    72d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    72da:	05d2      	lsls	r2, r2, #23
    72dc:	0dd2      	lsrs	r2, r2, #23
    72de:	4923      	ldr	r1, [pc, #140]	; (736c <trx_sram_write+0x168>)
    72e0:	800a      	strh	r2, [r1, #0]
    72e2:	e7eb      	b.n	72bc <trx_sram_write+0xb8>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    72e4:	4662      	mov	r2, ip
    72e6:	2a01      	cmp	r2, #1
    72e8:	d01e      	beq.n	7328 <trx_sram_write+0x124>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    72ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    72ec:	b2d2      	uxtb	r2, r2
    72ee:	4f1f      	ldr	r7, [pc, #124]	; (736c <trx_sram_write+0x168>)
    72f0:	803a      	strh	r2, [r7, #0]
    72f2:	3001      	adds	r0, #1
	while (length--) {
    72f4:	3c01      	subs	r4, #1
    72f6:	b2e4      	uxtb	r4, r4
    72f8:	2cff      	cmp	r4, #255	; 0xff
    72fa:	d01b      	beq.n	7334 <trx_sram_write+0x130>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    72fc:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    72fe:	4232      	tst	r2, r6
    7300:	d0fc      	beq.n	72fc <trx_sram_write+0xf8>
    7302:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7304:	4232      	tst	r2, r6
    7306:	d001      	beq.n	730c <trx_sram_write+0x108>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7308:	7802      	ldrb	r2, [r0, #0]
    730a:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    730c:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    730e:	422a      	tst	r2, r5
    7310:	d0fc      	beq.n	730c <trx_sram_write+0x108>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7312:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    7314:	420a      	tst	r2, r1
    7316:	d0fc      	beq.n	7312 <trx_sram_write+0x10e>
    7318:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    731a:	420a      	tst	r2, r1
    731c:	d0e9      	beq.n	72f2 <trx_sram_write+0xee>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    731e:	8b5a      	ldrh	r2, [r3, #26]
    7320:	420a      	tst	r2, r1
    7322:	d0df      	beq.n	72e4 <trx_sram_write+0xe0>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7324:	8359      	strh	r1, [r3, #26]
    7326:	e7dd      	b.n	72e4 <trx_sram_write+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7328:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    732a:	05d2      	lsls	r2, r2, #23
    732c:	0dd2      	lsrs	r2, r2, #23
    732e:	4f0f      	ldr	r7, [pc, #60]	; (736c <trx_sram_write+0x168>)
    7330:	803a      	strh	r2, [r7, #0]
    7332:	e7de      	b.n	72f2 <trx_sram_write+0xee>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    7334:	2200      	movs	r2, #0
    7336:	490b      	ldr	r1, [pc, #44]	; (7364 <trx_sram_write+0x160>)
    7338:	4809      	ldr	r0, [pc, #36]	; (7360 <trx_sram_write+0x15c>)
    733a:	4b0b      	ldr	r3, [pc, #44]	; (7368 <trx_sram_write+0x164>)
    733c:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    733e:	23ff      	movs	r3, #255	; 0xff
    7340:	4642      	mov	r2, r8
    7342:	4213      	tst	r3, r2
    7344:	d005      	beq.n	7352 <trx_sram_write+0x14e>
		cpu_irq_enable();
    7346:	2201      	movs	r2, #1
    7348:	4b04      	ldr	r3, [pc, #16]	; (735c <trx_sram_write+0x158>)
    734a:	701a      	strb	r2, [r3, #0]
    734c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    7350:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    7352:	b002      	add	sp, #8
    7354:	bc04      	pop	{r2}
    7356:	4690      	mov	r8, r2
    7358:	bdf0      	pop	{r4, r5, r6, r7, pc}
    735a:	46c0      	nop			; (mov r8, r8)
    735c:	2000000a 	.word	0x2000000a
    7360:	200009e4 	.word	0x200009e4
    7364:	200032a4 	.word	0x200032a4
    7368:	00003ea1 	.word	0x00003ea1
    736c:	2000329c 	.word	0x2000329c

00007370 <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    7370:	b5f0      	push	{r4, r5, r6, r7, lr}
    7372:	46d6      	mov	lr, sl
    7374:	464f      	mov	r7, r9
    7376:	4646      	mov	r6, r8
    7378:	b5c0      	push	{r6, r7, lr}
    737a:	b082      	sub	sp, #8
    737c:	0004      	movs	r4, r0
    737e:	000d      	movs	r5, r1
    7380:	0017      	movs	r7, r2
	delay_us(1); /* wap_rf4ce */
    7382:	2001      	movs	r0, #1
    7384:	4b56      	ldr	r3, [pc, #344]	; (74e0 <trx_sram_read+0x170>)
    7386:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    7388:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    738c:	425a      	negs	r2, r3
    738e:	4153      	adcs	r3, r2
    7390:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    7392:	b672      	cpsid	i
    7394:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    7398:	2200      	movs	r2, #0
    739a:	4b52      	ldr	r3, [pc, #328]	; (74e4 <trx_sram_read+0x174>)
    739c:	701a      	strb	r2, [r3, #0]
	return flags;
    739e:	9b01      	ldr	r3, [sp, #4]
    73a0:	4698      	mov	r8, r3
	**/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    73a2:	4e51      	ldr	r6, [pc, #324]	; (74e8 <trx_sram_read+0x178>)
    73a4:	3201      	adds	r2, #1
    73a6:	4951      	ldr	r1, [pc, #324]	; (74ec <trx_sram_read+0x17c>)
    73a8:	0030      	movs	r0, r6
    73aa:	4b51      	ldr	r3, [pc, #324]	; (74f0 <trx_sram_read+0x180>)
    73ac:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    73ae:	6833      	ldr	r3, [r6, #0]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    73b0:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    73b2:	7e1a      	ldrb	r2, [r3, #24]
    73b4:	420a      	tst	r2, r1
    73b6:	d0fc      	beq.n	73b2 <trx_sram_read+0x42>
    73b8:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    73ba:	07d2      	lsls	r2, r2, #31
    73bc:	d501      	bpl.n	73c2 <trx_sram_read+0x52>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    73be:	2200      	movs	r2, #0
    73c0:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    73c2:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    73c4:	7e1a      	ldrb	r2, [r3, #24]
    73c6:	420a      	tst	r2, r1
    73c8:	d0fc      	beq.n	73c4 <trx_sram_read+0x54>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    73ca:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    73cc:	7e1a      	ldrb	r2, [r3, #24]
    73ce:	420a      	tst	r2, r1
    73d0:	d0fc      	beq.n	73cc <trx_sram_read+0x5c>
    73d2:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    73d4:	0752      	lsls	r2, r2, #29
    73d6:	d50c      	bpl.n	73f2 <trx_sram_read+0x82>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    73d8:	8b5a      	ldrh	r2, [r3, #26]
    73da:	0752      	lsls	r2, r2, #29
    73dc:	d501      	bpl.n	73e2 <trx_sram_read+0x72>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    73de:	2204      	movs	r2, #4
    73e0:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    73e2:	4a41      	ldr	r2, [pc, #260]	; (74e8 <trx_sram_read+0x178>)
    73e4:	7992      	ldrb	r2, [r2, #6]
    73e6:	2a01      	cmp	r2, #1
    73e8:	d033      	beq.n	7452 <trx_sram_read+0xe2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    73ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    73ec:	b2d2      	uxtb	r2, r2
    73ee:	4941      	ldr	r1, [pc, #260]	; (74f4 <trx_sram_read+0x184>)
    73f0:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    73f2:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    73f4:	7e1a      	ldrb	r2, [r3, #24]
    73f6:	420a      	tst	r2, r1
    73f8:	d0fc      	beq.n	73f4 <trx_sram_read+0x84>
    73fa:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    73fc:	07d2      	lsls	r2, r2, #31
    73fe:	d500      	bpl.n	7402 <trx_sram_read+0x92>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7400:	629c      	str	r4, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    7402:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7404:	7e1a      	ldrb	r2, [r3, #24]
    7406:	420a      	tst	r2, r1
    7408:	d0fc      	beq.n	7404 <trx_sram_read+0x94>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    740a:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    740c:	7e1a      	ldrb	r2, [r3, #24]
    740e:	420a      	tst	r2, r1
    7410:	d0fc      	beq.n	740c <trx_sram_read+0x9c>
    7412:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7414:	0752      	lsls	r2, r2, #29
    7416:	d50c      	bpl.n	7432 <trx_sram_read+0xc2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7418:	8b5a      	ldrh	r2, [r3, #26]
    741a:	0752      	lsls	r2, r2, #29
    741c:	d501      	bpl.n	7422 <trx_sram_read+0xb2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    741e:	2204      	movs	r2, #4
    7420:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7422:	4a31      	ldr	r2, [pc, #196]	; (74e8 <trx_sram_read+0x178>)
    7424:	7992      	ldrb	r2, [r2, #6]
    7426:	2a01      	cmp	r2, #1
    7428:	d019      	beq.n	745e <trx_sram_read+0xee>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    742a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    742c:	b2db      	uxtb	r3, r3
    742e:	4a31      	ldr	r2, [pc, #196]	; (74f4 <trx_sram_read+0x184>)
    7430:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    7432:	1e7b      	subs	r3, r7, #1
    7434:	b2db      	uxtb	r3, r3
    7436:	2f00      	cmp	r7, #0
    7438:	d03c      	beq.n	74b4 <trx_sram_read+0x144>
    743a:	3301      	adds	r3, #1
    743c:	469c      	mov	ip, r3
    743e:	44ac      	add	ip, r5
    7440:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    7442:	4e29      	ldr	r6, [pc, #164]	; (74e8 <trx_sram_read+0x178>)
		while (!spi_is_ready_to_write(&master)) {
    7444:	2001      	movs	r0, #1
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7446:	2300      	movs	r3, #0
    7448:	469a      	mov	sl, r3
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    744a:	2402      	movs	r4, #2
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    744c:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    744e:	46b1      	mov	r9, r6
    7450:	e015      	b.n	747e <trx_sram_read+0x10e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7452:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7454:	05d2      	lsls	r2, r2, #23
    7456:	0dd2      	lsrs	r2, r2, #23
    7458:	4926      	ldr	r1, [pc, #152]	; (74f4 <trx_sram_read+0x184>)
    745a:	800a      	strh	r2, [r1, #0]
    745c:	e7c9      	b.n	73f2 <trx_sram_read+0x82>
    745e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7460:	05db      	lsls	r3, r3, #23
    7462:	0ddb      	lsrs	r3, r3, #23
    7464:	4a23      	ldr	r2, [pc, #140]	; (74f4 <trx_sram_read+0x184>)
    7466:	8013      	strh	r3, [r2, #0]
    7468:	e7e3      	b.n	7432 <trx_sram_read+0xc2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    746a:	464a      	mov	r2, r9
    746c:	7992      	ldrb	r2, [r2, #6]
    746e:	2a01      	cmp	r2, #1
    7470:	d01c      	beq.n	74ac <trx_sram_read+0x13c>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7472:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    7474:	b2ff      	uxtb	r7, r7
		}
		spi_read(&master, &temp);
		*data = temp;
    7476:	702f      	strb	r7, [r5, #0]
		data++;
    7478:	3501      	adds	r5, #1
	while (length--) {
    747a:	4565      	cmp	r5, ip
    747c:	d01a      	beq.n	74b4 <trx_sram_read+0x144>
	SercomSpi *const spi_module = &(module->hw->SPI);
    747e:	6833      	ldr	r3, [r6, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7480:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    7482:	4202      	tst	r2, r0
    7484:	d0fc      	beq.n	7480 <trx_sram_read+0x110>
    7486:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7488:	4202      	tst	r2, r0
    748a:	d001      	beq.n	7490 <trx_sram_read+0x120>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    748c:	4652      	mov	r2, sl
    748e:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7490:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    7492:	4222      	tst	r2, r4
    7494:	d0fc      	beq.n	7490 <trx_sram_read+0x120>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7496:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    7498:	420a      	tst	r2, r1
    749a:	d0fc      	beq.n	7496 <trx_sram_read+0x126>
    749c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    749e:	420a      	tst	r2, r1
    74a0:	d0e9      	beq.n	7476 <trx_sram_read+0x106>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    74a2:	8b5a      	ldrh	r2, [r3, #26]
    74a4:	420a      	tst	r2, r1
    74a6:	d0e0      	beq.n	746a <trx_sram_read+0xfa>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    74a8:	8359      	strh	r1, [r3, #26]
    74aa:	e7de      	b.n	746a <trx_sram_read+0xfa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    74ac:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    74ae:	05ff      	lsls	r7, r7, #23
    74b0:	0dff      	lsrs	r7, r7, #23
    74b2:	e7e0      	b.n	7476 <trx_sram_read+0x106>
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    74b4:	2200      	movs	r2, #0
    74b6:	490d      	ldr	r1, [pc, #52]	; (74ec <trx_sram_read+0x17c>)
    74b8:	480b      	ldr	r0, [pc, #44]	; (74e8 <trx_sram_read+0x178>)
    74ba:	4b0d      	ldr	r3, [pc, #52]	; (74f0 <trx_sram_read+0x180>)
    74bc:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    74be:	23ff      	movs	r3, #255	; 0xff
    74c0:	4642      	mov	r2, r8
    74c2:	4213      	tst	r3, r2
    74c4:	d005      	beq.n	74d2 <trx_sram_read+0x162>
		cpu_irq_enable();
    74c6:	2201      	movs	r2, #1
    74c8:	4b06      	ldr	r3, [pc, #24]	; (74e4 <trx_sram_read+0x174>)
    74ca:	701a      	strb	r2, [r3, #0]
    74cc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    74d0:	b662      	cpsie	i
#endif

	/*Restoring the interrupt status which was stored & enabling the global
	 * interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    74d2:	b002      	add	sp, #8
    74d4:	bc1c      	pop	{r2, r3, r4}
    74d6:	4690      	mov	r8, r2
    74d8:	4699      	mov	r9, r3
    74da:	46a2      	mov	sl, r4
    74dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    74de:	46c0      	nop			; (mov r8, r8)
    74e0:	00000155 	.word	0x00000155
    74e4:	2000000a 	.word	0x2000000a
    74e8:	200009e4 	.word	0x200009e4
    74ec:	200032a4 	.word	0x200032a4
    74f0:	00003ea1 	.word	0x00003ea1
    74f4:	2000329c 	.word	0x2000329c

000074f8 <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    74f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    74fa:	46d6      	mov	lr, sl
    74fc:	464f      	mov	r7, r9
    74fe:	4646      	mov	r6, r8
    7500:	b5c0      	push	{r6, r7, lr}
    7502:	0006      	movs	r6, r0
    7504:	468a      	mov	sl, r1
    7506:	0014      	movs	r4, r2
#if SAMD || SAMR21 || SAML21 || SAMR30
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    7508:	2001      	movs	r0, #1
    750a:	4b76      	ldr	r3, [pc, #472]	; (76e4 <trx_aes_wrrd+0x1ec>)
    750c:	4798      	blx	r3

	ENTER_TRX_REGION();
    750e:	2100      	movs	r1, #0
    7510:	2000      	movs	r0, #0
    7512:	4b75      	ldr	r3, [pc, #468]	; (76e8 <trx_aes_wrrd+0x1f0>)
    7514:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21 || SAML21 || SAMR30
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    7516:	4f75      	ldr	r7, [pc, #468]	; (76ec <trx_aes_wrrd+0x1f4>)
    7518:	2201      	movs	r2, #1
    751a:	4975      	ldr	r1, [pc, #468]	; (76f0 <trx_aes_wrrd+0x1f8>)
    751c:	0038      	movs	r0, r7
    751e:	4b75      	ldr	r3, [pc, #468]	; (76f4 <trx_aes_wrrd+0x1fc>)
    7520:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    7522:	683b      	ldr	r3, [r7, #0]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    7524:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7526:	7e1a      	ldrb	r2, [r3, #24]
    7528:	420a      	tst	r2, r1
    752a:	d0fc      	beq.n	7526 <trx_aes_wrrd+0x2e>
    752c:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    752e:	07d2      	lsls	r2, r2, #31
    7530:	d501      	bpl.n	7536 <trx_aes_wrrd+0x3e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7532:	2240      	movs	r2, #64	; 0x40
    7534:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    7536:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7538:	7e1a      	ldrb	r2, [r3, #24]
    753a:	420a      	tst	r2, r1
    753c:	d0fc      	beq.n	7538 <trx_aes_wrrd+0x40>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    753e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7540:	7e1a      	ldrb	r2, [r3, #24]
    7542:	420a      	tst	r2, r1
    7544:	d0fc      	beq.n	7540 <trx_aes_wrrd+0x48>
    7546:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7548:	0752      	lsls	r2, r2, #29
    754a:	d50c      	bpl.n	7566 <trx_aes_wrrd+0x6e>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    754c:	8b5a      	ldrh	r2, [r3, #26]
    754e:	0752      	lsls	r2, r2, #29
    7550:	d501      	bpl.n	7556 <trx_aes_wrrd+0x5e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7552:	2204      	movs	r2, #4
    7554:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7556:	4a65      	ldr	r2, [pc, #404]	; (76ec <trx_aes_wrrd+0x1f4>)
    7558:	7992      	ldrb	r2, [r2, #6]
    755a:	2a01      	cmp	r2, #1
    755c:	d055      	beq.n	760a <trx_aes_wrrd+0x112>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    755e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7560:	b2d2      	uxtb	r2, r2
    7562:	4965      	ldr	r1, [pc, #404]	; (76f8 <trx_aes_wrrd+0x200>)
    7564:	800a      	strh	r2, [r1, #0]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    7566:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7568:	7e1a      	ldrb	r2, [r3, #24]
    756a:	420a      	tst	r2, r1
    756c:	d0fc      	beq.n	7568 <trx_aes_wrrd+0x70>
    756e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7570:	07d2      	lsls	r2, r2, #31
    7572:	d500      	bpl.n	7576 <trx_aes_wrrd+0x7e>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7574:	629e      	str	r6, [r3, #40]	; 0x28
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    7576:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7578:	7e1a      	ldrb	r2, [r3, #24]
    757a:	420a      	tst	r2, r1
    757c:	d0fc      	beq.n	7578 <trx_aes_wrrd+0x80>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    757e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7580:	7e1a      	ldrb	r2, [r3, #24]
    7582:	420a      	tst	r2, r1
    7584:	d0fc      	beq.n	7580 <trx_aes_wrrd+0x88>
    7586:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7588:	0752      	lsls	r2, r2, #29
    758a:	d50c      	bpl.n	75a6 <trx_aes_wrrd+0xae>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    758c:	8b5a      	ldrh	r2, [r3, #26]
    758e:	0752      	lsls	r2, r2, #29
    7590:	d501      	bpl.n	7596 <trx_aes_wrrd+0x9e>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    7592:	2204      	movs	r2, #4
    7594:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7596:	4a55      	ldr	r2, [pc, #340]	; (76ec <trx_aes_wrrd+0x1f4>)
    7598:	7992      	ldrb	r2, [r2, #6]
    759a:	2a01      	cmp	r2, #1
    759c:	d03b      	beq.n	7616 <trx_aes_wrrd+0x11e>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    759e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    75a0:	b2d2      	uxtb	r2, r2
    75a2:	4955      	ldr	r1, [pc, #340]	; (76f8 <trx_aes_wrrd+0x200>)
    75a4:	800a      	strh	r2, [r1, #0]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    75a6:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    75a8:	7e1a      	ldrb	r2, [r3, #24]
    75aa:	420a      	tst	r2, r1
    75ac:	d0fc      	beq.n	75a8 <trx_aes_wrrd+0xb0>
    75ae:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    75b0:	07d2      	lsls	r2, r2, #31
    75b2:	d502      	bpl.n	75ba <trx_aes_wrrd+0xc2>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    75b4:	4652      	mov	r2, sl
    75b6:	7812      	ldrb	r2, [r2, #0]
    75b8:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, *idata++);
	while (!spi_is_write_complete(&master)) {
    75ba:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    75bc:	7e1a      	ldrb	r2, [r3, #24]
    75be:	420a      	tst	r2, r1
    75c0:	d0fc      	beq.n	75bc <trx_aes_wrrd+0xc4>
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    75c2:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    75c4:	7e1a      	ldrb	r2, [r3, #24]
    75c6:	420a      	tst	r2, r1
    75c8:	d0fc      	beq.n	75c4 <trx_aes_wrrd+0xcc>
    75ca:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    75cc:	0752      	lsls	r2, r2, #29
    75ce:	d50c      	bpl.n	75ea <trx_aes_wrrd+0xf2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    75d0:	8b5a      	ldrh	r2, [r3, #26]
    75d2:	0752      	lsls	r2, r2, #29
    75d4:	d501      	bpl.n	75da <trx_aes_wrrd+0xe2>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    75d6:	2204      	movs	r2, #4
    75d8:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    75da:	4a44      	ldr	r2, [pc, #272]	; (76ec <trx_aes_wrrd+0x1f4>)
    75dc:	7992      	ldrb	r2, [r2, #6]
    75de:	2a01      	cmp	r2, #1
    75e0:	d01f      	beq.n	7622 <trx_aes_wrrd+0x12a>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    75e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    75e4:	b2db      	uxtb	r3, r3
    75e6:	4a44      	ldr	r2, [pc, #272]	; (76f8 <trx_aes_wrrd+0x200>)
    75e8:	8013      	strh	r3, [r2, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    75ea:	2700      	movs	r7, #0
    75ec:	2c00      	cmp	r4, #0
    75ee:	d043      	beq.n	7678 <trx_aes_wrrd+0x180>
    75f0:	4656      	mov	r6, sl
    75f2:	3c01      	subs	r4, #1
    75f4:	b2e4      	uxtb	r4, r4
    75f6:	3401      	adds	r4, #1
    75f8:	44a2      	add	sl, r4
    75fa:	46d0      	mov	r8, sl
    75fc:	2700      	movs	r7, #0
	SercomSpi *const spi_module = &(module->hw->SPI);
    75fe:	4d3b      	ldr	r5, [pc, #236]	; (76ec <trx_aes_wrrd+0x1f4>)
		while (!spi_is_ready_to_write(&master)) {
    7600:	2001      	movs	r0, #1
		}
		spi_write(&master, *idata++);
		while (!spi_is_write_complete(&master)) {
    7602:	2402      	movs	r4, #2
		}
		while (!spi_is_ready_to_read(&master)) {
    7604:	2104      	movs	r1, #4
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    7606:	46a9      	mov	r9, r5
    7608:	e01b      	b.n	7642 <trx_aes_wrrd+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    760a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    760c:	05d2      	lsls	r2, r2, #23
    760e:	0dd2      	lsrs	r2, r2, #23
    7610:	4939      	ldr	r1, [pc, #228]	; (76f8 <trx_aes_wrrd+0x200>)
    7612:	800a      	strh	r2, [r1, #0]
    7614:	e7a7      	b.n	7566 <trx_aes_wrrd+0x6e>
    7616:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    7618:	05d2      	lsls	r2, r2, #23
    761a:	0dd2      	lsrs	r2, r2, #23
    761c:	4936      	ldr	r1, [pc, #216]	; (76f8 <trx_aes_wrrd+0x200>)
    761e:	800a      	strh	r2, [r1, #0]
    7620:	e7c1      	b.n	75a6 <trx_aes_wrrd+0xae>
    7622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    7624:	05db      	lsls	r3, r3, #23
    7626:	0ddb      	lsrs	r3, r3, #23
    7628:	4a33      	ldr	r2, [pc, #204]	; (76f8 <trx_aes_wrrd+0x200>)
    762a:	8013      	strh	r3, [r2, #0]
    762c:	e7dd      	b.n	75ea <trx_aes_wrrd+0xf2>
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    762e:	464a      	mov	r2, r9
    7630:	7992      	ldrb	r2, [r2, #6]
    7632:	2a01      	cmp	r2, #1
    7634:	d01c      	beq.n	7670 <trx_aes_wrrd+0x178>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    7636:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    7638:	b2ff      	uxtb	r7, r7
		}

#if SAMD || SAMR21 || SAML21 || SAMR30
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    763a:	7037      	strb	r7, [r6, #0]
    763c:	3601      	adds	r6, #1
	while (length > 0) {
    763e:	45b0      	cmp	r8, r6
    7640:	d01a      	beq.n	7678 <trx_aes_wrrd+0x180>
	SercomSpi *const spi_module = &(module->hw->SPI);
    7642:	682b      	ldr	r3, [r5, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    7644:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    7646:	4202      	tst	r2, r0
    7648:	d0fc      	beq.n	7644 <trx_aes_wrrd+0x14c>
    764a:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    764c:	4202      	tst	r2, r0
    764e:	d001      	beq.n	7654 <trx_aes_wrrd+0x15c>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    7650:	7872      	ldrb	r2, [r6, #1]
    7652:	629a      	str	r2, [r3, #40]	; 0x28
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7654:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    7656:	4222      	tst	r2, r4
    7658:	d0fc      	beq.n	7654 <trx_aes_wrrd+0x15c>
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    765a:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_read(&master)) {
    765c:	420a      	tst	r2, r1
    765e:	d0fc      	beq.n	765a <trx_aes_wrrd+0x162>
    7660:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    7662:	420a      	tst	r2, r1
    7664:	d0e9      	beq.n	763a <trx_aes_wrrd+0x142>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    7666:	8b5a      	ldrh	r2, [r3, #26]
    7668:	420a      	tst	r2, r1
    766a:	d0e0      	beq.n	762e <trx_aes_wrrd+0x136>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    766c:	8359      	strh	r1, [r3, #26]
    766e:	e7de      	b.n	762e <trx_aes_wrrd+0x136>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    7670:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    7672:	05ff      	lsls	r7, r7, #23
    7674:	0dff      	lsrs	r7, r7, #23
    7676:	e7e0      	b.n	763a <trx_aes_wrrd+0x142>
	SercomSpi *const spi_module = &(module->hw->SPI);
    7678:	4b1c      	ldr	r3, [pc, #112]	; (76ec <trx_aes_wrrd+0x1f4>)
    767a:	681b      	ldr	r3, [r3, #0]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    767c:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    767e:	7e1a      	ldrb	r2, [r3, #24]
    7680:	420a      	tst	r2, r1
    7682:	d0fc      	beq.n	767e <trx_aes_wrrd+0x186>
    7684:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    7686:	07d2      	lsls	r2, r2, #31
    7688:	d501      	bpl.n	768e <trx_aes_wrrd+0x196>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    768a:	2200      	movs	r2, #0
    768c:	629a      	str	r2, [r3, #40]	; 0x28
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    768e:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    7690:	7e1a      	ldrb	r2, [r3, #24]
    7692:	420a      	tst	r2, r1
    7694:	d0fc      	beq.n	7690 <trx_aes_wrrd+0x198>
	}
	while (!spi_is_ready_to_read(&master)) {
    7696:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    7698:	7e1a      	ldrb	r2, [r3, #24]
    769a:	420a      	tst	r2, r1
    769c:	d0fc      	beq.n	7698 <trx_aes_wrrd+0x1a0>
    769e:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_read(module)) {
    76a0:	0752      	lsls	r2, r2, #29
    76a2:	d50a      	bpl.n	76ba <trx_aes_wrrd+0x1c2>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    76a4:	8b5a      	ldrh	r2, [r3, #26]
    76a6:	0752      	lsls	r2, r2, #29
    76a8:	d501      	bpl.n	76ae <trx_aes_wrrd+0x1b6>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    76aa:	2204      	movs	r2, #4
    76ac:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    76ae:	4a0f      	ldr	r2, [pc, #60]	; (76ec <trx_aes_wrrd+0x1f4>)
    76b0:	7992      	ldrb	r2, [r2, #6]
    76b2:	2a01      	cmp	r2, #1
    76b4:	d011      	beq.n	76da <trx_aes_wrrd+0x1e2>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    76b6:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    76b8:	b2ff      	uxtb	r7, r7
	}
#if SAMD || SAMR21 || SAML21 || SAMR30
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    76ba:	4653      	mov	r3, sl
    76bc:	701f      	strb	r7, [r3, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    76be:	2200      	movs	r2, #0
    76c0:	490b      	ldr	r1, [pc, #44]	; (76f0 <trx_aes_wrrd+0x1f8>)
    76c2:	480a      	ldr	r0, [pc, #40]	; (76ec <trx_aes_wrrd+0x1f4>)
    76c4:	4b0b      	ldr	r3, [pc, #44]	; (76f4 <trx_aes_wrrd+0x1fc>)
    76c6:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    76c8:	2100      	movs	r1, #0
    76ca:	2000      	movs	r0, #0
    76cc:	4b0b      	ldr	r3, [pc, #44]	; (76fc <trx_aes_wrrd+0x204>)
    76ce:	4798      	blx	r3
}
    76d0:	bc1c      	pop	{r2, r3, r4}
    76d2:	4690      	mov	r8, r2
    76d4:	4699      	mov	r9, r3
    76d6:	46a2      	mov	sl, r4
    76d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    76da:	6a9f      	ldr	r7, [r3, #40]	; 0x28
    76dc:	05ff      	lsls	r7, r7, #23
    76de:	0dff      	lsrs	r7, r7, #23
    76e0:	e7eb      	b.n	76ba <trx_aes_wrrd+0x1c2>
    76e2:	46c0      	nop			; (mov r8, r8)
    76e4:	00000155 	.word	0x00000155
    76e8:	000033ed 	.word	0x000033ed
    76ec:	200009e4 	.word	0x200009e4
    76f0:	200032a4 	.word	0x200032a4
    76f4:	00003ea1 	.word	0x00003ea1
    76f8:	2000329c 	.word	0x2000329c
    76fc:	000033cd 	.word	0x000033cd

00007700 <appCmdDataConf>:

/*************************************************************************//**
*****************************************************************************/
static void appCmdDataConf(uint8_t msgConfHandle, miwi_status_t status, uint8_t* msgPointer)
{
}
    7700:	4770      	bx	lr
	...

00007704 <appCmdIdentifyPeriodTimerHandler>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    7704:	2280      	movs	r2, #128	; 0x80
    7706:	0312      	lsls	r2, r2, #12
    7708:	4b01      	ldr	r3, [pc, #4]	; (7710 <appCmdIdentifyPeriodTimerHandler+0xc>)
    770a:	61da      	str	r2, [r3, #28]
{
#if (LED_COUNT > 0)
	LED_Toggle(LED_IDENTIFY);
#endif
	(void)timer;
}
    770c:	4770      	bx	lr
    770e:	46c0      	nop			; (mov r8, r8)
    7710:	41004400 	.word	0x41004400

00007714 <appCmdIdentifyDurationTimerHandler>:
{
    7714:	b510      	push	{r4, lr}
		port_base->OUTSET.reg = pin_mask;
    7716:	2280      	movs	r2, #128	; 0x80
    7718:	0312      	lsls	r2, r2, #12
    771a:	4b03      	ldr	r3, [pc, #12]	; (7728 <appCmdIdentifyDurationTimerHandler+0x14>)
    771c:	619a      	str	r2, [r3, #24]
	SYS_TimerStop(&appCmdIdentifyPeriodTimer);
    771e:	4803      	ldr	r0, [pc, #12]	; (772c <appCmdIdentifyDurationTimerHandler+0x18>)
    7720:	4b03      	ldr	r3, [pc, #12]	; (7730 <appCmdIdentifyDurationTimerHandler+0x1c>)
    7722:	4798      	blx	r3
}
    7724:	bd10      	pop	{r4, pc}
    7726:	46c0      	nop			; (mov r8, r8)
    7728:	41004400 	.word	0x41004400
    772c:	20000360 	.word	0x20000360
    7730:	000067a5 	.word	0x000067a5

00007734 <appCmdHandle>:
{
    7734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7736:	0004      	movs	r4, r0
		return false;
    7738:	2000      	movs	r0, #0
	if (size < sizeof(AppCmdHeader_t)) {
    773a:	2900      	cmp	r1, #0
    773c:	d002      	beq.n	7744 <appCmdHandle+0x10>
	if (APP_COMMAND_ID_IDENTIFY == header->id) {
    773e:	7823      	ldrb	r3, [r4, #0]
    7740:	2b10      	cmp	r3, #16
    7742:	d000      	beq.n	7746 <appCmdHandle+0x12>
}
    7744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (sizeof(AppCmdIdentify_t) != size) {
    7746:	2905      	cmp	r1, #5
    7748:	d1fc      	bne.n	7744 <appCmdHandle+0x10>
		SYS_TimerStop(&appCmdIdentifyDurationTimer);
    774a:	4e12      	ldr	r6, [pc, #72]	; (7794 <appCmdHandle+0x60>)
    774c:	0030      	movs	r0, r6
    774e:	4f12      	ldr	r7, [pc, #72]	; (7798 <appCmdHandle+0x64>)
    7750:	47b8      	blx	r7
		SYS_TimerStop(&appCmdIdentifyPeriodTimer);
    7752:	4d12      	ldr	r5, [pc, #72]	; (779c <appCmdHandle+0x68>)
    7754:	0028      	movs	r0, r5
    7756:	47b8      	blx	r7
		appCmdIdentifyDurationTimer.interval = req->duration;
    7758:	7862      	ldrb	r2, [r4, #1]
    775a:	78a3      	ldrb	r3, [r4, #2]
    775c:	021b      	lsls	r3, r3, #8
    775e:	4313      	orrs	r3, r2
    7760:	60b3      	str	r3, [r6, #8]
		appCmdIdentifyDurationTimer.mode = SYS_TIMER_INTERVAL_MODE;
    7762:	2300      	movs	r3, #0
    7764:	7333      	strb	r3, [r6, #12]
			= appCmdIdentifyDurationTimerHandler;
    7766:	4b0e      	ldr	r3, [pc, #56]	; (77a0 <appCmdHandle+0x6c>)
    7768:	6133      	str	r3, [r6, #16]
		SYS_TimerStart(&appCmdIdentifyDurationTimer);
    776a:	0030      	movs	r0, r6
    776c:	4e0d      	ldr	r6, [pc, #52]	; (77a4 <appCmdHandle+0x70>)
    776e:	47b0      	blx	r6
		appCmdIdentifyPeriodTimer.interval = req->period;
    7770:	78e2      	ldrb	r2, [r4, #3]
    7772:	7923      	ldrb	r3, [r4, #4]
    7774:	021b      	lsls	r3, r3, #8
    7776:	4313      	orrs	r3, r2
    7778:	60ab      	str	r3, [r5, #8]
		appCmdIdentifyPeriodTimer.mode = SYS_TIMER_PERIODIC_MODE;
    777a:	2301      	movs	r3, #1
    777c:	732b      	strb	r3, [r5, #12]
			= appCmdIdentifyPeriodTimerHandler;
    777e:	4b0a      	ldr	r3, [pc, #40]	; (77a8 <appCmdHandle+0x74>)
    7780:	612b      	str	r3, [r5, #16]
		SYS_TimerStart(&appCmdIdentifyPeriodTimer);
    7782:	0028      	movs	r0, r5
    7784:	47b0      	blx	r6
		port_base->OUTCLR.reg = pin_mask;
    7786:	2280      	movs	r2, #128	; 0x80
    7788:	0312      	lsls	r2, r2, #12
    778a:	4b08      	ldr	r3, [pc, #32]	; (77ac <appCmdHandle+0x78>)
    778c:	615a      	str	r2, [r3, #20]
		return true;
    778e:	2001      	movs	r0, #1
    7790:	e7d8      	b.n	7744 <appCmdHandle+0x10>
    7792:	46c0      	nop			; (mov r8, r8)
    7794:	2000034c 	.word	0x2000034c
    7798:	000067a5 	.word	0x000067a5
    779c:	20000360 	.word	0x20000360
    77a0:	00007715 	.word	0x00007715
    77a4:	00006811 	.word	0x00006811
    77a8:	00007705 	.word	0x00007705
    77ac:	41004400 	.word	0x41004400

000077b0 <APP_CommandsInit>:
	appCmdIdentifyDurationTimer.mode = SYS_TIMER_INTERVAL_MODE;
    77b0:	4b05      	ldr	r3, [pc, #20]	; (77c8 <APP_CommandsInit+0x18>)
    77b2:	2200      	movs	r2, #0
    77b4:	731a      	strb	r2, [r3, #12]
	appCmdIdentifyDurationTimer.handler = appCmdIdentifyDurationTimerHandler;
    77b6:	4a05      	ldr	r2, [pc, #20]	; (77cc <APP_CommandsInit+0x1c>)
    77b8:	611a      	str	r2, [r3, #16]
	appCmdIdentifyPeriodTimer.mode = SYS_TIMER_PERIODIC_MODE;
    77ba:	4b05      	ldr	r3, [pc, #20]	; (77d0 <APP_CommandsInit+0x20>)
    77bc:	2201      	movs	r2, #1
    77be:	731a      	strb	r2, [r3, #12]
	appCmdIdentifyPeriodTimer.handler = appCmdIdentifyPeriodTimerHandler;
    77c0:	4a04      	ldr	r2, [pc, #16]	; (77d4 <APP_CommandsInit+0x24>)
    77c2:	611a      	str	r2, [r3, #16]
}
    77c4:	4770      	bx	lr
    77c6:	46c0      	nop			; (mov r8, r8)
    77c8:	2000034c 	.word	0x2000034c
    77cc:	00007715 	.word	0x00007715
    77d0:	20000360 	.word	0x20000360
    77d4:	00007705 	.word	0x00007705

000077d8 <APP_CommandsByteReceived>:
{
    77d8:	b510      	push	{r4, lr}
    77da:	b088      	sub	sp, #32
	switch (appCmdUartState) {
    77dc:	4b4b      	ldr	r3, [pc, #300]	; (790c <APP_CommandsByteReceived+0x134>)
    77de:	781a      	ldrb	r2, [r3, #0]
    77e0:	2a04      	cmp	r2, #4
    77e2:	d85d      	bhi.n	78a0 <APP_CommandsByteReceived+0xc8>
    77e4:	0093      	lsls	r3, r2, #2
    77e6:	4a4a      	ldr	r2, [pc, #296]	; (7910 <APP_CommandsByteReceived+0x138>)
    77e8:	58d3      	ldr	r3, [r2, r3]
    77ea:	469f      	mov	pc, r3
		if (0x10 == byte) {
    77ec:	2810      	cmp	r0, #16
    77ee:	d157      	bne.n	78a0 <APP_CommandsByteReceived+0xc8>
			appCmdUartPtr = 0;
    77f0:	2200      	movs	r2, #0
    77f2:	4b48      	ldr	r3, [pc, #288]	; (7914 <APP_CommandsByteReceived+0x13c>)
    77f4:	701a      	strb	r2, [r3, #0]
			appCmdUartCsum = byte;
    77f6:	3210      	adds	r2, #16
    77f8:	4b47      	ldr	r3, [pc, #284]	; (7918 <APP_CommandsByteReceived+0x140>)
    77fa:	701a      	strb	r2, [r3, #0]
			appCmdUartState = APP_CMD_UART_STATE_SYNC;
    77fc:	3a0f      	subs	r2, #15
    77fe:	4b43      	ldr	r3, [pc, #268]	; (790c <APP_CommandsByteReceived+0x134>)
    7800:	701a      	strb	r2, [r3, #0]
    7802:	e04d      	b.n	78a0 <APP_CommandsByteReceived+0xc8>
		appCmdUartCsum += byte;
    7804:	4a44      	ldr	r2, [pc, #272]	; (7918 <APP_CommandsByteReceived+0x140>)
    7806:	7813      	ldrb	r3, [r2, #0]
    7808:	18c3      	adds	r3, r0, r3
    780a:	7013      	strb	r3, [r2, #0]
		if (0x02 == byte) {
    780c:	2802      	cmp	r0, #2
    780e:	d003      	beq.n	7818 <APP_CommandsByteReceived+0x40>
			appCmdUartState = APP_CMD_UART_STATE_IDLE;
    7810:	2200      	movs	r2, #0
    7812:	4b3e      	ldr	r3, [pc, #248]	; (790c <APP_CommandsByteReceived+0x134>)
    7814:	701a      	strb	r2, [r3, #0]
    7816:	e043      	b.n	78a0 <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_DATA;
    7818:	2202      	movs	r2, #2
    781a:	4b3c      	ldr	r3, [pc, #240]	; (790c <APP_CommandsByteReceived+0x134>)
    781c:	701a      	strb	r2, [r3, #0]
    781e:	e03f      	b.n	78a0 <APP_CommandsByteReceived+0xc8>
		appCmdUartCsum += byte;
    7820:	4a3d      	ldr	r2, [pc, #244]	; (7918 <APP_CommandsByteReceived+0x140>)
    7822:	7813      	ldrb	r3, [r2, #0]
    7824:	18c3      	adds	r3, r0, r3
    7826:	7013      	strb	r3, [r2, #0]
		if (0x10 == byte) {
    7828:	2810      	cmp	r0, #16
    782a:	d00d      	beq.n	7848 <APP_CommandsByteReceived+0x70>
			appCmdUartBuf[appCmdUartPtr++] = byte;
    782c:	4a39      	ldr	r2, [pc, #228]	; (7914 <APP_CommandsByteReceived+0x13c>)
    782e:	7813      	ldrb	r3, [r2, #0]
    7830:	1c59      	adds	r1, r3, #1
    7832:	7011      	strb	r1, [r2, #0]
    7834:	4a39      	ldr	r2, [pc, #228]	; (791c <APP_CommandsByteReceived+0x144>)
    7836:	54d0      	strb	r0, [r2, r3]
		if (appCmdUartPtr == APP_CMD_UART_BUFFER_SIZE) {
    7838:	4b36      	ldr	r3, [pc, #216]	; (7914 <APP_CommandsByteReceived+0x13c>)
    783a:	781b      	ldrb	r3, [r3, #0]
    783c:	2b10      	cmp	r3, #16
    783e:	d12f      	bne.n	78a0 <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_IDLE;
    7840:	2200      	movs	r2, #0
    7842:	4b32      	ldr	r3, [pc, #200]	; (790c <APP_CommandsByteReceived+0x134>)
    7844:	701a      	strb	r2, [r3, #0]
    7846:	e02b      	b.n	78a0 <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_MARK;
    7848:	2203      	movs	r2, #3
    784a:	4b30      	ldr	r3, [pc, #192]	; (790c <APP_CommandsByteReceived+0x134>)
    784c:	701a      	strb	r2, [r3, #0]
    784e:	e7f3      	b.n	7838 <APP_CommandsByteReceived+0x60>
		appCmdUartCsum += byte;
    7850:	4a31      	ldr	r2, [pc, #196]	; (7918 <APP_CommandsByteReceived+0x140>)
    7852:	7813      	ldrb	r3, [r2, #0]
    7854:	18c3      	adds	r3, r0, r3
    7856:	7013      	strb	r3, [r2, #0]
		if (0x10 == byte) {
    7858:	2810      	cmp	r0, #16
    785a:	d005      	beq.n	7868 <APP_CommandsByteReceived+0x90>
		} else if (0x03 == byte) {
    785c:	2803      	cmp	r0, #3
    785e:	d014      	beq.n	788a <APP_CommandsByteReceived+0xb2>
			appCmdUartState = APP_CMD_UART_STATE_IDLE;
    7860:	2200      	movs	r2, #0
    7862:	4b2a      	ldr	r3, [pc, #168]	; (790c <APP_CommandsByteReceived+0x134>)
    7864:	701a      	strb	r2, [r3, #0]
    7866:	e01b      	b.n	78a0 <APP_CommandsByteReceived+0xc8>
			appCmdUartBuf[appCmdUartPtr++] = byte;
    7868:	492a      	ldr	r1, [pc, #168]	; (7914 <APP_CommandsByteReceived+0x13c>)
    786a:	780a      	ldrb	r2, [r1, #0]
    786c:	1c53      	adds	r3, r2, #1
    786e:	b2db      	uxtb	r3, r3
    7870:	700b      	strb	r3, [r1, #0]
    7872:	492a      	ldr	r1, [pc, #168]	; (791c <APP_CommandsByteReceived+0x144>)
    7874:	5488      	strb	r0, [r1, r2]
			if (appCmdUartPtr == APP_CMD_UART_BUFFER_SIZE) {
    7876:	2b10      	cmp	r3, #16
    7878:	d003      	beq.n	7882 <APP_CommandsByteReceived+0xaa>
				appCmdUartState = APP_CMD_UART_STATE_DATA;
    787a:	2202      	movs	r2, #2
    787c:	4b23      	ldr	r3, [pc, #140]	; (790c <APP_CommandsByteReceived+0x134>)
    787e:	701a      	strb	r2, [r3, #0]
    7880:	e00e      	b.n	78a0 <APP_CommandsByteReceived+0xc8>
				appCmdUartState = APP_CMD_UART_STATE_IDLE;
    7882:	2200      	movs	r2, #0
    7884:	4b21      	ldr	r3, [pc, #132]	; (790c <APP_CommandsByteReceived+0x134>)
    7886:	701a      	strb	r2, [r3, #0]
    7888:	e00a      	b.n	78a0 <APP_CommandsByteReceived+0xc8>
			appCmdUartState = APP_CMD_UART_STATE_CSUM;
    788a:	2204      	movs	r2, #4
    788c:	4b1f      	ldr	r3, [pc, #124]	; (790c <APP_CommandsByteReceived+0x134>)
    788e:	701a      	strb	r2, [r3, #0]
    7890:	e006      	b.n	78a0 <APP_CommandsByteReceived+0xc8>
		if (byte == appCmdUartCsum) {
    7892:	4b21      	ldr	r3, [pc, #132]	; (7918 <APP_CommandsByteReceived+0x140>)
    7894:	781b      	ldrb	r3, [r3, #0]
    7896:	4283      	cmp	r3, r0
    7898:	d004      	beq.n	78a4 <APP_CommandsByteReceived+0xcc>
		appCmdUartState = APP_CMD_UART_STATE_IDLE;
    789a:	2200      	movs	r2, #0
    789c:	4b1b      	ldr	r3, [pc, #108]	; (790c <APP_CommandsByteReceived+0x134>)
    789e:	701a      	strb	r2, [r3, #0]
}
    78a0:	b008      	add	sp, #32
    78a2:	bd10      	pop	{r4, pc}
			appCmdUartProcess(appCmdUartBuf, appCmdUartPtr);
    78a4:	4b1b      	ldr	r3, [pc, #108]	; (7914 <APP_CommandsByteReceived+0x13c>)
	if (size < sizeof(AppCmdUartHeader_t)) {
    78a6:	781b      	ldrb	r3, [r3, #0]
    78a8:	2b08      	cmp	r3, #8
    78aa:	d9f6      	bls.n	789a <APP_CommandsByteReceived+0xc2>
	if (APP_COMMAND_ID_IDENTIFY == header->commandId) {
    78ac:	4b1b      	ldr	r3, [pc, #108]	; (791c <APP_CommandsByteReceived+0x144>)
    78ae:	781b      	ldrb	r3, [r3, #0]
    78b0:	2b10      	cmp	r3, #16
    78b2:	d1f2      	bne.n	789a <APP_CommandsByteReceived+0xc2>
		cmd.id = APP_COMMAND_ID_IDENTIFY;
    78b4:	2210      	movs	r2, #16
    78b6:	ab06      	add	r3, sp, #24
    78b8:	701a      	strb	r2, [r3, #0]
		cmd.duration = uartCmd->duration;
    78ba:	4a18      	ldr	r2, [pc, #96]	; (791c <APP_CommandsByteReceived+0x144>)
    78bc:	6893      	ldr	r3, [r2, #8]
    78be:	021b      	lsls	r3, r3, #8
    78c0:	2119      	movs	r1, #25
    78c2:	4469      	add	r1, sp
    78c4:	0c1b      	lsrs	r3, r3, #16
    78c6:	700b      	strb	r3, [r1, #0]
    78c8:	0a1b      	lsrs	r3, r3, #8
    78ca:	704b      	strb	r3, [r1, #1]
		cmd.period = uartCmd->period;
    78cc:	7ad0      	ldrb	r0, [r2, #11]
    78ce:	7b11      	ldrb	r1, [r2, #12]
    78d0:	231b      	movs	r3, #27
    78d2:	446b      	add	r3, sp
    78d4:	7018      	strb	r0, [r3, #0]
    78d6:	7059      	strb	r1, [r3, #1]
		appCmdBuffer(header->dstAddr, (uint8_t *)&cmd,
    78d8:	6813      	ldr	r3, [r2, #0]
    78da:	0a1b      	lsrs	r3, r3, #8
    78dc:	b29b      	uxth	r3, r3
	if (0 == addr)
    78de:	2b00      	cmp	r3, #0
    78e0:	d00f      	beq.n	7902 <APP_CommandsByteReceived+0x12a>
    78e2:	2116      	movs	r1, #22
    78e4:	4469      	add	r1, sp
    78e6:	800b      	strh	r3, [r1, #0]
	MiApp_SendData(SHORT_ADDR_LEN, (uint8_t*)&addr, size, payload, wsnmsghandle, true, appCmdDataConf);
    78e8:	4b0d      	ldr	r3, [pc, #52]	; (7920 <APP_CommandsByteReceived+0x148>)
    78ea:	9302      	str	r3, [sp, #8]
    78ec:	2301      	movs	r3, #1
    78ee:	9301      	str	r3, [sp, #4]
    78f0:	4b0c      	ldr	r3, [pc, #48]	; (7924 <APP_CommandsByteReceived+0x14c>)
    78f2:	781b      	ldrb	r3, [r3, #0]
    78f4:	9300      	str	r3, [sp, #0]
    78f6:	ab06      	add	r3, sp, #24
    78f8:	2205      	movs	r2, #5
    78fa:	2002      	movs	r0, #2
    78fc:	4c0a      	ldr	r4, [pc, #40]	; (7928 <APP_CommandsByteReceived+0x150>)
    78fe:	47a0      	blx	r4
    7900:	e7cb      	b.n	789a <APP_CommandsByteReceived+0xc2>
		appCmdHandle(data, size);
    7902:	2105      	movs	r1, #5
    7904:	a806      	add	r0, sp, #24
    7906:	4b09      	ldr	r3, [pc, #36]	; (792c <APP_CommandsByteReceived+0x154>)
    7908:	4798      	blx	r3
    790a:	e7c6      	b.n	789a <APP_CommandsByteReceived+0xc2>
    790c:	20000386 	.word	0x20000386
    7910:	0000eb1c 	.word	0x0000eb1c
    7914:	20000385 	.word	0x20000385
    7918:	20000384 	.word	0x20000384
    791c:	20000374 	.word	0x20000374
    7920:	00007701 	.word	0x00007701
    7924:	200032e0 	.word	0x200032e0
    7928:	0000886d 	.word	0x0000886d
    792c:	00007735 	.word	0x00007735

00007930 <wifi_cb>:
		default:break;	
	}	
}

void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
    7930:	b510      	push	{r4, lr}
    7932:	b082      	sub	sp, #8
	switch(u8MsgType){
    7934:	282c      	cmp	r0, #44	; 0x2c
    7936:	d003      	beq.n	7940 <wifi_cb+0x10>
    7938:	2832      	cmp	r0, #50	; 0x32
    793a:	d015      	beq.n	7968 <wifi_cb+0x38>
		wifi_connected = 1;
		break;
	default:
		break;
	}
}
    793c:	b002      	add	sp, #8
    793e:	bd10      	pop	{r4, pc}
		if(pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
    7940:	780b      	ldrb	r3, [r1, #0]
    7942:	2b01      	cmp	r3, #1
    7944:	d00d      	beq.n	7962 <wifi_cb+0x32>
		} else if(pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
    7946:	2b00      	cmp	r3, #0
    7948:	d1f8      	bne.n	793c <wifi_cb+0xc>
			wifi_connected = 0;
    794a:	2200      	movs	r2, #0
    794c:	4b08      	ldr	r3, [pc, #32]	; (7970 <wifi_cb+0x40>)
    794e:	701a      	strb	r2, [r3, #0]
			m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), 
    7950:	23ff      	movs	r3, #255	; 0xff
    7952:	9300      	str	r3, [sp, #0]
    7954:	4b07      	ldr	r3, [pc, #28]	; (7974 <wifi_cb+0x44>)
    7956:	3202      	adds	r2, #2
    7958:	2108      	movs	r1, #8
    795a:	4807      	ldr	r0, [pc, #28]	; (7978 <wifi_cb+0x48>)
    795c:	4c07      	ldr	r4, [pc, #28]	; (797c <wifi_cb+0x4c>)
    795e:	47a0      	blx	r4
    7960:	e7ec      	b.n	793c <wifi_cb+0xc>
			m2m_wifi_request_dhcp_client();
    7962:	4b07      	ldr	r3, [pc, #28]	; (7980 <wifi_cb+0x50>)
    7964:	4798      	blx	r3
    7966:	e7e9      	b.n	793c <wifi_cb+0xc>
		wifi_connected = 1;
    7968:	2201      	movs	r2, #1
    796a:	4b01      	ldr	r3, [pc, #4]	; (7970 <wifi_cb+0x40>)
    796c:	701a      	strb	r2, [r3, #0]
}
    796e:	e7e5      	b.n	793c <wifi_cb+0xc>
    7970:	20000946 	.word	0x20000946
    7974:	0000eb50 	.word	0x0000eb50
    7978:	0000eb5c 	.word	0x0000eb5c
    797c:	00001421 	.word	0x00001421
    7980:	0000143d 	.word	0x0000143d

00007984 <configure_rtc_count>:
{
    7984:	b510      	push	{r4, lr}
    7986:	b084      	sub	sp, #16
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
    7988:	2201      	movs	r2, #1
    798a:	466b      	mov	r3, sp
    798c:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
    798e:	2300      	movs	r3, #0
    7990:	4669      	mov	r1, sp
    7992:	70cb      	strb	r3, [r1, #3]
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
		config->compare_values[i] = 0;
    7994:	9302      	str	r3, [sp, #8]
    7996:	9303      	str	r3, [sp, #12]
	config_rtc_count.prescaler           = RTC_COUNT_PRESCALER_DIV_1;
    7998:	800b      	strh	r3, [r1, #0]
	config_rtc_count.continuously_update = true;
    799a:	710a      	strb	r2, [r1, #4]
	rtc_count_init(&rtc_instance, RTC, &config_rtc_count);
    799c:	4c05      	ldr	r4, [pc, #20]	; (79b4 <configure_rtc_count+0x30>)
    799e:	466a      	mov	r2, sp
    79a0:	4905      	ldr	r1, [pc, #20]	; (79b8 <configure_rtc_count+0x34>)
    79a2:	0020      	movs	r0, r4
    79a4:	4b05      	ldr	r3, [pc, #20]	; (79bc <configure_rtc_count+0x38>)
    79a6:	4798      	blx	r3
	rtc_count_enable(&rtc_instance);
    79a8:	0020      	movs	r0, r4
    79aa:	4b05      	ldr	r3, [pc, #20]	; (79c0 <configure_rtc_count+0x3c>)
    79ac:	4798      	blx	r3
}
    79ae:	b004      	add	sp, #16
    79b0:	bd10      	pop	{r4, pc}
    79b2:	46c0      	nop			; (mov r8, r8)
    79b4:	200032f4 	.word	0x200032f4
    79b8:	40001400 	.word	0x40001400
    79bc:	000036b9 	.word	0x000036b9
    79c0:	0000359d 	.word	0x0000359d

000079c4 <configure_usart>:
{
    79c4:	b530      	push	{r4, r5, lr}
    79c6:	b091      	sub	sp, #68	; 0x44
	config->data_order       = USART_DATAORDER_LSB;
    79c8:	2380      	movs	r3, #128	; 0x80
    79ca:	05db      	lsls	r3, r3, #23
    79cc:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    79ce:	2300      	movs	r3, #0
    79d0:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    79d2:	22ff      	movs	r2, #255	; 0xff
    79d4:	4669      	mov	r1, sp
    79d6:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    79d8:	2200      	movs	r2, #0
    79da:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    79dc:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    79de:	2196      	movs	r1, #150	; 0x96
    79e0:	0189      	lsls	r1, r1, #6
    79e2:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    79e4:	2101      	movs	r1, #1
    79e6:	2024      	movs	r0, #36	; 0x24
    79e8:	466c      	mov	r4, sp
    79ea:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    79ec:	3001      	adds	r0, #1
    79ee:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    79f0:	3125      	adds	r1, #37	; 0x25
    79f2:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    79f4:	3101      	adds	r1, #1
    79f6:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    79f8:	930a      	str	r3, [sp, #40]	; 0x28
	config->run_in_standby   = false;
    79fa:	3105      	adds	r1, #5
    79fc:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    79fe:	3101      	adds	r1, #1
    7a00:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    7a02:	930c      	str	r3, [sp, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    7a04:	930d      	str	r3, [sp, #52]	; 0x34
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    7a06:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    7a08:	8223      	strh	r3, [r4, #16]
	config->lin_slave_enable      = false;
    7a0a:	76e3      	strb	r3, [r4, #27]
	config->immediate_buffer_overflow_notification  = false;
    7a0c:	7622      	strb	r2, [r4, #24]
	config->start_frame_detection_enable            = false;
    7a0e:	7722      	strb	r2, [r4, #28]
	config->encoding_format_enable                  = false;
    7a10:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    7a12:	2313      	movs	r3, #19
    7a14:	76a3      	strb	r3, [r4, #26]
	config->collision_detection_enable              = false;
    7a16:	7762      	strb	r2, [r4, #29]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
    7a18:	23c4      	movs	r3, #196	; 0xc4
    7a1a:	039b      	lsls	r3, r3, #14
    7a1c:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad2 = PINMUX_PB22D_SERCOM5_PAD2;		// Tx
    7a1e:	4b10      	ldr	r3, [pc, #64]	; (7a60 <configure_usart+0x9c>)
    7a20:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = PINMUX_PB23D_SERCOM5_PAD3;		// Rx
    7a22:	4b10      	ldr	r3, [pc, #64]	; (7a64 <configure_usart+0xa0>)
    7a24:	930f      	str	r3, [sp, #60]	; 0x3c
	while (usart_init(&usart_instance, SERCOM5, &config_usart) != STATUS_OK) {
    7a26:	4d10      	ldr	r5, [pc, #64]	; (7a68 <configure_usart+0xa4>)
    7a28:	4c10      	ldr	r4, [pc, #64]	; (7a6c <configure_usart+0xa8>)
    7a2a:	466a      	mov	r2, sp
    7a2c:	4910      	ldr	r1, [pc, #64]	; (7a70 <configure_usart+0xac>)
    7a2e:	0028      	movs	r0, r5
    7a30:	47a0      	blx	r4
    7a32:	2800      	cmp	r0, #0
    7a34:	d1f9      	bne.n	7a2a <configure_usart+0x66>
	SercomUsart *const usart_hw = &(module->hw->USART);
    7a36:	4d0c      	ldr	r5, [pc, #48]	; (7a68 <configure_usart+0xa4>)
    7a38:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    7a3a:	0020      	movs	r0, r4
    7a3c:	4b0d      	ldr	r3, [pc, #52]	; (7a74 <configure_usart+0xb0>)
    7a3e:	4798      	blx	r3
    7a40:	231f      	movs	r3, #31
    7a42:	4018      	ands	r0, r3
    7a44:	3b1e      	subs	r3, #30
    7a46:	4083      	lsls	r3, r0
    7a48:	4a0b      	ldr	r2, [pc, #44]	; (7a78 <configure_usart+0xb4>)
    7a4a:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    7a4c:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    7a4e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    7a50:	2b00      	cmp	r3, #0
    7a52:	d1fc      	bne.n	7a4e <configure_usart+0x8a>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    7a54:	6823      	ldr	r3, [r4, #0]
    7a56:	2202      	movs	r2, #2
    7a58:	4313      	orrs	r3, r2
    7a5a:	6023      	str	r3, [r4, #0]
}
    7a5c:	b011      	add	sp, #68	; 0x44
    7a5e:	bd30      	pop	{r4, r5, pc}
    7a60:	00360003 	.word	0x00360003
    7a64:	00370003 	.word	0x00370003
    7a68:	20003360 	.word	0x20003360
    7a6c:	00003f95 	.word	0x00003f95
    7a70:	42001c00 	.word	0x42001c00
    7a74:	00003b4d 	.word	0x00003b4d
    7a78:	e000e100 	.word	0xe000e100

00007a7c <getElapRtc>:
uint32_t getElapRtc( uint32_t rtc_tag){
    7a7c:	b510      	push	{r4, lr}
    7a7e:	0004      	movs	r4, r0
	temp32 = rtc_count_get_count( & rtc_instance);
    7a80:	4805      	ldr	r0, [pc, #20]	; (7a98 <getElapRtc+0x1c>)
    7a82:	4b06      	ldr	r3, [pc, #24]	; (7a9c <getElapRtc+0x20>)
    7a84:	4798      	blx	r3
    7a86:	0003      	movs	r3, r0
		ret32 = temp32 - rtc_tag;
    7a88:	1b00      	subs	r0, r0, r4
	if( temp32 < rtc_tag){
    7a8a:	42a3      	cmp	r3, r4
    7a8c:	d300      	bcc.n	7a90 <getElapRtc+0x14>
}
    7a8e:	bd10      	pop	{r4, pc}
		ret32 = (uint32_t)(0xFFFFFFFF) - rtc_tag + temp32;
    7a90:	43e0      	mvns	r0, r4
    7a92:	18c0      	adds	r0, r0, r3
    7a94:	e7fb      	b.n	7a8e <getElapRtc+0x12>
    7a96:	46c0      	nop			; (mov r8, r8)
    7a98:	200032f4 	.word	0x200032f4
    7a9c:	00003609 	.word	0x00003609

00007aa0 <socket_cb>:
{
    7aa0:	b570      	push	{r4, r5, r6, lr}
    7aa2:	0014      	movs	r4, r2
	switch(u8Msg) 
    7aa4:	2907      	cmp	r1, #7
    7aa6:	d85e      	bhi.n	7b66 <socket_cb+0xc6>
    7aa8:	0089      	lsls	r1, r1, #2
    7aaa:	4b6b      	ldr	r3, [pc, #428]	; (7c58 <socket_cb+0x1b8>)
    7aac:	585b      	ldr	r3, [r3, r1]
    7aae:	469f      	mov	pc, r3
			if(pstrBind && pstrBind->status == 0) {
    7ab0:	2a00      	cmp	r2, #0
    7ab2:	d003      	beq.n	7abc <socket_cb+0x1c>
    7ab4:	2300      	movs	r3, #0
    7ab6:	56d3      	ldrsb	r3, [r2, r3]
    7ab8:	2b00      	cmp	r3, #0
    7aba:	d007      	beq.n	7acc <socket_cb+0x2c>
				close(tcp_server_socket);
    7abc:	4c67      	ldr	r4, [pc, #412]	; (7c5c <socket_cb+0x1bc>)
    7abe:	2000      	movs	r0, #0
    7ac0:	5620      	ldrsb	r0, [r4, r0]
    7ac2:	4b67      	ldr	r3, [pc, #412]	; (7c60 <socket_cb+0x1c0>)
    7ac4:	4798      	blx	r3
				tcp_server_socket = -1;
    7ac6:	23ff      	movs	r3, #255	; 0xff
    7ac8:	7023      	strb	r3, [r4, #0]
    7aca:	e04c      	b.n	7b66 <socket_cb+0xc6>
				listen(tcp_server_socket, 0);				
    7acc:	4b63      	ldr	r3, [pc, #396]	; (7c5c <socket_cb+0x1bc>)
    7ace:	2000      	movs	r0, #0
    7ad0:	5618      	ldrsb	r0, [r3, r0]
    7ad2:	2100      	movs	r1, #0
    7ad4:	4b63      	ldr	r3, [pc, #396]	; (7c64 <socket_cb+0x1c4>)
    7ad6:	4798      	blx	r3
    7ad8:	e045      	b.n	7b66 <socket_cb+0xc6>
			if(pstrListen && pstrListen->status == 0){
    7ada:	2a00      	cmp	r2, #0
    7adc:	d003      	beq.n	7ae6 <socket_cb+0x46>
    7ade:	2300      	movs	r3, #0
    7ae0:	56d3      	ldrsb	r3, [r2, r3]
    7ae2:	2b00      	cmp	r3, #0
    7ae4:	d007      	beq.n	7af6 <socket_cb+0x56>
				close(tcp_server_socket);
    7ae6:	4c5d      	ldr	r4, [pc, #372]	; (7c5c <socket_cb+0x1bc>)
    7ae8:	2000      	movs	r0, #0
    7aea:	5620      	ldrsb	r0, [r4, r0]
    7aec:	4b5c      	ldr	r3, [pc, #368]	; (7c60 <socket_cb+0x1c0>)
    7aee:	4798      	blx	r3
				tcp_server_socket = -1;
    7af0:	23ff      	movs	r3, #255	; 0xff
    7af2:	7023      	strb	r3, [r4, #0]
    7af4:	e037      	b.n	7b66 <socket_cb+0xc6>
				accept(tcp_server_socket, NULL, NULL);
    7af6:	4b59      	ldr	r3, [pc, #356]	; (7c5c <socket_cb+0x1bc>)
    7af8:	2000      	movs	r0, #0
    7afa:	5618      	ldrsb	r0, [r3, r0]
    7afc:	2200      	movs	r2, #0
    7afe:	2100      	movs	r1, #0
    7b00:	4b59      	ldr	r3, [pc, #356]	; (7c68 <socket_cb+0x1c8>)
    7b02:	4798      	blx	r3
    7b04:	e02f      	b.n	7b66 <socket_cb+0xc6>
			if(pstrAccept) {
    7b06:	2a00      	cmp	r2, #0
    7b08:	d011      	beq.n	7b2e <socket_cb+0x8e>
				accept(tcp_server_socket, NULL, NULL);
    7b0a:	4b54      	ldr	r3, [pc, #336]	; (7c5c <socket_cb+0x1bc>)
    7b0c:	2000      	movs	r0, #0
    7b0e:	5618      	ldrsb	r0, [r3, r0]
    7b10:	2200      	movs	r2, #0
    7b12:	2100      	movs	r1, #0
    7b14:	4b54      	ldr	r3, [pc, #336]	; (7c68 <socket_cb+0x1c8>)
    7b16:	4798      	blx	r3
				tcp_client_socket = pstrAccept->sock;
    7b18:	2000      	movs	r0, #0
    7b1a:	5620      	ldrsb	r0, [r4, r0]
    7b1c:	4b53      	ldr	r3, [pc, #332]	; (7c6c <socket_cb+0x1cc>)
    7b1e:	7018      	strb	r0, [r3, #0]
				recv(tcp_client_socket, gau8SocketTestBuffer, sizeof(gau8SocketTestBuffer), 1000);		
    7b20:	23fa      	movs	r3, #250	; 0xfa
    7b22:	009b      	lsls	r3, r3, #2
    7b24:	4a52      	ldr	r2, [pc, #328]	; (7c70 <socket_cb+0x1d0>)
    7b26:	4953      	ldr	r1, [pc, #332]	; (7c74 <socket_cb+0x1d4>)
    7b28:	4d53      	ldr	r5, [pc, #332]	; (7c78 <socket_cb+0x1d8>)
    7b2a:	47a8      	blx	r5
    7b2c:	e010      	b.n	7b50 <socket_cb+0xb0>
				close(tcp_server_socket);
    7b2e:	4c4b      	ldr	r4, [pc, #300]	; (7c5c <socket_cb+0x1bc>)
    7b30:	2000      	movs	r0, #0
    7b32:	5620      	ldrsb	r0, [r4, r0]
    7b34:	4b4a      	ldr	r3, [pc, #296]	; (7c60 <socket_cb+0x1c0>)
    7b36:	4798      	blx	r3
				tcp_server_socket = -1;				
    7b38:	23ff      	movs	r3, #255	; 0xff
    7b3a:	7023      	strb	r3, [r4, #0]
				close(tcp_client_socket);
    7b3c:	4c4b      	ldr	r4, [pc, #300]	; (7c6c <socket_cb+0x1cc>)
    7b3e:	2000      	movs	r0, #0
    7b40:	5620      	ldrsb	r0, [r4, r0]
    7b42:	4b47      	ldr	r3, [pc, #284]	; (7c60 <socket_cb+0x1c0>)
    7b44:	4798      	blx	r3
				tcp_client_socket = -1;
    7b46:	23ff      	movs	r3, #255	; 0xff
    7b48:	7023      	strb	r3, [r4, #0]
    7b4a:	e00c      	b.n	7b66 <socket_cb+0xc6>
			if(pstrConnect && pstrConnect->s8Error >= 0){
    7b4c:	2a00      	cmp	r2, #0
    7b4e:	d0f5      	beq.n	7b3c <socket_cb+0x9c>
    7b50:	7863      	ldrb	r3, [r4, #1]
    7b52:	2b7f      	cmp	r3, #127	; 0x7f
    7b54:	d8f2      	bhi.n	7b3c <socket_cb+0x9c>
				send(tcp_client_socket, &slaveDef, sizeof(slaveDef), 0);
    7b56:	4b45      	ldr	r3, [pc, #276]	; (7c6c <socket_cb+0x1cc>)
    7b58:	2000      	movs	r0, #0
    7b5a:	5618      	ldrsb	r0, [r3, r0]
    7b5c:	2300      	movs	r3, #0
    7b5e:	220c      	movs	r2, #12
    7b60:	4946      	ldr	r1, [pc, #280]	; (7c7c <socket_cb+0x1dc>)
    7b62:	4c47      	ldr	r4, [pc, #284]	; (7c80 <socket_cb+0x1e0>)
    7b64:	47a0      	blx	r4
}
    7b66:	bd70      	pop	{r4, r5, r6, pc}
			recv(tcp_client_socket, gau8SocketTestBuffer, sizeof(gau8SocketTestBuffer), 0);
    7b68:	4b40      	ldr	r3, [pc, #256]	; (7c6c <socket_cb+0x1cc>)
    7b6a:	2000      	movs	r0, #0
    7b6c:	5618      	ldrsb	r0, [r3, r0]
    7b6e:	2300      	movs	r3, #0
    7b70:	4a3f      	ldr	r2, [pc, #252]	; (7c70 <socket_cb+0x1d0>)
    7b72:	4940      	ldr	r1, [pc, #256]	; (7c74 <socket_cb+0x1d4>)
    7b74:	4c40      	ldr	r4, [pc, #256]	; (7c78 <socket_cb+0x1d8>)
    7b76:	47a0      	blx	r4
			break;
    7b78:	e7f5      	b.n	7b66 <socket_cb+0xc6>
			if(pstrRecv && pstrRecv->s16BufferSize > 0)
    7b7a:	2a00      	cmp	r2, #0
    7b7c:	d063      	beq.n	7c46 <socket_cb+0x1a6>
    7b7e:	2204      	movs	r2, #4
    7b80:	5ea3      	ldrsh	r3, [r4, r2]
    7b82:	2b00      	cmp	r3, #0
    7b84:	dd5f      	ble.n	7c46 <socket_cb+0x1a6>
				switch(pstrRecv->pu8Buffer[7]) { // read coil
    7b86:	6823      	ldr	r3, [r4, #0]
    7b88:	79db      	ldrb	r3, [r3, #7]
    7b8a:	2b01      	cmp	r3, #1
    7b8c:	d023      	beq.n	7bd6 <socket_cb+0x136>
				if( getElapRtc(rtcCountTag)>100){
    7b8e:	4b3d      	ldr	r3, [pc, #244]	; (7c84 <socket_cb+0x1e4>)
    7b90:	6818      	ldr	r0, [r3, #0]
    7b92:	4b3d      	ldr	r3, [pc, #244]	; (7c88 <socket_cb+0x1e8>)
    7b94:	4798      	blx	r3
    7b96:	2864      	cmp	r0, #100	; 0x64
    7b98:	d9e5      	bls.n	7b66 <socket_cb+0xc6>
					rtcCountTag = rtc_count_get_count( & rtc_instance);								
    7b9a:	483c      	ldr	r0, [pc, #240]	; (7c8c <socket_cb+0x1ec>)
    7b9c:	4b3c      	ldr	r3, [pc, #240]	; (7c90 <socket_cb+0x1f0>)
    7b9e:	4798      	blx	r3
    7ba0:	4b38      	ldr	r3, [pc, #224]	; (7c84 <socket_cb+0x1e4>)
    7ba2:	6018      	str	r0, [r3, #0]
					if(test_flag){
    7ba4:	4b3b      	ldr	r3, [pc, #236]	; (7c94 <socket_cb+0x1f4>)
    7ba6:	781b      	ldrb	r3, [r3, #0]
    7ba8:	2b00      	cmp	r3, #0
    7baa:	d140      	bne.n	7c2e <socket_cb+0x18e>
						for( i = 0 ; i < 4 ; i++ )	write_plc[13 + i] = sensStateTable[i];
    7bac:	493a      	ldr	r1, [pc, #232]	; (7c98 <socket_cb+0x1f8>)
    7bae:	4b3b      	ldr	r3, [pc, #236]	; (7c9c <socket_cb+0x1fc>)
    7bb0:	781a      	ldrb	r2, [r3, #0]
    7bb2:	734a      	strb	r2, [r1, #13]
    7bb4:	785a      	ldrb	r2, [r3, #1]
    7bb6:	738a      	strb	r2, [r1, #14]
    7bb8:	789a      	ldrb	r2, [r3, #2]
    7bba:	73ca      	strb	r2, [r1, #15]
    7bbc:	78db      	ldrb	r3, [r3, #3]
    7bbe:	740b      	strb	r3, [r1, #16]
						send(tcp_client_socket, write_plc, sizeof(write_plc), 0);
    7bc0:	4b2a      	ldr	r3, [pc, #168]	; (7c6c <socket_cb+0x1cc>)
    7bc2:	2000      	movs	r0, #0
    7bc4:	5618      	ldrsb	r0, [r3, r0]
    7bc6:	2300      	movs	r3, #0
    7bc8:	2211      	movs	r2, #17
    7bca:	4c2d      	ldr	r4, [pc, #180]	; (7c80 <socket_cb+0x1e0>)
    7bcc:	47a0      	blx	r4
						test_flag=true;					
    7bce:	2201      	movs	r2, #1
    7bd0:	4b30      	ldr	r3, [pc, #192]	; (7c94 <socket_cb+0x1f4>)
    7bd2:	701a      	strb	r2, [r3, #0]
    7bd4:	e7c7      	b.n	7b66 <socket_cb+0xc6>
					delay_us(10);			
    7bd6:	200a      	movs	r0, #10
    7bd8:	4b31      	ldr	r3, [pc, #196]	; (7ca0 <socket_cb+0x200>)
    7bda:	4798      	blx	r3
    7bdc:	4931      	ldr	r1, [pc, #196]	; (7ca4 <socket_cb+0x204>)
    7bde:	2209      	movs	r2, #9
						bufDout[ 3+i*2+1 ] = pstrRecv->pu8Buffer[9+i] & 0x0F ;
    7be0:	250f      	movs	r5, #15
    7be2:	e008      	b.n	7bf6 <socket_cb+0x156>
						(bufDout[3+i*2] > 9) ? ( bufDout[3+i*2] += 'A') : (bufDout[3+i*2] += '0');
    7be4:	3330      	adds	r3, #48	; 0x30
    7be6:	70cb      	strb	r3, [r1, #3]
    7be8:	e00e      	b.n	7c08 <socket_cb+0x168>
						(bufDout[3+i*2+1 ] > 9) ? ( bufDout[3+i*2 + 1 ] += 'A') : (bufDout[3+i*2 + 1] += '0');
    7bea:	3330      	adds	r3, #48	; 0x30
    7bec:	7103      	strb	r3, [r0, #4]
    7bee:	3201      	adds	r2, #1
    7bf0:	3102      	adds	r1, #2
					for( i = 0 ; i < 4 ; i++){	
    7bf2:	2a0d      	cmp	r2, #13
    7bf4:	d011      	beq.n	7c1a <socket_cb+0x17a>
						bufDout[3+i*2] = (( pstrRecv->pu8Buffer[9+i] >> 4 ) & 0x0F );
    7bf6:	6823      	ldr	r3, [r4, #0]
    7bf8:	5c9b      	ldrb	r3, [r3, r2]
    7bfa:	091b      	lsrs	r3, r3, #4
    7bfc:	0008      	movs	r0, r1
    7bfe:	70cb      	strb	r3, [r1, #3]
						(bufDout[3+i*2] > 9) ? ( bufDout[3+i*2] += 'A') : (bufDout[3+i*2] += '0');
    7c00:	2b09      	cmp	r3, #9
    7c02:	d9ef      	bls.n	7be4 <socket_cb+0x144>
    7c04:	3341      	adds	r3, #65	; 0x41
    7c06:	70cb      	strb	r3, [r1, #3]
						bufDout[ 3+i*2+1 ] = pstrRecv->pu8Buffer[9+i] & 0x0F ;
    7c08:	6823      	ldr	r3, [r4, #0]
    7c0a:	5c9b      	ldrb	r3, [r3, r2]
    7c0c:	402b      	ands	r3, r5
    7c0e:	7103      	strb	r3, [r0, #4]
						(bufDout[3+i*2+1 ] > 9) ? ( bufDout[3+i*2 + 1 ] += 'A') : (bufDout[3+i*2 + 1] += '0');
    7c10:	2b09      	cmp	r3, #9
    7c12:	d9ea      	bls.n	7bea <socket_cb+0x14a>
    7c14:	3341      	adds	r3, #65	; 0x41
    7c16:	7103      	strb	r3, [r0, #4]
    7c18:	e7e9      	b.n	7bee <socket_cb+0x14e>
					txd_en;	usart_write_buffer_wait(&usart_instance, bufDout, sizeof(bufDout));	rxd_en;
    7c1a:	4c23      	ldr	r4, [pc, #140]	; (7ca8 <socket_cb+0x208>)
    7c1c:	2580      	movs	r5, #128	; 0x80
    7c1e:	052d      	lsls	r5, r5, #20
    7c20:	61a5      	str	r5, [r4, #24]
    7c22:	4920      	ldr	r1, [pc, #128]	; (7ca4 <socket_cb+0x204>)
    7c24:	4821      	ldr	r0, [pc, #132]	; (7cac <socket_cb+0x20c>)
    7c26:	4b22      	ldr	r3, [pc, #136]	; (7cb0 <socket_cb+0x210>)
    7c28:	4798      	blx	r3
    7c2a:	6165      	str	r5, [r4, #20]
					break;	
    7c2c:	e7af      	b.n	7b8e <socket_cb+0xee>
						send(tcp_client_socket, slaveDef, sizeof(slaveDef), 0);	// by jsk
    7c2e:	4b0f      	ldr	r3, [pc, #60]	; (7c6c <socket_cb+0x1cc>)
    7c30:	2000      	movs	r0, #0
    7c32:	5618      	ldrsb	r0, [r3, r0]
    7c34:	2300      	movs	r3, #0
    7c36:	220c      	movs	r2, #12
    7c38:	4910      	ldr	r1, [pc, #64]	; (7c7c <socket_cb+0x1dc>)
    7c3a:	4c11      	ldr	r4, [pc, #68]	; (7c80 <socket_cb+0x1e0>)
    7c3c:	47a0      	blx	r4
						test_flag=false;
    7c3e:	2200      	movs	r2, #0
    7c40:	4b14      	ldr	r3, [pc, #80]	; (7c94 <socket_cb+0x1f4>)
    7c42:	701a      	strb	r2, [r3, #0]
    7c44:	e78f      	b.n	7b66 <socket_cb+0xc6>
				close(tcp_client_socket);
    7c46:	4c09      	ldr	r4, [pc, #36]	; (7c6c <socket_cb+0x1cc>)
    7c48:	2000      	movs	r0, #0
    7c4a:	5620      	ldrsb	r0, [r4, r0]
    7c4c:	4b04      	ldr	r3, [pc, #16]	; (7c60 <socket_cb+0x1c0>)
    7c4e:	4798      	blx	r3
				tcp_client_socket = -1;
    7c50:	23ff      	movs	r3, #255	; 0xff
    7c52:	7023      	strb	r3, [r4, #0]
}
    7c54:	e787      	b.n	7b66 <socket_cb+0xc6>
    7c56:	46c0      	nop			; (mov r8, r8)
    7c58:	0000eb30 	.word	0x0000eb30
    7c5c:	2000008d 	.word	0x2000008d
    7c60:	000030d9 	.word	0x000030d9
    7c64:	00002ea1 	.word	0x00002ea1
    7c68:	00002ef9 	.word	0x00002ef9
    7c6c:	2000008c 	.word	0x2000008c
    7c70:	000005b4 	.word	0x000005b4
    7c74:	20000388 	.word	0x20000388
    7c78:	00003045 	.word	0x00003045
    7c7c:	20000080 	.word	0x20000080
    7c80:	00002fad 	.word	0x00002fad
    7c84:	200036d4 	.word	0x200036d4
    7c88:	00007a7d 	.word	0x00007a7d
    7c8c:	200032f4 	.word	0x200032f4
    7c90:	00003609 	.word	0x00003609
    7c94:	2000008e 	.word	0x2000008e
    7c98:	20000090 	.word	0x20000090
    7c9c:	2000093c 	.word	0x2000093c
    7ca0:	00000155 	.word	0x00000155
    7ca4:	20000070 	.word	0x20000070
    7ca8:	41004400 	.word	0x41004400
    7cac:	20003360 	.word	0x20003360
    7cb0:	00004375 	.word	0x00004375

00007cb4 <readMacAddress>:
	myLongAddress[0] = 16;
    7cb4:	4b08      	ldr	r3, [pc, #32]	; (7cd8 <readMacAddress+0x24>)
    7cb6:	2210      	movs	r2, #16
    7cb8:	701a      	strb	r2, [r3, #0]
	myLongAddress[1] = 53;
    7cba:	3225      	adds	r2, #37	; 0x25
    7cbc:	705a      	strb	r2, [r3, #1]
	myLongAddress[2] = 0;
    7cbe:	2200      	movs	r2, #0
    7cc0:	709a      	strb	r2, [r3, #2]
	myLongAddress[3] = 32;
    7cc2:	3220      	adds	r2, #32
    7cc4:	70da      	strb	r2, [r3, #3]
	myLongAddress[4] = 89;
    7cc6:	3239      	adds	r2, #57	; 0x39
    7cc8:	711a      	strb	r2, [r3, #4]
	myLongAddress[5] = 37;
    7cca:	3a34      	subs	r2, #52	; 0x34
    7ccc:	715a      	strb	r2, [r3, #5]
	myLongAddress[6] = 128;
    7cce:	325b      	adds	r2, #91	; 0x5b
    7cd0:	719a      	strb	r2, [r3, #6]
	myLongAddress[7] = 127;
    7cd2:	3a01      	subs	r2, #1
    7cd4:	71da      	strb	r2, [r3, #7]
}
    7cd6:	4770      	bx	lr
    7cd8:	200000b0 	.word	0x200000b0

00007cdc <configure_tc>:
	config->clock_source               = GCLK_GENERATOR_0;
    7cdc:	4b11      	ldr	r3, [pc, #68]	; (7d24 <configure_tc+0x48>)
    7cde:	2200      	movs	r2, #0
    7ce0:	701a      	strb	r2, [r3, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    7ce2:	709a      	strb	r2, [r3, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    7ce4:	2100      	movs	r1, #0
    7ce6:	809a      	strh	r2, [r3, #4]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    7ce8:	811a      	strh	r2, [r3, #8]
	config->run_in_standby             = false;
    7cea:	7059      	strb	r1, [r3, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    7cec:	7299      	strb	r1, [r3, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    7cee:	72d9      	strb	r1, [r3, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    7cf0:	7319      	strb	r1, [r3, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    7cf2:	7399      	strb	r1, [r3, #14]
	config->oneshot                    = false;
    7cf4:	7359      	strb	r1, [r3, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    7cf6:	7419      	strb	r1, [r3, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    7cf8:	615a      	str	r2, [r3, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    7cfa:	619a      	str	r2, [r3, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    7cfc:	7719      	strb	r1, [r3, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    7cfe:	621a      	str	r2, [r3, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    7d00:	625a      	str	r2, [r3, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    7d02:	851a      	strh	r2, [r3, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    7d04:	859a      	strh	r2, [r3, #44]	; 0x2c

void configure_tc(void)
{	
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size    = TC_COUNTER_SIZE_16BIT;
	config_tc.wave_generation = TC_WAVE_GENERATION_NORMAL_PWM;
    7d06:	3240      	adds	r2, #64	; 0x40
    7d08:	719a      	strb	r2, [r3, #6]
	config_tc.counter_16_bit.compare_capture_channel[0] = 0xFFFF;
    7d0a:	3a41      	subs	r2, #65	; 0x41
    7d0c:	855a      	strh	r2, [r3, #42]	; 0x2a
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    7d0e:	4b06      	ldr	r3, [pc, #24]	; (7d28 <configure_tc+0x4c>)
    7d10:	681a      	ldr	r2, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    7d12:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    7d14:	b25b      	sxtb	r3, r3
    7d16:	2b00      	cmp	r3, #0
    7d18:	dbfb      	blt.n	7d12 <configure_tc+0x36>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    7d1a:	8813      	ldrh	r3, [r2, #0]
    7d1c:	2102      	movs	r1, #2
    7d1e:	430b      	orrs	r3, r1
    7d20:	8013      	strh	r3, [r2, #0]
	// tc_init(&tc_instance, PWM_MODULE, &config_tc);
	tc_enable(&tc_instance);	
}
    7d22:	4770      	bx	lr
    7d24:	20003698 	.word	0x20003698
    7d28:	200036d8 	.word	0x200036d8

00007d2c <main>:
{	
    7d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    7d2e:	b08d      	sub	sp, #52	; 0x34
	system_init();
    7d30:	4b3c      	ldr	r3, [pc, #240]	; (7e24 <main+0xf8>)
    7d32:	4798      	blx	r3
	delay_init();
    7d34:	4b3c      	ldr	r3, [pc, #240]	; (7e28 <main+0xfc>)
    7d36:	4798      	blx	r3
	cpu_irq_enable();	
    7d38:	2201      	movs	r2, #1
    7d3a:	4b3c      	ldr	r3, [pc, #240]	; (7e2c <main+0x100>)
    7d3c:	701a      	strb	r2, [r3, #0]
    7d3e:	f3bf 8f5f 	dmb	sy
    7d42:	b662      	cpsie	i
	PORT->Group[0].DIRSET.bit.DIRSET=PORT_PA27;	// RS3485 ENABLE PIN CONTROL PORT
    7d44:	2280      	movs	r2, #128	; 0x80
    7d46:	0512      	lsls	r2, r2, #20
    7d48:	4b39      	ldr	r3, [pc, #228]	; (7e30 <main+0x104>)
    7d4a:	609a      	str	r2, [r3, #8]
	configure_tc();
    7d4c:	4b39      	ldr	r3, [pc, #228]	; (7e34 <main+0x108>)
    7d4e:	4798      	blx	r3
	configure_rtc_count( );
    7d50:	4b39      	ldr	r3, [pc, #228]	; (7e38 <main+0x10c>)
    7d52:	4798      	blx	r3
	sio2host_init();
    7d54:	4b39      	ldr	r3, [pc, #228]	; (7e3c <main+0x110>)
    7d56:	4798      	blx	r3
	nm_bsp_init();		// WINC1500    
    7d58:	4b39      	ldr	r3, [pc, #228]	; (7e40 <main+0x114>)
    7d5a:	4798      	blx	r3
	addr.sin_family = AF_INET;
    7d5c:	ab02      	add	r3, sp, #8
    7d5e:	2202      	movs	r2, #2
    7d60:	801a      	strh	r2, [r3, #0]
	addr.sin_port = _htons(MAIN_WIFI_M2M_SERVER_PORT);
    7d62:	4a38      	ldr	r2, [pc, #224]	; (7e44 <main+0x118>)
    7d64:	805a      	strh	r2, [r3, #2]
	addr.sin_addr.s_addr = _htonl(MAIN_WIFI_M2M_SERVER_IP); // IP
    7d66:	4a38      	ldr	r2, [pc, #224]	; (7e48 <main+0x11c>)
    7d68:	9203      	str	r2, [sp, #12]
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));	// param 
    7d6a:	2218      	movs	r2, #24
    7d6c:	2100      	movs	r1, #0
    7d6e:	a806      	add	r0, sp, #24
    7d70:	4b36      	ldr	r3, [pc, #216]	; (7e4c <main+0x120>)
    7d72:	4798      	blx	r3
	param.pfAppWifiCb = wifi_cb;	
    7d74:	4b36      	ldr	r3, [pc, #216]	; (7e50 <main+0x124>)
    7d76:	9306      	str	r3, [sp, #24]
	ret = m2m_wifi_init(&param);	
    7d78:	a806      	add	r0, sp, #24
    7d7a:	4b36      	ldr	r3, [pc, #216]	; (7e54 <main+0x128>)
    7d7c:	4798      	blx	r3
	if(M2M_SUCCESS != ret){
    7d7e:	2800      	cmp	r0, #0
    7d80:	d000      	beq.n	7d84 <main+0x58>
    7d82:	e7fe      	b.n	7d82 <main+0x56>
	socketInit();
    7d84:	4b34      	ldr	r3, [pc, #208]	; (7e58 <main+0x12c>)
    7d86:	4798      	blx	r3
	registerSocketCallback(socket_cb, NULL);
    7d88:	2100      	movs	r1, #0
    7d8a:	4834      	ldr	r0, [pc, #208]	; (7e5c <main+0x130>)
    7d8c:	4b34      	ldr	r3, [pc, #208]	; (7e60 <main+0x134>)
    7d8e:	4798      	blx	r3
	m2m_wifi_connect((char *)MAIN_WLAN_SSID,sizeof(MAIN_WLAN_SSID),
    7d90:	23ff      	movs	r3, #255	; 0xff
    7d92:	9300      	str	r3, [sp, #0]
    7d94:	4b33      	ldr	r3, [pc, #204]	; (7e64 <main+0x138>)
    7d96:	2202      	movs	r2, #2
    7d98:	2108      	movs	r1, #8
    7d9a:	4833      	ldr	r0, [pc, #204]	; (7e68 <main+0x13c>)
    7d9c:	4c33      	ldr	r4, [pc, #204]	; (7e6c <main+0x140>)
    7d9e:	47a0      	blx	r4
	cpu_irq_enable();
    7da0:	2201      	movs	r2, #1
    7da2:	4b22      	ldr	r3, [pc, #136]	; (7e2c <main+0x100>)
    7da4:	701a      	strb	r2, [r3, #0]
    7da6:	f3bf 8f5f 	dmb	sy
    7daa:	b662      	cpsie	i
	readMacAddress();
    7dac:	4b30      	ldr	r3, [pc, #192]	; (7e70 <main+0x144>)
    7dae:	4798      	blx	r3
	wsndemo_init();
    7db0:	4b30      	ldr	r3, [pc, #192]	; (7e74 <main+0x148>)
    7db2:	4798      	blx	r3
	configure_usart();
    7db4:	4b30      	ldr	r3, [pc, #192]	; (7e78 <main+0x14c>)
    7db6:	4798      	blx	r3
		wsndemo_task();
    7db8:	4e30      	ldr	r6, [pc, #192]	; (7e7c <main+0x150>)
		m2m_wifi_handle_events(NULL);	// Handle pending events from network controller. //
    7dba:	4d31      	ldr	r5, [pc, #196]	; (7e80 <main+0x154>)
		if(wifi_connected == M2M_WIFI_CONNECTED){
    7dbc:	4c31      	ldr	r4, [pc, #196]	; (7e84 <main+0x158>)
		wsndemo_task();
    7dbe:	47b0      	blx	r6
		m2m_wifi_handle_events(NULL);	// Handle pending events from network controller. //
    7dc0:	2000      	movs	r0, #0
    7dc2:	47a8      	blx	r5
		if(wifi_connected == M2M_WIFI_CONNECTED){
    7dc4:	7823      	ldrb	r3, [r4, #0]
    7dc6:	2b01      	cmp	r3, #1
    7dc8:	d1f9      	bne.n	7dbe <main+0x92>
			if(tcp_client_socket < 0){
    7dca:	4b2f      	ldr	r3, [pc, #188]	; (7e88 <main+0x15c>)
    7dcc:	781b      	ldrb	r3, [r3, #0]
    7dce:	2b7f      	cmp	r3, #127	; 0x7f
    7dd0:	d811      	bhi.n	7df6 <main+0xca>
			if(tcp_server_socket < 0) {
    7dd2:	4b2e      	ldr	r3, [pc, #184]	; (7e8c <main+0x160>)
    7dd4:	781b      	ldrb	r3, [r3, #0]
    7dd6:	2b7f      	cmp	r3, #127	; 0x7f
    7dd8:	d9f1      	bls.n	7dbe <main+0x92>
				if((tcp_server_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0){
    7dda:	2200      	movs	r2, #0
    7ddc:	2101      	movs	r1, #1
    7dde:	2002      	movs	r0, #2
    7de0:	4b2b      	ldr	r3, [pc, #172]	; (7e90 <main+0x164>)
    7de2:	4798      	blx	r3
    7de4:	4b29      	ldr	r3, [pc, #164]	; (7e8c <main+0x160>)
    7de6:	7018      	strb	r0, [r3, #0]
    7de8:	2800      	cmp	r0, #0
    7dea:	dbe8      	blt.n	7dbe <main+0x92>
				bind(tcp_server_socket, (struct sockaddr *)&addr, sizeof(struct sockaddr_in));
    7dec:	2210      	movs	r2, #16
    7dee:	a902      	add	r1, sp, #8
    7df0:	4b28      	ldr	r3, [pc, #160]	; (7e94 <main+0x168>)
    7df2:	4798      	blx	r3
    7df4:	e7e3      	b.n	7dbe <main+0x92>
				if((tcp_client_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0){
    7df6:	2200      	movs	r2, #0
    7df8:	2101      	movs	r1, #1
    7dfa:	2002      	movs	r0, #2
    7dfc:	4b24      	ldr	r3, [pc, #144]	; (7e90 <main+0x164>)
    7dfe:	4798      	blx	r3
    7e00:	4b21      	ldr	r3, [pc, #132]	; (7e88 <main+0x15c>)
    7e02:	7018      	strb	r0, [r3, #0]
    7e04:	2800      	cmp	r0, #0
    7e06:	dbda      	blt.n	7dbe <main+0x92>
				ret = connect(tcp_client_socket, (struct sockaddr *)&addr, sizeof(struct sockaddr_in));
    7e08:	2210      	movs	r2, #16
    7e0a:	a902      	add	r1, sp, #8
    7e0c:	4b22      	ldr	r3, [pc, #136]	; (7e98 <main+0x16c>)
    7e0e:	4798      	blx	r3
				if(ret < 0) {
    7e10:	2800      	cmp	r0, #0
    7e12:	dade      	bge.n	7dd2 <main+0xa6>
					close(tcp_client_socket); tcp_client_socket = -1;
    7e14:	4f1c      	ldr	r7, [pc, #112]	; (7e88 <main+0x15c>)
    7e16:	2000      	movs	r0, #0
    7e18:	5638      	ldrsb	r0, [r7, r0]
    7e1a:	4b20      	ldr	r3, [pc, #128]	; (7e9c <main+0x170>)
    7e1c:	4798      	blx	r3
    7e1e:	23ff      	movs	r3, #255	; 0xff
    7e20:	703b      	strb	r3, [r7, #0]
    7e22:	e7d6      	b.n	7dd2 <main+0xa6>
    7e24:	00004dc1 	.word	0x00004dc1
    7e28:	00000115 	.word	0x00000115
    7e2c:	2000000a 	.word	0x2000000a
    7e30:	41004400 	.word	0x41004400
    7e34:	00007cdd 	.word	0x00007cdd
    7e38:	00007985 	.word	0x00007985
    7e3c:	00005401 	.word	0x00005401
    7e40:	00000201 	.word	0x00000201
    7e44:	00000a1a 	.word	0x00000a1a
    7e48:	6401a8c0 	.word	0x6401a8c0
    7e4c:	0000c815 	.word	0x0000c815
    7e50:	00007931 	.word	0x00007931
    7e54:	0000110d 	.word	0x0000110d
    7e58:	00002c3d 	.word	0x00002c3d
    7e5c:	00007aa1 	.word	0x00007aa1
    7e60:	00002c81 	.word	0x00002c81
    7e64:	0000eb50 	.word	0x0000eb50
    7e68:	0000eb5c 	.word	0x0000eb5c
    7e6c:	00001421 	.word	0x00001421
    7e70:	00007cb5 	.word	0x00007cb5
    7e74:	00007f71 	.word	0x00007f71
    7e78:	000079c5 	.word	0x000079c5
    7e7c:	00007f91 	.word	0x00007f91
    7e80:	00001185 	.word	0x00001185
    7e84:	20000946 	.word	0x20000946
    7e88:	2000008c 	.word	0x2000008c
    7e8c:	2000008d 	.word	0x2000008d
    7e90:	00002c95 	.word	0x00002c95
    7e94:	00002e19 	.word	0x00002e19
    7e98:	00002f1d 	.word	0x00002f1d
    7e9c:	000030d9 	.word	0x000030d9

00007ea0 <appDataInd>:
void appDataInd(RECEIVED_MESH_MESSAGE *ind);

uint8_t bitFlag[] = {0x01,0x02,0x04,0x08,0x10,0x20,0x40,0x80};

void appDataInd(RECEIVED_MESH_MESSAGE *ind)
{	
    7ea0:	b510      	push	{r4, lr}
	int addrId, byteNo, bitNo, setValue;
	char * zbeeId;
	char * chTemp;
	
	AppMessage_t *msg = (AppMessage_t *)ind->payload;
    7ea2:	6843      	ldr	r3, [r0, #4]
	port_base->OUTTGL.reg = pin_mask;
    7ea4:	2180      	movs	r1, #128	; 0x80
    7ea6:	0309      	lsls	r1, r1, #12
    7ea8:	4a14      	ldr	r2, [pc, #80]	; (7efc <appDataInd+0x5c>)
    7eaa:	61d1      	str	r1, [r2, #28]
	chTemp = (char *)ind->payload;

#if (LED_COUNT > 0)
	LED_Toggle(LED_DATA);
#endif
	msg->lqi = ind->packetLQI;
    7eac:	7a82      	ldrb	r2, [r0, #10]
    7eae:	765a      	strb	r2, [r3, #25]
	msg->rssi = ind->packetRSSI;
    7eb0:	7a42      	ldrb	r2, [r0, #9]
    7eb2:	769a      	strb	r2, [r3, #26]
	//sprintf(chTemp,"caption.text = %s, SensValue = %d \r\n",zbeeId,setValue);
	//snprintf(chTemp,40,"caption.text = %s,\r\n",zbeeId);
	// snprintf(chTemp,100,"%s \r\n",);
	//usart_write_buffer_wait(&usart_instance, chTemp, sizeof(chTemp));

	if(*(chTemp +43) =='S'){
    7eb4:	222b      	movs	r2, #43	; 0x2b
    7eb6:	5c9a      	ldrb	r2, [r3, r2]
    7eb8:	2a53      	cmp	r2, #83	; 0x53
    7eba:	d000      	beq.n	7ebe <appDataInd+0x1e>
		usart_write_buffer_wait(&usart_instance, bufTest2, sizeof(bufTest2));		
	}
	rxd_en;	
*/
//	appUartSendMessage(ind->payload, ind->payloadSize); //jsk
}
    7ebc:	bd10      	pop	{r4, pc}
		addrId = (*(chTemp+47)-'0') * 10 + (*(chTemp+48)-'0');
    7ebe:	3a24      	subs	r2, #36	; 0x24
    7ec0:	5c99      	ldrb	r1, [r3, r2]
    7ec2:	3930      	subs	r1, #48	; 0x30
    7ec4:	008a      	lsls	r2, r1, #2
    7ec6:	1852      	adds	r2, r2, r1
    7ec8:	0052      	lsls	r2, r2, #1
    7eca:	2130      	movs	r1, #48	; 0x30
    7ecc:	5c5b      	ldrb	r3, [r3, r1]
    7ece:	3b30      	subs	r3, #48	; 0x30
    7ed0:	18d3      	adds	r3, r2, r3
		if( (addrId > 0) && (addrId < 81)){ 
    7ed2:	1e5a      	subs	r2, r3, #1
    7ed4:	2a4f      	cmp	r2, #79	; 0x4f
    7ed6:	d8f1      	bhi.n	7ebc <appDataInd+0x1c>
			byteNo = (addrId-1) / 8;
    7ed8:	0010      	movs	r0, r2
    7eda:	17d2      	asrs	r2, r2, #31
    7edc:	3929      	subs	r1, #41	; 0x29
    7ede:	400a      	ands	r2, r1
    7ee0:	1812      	adds	r2, r2, r0
    7ee2:	10d2      	asrs	r2, r2, #3
			sensStateTable[byteNo] += setValue;
    7ee4:	4c06      	ldr	r4, [pc, #24]	; (7f00 <appDataInd+0x60>)
			bitNo = addrId % 8;
    7ee6:	17d8      	asrs	r0, r3, #31
    7ee8:	0f40      	lsrs	r0, r0, #29
    7eea:	181b      	adds	r3, r3, r0
    7eec:	400b      	ands	r3, r1
    7eee:	1a1b      	subs	r3, r3, r0
			sensStateTable[byteNo] += setValue;
    7ef0:	4904      	ldr	r1, [pc, #16]	; (7f04 <appDataInd+0x64>)
    7ef2:	5ccb      	ldrb	r3, [r1, r3]
    7ef4:	5ca1      	ldrb	r1, [r4, r2]
    7ef6:	185b      	adds	r3, r3, r1
    7ef8:	54a3      	strb	r3, [r4, r2]
}
    7efa:	e7df      	b.n	7ebc <appDataInd+0x1c>
    7efc:	41004400 	.word	0x41004400
    7f00:	2000093c 	.word	0x2000093c
    7f04:	200000a4 	.word	0x200000a4

00007f08 <Connection_Confirm>:
/**
 * Connection confirmation
 */
static void Connection_Confirm(miwi_status_t status)
{
	if (SUCCESS == status)
    7f08:	2800      	cmp	r0, #0
    7f0a:	d003      	beq.n	7f14 <Connection_Confirm+0xc>
        appState = APP_STATE_SEND;
	}
	else
	{
#if defined(PAN_COORDINATOR)
		appState = APP_STATE_START_NETWORK;
    7f0c:	2201      	movs	r2, #1
    7f0e:	4b03      	ldr	r3, [pc, #12]	; (7f1c <Connection_Confirm+0x14>)
    7f10:	701a      	strb	r2, [r3, #0]
#else
        appState = APP_STATE_CONNECT_NETWORK;
#endif
	}
}
    7f12:	4770      	bx	lr
        appState = APP_STATE_SEND;
    7f14:	2205      	movs	r2, #5
    7f16:	4b01      	ldr	r3, [pc, #4]	; (7f1c <Connection_Confirm+0x14>)
    7f18:	701a      	strb	r2, [r3, #0]
    7f1a:	e7fa      	b.n	7f12 <Connection_Confirm+0xa>
    7f1c:	20000989 	.word	0x20000989

00007f20 <appBroadcastDataConf>:

#if defined(PAN_COORDINATOR) && defined(MIWI_MESH_TOPOLOGY_SIMULATION_MODE)
static void appBroadcastDataConf(uint8_t msgConfHandle, miwi_status_t status, uint8_t* msgPointer)
{
		
}
    7f20:	4770      	bx	lr
	...

00007f24 <appDataSendingTimerHandler>:
{
    7f24:	b510      	push	{r4, lr}
	if (APP_STATE_WAIT_SEND_TIMER == appState) {
    7f26:	4b06      	ldr	r3, [pc, #24]	; (7f40 <appDataSendingTimerHandler+0x1c>)
    7f28:	781b      	ldrb	r3, [r3, #0]
    7f2a:	2b08      	cmp	r3, #8
    7f2c:	d003      	beq.n	7f36 <appDataSendingTimerHandler+0x12>
		SYS_TimerStart(&appDataSendingTimer);
    7f2e:	4805      	ldr	r0, [pc, #20]	; (7f44 <appDataSendingTimerHandler+0x20>)
    7f30:	4b05      	ldr	r3, [pc, #20]	; (7f48 <appDataSendingTimerHandler+0x24>)
    7f32:	4798      	blx	r3
}
    7f34:	bd10      	pop	{r4, pc}
		appState = APP_STATE_SEND;
    7f36:	2205      	movs	r2, #5
    7f38:	4b01      	ldr	r3, [pc, #4]	; (7f40 <appDataSendingTimerHandler+0x1c>)
    7f3a:	701a      	strb	r2, [r3, #0]
    7f3c:	e7fa      	b.n	7f34 <appDataSendingTimerHandler+0x10>
    7f3e:	46c0      	nop			; (mov r8, r8)
    7f40:	20000989 	.word	0x20000989
    7f44:	200036f4 	.word	0x200036f4
    7f48:	00006811 	.word	0x00006811

00007f4c <UartBytesReceived>:
{
    7f4c:	b570      	push	{r4, r5, r6, lr}
	for (uint16_t i = 0; i < bytes; i++) {
    7f4e:	2800      	cmp	r0, #0
    7f50:	d00a      	beq.n	7f68 <UartBytesReceived+0x1c>
    7f52:	000c      	movs	r4, r1
    7f54:	3801      	subs	r0, #1
    7f56:	b285      	uxth	r5, r0
    7f58:	3501      	adds	r5, #1
    7f5a:	194d      	adds	r5, r1, r5
		APP_CommandsByteReceived(byte[i]);
    7f5c:	4e03      	ldr	r6, [pc, #12]	; (7f6c <UartBytesReceived+0x20>)
    7f5e:	7820      	ldrb	r0, [r4, #0]
    7f60:	47b0      	blx	r6
    7f62:	3401      	adds	r4, #1
	for (uint16_t i = 0; i < bytes; i++) {
    7f64:	42ac      	cmp	r4, r5
    7f66:	d1fa      	bne.n	7f5e <UartBytesReceived+0x12>
}
    7f68:	bd70      	pop	{r4, r5, r6, pc}
    7f6a:	46c0      	nop			; (mov r8, r8)
    7f6c:	000077d9 	.word	0x000077d9

00007f70 <wsndemo_init>:
{
    7f70:	b510      	push	{r4, lr}
	MiApp_ProtocolInit(&defaultParamsRomOrRam, &defaultParamsRamOnly);
    7f72:	4903      	ldr	r1, [pc, #12]	; (7f80 <wsndemo_init+0x10>)
    7f74:	4803      	ldr	r0, [pc, #12]	; (7f84 <wsndemo_init+0x14>)
    7f76:	4b04      	ldr	r3, [pc, #16]	; (7f88 <wsndemo_init+0x18>)
    7f78:	4798      	blx	r3
	sio2host_init();
    7f7a:	4b04      	ldr	r3, [pc, #16]	; (7f8c <wsndemo_init+0x1c>)
    7f7c:	4798      	blx	r3
}
    7f7e:	bd10      	pop	{r4, pc}
    7f80:	2000000c 	.word	0x2000000c
    7f84:	20000030 	.word	0x20000030
    7f88:	00008655 	.word	0x00008655
    7f8c:	00005401 	.word	0x00005401

00007f90 <wsndemo_task>:
{
    7f90:	b5f0      	push	{r4, r5, r6, r7, lr}
    7f92:	46c6      	mov	lr, r8
    7f94:	b500      	push	{lr}
    7f96:	b086      	sub	sp, #24
	MeshTasks();
    7f98:	4b91      	ldr	r3, [pc, #580]	; (81e0 <wsndemo_task+0x250>)
    7f9a:	4798      	blx	r3
	switch (appState) {
    7f9c:	4b91      	ldr	r3, [pc, #580]	; (81e4 <wsndemo_task+0x254>)
    7f9e:	781b      	ldrb	r3, [r3, #0]
    7fa0:	2b01      	cmp	r3, #1
    7fa2:	d05e      	beq.n	8062 <wsndemo_task+0xd2>
    7fa4:	2b00      	cmp	r3, #0
    7fa6:	d015      	beq.n	7fd4 <wsndemo_task+0x44>
    7fa8:	2b05      	cmp	r3, #5
    7faa:	d065      	beq.n	8078 <wsndemo_task+0xe8>
    7fac:	2b07      	cmp	r3, #7
    7fae:	d100      	bne.n	7fb2 <wsndemo_task+0x22>
    7fb0:	e0d2      	b.n	8158 <wsndemo_task+0x1c8>
	if ((bytes = sio2host_rx(rx_data, APP_RX_BUF_SIZE)) > 0) {
    7fb2:	2114      	movs	r1, #20
    7fb4:	488c      	ldr	r0, [pc, #560]	; (81e8 <wsndemo_task+0x258>)
    7fb6:	4b8d      	ldr	r3, [pc, #564]	; (81ec <wsndemo_task+0x25c>)
    7fb8:	4798      	blx	r3
    7fba:	b280      	uxth	r0, r0
    7fbc:	2800      	cmp	r0, #0
    7fbe:	d000      	beq.n	7fc2 <wsndemo_task+0x32>
    7fc0:	e0d1      	b.n	8166 <wsndemo_task+0x1d6>
	return (port_base->IN.reg & pin_mask);
    7fc2:	4b8b      	ldr	r3, [pc, #556]	; (81f0 <wsndemo_task+0x260>)
    7fc4:	6a1b      	ldr	r3, [r3, #32]
	if (port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE)
    7fc6:	00db      	lsls	r3, r3, #3
    7fc8:	d400      	bmi.n	7fcc <wsndemo_task+0x3c>
    7fca:	e0d0      	b.n	816e <wsndemo_task+0x1de>
}
    7fcc:	b006      	add	sp, #24
    7fce:	bc04      	pop	{r2}
    7fd0:	4690      	mov	r8, r2
    7fd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	appMsg.commandId            = APP_COMMAND_ID_NETWORK_INFO;
    7fd4:	4887      	ldr	r0, [pc, #540]	; (81f4 <wsndemo_task+0x264>)
    7fd6:	2401      	movs	r4, #1
    7fd8:	7004      	strb	r4, [r0, #0]
	appMsg.nodeType             = APP_NODE_TYPE;
    7fda:	2200      	movs	r2, #0
    7fdc:	7042      	strb	r2, [r0, #1]
	appMsg.extAddr              = 0;
    7fde:	2500      	movs	r5, #0
    7fe0:	2100      	movs	r1, #0
    7fe2:	8041      	strh	r1, [r0, #2]
    7fe4:	8081      	strh	r1, [r0, #4]
    7fe6:	80c1      	strh	r1, [r0, #6]
    7fe8:	8101      	strh	r1, [r0, #8]
	appMsg.shortAddr            = 0;
    7fea:	8142      	strh	r2, [r0, #10]
	appMsg.softVersion          = 0x01100000;
    7fec:	2388      	movs	r3, #136	; 0x88
    7fee:	045b      	lsls	r3, r3, #17
    7ff0:	60c3      	str	r3, [r0, #12]
	appMsg.channelMask          = CHANNEL_MAP;
    7ff2:	2380      	movs	r3, #128	; 0x80
    7ff4:	049b      	lsls	r3, r3, #18
    7ff6:	6103      	str	r3, [r0, #16]
	appMsg.nextHopAddr          = 0;
    7ff8:	75c2      	strb	r2, [r0, #23]
    7ffa:	7602      	strb	r2, [r0, #24]
	appMsg.lqi                  = 0;
    7ffc:	7645      	strb	r5, [r0, #25]
	appMsg.rssi                 = 0;
    7ffe:	7685      	strb	r5, [r0, #26]
	appMsg.sensors.type        = 1;
    8000:	76c4      	strb	r4, [r0, #27]
	appMsg.sensors.size        = sizeof(int32_t) * 3;
    8002:	230c      	movs	r3, #12
    8004:	7703      	strb	r3, [r0, #28]
	appMsg.sensors.battery     = 0;
    8006:	0003      	movs	r3, r0
    8008:	7742      	strb	r2, [r0, #29]
    800a:	7782      	strb	r2, [r0, #30]
    800c:	77c2      	strb	r2, [r0, #31]
    800e:	331d      	adds	r3, #29
    8010:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.temperature = 0;
    8012:	0003      	movs	r3, r0
    8014:	3321      	adds	r3, #33	; 0x21
    8016:	701a      	strb	r2, [r3, #0]
    8018:	705a      	strb	r2, [r3, #1]
    801a:	709a      	strb	r2, [r3, #2]
    801c:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.light       = 0;
    801e:	0003      	movs	r3, r0
    8020:	3325      	adds	r3, #37	; 0x25
    8022:	701a      	strb	r2, [r3, #0]
    8024:	705a      	strb	r2, [r3, #1]
    8026:	709a      	strb	r2, [r3, #2]
    8028:	70da      	strb	r2, [r3, #3]
	appMsg.caption.type         = 32;
    802a:	3220      	adds	r2, #32
    802c:	2329      	movs	r3, #41	; 0x29
    802e:	54c2      	strb	r2, [r0, r3]
	appMsg.caption.size         = APP_CAPTION_SIZE;
    8030:	3a0a      	subs	r2, #10
    8032:	3301      	adds	r3, #1
    8034:	54c2      	strb	r2, [r0, r3]
	memcpy(appMsg.caption.text, APP_CAPTION, APP_CAPTION_SIZE);
    8036:	302b      	adds	r0, #43	; 0x2b
    8038:	496f      	ldr	r1, [pc, #444]	; (81f8 <wsndemo_task+0x268>)
    803a:	4b70      	ldr	r3, [pc, #448]	; (81fc <wsndemo_task+0x26c>)
    803c:	4798      	blx	r3
	appDataSendingTimer.interval = APP_SENDING_INTERVAL;
    803e:	4b70      	ldr	r3, [pc, #448]	; (8200 <wsndemo_task+0x270>)
    8040:	4a70      	ldr	r2, [pc, #448]	; (8204 <wsndemo_task+0x274>)
    8042:	609a      	str	r2, [r3, #8]
	appDataSendingTimer.mode = SYS_TIMER_INTERVAL_MODE;
    8044:	731d      	strb	r5, [r3, #12]
	appDataSendingTimer.handler = appDataSendingTimerHandler;
    8046:	4a70      	ldr	r2, [pc, #448]	; (8208 <wsndemo_task+0x278>)
    8048:	611a      	str	r2, [r3, #16]
		port_base->OUTCLR.reg = pin_mask;
    804a:	2280      	movs	r2, #128	; 0x80
    804c:	0312      	lsls	r2, r2, #12
    804e:	4b68      	ldr	r3, [pc, #416]	; (81f0 <wsndemo_task+0x260>)
    8050:	615a      	str	r2, [r3, #20]
	APP_CommandsInit();
    8052:	4b6e      	ldr	r3, [pc, #440]	; (820c <wsndemo_task+0x27c>)
    8054:	4798      	blx	r3
	MiApp_SubscribeDataIndicationCallback(appDataInd);
    8056:	486e      	ldr	r0, [pc, #440]	; (8210 <wsndemo_task+0x280>)
    8058:	4b6e      	ldr	r3, [pc, #440]	; (8214 <wsndemo_task+0x284>)
    805a:	4798      	blx	r3
    appState = APP_STATE_START_NETWORK;
    805c:	4b61      	ldr	r3, [pc, #388]	; (81e4 <wsndemo_task+0x254>)
    805e:	701c      	strb	r4, [r3, #0]
    8060:	e7a7      	b.n	7fb2 <wsndemo_task+0x22>
		MiApp_StartConnection(START_CONN_DIRECT, APP_SCAN_DURATION, CHANNEL_MAP, Connection_Confirm);
    8062:	4b6d      	ldr	r3, [pc, #436]	; (8218 <wsndemo_task+0x288>)
    8064:	2280      	movs	r2, #128	; 0x80
    8066:	0492      	lsls	r2, r2, #18
    8068:	210a      	movs	r1, #10
    806a:	2000      	movs	r0, #0
    806c:	4c6b      	ldr	r4, [pc, #428]	; (821c <wsndemo_task+0x28c>)
    806e:	47a0      	blx	r4
		appState = APP_STATE_SEND;
    8070:	2205      	movs	r2, #5
    8072:	4b5c      	ldr	r3, [pc, #368]	; (81e4 <wsndemo_task+0x254>)
    8074:	701a      	strb	r2, [r3, #0]
    8076:	e79c      	b.n	7fb2 <wsndemo_task+0x22>
    uint16_t shortAddressLocal = 0xFFFF;
    8078:	ac05      	add	r4, sp, #20
    807a:	2301      	movs	r3, #1
    807c:	425b      	negs	r3, r3
    807e:	8023      	strh	r3, [r4, #0]
    uint16_t shortAddressPanId = 0xFFFF;
    8080:	2516      	movs	r5, #22
    8082:	446d      	add	r5, sp
    8084:	802b      	strh	r3, [r5, #0]
	appMsg.sensors.battery     = rand() & 0xffff;
    8086:	4e66      	ldr	r6, [pc, #408]	; (8220 <wsndemo_task+0x290>)
    8088:	47b0      	blx	r6
    808a:	4f5a      	ldr	r7, [pc, #360]	; (81f4 <wsndemo_task+0x264>)
    808c:	003b      	movs	r3, r7
    808e:	7778      	strb	r0, [r7, #29]
    8090:	0a00      	lsrs	r0, r0, #8
    8092:	77b8      	strb	r0, [r7, #30]
    8094:	2200      	movs	r2, #0
    8096:	77fa      	strb	r2, [r7, #31]
    8098:	331d      	adds	r3, #29
    809a:	70da      	strb	r2, [r3, #3]
	appMsg.sensors.temperature = rand() & 0x7f;
    809c:	47b0      	blx	r6
    809e:	237f      	movs	r3, #127	; 0x7f
    80a0:	4018      	ands	r0, r3
    80a2:	003b      	movs	r3, r7
    80a4:	3321      	adds	r3, #33	; 0x21
    80a6:	7018      	strb	r0, [r3, #0]
    80a8:	2200      	movs	r2, #0
    80aa:	705a      	strb	r2, [r3, #1]
    80ac:	709a      	strb	r2, [r3, #2]
    80ae:	0e00      	lsrs	r0, r0, #24
    80b0:	70d8      	strb	r0, [r3, #3]
	appMsg.sensors.light       = rand() & 0xff;
    80b2:	47b0      	blx	r6
    80b4:	23ff      	movs	r3, #255	; 0xff
    80b6:	4018      	ands	r0, r3
    80b8:	003b      	movs	r3, r7
    80ba:	3325      	adds	r3, #37	; 0x25
    80bc:	7018      	strb	r0, [r3, #0]
    80be:	0a02      	lsrs	r2, r0, #8
    80c0:	705a      	strb	r2, [r3, #1]
    80c2:	0c02      	lsrs	r2, r0, #16
    80c4:	709a      	strb	r2, [r3, #2]
    80c6:	0e00      	lsrs	r0, r0, #24
    80c8:	70d8      	strb	r0, [r3, #3]
	MiApp_Get(SHORT_ADDRESS, (uint8_t *)&shortAddressLocal);
    80ca:	0021      	movs	r1, r4
    80cc:	2002      	movs	r0, #2
    80ce:	4e55      	ldr	r6, [pc, #340]	; (8224 <wsndemo_task+0x294>)
    80d0:	47b0      	blx	r6
        appMsg.shortAddr = shortAddressLocal;
    80d2:	8823      	ldrh	r3, [r4, #0]
    80d4:	817b      	strh	r3, [r7, #10]
	appMsg.extAddr   = appMsg.shortAddr;
    80d6:	807b      	strh	r3, [r7, #2]
    80d8:	0c1b      	lsrs	r3, r3, #16
    80da:	80bb      	strh	r3, [r7, #4]
    80dc:	2300      	movs	r3, #0
    80de:	80fb      	strh	r3, [r7, #6]
    80e0:	813b      	strh	r3, [r7, #8]
	MiApp_Get(CHANNEL, (uint8_t *)&appMsg.workingChannel);
    80e2:	0039      	movs	r1, r7
    80e4:	3116      	adds	r1, #22
    80e6:	2000      	movs	r0, #0
    80e8:	47b0      	blx	r6
	MiApp_Get(PANID, (uint8_t *)&shortAddressPanId);
    80ea:	0029      	movs	r1, r5
    80ec:	2001      	movs	r0, #1
    80ee:	47b0      	blx	r6
        appMsg.panId = shortAddressPanId;
    80f0:	882b      	ldrh	r3, [r5, #0]
    80f2:	82bb      	strh	r3, [r7, #20]
	sprintf(&(appMsg.caption.text[APP_CAPTION_SIZE - SHORT_ADDRESS_CAPTION_SIZE]), "-0x%04X", shortAddressLocal);
    80f4:	8822      	ldrh	r2, [r4, #0]
    80f6:	0038      	movs	r0, r7
    80f8:	303a      	adds	r0, #58	; 0x3a
    80fa:	494b      	ldr	r1, [pc, #300]	; (8228 <wsndemo_task+0x298>)
    80fc:	4b4b      	ldr	r3, [pc, #300]	; (822c <wsndemo_task+0x29c>)
    80fe:	4798      	blx	r3
	sio2host_putchar(0x10);
    8100:	2010      	movs	r0, #16
    8102:	4c4b      	ldr	r4, [pc, #300]	; (8230 <wsndemo_task+0x2a0>)
    8104:	47a0      	blx	r4
	sio2host_putchar(0x02);
    8106:	2002      	movs	r0, #2
    8108:	47a0      	blx	r4
    810a:	003c      	movs	r4, r7
    810c:	3741      	adds	r7, #65	; 0x41
	uint8_t cs = 0;
    810e:	2500      	movs	r5, #0
		sio2host_putchar(data[i]);
    8110:	4b47      	ldr	r3, [pc, #284]	; (8230 <wsndemo_task+0x2a0>)
    8112:	4698      	mov	r8, r3
    8114:	e007      	b.n	8126 <wsndemo_task+0x196>
    8116:	7830      	ldrb	r0, [r6, #0]
    8118:	47c0      	blx	r8
		cs += data[i];
    811a:	7830      	ldrb	r0, [r6, #0]
    811c:	182d      	adds	r5, r5, r0
    811e:	b2ed      	uxtb	r5, r5
    8120:	3401      	adds	r4, #1
	for (uint8_t i = 0; i < size; i++) {
    8122:	42bc      	cmp	r4, r7
    8124:	d009      	beq.n	813a <wsndemo_task+0x1aa>
    8126:	0026      	movs	r6, r4
		if (data[i] == 0x10) {
    8128:	7823      	ldrb	r3, [r4, #0]
    812a:	2b10      	cmp	r3, #16
    812c:	d1f3      	bne.n	8116 <wsndemo_task+0x186>
			sio2host_putchar(0x10);
    812e:	2010      	movs	r0, #16
    8130:	4b3f      	ldr	r3, [pc, #252]	; (8230 <wsndemo_task+0x2a0>)
    8132:	4798      	blx	r3
			cs += 0x10;
    8134:	3510      	adds	r5, #16
    8136:	b2ed      	uxtb	r5, r5
    8138:	e7ed      	b.n	8116 <wsndemo_task+0x186>
	sio2host_putchar(0x10);
    813a:	2010      	movs	r0, #16
    813c:	4c3c      	ldr	r4, [pc, #240]	; (8230 <wsndemo_task+0x2a0>)
    813e:	47a0      	blx	r4
	sio2host_putchar(0x03);
    8140:	2003      	movs	r0, #3
    8142:	47a0      	blx	r4
	cs += 0x10 + 0x02 + 0x10 + 0x03;
    8144:	3525      	adds	r5, #37	; 0x25
	sio2host_putchar(cs);
    8146:	b2e8      	uxtb	r0, r5
    8148:	47a0      	blx	r4
	SYS_TimerStart(&appDataSendingTimer);
    814a:	482d      	ldr	r0, [pc, #180]	; (8200 <wsndemo_task+0x270>)
    814c:	4b39      	ldr	r3, [pc, #228]	; (8234 <wsndemo_task+0x2a4>)
    814e:	4798      	blx	r3
	appState = APP_STATE_WAIT_SEND_TIMER;
    8150:	2208      	movs	r2, #8
    8152:	4b24      	ldr	r3, [pc, #144]	; (81e4 <wsndemo_task+0x254>)
    8154:	701a      	strb	r2, [r3, #0]
    8156:	e72c      	b.n	7fb2 <wsndemo_task+0x22>
		SYS_TimerStart(&appDataSendingTimer);
    8158:	4829      	ldr	r0, [pc, #164]	; (8200 <wsndemo_task+0x270>)
    815a:	4b36      	ldr	r3, [pc, #216]	; (8234 <wsndemo_task+0x2a4>)
    815c:	4798      	blx	r3
		appState = APP_STATE_WAIT_SEND_TIMER;
    815e:	2208      	movs	r2, #8
    8160:	4b20      	ldr	r3, [pc, #128]	; (81e4 <wsndemo_task+0x254>)
    8162:	701a      	strb	r2, [r3, #0]
    8164:	e725      	b.n	7fb2 <wsndemo_task+0x22>
		UartBytesReceived(bytes, (uint8_t *)&rx_data);
    8166:	4920      	ldr	r1, [pc, #128]	; (81e8 <wsndemo_task+0x258>)
    8168:	4b33      	ldr	r3, [pc, #204]	; (8238 <wsndemo_task+0x2a8>)
    816a:	4798      	blx	r3
    816c:	e729      	b.n	7fc2 <wsndemo_task+0x32>
		uint16_t dstAddr = MESH_BROADCAST_TO_COORDINATORS;
    816e:	2203      	movs	r2, #3
    8170:	4252      	negs	r2, r2
    8172:	2316      	movs	r3, #22
    8174:	446b      	add	r3, sp
    8176:	801a      	strh	r2, [r3, #0]
		delay_ms(50);
    8178:	2032      	movs	r0, #50	; 0x32
    817a:	4b30      	ldr	r3, [pc, #192]	; (823c <wsndemo_task+0x2ac>)
    817c:	4798      	blx	r3
	return (port_base->IN.reg & pin_mask);
    817e:	4b1c      	ldr	r3, [pc, #112]	; (81f0 <wsndemo_task+0x260>)
    8180:	6a1b      	ldr	r3, [r3, #32]
		while(port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE)
    8182:	00db      	lsls	r3, r3, #3
    8184:	d41c      	bmi.n	81c0 <wsndemo_task+0x230>
    8186:	2400      	movs	r4, #0
			delay_ms(500);
    8188:	25fa      	movs	r5, #250	; 0xfa
    818a:	006d      	lsls	r5, r5, #1
    818c:	4f2b      	ldr	r7, [pc, #172]	; (823c <wsndemo_task+0x2ac>)
    818e:	4e18      	ldr	r6, [pc, #96]	; (81f0 <wsndemo_task+0x260>)
    8190:	0028      	movs	r0, r5
    8192:	47b8      	blx	r7
			count += 1;
    8194:	3401      	adds	r4, #1
    8196:	b2e4      	uxtb	r4, r4
    8198:	6a33      	ldr	r3, [r6, #32]
		while(port_pin_get_input_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE)
    819a:	00db      	lsls	r3, r3, #3
    819c:	d5f8      	bpl.n	8190 <wsndemo_task+0x200>
		if (count > 5)
    819e:	2c05      	cmp	r4, #5
    81a0:	d90e      	bls.n	81c0 <wsndemo_task+0x230>
			commandId = APP_COMMAND_ID_TOPOLOGY_SIMULATION_RESET;
    81a2:	ab05      	add	r3, sp, #20
    81a4:	2220      	movs	r2, #32
    81a6:	701a      	strb	r2, [r3, #0]
			MiApp_SendData(2, (uint8_t *)&dstAddr, 1, &commandId, 1, false, appBroadcastDataConf);
    81a8:	4a25      	ldr	r2, [pc, #148]	; (8240 <wsndemo_task+0x2b0>)
    81aa:	9202      	str	r2, [sp, #8]
    81ac:	2200      	movs	r2, #0
    81ae:	9201      	str	r2, [sp, #4]
    81b0:	3201      	adds	r2, #1
    81b2:	9200      	str	r2, [sp, #0]
    81b4:	2116      	movs	r1, #22
    81b6:	4469      	add	r1, sp
    81b8:	2002      	movs	r0, #2
    81ba:	4c22      	ldr	r4, [pc, #136]	; (8244 <wsndemo_task+0x2b4>)
    81bc:	47a0      	blx	r4
    81be:	e705      	b.n	7fcc <wsndemo_task+0x3c>
			commandId = APP_COMMAND_ID_SIMULATE_LINE_TOPOLOGY;
    81c0:	ab05      	add	r3, sp, #20
    81c2:	2221      	movs	r2, #33	; 0x21
    81c4:	701a      	strb	r2, [r3, #0]
			MiApp_SendData(2, (uint8_t *)&dstAddr, 1, &commandId, 2, false, appBroadcastDataConf);
    81c6:	4a1e      	ldr	r2, [pc, #120]	; (8240 <wsndemo_task+0x2b0>)
    81c8:	9202      	str	r2, [sp, #8]
    81ca:	2200      	movs	r2, #0
    81cc:	9201      	str	r2, [sp, #4]
    81ce:	3202      	adds	r2, #2
    81d0:	9200      	str	r2, [sp, #0]
    81d2:	3a01      	subs	r2, #1
    81d4:	2116      	movs	r1, #22
    81d6:	4469      	add	r1, sp
    81d8:	2002      	movs	r0, #2
    81da:	4c1a      	ldr	r4, [pc, #104]	; (8244 <wsndemo_task+0x2b4>)
    81dc:	47a0      	blx	r4
}
    81de:	e6f5      	b.n	7fcc <wsndemo_task+0x3c>
    81e0:	000087d9 	.word	0x000087d9
    81e4:	20000989 	.word	0x20000989
    81e8:	2000098c 	.word	0x2000098c
    81ec:	0000557d 	.word	0x0000557d
    81f0:	41004400 	.word	0x41004400
    81f4:	20000948 	.word	0x20000948
    81f8:	0000eb64 	.word	0x0000eb64
    81fc:	0000c803 	.word	0x0000c803
    8200:	200036f4 	.word	0x200036f4
    8204:	00002710 	.word	0x00002710
    8208:	00007f25 	.word	0x00007f25
    820c:	000077b1 	.word	0x000077b1
    8210:	00007ea1 	.word	0x00007ea1
    8214:	00009b55 	.word	0x00009b55
    8218:	00007f09 	.word	0x00007f09
    821c:	0000b061 	.word	0x0000b061
    8220:	0000c955 	.word	0x0000c955
    8224:	00008a81 	.word	0x00008a81
    8228:	0000eb74 	.word	0x0000eb74
    822c:	0000cb39 	.word	0x0000cb39
    8230:	00005615 	.word	0x00005615
    8234:	00006811 	.word	0x00006811
    8238:	00007f4d 	.word	0x00007f4d
    823c:	00000181 	.word	0x00000181
    8240:	00007f21 	.word	0x00007f21
    8244:	0000886d 	.word	0x0000886d

00008248 <common_tc_delay>:
    8248:	b510      	push	{r4, lr}
    824a:	1c04      	adds	r4, r0, #0
    824c:	4b13      	ldr	r3, [pc, #76]	; (829c <common_tc_delay+0x54>)
    824e:	4798      	blx	r3
    8250:	4b13      	ldr	r3, [pc, #76]	; (82a0 <common_tc_delay+0x58>)
    8252:	781a      	ldrb	r2, [r3, #0]
    8254:	4362      	muls	r2, r4
    8256:	1881      	adds	r1, r0, r2
    8258:	4b12      	ldr	r3, [pc, #72]	; (82a4 <common_tc_delay+0x5c>)
    825a:	6059      	str	r1, [r3, #4]
    825c:	6859      	ldr	r1, [r3, #4]
    825e:	0c09      	lsrs	r1, r1, #16
    8260:	6059      	str	r1, [r3, #4]
    8262:	685b      	ldr	r3, [r3, #4]
    8264:	2b00      	cmp	r3, #0
    8266:	d007      	beq.n	8278 <common_tc_delay+0x30>
    8268:	4b0e      	ldr	r3, [pc, #56]	; (82a4 <common_tc_delay+0x5c>)
    826a:	6859      	ldr	r1, [r3, #4]
    826c:	3201      	adds	r2, #1
    826e:	1880      	adds	r0, r0, r2
    8270:	8118      	strh	r0, [r3, #8]
    8272:	4b0d      	ldr	r3, [pc, #52]	; (82a8 <common_tc_delay+0x60>)
    8274:	4798      	blx	r3
    8276:	e004      	b.n	8282 <common_tc_delay+0x3a>
    8278:	1882      	adds	r2, r0, r2
    827a:	4b0a      	ldr	r3, [pc, #40]	; (82a4 <common_tc_delay+0x5c>)
    827c:	811a      	strh	r2, [r3, #8]
    827e:	4b0b      	ldr	r3, [pc, #44]	; (82ac <common_tc_delay+0x64>)
    8280:	4798      	blx	r3
    8282:	4b08      	ldr	r3, [pc, #32]	; (82a4 <common_tc_delay+0x5c>)
    8284:	891b      	ldrh	r3, [r3, #8]
    8286:	2b63      	cmp	r3, #99	; 0x63
    8288:	d802      	bhi.n	8290 <common_tc_delay+0x48>
    828a:	3364      	adds	r3, #100	; 0x64
    828c:	4a05      	ldr	r2, [pc, #20]	; (82a4 <common_tc_delay+0x5c>)
    828e:	8113      	strh	r3, [r2, #8]
    8290:	4b04      	ldr	r3, [pc, #16]	; (82a4 <common_tc_delay+0x5c>)
    8292:	8918      	ldrh	r0, [r3, #8]
    8294:	4b06      	ldr	r3, [pc, #24]	; (82b0 <common_tc_delay+0x68>)
    8296:	4798      	blx	r3
    8298:	bd10      	pop	{r4, pc}
    829a:	46c0      	nop			; (mov r8, r8)
    829c:	000068d5 	.word	0x000068d5
    82a0:	20003708 	.word	0x20003708
    82a4:	200009a0 	.word	0x200009a0
    82a8:	000068e9 	.word	0x000068e9
    82ac:	000068fd 	.word	0x000068fd
    82b0:	00006939 	.word	0x00006939

000082b4 <common_tc_init>:
    82b4:	b508      	push	{r3, lr}
    82b6:	2200      	movs	r2, #0
    82b8:	4b03      	ldr	r3, [pc, #12]	; (82c8 <common_tc_init+0x14>)
    82ba:	701a      	strb	r2, [r3, #0]
    82bc:	4b03      	ldr	r3, [pc, #12]	; (82cc <common_tc_init+0x18>)
    82be:	4798      	blx	r3
    82c0:	4b03      	ldr	r3, [pc, #12]	; (82d0 <common_tc_init+0x1c>)
    82c2:	7018      	strb	r0, [r3, #0]
    82c4:	bd08      	pop	{r3, pc}
    82c6:	46c0      	nop			; (mov r8, r8)
    82c8:	200009a0 	.word	0x200009a0
    82cc:	00006951 	.word	0x00006951
    82d0:	20003708 	.word	0x20003708

000082d4 <tmr_ovf_callback>:
    82d4:	b508      	push	{r3, lr}
    82d6:	4b0e      	ldr	r3, [pc, #56]	; (8310 <tmr_ovf_callback+0x3c>)
    82d8:	685b      	ldr	r3, [r3, #4]
    82da:	2b00      	cmp	r3, #0
    82dc:	d007      	beq.n	82ee <tmr_ovf_callback+0x1a>
    82de:	4a0c      	ldr	r2, [pc, #48]	; (8310 <tmr_ovf_callback+0x3c>)
    82e0:	6853      	ldr	r3, [r2, #4]
    82e2:	3b01      	subs	r3, #1
    82e4:	6053      	str	r3, [r2, #4]
    82e6:	2b00      	cmp	r3, #0
    82e8:	d101      	bne.n	82ee <tmr_ovf_callback+0x1a>
    82ea:	4b0a      	ldr	r3, [pc, #40]	; (8314 <tmr_ovf_callback+0x40>)
    82ec:	4798      	blx	r3
    82ee:	4a08      	ldr	r2, [pc, #32]	; (8310 <tmr_ovf_callback+0x3c>)
    82f0:	7813      	ldrb	r3, [r2, #0]
    82f2:	3301      	adds	r3, #1
    82f4:	b2db      	uxtb	r3, r3
    82f6:	7013      	strb	r3, [r2, #0]
    82f8:	4a07      	ldr	r2, [pc, #28]	; (8318 <tmr_ovf_callback+0x44>)
    82fa:	7812      	ldrb	r2, [r2, #0]
    82fc:	429a      	cmp	r2, r3
    82fe:	d806      	bhi.n	830e <tmr_ovf_callback+0x3a>
    8300:	4b03      	ldr	r3, [pc, #12]	; (8310 <tmr_ovf_callback+0x3c>)
    8302:	2200      	movs	r2, #0
    8304:	701a      	strb	r2, [r3, #0]
    8306:	68db      	ldr	r3, [r3, #12]
    8308:	2b00      	cmp	r3, #0
    830a:	d000      	beq.n	830e <tmr_ovf_callback+0x3a>
    830c:	4798      	blx	r3
    830e:	bd08      	pop	{r3, pc}
    8310:	200009a0 	.word	0x200009a0
    8314:	000068fd 	.word	0x000068fd
    8318:	20003708 	.word	0x20003708

0000831c <tmr_cca_callback>:
    831c:	b508      	push	{r3, lr}
    831e:	4b04      	ldr	r3, [pc, #16]	; (8330 <tmr_cca_callback+0x14>)
    8320:	4798      	blx	r3
    8322:	4b04      	ldr	r3, [pc, #16]	; (8334 <tmr_cca_callback+0x18>)
    8324:	691b      	ldr	r3, [r3, #16]
    8326:	2b00      	cmp	r3, #0
    8328:	d000      	beq.n	832c <tmr_cca_callback+0x10>
    832a:	4798      	blx	r3
    832c:	bd08      	pop	{r3, pc}
    832e:	46c0      	nop			; (mov r8, r8)
    8330:	000068e9 	.word	0x000068e9
    8334:	200009a0 	.word	0x200009a0

00008338 <set_common_tc_expiry_callback>:
    8338:	4b01      	ldr	r3, [pc, #4]	; (8340 <set_common_tc_expiry_callback+0x8>)
    833a:	6118      	str	r0, [r3, #16]
    833c:	4770      	bx	lr
    833e:	46c0      	nop			; (mov r8, r8)
    8340:	200009a0 	.word	0x200009a0

00008344 <frameTxCallback>:
    8344:	b570      	push	{r4, r5, r6, lr}
    8346:	2401      	movs	r4, #1
    8348:	4b07      	ldr	r3, [pc, #28]	; (8368 <frameTxCallback+0x24>)
    834a:	701c      	strb	r4, [r3, #0]
    834c:	4c07      	ldr	r4, [pc, #28]	; (836c <frameTxCallback+0x28>)
    834e:	6823      	ldr	r3, [r4, #0]
    8350:	691b      	ldr	r3, [r3, #16]
    8352:	2b00      	cmp	r3, #0
    8354:	d004      	beq.n	8360 <frameTxCallback+0x1c>
    8356:	4798      	blx	r3
    8358:	4d05      	ldr	r5, [pc, #20]	; (8370 <frameTxCallback+0x2c>)
    835a:	6820      	ldr	r0, [r4, #0]
    835c:	47a8      	blx	r5
    835e:	bd70      	pop	{r4, r5, r6, pc}
    8360:	0010      	movs	r0, r2
    8362:	4d03      	ldr	r5, [pc, #12]	; (8370 <frameTxCallback+0x2c>)
    8364:	47a8      	blx	r5
    8366:	e7f8      	b.n	835a <frameTxCallback+0x16>
    8368:	200000ac 	.word	0x200000ac
    836c:	2000373c 	.word	0x2000373c
    8370:	0000658d 	.word	0x0000658d

00008374 <nonAckDataCallback>:
    8374:	b5f0      	push	{r4, r5, r6, r7, lr}
    8376:	46c6      	mov	lr, r8
    8378:	0007      	movs	r7, r0
    837a:	b500      	push	{lr}
    837c:	0010      	movs	r0, r2
    837e:	4e0f      	ldr	r6, [pc, #60]	; (83bc <nonAckDataCallback+0x48>)
    8380:	4688      	mov	r8, r1
    8382:	0015      	movs	r5, r2
    8384:	47b0      	blx	r6
    8386:	2100      	movs	r1, #0
    8388:	480d      	ldr	r0, [pc, #52]	; (83c0 <nonAckDataCallback+0x4c>)
    838a:	4b0e      	ldr	r3, [pc, #56]	; (83c4 <nonAckDataCallback+0x50>)
    838c:	4798      	blx	r3
    838e:	1e04      	subs	r4, r0, #0
    8390:	d00e      	beq.n	83b0 <nonAckDataCallback+0x3c>
    8392:	68a3      	ldr	r3, [r4, #8]
    8394:	2b00      	cmp	r3, #0
    8396:	d003      	beq.n	83a0 <nonAckDataCallback+0x2c>
    8398:	002a      	movs	r2, r5
    839a:	4641      	mov	r1, r8
    839c:	0038      	movs	r0, r7
    839e:	4798      	blx	r3
    83a0:	7d23      	ldrb	r3, [r4, #20]
    83a2:	2b00      	cmp	r3, #0
    83a4:	d101      	bne.n	83aa <nonAckDataCallback+0x36>
    83a6:	0020      	movs	r0, r4
    83a8:	47b0      	blx	r6
    83aa:	bc04      	pop	{r2}
    83ac:	4690      	mov	r8, r2
    83ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    83b0:	4b05      	ldr	r3, [pc, #20]	; (83c8 <nonAckDataCallback+0x54>)
    83b2:	781b      	ldrb	r3, [r3, #0]
    83b4:	2b08      	cmp	r3, #8
    83b6:	d1f8      	bne.n	83aa <nonAckDataCallback+0x36>
    83b8:	e7eb      	b.n	8392 <nonAckDataCallback+0x1e>
    83ba:	46c0      	nop			; (mov r8, r8)
    83bc:	0000658d 	.word	0x0000658d
    83c0:	2000370c 	.word	0x2000370c
    83c4:	000066e1 	.word	0x000066e1
    83c8:	200009b4 	.word	0x200009b4

000083cc <dataTimerHandler>:
    83cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    83ce:	464e      	mov	r6, r9
    83d0:	46de      	mov	lr, fp
    83d2:	4657      	mov	r7, sl
    83d4:	4645      	mov	r5, r8
    83d6:	b5e0      	push	{r5, r6, r7, lr}
    83d8:	4e40      	ldr	r6, [pc, #256]	; (84dc <dataTimerHandler+0x110>)
    83da:	7a33      	ldrb	r3, [r6, #8]
    83dc:	2b00      	cmp	r3, #0
    83de:	d049      	beq.n	8474 <dataTimerHandler+0xa8>
    83e0:	4b3f      	ldr	r3, [pc, #252]	; (84e0 <dataTimerHandler+0x114>)
    83e2:	2500      	movs	r5, #0
    83e4:	4698      	mov	r8, r3
    83e6:	4b3f      	ldr	r3, [pc, #252]	; (84e4 <dataTimerHandler+0x118>)
    83e8:	46c1      	mov	r9, r8
    83ea:	469a      	mov	sl, r3
    83ec:	4f3e      	ldr	r7, [pc, #248]	; (84e8 <dataTimerHandler+0x11c>)
    83ee:	2100      	movs	r1, #0
    83f0:	0030      	movs	r0, r6
    83f2:	47b8      	blx	r7
    83f4:	1e04      	subs	r4, r0, #0
    83f6:	d03d      	beq.n	8474 <dataTimerHandler+0xa8>
    83f8:	7c03      	ldrb	r3, [r0, #16]
    83fa:	2b00      	cmp	r3, #0
    83fc:	d046      	beq.n	848c <dataTimerHandler+0xc0>
    83fe:	3b01      	subs	r3, #1
    8400:	b2db      	uxtb	r3, r3
    8402:	7403      	strb	r3, [r0, #16]
    8404:	2b00      	cmp	r3, #0
    8406:	d141      	bne.n	848c <dataTimerHandler+0xc0>
    8408:	7c43      	ldrb	r3, [r0, #17]
    840a:	2b00      	cmp	r3, #0
    840c:	d047      	beq.n	849e <dataTimerHandler+0xd2>
    840e:	3b01      	subs	r3, #1
    8410:	b2db      	uxtb	r3, r3
    8412:	7443      	strb	r3, [r0, #17]
    8414:	2b00      	cmp	r3, #0
    8416:	d142      	bne.n	849e <dataTimerHandler+0xd2>
    8418:	6883      	ldr	r3, [r0, #8]
    841a:	2b00      	cmp	r3, #0
    841c:	d003      	beq.n	8426 <dataTimerHandler+0x5a>
    841e:	7c80      	ldrb	r0, [r0, #18]
    8420:	0022      	movs	r2, r4
    8422:	2103      	movs	r1, #3
    8424:	4798      	blx	r3
    8426:	4b31      	ldr	r3, [pc, #196]	; (84ec <dataTimerHandler+0x120>)
    8428:	0020      	movs	r0, r4
    842a:	4798      	blx	r3
    842c:	23ff      	movs	r3, #255	; 0xff
    842e:	8ba0      	ldrh	r0, [r4, #28]
    8430:	4398      	bics	r0, r3
    8432:	4b2f      	ldr	r3, [pc, #188]	; (84f0 <dataTimerHandler+0x124>)
    8434:	881b      	ldrh	r3, [r3, #0]
    8436:	4298      	cmp	r0, r3
    8438:	d017      	beq.n	846a <dataTimerHandler+0x9e>
    843a:	4b2a      	ldr	r3, [pc, #168]	; (84e4 <dataTimerHandler+0x118>)
    843c:	0a02      	lsrs	r2, r0, #8
    843e:	681b      	ldr	r3, [r3, #0]
    8440:	0052      	lsls	r2, r2, #1
    8442:	691b      	ldr	r3, [r3, #16]
    8444:	189a      	adds	r2, r3, r2
    8446:	7854      	ldrb	r4, [r2, #1]
    8448:	230f      	movs	r3, #15
    844a:	0021      	movs	r1, r4
    844c:	469b      	mov	fp, r3
    844e:	4399      	bics	r1, r3
    8450:	d00b      	beq.n	846a <dataTimerHandler+0x9e>
    8452:	0921      	lsrs	r1, r4, #4
    8454:	310f      	adds	r1, #15
    8456:	4019      	ands	r1, r3
    8458:	010b      	lsls	r3, r1, #4
    845a:	469c      	mov	ip, r3
    845c:	465b      	mov	r3, fp
    845e:	4023      	ands	r3, r4
    8460:	4664      	mov	r4, ip
    8462:	4323      	orrs	r3, r4
    8464:	7053      	strb	r3, [r2, #1]
    8466:	2900      	cmp	r1, #0
    8468:	d028      	beq.n	84bc <dataTimerHandler+0xf0>
    846a:	3501      	adds	r5, #1
    846c:	7a33      	ldrb	r3, [r6, #8]
    846e:	b2ed      	uxtb	r5, r5
    8470:	42ab      	cmp	r3, r5
    8472:	d8bc      	bhi.n	83ee <dataTimerHandler+0x22>
    8474:	4b1f      	ldr	r3, [pc, #124]	; (84f4 <dataTimerHandler+0x128>)
    8476:	781b      	ldrb	r3, [r3, #0]
    8478:	2b06      	cmp	r3, #6
    847a:	d028      	beq.n	84ce <dataTimerHandler+0x102>
    847c:	4b1e      	ldr	r3, [pc, #120]	; (84f8 <dataTimerHandler+0x12c>)
    847e:	4798      	blx	r3
    8480:	bc3c      	pop	{r2, r3, r4, r5}
    8482:	4690      	mov	r8, r2
    8484:	4699      	mov	r9, r3
    8486:	46a2      	mov	sl, r4
    8488:	46ab      	mov	fp, r5
    848a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    848c:	0021      	movs	r1, r4
    848e:	0030      	movs	r0, r6
    8490:	47c0      	blx	r8
    8492:	3501      	adds	r5, #1
    8494:	7a33      	ldrb	r3, [r6, #8]
    8496:	b2ed      	uxtb	r5, r5
    8498:	42ab      	cmp	r3, r5
    849a:	d8a8      	bhi.n	83ee <dataTimerHandler+0x22>
    849c:	e7ea      	b.n	8474 <dataTimerHandler+0xa8>
    849e:	4652      	mov	r2, sl
    84a0:	2337      	movs	r3, #55	; 0x37
    84a2:	6812      	ldr	r2, [r2, #0]
    84a4:	0021      	movs	r1, r4
    84a6:	5cd3      	ldrb	r3, [r2, r3]
    84a8:	0030      	movs	r0, r6
    84aa:	3301      	adds	r3, #1
    84ac:	7423      	strb	r3, [r4, #16]
    84ae:	47c8      	blx	r9
    84b0:	3501      	adds	r5, #1
    84b2:	7a33      	ldrb	r3, [r6, #8]
    84b4:	b2ed      	uxtb	r5, r5
    84b6:	42ab      	cmp	r3, r5
    84b8:	d899      	bhi.n	83ee <dataTimerHandler+0x22>
    84ba:	e7db      	b.n	8474 <dataTimerHandler+0xa8>
    84bc:	4b0f      	ldr	r3, [pc, #60]	; (84fc <dataTimerHandler+0x130>)
    84be:	4798      	blx	r3
    84c0:	3501      	adds	r5, #1
    84c2:	7a33      	ldrb	r3, [r6, #8]
    84c4:	b2ed      	uxtb	r5, r5
    84c6:	42ab      	cmp	r3, r5
    84c8:	d900      	bls.n	84cc <dataTimerHandler+0x100>
    84ca:	e790      	b.n	83ee <dataTimerHandler+0x22>
    84cc:	e7d2      	b.n	8474 <dataTimerHandler+0xa8>
    84ce:	4b0c      	ldr	r3, [pc, #48]	; (8500 <dataTimerHandler+0x134>)
    84d0:	4798      	blx	r3
    84d2:	4b0c      	ldr	r3, [pc, #48]	; (8504 <dataTimerHandler+0x138>)
    84d4:	4798      	blx	r3
    84d6:	4b0c      	ldr	r3, [pc, #48]	; (8508 <dataTimerHandler+0x13c>)
    84d8:	4798      	blx	r3
    84da:	e7cf      	b.n	847c <dataTimerHandler+0xb0>
    84dc:	2000372c 	.word	0x2000372c
    84e0:	000066a9 	.word	0x000066a9
    84e4:	20003724 	.word	0x20003724
    84e8:	000066e1 	.word	0x000066e1
    84ec:	0000658d 	.word	0x0000658d
    84f0:	2000376c 	.word	0x2000376c
    84f4:	200009b4 	.word	0x200009b4
    84f8:	0000b8c9 	.word	0x0000b8c9
    84fc:	0000bf69 	.word	0x0000bf69
    8500:	0000bfed 	.word	0x0000bfed
    8504:	0000a185 	.word	0x0000a185
    8508:	0000ac31 	.word	0x0000ac31

0000850c <ackReqDataConfcb>:
    850c:	b5f0      	push	{r4, r5, r6, r7, lr}
    850e:	46de      	mov	lr, fp
    8510:	464e      	mov	r6, r9
    8512:	4645      	mov	r5, r8
    8514:	4657      	mov	r7, sl
    8516:	0013      	movs	r3, r2
    8518:	b5e0      	push	{r5, r6, r7, lr}
    851a:	b085      	sub	sp, #20
    851c:	9202      	str	r2, [sp, #8]
    851e:	7892      	ldrb	r2, [r2, #2]
    8520:	4683      	mov	fp, r0
    8522:	0018      	movs	r0, r3
    8524:	4b41      	ldr	r3, [pc, #260]	; (862c <ackReqDataConfcb+0x120>)
    8526:	9101      	str	r1, [sp, #4]
    8528:	4690      	mov	r8, r2
    852a:	4798      	blx	r3
    852c:	4e40      	ldr	r6, [pc, #256]	; (8630 <ackReqDataConfcb+0x124>)
    852e:	7a33      	ldrb	r3, [r6, #8]
    8530:	2b00      	cmp	r3, #0
    8532:	d035      	beq.n	85a0 <ackReqDataConfcb+0x94>
    8534:	4b3f      	ldr	r3, [pc, #252]	; (8634 <ackReqDataConfcb+0x128>)
    8536:	2400      	movs	r4, #0
    8538:	4f3f      	ldr	r7, [pc, #252]	; (8638 <ackReqDataConfcb+0x12c>)
    853a:	4699      	mov	r9, r3
    853c:	e007      	b.n	854e <ackReqDataConfcb+0x42>
    853e:	0029      	movs	r1, r5
    8540:	0030      	movs	r0, r6
    8542:	47c8      	blx	r9
    8544:	3401      	adds	r4, #1
    8546:	7a33      	ldrb	r3, [r6, #8]
    8548:	b2e4      	uxtb	r4, r4
    854a:	42a3      	cmp	r3, r4
    854c:	d928      	bls.n	85a0 <ackReqDataConfcb+0x94>
    854e:	2100      	movs	r1, #0
    8550:	0030      	movs	r0, r6
    8552:	47b8      	blx	r7
    8554:	1e05      	subs	r5, r0, #0
    8556:	d023      	beq.n	85a0 <ackReqDataConfcb+0x94>
    8558:	2320      	movs	r3, #32
    855a:	5cc3      	ldrb	r3, [r0, r3]
    855c:	4543      	cmp	r3, r8
    855e:	d1ee      	bne.n	853e <ackReqDataConfcb+0x32>
    8560:	7c83      	ldrb	r3, [r0, #18]
    8562:	469a      	mov	sl, r3
    8564:	455b      	cmp	r3, fp
    8566:	d1ea      	bne.n	853e <ackReqDataConfcb+0x32>
    8568:	9b01      	ldr	r3, [sp, #4]
    856a:	2b00      	cmp	r3, #0
    856c:	d02d      	beq.n	85ca <ackReqDataConfcb+0xbe>
    856e:	2b03      	cmp	r3, #3
    8570:	d039      	beq.n	85e6 <ackReqDataConfcb+0xda>
    8572:	7c6b      	ldrb	r3, [r5, #17]
    8574:	2b00      	cmp	r3, #0
    8576:	d01a      	beq.n	85ae <ackReqDataConfcb+0xa2>
    8578:	3b01      	subs	r3, #1
    857a:	b2db      	uxtb	r3, r3
    857c:	746b      	strb	r3, [r5, #17]
    857e:	2b00      	cmp	r3, #0
    8580:	d115      	bne.n	85ae <ackReqDataConfcb+0xa2>
    8582:	68ab      	ldr	r3, [r5, #8]
    8584:	2b00      	cmp	r3, #0
    8586:	d003      	beq.n	8590 <ackReqDataConfcb+0x84>
    8588:	9a02      	ldr	r2, [sp, #8]
    858a:	9901      	ldr	r1, [sp, #4]
    858c:	4650      	mov	r0, sl
    858e:	4798      	blx	r3
    8590:	4b26      	ldr	r3, [pc, #152]	; (862c <ackReqDataConfcb+0x120>)
    8592:	0028      	movs	r0, r5
    8594:	4798      	blx	r3
    8596:	3401      	adds	r4, #1
    8598:	7a33      	ldrb	r3, [r6, #8]
    859a:	b2e4      	uxtb	r4, r4
    859c:	42a3      	cmp	r3, r4
    859e:	d8d6      	bhi.n	854e <ackReqDataConfcb+0x42>
    85a0:	b005      	add	sp, #20
    85a2:	bc3c      	pop	{r2, r3, r4, r5}
    85a4:	4690      	mov	r8, r2
    85a6:	4699      	mov	r9, r3
    85a8:	46a2      	mov	sl, r4
    85aa:	46ab      	mov	fp, r5
    85ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    85ae:	4b23      	ldr	r3, [pc, #140]	; (863c <ackReqDataConfcb+0x130>)
    85b0:	781b      	ldrb	r3, [r3, #0]
    85b2:	2b08      	cmp	r3, #8
    85b4:	d0e5      	beq.n	8582 <ackReqDataConfcb+0x76>
    85b6:	0029      	movs	r1, r5
    85b8:	0030      	movs	r0, r6
    85ba:	4b1e      	ldr	r3, [pc, #120]	; (8634 <ackReqDataConfcb+0x128>)
    85bc:	4798      	blx	r3
    85be:	89a9      	ldrh	r1, [r5, #12]
    85c0:	4a1f      	ldr	r2, [pc, #124]	; (8640 <ackReqDataConfcb+0x134>)
    85c2:	0028      	movs	r0, r5
    85c4:	4b1f      	ldr	r3, [pc, #124]	; (8644 <ackReqDataConfcb+0x138>)
    85c6:	4798      	blx	r3
    85c8:	e7bc      	b.n	8544 <ackReqDataConfcb+0x38>
    85ca:	4b1f      	ldr	r3, [pc, #124]	; (8648 <ackReqDataConfcb+0x13c>)
    85cc:	0001      	movs	r1, r0
    85ce:	681a      	ldr	r2, [r3, #0]
    85d0:	2337      	movs	r3, #55	; 0x37
    85d2:	5cd3      	ldrb	r3, [r2, r3]
    85d4:	3301      	adds	r3, #1
    85d6:	7403      	strb	r3, [r0, #16]
    85d8:	2338      	movs	r3, #56	; 0x38
    85da:	5cd3      	ldrb	r3, [r2, r3]
    85dc:	7443      	strb	r3, [r0, #17]
    85de:	0030      	movs	r0, r6
    85e0:	4b14      	ldr	r3, [pc, #80]	; (8634 <ackReqDataConfcb+0x128>)
    85e2:	4798      	blx	r3
    85e4:	e7ae      	b.n	8544 <ackReqDataConfcb+0x38>
    85e6:	8b80      	ldrh	r0, [r0, #28]
    85e8:	33fc      	adds	r3, #252	; 0xfc
    85ea:	4398      	bics	r0, r3
    85ec:	4b17      	ldr	r3, [pc, #92]	; (864c <ackReqDataConfcb+0x140>)
    85ee:	4684      	mov	ip, r0
    85f0:	881b      	ldrh	r3, [r3, #0]
    85f2:	4298      	cmp	r0, r3
    85f4:	d0bd      	beq.n	8572 <ackReqDataConfcb+0x66>
    85f6:	4b14      	ldr	r3, [pc, #80]	; (8648 <ackReqDataConfcb+0x13c>)
    85f8:	0a02      	lsrs	r2, r0, #8
    85fa:	681b      	ldr	r3, [r3, #0]
    85fc:	0052      	lsls	r2, r2, #1
    85fe:	691b      	ldr	r3, [r3, #16]
    8600:	189a      	adds	r2, r3, r2
    8602:	7850      	ldrb	r0, [r2, #1]
    8604:	230f      	movs	r3, #15
    8606:	0001      	movs	r1, r0
    8608:	9203      	str	r2, [sp, #12]
    860a:	4399      	bics	r1, r3
    860c:	d0b1      	beq.n	8572 <ackReqDataConfcb+0x66>
    860e:	0901      	lsrs	r1, r0, #4
    8610:	310f      	adds	r1, #15
    8612:	4019      	ands	r1, r3
    8614:	010a      	lsls	r2, r1, #4
    8616:	4003      	ands	r3, r0
    8618:	4313      	orrs	r3, r2
    861a:	9a03      	ldr	r2, [sp, #12]
    861c:	7053      	strb	r3, [r2, #1]
    861e:	2900      	cmp	r1, #0
    8620:	d1a7      	bne.n	8572 <ackReqDataConfcb+0x66>
    8622:	4660      	mov	r0, ip
    8624:	4b0a      	ldr	r3, [pc, #40]	; (8650 <ackReqDataConfcb+0x144>)
    8626:	4798      	blx	r3
    8628:	e7a3      	b.n	8572 <ackReqDataConfcb+0x66>
    862a:	46c0      	nop			; (mov r8, r8)
    862c:	0000658d 	.word	0x0000658d
    8630:	2000372c 	.word	0x2000372c
    8634:	000066a9 	.word	0x000066a9
    8638:	000066e1 	.word	0x000066e1
    863c:	200009b4 	.word	0x200009b4
    8640:	0000850d 	.word	0x0000850d
    8644:	00009d85 	.word	0x00009d85
    8648:	20003724 	.word	0x20003724
    864c:	2000376c 	.word	0x2000376c
    8650:	0000bf69 	.word	0x0000bf69

00008654 <MiApp_ProtocolInit>:
    8654:	b570      	push	{r4, r5, r6, lr}
    8656:	4b25      	ldr	r3, [pc, #148]	; (86ec <MiApp_ProtocolInit+0x98>)
    8658:	b084      	sub	sp, #16
    865a:	6018      	str	r0, [r3, #0]
    865c:	4b24      	ldr	r3, [pc, #144]	; (86f0 <MiApp_ProtocolInit+0x9c>)
    865e:	2501      	movs	r5, #1
    8660:	6019      	str	r1, [r3, #0]
    8662:	4b24      	ldr	r3, [pc, #144]	; (86f4 <MiApp_ProtocolInit+0xa0>)
    8664:	4798      	blx	r3
    8666:	2102      	movs	r1, #2
    8668:	4c23      	ldr	r4, [pc, #140]	; (86f8 <MiApp_ProtocolInit+0xa4>)
    866a:	4b24      	ldr	r3, [pc, #144]	; (86fc <MiApp_ProtocolInit+0xa8>)
    866c:	aa02      	add	r2, sp, #8
    866e:	8023      	strh	r3, [r4, #0]
    8670:	7813      	ldrb	r3, [r2, #0]
    8672:	2601      	movs	r6, #1
    8674:	430b      	orrs	r3, r1
    8676:	2187      	movs	r1, #135	; 0x87
    8678:	400b      	ands	r3, r1
    867a:	2140      	movs	r1, #64	; 0x40
    867c:	430b      	orrs	r3, r1
    867e:	21c3      	movs	r1, #195	; 0xc3
    8680:	400b      	ands	r3, r1
    8682:	43ab      	bics	r3, r5
    8684:	7013      	strb	r3, [r2, #0]
    8686:	491e      	ldr	r1, [pc, #120]	; (8700 <MiApp_ProtocolInit+0xac>)
    8688:	9802      	ldr	r0, [sp, #8]
    868a:	4b1e      	ldr	r3, [pc, #120]	; (8704 <MiApp_ProtocolInit+0xb0>)
    868c:	4798      	blx	r3
    868e:	4b1e      	ldr	r3, [pc, #120]	; (8708 <MiApp_ProtocolInit+0xb4>)
    8690:	4798      	blx	r3
    8692:	466b      	mov	r3, sp
    8694:	4276      	negs	r6, r6
    8696:	1d98      	adds	r0, r3, #6
    8698:	0021      	movs	r1, r4
    869a:	4b1c      	ldr	r3, [pc, #112]	; (870c <MiApp_ProtocolInit+0xb8>)
    869c:	8006      	strh	r6, [r0, #0]
    869e:	4798      	blx	r3
    86a0:	491b      	ldr	r1, [pc, #108]	; (8710 <MiApp_ProtocolInit+0xbc>)
    86a2:	4b1c      	ldr	r3, [pc, #112]	; (8714 <MiApp_ProtocolInit+0xc0>)
    86a4:	2000      	movs	r0, #0
    86a6:	4798      	blx	r3
    86a8:	4b1b      	ldr	r3, [pc, #108]	; (8718 <MiApp_ProtocolInit+0xc4>)
    86aa:	4798      	blx	r3
    86ac:	4b1b      	ldr	r3, [pc, #108]	; (871c <MiApp_ProtocolInit+0xc8>)
    86ae:	4798      	blx	r3
    86b0:	4b1b      	ldr	r3, [pc, #108]	; (8720 <MiApp_ProtocolInit+0xcc>)
    86b2:	4798      	blx	r3
    86b4:	4b1b      	ldr	r3, [pc, #108]	; (8724 <MiApp_ProtocolInit+0xd0>)
    86b6:	4798      	blx	r3
    86b8:	4b1b      	ldr	r3, [pc, #108]	; (8728 <MiApp_ProtocolInit+0xd4>)
    86ba:	4c1c      	ldr	r4, [pc, #112]	; (872c <MiApp_ProtocolInit+0xd8>)
    86bc:	701d      	strb	r5, [r3, #0]
    86be:	4b1c      	ldr	r3, [pc, #112]	; (8730 <MiApp_ProtocolInit+0xdc>)
    86c0:	481c      	ldr	r0, [pc, #112]	; (8734 <MiApp_ProtocolInit+0xe0>)
    86c2:	801e      	strh	r6, [r3, #0]
    86c4:	47a0      	blx	r4
    86c6:	481c      	ldr	r0, [pc, #112]	; (8738 <MiApp_ProtocolInit+0xe4>)
    86c8:	47a0      	blx	r4
    86ca:	481c      	ldr	r0, [pc, #112]	; (873c <MiApp_ProtocolInit+0xe8>)
    86cc:	47a0      	blx	r4
    86ce:	481c      	ldr	r0, [pc, #112]	; (8740 <MiApp_ProtocolInit+0xec>)
    86d0:	47a0      	blx	r4
    86d2:	23fa      	movs	r3, #250	; 0xfa
    86d4:	481b      	ldr	r0, [pc, #108]	; (8744 <MiApp_ProtocolInit+0xf0>)
    86d6:	009b      	lsls	r3, r3, #2
    86d8:	6083      	str	r3, [r0, #8]
    86da:	4b1b      	ldr	r3, [pc, #108]	; (8748 <MiApp_ProtocolInit+0xf4>)
    86dc:	7305      	strb	r5, [r0, #12]
    86de:	6103      	str	r3, [r0, #16]
    86e0:	4b1a      	ldr	r3, [pc, #104]	; (874c <MiApp_ProtocolInit+0xf8>)
    86e2:	4798      	blx	r3
    86e4:	2001      	movs	r0, #1
    86e6:	b004      	add	sp, #16
    86e8:	bd70      	pop	{r4, r5, r6, pc}
    86ea:	46c0      	nop			; (mov r8, r8)
    86ec:	20003724 	.word	0x20003724
    86f0:	20003728 	.word	0x20003728
    86f4:	00006769 	.word	0x00006769
    86f8:	20003758 	.word	0x20003758
    86fc:	00001234 	.word	0x00001234
    8700:	200000b0 	.word	0x200000b0
    8704:	00005691 	.word	0x00005691
    8708:	0000611d 	.word	0x0000611d
    870c:	00005631 	.word	0x00005631
    8710:	20003738 	.word	0x20003738
    8714:	00005669 	.word	0x00005669
    8718:	0000b715 	.word	0x0000b715
    871c:	0000bae9 	.word	0x0000bae9
    8720:	0000b775 	.word	0x0000b775
    8724:	0000a155 	.word	0x0000a155
    8728:	200009b4 	.word	0x200009b4
    872c:	0000669d 	.word	0x0000669d
    8730:	2000376c 	.word	0x2000376c
    8734:	2000372c 	.word	0x2000372c
    8738:	2000370c 	.word	0x2000370c
    873c:	20003718 	.word	0x20003718
    8740:	20003760 	.word	0x20003760
    8744:	200009b8 	.word	0x200009b8
    8748:	000083cd 	.word	0x000083cd
    874c:	00006811 	.word	0x00006811

00008750 <MiApp_Set>:
    8750:	b530      	push	{r4, r5, lr}
    8752:	000c      	movs	r4, r1
    8754:	b083      	sub	sp, #12
    8756:	2802      	cmp	r0, #2
    8758:	d020      	beq.n	879c <MiApp_Set+0x4c>
    875a:	d912      	bls.n	8782 <MiApp_Set+0x32>
    875c:	2880      	cmp	r0, #128	; 0x80
    875e:	d009      	beq.n	8774 <MiApp_Set+0x24>
    8760:	2881      	cmp	r0, #129	; 0x81
    8762:	d119      	bne.n	8798 <MiApp_Set+0x48>
    8764:	780b      	ldrb	r3, [r1, #0]
    8766:	2001      	movs	r0, #1
    8768:	1e5a      	subs	r2, r3, #1
    876a:	4193      	sbcs	r3, r2
    876c:	4a13      	ldr	r2, [pc, #76]	; (87bc <MiApp_Set+0x6c>)
    876e:	7013      	strb	r3, [r2, #0]
    8770:	b003      	add	sp, #12
    8772:	bd30      	pop	{r4, r5, pc}
    8774:	780b      	ldrb	r3, [r1, #0]
    8776:	2001      	movs	r0, #1
    8778:	1e5a      	subs	r2, r3, #1
    877a:	4193      	sbcs	r3, r2
    877c:	4a10      	ldr	r2, [pc, #64]	; (87c0 <MiApp_Set+0x70>)
    877e:	7013      	strb	r3, [r2, #0]
    8780:	e7f6      	b.n	8770 <MiApp_Set+0x20>
    8782:	2800      	cmp	r0, #0
    8784:	d108      	bne.n	8798 <MiApp_Set+0x48>
    8786:	2000      	movs	r0, #0
    8788:	4b0e      	ldr	r3, [pc, #56]	; (87c4 <MiApp_Set+0x74>)
    878a:	4798      	blx	r3
    878c:	2800      	cmp	r0, #0
    878e:	d0ef      	beq.n	8770 <MiApp_Set+0x20>
    8790:	7822      	ldrb	r2, [r4, #0]
    8792:	4b0d      	ldr	r3, [pc, #52]	; (87c8 <MiApp_Set+0x78>)
    8794:	701a      	strb	r2, [r3, #0]
    8796:	e7eb      	b.n	8770 <MiApp_Set+0x20>
    8798:	2000      	movs	r0, #0
    879a:	e7e9      	b.n	8770 <MiApp_Set+0x20>
    879c:	780b      	ldrb	r3, [r1, #0]
    879e:	ad01      	add	r5, sp, #4
    87a0:	702b      	strb	r3, [r5, #0]
    87a2:	784b      	ldrb	r3, [r1, #1]
    87a4:	0028      	movs	r0, r5
    87a6:	706b      	strb	r3, [r5, #1]
    87a8:	4908      	ldr	r1, [pc, #32]	; (87cc <MiApp_Set+0x7c>)
    87aa:	4b09      	ldr	r3, [pc, #36]	; (87d0 <MiApp_Set+0x80>)
    87ac:	4798      	blx	r3
    87ae:	2800      	cmp	r0, #0
    87b0:	d0de      	beq.n	8770 <MiApp_Set+0x20>
    87b2:	882a      	ldrh	r2, [r5, #0]
    87b4:	4b07      	ldr	r3, [pc, #28]	; (87d4 <MiApp_Set+0x84>)
    87b6:	801a      	strh	r2, [r3, #0]
    87b8:	e7da      	b.n	8770 <MiApp_Set+0x20>
    87ba:	46c0      	nop			; (mov r8, r8)
    87bc:	200009d4 	.word	0x200009d4
    87c0:	200000ad 	.word	0x200000ad
    87c4:	00005669 	.word	0x00005669
    87c8:	20003738 	.word	0x20003738
    87cc:	20003758 	.word	0x20003758
    87d0:	00005631 	.word	0x00005631
    87d4:	2000376c 	.word	0x2000376c

000087d8 <MeshTasks>:
    87d8:	b530      	push	{r4, r5, lr}
    87da:	4b18      	ldr	r3, [pc, #96]	; (883c <MeshTasks+0x64>)
    87dc:	b085      	sub	sp, #20
    87de:	4798      	blx	r3
    87e0:	4817      	ldr	r0, [pc, #92]	; (8840 <MeshTasks+0x68>)
    87e2:	7a03      	ldrb	r3, [r0, #8]
    87e4:	2b00      	cmp	r3, #0
    87e6:	d003      	beq.n	87f0 <MeshTasks+0x18>
    87e8:	4c16      	ldr	r4, [pc, #88]	; (8844 <MeshTasks+0x6c>)
    87ea:	7823      	ldrb	r3, [r4, #0]
    87ec:	2b00      	cmp	r3, #0
    87ee:	d10c      	bne.n	880a <MeshTasks+0x32>
    87f0:	4b15      	ldr	r3, [pc, #84]	; (8848 <MeshTasks+0x70>)
    87f2:	4798      	blx	r3
    87f4:	2800      	cmp	r0, #0
    87f6:	d004      	beq.n	8802 <MeshTasks+0x2a>
    87f8:	4b14      	ldr	r3, [pc, #80]	; (884c <MeshTasks+0x74>)
    87fa:	4815      	ldr	r0, [pc, #84]	; (8850 <MeshTasks+0x78>)
    87fc:	4798      	blx	r3
    87fe:	4b15      	ldr	r3, [pc, #84]	; (8854 <MeshTasks+0x7c>)
    8800:	4798      	blx	r3
    8802:	4b15      	ldr	r3, [pc, #84]	; (8858 <MeshTasks+0x80>)
    8804:	4798      	blx	r3
    8806:	b005      	add	sp, #20
    8808:	bd30      	pop	{r4, r5, pc}
    880a:	2100      	movs	r1, #0
    880c:	4b13      	ldr	r3, [pc, #76]	; (885c <MeshTasks+0x84>)
    880e:	4798      	blx	r3
    8810:	1e02      	subs	r2, r0, #0
    8812:	d0ed      	beq.n	87f0 <MeshTasks+0x18>
    8814:	4b12      	ldr	r3, [pc, #72]	; (8860 <MeshTasks+0x88>)
    8816:	4913      	ldr	r1, [pc, #76]	; (8864 <MeshTasks+0x8c>)
    8818:	6018      	str	r0, [r3, #0]
    881a:	6943      	ldr	r3, [r0, #20]
    881c:	9102      	str	r1, [sp, #8]
    881e:	2125      	movs	r1, #37	; 0x25
    8820:	5c41      	ldrb	r1, [r0, r1]
    8822:	4d11      	ldr	r5, [pc, #68]	; (8868 <MeshTasks+0x90>)
    8824:	9101      	str	r1, [sp, #4]
    8826:	2124      	movs	r1, #36	; 0x24
    8828:	5c41      	ldrb	r1, [r0, r1]
    882a:	9100      	str	r1, [sp, #0]
    882c:	69d1      	ldr	r1, [r2, #28]
    882e:	6980      	ldr	r0, [r0, #24]
    8830:	6a12      	ldr	r2, [r2, #32]
    8832:	47a8      	blx	r5
    8834:	2300      	movs	r3, #0
    8836:	7023      	strb	r3, [r4, #0]
    8838:	e7da      	b.n	87f0 <MeshTasks+0x18>
    883a:	46c0      	nop			; (mov r8, r8)
    883c:	00005d55 	.word	0x00005d55
    8840:	20003760 	.word	0x20003760
    8844:	200000ac 	.word	0x200000ac
    8848:	00005979 	.word	0x00005979
    884c:	0000a3bd 	.word	0x0000a3bd
    8850:	20003744 	.word	0x20003744
    8854:	0000595d 	.word	0x0000595d
    8858:	00006831 	.word	0x00006831
    885c:	000066e1 	.word	0x000066e1
    8860:	2000373c 	.word	0x2000373c
    8864:	00008345 	.word	0x00008345
    8868:	000056fd 	.word	0x000056fd

0000886c <MiApp_SendData>:
    886c:	b5f0      	push	{r4, r5, r6, r7, lr}
    886e:	4657      	mov	r7, sl
    8870:	464e      	mov	r6, r9
    8872:	4645      	mov	r5, r8
    8874:	46de      	mov	lr, fp
    8876:	b5e0      	push	{r5, r6, r7, lr}
    8878:	b083      	sub	sp, #12
    887a:	001e      	movs	r6, r3
    887c:	ab0c      	add	r3, sp, #48	; 0x30
    887e:	781f      	ldrb	r7, [r3, #0]
    8880:	ab0d      	add	r3, sp, #52	; 0x34
    8882:	781c      	ldrb	r4, [r3, #0]
    8884:	4b6b      	ldr	r3, [pc, #428]	; (8a34 <MiApp_SendData+0x1c8>)
    8886:	0015      	movs	r5, r2
    8888:	781b      	ldrb	r3, [r3, #0]
    888a:	3b06      	subs	r3, #6
    888c:	2b01      	cmp	r3, #1
    888e:	d907      	bls.n	88a0 <MiApp_SendData+0x34>
    8890:	2000      	movs	r0, #0
    8892:	b003      	add	sp, #12
    8894:	bc3c      	pop	{r2, r3, r4, r5}
    8896:	4690      	mov	r8, r2
    8898:	4699      	mov	r9, r3
    889a:	46a2      	mov	sl, r4
    889c:	46ab      	mov	fp, r5
    889e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    88a0:	2802      	cmp	r0, #2
    88a2:	d1f5      	bne.n	8890 <MiApp_SendData+0x24>
    88a4:	23ff      	movs	r3, #255	; 0xff
    88a6:	469a      	mov	sl, r3
    88a8:	784b      	ldrb	r3, [r1, #1]
    88aa:	780a      	ldrb	r2, [r1, #0]
    88ac:	021b      	lsls	r3, r3, #8
    88ae:	431a      	orrs	r2, r3
    88b0:	4b61      	ldr	r3, [pc, #388]	; (8a38 <MiApp_SendData+0x1cc>)
    88b2:	308e      	adds	r0, #142	; 0x8e
    88b4:	4691      	mov	r9, r2
    88b6:	469b      	mov	fp, r3
    88b8:	4798      	blx	r3
    88ba:	4680      	mov	r8, r0
    88bc:	2800      	cmp	r0, #0
    88be:	d0e7      	beq.n	8890 <MiApp_SendData+0x24>
    88c0:	2203      	movs	r2, #3
    88c2:	7e43      	ldrb	r3, [r0, #25]
    88c4:	2110      	movs	r1, #16
    88c6:	4393      	bics	r3, r2
    88c8:	7643      	strb	r3, [r0, #25]
    88ca:	466a      	mov	r2, sp
    88cc:	464b      	mov	r3, r9
    88ce:	80d3      	strh	r3, [r2, #6]
    88d0:	88d3      	ldrh	r3, [r2, #6]
    88d2:	4699      	mov	r9, r3
    88d4:	464a      	mov	r2, r9
    88d6:	8382      	strh	r2, [r0, #28]
    88d8:	2201      	movs	r2, #1
    88da:	4b58      	ldr	r3, [pc, #352]	; (8a3c <MiApp_SendData+0x1d0>)
    88dc:	4022      	ands	r2, r4
    88de:	881b      	ldrh	r3, [r3, #0]
    88e0:	0112      	lsls	r2, r2, #4
    88e2:	83c3      	strh	r3, [r0, #30]
    88e4:	7e43      	ldrb	r3, [r0, #25]
    88e6:	438b      	bics	r3, r1
    88e8:	4313      	orrs	r3, r2
    88ea:	2238      	movs	r2, #56	; 0x38
    88ec:	7643      	strb	r3, [r0, #25]
    88ee:	5485      	strb	r5, [r0, r2]
    88f0:	7487      	strb	r7, [r0, #18]
    88f2:	2700      	movs	r7, #0
    88f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    88f6:	74c7      	strb	r7, [r0, #19]
    88f8:	6082      	str	r2, [r0, #8]
    88fa:	7507      	strb	r7, [r0, #20]
    88fc:	002a      	movs	r2, r5
    88fe:	0031      	movs	r1, r6
    8900:	3039      	adds	r0, #57	; 0x39
    8902:	4d4f      	ldr	r5, [pc, #316]	; (8a40 <MiApp_SendData+0x1d4>)
    8904:	47a8      	blx	r5
    8906:	4b4f      	ldr	r3, [pc, #316]	; (8a44 <MiApp_SendData+0x1d8>)
    8908:	4599      	cmp	r9, r3
    890a:	d821      	bhi.n	8950 <MiApp_SendData+0xe4>
    890c:	4653      	mov	r3, sl
    890e:	464a      	mov	r2, r9
    8910:	4213      	tst	r3, r2
    8912:	d031      	beq.n	8978 <MiApp_SendData+0x10c>
    8914:	4648      	mov	r0, r9
    8916:	4652      	mov	r2, sl
    8918:	4b48      	ldr	r3, [pc, #288]	; (8a3c <MiApp_SendData+0x1d0>)
    891a:	4390      	bics	r0, r2
    891c:	881b      	ldrh	r3, [r3, #0]
    891e:	4298      	cmp	r0, r3
    8920:	d043      	beq.n	89aa <MiApp_SendData+0x13e>
    8922:	4b49      	ldr	r3, [pc, #292]	; (8a48 <MiApp_SendData+0x1dc>)
    8924:	4798      	blx	r3
    8926:	4643      	mov	r3, r8
    8928:	8198      	strh	r0, [r3, #12]
    892a:	4b48      	ldr	r3, [pc, #288]	; (8a4c <MiApp_SendData+0x1e0>)
    892c:	4298      	cmp	r0, r3
    892e:	d070      	beq.n	8a12 <MiApp_SendData+0x1a6>
    8930:	2c00      	cmp	r4, #0
    8932:	d125      	bne.n	8980 <MiApp_SendData+0x114>
    8934:	4643      	mov	r3, r8
    8936:	4641      	mov	r1, r8
    8938:	745c      	strb	r4, [r3, #17]
    893a:	4845      	ldr	r0, [pc, #276]	; (8a50 <MiApp_SendData+0x1e4>)
    893c:	4b45      	ldr	r3, [pc, #276]	; (8a54 <MiApp_SendData+0x1e8>)
    893e:	4798      	blx	r3
    8940:	4643      	mov	r3, r8
    8942:	4a45      	ldr	r2, [pc, #276]	; (8a58 <MiApp_SendData+0x1ec>)
    8944:	8999      	ldrh	r1, [r3, #12]
    8946:	4640      	mov	r0, r8
    8948:	4b44      	ldr	r3, [pc, #272]	; (8a5c <MiApp_SendData+0x1f0>)
    894a:	4798      	blx	r3
    894c:	2001      	movs	r0, #1
    894e:	e7a0      	b.n	8892 <MiApp_SendData+0x26>
    8950:	4643      	mov	r3, r8
    8952:	2210      	movs	r2, #16
    8954:	7e5b      	ldrb	r3, [r3, #25]
    8956:	4641      	mov	r1, r8
    8958:	4393      	bics	r3, r2
    895a:	4642      	mov	r2, r8
    895c:	483c      	ldr	r0, [pc, #240]	; (8a50 <MiApp_SendData+0x1e4>)
    895e:	7653      	strb	r3, [r2, #25]
    8960:	4c3c      	ldr	r4, [pc, #240]	; (8a54 <MiApp_SendData+0x1e8>)
    8962:	47a0      	blx	r4
    8964:	4b39      	ldr	r3, [pc, #228]	; (8a4c <MiApp_SendData+0x1e0>)
    8966:	4599      	cmp	r9, r3
    8968:	d034      	beq.n	89d4 <MiApp_SendData+0x168>
    896a:	4a3b      	ldr	r2, [pc, #236]	; (8a58 <MiApp_SendData+0x1ec>)
    896c:	4937      	ldr	r1, [pc, #220]	; (8a4c <MiApp_SendData+0x1e0>)
    896e:	4640      	mov	r0, r8
    8970:	4b3a      	ldr	r3, [pc, #232]	; (8a5c <MiApp_SendData+0x1f0>)
    8972:	4798      	blx	r3
    8974:	2001      	movs	r0, #1
    8976:	e78c      	b.n	8892 <MiApp_SendData+0x26>
    8978:	4648      	mov	r0, r9
    897a:	4653      	mov	r3, sl
    897c:	4398      	bics	r0, r3
    897e:	e7d0      	b.n	8922 <MiApp_SendData+0xb6>
    8980:	4b37      	ldr	r3, [pc, #220]	; (8a60 <MiApp_SendData+0x1f4>)
    8982:	4641      	mov	r1, r8
    8984:	681a      	ldr	r2, [r3, #0]
    8986:	2337      	movs	r3, #55	; 0x37
    8988:	5cd3      	ldrb	r3, [r2, r3]
    898a:	4836      	ldr	r0, [pc, #216]	; (8a64 <MiApp_SendData+0x1f8>)
    898c:	3301      	adds	r3, #1
    898e:	740b      	strb	r3, [r1, #16]
    8990:	2338      	movs	r3, #56	; 0x38
    8992:	5cd3      	ldrb	r3, [r2, r3]
    8994:	744b      	strb	r3, [r1, #17]
    8996:	4b2f      	ldr	r3, [pc, #188]	; (8a54 <MiApp_SendData+0x1e8>)
    8998:	4798      	blx	r3
    899a:	4643      	mov	r3, r8
    899c:	4a32      	ldr	r2, [pc, #200]	; (8a68 <MiApp_SendData+0x1fc>)
    899e:	8999      	ldrh	r1, [r3, #12]
    89a0:	4640      	mov	r0, r8
    89a2:	4b2e      	ldr	r3, [pc, #184]	; (8a5c <MiApp_SendData+0x1f0>)
    89a4:	4798      	blx	r3
    89a6:	0020      	movs	r0, r4
    89a8:	e773      	b.n	8892 <MiApp_SendData+0x26>
    89aa:	4643      	mov	r3, r8
    89ac:	464a      	mov	r2, r9
    89ae:	819a      	strh	r2, [r3, #12]
    89b0:	464b      	mov	r3, r9
    89b2:	061b      	lsls	r3, r3, #24
    89b4:	d4bc      	bmi.n	8930 <MiApp_SendData+0xc4>
    89b6:	4b2a      	ldr	r3, [pc, #168]	; (8a60 <MiApp_SendData+0x1f4>)
    89b8:	4641      	mov	r1, r8
    89ba:	681a      	ldr	r2, [r3, #0]
    89bc:	2327      	movs	r3, #39	; 0x27
    89be:	5cd3      	ldrb	r3, [r2, r3]
    89c0:	482a      	ldr	r0, [pc, #168]	; (8a6c <MiApp_SendData+0x200>)
    89c2:	3301      	adds	r3, #1
    89c4:	740b      	strb	r3, [r1, #16]
    89c6:	2338      	movs	r3, #56	; 0x38
    89c8:	5cd3      	ldrb	r3, [r2, r3]
    89ca:	744b      	strb	r3, [r1, #17]
    89cc:	4b21      	ldr	r3, [pc, #132]	; (8a54 <MiApp_SendData+0x1e8>)
    89ce:	4798      	blx	r3
    89d0:	2001      	movs	r0, #1
    89d2:	e75e      	b.n	8892 <MiApp_SendData+0x26>
    89d4:	4b26      	ldr	r3, [pc, #152]	; (8a70 <MiApp_SendData+0x204>)
    89d6:	4798      	blx	r3
    89d8:	2800      	cmp	r0, #0
    89da:	d0c6      	beq.n	896a <MiApp_SendData+0xfe>
    89dc:	4b25      	ldr	r3, [pc, #148]	; (8a74 <MiApp_SendData+0x208>)
    89de:	4798      	blx	r3
    89e0:	2832      	cmp	r0, #50	; 0x32
    89e2:	d9c2      	bls.n	896a <MiApp_SendData+0xfe>
    89e4:	2090      	movs	r0, #144	; 0x90
    89e6:	47d8      	blx	fp
    89e8:	0006      	movs	r6, r0
    89ea:	42b8      	cmp	r0, r7
    89ec:	d0bd      	beq.n	896a <MiApp_SendData+0xfe>
    89ee:	4641      	mov	r1, r8
    89f0:	2290      	movs	r2, #144	; 0x90
    89f2:	47a8      	blx	r5
    89f4:	4b1a      	ldr	r3, [pc, #104]	; (8a60 <MiApp_SendData+0x1f4>)
    89f6:	0031      	movs	r1, r6
    89f8:	681a      	ldr	r2, [r3, #0]
    89fa:	2327      	movs	r3, #39	; 0x27
    89fc:	5cd3      	ldrb	r3, [r2, r3]
    89fe:	2201      	movs	r2, #1
    8a00:	3301      	adds	r3, #1
    8a02:	7433      	strb	r3, [r6, #16]
    8a04:	4643      	mov	r3, r8
    8a06:	7477      	strb	r7, [r6, #17]
    8a08:	4818      	ldr	r0, [pc, #96]	; (8a6c <MiApp_SendData+0x200>)
    8a0a:	751a      	strb	r2, [r3, #20]
    8a0c:	60b7      	str	r7, [r6, #8]
    8a0e:	47a0      	blx	r4
    8a10:	e7ab      	b.n	896a <MiApp_SendData+0xfe>
    8a12:	4b19      	ldr	r3, [pc, #100]	; (8a78 <MiApp_SendData+0x20c>)
    8a14:	4648      	mov	r0, r9
    8a16:	4798      	blx	r3
    8a18:	4b11      	ldr	r3, [pc, #68]	; (8a60 <MiApp_SendData+0x1f4>)
    8a1a:	4818      	ldr	r0, [pc, #96]	; (8a7c <MiApp_SendData+0x210>)
    8a1c:	681a      	ldr	r2, [r3, #0]
    8a1e:	2326      	movs	r3, #38	; 0x26
    8a20:	5cd3      	ldrb	r3, [r2, r3]
    8a22:	4642      	mov	r2, r8
    8a24:	3301      	adds	r3, #1
    8a26:	7413      	strb	r3, [r2, #16]
    8a28:	4641      	mov	r1, r8
    8a2a:	4b0a      	ldr	r3, [pc, #40]	; (8a54 <MiApp_SendData+0x1e8>)
    8a2c:	4798      	blx	r3
    8a2e:	2001      	movs	r0, #1
    8a30:	e72f      	b.n	8892 <MiApp_SendData+0x26>
    8a32:	46c0      	nop			; (mov r8, r8)
    8a34:	200009b4 	.word	0x200009b4
    8a38:	0000653d 	.word	0x0000653d
    8a3c:	2000376c 	.word	0x2000376c
    8a40:	0000c803 	.word	0x0000c803
    8a44:	0000fffc 	.word	0x0000fffc
    8a48:	0000bfc5 	.word	0x0000bfc5
    8a4c:	0000ffff 	.word	0x0000ffff
    8a50:	2000370c 	.word	0x2000370c
    8a54:	000066a9 	.word	0x000066a9
    8a58:	00008375 	.word	0x00008375
    8a5c:	00009d85 	.word	0x00009d85
    8a60:	20003724 	.word	0x20003724
    8a64:	2000372c 	.word	0x2000372c
    8a68:	0000850d 	.word	0x0000850d
    8a6c:	20003718 	.word	0x20003718
    8a70:	0000ba39 	.word	0x0000ba39
    8a74:	000065c9 	.word	0x000065c9
    8a78:	0000c1cd 	.word	0x0000c1cd
    8a7c:	200037a8 	.word	0x200037a8

00008a80 <MiApp_Get>:
    8a80:	2801      	cmp	r0, #1
    8a82:	d012      	beq.n	8aaa <MiApp_Get+0x2a>
    8a84:	2800      	cmp	r0, #0
    8a86:	d00b      	beq.n	8aa0 <MiApp_Get+0x20>
    8a88:	2802      	cmp	r0, #2
    8a8a:	d107      	bne.n	8a9c <MiApp_Get+0x1c>
    8a8c:	4b08      	ldr	r3, [pc, #32]	; (8ab0 <MiApp_Get+0x30>)
    8a8e:	881a      	ldrh	r2, [r3, #0]
    8a90:	2001      	movs	r0, #1
    8a92:	700a      	strb	r2, [r1, #0]
    8a94:	881b      	ldrh	r3, [r3, #0]
    8a96:	0a1b      	lsrs	r3, r3, #8
    8a98:	704b      	strb	r3, [r1, #1]
    8a9a:	e000      	b.n	8a9e <MiApp_Get+0x1e>
    8a9c:	2000      	movs	r0, #0
    8a9e:	4770      	bx	lr
    8aa0:	4b04      	ldr	r3, [pc, #16]	; (8ab4 <MiApp_Get+0x34>)
    8aa2:	2001      	movs	r0, #1
    8aa4:	781b      	ldrb	r3, [r3, #0]
    8aa6:	700b      	strb	r3, [r1, #0]
    8aa8:	e7f9      	b.n	8a9e <MiApp_Get+0x1e>
    8aaa:	4b03      	ldr	r3, [pc, #12]	; (8ab8 <MiApp_Get+0x38>)
    8aac:	e7ef      	b.n	8a8e <MiApp_Get+0xe>
    8aae:	46c0      	nop			; (mov r8, r8)
    8ab0:	2000376c 	.word	0x2000376c
    8ab4:	20003738 	.word	0x20003738
    8ab8:	20003758 	.word	0x20003758

00008abc <bloomFilterAddressCheck>:
    8abc:	b5f0      	push	{r4, r5, r6, r7, lr}
    8abe:	464e      	mov	r6, r9
    8ac0:	46de      	mov	lr, fp
    8ac2:	4657      	mov	r7, sl
    8ac4:	4645      	mov	r5, r8
    8ac6:	b5e0      	push	{r5, r6, r7, lr}
    8ac8:	4bf5      	ldr	r3, [pc, #980]	; (8ea0 <bloomFilterAddressCheck+0x3e4>)
    8aca:	b087      	sub	sp, #28
    8acc:	781b      	ldrb	r3, [r3, #0]
    8ace:	9003      	str	r0, [sp, #12]
    8ad0:	000e      	movs	r6, r1
    8ad2:	9300      	str	r3, [sp, #0]
    8ad4:	2b00      	cmp	r3, #0
    8ad6:	d001      	beq.n	8adc <bloomFilterAddressCheck+0x20>
    8ad8:	f000 fe65 	bl	97a6 <bloomFilterAddressCheck+0xcea>
    8adc:	7811      	ldrb	r1, [r2, #0]
    8ade:	020b      	lsls	r3, r1, #8
    8ae0:	0249      	lsls	r1, r1, #9
    8ae2:	b209      	sxth	r1, r1
    8ae4:	b218      	sxth	r0, r3
    8ae6:	468c      	mov	ip, r1
    8ae8:	4680      	mov	r8, r0
    8aea:	4660      	mov	r0, ip
    8aec:	4644      	mov	r4, r8
    8aee:	49ed      	ldr	r1, [pc, #948]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8af0:	005b      	lsls	r3, r3, #1
    8af2:	4041      	eors	r1, r0
    8af4:	b29b      	uxth	r3, r3
    8af6:	b289      	uxth	r1, r1
    8af8:	9304      	str	r3, [sp, #16]
    8afa:	1c18      	adds	r0, r3, #0
    8afc:	2c00      	cmp	r4, #0
    8afe:	da01      	bge.n	8b04 <bloomFilterAddressCheck+0x48>
    8b00:	f000 fe5b 	bl	97ba <bloomFilterAddressCheck+0xcfe>
    8b04:	b284      	uxth	r4, r0
    8b06:	49e7      	ldr	r1, [pc, #924]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8b08:	0064      	lsls	r4, r4, #1
    8b0a:	4061      	eors	r1, r4
    8b0c:	b209      	sxth	r1, r1
    8b0e:	b289      	uxth	r1, r1
    8b10:	0044      	lsls	r4, r0, #1
    8b12:	0403      	lsls	r3, r0, #16
    8b14:	d501      	bpl.n	8b1a <bloomFilterAddressCheck+0x5e>
    8b16:	f000 fe53 	bl	97c0 <bloomFilterAddressCheck+0xd04>
    8b1a:	b2a0      	uxth	r0, r4
    8b1c:	49e1      	ldr	r1, [pc, #900]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8b1e:	0040      	lsls	r0, r0, #1
    8b20:	4041      	eors	r1, r0
    8b22:	b289      	uxth	r1, r1
    8b24:	0060      	lsls	r0, r4, #1
    8b26:	0423      	lsls	r3, r4, #16
    8b28:	d501      	bpl.n	8b2e <bloomFilterAddressCheck+0x72>
    8b2a:	f000 fe54 	bl	97d6 <bloomFilterAddressCheck+0xd1a>
    8b2e:	b284      	uxth	r4, r0
    8b30:	49dc      	ldr	r1, [pc, #880]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8b32:	0064      	lsls	r4, r4, #1
    8b34:	4061      	eors	r1, r4
    8b36:	b289      	uxth	r1, r1
    8b38:	0044      	lsls	r4, r0, #1
    8b3a:	0403      	lsls	r3, r0, #16
    8b3c:	d501      	bpl.n	8b42 <bloomFilterAddressCheck+0x86>
    8b3e:	f000 fe55 	bl	97ec <bloomFilterAddressCheck+0xd30>
    8b42:	b2a0      	uxth	r0, r4
    8b44:	49d7      	ldr	r1, [pc, #860]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8b46:	0040      	lsls	r0, r0, #1
    8b48:	4041      	eors	r1, r0
    8b4a:	b289      	uxth	r1, r1
    8b4c:	0060      	lsls	r0, r4, #1
    8b4e:	0423      	lsls	r3, r4, #16
    8b50:	d501      	bpl.n	8b56 <bloomFilterAddressCheck+0x9a>
    8b52:	f000 fe56 	bl	9802 <bloomFilterAddressCheck+0xd46>
    8b56:	b284      	uxth	r4, r0
    8b58:	49d2      	ldr	r1, [pc, #840]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8b5a:	0064      	lsls	r4, r4, #1
    8b5c:	4061      	eors	r1, r4
    8b5e:	b289      	uxth	r1, r1
    8b60:	0044      	lsls	r4, r0, #1
    8b62:	0403      	lsls	r3, r0, #16
    8b64:	d501      	bpl.n	8b6a <bloomFilterAddressCheck+0xae>
    8b66:	f000 fe57 	bl	9818 <bloomFilterAddressCheck+0xd5c>
    8b6a:	b2a0      	uxth	r0, r4
    8b6c:	49cd      	ldr	r1, [pc, #820]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8b6e:	0040      	lsls	r0, r0, #1
    8b70:	4041      	eors	r1, r0
    8b72:	b289      	uxth	r1, r1
    8b74:	0060      	lsls	r0, r4, #1
    8b76:	0423      	lsls	r3, r4, #16
    8b78:	d501      	bpl.n	8b7e <bloomFilterAddressCheck+0xc2>
    8b7a:	f000 fe58 	bl	982e <bloomFilterAddressCheck+0xd72>
    8b7e:	b284      	uxth	r4, r0
    8b80:	49c8      	ldr	r1, [pc, #800]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8b82:	0064      	lsls	r4, r4, #1
    8b84:	4061      	eors	r1, r4
    8b86:	2401      	movs	r4, #1
    8b88:	5714      	ldrsb	r4, [r2, r4]
    8b8a:	b289      	uxth	r1, r1
    8b8c:	0224      	lsls	r4, r4, #8
    8b8e:	0045      	lsls	r5, r0, #1
    8b90:	0403      	lsls	r3, r0, #16
    8b92:	d501      	bpl.n	8b98 <bloomFilterAddressCheck+0xdc>
    8b94:	f000 fe4e 	bl	9834 <bloomFilterAddressCheck+0xd78>
    8b98:	4065      	eors	r5, r4
    8b9a:	b22d      	sxth	r5, r5
    8b9c:	b2a9      	uxth	r1, r5
    8b9e:	48c1      	ldr	r0, [pc, #772]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8ba0:	0049      	lsls	r1, r1, #1
    8ba2:	4048      	eors	r0, r1
    8ba4:	b280      	uxth	r0, r0
    8ba6:	2d00      	cmp	r5, #0
    8ba8:	da01      	bge.n	8bae <bloomFilterAddressCheck+0xf2>
    8baa:	f000 fe46 	bl	983a <bloomFilterAddressCheck+0xd7e>
    8bae:	48bd      	ldr	r0, [pc, #756]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8bb0:	b28d      	uxth	r5, r1
    8bb2:	006d      	lsls	r5, r5, #1
    8bb4:	4045      	eors	r5, r0
    8bb6:	b2ad      	uxth	r5, r5
    8bb8:	0048      	lsls	r0, r1, #1
    8bba:	040b      	lsls	r3, r1, #16
    8bbc:	d501      	bpl.n	8bc2 <bloomFilterAddressCheck+0x106>
    8bbe:	f000 fe47 	bl	9850 <bloomFilterAddressCheck+0xd94>
    8bc2:	b285      	uxth	r5, r0
    8bc4:	49b7      	ldr	r1, [pc, #732]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8bc6:	006d      	lsls	r5, r5, #1
    8bc8:	4069      	eors	r1, r5
    8bca:	b289      	uxth	r1, r1
    8bcc:	0045      	lsls	r5, r0, #1
    8bce:	0403      	lsls	r3, r0, #16
    8bd0:	d501      	bpl.n	8bd6 <bloomFilterAddressCheck+0x11a>
    8bd2:	f000 fe48 	bl	9866 <bloomFilterAddressCheck+0xdaa>
    8bd6:	b2a8      	uxth	r0, r5
    8bd8:	49b2      	ldr	r1, [pc, #712]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8bda:	0040      	lsls	r0, r0, #1
    8bdc:	4041      	eors	r1, r0
    8bde:	b289      	uxth	r1, r1
    8be0:	0068      	lsls	r0, r5, #1
    8be2:	042b      	lsls	r3, r5, #16
    8be4:	d501      	bpl.n	8bea <bloomFilterAddressCheck+0x12e>
    8be6:	f000 fe49 	bl	987c <bloomFilterAddressCheck+0xdc0>
    8bea:	b285      	uxth	r5, r0
    8bec:	49ad      	ldr	r1, [pc, #692]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8bee:	006d      	lsls	r5, r5, #1
    8bf0:	4069      	eors	r1, r5
    8bf2:	b289      	uxth	r1, r1
    8bf4:	0045      	lsls	r5, r0, #1
    8bf6:	0403      	lsls	r3, r0, #16
    8bf8:	d501      	bpl.n	8bfe <bloomFilterAddressCheck+0x142>
    8bfa:	f000 fe4a 	bl	9892 <bloomFilterAddressCheck+0xdd6>
    8bfe:	b2a8      	uxth	r0, r5
    8c00:	49a8      	ldr	r1, [pc, #672]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8c02:	0040      	lsls	r0, r0, #1
    8c04:	4041      	eors	r1, r0
    8c06:	b289      	uxth	r1, r1
    8c08:	0068      	lsls	r0, r5, #1
    8c0a:	042b      	lsls	r3, r5, #16
    8c0c:	d501      	bpl.n	8c12 <bloomFilterAddressCheck+0x156>
    8c0e:	f000 fe4b 	bl	98a8 <bloomFilterAddressCheck+0xdec>
    8c12:	b285      	uxth	r5, r0
    8c14:	49a3      	ldr	r1, [pc, #652]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8c16:	006d      	lsls	r5, r5, #1
    8c18:	4069      	eors	r1, r5
    8c1a:	b289      	uxth	r1, r1
    8c1c:	0045      	lsls	r5, r0, #1
    8c1e:	0403      	lsls	r3, r0, #16
    8c20:	d501      	bpl.n	8c26 <bloomFilterAddressCheck+0x16a>
    8c22:	f000 fe4c 	bl	98be <bloomFilterAddressCheck+0xe02>
    8c26:	b2a8      	uxth	r0, r5
    8c28:	499e      	ldr	r1, [pc, #632]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8c2a:	0040      	lsls	r0, r0, #1
    8c2c:	4041      	eors	r1, r0
    8c2e:	2002      	movs	r0, #2
    8c30:	5610      	ldrsb	r0, [r2, r0]
    8c32:	006f      	lsls	r7, r5, #1
    8c34:	b289      	uxth	r1, r1
    8c36:	0200      	lsls	r0, r0, #8
    8c38:	46b9      	mov	r9, r7
    8c3a:	042b      	lsls	r3, r5, #16
    8c3c:	d501      	bpl.n	8c42 <bloomFilterAddressCheck+0x186>
    8c3e:	f000 fe41 	bl	98c4 <bloomFilterAddressCheck+0xe08>
    8c42:	464d      	mov	r5, r9
    8c44:	4045      	eors	r5, r0
    8c46:	b22d      	sxth	r5, r5
    8c48:	b2a9      	uxth	r1, r5
    8c4a:	0049      	lsls	r1, r1, #1
    8c4c:	4689      	mov	r9, r1
    8c4e:	464f      	mov	r7, r9
    8c50:	4994      	ldr	r1, [pc, #592]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8c52:	4079      	eors	r1, r7
    8c54:	b289      	uxth	r1, r1
    8c56:	468a      	mov	sl, r1
    8c58:	4649      	mov	r1, r9
    8c5a:	2d00      	cmp	r5, #0
    8c5c:	da01      	bge.n	8c62 <bloomFilterAddressCheck+0x1a6>
    8c5e:	f000 fe34 	bl	98ca <bloomFilterAddressCheck+0xe0e>
    8c62:	b28d      	uxth	r5, r1
    8c64:	006d      	lsls	r5, r5, #1
    8c66:	46a9      	mov	r9, r5
    8c68:	464f      	mov	r7, r9
    8c6a:	4d8e      	ldr	r5, [pc, #568]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8c6c:	407d      	eors	r5, r7
    8c6e:	b2ad      	uxth	r5, r5
    8c70:	46a9      	mov	r9, r5
    8c72:	004d      	lsls	r5, r1, #1
    8c74:	040b      	lsls	r3, r1, #16
    8c76:	d501      	bpl.n	8c7c <bloomFilterAddressCheck+0x1c0>
    8c78:	f000 fe2a 	bl	98d0 <bloomFilterAddressCheck+0xe14>
    8c7c:	b2a9      	uxth	r1, r5
    8c7e:	0049      	lsls	r1, r1, #1
    8c80:	4689      	mov	r9, r1
    8c82:	464f      	mov	r7, r9
    8c84:	4987      	ldr	r1, [pc, #540]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8c86:	4079      	eors	r1, r7
    8c88:	006f      	lsls	r7, r5, #1
    8c8a:	b289      	uxth	r1, r1
    8c8c:	46b9      	mov	r9, r7
    8c8e:	042b      	lsls	r3, r5, #16
    8c90:	d501      	bpl.n	8c96 <bloomFilterAddressCheck+0x1da>
    8c92:	f000 fe20 	bl	98d6 <bloomFilterAddressCheck+0xe1a>
    8c96:	4649      	mov	r1, r9
    8c98:	466b      	mov	r3, sp
    8c9a:	b28d      	uxth	r5, r1
    8c9c:	8099      	strh	r1, [r3, #4]
    8c9e:	4981      	ldr	r1, [pc, #516]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8ca0:	006d      	lsls	r5, r5, #1
    8ca2:	4069      	eors	r1, r5
    8ca4:	464f      	mov	r7, r9
    8ca6:	464d      	mov	r5, r9
    8ca8:	b289      	uxth	r1, r1
    8caa:	006d      	lsls	r5, r5, #1
    8cac:	043b      	lsls	r3, r7, #16
    8cae:	d501      	bpl.n	8cb4 <bloomFilterAddressCheck+0x1f8>
    8cb0:	f000 fe14 	bl	98dc <bloomFilterAddressCheck+0xe20>
    8cb4:	b2a9      	uxth	r1, r5
    8cb6:	0049      	lsls	r1, r1, #1
    8cb8:	4689      	mov	r9, r1
    8cba:	464f      	mov	r7, r9
    8cbc:	4979      	ldr	r1, [pc, #484]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8cbe:	4079      	eors	r1, r7
    8cc0:	006f      	lsls	r7, r5, #1
    8cc2:	b289      	uxth	r1, r1
    8cc4:	46b9      	mov	r9, r7
    8cc6:	042b      	lsls	r3, r5, #16
    8cc8:	d501      	bpl.n	8cce <bloomFilterAddressCheck+0x212>
    8cca:	f000 fe0a 	bl	98e2 <bloomFilterAddressCheck+0xe26>
    8cce:	4649      	mov	r1, r9
    8cd0:	466b      	mov	r3, sp
    8cd2:	b28d      	uxth	r5, r1
    8cd4:	8099      	strh	r1, [r3, #4]
    8cd6:	4973      	ldr	r1, [pc, #460]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8cd8:	006d      	lsls	r5, r5, #1
    8cda:	4069      	eors	r1, r5
    8cdc:	464f      	mov	r7, r9
    8cde:	464d      	mov	r5, r9
    8ce0:	b289      	uxth	r1, r1
    8ce2:	006d      	lsls	r5, r5, #1
    8ce4:	043b      	lsls	r3, r7, #16
    8ce6:	d501      	bpl.n	8cec <bloomFilterAddressCheck+0x230>
    8ce8:	f000 fdfe 	bl	98e8 <bloomFilterAddressCheck+0xe2c>
    8cec:	b2a9      	uxth	r1, r5
    8cee:	0049      	lsls	r1, r1, #1
    8cf0:	4689      	mov	r9, r1
    8cf2:	464f      	mov	r7, r9
    8cf4:	496b      	ldr	r1, [pc, #428]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8cf6:	4079      	eors	r1, r7
    8cf8:	006f      	lsls	r7, r5, #1
    8cfa:	b289      	uxth	r1, r1
    8cfc:	46ba      	mov	sl, r7
    8cfe:	042b      	lsls	r3, r5, #16
    8d00:	d501      	bpl.n	8d06 <bloomFilterAddressCheck+0x24a>
    8d02:	f000 fdf4 	bl	98ee <bloomFilterAddressCheck+0xe32>
    8d06:	4651      	mov	r1, sl
    8d08:	466b      	mov	r3, sp
    8d0a:	b28d      	uxth	r5, r1
    8d0c:	8099      	strh	r1, [r3, #4]
    8d0e:	4965      	ldr	r1, [pc, #404]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8d10:	006d      	lsls	r5, r5, #1
    8d12:	4069      	eors	r1, r5
    8d14:	b289      	uxth	r1, r1
    8d16:	4689      	mov	r9, r1
    8d18:	2103      	movs	r1, #3
    8d1a:	4655      	mov	r5, sl
    8d1c:	4657      	mov	r7, sl
    8d1e:	5651      	ldrsb	r1, [r2, r1]
    8d20:	006d      	lsls	r5, r5, #1
    8d22:	0209      	lsls	r1, r1, #8
    8d24:	043b      	lsls	r3, r7, #16
    8d26:	d501      	bpl.n	8d2c <bloomFilterAddressCheck+0x270>
    8d28:	f000 fde4 	bl	98f4 <bloomFilterAddressCheck+0xe38>
    8d2c:	404d      	eors	r5, r1
    8d2e:	b22d      	sxth	r5, r5
    8d30:	466b      	mov	r3, sp
    8d32:	46a9      	mov	r9, r5
    8d34:	4f5b      	ldr	r7, [pc, #364]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8d36:	b2ad      	uxth	r5, r5
    8d38:	006d      	lsls	r5, r5, #1
    8d3a:	406f      	eors	r7, r5
    8d3c:	809f      	strh	r7, [r3, #4]
    8d3e:	b2bf      	uxth	r7, r7
    8d40:	46ba      	mov	sl, r7
    8d42:	464f      	mov	r7, r9
    8d44:	2f00      	cmp	r7, #0
    8d46:	da01      	bge.n	8d4c <bloomFilterAddressCheck+0x290>
    8d48:	f000 fdd7 	bl	98fa <bloomFilterAddressCheck+0xe3e>
    8d4c:	b2af      	uxth	r7, r5
    8d4e:	007f      	lsls	r7, r7, #1
    8d50:	46ba      	mov	sl, r7
    8d52:	4f54      	ldr	r7, [pc, #336]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8d54:	46b9      	mov	r9, r7
    8d56:	4657      	mov	r7, sl
    8d58:	464b      	mov	r3, r9
    8d5a:	405f      	eors	r7, r3
    8d5c:	1c3b      	adds	r3, r7, #0
    8d5e:	466f      	mov	r7, sp
    8d60:	80bb      	strh	r3, [r7, #4]
    8d62:	88bb      	ldrh	r3, [r7, #4]
    8d64:	469a      	mov	sl, r3
    8d66:	006b      	lsls	r3, r5, #1
    8d68:	4699      	mov	r9, r3
    8d6a:	042b      	lsls	r3, r5, #16
    8d6c:	d501      	bpl.n	8d72 <bloomFilterAddressCheck+0x2b6>
    8d6e:	f000 fdc7 	bl	9900 <bloomFilterAddressCheck+0xe44>
    8d72:	464b      	mov	r3, r9
    8d74:	466d      	mov	r5, sp
    8d76:	80ab      	strh	r3, [r5, #4]
    8d78:	88ad      	ldrh	r5, [r5, #4]
    8d7a:	006b      	lsls	r3, r5, #1
    8d7c:	4d49      	ldr	r5, [pc, #292]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8d7e:	405d      	eors	r5, r3
    8d80:	464b      	mov	r3, r9
    8d82:	005b      	lsls	r3, r3, #1
    8d84:	469a      	mov	sl, r3
    8d86:	464b      	mov	r3, r9
    8d88:	b2ad      	uxth	r5, r5
    8d8a:	041b      	lsls	r3, r3, #16
    8d8c:	d501      	bpl.n	8d92 <bloomFilterAddressCheck+0x2d6>
    8d8e:	f000 fdba 	bl	9906 <bloomFilterAddressCheck+0xe4a>
    8d92:	4653      	mov	r3, sl
    8d94:	466d      	mov	r5, sp
    8d96:	80ab      	strh	r3, [r5, #4]
    8d98:	88ad      	ldrh	r5, [r5, #4]
    8d9a:	006b      	lsls	r3, r5, #1
    8d9c:	4d41      	ldr	r5, [pc, #260]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8d9e:	405d      	eors	r5, r3
    8da0:	4653      	mov	r3, sl
    8da2:	005b      	lsls	r3, r3, #1
    8da4:	4699      	mov	r9, r3
    8da6:	4653      	mov	r3, sl
    8da8:	b2ad      	uxth	r5, r5
    8daa:	041b      	lsls	r3, r3, #16
    8dac:	d501      	bpl.n	8db2 <bloomFilterAddressCheck+0x2f6>
    8dae:	f000 fdad 	bl	990c <bloomFilterAddressCheck+0xe50>
    8db2:	464b      	mov	r3, r9
    8db4:	466d      	mov	r5, sp
    8db6:	80ab      	strh	r3, [r5, #4]
    8db8:	88ad      	ldrh	r5, [r5, #4]
    8dba:	006b      	lsls	r3, r5, #1
    8dbc:	4d39      	ldr	r5, [pc, #228]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8dbe:	405d      	eors	r5, r3
    8dc0:	464b      	mov	r3, r9
    8dc2:	005b      	lsls	r3, r3, #1
    8dc4:	469a      	mov	sl, r3
    8dc6:	464b      	mov	r3, r9
    8dc8:	b2ad      	uxth	r5, r5
    8dca:	041b      	lsls	r3, r3, #16
    8dcc:	d501      	bpl.n	8dd2 <bloomFilterAddressCheck+0x316>
    8dce:	f000 fda0 	bl	9912 <bloomFilterAddressCheck+0xe56>
    8dd2:	4653      	mov	r3, sl
    8dd4:	466d      	mov	r5, sp
    8dd6:	80ab      	strh	r3, [r5, #4]
    8dd8:	88ad      	ldrh	r5, [r5, #4]
    8dda:	006b      	lsls	r3, r5, #1
    8ddc:	4d31      	ldr	r5, [pc, #196]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8dde:	405d      	eors	r5, r3
    8de0:	4653      	mov	r3, sl
    8de2:	005b      	lsls	r3, r3, #1
    8de4:	4699      	mov	r9, r3
    8de6:	4653      	mov	r3, sl
    8de8:	b2ad      	uxth	r5, r5
    8dea:	041b      	lsls	r3, r3, #16
    8dec:	d501      	bpl.n	8df2 <bloomFilterAddressCheck+0x336>
    8dee:	f000 fd93 	bl	9918 <bloomFilterAddressCheck+0xe5c>
    8df2:	464b      	mov	r3, r9
    8df4:	466d      	mov	r5, sp
    8df6:	80ab      	strh	r3, [r5, #4]
    8df8:	88ad      	ldrh	r5, [r5, #4]
    8dfa:	006b      	lsls	r3, r5, #1
    8dfc:	4d29      	ldr	r5, [pc, #164]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8dfe:	405d      	eors	r5, r3
    8e00:	464b      	mov	r3, r9
    8e02:	005b      	lsls	r3, r3, #1
    8e04:	469a      	mov	sl, r3
    8e06:	464b      	mov	r3, r9
    8e08:	b2ad      	uxth	r5, r5
    8e0a:	041b      	lsls	r3, r3, #16
    8e0c:	d501      	bpl.n	8e12 <bloomFilterAddressCheck+0x356>
    8e0e:	f000 fd86 	bl	991e <bloomFilterAddressCheck+0xe62>
    8e12:	4653      	mov	r3, sl
    8e14:	466d      	mov	r5, sp
    8e16:	80ab      	strh	r3, [r5, #4]
    8e18:	88ad      	ldrh	r5, [r5, #4]
    8e1a:	006b      	lsls	r3, r5, #1
    8e1c:	4d21      	ldr	r5, [pc, #132]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8e1e:	405d      	eors	r5, r3
    8e20:	b2ab      	uxth	r3, r5
    8e22:	2504      	movs	r5, #4
    8e24:	5755      	ldrsb	r5, [r2, r5]
    8e26:	4699      	mov	r9, r3
    8e28:	022b      	lsls	r3, r5, #8
    8e2a:	469b      	mov	fp, r3
    8e2c:	4653      	mov	r3, sl
    8e2e:	005d      	lsls	r5, r3, #1
    8e30:	041b      	lsls	r3, r3, #16
    8e32:	d501      	bpl.n	8e38 <bloomFilterAddressCheck+0x37c>
    8e34:	f000 fd76 	bl	9924 <bloomFilterAddressCheck+0xe68>
    8e38:	465b      	mov	r3, fp
    8e3a:	405d      	eors	r5, r3
    8e3c:	b22b      	sxth	r3, r5
    8e3e:	466d      	mov	r5, sp
    8e40:	4699      	mov	r9, r3
    8e42:	80ab      	strh	r3, [r5, #4]
    8e44:	4b17      	ldr	r3, [pc, #92]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8e46:	88ad      	ldrh	r5, [r5, #4]
    8e48:	001f      	movs	r7, r3
    8e4a:	006d      	lsls	r5, r5, #1
    8e4c:	406f      	eors	r7, r5
    8e4e:	1c3b      	adds	r3, r7, #0
    8e50:	466f      	mov	r7, sp
    8e52:	80bb      	strh	r3, [r7, #4]
    8e54:	88bb      	ldrh	r3, [r7, #4]
    8e56:	469a      	mov	sl, r3
    8e58:	464b      	mov	r3, r9
    8e5a:	2b00      	cmp	r3, #0
    8e5c:	da01      	bge.n	8e62 <bloomFilterAddressCheck+0x3a6>
    8e5e:	f000 fd64 	bl	992a <bloomFilterAddressCheck+0xe6e>
    8e62:	b2ab      	uxth	r3, r5
    8e64:	005b      	lsls	r3, r3, #1
    8e66:	469a      	mov	sl, r3
    8e68:	4657      	mov	r7, sl
    8e6a:	4b0e      	ldr	r3, [pc, #56]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8e6c:	405f      	eors	r7, r3
    8e6e:	1c3b      	adds	r3, r7, #0
    8e70:	466f      	mov	r7, sp
    8e72:	80bb      	strh	r3, [r7, #4]
    8e74:	88bb      	ldrh	r3, [r7, #4]
    8e76:	469a      	mov	sl, r3
    8e78:	006b      	lsls	r3, r5, #1
    8e7a:	4699      	mov	r9, r3
    8e7c:	042b      	lsls	r3, r5, #16
    8e7e:	d501      	bpl.n	8e84 <bloomFilterAddressCheck+0x3c8>
    8e80:	f000 fd56 	bl	9930 <bloomFilterAddressCheck+0xe74>
    8e84:	464b      	mov	r3, r9
    8e86:	466d      	mov	r5, sp
    8e88:	80ab      	strh	r3, [r5, #4]
    8e8a:	88ad      	ldrh	r5, [r5, #4]
    8e8c:	006b      	lsls	r3, r5, #1
    8e8e:	4d05      	ldr	r5, [pc, #20]	; (8ea4 <bloomFilterAddressCheck+0x3e8>)
    8e90:	405d      	eors	r5, r3
    8e92:	464b      	mov	r3, r9
    8e94:	005b      	lsls	r3, r3, #1
    8e96:	469a      	mov	sl, r3
    8e98:	464b      	mov	r3, r9
    8e9a:	b2ad      	uxth	r5, r5
    8e9c:	e004      	b.n	8ea8 <bloomFilterAddressCheck+0x3ec>
    8e9e:	46c0      	nop			; (mov r8, r8)
    8ea0:	200000ad 	.word	0x200000ad
    8ea4:	00001021 	.word	0x00001021
    8ea8:	041b      	lsls	r3, r3, #16
    8eaa:	d501      	bpl.n	8eb0 <bloomFilterAddressCheck+0x3f4>
    8eac:	f000 fd43 	bl	9936 <bloomFilterAddressCheck+0xe7a>
    8eb0:	4653      	mov	r3, sl
    8eb2:	466d      	mov	r5, sp
    8eb4:	80ab      	strh	r3, [r5, #4]
    8eb6:	88ad      	ldrh	r5, [r5, #4]
    8eb8:	006b      	lsls	r3, r5, #1
    8eba:	4de9      	ldr	r5, [pc, #932]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    8ebc:	405d      	eors	r5, r3
    8ebe:	4653      	mov	r3, sl
    8ec0:	005b      	lsls	r3, r3, #1
    8ec2:	4699      	mov	r9, r3
    8ec4:	4653      	mov	r3, sl
    8ec6:	b2ad      	uxth	r5, r5
    8ec8:	041b      	lsls	r3, r3, #16
    8eca:	d501      	bpl.n	8ed0 <bloomFilterAddressCheck+0x414>
    8ecc:	f000 fd36 	bl	993c <bloomFilterAddressCheck+0xe80>
    8ed0:	464b      	mov	r3, r9
    8ed2:	466d      	mov	r5, sp
    8ed4:	80ab      	strh	r3, [r5, #4]
    8ed6:	88ad      	ldrh	r5, [r5, #4]
    8ed8:	006b      	lsls	r3, r5, #1
    8eda:	4de1      	ldr	r5, [pc, #900]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    8edc:	405d      	eors	r5, r3
    8ede:	464b      	mov	r3, r9
    8ee0:	005b      	lsls	r3, r3, #1
    8ee2:	469a      	mov	sl, r3
    8ee4:	464b      	mov	r3, r9
    8ee6:	b2ad      	uxth	r5, r5
    8ee8:	041b      	lsls	r3, r3, #16
    8eea:	d501      	bpl.n	8ef0 <bloomFilterAddressCheck+0x434>
    8eec:	f000 fd29 	bl	9942 <bloomFilterAddressCheck+0xe86>
    8ef0:	4653      	mov	r3, sl
    8ef2:	466d      	mov	r5, sp
    8ef4:	80ab      	strh	r3, [r5, #4]
    8ef6:	88ad      	ldrh	r5, [r5, #4]
    8ef8:	006b      	lsls	r3, r5, #1
    8efa:	4dd9      	ldr	r5, [pc, #868]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    8efc:	405d      	eors	r5, r3
    8efe:	4653      	mov	r3, sl
    8f00:	005b      	lsls	r3, r3, #1
    8f02:	4699      	mov	r9, r3
    8f04:	4653      	mov	r3, sl
    8f06:	b2ad      	uxth	r5, r5
    8f08:	041b      	lsls	r3, r3, #16
    8f0a:	d501      	bpl.n	8f10 <bloomFilterAddressCheck+0x454>
    8f0c:	f000 fd1c 	bl	9948 <bloomFilterAddressCheck+0xe8c>
    8f10:	464b      	mov	r3, r9
    8f12:	466d      	mov	r5, sp
    8f14:	80ab      	strh	r3, [r5, #4]
    8f16:	88ad      	ldrh	r5, [r5, #4]
    8f18:	006b      	lsls	r3, r5, #1
    8f1a:	4dd1      	ldr	r5, [pc, #836]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    8f1c:	405d      	eors	r5, r3
    8f1e:	464b      	mov	r3, r9
    8f20:	005b      	lsls	r3, r3, #1
    8f22:	469a      	mov	sl, r3
    8f24:	464b      	mov	r3, r9
    8f26:	b2ad      	uxth	r5, r5
    8f28:	041b      	lsls	r3, r3, #16
    8f2a:	d501      	bpl.n	8f30 <bloomFilterAddressCheck+0x474>
    8f2c:	f000 fd0f 	bl	994e <bloomFilterAddressCheck+0xe92>
    8f30:	4653      	mov	r3, sl
    8f32:	466d      	mov	r5, sp
    8f34:	80ab      	strh	r3, [r5, #4]
    8f36:	88ad      	ldrh	r5, [r5, #4]
    8f38:	006b      	lsls	r3, r5, #1
    8f3a:	4dc9      	ldr	r5, [pc, #804]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    8f3c:	405d      	eors	r5, r3
    8f3e:	b2ab      	uxth	r3, r5
    8f40:	2505      	movs	r5, #5
    8f42:	5755      	ldrsb	r5, [r2, r5]
    8f44:	4699      	mov	r9, r3
    8f46:	022b      	lsls	r3, r5, #8
    8f48:	9301      	str	r3, [sp, #4]
    8f4a:	4653      	mov	r3, sl
    8f4c:	005d      	lsls	r5, r3, #1
    8f4e:	041b      	lsls	r3, r3, #16
    8f50:	d501      	bpl.n	8f56 <bloomFilterAddressCheck+0x49a>
    8f52:	f000 fcff 	bl	9954 <bloomFilterAddressCheck+0xe98>
    8f56:	9b01      	ldr	r3, [sp, #4]
    8f58:	405d      	eors	r5, r3
    8f5a:	b22b      	sxth	r3, r5
    8f5c:	466d      	mov	r5, sp
    8f5e:	4699      	mov	r9, r3
    8f60:	812b      	strh	r3, [r5, #8]
    8f62:	4bbf      	ldr	r3, [pc, #764]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    8f64:	892d      	ldrh	r5, [r5, #8]
    8f66:	001f      	movs	r7, r3
    8f68:	006d      	lsls	r5, r5, #1
    8f6a:	406f      	eors	r7, r5
    8f6c:	1c3b      	adds	r3, r7, #0
    8f6e:	466f      	mov	r7, sp
    8f70:	813b      	strh	r3, [r7, #8]
    8f72:	893b      	ldrh	r3, [r7, #8]
    8f74:	469a      	mov	sl, r3
    8f76:	464b      	mov	r3, r9
    8f78:	2b00      	cmp	r3, #0
    8f7a:	da01      	bge.n	8f80 <bloomFilterAddressCheck+0x4c4>
    8f7c:	f000 fced 	bl	995a <bloomFilterAddressCheck+0xe9e>
    8f80:	b2ab      	uxth	r3, r5
    8f82:	005b      	lsls	r3, r3, #1
    8f84:	469a      	mov	sl, r3
    8f86:	4657      	mov	r7, sl
    8f88:	4bb5      	ldr	r3, [pc, #724]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    8f8a:	405f      	eors	r7, r3
    8f8c:	1c3b      	adds	r3, r7, #0
    8f8e:	466f      	mov	r7, sp
    8f90:	813b      	strh	r3, [r7, #8]
    8f92:	893b      	ldrh	r3, [r7, #8]
    8f94:	469a      	mov	sl, r3
    8f96:	006b      	lsls	r3, r5, #1
    8f98:	4699      	mov	r9, r3
    8f9a:	042b      	lsls	r3, r5, #16
    8f9c:	d501      	bpl.n	8fa2 <bloomFilterAddressCheck+0x4e6>
    8f9e:	f000 fcdf 	bl	9960 <bloomFilterAddressCheck+0xea4>
    8fa2:	464b      	mov	r3, r9
    8fa4:	466d      	mov	r5, sp
    8fa6:	812b      	strh	r3, [r5, #8]
    8fa8:	892d      	ldrh	r5, [r5, #8]
    8faa:	006b      	lsls	r3, r5, #1
    8fac:	4dac      	ldr	r5, [pc, #688]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    8fae:	405d      	eors	r5, r3
    8fb0:	464b      	mov	r3, r9
    8fb2:	005b      	lsls	r3, r3, #1
    8fb4:	469a      	mov	sl, r3
    8fb6:	464b      	mov	r3, r9
    8fb8:	b2ad      	uxth	r5, r5
    8fba:	041b      	lsls	r3, r3, #16
    8fbc:	d501      	bpl.n	8fc2 <bloomFilterAddressCheck+0x506>
    8fbe:	f000 fcd2 	bl	9966 <bloomFilterAddressCheck+0xeaa>
    8fc2:	4653      	mov	r3, sl
    8fc4:	466d      	mov	r5, sp
    8fc6:	812b      	strh	r3, [r5, #8]
    8fc8:	892d      	ldrh	r5, [r5, #8]
    8fca:	006b      	lsls	r3, r5, #1
    8fcc:	4da4      	ldr	r5, [pc, #656]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    8fce:	405d      	eors	r5, r3
    8fd0:	4653      	mov	r3, sl
    8fd2:	005b      	lsls	r3, r3, #1
    8fd4:	4699      	mov	r9, r3
    8fd6:	4653      	mov	r3, sl
    8fd8:	b2ad      	uxth	r5, r5
    8fda:	041b      	lsls	r3, r3, #16
    8fdc:	d501      	bpl.n	8fe2 <bloomFilterAddressCheck+0x526>
    8fde:	f000 fcc5 	bl	996c <bloomFilterAddressCheck+0xeb0>
    8fe2:	464b      	mov	r3, r9
    8fe4:	466d      	mov	r5, sp
    8fe6:	812b      	strh	r3, [r5, #8]
    8fe8:	892d      	ldrh	r5, [r5, #8]
    8fea:	006b      	lsls	r3, r5, #1
    8fec:	4d9c      	ldr	r5, [pc, #624]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    8fee:	405d      	eors	r5, r3
    8ff0:	464b      	mov	r3, r9
    8ff2:	005b      	lsls	r3, r3, #1
    8ff4:	469a      	mov	sl, r3
    8ff6:	464b      	mov	r3, r9
    8ff8:	b2ad      	uxth	r5, r5
    8ffa:	041b      	lsls	r3, r3, #16
    8ffc:	d501      	bpl.n	9002 <bloomFilterAddressCheck+0x546>
    8ffe:	f000 fcb8 	bl	9972 <bloomFilterAddressCheck+0xeb6>
    9002:	4653      	mov	r3, sl
    9004:	466d      	mov	r5, sp
    9006:	812b      	strh	r3, [r5, #8]
    9008:	892d      	ldrh	r5, [r5, #8]
    900a:	006b      	lsls	r3, r5, #1
    900c:	4d94      	ldr	r5, [pc, #592]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    900e:	405d      	eors	r5, r3
    9010:	4653      	mov	r3, sl
    9012:	005b      	lsls	r3, r3, #1
    9014:	4699      	mov	r9, r3
    9016:	4653      	mov	r3, sl
    9018:	b2ad      	uxth	r5, r5
    901a:	041b      	lsls	r3, r3, #16
    901c:	d501      	bpl.n	9022 <bloomFilterAddressCheck+0x566>
    901e:	f000 fcab 	bl	9978 <bloomFilterAddressCheck+0xebc>
    9022:	464b      	mov	r3, r9
    9024:	466d      	mov	r5, sp
    9026:	812b      	strh	r3, [r5, #8]
    9028:	892d      	ldrh	r5, [r5, #8]
    902a:	006b      	lsls	r3, r5, #1
    902c:	4d8c      	ldr	r5, [pc, #560]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    902e:	405d      	eors	r5, r3
    9030:	464b      	mov	r3, r9
    9032:	005b      	lsls	r3, r3, #1
    9034:	469a      	mov	sl, r3
    9036:	464b      	mov	r3, r9
    9038:	b2ad      	uxth	r5, r5
    903a:	041b      	lsls	r3, r3, #16
    903c:	d501      	bpl.n	9042 <bloomFilterAddressCheck+0x586>
    903e:	f000 fc9e 	bl	997e <bloomFilterAddressCheck+0xec2>
    9042:	4653      	mov	r3, sl
    9044:	466d      	mov	r5, sp
    9046:	812b      	strh	r3, [r5, #8]
    9048:	892d      	ldrh	r5, [r5, #8]
    904a:	006b      	lsls	r3, r5, #1
    904c:	4d84      	ldr	r5, [pc, #528]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    904e:	405d      	eors	r5, r3
    9050:	b2ab      	uxth	r3, r5
    9052:	2506      	movs	r5, #6
    9054:	5755      	ldrsb	r5, [r2, r5]
    9056:	4699      	mov	r9, r3
    9058:	022b      	lsls	r3, r5, #8
    905a:	9302      	str	r3, [sp, #8]
    905c:	4653      	mov	r3, sl
    905e:	005d      	lsls	r5, r3, #1
    9060:	041b      	lsls	r3, r3, #16
    9062:	d501      	bpl.n	9068 <bloomFilterAddressCheck+0x5ac>
    9064:	f000 fc8e 	bl	9984 <bloomFilterAddressCheck+0xec8>
    9068:	9b02      	ldr	r3, [sp, #8]
    906a:	405d      	eors	r5, r3
    906c:	b22b      	sxth	r3, r5
    906e:	466d      	mov	r5, sp
    9070:	4699      	mov	r9, r3
    9072:	82ab      	strh	r3, [r5, #20]
    9074:	4b7a      	ldr	r3, [pc, #488]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    9076:	8aad      	ldrh	r5, [r5, #20]
    9078:	001f      	movs	r7, r3
    907a:	006d      	lsls	r5, r5, #1
    907c:	406f      	eors	r7, r5
    907e:	1c3b      	adds	r3, r7, #0
    9080:	466f      	mov	r7, sp
    9082:	82bb      	strh	r3, [r7, #20]
    9084:	8abb      	ldrh	r3, [r7, #20]
    9086:	469a      	mov	sl, r3
    9088:	464b      	mov	r3, r9
    908a:	2b00      	cmp	r3, #0
    908c:	da01      	bge.n	9092 <bloomFilterAddressCheck+0x5d6>
    908e:	f000 fc7c 	bl	998a <bloomFilterAddressCheck+0xece>
    9092:	b2ab      	uxth	r3, r5
    9094:	005b      	lsls	r3, r3, #1
    9096:	469a      	mov	sl, r3
    9098:	4657      	mov	r7, sl
    909a:	4b71      	ldr	r3, [pc, #452]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    909c:	405f      	eors	r7, r3
    909e:	1c3b      	adds	r3, r7, #0
    90a0:	466f      	mov	r7, sp
    90a2:	82bb      	strh	r3, [r7, #20]
    90a4:	8abb      	ldrh	r3, [r7, #20]
    90a6:	4699      	mov	r9, r3
    90a8:	006b      	lsls	r3, r5, #1
    90aa:	469a      	mov	sl, r3
    90ac:	042b      	lsls	r3, r5, #16
    90ae:	d501      	bpl.n	90b4 <bloomFilterAddressCheck+0x5f8>
    90b0:	f000 fc6e 	bl	9990 <bloomFilterAddressCheck+0xed4>
    90b4:	4653      	mov	r3, sl
    90b6:	466d      	mov	r5, sp
    90b8:	82ab      	strh	r3, [r5, #20]
    90ba:	8aad      	ldrh	r5, [r5, #20]
    90bc:	006b      	lsls	r3, r5, #1
    90be:	4d68      	ldr	r5, [pc, #416]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    90c0:	405d      	eors	r5, r3
    90c2:	4653      	mov	r3, sl
    90c4:	005b      	lsls	r3, r3, #1
    90c6:	4699      	mov	r9, r3
    90c8:	4653      	mov	r3, sl
    90ca:	b2ad      	uxth	r5, r5
    90cc:	041b      	lsls	r3, r3, #16
    90ce:	d501      	bpl.n	90d4 <bloomFilterAddressCheck+0x618>
    90d0:	f000 fc61 	bl	9996 <bloomFilterAddressCheck+0xeda>
    90d4:	464b      	mov	r3, r9
    90d6:	466d      	mov	r5, sp
    90d8:	82ab      	strh	r3, [r5, #20]
    90da:	8aad      	ldrh	r5, [r5, #20]
    90dc:	006b      	lsls	r3, r5, #1
    90de:	4d60      	ldr	r5, [pc, #384]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    90e0:	405d      	eors	r5, r3
    90e2:	464b      	mov	r3, r9
    90e4:	005b      	lsls	r3, r3, #1
    90e6:	469a      	mov	sl, r3
    90e8:	464b      	mov	r3, r9
    90ea:	b2ad      	uxth	r5, r5
    90ec:	041b      	lsls	r3, r3, #16
    90ee:	d501      	bpl.n	90f4 <bloomFilterAddressCheck+0x638>
    90f0:	f000 fc54 	bl	999c <bloomFilterAddressCheck+0xee0>
    90f4:	4653      	mov	r3, sl
    90f6:	466d      	mov	r5, sp
    90f8:	82ab      	strh	r3, [r5, #20]
    90fa:	8aad      	ldrh	r5, [r5, #20]
    90fc:	006b      	lsls	r3, r5, #1
    90fe:	4d58      	ldr	r5, [pc, #352]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    9100:	405d      	eors	r5, r3
    9102:	4653      	mov	r3, sl
    9104:	005b      	lsls	r3, r3, #1
    9106:	4699      	mov	r9, r3
    9108:	4653      	mov	r3, sl
    910a:	b2ad      	uxth	r5, r5
    910c:	041b      	lsls	r3, r3, #16
    910e:	d501      	bpl.n	9114 <bloomFilterAddressCheck+0x658>
    9110:	f000 fc47 	bl	99a2 <bloomFilterAddressCheck+0xee6>
    9114:	464b      	mov	r3, r9
    9116:	466d      	mov	r5, sp
    9118:	82ab      	strh	r3, [r5, #20]
    911a:	8aad      	ldrh	r5, [r5, #20]
    911c:	006b      	lsls	r3, r5, #1
    911e:	4d50      	ldr	r5, [pc, #320]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    9120:	405d      	eors	r5, r3
    9122:	464b      	mov	r3, r9
    9124:	005b      	lsls	r3, r3, #1
    9126:	469a      	mov	sl, r3
    9128:	464b      	mov	r3, r9
    912a:	b2ad      	uxth	r5, r5
    912c:	041b      	lsls	r3, r3, #16
    912e:	d501      	bpl.n	9134 <bloomFilterAddressCheck+0x678>
    9130:	f000 fc3a 	bl	99a8 <bloomFilterAddressCheck+0xeec>
    9134:	4653      	mov	r3, sl
    9136:	466d      	mov	r5, sp
    9138:	82ab      	strh	r3, [r5, #20]
    913a:	8aad      	ldrh	r5, [r5, #20]
    913c:	006b      	lsls	r3, r5, #1
    913e:	4d48      	ldr	r5, [pc, #288]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    9140:	405d      	eors	r5, r3
    9142:	4653      	mov	r3, sl
    9144:	005b      	lsls	r3, r3, #1
    9146:	4699      	mov	r9, r3
    9148:	4653      	mov	r3, sl
    914a:	b2ad      	uxth	r5, r5
    914c:	041b      	lsls	r3, r3, #16
    914e:	d501      	bpl.n	9154 <bloomFilterAddressCheck+0x698>
    9150:	f000 fc2d 	bl	99ae <bloomFilterAddressCheck+0xef2>
    9154:	464b      	mov	r3, r9
    9156:	466d      	mov	r5, sp
    9158:	82ab      	strh	r3, [r5, #20]
    915a:	8aad      	ldrh	r5, [r5, #20]
    915c:	79d2      	ldrb	r2, [r2, #7]
    915e:	006b      	lsls	r3, r5, #1
    9160:	4d3f      	ldr	r5, [pc, #252]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    9162:	b252      	sxtb	r2, r2
    9164:	405d      	eors	r5, r3
    9166:	0213      	lsls	r3, r2, #8
    9168:	469a      	mov	sl, r3
    916a:	464b      	mov	r3, r9
    916c:	b2ad      	uxth	r5, r5
    916e:	005a      	lsls	r2, r3, #1
    9170:	041b      	lsls	r3, r3, #16
    9172:	d501      	bpl.n	9178 <bloomFilterAddressCheck+0x6bc>
    9174:	f000 fc1e 	bl	99b4 <bloomFilterAddressCheck+0xef8>
    9178:	4653      	mov	r3, sl
    917a:	405a      	eors	r2, r3
    917c:	4b38      	ldr	r3, [pc, #224]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    917e:	b212      	sxth	r2, r2
    9180:	001f      	movs	r7, r3
    9182:	b295      	uxth	r5, r2
    9184:	006d      	lsls	r5, r5, #1
    9186:	406f      	eors	r7, r5
    9188:	1c3b      	adds	r3, r7, #0
    918a:	466f      	mov	r7, sp
    918c:	82bb      	strh	r3, [r7, #20]
    918e:	8abb      	ldrh	r3, [r7, #20]
    9190:	b2ad      	uxth	r5, r5
    9192:	2a00      	cmp	r2, #0
    9194:	da00      	bge.n	9198 <bloomFilterAddressCheck+0x6dc>
    9196:	e30e      	b.n	97b6 <bloomFilterAddressCheck+0xcfa>
    9198:	1c2a      	adds	r2, r5, #0
    919a:	466f      	mov	r7, sp
    919c:	b295      	uxth	r5, r2
    919e:	006b      	lsls	r3, r5, #1
    91a0:	4d2f      	ldr	r5, [pc, #188]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    91a2:	405d      	eors	r5, r3
    91a4:	0053      	lsls	r3, r2, #1
    91a6:	82bb      	strh	r3, [r7, #20]
    91a8:	8abb      	ldrh	r3, [r7, #20]
    91aa:	b2ad      	uxth	r5, r5
    91ac:	4699      	mov	r9, r3
    91ae:	0413      	lsls	r3, r2, #16
    91b0:	d501      	bpl.n	91b6 <bloomFilterAddressCheck+0x6fa>
    91b2:	f000 fcb4 	bl	9b1e <bloomFilterAddressCheck+0x1062>
    91b6:	464a      	mov	r2, r9
    91b8:	466f      	mov	r7, sp
    91ba:	b295      	uxth	r5, r2
    91bc:	006b      	lsls	r3, r5, #1
    91be:	4d28      	ldr	r5, [pc, #160]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    91c0:	405d      	eors	r5, r3
    91c2:	0053      	lsls	r3, r2, #1
    91c4:	82bb      	strh	r3, [r7, #20]
    91c6:	8abb      	ldrh	r3, [r7, #20]
    91c8:	b2ad      	uxth	r5, r5
    91ca:	4699      	mov	r9, r3
    91cc:	0413      	lsls	r3, r2, #16
    91ce:	d400      	bmi.n	91d2 <bloomFilterAddressCheck+0x716>
    91d0:	464d      	mov	r5, r9
    91d2:	466f      	mov	r7, sp
    91d4:	b2aa      	uxth	r2, r5
    91d6:	0053      	lsls	r3, r2, #1
    91d8:	4a21      	ldr	r2, [pc, #132]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    91da:	405a      	eors	r2, r3
    91dc:	006b      	lsls	r3, r5, #1
    91de:	82bb      	strh	r3, [r7, #20]
    91e0:	8abb      	ldrh	r3, [r7, #20]
    91e2:	b292      	uxth	r2, r2
    91e4:	4699      	mov	r9, r3
    91e6:	042b      	lsls	r3, r5, #16
    91e8:	d400      	bmi.n	91ec <bloomFilterAddressCheck+0x730>
    91ea:	464a      	mov	r2, r9
    91ec:	466f      	mov	r7, sp
    91ee:	b295      	uxth	r5, r2
    91f0:	006b      	lsls	r3, r5, #1
    91f2:	4d1b      	ldr	r5, [pc, #108]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    91f4:	405d      	eors	r5, r3
    91f6:	0053      	lsls	r3, r2, #1
    91f8:	82bb      	strh	r3, [r7, #20]
    91fa:	8abb      	ldrh	r3, [r7, #20]
    91fc:	b2ad      	uxth	r5, r5
    91fe:	4699      	mov	r9, r3
    9200:	0413      	lsls	r3, r2, #16
    9202:	d400      	bmi.n	9206 <bloomFilterAddressCheck+0x74a>
    9204:	464d      	mov	r5, r9
    9206:	466f      	mov	r7, sp
    9208:	b2aa      	uxth	r2, r5
    920a:	0053      	lsls	r3, r2, #1
    920c:	4a14      	ldr	r2, [pc, #80]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    920e:	405a      	eors	r2, r3
    9210:	006b      	lsls	r3, r5, #1
    9212:	82bb      	strh	r3, [r7, #20]
    9214:	8abb      	ldrh	r3, [r7, #20]
    9216:	b292      	uxth	r2, r2
    9218:	4699      	mov	r9, r3
    921a:	042b      	lsls	r3, r5, #16
    921c:	d400      	bmi.n	9220 <bloomFilterAddressCheck+0x764>
    921e:	464a      	mov	r2, r9
    9220:	b295      	uxth	r5, r2
    9222:	006b      	lsls	r3, r5, #1
    9224:	4d0e      	ldr	r5, [pc, #56]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    9226:	405d      	eors	r5, r3
    9228:	b2ab      	uxth	r3, r5
    922a:	0055      	lsls	r5, r2, #1
    922c:	4699      	mov	r9, r3
    922e:	b2ad      	uxth	r5, r5
    9230:	0413      	lsls	r3, r2, #16
    9232:	d501      	bpl.n	9238 <bloomFilterAddressCheck+0x77c>
    9234:	f000 fc70 	bl	9b18 <bloomFilterAddressCheck+0x105c>
    9238:	1c2a      	adds	r2, r5, #0
    923a:	b295      	uxth	r5, r2
    923c:	b213      	sxth	r3, r2
    923e:	001f      	movs	r7, r3
    9240:	006b      	lsls	r3, r5, #1
    9242:	4d07      	ldr	r5, [pc, #28]	; (9260 <bloomFilterAddressCheck+0x7a4>)
    9244:	0052      	lsls	r2, r2, #1
    9246:	405d      	eors	r5, r3
    9248:	b2ab      	uxth	r3, r5
    924a:	9305      	str	r3, [sp, #20]
    924c:	b293      	uxth	r3, r2
    924e:	4699      	mov	r9, r3
    9250:	4663      	mov	r3, ip
    9252:	4a04      	ldr	r2, [pc, #16]	; (9264 <bloomFilterAddressCheck+0x7a8>)
    9254:	4645      	mov	r5, r8
    9256:	405a      	eors	r2, r3
    9258:	466b      	mov	r3, sp
    925a:	b292      	uxth	r2, r2
    925c:	8a1b      	ldrh	r3, [r3, #16]
    925e:	e003      	b.n	9268 <bloomFilterAddressCheck+0x7ac>
    9260:	00001021 	.word	0x00001021
    9264:	ffff8005 	.word	0xffff8005
    9268:	2d00      	cmp	r5, #0
    926a:	da01      	bge.n	9270 <bloomFilterAddressCheck+0x7b4>
    926c:	f000 fc51 	bl	9b12 <bloomFilterAddressCheck+0x1056>
    9270:	b29d      	uxth	r5, r3
    9272:	4ae9      	ldr	r2, [pc, #932]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    9274:	006d      	lsls	r5, r5, #1
    9276:	406a      	eors	r2, r5
    9278:	b212      	sxth	r2, r2
    927a:	b295      	uxth	r5, r2
    927c:	005a      	lsls	r2, r3, #1
    927e:	b292      	uxth	r2, r2
    9280:	041b      	lsls	r3, r3, #16
    9282:	d501      	bpl.n	9288 <bloomFilterAddressCheck+0x7cc>
    9284:	f000 fc42 	bl	9b0c <bloomFilterAddressCheck+0x1050>
    9288:	4be3      	ldr	r3, [pc, #908]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    928a:	b295      	uxth	r5, r2
    928c:	006d      	lsls	r5, r5, #1
    928e:	405d      	eors	r5, r3
    9290:	0053      	lsls	r3, r2, #1
    9292:	b2ad      	uxth	r5, r5
    9294:	b29b      	uxth	r3, r3
    9296:	0412      	lsls	r2, r2, #16
    9298:	d501      	bpl.n	929e <bloomFilterAddressCheck+0x7e2>
    929a:	f000 fc34 	bl	9b06 <bloomFilterAddressCheck+0x104a>
    929e:	4ade      	ldr	r2, [pc, #888]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    92a0:	b29d      	uxth	r5, r3
    92a2:	006d      	lsls	r5, r5, #1
    92a4:	4055      	eors	r5, r2
    92a6:	005a      	lsls	r2, r3, #1
    92a8:	b2ad      	uxth	r5, r5
    92aa:	b292      	uxth	r2, r2
    92ac:	041b      	lsls	r3, r3, #16
    92ae:	d501      	bpl.n	92b4 <bloomFilterAddressCheck+0x7f8>
    92b0:	f000 fc26 	bl	9b00 <bloomFilterAddressCheck+0x1044>
    92b4:	4bd8      	ldr	r3, [pc, #864]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    92b6:	b295      	uxth	r5, r2
    92b8:	006d      	lsls	r5, r5, #1
    92ba:	405d      	eors	r5, r3
    92bc:	0053      	lsls	r3, r2, #1
    92be:	b2ad      	uxth	r5, r5
    92c0:	b29b      	uxth	r3, r3
    92c2:	0412      	lsls	r2, r2, #16
    92c4:	d501      	bpl.n	92ca <bloomFilterAddressCheck+0x80e>
    92c6:	f000 fc18 	bl	9afa <bloomFilterAddressCheck+0x103e>
    92ca:	4ad3      	ldr	r2, [pc, #844]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    92cc:	b29d      	uxth	r5, r3
    92ce:	006d      	lsls	r5, r5, #1
    92d0:	4055      	eors	r5, r2
    92d2:	005a      	lsls	r2, r3, #1
    92d4:	b2ad      	uxth	r5, r5
    92d6:	b292      	uxth	r2, r2
    92d8:	041b      	lsls	r3, r3, #16
    92da:	d501      	bpl.n	92e0 <bloomFilterAddressCheck+0x824>
    92dc:	f000 fc0a 	bl	9af4 <bloomFilterAddressCheck+0x1038>
    92e0:	4bcd      	ldr	r3, [pc, #820]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    92e2:	b295      	uxth	r5, r2
    92e4:	006d      	lsls	r5, r5, #1
    92e6:	405d      	eors	r5, r3
    92e8:	0053      	lsls	r3, r2, #1
    92ea:	b2ad      	uxth	r5, r5
    92ec:	b29b      	uxth	r3, r3
    92ee:	0412      	lsls	r2, r2, #16
    92f0:	d500      	bpl.n	92f4 <bloomFilterAddressCheck+0x838>
    92f2:	e3c1      	b.n	9a78 <bloomFilterAddressCheck+0xfbc>
    92f4:	b29a      	uxth	r2, r3
    92f6:	4dc8      	ldr	r5, [pc, #800]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    92f8:	0052      	lsls	r2, r2, #1
    92fa:	4055      	eors	r5, r2
    92fc:	005a      	lsls	r2, r3, #1
    92fe:	b2ad      	uxth	r5, r5
    9300:	b292      	uxth	r2, r2
    9302:	041b      	lsls	r3, r3, #16
    9304:	d500      	bpl.n	9308 <bloomFilterAddressCheck+0x84c>
    9306:	e3b5      	b.n	9a74 <bloomFilterAddressCheck+0xfb8>
    9308:	4054      	eors	r4, r2
    930a:	b224      	sxth	r4, r4
    930c:	b2a2      	uxth	r2, r4
    930e:	4bc2      	ldr	r3, [pc, #776]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    9310:	0052      	lsls	r2, r2, #1
    9312:	4053      	eors	r3, r2
    9314:	b29d      	uxth	r5, r3
    9316:	b293      	uxth	r3, r2
    9318:	2c00      	cmp	r4, #0
    931a:	da00      	bge.n	931e <bloomFilterAddressCheck+0x862>
    931c:	e3a8      	b.n	9a70 <bloomFilterAddressCheck+0xfb4>
    931e:	4abe      	ldr	r2, [pc, #760]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    9320:	b29c      	uxth	r4, r3
    9322:	0064      	lsls	r4, r4, #1
    9324:	4054      	eors	r4, r2
    9326:	005a      	lsls	r2, r3, #1
    9328:	b2a4      	uxth	r4, r4
    932a:	b292      	uxth	r2, r2
    932c:	041b      	lsls	r3, r3, #16
    932e:	d500      	bpl.n	9332 <bloomFilterAddressCheck+0x876>
    9330:	e39c      	b.n	9a6c <bloomFilterAddressCheck+0xfb0>
    9332:	4bb9      	ldr	r3, [pc, #740]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    9334:	b294      	uxth	r4, r2
    9336:	0064      	lsls	r4, r4, #1
    9338:	405c      	eors	r4, r3
    933a:	0053      	lsls	r3, r2, #1
    933c:	b2a4      	uxth	r4, r4
    933e:	b29b      	uxth	r3, r3
    9340:	0412      	lsls	r2, r2, #16
    9342:	d500      	bpl.n	9346 <bloomFilterAddressCheck+0x88a>
    9344:	e390      	b.n	9a68 <bloomFilterAddressCheck+0xfac>
    9346:	4ab4      	ldr	r2, [pc, #720]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    9348:	b29c      	uxth	r4, r3
    934a:	0064      	lsls	r4, r4, #1
    934c:	4054      	eors	r4, r2
    934e:	005a      	lsls	r2, r3, #1
    9350:	b2a4      	uxth	r4, r4
    9352:	b292      	uxth	r2, r2
    9354:	041b      	lsls	r3, r3, #16
    9356:	d500      	bpl.n	935a <bloomFilterAddressCheck+0x89e>
    9358:	e384      	b.n	9a64 <bloomFilterAddressCheck+0xfa8>
    935a:	4baf      	ldr	r3, [pc, #700]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    935c:	b294      	uxth	r4, r2
    935e:	0064      	lsls	r4, r4, #1
    9360:	405c      	eors	r4, r3
    9362:	0053      	lsls	r3, r2, #1
    9364:	b2a4      	uxth	r4, r4
    9366:	b29b      	uxth	r3, r3
    9368:	0412      	lsls	r2, r2, #16
    936a:	d500      	bpl.n	936e <bloomFilterAddressCheck+0x8b2>
    936c:	e378      	b.n	9a60 <bloomFilterAddressCheck+0xfa4>
    936e:	4aaa      	ldr	r2, [pc, #680]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    9370:	b29c      	uxth	r4, r3
    9372:	0064      	lsls	r4, r4, #1
    9374:	4054      	eors	r4, r2
    9376:	005a      	lsls	r2, r3, #1
    9378:	b2a4      	uxth	r4, r4
    937a:	b292      	uxth	r2, r2
    937c:	041b      	lsls	r3, r3, #16
    937e:	d500      	bpl.n	9382 <bloomFilterAddressCheck+0x8c6>
    9380:	e36c      	b.n	9a5c <bloomFilterAddressCheck+0xfa0>
    9382:	4ba5      	ldr	r3, [pc, #660]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    9384:	b294      	uxth	r4, r2
    9386:	0064      	lsls	r4, r4, #1
    9388:	405c      	eors	r4, r3
    938a:	0053      	lsls	r3, r2, #1
    938c:	b2a4      	uxth	r4, r4
    938e:	b29b      	uxth	r3, r3
    9390:	0412      	lsls	r2, r2, #16
    9392:	d500      	bpl.n	9396 <bloomFilterAddressCheck+0x8da>
    9394:	e360      	b.n	9a58 <bloomFilterAddressCheck+0xf9c>
    9396:	b29a      	uxth	r2, r3
    9398:	4c9f      	ldr	r4, [pc, #636]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    939a:	0052      	lsls	r2, r2, #1
    939c:	4054      	eors	r4, r2
    939e:	005a      	lsls	r2, r3, #1
    93a0:	b2a4      	uxth	r4, r4
    93a2:	b292      	uxth	r2, r2
    93a4:	041b      	lsls	r3, r3, #16
    93a6:	d500      	bpl.n	93aa <bloomFilterAddressCheck+0x8ee>
    93a8:	e354      	b.n	9a54 <bloomFilterAddressCheck+0xf98>
    93aa:	4050      	eors	r0, r2
    93ac:	b200      	sxth	r0, r0
    93ae:	b282      	uxth	r2, r0
    93b0:	4b99      	ldr	r3, [pc, #612]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    93b2:	0052      	lsls	r2, r2, #1
    93b4:	4053      	eors	r3, r2
    93b6:	b29c      	uxth	r4, r3
    93b8:	b293      	uxth	r3, r2
    93ba:	2800      	cmp	r0, #0
    93bc:	da00      	bge.n	93c0 <bloomFilterAddressCheck+0x904>
    93be:	e347      	b.n	9a50 <bloomFilterAddressCheck+0xf94>
    93c0:	4a95      	ldr	r2, [pc, #596]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    93c2:	b298      	uxth	r0, r3
    93c4:	0040      	lsls	r0, r0, #1
    93c6:	4050      	eors	r0, r2
    93c8:	005a      	lsls	r2, r3, #1
    93ca:	b280      	uxth	r0, r0
    93cc:	b292      	uxth	r2, r2
    93ce:	041b      	lsls	r3, r3, #16
    93d0:	d500      	bpl.n	93d4 <bloomFilterAddressCheck+0x918>
    93d2:	e33b      	b.n	9a4c <bloomFilterAddressCheck+0xf90>
    93d4:	4b90      	ldr	r3, [pc, #576]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    93d6:	b290      	uxth	r0, r2
    93d8:	0040      	lsls	r0, r0, #1
    93da:	4058      	eors	r0, r3
    93dc:	0053      	lsls	r3, r2, #1
    93de:	b280      	uxth	r0, r0
    93e0:	b29b      	uxth	r3, r3
    93e2:	0412      	lsls	r2, r2, #16
    93e4:	d500      	bpl.n	93e8 <bloomFilterAddressCheck+0x92c>
    93e6:	e32f      	b.n	9a48 <bloomFilterAddressCheck+0xf8c>
    93e8:	4a8b      	ldr	r2, [pc, #556]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    93ea:	b298      	uxth	r0, r3
    93ec:	0040      	lsls	r0, r0, #1
    93ee:	4050      	eors	r0, r2
    93f0:	005a      	lsls	r2, r3, #1
    93f2:	b280      	uxth	r0, r0
    93f4:	b292      	uxth	r2, r2
    93f6:	041b      	lsls	r3, r3, #16
    93f8:	d500      	bpl.n	93fc <bloomFilterAddressCheck+0x940>
    93fa:	e323      	b.n	9a44 <bloomFilterAddressCheck+0xf88>
    93fc:	4b86      	ldr	r3, [pc, #536]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    93fe:	b290      	uxth	r0, r2
    9400:	0040      	lsls	r0, r0, #1
    9402:	4058      	eors	r0, r3
    9404:	0053      	lsls	r3, r2, #1
    9406:	b280      	uxth	r0, r0
    9408:	b29b      	uxth	r3, r3
    940a:	0412      	lsls	r2, r2, #16
    940c:	d500      	bpl.n	9410 <bloomFilterAddressCheck+0x954>
    940e:	e317      	b.n	9a40 <bloomFilterAddressCheck+0xf84>
    9410:	4a81      	ldr	r2, [pc, #516]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    9412:	b298      	uxth	r0, r3
    9414:	0040      	lsls	r0, r0, #1
    9416:	4050      	eors	r0, r2
    9418:	005a      	lsls	r2, r3, #1
    941a:	b280      	uxth	r0, r0
    941c:	b292      	uxth	r2, r2
    941e:	041b      	lsls	r3, r3, #16
    9420:	d500      	bpl.n	9424 <bloomFilterAddressCheck+0x968>
    9422:	e30b      	b.n	9a3c <bloomFilterAddressCheck+0xf80>
    9424:	4b7c      	ldr	r3, [pc, #496]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    9426:	b290      	uxth	r0, r2
    9428:	0040      	lsls	r0, r0, #1
    942a:	4058      	eors	r0, r3
    942c:	0053      	lsls	r3, r2, #1
    942e:	b280      	uxth	r0, r0
    9430:	b29b      	uxth	r3, r3
    9432:	0412      	lsls	r2, r2, #16
    9434:	d500      	bpl.n	9438 <bloomFilterAddressCheck+0x97c>
    9436:	e2ff      	b.n	9a38 <bloomFilterAddressCheck+0xf7c>
    9438:	b29a      	uxth	r2, r3
    943a:	4877      	ldr	r0, [pc, #476]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    943c:	0052      	lsls	r2, r2, #1
    943e:	4050      	eors	r0, r2
    9440:	005a      	lsls	r2, r3, #1
    9442:	b280      	uxth	r0, r0
    9444:	b292      	uxth	r2, r2
    9446:	041b      	lsls	r3, r3, #16
    9448:	d500      	bpl.n	944c <bloomFilterAddressCheck+0x990>
    944a:	e2f3      	b.n	9a34 <bloomFilterAddressCheck+0xf78>
    944c:	4051      	eors	r1, r2
    944e:	b209      	sxth	r1, r1
    9450:	b28b      	uxth	r3, r1
    9452:	4a71      	ldr	r2, [pc, #452]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    9454:	005b      	lsls	r3, r3, #1
    9456:	405a      	eors	r2, r3
    9458:	b292      	uxth	r2, r2
    945a:	2900      	cmp	r1, #0
    945c:	da00      	bge.n	9460 <bloomFilterAddressCheck+0x9a4>
    945e:	e2e7      	b.n	9a30 <bloomFilterAddressCheck+0xf74>
    9460:	4a6d      	ldr	r2, [pc, #436]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    9462:	b299      	uxth	r1, r3
    9464:	0049      	lsls	r1, r1, #1
    9466:	4051      	eors	r1, r2
    9468:	b289      	uxth	r1, r1
    946a:	005a      	lsls	r2, r3, #1
    946c:	041b      	lsls	r3, r3, #16
    946e:	d500      	bpl.n	9472 <bloomFilterAddressCheck+0x9b6>
    9470:	e2dc      	b.n	9a2c <bloomFilterAddressCheck+0xf70>
    9472:	b291      	uxth	r1, r2
    9474:	4b68      	ldr	r3, [pc, #416]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    9476:	0049      	lsls	r1, r1, #1
    9478:	404b      	eors	r3, r1
    947a:	b29b      	uxth	r3, r3
    947c:	0051      	lsls	r1, r2, #1
    947e:	0412      	lsls	r2, r2, #16
    9480:	d500      	bpl.n	9484 <bloomFilterAddressCheck+0x9c8>
    9482:	e2d1      	b.n	9a28 <bloomFilterAddressCheck+0xf6c>
    9484:	b28a      	uxth	r2, r1
    9486:	4b64      	ldr	r3, [pc, #400]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    9488:	0052      	lsls	r2, r2, #1
    948a:	4053      	eors	r3, r2
    948c:	b29b      	uxth	r3, r3
    948e:	004a      	lsls	r2, r1, #1
    9490:	0409      	lsls	r1, r1, #16
    9492:	d500      	bpl.n	9496 <bloomFilterAddressCheck+0x9da>
    9494:	e2c6      	b.n	9a24 <bloomFilterAddressCheck+0xf68>
    9496:	b291      	uxth	r1, r2
    9498:	4b5f      	ldr	r3, [pc, #380]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    949a:	0049      	lsls	r1, r1, #1
    949c:	404b      	eors	r3, r1
    949e:	b29b      	uxth	r3, r3
    94a0:	0051      	lsls	r1, r2, #1
    94a2:	0412      	lsls	r2, r2, #16
    94a4:	d500      	bpl.n	94a8 <bloomFilterAddressCheck+0x9ec>
    94a6:	e2bb      	b.n	9a20 <bloomFilterAddressCheck+0xf64>
    94a8:	b28a      	uxth	r2, r1
    94aa:	4b5b      	ldr	r3, [pc, #364]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    94ac:	0052      	lsls	r2, r2, #1
    94ae:	4053      	eors	r3, r2
    94b0:	b29b      	uxth	r3, r3
    94b2:	004a      	lsls	r2, r1, #1
    94b4:	0409      	lsls	r1, r1, #16
    94b6:	d500      	bpl.n	94ba <bloomFilterAddressCheck+0x9fe>
    94b8:	e2b0      	b.n	9a1c <bloomFilterAddressCheck+0xf60>
    94ba:	b291      	uxth	r1, r2
    94bc:	4b56      	ldr	r3, [pc, #344]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    94be:	0049      	lsls	r1, r1, #1
    94c0:	404b      	eors	r3, r1
    94c2:	b29b      	uxth	r3, r3
    94c4:	0051      	lsls	r1, r2, #1
    94c6:	0412      	lsls	r2, r2, #16
    94c8:	d500      	bpl.n	94cc <bloomFilterAddressCheck+0xa10>
    94ca:	e2a5      	b.n	9a18 <bloomFilterAddressCheck+0xf5c>
    94cc:	b28a      	uxth	r2, r1
    94ce:	4b52      	ldr	r3, [pc, #328]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    94d0:	0052      	lsls	r2, r2, #1
    94d2:	4053      	eors	r3, r2
    94d4:	b29b      	uxth	r3, r3
    94d6:	004a      	lsls	r2, r1, #1
    94d8:	0409      	lsls	r1, r1, #16
    94da:	d500      	bpl.n	94de <bloomFilterAddressCheck+0xa22>
    94dc:	e29a      	b.n	9a14 <bloomFilterAddressCheck+0xf58>
    94de:	465b      	mov	r3, fp
    94e0:	4053      	eors	r3, r2
    94e2:	b21a      	sxth	r2, r3
    94e4:	b293      	uxth	r3, r2
    94e6:	494c      	ldr	r1, [pc, #304]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    94e8:	005b      	lsls	r3, r3, #1
    94ea:	4059      	eors	r1, r3
    94ec:	b289      	uxth	r1, r1
    94ee:	2a00      	cmp	r2, #0
    94f0:	da00      	bge.n	94f4 <bloomFilterAddressCheck+0xa38>
    94f2:	e28d      	b.n	9a10 <bloomFilterAddressCheck+0xf54>
    94f4:	b299      	uxth	r1, r3
    94f6:	4a48      	ldr	r2, [pc, #288]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    94f8:	0049      	lsls	r1, r1, #1
    94fa:	404a      	eors	r2, r1
    94fc:	b292      	uxth	r2, r2
    94fe:	0059      	lsls	r1, r3, #1
    9500:	041b      	lsls	r3, r3, #16
    9502:	d500      	bpl.n	9506 <bloomFilterAddressCheck+0xa4a>
    9504:	e282      	b.n	9a0c <bloomFilterAddressCheck+0xf50>
    9506:	b28a      	uxth	r2, r1
    9508:	4b43      	ldr	r3, [pc, #268]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    950a:	0052      	lsls	r2, r2, #1
    950c:	4053      	eors	r3, r2
    950e:	b29b      	uxth	r3, r3
    9510:	004a      	lsls	r2, r1, #1
    9512:	0409      	lsls	r1, r1, #16
    9514:	d500      	bpl.n	9518 <bloomFilterAddressCheck+0xa5c>
    9516:	e277      	b.n	9a08 <bloomFilterAddressCheck+0xf4c>
    9518:	b291      	uxth	r1, r2
    951a:	4b3f      	ldr	r3, [pc, #252]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    951c:	0049      	lsls	r1, r1, #1
    951e:	404b      	eors	r3, r1
    9520:	b29b      	uxth	r3, r3
    9522:	0051      	lsls	r1, r2, #1
    9524:	0412      	lsls	r2, r2, #16
    9526:	d500      	bpl.n	952a <bloomFilterAddressCheck+0xa6e>
    9528:	e26c      	b.n	9a04 <bloomFilterAddressCheck+0xf48>
    952a:	b28a      	uxth	r2, r1
    952c:	4b3a      	ldr	r3, [pc, #232]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    952e:	0052      	lsls	r2, r2, #1
    9530:	4053      	eors	r3, r2
    9532:	b29b      	uxth	r3, r3
    9534:	004a      	lsls	r2, r1, #1
    9536:	0409      	lsls	r1, r1, #16
    9538:	d500      	bpl.n	953c <bloomFilterAddressCheck+0xa80>
    953a:	e261      	b.n	9a00 <bloomFilterAddressCheck+0xf44>
    953c:	b291      	uxth	r1, r2
    953e:	4b36      	ldr	r3, [pc, #216]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    9540:	0049      	lsls	r1, r1, #1
    9542:	404b      	eors	r3, r1
    9544:	b29b      	uxth	r3, r3
    9546:	0051      	lsls	r1, r2, #1
    9548:	0412      	lsls	r2, r2, #16
    954a:	d500      	bpl.n	954e <bloomFilterAddressCheck+0xa92>
    954c:	e242      	b.n	99d4 <bloomFilterAddressCheck+0xf18>
    954e:	b28a      	uxth	r2, r1
    9550:	4b31      	ldr	r3, [pc, #196]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    9552:	0052      	lsls	r2, r2, #1
    9554:	4053      	eors	r3, r2
    9556:	b29b      	uxth	r3, r3
    9558:	004a      	lsls	r2, r1, #1
    955a:	0409      	lsls	r1, r1, #16
    955c:	d500      	bpl.n	9560 <bloomFilterAddressCheck+0xaa4>
    955e:	e243      	b.n	99e8 <bloomFilterAddressCheck+0xf2c>
    9560:	b291      	uxth	r1, r2
    9562:	4b2d      	ldr	r3, [pc, #180]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    9564:	0049      	lsls	r1, r1, #1
    9566:	404b      	eors	r3, r1
    9568:	b29b      	uxth	r3, r3
    956a:	0055      	lsls	r5, r2, #1
    956c:	0412      	lsls	r2, r2, #16
    956e:	d500      	bpl.n	9572 <bloomFilterAddressCheck+0xab6>
    9570:	e244      	b.n	99fc <bloomFilterAddressCheck+0xf40>
    9572:	9b01      	ldr	r3, [sp, #4]
    9574:	4a28      	ldr	r2, [pc, #160]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    9576:	406b      	eors	r3, r5
    9578:	b21d      	sxth	r5, r3
    957a:	b2ab      	uxth	r3, r5
    957c:	005b      	lsls	r3, r3, #1
    957e:	405a      	eors	r2, r3
    9580:	b292      	uxth	r2, r2
    9582:	2d00      	cmp	r5, #0
    9584:	da00      	bge.n	9588 <bloomFilterAddressCheck+0xacc>
    9586:	e2a7      	b.n	9ad8 <bloomFilterAddressCheck+0x101c>
    9588:	b299      	uxth	r1, r3
    958a:	4a23      	ldr	r2, [pc, #140]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    958c:	0049      	lsls	r1, r1, #1
    958e:	404a      	eors	r2, r1
    9590:	b292      	uxth	r2, r2
    9592:	0059      	lsls	r1, r3, #1
    9594:	041b      	lsls	r3, r3, #16
    9596:	d500      	bpl.n	959a <bloomFilterAddressCheck+0xade>
    9598:	e29c      	b.n	9ad4 <bloomFilterAddressCheck+0x1018>
    959a:	b28a      	uxth	r2, r1
    959c:	4b1e      	ldr	r3, [pc, #120]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    959e:	0052      	lsls	r2, r2, #1
    95a0:	4053      	eors	r3, r2
    95a2:	b29b      	uxth	r3, r3
    95a4:	004a      	lsls	r2, r1, #1
    95a6:	0409      	lsls	r1, r1, #16
    95a8:	d500      	bpl.n	95ac <bloomFilterAddressCheck+0xaf0>
    95aa:	e291      	b.n	9ad0 <bloomFilterAddressCheck+0x1014>
    95ac:	b291      	uxth	r1, r2
    95ae:	4b1a      	ldr	r3, [pc, #104]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    95b0:	0049      	lsls	r1, r1, #1
    95b2:	404b      	eors	r3, r1
    95b4:	b29b      	uxth	r3, r3
    95b6:	0051      	lsls	r1, r2, #1
    95b8:	0412      	lsls	r2, r2, #16
    95ba:	d500      	bpl.n	95be <bloomFilterAddressCheck+0xb02>
    95bc:	e286      	b.n	9acc <bloomFilterAddressCheck+0x1010>
    95be:	b28a      	uxth	r2, r1
    95c0:	4b15      	ldr	r3, [pc, #84]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    95c2:	0052      	lsls	r2, r2, #1
    95c4:	4053      	eors	r3, r2
    95c6:	b29b      	uxth	r3, r3
    95c8:	004a      	lsls	r2, r1, #1
    95ca:	0409      	lsls	r1, r1, #16
    95cc:	d500      	bpl.n	95d0 <bloomFilterAddressCheck+0xb14>
    95ce:	e27b      	b.n	9ac8 <bloomFilterAddressCheck+0x100c>
    95d0:	b291      	uxth	r1, r2
    95d2:	4b11      	ldr	r3, [pc, #68]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    95d4:	0049      	lsls	r1, r1, #1
    95d6:	404b      	eors	r3, r1
    95d8:	b29b      	uxth	r3, r3
    95da:	0051      	lsls	r1, r2, #1
    95dc:	0412      	lsls	r2, r2, #16
    95de:	d500      	bpl.n	95e2 <bloomFilterAddressCheck+0xb26>
    95e0:	e270      	b.n	9ac4 <bloomFilterAddressCheck+0x1008>
    95e2:	b28a      	uxth	r2, r1
    95e4:	4b0c      	ldr	r3, [pc, #48]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    95e6:	0052      	lsls	r2, r2, #1
    95e8:	4053      	eors	r3, r2
    95ea:	b29b      	uxth	r3, r3
    95ec:	004a      	lsls	r2, r1, #1
    95ee:	0409      	lsls	r1, r1, #16
    95f0:	d500      	bpl.n	95f4 <bloomFilterAddressCheck+0xb38>
    95f2:	e265      	b.n	9ac0 <bloomFilterAddressCheck+0x1004>
    95f4:	b291      	uxth	r1, r2
    95f6:	4b08      	ldr	r3, [pc, #32]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    95f8:	0049      	lsls	r1, r1, #1
    95fa:	404b      	eors	r3, r1
    95fc:	b29b      	uxth	r3, r3
    95fe:	0055      	lsls	r5, r2, #1
    9600:	0412      	lsls	r2, r2, #16
    9602:	d500      	bpl.n	9606 <bloomFilterAddressCheck+0xb4a>
    9604:	e25a      	b.n	9abc <bloomFilterAddressCheck+0x1000>
    9606:	9b02      	ldr	r3, [sp, #8]
    9608:	4a03      	ldr	r2, [pc, #12]	; (9618 <bloomFilterAddressCheck+0xb5c>)
    960a:	406b      	eors	r3, r5
    960c:	b21d      	sxth	r5, r3
    960e:	b2ab      	uxth	r3, r5
    9610:	005b      	lsls	r3, r3, #1
    9612:	405a      	eors	r2, r3
    9614:	b292      	uxth	r2, r2
    9616:	e001      	b.n	961c <bloomFilterAddressCheck+0xb60>
    9618:	ffff8005 	.word	0xffff8005
    961c:	2d00      	cmp	r5, #0
    961e:	da00      	bge.n	9622 <bloomFilterAddressCheck+0xb66>
    9620:	e24a      	b.n	9ab8 <bloomFilterAddressCheck+0xffc>
    9622:	b299      	uxth	r1, r3
    9624:	4ae8      	ldr	r2, [pc, #928]	; (99c8 <bloomFilterAddressCheck+0xf0c>)
    9626:	0049      	lsls	r1, r1, #1
    9628:	404a      	eors	r2, r1
    962a:	b292      	uxth	r2, r2
    962c:	0059      	lsls	r1, r3, #1
    962e:	041b      	lsls	r3, r3, #16
    9630:	d500      	bpl.n	9634 <bloomFilterAddressCheck+0xb78>
    9632:	e23f      	b.n	9ab4 <bloomFilterAddressCheck+0xff8>
    9634:	b28a      	uxth	r2, r1
    9636:	4be4      	ldr	r3, [pc, #912]	; (99c8 <bloomFilterAddressCheck+0xf0c>)
    9638:	0052      	lsls	r2, r2, #1
    963a:	4053      	eors	r3, r2
    963c:	b29b      	uxth	r3, r3
    963e:	004a      	lsls	r2, r1, #1
    9640:	0409      	lsls	r1, r1, #16
    9642:	d500      	bpl.n	9646 <bloomFilterAddressCheck+0xb8a>
    9644:	e234      	b.n	9ab0 <bloomFilterAddressCheck+0xff4>
    9646:	b291      	uxth	r1, r2
    9648:	4bdf      	ldr	r3, [pc, #892]	; (99c8 <bloomFilterAddressCheck+0xf0c>)
    964a:	0049      	lsls	r1, r1, #1
    964c:	404b      	eors	r3, r1
    964e:	b29b      	uxth	r3, r3
    9650:	0051      	lsls	r1, r2, #1
    9652:	0412      	lsls	r2, r2, #16
    9654:	d500      	bpl.n	9658 <bloomFilterAddressCheck+0xb9c>
    9656:	e229      	b.n	9aac <bloomFilterAddressCheck+0xff0>
    9658:	b28a      	uxth	r2, r1
    965a:	4bdb      	ldr	r3, [pc, #876]	; (99c8 <bloomFilterAddressCheck+0xf0c>)
    965c:	0052      	lsls	r2, r2, #1
    965e:	4053      	eors	r3, r2
    9660:	b29b      	uxth	r3, r3
    9662:	004a      	lsls	r2, r1, #1
    9664:	0409      	lsls	r1, r1, #16
    9666:	d500      	bpl.n	966a <bloomFilterAddressCheck+0xbae>
    9668:	e21e      	b.n	9aa8 <bloomFilterAddressCheck+0xfec>
    966a:	b291      	uxth	r1, r2
    966c:	4bd6      	ldr	r3, [pc, #856]	; (99c8 <bloomFilterAddressCheck+0xf0c>)
    966e:	0049      	lsls	r1, r1, #1
    9670:	404b      	eors	r3, r1
    9672:	b29b      	uxth	r3, r3
    9674:	0051      	lsls	r1, r2, #1
    9676:	0412      	lsls	r2, r2, #16
    9678:	d500      	bpl.n	967c <bloomFilterAddressCheck+0xbc0>
    967a:	e1ff      	b.n	9a7c <bloomFilterAddressCheck+0xfc0>
    967c:	b28a      	uxth	r2, r1
    967e:	4bd2      	ldr	r3, [pc, #840]	; (99c8 <bloomFilterAddressCheck+0xf0c>)
    9680:	0052      	lsls	r2, r2, #1
    9682:	4053      	eors	r3, r2
    9684:	b29b      	uxth	r3, r3
    9686:	0048      	lsls	r0, r1, #1
    9688:	040a      	lsls	r2, r1, #16
    968a:	d500      	bpl.n	968e <bloomFilterAddressCheck+0xbd2>
    968c:	e200      	b.n	9a90 <bloomFilterAddressCheck+0xfd4>
    968e:	b282      	uxth	r2, r0
    9690:	4bcd      	ldr	r3, [pc, #820]	; (99c8 <bloomFilterAddressCheck+0xf0c>)
    9692:	0052      	lsls	r2, r2, #1
    9694:	4053      	eors	r3, r2
    9696:	b29b      	uxth	r3, r3
    9698:	0042      	lsls	r2, r0, #1
    969a:	0401      	lsls	r1, r0, #16
    969c:	d500      	bpl.n	96a0 <bloomFilterAddressCheck+0xbe4>
    969e:	e201      	b.n	9aa4 <bloomFilterAddressCheck+0xfe8>
    96a0:	4653      	mov	r3, sl
    96a2:	4053      	eors	r3, r2
    96a4:	b21a      	sxth	r2, r3
    96a6:	b291      	uxth	r1, r2
    96a8:	4bc7      	ldr	r3, [pc, #796]	; (99c8 <bloomFilterAddressCheck+0xf0c>)
    96aa:	0049      	lsls	r1, r1, #1
    96ac:	404b      	eors	r3, r1
    96ae:	b298      	uxth	r0, r3
    96b0:	b28b      	uxth	r3, r1
    96b2:	2a00      	cmp	r2, #0
    96b4:	da00      	bge.n	96b8 <bloomFilterAddressCheck+0xbfc>
    96b6:	e21b      	b.n	9af0 <bloomFilterAddressCheck+0x1034>
    96b8:	4ac3      	ldr	r2, [pc, #780]	; (99c8 <bloomFilterAddressCheck+0xf0c>)
    96ba:	b299      	uxth	r1, r3
    96bc:	0049      	lsls	r1, r1, #1
    96be:	4051      	eors	r1, r2
    96c0:	005a      	lsls	r2, r3, #1
    96c2:	b289      	uxth	r1, r1
    96c4:	b292      	uxth	r2, r2
    96c6:	041b      	lsls	r3, r3, #16
    96c8:	d500      	bpl.n	96cc <bloomFilterAddressCheck+0xc10>
    96ca:	e20f      	b.n	9aec <bloomFilterAddressCheck+0x1030>
    96cc:	4bbe      	ldr	r3, [pc, #760]	; (99c8 <bloomFilterAddressCheck+0xf0c>)
    96ce:	b291      	uxth	r1, r2
    96d0:	0049      	lsls	r1, r1, #1
    96d2:	4059      	eors	r1, r3
    96d4:	0053      	lsls	r3, r2, #1
    96d6:	b289      	uxth	r1, r1
    96d8:	b29b      	uxth	r3, r3
    96da:	0412      	lsls	r2, r2, #16
    96dc:	d500      	bpl.n	96e0 <bloomFilterAddressCheck+0xc24>
    96de:	e203      	b.n	9ae8 <bloomFilterAddressCheck+0x102c>
    96e0:	4ab9      	ldr	r2, [pc, #740]	; (99c8 <bloomFilterAddressCheck+0xf0c>)
    96e2:	b299      	uxth	r1, r3
    96e4:	0049      	lsls	r1, r1, #1
    96e6:	4051      	eors	r1, r2
    96e8:	005a      	lsls	r2, r3, #1
    96ea:	b289      	uxth	r1, r1
    96ec:	b292      	uxth	r2, r2
    96ee:	041b      	lsls	r3, r3, #16
    96f0:	d500      	bpl.n	96f4 <bloomFilterAddressCheck+0xc38>
    96f2:	e1f7      	b.n	9ae4 <bloomFilterAddressCheck+0x1028>
    96f4:	4bb4      	ldr	r3, [pc, #720]	; (99c8 <bloomFilterAddressCheck+0xf0c>)
    96f6:	b291      	uxth	r1, r2
    96f8:	0049      	lsls	r1, r1, #1
    96fa:	4059      	eors	r1, r3
    96fc:	0053      	lsls	r3, r2, #1
    96fe:	b289      	uxth	r1, r1
    9700:	b29b      	uxth	r3, r3
    9702:	0412      	lsls	r2, r2, #16
    9704:	d500      	bpl.n	9708 <bloomFilterAddressCheck+0xc4c>
    9706:	e1eb      	b.n	9ae0 <bloomFilterAddressCheck+0x1024>
    9708:	4aaf      	ldr	r2, [pc, #700]	; (99c8 <bloomFilterAddressCheck+0xf0c>)
    970a:	b299      	uxth	r1, r3
    970c:	0049      	lsls	r1, r1, #1
    970e:	4051      	eors	r1, r2
    9710:	005a      	lsls	r2, r3, #1
    9712:	b289      	uxth	r1, r1
    9714:	b292      	uxth	r2, r2
    9716:	041b      	lsls	r3, r3, #16
    9718:	d500      	bpl.n	971c <bloomFilterAddressCheck+0xc60>
    971a:	e1df      	b.n	9adc <bloomFilterAddressCheck+0x1020>
    971c:	b293      	uxth	r3, r2
    971e:	4caa      	ldr	r4, [pc, #680]	; (99c8 <bloomFilterAddressCheck+0xf0c>)
    9720:	005b      	lsls	r3, r3, #1
    9722:	405c      	eors	r4, r3
    9724:	b2a1      	uxth	r1, r4
    9726:	0054      	lsls	r4, r2, #1
    9728:	b2a4      	uxth	r4, r4
    972a:	0413      	lsls	r3, r2, #16
    972c:	d500      	bpl.n	9730 <bloomFilterAddressCheck+0xc74>
    972e:	e149      	b.n	99c4 <bloomFilterAddressCheck+0xf08>
    9730:	b223      	sxth	r3, r4
    9732:	b2a2      	uxth	r2, r4
    9734:	469b      	mov	fp, r3
    9736:	4ba4      	ldr	r3, [pc, #656]	; (99c8 <bloomFilterAddressCheck+0xf0c>)
    9738:	0052      	lsls	r2, r2, #1
    973a:	4053      	eors	r3, r2
    973c:	00f5      	lsls	r5, r6, #3
    973e:	b29b      	uxth	r3, r3
    9740:	0064      	lsls	r4, r4, #1
    9742:	3d01      	subs	r5, #1
    9744:	4698      	mov	r8, r3
    9746:	b2a4      	uxth	r4, r4
    9748:	b2ed      	uxtb	r5, r5
    974a:	2f00      	cmp	r7, #0
    974c:	da00      	bge.n	9750 <bloomFilterAddressCheck+0xc94>
    974e:	e136      	b.n	99be <bloomFilterAddressCheck+0xf02>
    9750:	4648      	mov	r0, r9
    9752:	4b9e      	ldr	r3, [pc, #632]	; (99cc <bloomFilterAddressCheck+0xf10>)
    9754:	b280      	uxth	r0, r0
    9756:	0029      	movs	r1, r5
    9758:	469a      	mov	sl, r3
    975a:	4798      	blx	r3
    975c:	465b      	mov	r3, fp
    975e:	4689      	mov	r9, r1
    9760:	2b00      	cmp	r3, #0
    9762:	da00      	bge.n	9766 <bloomFilterAddressCheck+0xcaa>
    9764:	e129      	b.n	99ba <bloomFilterAddressCheck+0xefe>
    9766:	b2a0      	uxth	r0, r4
    9768:	0029      	movs	r1, r5
    976a:	47d0      	blx	sl
    976c:	b2cb      	uxtb	r3, r1
    976e:	08db      	lsrs	r3, r3, #3
    9770:	9f03      	ldr	r7, [sp, #12]
    9772:	3301      	adds	r3, #1
    9774:	1af3      	subs	r3, r6, r3
    9776:	466a      	mov	r2, sp
    9778:	5cf8      	ldrb	r0, [r7, r3]
    977a:	464b      	mov	r3, r9
    977c:	7113      	strb	r3, [r2, #4]
    977e:	7913      	ldrb	r3, [r2, #4]
    9780:	2201      	movs	r2, #1
    9782:	08db      	lsrs	r3, r3, #3
    9784:	3301      	adds	r3, #1
    9786:	1af6      	subs	r6, r6, r3
    9788:	2407      	movs	r4, #7
    978a:	464b      	mov	r3, r9
    978c:	0015      	movs	r5, r2
    978e:	4023      	ands	r3, r4
    9790:	409d      	lsls	r5, r3
    9792:	5dbb      	ldrb	r3, [r7, r6]
    9794:	421d      	tst	r5, r3
    9796:	d006      	beq.n	97a6 <bloomFilterAddressCheck+0xcea>
    9798:	4021      	ands	r1, r4
    979a:	408a      	lsls	r2, r1
    979c:	4002      	ands	r2, r0
    979e:	1e50      	subs	r0, r2, #1
    97a0:	4182      	sbcs	r2, r0
    97a2:	b2d3      	uxtb	r3, r2
    97a4:	9300      	str	r3, [sp, #0]
    97a6:	9800      	ldr	r0, [sp, #0]
    97a8:	b007      	add	sp, #28
    97aa:	bc3c      	pop	{r2, r3, r4, r5}
    97ac:	4690      	mov	r8, r2
    97ae:	4699      	mov	r9, r3
    97b0:	46a2      	mov	sl, r4
    97b2:	46ab      	mov	fp, r5
    97b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    97b6:	1c1a      	adds	r2, r3, #0
    97b8:	e4ef      	b.n	919a <bloomFilterAddressCheck+0x6de>
    97ba:	1c08      	adds	r0, r1, #0
    97bc:	f7ff f9a2 	bl	8b04 <bloomFilterAddressCheck+0x48>
    97c0:	1c0c      	adds	r4, r1, #0
    97c2:	b2a0      	uxth	r0, r4
    97c4:	4982      	ldr	r1, [pc, #520]	; (99d0 <bloomFilterAddressCheck+0xf14>)
    97c6:	0040      	lsls	r0, r0, #1
    97c8:	4041      	eors	r1, r0
    97ca:	b289      	uxth	r1, r1
    97cc:	0060      	lsls	r0, r4, #1
    97ce:	0423      	lsls	r3, r4, #16
    97d0:	d401      	bmi.n	97d6 <bloomFilterAddressCheck+0xd1a>
    97d2:	f7ff f9ac 	bl	8b2e <bloomFilterAddressCheck+0x72>
    97d6:	1c08      	adds	r0, r1, #0
    97d8:	b284      	uxth	r4, r0
    97da:	497d      	ldr	r1, [pc, #500]	; (99d0 <bloomFilterAddressCheck+0xf14>)
    97dc:	0064      	lsls	r4, r4, #1
    97de:	4061      	eors	r1, r4
    97e0:	b289      	uxth	r1, r1
    97e2:	0044      	lsls	r4, r0, #1
    97e4:	0403      	lsls	r3, r0, #16
    97e6:	d401      	bmi.n	97ec <bloomFilterAddressCheck+0xd30>
    97e8:	f7ff f9ab 	bl	8b42 <bloomFilterAddressCheck+0x86>
    97ec:	1c0c      	adds	r4, r1, #0
    97ee:	b2a0      	uxth	r0, r4
    97f0:	4977      	ldr	r1, [pc, #476]	; (99d0 <bloomFilterAddressCheck+0xf14>)
    97f2:	0040      	lsls	r0, r0, #1
    97f4:	4041      	eors	r1, r0
    97f6:	b289      	uxth	r1, r1
    97f8:	0060      	lsls	r0, r4, #1
    97fa:	0423      	lsls	r3, r4, #16
    97fc:	d401      	bmi.n	9802 <bloomFilterAddressCheck+0xd46>
    97fe:	f7ff f9aa 	bl	8b56 <bloomFilterAddressCheck+0x9a>
    9802:	1c08      	adds	r0, r1, #0
    9804:	b284      	uxth	r4, r0
    9806:	4972      	ldr	r1, [pc, #456]	; (99d0 <bloomFilterAddressCheck+0xf14>)
    9808:	0064      	lsls	r4, r4, #1
    980a:	4061      	eors	r1, r4
    980c:	b289      	uxth	r1, r1
    980e:	0044      	lsls	r4, r0, #1
    9810:	0403      	lsls	r3, r0, #16
    9812:	d401      	bmi.n	9818 <bloomFilterAddressCheck+0xd5c>
    9814:	f7ff f9a9 	bl	8b6a <bloomFilterAddressCheck+0xae>
    9818:	1c0c      	adds	r4, r1, #0
    981a:	b2a0      	uxth	r0, r4
    981c:	496c      	ldr	r1, [pc, #432]	; (99d0 <bloomFilterAddressCheck+0xf14>)
    981e:	0040      	lsls	r0, r0, #1
    9820:	4041      	eors	r1, r0
    9822:	b289      	uxth	r1, r1
    9824:	0060      	lsls	r0, r4, #1
    9826:	0423      	lsls	r3, r4, #16
    9828:	d401      	bmi.n	982e <bloomFilterAddressCheck+0xd72>
    982a:	f7ff f9a8 	bl	8b7e <bloomFilterAddressCheck+0xc2>
    982e:	1c08      	adds	r0, r1, #0
    9830:	f7ff f9a5 	bl	8b7e <bloomFilterAddressCheck+0xc2>
    9834:	1c0d      	adds	r5, r1, #0
    9836:	f7ff f9af 	bl	8b98 <bloomFilterAddressCheck+0xdc>
    983a:	1c01      	adds	r1, r0, #0
    983c:	b28d      	uxth	r5, r1
    983e:	4864      	ldr	r0, [pc, #400]	; (99d0 <bloomFilterAddressCheck+0xf14>)
    9840:	006d      	lsls	r5, r5, #1
    9842:	4045      	eors	r5, r0
    9844:	b2ad      	uxth	r5, r5
    9846:	0048      	lsls	r0, r1, #1
    9848:	040b      	lsls	r3, r1, #16
    984a:	d401      	bmi.n	9850 <bloomFilterAddressCheck+0xd94>
    984c:	f7ff f9b9 	bl	8bc2 <bloomFilterAddressCheck+0x106>
    9850:	1c28      	adds	r0, r5, #0
    9852:	b285      	uxth	r5, r0
    9854:	495e      	ldr	r1, [pc, #376]	; (99d0 <bloomFilterAddressCheck+0xf14>)
    9856:	006d      	lsls	r5, r5, #1
    9858:	4069      	eors	r1, r5
    985a:	b289      	uxth	r1, r1
    985c:	0045      	lsls	r5, r0, #1
    985e:	0403      	lsls	r3, r0, #16
    9860:	d401      	bmi.n	9866 <bloomFilterAddressCheck+0xdaa>
    9862:	f7ff f9b8 	bl	8bd6 <bloomFilterAddressCheck+0x11a>
    9866:	1c0d      	adds	r5, r1, #0
    9868:	b2a8      	uxth	r0, r5
    986a:	4959      	ldr	r1, [pc, #356]	; (99d0 <bloomFilterAddressCheck+0xf14>)
    986c:	0040      	lsls	r0, r0, #1
    986e:	4041      	eors	r1, r0
    9870:	b289      	uxth	r1, r1
    9872:	0068      	lsls	r0, r5, #1
    9874:	042b      	lsls	r3, r5, #16
    9876:	d401      	bmi.n	987c <bloomFilterAddressCheck+0xdc0>
    9878:	f7ff f9b7 	bl	8bea <bloomFilterAddressCheck+0x12e>
    987c:	1c08      	adds	r0, r1, #0
    987e:	b285      	uxth	r5, r0
    9880:	4953      	ldr	r1, [pc, #332]	; (99d0 <bloomFilterAddressCheck+0xf14>)
    9882:	006d      	lsls	r5, r5, #1
    9884:	4069      	eors	r1, r5
    9886:	b289      	uxth	r1, r1
    9888:	0045      	lsls	r5, r0, #1
    988a:	0403      	lsls	r3, r0, #16
    988c:	d401      	bmi.n	9892 <bloomFilterAddressCheck+0xdd6>
    988e:	f7ff f9b6 	bl	8bfe <bloomFilterAddressCheck+0x142>
    9892:	1c0d      	adds	r5, r1, #0
    9894:	b2a8      	uxth	r0, r5
    9896:	494e      	ldr	r1, [pc, #312]	; (99d0 <bloomFilterAddressCheck+0xf14>)
    9898:	0040      	lsls	r0, r0, #1
    989a:	4041      	eors	r1, r0
    989c:	b289      	uxth	r1, r1
    989e:	0068      	lsls	r0, r5, #1
    98a0:	042b      	lsls	r3, r5, #16
    98a2:	d401      	bmi.n	98a8 <bloomFilterAddressCheck+0xdec>
    98a4:	f7ff f9b5 	bl	8c12 <bloomFilterAddressCheck+0x156>
    98a8:	1c08      	adds	r0, r1, #0
    98aa:	b285      	uxth	r5, r0
    98ac:	4948      	ldr	r1, [pc, #288]	; (99d0 <bloomFilterAddressCheck+0xf14>)
    98ae:	006d      	lsls	r5, r5, #1
    98b0:	4069      	eors	r1, r5
    98b2:	b289      	uxth	r1, r1
    98b4:	0045      	lsls	r5, r0, #1
    98b6:	0403      	lsls	r3, r0, #16
    98b8:	d401      	bmi.n	98be <bloomFilterAddressCheck+0xe02>
    98ba:	f7ff f9b4 	bl	8c26 <bloomFilterAddressCheck+0x16a>
    98be:	1c0d      	adds	r5, r1, #0
    98c0:	f7ff f9b1 	bl	8c26 <bloomFilterAddressCheck+0x16a>
    98c4:	4689      	mov	r9, r1
    98c6:	f7ff f9bc 	bl	8c42 <bloomFilterAddressCheck+0x186>
    98ca:	4651      	mov	r1, sl
    98cc:	f7ff f9c9 	bl	8c62 <bloomFilterAddressCheck+0x1a6>
    98d0:	464d      	mov	r5, r9
    98d2:	f7ff f9d3 	bl	8c7c <bloomFilterAddressCheck+0x1c0>
    98d6:	4689      	mov	r9, r1
    98d8:	f7ff f9dd 	bl	8c96 <bloomFilterAddressCheck+0x1da>
    98dc:	1c0d      	adds	r5, r1, #0
    98de:	f7ff f9e9 	bl	8cb4 <bloomFilterAddressCheck+0x1f8>
    98e2:	4689      	mov	r9, r1
    98e4:	f7ff f9f3 	bl	8cce <bloomFilterAddressCheck+0x212>
    98e8:	1c0d      	adds	r5, r1, #0
    98ea:	f7ff f9ff 	bl	8cec <bloomFilterAddressCheck+0x230>
    98ee:	468a      	mov	sl, r1
    98f0:	f7ff fa09 	bl	8d06 <bloomFilterAddressCheck+0x24a>
    98f4:	464d      	mov	r5, r9
    98f6:	f7ff fa19 	bl	8d2c <bloomFilterAddressCheck+0x270>
    98fa:	4655      	mov	r5, sl
    98fc:	f7ff fa26 	bl	8d4c <bloomFilterAddressCheck+0x290>
    9900:	46d1      	mov	r9, sl
    9902:	f7ff fa36 	bl	8d72 <bloomFilterAddressCheck+0x2b6>
    9906:	46aa      	mov	sl, r5
    9908:	f7ff fa43 	bl	8d92 <bloomFilterAddressCheck+0x2d6>
    990c:	46a9      	mov	r9, r5
    990e:	f7ff fa50 	bl	8db2 <bloomFilterAddressCheck+0x2f6>
    9912:	46aa      	mov	sl, r5
    9914:	f7ff fa5d 	bl	8dd2 <bloomFilterAddressCheck+0x316>
    9918:	46a9      	mov	r9, r5
    991a:	f7ff fa6a 	bl	8df2 <bloomFilterAddressCheck+0x336>
    991e:	46aa      	mov	sl, r5
    9920:	f7ff fa77 	bl	8e12 <bloomFilterAddressCheck+0x356>
    9924:	464d      	mov	r5, r9
    9926:	f7ff fa87 	bl	8e38 <bloomFilterAddressCheck+0x37c>
    992a:	4655      	mov	r5, sl
    992c:	f7ff fa99 	bl	8e62 <bloomFilterAddressCheck+0x3a6>
    9930:	46d1      	mov	r9, sl
    9932:	f7ff faa7 	bl	8e84 <bloomFilterAddressCheck+0x3c8>
    9936:	46aa      	mov	sl, r5
    9938:	f7ff faba 	bl	8eb0 <bloomFilterAddressCheck+0x3f4>
    993c:	46a9      	mov	r9, r5
    993e:	f7ff fac7 	bl	8ed0 <bloomFilterAddressCheck+0x414>
    9942:	46aa      	mov	sl, r5
    9944:	f7ff fad4 	bl	8ef0 <bloomFilterAddressCheck+0x434>
    9948:	46a9      	mov	r9, r5
    994a:	f7ff fae1 	bl	8f10 <bloomFilterAddressCheck+0x454>
    994e:	46aa      	mov	sl, r5
    9950:	f7ff faee 	bl	8f30 <bloomFilterAddressCheck+0x474>
    9954:	464d      	mov	r5, r9
    9956:	f7ff fafe 	bl	8f56 <bloomFilterAddressCheck+0x49a>
    995a:	4655      	mov	r5, sl
    995c:	f7ff fb10 	bl	8f80 <bloomFilterAddressCheck+0x4c4>
    9960:	46d1      	mov	r9, sl
    9962:	f7ff fb1e 	bl	8fa2 <bloomFilterAddressCheck+0x4e6>
    9966:	46aa      	mov	sl, r5
    9968:	f7ff fb2b 	bl	8fc2 <bloomFilterAddressCheck+0x506>
    996c:	46a9      	mov	r9, r5
    996e:	f7ff fb38 	bl	8fe2 <bloomFilterAddressCheck+0x526>
    9972:	46aa      	mov	sl, r5
    9974:	f7ff fb45 	bl	9002 <bloomFilterAddressCheck+0x546>
    9978:	46a9      	mov	r9, r5
    997a:	f7ff fb52 	bl	9022 <bloomFilterAddressCheck+0x566>
    997e:	46aa      	mov	sl, r5
    9980:	f7ff fb5f 	bl	9042 <bloomFilterAddressCheck+0x586>
    9984:	464d      	mov	r5, r9
    9986:	f7ff fb6f 	bl	9068 <bloomFilterAddressCheck+0x5ac>
    998a:	4655      	mov	r5, sl
    998c:	f7ff fb81 	bl	9092 <bloomFilterAddressCheck+0x5d6>
    9990:	46ca      	mov	sl, r9
    9992:	f7ff fb8f 	bl	90b4 <bloomFilterAddressCheck+0x5f8>
    9996:	46a9      	mov	r9, r5
    9998:	f7ff fb9c 	bl	90d4 <bloomFilterAddressCheck+0x618>
    999c:	46aa      	mov	sl, r5
    999e:	f7ff fba9 	bl	90f4 <bloomFilterAddressCheck+0x638>
    99a2:	46a9      	mov	r9, r5
    99a4:	f7ff fbb6 	bl	9114 <bloomFilterAddressCheck+0x658>
    99a8:	46aa      	mov	sl, r5
    99aa:	f7ff fbc3 	bl	9134 <bloomFilterAddressCheck+0x678>
    99ae:	46a9      	mov	r9, r5
    99b0:	f7ff fbd0 	bl	9154 <bloomFilterAddressCheck+0x698>
    99b4:	1c2a      	adds	r2, r5, #0
    99b6:	f7ff fbdf 	bl	9178 <bloomFilterAddressCheck+0x6bc>
    99ba:	4644      	mov	r4, r8
    99bc:	e6d3      	b.n	9766 <bloomFilterAddressCheck+0xcaa>
    99be:	466b      	mov	r3, sp
    99c0:	8a98      	ldrh	r0, [r3, #20]
    99c2:	e6c6      	b.n	9752 <bloomFilterAddressCheck+0xc96>
    99c4:	1c0c      	adds	r4, r1, #0
    99c6:	e6b3      	b.n	9730 <bloomFilterAddressCheck+0xc74>
    99c8:	ffff8005 	.word	0xffff8005
    99cc:	0000c73d 	.word	0x0000c73d
    99d0:	00001021 	.word	0x00001021
    99d4:	1c19      	adds	r1, r3, #0
    99d6:	b28a      	uxth	r2, r1
    99d8:	4b52      	ldr	r3, [pc, #328]	; (9b24 <bloomFilterAddressCheck+0x1068>)
    99da:	0052      	lsls	r2, r2, #1
    99dc:	4053      	eors	r3, r2
    99de:	b29b      	uxth	r3, r3
    99e0:	004a      	lsls	r2, r1, #1
    99e2:	0409      	lsls	r1, r1, #16
    99e4:	d400      	bmi.n	99e8 <bloomFilterAddressCheck+0xf2c>
    99e6:	e5bb      	b.n	9560 <bloomFilterAddressCheck+0xaa4>
    99e8:	1c1a      	adds	r2, r3, #0
    99ea:	b291      	uxth	r1, r2
    99ec:	4b4d      	ldr	r3, [pc, #308]	; (9b24 <bloomFilterAddressCheck+0x1068>)
    99ee:	0049      	lsls	r1, r1, #1
    99f0:	404b      	eors	r3, r1
    99f2:	b29b      	uxth	r3, r3
    99f4:	0055      	lsls	r5, r2, #1
    99f6:	0412      	lsls	r2, r2, #16
    99f8:	d400      	bmi.n	99fc <bloomFilterAddressCheck+0xf40>
    99fa:	e5ba      	b.n	9572 <bloomFilterAddressCheck+0xab6>
    99fc:	1c1d      	adds	r5, r3, #0
    99fe:	e5b8      	b.n	9572 <bloomFilterAddressCheck+0xab6>
    9a00:	1c1a      	adds	r2, r3, #0
    9a02:	e59b      	b.n	953c <bloomFilterAddressCheck+0xa80>
    9a04:	1c19      	adds	r1, r3, #0
    9a06:	e590      	b.n	952a <bloomFilterAddressCheck+0xa6e>
    9a08:	1c1a      	adds	r2, r3, #0
    9a0a:	e585      	b.n	9518 <bloomFilterAddressCheck+0xa5c>
    9a0c:	1c11      	adds	r1, r2, #0
    9a0e:	e57a      	b.n	9506 <bloomFilterAddressCheck+0xa4a>
    9a10:	1c0b      	adds	r3, r1, #0
    9a12:	e56f      	b.n	94f4 <bloomFilterAddressCheck+0xa38>
    9a14:	1c1a      	adds	r2, r3, #0
    9a16:	e562      	b.n	94de <bloomFilterAddressCheck+0xa22>
    9a18:	1c19      	adds	r1, r3, #0
    9a1a:	e557      	b.n	94cc <bloomFilterAddressCheck+0xa10>
    9a1c:	1c1a      	adds	r2, r3, #0
    9a1e:	e54c      	b.n	94ba <bloomFilterAddressCheck+0x9fe>
    9a20:	1c19      	adds	r1, r3, #0
    9a22:	e541      	b.n	94a8 <bloomFilterAddressCheck+0x9ec>
    9a24:	1c1a      	adds	r2, r3, #0
    9a26:	e536      	b.n	9496 <bloomFilterAddressCheck+0x9da>
    9a28:	1c19      	adds	r1, r3, #0
    9a2a:	e52b      	b.n	9484 <bloomFilterAddressCheck+0x9c8>
    9a2c:	1c0a      	adds	r2, r1, #0
    9a2e:	e520      	b.n	9472 <bloomFilterAddressCheck+0x9b6>
    9a30:	1c13      	adds	r3, r2, #0
    9a32:	e515      	b.n	9460 <bloomFilterAddressCheck+0x9a4>
    9a34:	1c02      	adds	r2, r0, #0
    9a36:	e509      	b.n	944c <bloomFilterAddressCheck+0x990>
    9a38:	1c03      	adds	r3, r0, #0
    9a3a:	e4fd      	b.n	9438 <bloomFilterAddressCheck+0x97c>
    9a3c:	1c02      	adds	r2, r0, #0
    9a3e:	e4f1      	b.n	9424 <bloomFilterAddressCheck+0x968>
    9a40:	1c03      	adds	r3, r0, #0
    9a42:	e4e5      	b.n	9410 <bloomFilterAddressCheck+0x954>
    9a44:	1c02      	adds	r2, r0, #0
    9a46:	e4d9      	b.n	93fc <bloomFilterAddressCheck+0x940>
    9a48:	1c03      	adds	r3, r0, #0
    9a4a:	e4cd      	b.n	93e8 <bloomFilterAddressCheck+0x92c>
    9a4c:	1c02      	adds	r2, r0, #0
    9a4e:	e4c1      	b.n	93d4 <bloomFilterAddressCheck+0x918>
    9a50:	1c23      	adds	r3, r4, #0
    9a52:	e4b5      	b.n	93c0 <bloomFilterAddressCheck+0x904>
    9a54:	1c22      	adds	r2, r4, #0
    9a56:	e4a8      	b.n	93aa <bloomFilterAddressCheck+0x8ee>
    9a58:	1c23      	adds	r3, r4, #0
    9a5a:	e49c      	b.n	9396 <bloomFilterAddressCheck+0x8da>
    9a5c:	1c22      	adds	r2, r4, #0
    9a5e:	e490      	b.n	9382 <bloomFilterAddressCheck+0x8c6>
    9a60:	1c23      	adds	r3, r4, #0
    9a62:	e484      	b.n	936e <bloomFilterAddressCheck+0x8b2>
    9a64:	1c22      	adds	r2, r4, #0
    9a66:	e478      	b.n	935a <bloomFilterAddressCheck+0x89e>
    9a68:	1c23      	adds	r3, r4, #0
    9a6a:	e46c      	b.n	9346 <bloomFilterAddressCheck+0x88a>
    9a6c:	1c22      	adds	r2, r4, #0
    9a6e:	e460      	b.n	9332 <bloomFilterAddressCheck+0x876>
    9a70:	1c2b      	adds	r3, r5, #0
    9a72:	e454      	b.n	931e <bloomFilterAddressCheck+0x862>
    9a74:	1c2a      	adds	r2, r5, #0
    9a76:	e447      	b.n	9308 <bloomFilterAddressCheck+0x84c>
    9a78:	1c2b      	adds	r3, r5, #0
    9a7a:	e43b      	b.n	92f4 <bloomFilterAddressCheck+0x838>
    9a7c:	1c19      	adds	r1, r3, #0
    9a7e:	b28a      	uxth	r2, r1
    9a80:	4b28      	ldr	r3, [pc, #160]	; (9b24 <bloomFilterAddressCheck+0x1068>)
    9a82:	0052      	lsls	r2, r2, #1
    9a84:	4053      	eors	r3, r2
    9a86:	b29b      	uxth	r3, r3
    9a88:	0048      	lsls	r0, r1, #1
    9a8a:	040a      	lsls	r2, r1, #16
    9a8c:	d400      	bmi.n	9a90 <bloomFilterAddressCheck+0xfd4>
    9a8e:	e5fe      	b.n	968e <bloomFilterAddressCheck+0xbd2>
    9a90:	1c18      	adds	r0, r3, #0
    9a92:	b282      	uxth	r2, r0
    9a94:	4b23      	ldr	r3, [pc, #140]	; (9b24 <bloomFilterAddressCheck+0x1068>)
    9a96:	0052      	lsls	r2, r2, #1
    9a98:	4053      	eors	r3, r2
    9a9a:	b29b      	uxth	r3, r3
    9a9c:	0042      	lsls	r2, r0, #1
    9a9e:	0401      	lsls	r1, r0, #16
    9aa0:	d400      	bmi.n	9aa4 <bloomFilterAddressCheck+0xfe8>
    9aa2:	e5fd      	b.n	96a0 <bloomFilterAddressCheck+0xbe4>
    9aa4:	1c1a      	adds	r2, r3, #0
    9aa6:	e5fb      	b.n	96a0 <bloomFilterAddressCheck+0xbe4>
    9aa8:	1c1a      	adds	r2, r3, #0
    9aaa:	e5de      	b.n	966a <bloomFilterAddressCheck+0xbae>
    9aac:	1c19      	adds	r1, r3, #0
    9aae:	e5d3      	b.n	9658 <bloomFilterAddressCheck+0xb9c>
    9ab0:	1c1a      	adds	r2, r3, #0
    9ab2:	e5c8      	b.n	9646 <bloomFilterAddressCheck+0xb8a>
    9ab4:	1c11      	adds	r1, r2, #0
    9ab6:	e5bd      	b.n	9634 <bloomFilterAddressCheck+0xb78>
    9ab8:	1c13      	adds	r3, r2, #0
    9aba:	e5b2      	b.n	9622 <bloomFilterAddressCheck+0xb66>
    9abc:	1c1d      	adds	r5, r3, #0
    9abe:	e5a2      	b.n	9606 <bloomFilterAddressCheck+0xb4a>
    9ac0:	1c1a      	adds	r2, r3, #0
    9ac2:	e597      	b.n	95f4 <bloomFilterAddressCheck+0xb38>
    9ac4:	1c19      	adds	r1, r3, #0
    9ac6:	e58c      	b.n	95e2 <bloomFilterAddressCheck+0xb26>
    9ac8:	1c1a      	adds	r2, r3, #0
    9aca:	e581      	b.n	95d0 <bloomFilterAddressCheck+0xb14>
    9acc:	1c19      	adds	r1, r3, #0
    9ace:	e576      	b.n	95be <bloomFilterAddressCheck+0xb02>
    9ad0:	1c1a      	adds	r2, r3, #0
    9ad2:	e56b      	b.n	95ac <bloomFilterAddressCheck+0xaf0>
    9ad4:	1c11      	adds	r1, r2, #0
    9ad6:	e560      	b.n	959a <bloomFilterAddressCheck+0xade>
    9ad8:	1c13      	adds	r3, r2, #0
    9ada:	e555      	b.n	9588 <bloomFilterAddressCheck+0xacc>
    9adc:	1c0a      	adds	r2, r1, #0
    9ade:	e61d      	b.n	971c <bloomFilterAddressCheck+0xc60>
    9ae0:	1c0b      	adds	r3, r1, #0
    9ae2:	e611      	b.n	9708 <bloomFilterAddressCheck+0xc4c>
    9ae4:	1c0a      	adds	r2, r1, #0
    9ae6:	e605      	b.n	96f4 <bloomFilterAddressCheck+0xc38>
    9ae8:	1c0b      	adds	r3, r1, #0
    9aea:	e5f9      	b.n	96e0 <bloomFilterAddressCheck+0xc24>
    9aec:	1c0a      	adds	r2, r1, #0
    9aee:	e5ed      	b.n	96cc <bloomFilterAddressCheck+0xc10>
    9af0:	1c03      	adds	r3, r0, #0
    9af2:	e5e1      	b.n	96b8 <bloomFilterAddressCheck+0xbfc>
    9af4:	1c2a      	adds	r2, r5, #0
    9af6:	f7ff fbf3 	bl	92e0 <bloomFilterAddressCheck+0x824>
    9afa:	1c2b      	adds	r3, r5, #0
    9afc:	f7ff fbe5 	bl	92ca <bloomFilterAddressCheck+0x80e>
    9b00:	1c2a      	adds	r2, r5, #0
    9b02:	f7ff fbd7 	bl	92b4 <bloomFilterAddressCheck+0x7f8>
    9b06:	1c2b      	adds	r3, r5, #0
    9b08:	f7ff fbc9 	bl	929e <bloomFilterAddressCheck+0x7e2>
    9b0c:	1c2a      	adds	r2, r5, #0
    9b0e:	f7ff fbbb 	bl	9288 <bloomFilterAddressCheck+0x7cc>
    9b12:	1c13      	adds	r3, r2, #0
    9b14:	f7ff fbac 	bl	9270 <bloomFilterAddressCheck+0x7b4>
    9b18:	464a      	mov	r2, r9
    9b1a:	f7ff fb8e 	bl	923a <bloomFilterAddressCheck+0x77e>
    9b1e:	1c2a      	adds	r2, r5, #0
    9b20:	f7ff fb4a 	bl	91b8 <bloomFilterAddressCheck+0x6fc>
    9b24:	ffff8005 	.word	0xffff8005

00009b28 <handleCommissiongMessage>:
    9b28:	b510      	push	{r4, lr}
    9b2a:	780b      	ldrb	r3, [r1, #0]
    9b2c:	2b21      	cmp	r3, #33	; 0x21
    9b2e:	d105      	bne.n	9b3c <handleCommissiongMessage+0x14>
    9b30:	88c3      	ldrh	r3, [r0, #6]
    9b32:	2b00      	cmp	r3, #0
    9b34:	d102      	bne.n	9b3c <handleCommissiongMessage+0x14>
    9b36:	784b      	ldrb	r3, [r1, #1]
    9b38:	2b08      	cmp	r3, #8
    9b3a:	d000      	beq.n	9b3e <handleCommissiongMessage+0x16>
    9b3c:	bd10      	pop	{r4, pc}
    9b3e:	3102      	adds	r1, #2
    9b40:	2208      	movs	r2, #8
    9b42:	4b02      	ldr	r3, [pc, #8]	; (9b4c <handleCommissiongMessage+0x24>)
    9b44:	4802      	ldr	r0, [pc, #8]	; (9b50 <handleCommissiongMessage+0x28>)
    9b46:	4798      	blx	r3
    9b48:	e7f8      	b.n	9b3c <handleCommissiongMessage+0x14>
    9b4a:	46c0      	nop			; (mov r8, r8)
    9b4c:	0000c803 	.word	0x0000c803
    9b50:	2000379c 	.word	0x2000379c

00009b54 <MiApp_SubscribeDataIndicationCallback>:
    9b54:	2800      	cmp	r0, #0
    9b56:	d003      	beq.n	9b60 <MiApp_SubscribeDataIndicationCallback+0xc>
    9b58:	4b02      	ldr	r3, [pc, #8]	; (9b64 <MiApp_SubscribeDataIndicationCallback+0x10>)
    9b5a:	6018      	str	r0, [r3, #0]
    9b5c:	2001      	movs	r0, #1
    9b5e:	4770      	bx	lr
    9b60:	2000      	movs	r0, #0
    9b62:	e7fc      	b.n	9b5e <MiApp_SubscribeDataIndicationCallback+0xa>
    9b64:	200009cc 	.word	0x200009cc

00009b68 <prepareGenericHeader>:
    9b68:	b510      	push	{r4, lr}
    9b6a:	2403      	movs	r4, #3
    9b6c:	7018      	strb	r0, [r3, #0]
    9b6e:	7858      	ldrb	r0, [r3, #1]
    9b70:	809a      	strh	r2, [r3, #4]
    9b72:	43a0      	bics	r0, r4
    9b74:	2401      	movs	r4, #1
    9b76:	4304      	orrs	r4, r0
    9b78:	20f7      	movs	r0, #247	; 0xf7
    9b7a:	4020      	ands	r0, r4
    9b7c:	2404      	movs	r4, #4
    9b7e:	4320      	orrs	r0, r4
    9b80:	2447      	movs	r4, #71	; 0x47
    9b82:	4020      	ands	r0, r4
    9b84:	7058      	strb	r0, [r3, #1]
    9b86:	4802      	ldr	r0, [pc, #8]	; (9b90 <prepareGenericHeader+0x28>)
    9b88:	80d9      	strh	r1, [r3, #6]
    9b8a:	8800      	ldrh	r0, [r0, #0]
    9b8c:	8058      	strh	r0, [r3, #2]
    9b8e:	bd10      	pop	{r4, pc}
    9b90:	20003758 	.word	0x20003758

00009b94 <generalFrameConstruct>:
    9b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9b96:	000c      	movs	r4, r1
    9b98:	7802      	ldrb	r2, [r0, #0]
    9b9a:	0003      	movs	r3, r0
    9b9c:	700a      	strb	r2, [r1, #0]
    9b9e:	7842      	ldrb	r2, [r0, #1]
    9ba0:	704a      	strb	r2, [r1, #1]
    9ba2:	491d      	ldr	r1, [pc, #116]	; (9c18 <generalFrameConstruct+0x84>)
    9ba4:	780a      	ldrb	r2, [r1, #0]
    9ba6:	3201      	adds	r2, #1
    9ba8:	b2d2      	uxtb	r2, r2
    9baa:	70a2      	strb	r2, [r4, #2]
    9bac:	700a      	strb	r2, [r1, #0]
    9bae:	7842      	ldrb	r2, [r0, #1]
    9bb0:	0691      	lsls	r1, r2, #26
    9bb2:	d42b      	bmi.n	9c0c <generalFrameConstruct+0x78>
    9bb4:	8842      	ldrh	r2, [r0, #2]
    9bb6:	2516      	movs	r5, #22
    9bb8:	70e2      	strb	r2, [r4, #3]
    9bba:	8842      	ldrh	r2, [r0, #2]
    9bbc:	260e      	movs	r6, #14
    9bbe:	0a12      	lsrs	r2, r2, #8
    9bc0:	7122      	strb	r2, [r4, #4]
    9bc2:	8882      	ldrh	r2, [r0, #4]
    9bc4:	210a      	movs	r1, #10
    9bc6:	7162      	strb	r2, [r4, #5]
    9bc8:	8882      	ldrh	r2, [r0, #4]
    9bca:	2709      	movs	r7, #9
    9bcc:	0a12      	lsrs	r2, r2, #8
    9bce:	71a2      	strb	r2, [r4, #6]
    9bd0:	88c2      	ldrh	r2, [r0, #6]
    9bd2:	71e2      	strb	r2, [r4, #7]
    9bd4:	88c2      	ldrh	r2, [r0, #6]
    9bd6:	0a12      	lsrs	r2, r2, #8
    9bd8:	7222      	strb	r2, [r4, #8]
    9bda:	7842      	ldrb	r2, [r0, #1]
    9bdc:	2009      	movs	r0, #9
    9bde:	0752      	lsls	r2, r2, #29
    9be0:	d513      	bpl.n	9c0a <generalFrameConstruct+0x76>
    9be2:	4a0e      	ldr	r2, [pc, #56]	; (9c1c <generalFrameConstruct+0x88>)
    9be4:	6810      	ldr	r0, [r2, #0]
    9be6:	2220      	movs	r2, #32
    9be8:	5c82      	ldrb	r2, [r0, r2]
    9bea:	480d      	ldr	r0, [pc, #52]	; (9c20 <generalFrameConstruct+0x8c>)
    9bec:	741a      	strb	r2, [r3, #16]
    9bee:	6800      	ldr	r0, [r0, #0]
    9bf0:	3314      	adds	r3, #20
    9bf2:	6018      	str	r0, [r3, #0]
    9bf4:	55e2      	strb	r2, [r4, r7]
    9bf6:	1860      	adds	r0, r4, r1
    9bf8:	2204      	movs	r2, #4
    9bfa:	0019      	movs	r1, r3
    9bfc:	4f09      	ldr	r7, [pc, #36]	; (9c24 <generalFrameConstruct+0x90>)
    9bfe:	47b8      	blx	r7
    9c00:	19a0      	adds	r0, r4, r6
    9c02:	2208      	movs	r2, #8
    9c04:	4908      	ldr	r1, [pc, #32]	; (9c28 <generalFrameConstruct+0x94>)
    9c06:	47b8      	blx	r7
    9c08:	0028      	movs	r0, r5
    9c0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9c0c:	2510      	movs	r5, #16
    9c0e:	2608      	movs	r6, #8
    9c10:	2104      	movs	r1, #4
    9c12:	2703      	movs	r7, #3
    9c14:	2003      	movs	r0, #3
    9c16:	e7e2      	b.n	9bde <generalFrameConstruct+0x4a>
    9c18:	20003740 	.word	0x20003740
    9c1c:	20003728 	.word	0x20003728
    9c20:	200037b4 	.word	0x200037b4
    9c24:	0000c803 	.word	0x0000c803
    9c28:	200000b0 	.word	0x200000b0

00009c2c <frameTransmit>:
    9c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    9c2e:	4657      	mov	r7, sl
    9c30:	464e      	mov	r6, r9
    9c32:	46de      	mov	lr, fp
    9c34:	4645      	mov	r5, r8
    9c36:	b5e0      	push	{r5, r6, r7, lr}
    9c38:	b085      	sub	sp, #20
    9c3a:	4699      	mov	r9, r3
    9c3c:	ab0e      	add	r3, sp, #56	; 0x38
    9c3e:	781e      	ldrb	r6, [r3, #0]
    9c40:	ab10      	add	r3, sp, #64	; 0x40
    9c42:	781b      	ldrb	r3, [r3, #0]
    9c44:	0007      	movs	r7, r0
    9c46:	469a      	mov	sl, r3
    9c48:	2028      	movs	r0, #40	; 0x28
    9c4a:	4b45      	ldr	r3, [pc, #276]	; (9d60 <frameTransmit+0x134>)
    9c4c:	4688      	mov	r8, r1
    9c4e:	9203      	str	r2, [sp, #12]
    9c50:	4798      	blx	r3
    9c52:	1e04      	subs	r4, r0, #0
    9c54:	d100      	bne.n	9c58 <frameTransmit+0x2c>
    9c56:	e081      	b.n	9d5c <frameTransmit+0x130>
    9c58:	2300      	movs	r3, #0
    9c5a:	7603      	strb	r3, [r0, #24]
    9c5c:	787b      	ldrb	r3, [r7, #1]
    9c5e:	075b      	lsls	r3, r3, #29
    9c60:	d45b      	bmi.n	9d1a <frameTransmit+0xee>
    9c62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    9c64:	781a      	ldrb	r2, [r3, #0]
    9c66:	785b      	ldrb	r3, [r3, #1]
    9c68:	2e02      	cmp	r6, #2
    9c6a:	d06b      	beq.n	9d44 <frameTransmit+0x118>
    9c6c:	2101      	movs	r1, #1
    9c6e:	2200      	movs	r2, #0
    9c70:	2020      	movs	r0, #32
    9c72:	7e23      	ldrb	r3, [r4, #24]
    9c74:	0149      	lsls	r1, r1, #5
    9c76:	4383      	bics	r3, r0
    9c78:	430b      	orrs	r3, r1
    9c7a:	2104      	movs	r1, #4
    9c7c:	0092      	lsls	r2, r2, #2
    9c7e:	438b      	bics	r3, r1
    9c80:	4313      	orrs	r3, r2
    9c82:	2208      	movs	r2, #8
    9c84:	4393      	bics	r3, r2
    9c86:	7623      	strb	r3, [r4, #24]
    9c88:	4b36      	ldr	r3, [pc, #216]	; (9d64 <frameTransmit+0x138>)
    9c8a:	881a      	ldrh	r2, [r3, #0]
    9c8c:	4b36      	ldr	r3, [pc, #216]	; (9d68 <frameTransmit+0x13c>)
    9c8e:	429a      	cmp	r2, r3
    9c90:	d062      	beq.n	9d58 <frameTransmit+0x12c>
    9c92:	787a      	ldrb	r2, [r7, #1]
    9c94:	2301      	movs	r3, #1
    9c96:	4211      	tst	r1, r2
    9c98:	d136      	bne.n	9d08 <frameTransmit+0xdc>
    9c9a:	2221      	movs	r2, #33	; 0x21
    9c9c:	54a3      	strb	r3, [r4, r2]
    9c9e:	1eb3      	subs	r3, r6, #2
    9ca0:	425a      	negs	r2, r3
    9ca2:	4153      	adcs	r3, r2
    9ca4:	2220      	movs	r2, #32
    9ca6:	2101      	movs	r1, #1
    9ca8:	54a3      	strb	r3, [r4, r2]
    9caa:	7e23      	ldrb	r3, [r4, #24]
    9cac:	089a      	lsrs	r2, r3, #2
    9cae:	4051      	eors	r1, r2
    9cb0:	2201      	movs	r2, #1
    9cb2:	400a      	ands	r2, r1
    9cb4:	2140      	movs	r1, #64	; 0x40
    9cb6:	0192      	lsls	r2, r2, #6
    9cb8:	438b      	bics	r3, r1
    9cba:	4313      	orrs	r3, r2
    9cbc:	2280      	movs	r2, #128	; 0x80
    9cbe:	4252      	negs	r2, r2
    9cc0:	4313      	orrs	r3, r2
    9cc2:	7623      	strb	r3, [r4, #24]
    9cc4:	887b      	ldrh	r3, [r7, #2]
    9cc6:	0027      	movs	r7, r4
    9cc8:	8463      	strh	r3, [r4, #34]	; 0x22
    9cca:	464b      	mov	r3, r9
    9ccc:	3708      	adds	r7, #8
    9cce:	6163      	str	r3, [r4, #20]
    9cd0:	0032      	movs	r2, r6
    9cd2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    9cd4:	4b25      	ldr	r3, [pc, #148]	; (9d6c <frameTransmit+0x140>)
    9cd6:	0038      	movs	r0, r7
    9cd8:	4798      	blx	r3
    9cda:	9b11      	ldr	r3, [sp, #68]	; 0x44
    9cdc:	4652      	mov	r2, sl
    9cde:	6123      	str	r3, [r4, #16]
    9ce0:	2325      	movs	r3, #37	; 0x25
    9ce2:	61e7      	str	r7, [r4, #28]
    9ce4:	54e2      	strb	r2, [r4, r3]
    9ce6:	9b03      	ldr	r3, [sp, #12]
    9ce8:	4821      	ldr	r0, [pc, #132]	; (9d70 <frameTransmit+0x144>)
    9cea:	4443      	add	r3, r8
    9cec:	001d      	movs	r5, r3
    9cee:	2324      	movs	r3, #36	; 0x24
    9cf0:	0021      	movs	r1, r4
    9cf2:	54e5      	strb	r5, [r4, r3]
    9cf4:	4b1f      	ldr	r3, [pc, #124]	; (9d74 <frameTransmit+0x148>)
    9cf6:	4798      	blx	r3
    9cf8:	2001      	movs	r0, #1
    9cfa:	b005      	add	sp, #20
    9cfc:	bc3c      	pop	{r2, r3, r4, r5}
    9cfe:	4690      	mov	r8, r2
    9d00:	4699      	mov	r9, r3
    9d02:	46a2      	mov	sl, r4
    9d04:	46ab      	mov	fp, r5
    9d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9d08:	2100      	movs	r1, #0
    9d0a:	4a1b      	ldr	r2, [pc, #108]	; (9d78 <frameTransmit+0x14c>)
    9d0c:	7812      	ldrb	r2, [r2, #0]
    9d0e:	3a06      	subs	r2, #6
    9d10:	b2d2      	uxtb	r2, r2
    9d12:	4293      	cmp	r3, r2
    9d14:	4149      	adcs	r1, r1
    9d16:	b2cb      	uxtb	r3, r1
    9d18:	e7bf      	b.n	9c9a <frameTransmit+0x6e>
    9d1a:	4b18      	ldr	r3, [pc, #96]	; (9d7c <frameTransmit+0x150>)
    9d1c:	0030      	movs	r0, r6
    9d1e:	4798      	blx	r3
    9d20:	464b      	mov	r3, r9
    9d22:	9000      	str	r0, [sp, #0]
    9d24:	9a03      	ldr	r2, [sp, #12]
    9d26:	4641      	mov	r1, r8
    9d28:	0038      	movs	r0, r7
    9d2a:	4d15      	ldr	r5, [pc, #84]	; (9d80 <frameTransmit+0x154>)
    9d2c:	47a8      	blx	r5
    9d2e:	28ff      	cmp	r0, #255	; 0xff
    9d30:	d014      	beq.n	9d5c <frameTransmit+0x130>
    9d32:	9b03      	ldr	r3, [sp, #12]
    9d34:	181d      	adds	r5, r3, r0
    9d36:	b2eb      	uxtb	r3, r5
    9d38:	9303      	str	r3, [sp, #12]
    9d3a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    9d3c:	781a      	ldrb	r2, [r3, #0]
    9d3e:	785b      	ldrb	r3, [r3, #1]
    9d40:	2e02      	cmp	r6, #2
    9d42:	d193      	bne.n	9c6c <frameTransmit+0x40>
    9d44:	021b      	lsls	r3, r3, #8
    9d46:	189b      	adds	r3, r3, r2
    9d48:	4a07      	ldr	r2, [pc, #28]	; (9d68 <frameTransmit+0x13c>)
    9d4a:	b29b      	uxth	r3, r3
    9d4c:	4293      	cmp	r3, r2
    9d4e:	d000      	beq.n	9d52 <frameTransmit+0x126>
    9d50:	e78c      	b.n	9c6c <frameTransmit+0x40>
    9d52:	2100      	movs	r1, #0
    9d54:	2201      	movs	r2, #1
    9d56:	e78b      	b.n	9c70 <frameTransmit+0x44>
    9d58:	2300      	movs	r3, #0
    9d5a:	e79e      	b.n	9c9a <frameTransmit+0x6e>
    9d5c:	2000      	movs	r0, #0
    9d5e:	e7cc      	b.n	9cfa <frameTransmit+0xce>
    9d60:	0000653d 	.word	0x0000653d
    9d64:	2000376c 	.word	0x2000376c
    9d68:	0000ffff 	.word	0x0000ffff
    9d6c:	0000c803 	.word	0x0000c803
    9d70:	20003760 	.word	0x20003760
    9d74:	000066a9 	.word	0x000066a9
    9d78:	200009b4 	.word	0x200009b4
    9d7c:	0000c279 	.word	0x0000c279
    9d80:	0000c29d 	.word	0x0000c29d

00009d84 <sendDataFrame>:
    9d84:	b5f0      	push	{r4, r5, r6, r7, lr}
    9d86:	464e      	mov	r6, r9
    9d88:	4657      	mov	r7, sl
    9d8a:	4645      	mov	r5, r8
    9d8c:	46de      	mov	lr, fp
    9d8e:	b5e0      	push	{r5, r6, r7, lr}
    9d90:	b091      	sub	sp, #68	; 0x44
    9d92:	ab04      	add	r3, sp, #16
    9d94:	469c      	mov	ip, r3
    9d96:	270e      	movs	r7, #14
    9d98:	4bc3      	ldr	r3, [pc, #780]	; (a0a8 <sendDataFrame+0x324>)
    9d9a:	4467      	add	r7, ip
    9d9c:	4699      	mov	r9, r3
    9d9e:	881b      	ldrh	r3, [r3, #0]
    9da0:	b28d      	uxth	r5, r1
    9da2:	0006      	movs	r6, r0
    9da4:	9202      	str	r2, [sp, #8]
    9da6:	9703      	str	r7, [sp, #12]
    9da8:	8039      	strh	r1, [r7, #0]
    9daa:	42ab      	cmp	r3, r5
    9dac:	d100      	bne.n	9db0 <sendDataFrame+0x2c>
    9dae:	e119      	b.n	9fe4 <sendDataFrame+0x260>
    9db0:	2800      	cmp	r0, #0
    9db2:	d100      	bne.n	9db6 <sendDataFrame+0x32>
    9db4:	e114      	b.n	9fe0 <sendDataFrame+0x25c>
    9db6:	2078      	movs	r0, #120	; 0x78
    9db8:	4bbc      	ldr	r3, [pc, #752]	; (a0ac <sendDataFrame+0x328>)
    9dba:	4798      	blx	r3
    9dbc:	4680      	mov	r8, r0
    9dbe:	2800      	cmp	r0, #0
    9dc0:	d100      	bne.n	9dc4 <sendDataFrame+0x40>
    9dc2:	e108      	b.n	9fd6 <sendDataFrame+0x252>
    9dc4:	2108      	movs	r1, #8
    9dc6:	8bb2      	ldrh	r2, [r6, #28]
    9dc8:	ac08      	add	r4, sp, #32
    9dca:	4694      	mov	ip, r2
    9dcc:	7862      	ldrb	r2, [r4, #1]
    9dce:	8bf3      	ldrh	r3, [r6, #30]
    9dd0:	438a      	bics	r2, r1
    9dd2:	2104      	movs	r1, #4
    9dd4:	430a      	orrs	r2, r1
    9dd6:	49b6      	ldr	r1, [pc, #728]	; (a0b0 <sendDataFrame+0x32c>)
    9dd8:	80e3      	strh	r3, [r4, #6]
    9dda:	8809      	ldrh	r1, [r1, #0]
    9ddc:	7e73      	ldrb	r3, [r6, #25]
    9dde:	8061      	strh	r1, [r4, #2]
    9de0:	4661      	mov	r1, ip
    9de2:	469c      	mov	ip, r3
    9de4:	2303      	movs	r3, #3
    9de6:	469a      	mov	sl, r3
    9de8:	80a1      	strh	r1, [r4, #4]
    9dea:	4663      	mov	r3, ip
    9dec:	4651      	mov	r1, sl
    9dee:	2720      	movs	r7, #32
    9df0:	400b      	ands	r3, r1
    9df2:	469b      	mov	fp, r3
    9df4:	237f      	movs	r3, #127	; 0x7f
    9df6:	b2d2      	uxtb	r2, r2
    9df8:	43ba      	bics	r2, r7
    9dfa:	4013      	ands	r3, r2
    9dfc:	4652      	mov	r2, sl
    9dfe:	438b      	bics	r3, r1
    9e00:	4661      	mov	r1, ip
    9e02:	320d      	adds	r2, #13
    9e04:	400a      	ands	r2, r1
    9e06:	4659      	mov	r1, fp
    9e08:	430b      	orrs	r3, r1
    9e0a:	2110      	movs	r1, #16
    9e0c:	438b      	bics	r3, r1
    9e0e:	431a      	orrs	r2, r3
    9e10:	20ff      	movs	r0, #255	; 0xff
    9e12:	4643      	mov	r3, r8
    9e14:	7062      	strb	r2, [r4, #1]
    9e16:	4642      	mov	r2, r8
    9e18:	7020      	strb	r0, [r4, #0]
    9e1a:	7018      	strb	r0, [r3, #0]
    9e1c:	7863      	ldrb	r3, [r4, #1]
    9e1e:	7053      	strb	r3, [r2, #1]
    9e20:	4ba4      	ldr	r3, [pc, #656]	; (a0b4 <sendDataFrame+0x330>)
    9e22:	469a      	mov	sl, r3
    9e24:	4652      	mov	r2, sl
    9e26:	781b      	ldrb	r3, [r3, #0]
    9e28:	3301      	adds	r3, #1
    9e2a:	b2db      	uxtb	r3, r3
    9e2c:	7013      	strb	r3, [r2, #0]
    9e2e:	4642      	mov	r2, r8
    9e30:	7093      	strb	r3, [r2, #2]
    9e32:	7863      	ldrb	r3, [r4, #1]
    9e34:	421f      	tst	r7, r3
    9e36:	d100      	bne.n	9e3a <sendDataFrame+0xb6>
    9e38:	e08e      	b.n	9f58 <sendDataFrame+0x1d4>
    9e3a:	2210      	movs	r2, #16
    9e3c:	2103      	movs	r1, #3
    9e3e:	0017      	movs	r7, r2
    9e40:	9206      	str	r2, [sp, #24]
    9e42:	3a08      	subs	r2, #8
    9e44:	4693      	mov	fp, r2
    9e46:	2003      	movs	r0, #3
    9e48:	3a04      	subs	r2, #4
    9e4a:	9105      	str	r1, [sp, #20]
    9e4c:	075b      	lsls	r3, r3, #29
    9e4e:	d500      	bpl.n	9e52 <sendDataFrame+0xce>
    9e50:	e09e      	b.n	9f90 <sendDataFrame+0x20c>
    9e52:	4b99      	ldr	r3, [pc, #612]	; (a0b8 <sendDataFrame+0x334>)
    9e54:	9304      	str	r3, [sp, #16]
    9e56:	7cf3      	ldrb	r3, [r6, #19]
    9e58:	2b00      	cmp	r3, #0
    9e5a:	d100      	bne.n	9e5e <sendDataFrame+0xda>
    9e5c:	e0b6      	b.n	9fcc <sendDataFrame+0x248>
    9e5e:	2320      	movs	r3, #32
    9e60:	4642      	mov	r2, r8
    9e62:	5cf3      	ldrb	r3, [r6, r3]
    9e64:	7093      	strb	r3, [r2, #2]
    9e66:	4653      	mov	r3, sl
    9e68:	4652      	mov	r2, sl
    9e6a:	781b      	ldrb	r3, [r3, #0]
    9e6c:	3b01      	subs	r3, #1
    9e6e:	7013      	strb	r3, [r2, #0]
    9e70:	2338      	movs	r3, #56	; 0x38
    9e72:	0031      	movs	r1, r6
    9e74:	469a      	mov	sl, r3
    9e76:	5cf2      	ldrb	r2, [r6, r3]
    9e78:	4440      	add	r0, r8
    9e7a:	9b04      	ldr	r3, [sp, #16]
    9e7c:	3139      	adds	r1, #57	; 0x39
    9e7e:	4798      	blx	r3
    9e80:	4653      	mov	r3, sl
    9e82:	5cf3      	ldrb	r3, [r6, r3]
    9e84:	469b      	mov	fp, r3
    9e86:	4b8d      	ldr	r3, [pc, #564]	; (a0bc <sendDataFrame+0x338>)
    9e88:	429d      	cmp	r5, r3
    9e8a:	d100      	bne.n	9e8e <sendDataFrame+0x10a>
    9e8c:	e0d1      	b.n	a032 <sendDataFrame+0x2ae>
    9e8e:	7cb3      	ldrb	r3, [r6, #18]
    9e90:	2028      	movs	r0, #40	; 0x28
    9e92:	469a      	mov	sl, r3
    9e94:	4b85      	ldr	r3, [pc, #532]	; (a0ac <sendDataFrame+0x328>)
    9e96:	4798      	blx	r3
    9e98:	1e05      	subs	r5, r0, #0
    9e9a:	d100      	bne.n	9e9e <sendDataFrame+0x11a>
    9e9c:	e09b      	b.n	9fd6 <sendDataFrame+0x252>
    9e9e:	2300      	movs	r3, #0
    9ea0:	7603      	strb	r3, [r0, #24]
    9ea2:	7863      	ldrb	r3, [r4, #1]
    9ea4:	075b      	lsls	r3, r3, #29
    9ea6:	d500      	bpl.n	9eaa <sendDataFrame+0x126>
    9ea8:	e0ae      	b.n	a008 <sendDataFrame+0x284>
    9eaa:	9b03      	ldr	r3, [sp, #12]
    9eac:	785a      	ldrb	r2, [r3, #1]
    9eae:	781b      	ldrb	r3, [r3, #0]
    9eb0:	0212      	lsls	r2, r2, #8
    9eb2:	189b      	adds	r3, r3, r2
    9eb4:	4a81      	ldr	r2, [pc, #516]	; (a0bc <sendDataFrame+0x338>)
    9eb6:	b29b      	uxth	r3, r3
    9eb8:	4293      	cmp	r3, r2
    9eba:	d100      	bne.n	9ebe <sendDataFrame+0x13a>
    9ebc:	e0b4      	b.n	a028 <sendDataFrame+0x2a4>
    9ebe:	2201      	movs	r2, #1
    9ec0:	2100      	movs	r1, #0
    9ec2:	2020      	movs	r0, #32
    9ec4:	7e2b      	ldrb	r3, [r5, #24]
    9ec6:	0152      	lsls	r2, r2, #5
    9ec8:	4383      	bics	r3, r0
    9eca:	4313      	orrs	r3, r2
    9ecc:	2204      	movs	r2, #4
    9ece:	0089      	lsls	r1, r1, #2
    9ed0:	4393      	bics	r3, r2
    9ed2:	430b      	orrs	r3, r1
    9ed4:	2108      	movs	r1, #8
    9ed6:	438b      	bics	r3, r1
    9ed8:	762b      	strb	r3, [r5, #24]
    9eda:	464b      	mov	r3, r9
    9edc:	8819      	ldrh	r1, [r3, #0]
    9ede:	4b77      	ldr	r3, [pc, #476]	; (a0bc <sendDataFrame+0x338>)
    9ee0:	4299      	cmp	r1, r3
    9ee2:	d100      	bne.n	9ee6 <sendDataFrame+0x162>
    9ee4:	e0a3      	b.n	a02e <sendDataFrame+0x2aa>
    9ee6:	7861      	ldrb	r1, [r4, #1]
    9ee8:	2301      	movs	r3, #1
    9eea:	420a      	tst	r2, r1
    9eec:	d000      	beq.n	9ef0 <sendDataFrame+0x16c>
    9eee:	e082      	b.n	9ff6 <sendDataFrame+0x272>
    9ef0:	2221      	movs	r2, #33	; 0x21
    9ef2:	54ab      	strb	r3, [r5, r2]
    9ef4:	2320      	movs	r3, #32
    9ef6:	2001      	movs	r0, #1
    9ef8:	3a20      	subs	r2, #32
    9efa:	54ea      	strb	r2, [r5, r3]
    9efc:	7e2b      	ldrb	r3, [r5, #24]
    9efe:	0899      	lsrs	r1, r3, #2
    9f00:	4041      	eors	r1, r0
    9f02:	400a      	ands	r2, r1
    9f04:	2140      	movs	r1, #64	; 0x40
    9f06:	0192      	lsls	r2, r2, #6
    9f08:	438b      	bics	r3, r1
    9f0a:	4313      	orrs	r3, r2
    9f0c:	2280      	movs	r2, #128	; 0x80
    9f0e:	4252      	negs	r2, r2
    9f10:	4313      	orrs	r3, r2
    9f12:	762b      	strb	r3, [r5, #24]
    9f14:	8863      	ldrh	r3, [r4, #2]
    9f16:	002c      	movs	r4, r5
    9f18:	846b      	strh	r3, [r5, #34]	; 0x22
    9f1a:	4643      	mov	r3, r8
    9f1c:	3408      	adds	r4, #8
    9f1e:	616b      	str	r3, [r5, #20]
    9f20:	3282      	adds	r2, #130	; 0x82
    9f22:	9903      	ldr	r1, [sp, #12]
    9f24:	9b04      	ldr	r3, [sp, #16]
    9f26:	0020      	movs	r0, r4
    9f28:	4798      	blx	r3
    9f2a:	9b02      	ldr	r3, [sp, #8]
    9f2c:	4652      	mov	r2, sl
    9f2e:	612b      	str	r3, [r5, #16]
    9f30:	2325      	movs	r3, #37	; 0x25
    9f32:	61ec      	str	r4, [r5, #28]
    9f34:	54ea      	strb	r2, [r5, r3]
    9f36:	9b05      	ldr	r3, [sp, #20]
    9f38:	0029      	movs	r1, r5
    9f3a:	445b      	add	r3, fp
    9f3c:	0018      	movs	r0, r3
    9f3e:	2324      	movs	r3, #36	; 0x24
    9f40:	54e8      	strb	r0, [r5, r3]
    9f42:	485f      	ldr	r0, [pc, #380]	; (a0c0 <sendDataFrame+0x33c>)
    9f44:	4b5f      	ldr	r3, [pc, #380]	; (a0c4 <sendDataFrame+0x340>)
    9f46:	4798      	blx	r3
    9f48:	2001      	movs	r0, #1
    9f4a:	b011      	add	sp, #68	; 0x44
    9f4c:	bc3c      	pop	{r2, r3, r4, r5}
    9f4e:	4690      	mov	r8, r2
    9f50:	4699      	mov	r9, r3
    9f52:	46a2      	mov	sl, r4
    9f54:	46ab      	mov	fp, r5
    9f56:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9f58:	4641      	mov	r1, r8
    9f5a:	8862      	ldrh	r2, [r4, #2]
    9f5c:	38f6      	subs	r0, #246	; 0xf6
    9f5e:	70ca      	strb	r2, [r1, #3]
    9f60:	8862      	ldrh	r2, [r4, #2]
    9f62:	0a12      	lsrs	r2, r2, #8
    9f64:	710a      	strb	r2, [r1, #4]
    9f66:	88a2      	ldrh	r2, [r4, #4]
    9f68:	714a      	strb	r2, [r1, #5]
    9f6a:	88a2      	ldrh	r2, [r4, #4]
    9f6c:	0a12      	lsrs	r2, r2, #8
    9f6e:	718a      	strb	r2, [r1, #6]
    9f70:	88e2      	ldrh	r2, [r4, #6]
    9f72:	71ca      	strb	r2, [r1, #7]
    9f74:	88e2      	ldrh	r2, [r4, #6]
    9f76:	0a12      	lsrs	r2, r2, #8
    9f78:	720a      	strb	r2, [r1, #8]
    9f7a:	2216      	movs	r2, #22
    9f7c:	2109      	movs	r1, #9
    9f7e:	0017      	movs	r7, r2
    9f80:	9206      	str	r2, [sp, #24]
    9f82:	3a08      	subs	r2, #8
    9f84:	4693      	mov	fp, r2
    9f86:	9105      	str	r1, [sp, #20]
    9f88:	3a04      	subs	r2, #4
    9f8a:	075b      	lsls	r3, r3, #29
    9f8c:	d400      	bmi.n	9f90 <sendDataFrame+0x20c>
    9f8e:	e760      	b.n	9e52 <sendDataFrame+0xce>
    9f90:	4b4d      	ldr	r3, [pc, #308]	; (a0c8 <sendDataFrame+0x344>)
    9f92:	4442      	add	r2, r8
    9f94:	6819      	ldr	r1, [r3, #0]
    9f96:	2320      	movs	r3, #32
    9f98:	5ccb      	ldrb	r3, [r1, r3]
    9f9a:	494c      	ldr	r1, [pc, #304]	; (a0cc <sendDataFrame+0x348>)
    9f9c:	7423      	strb	r3, [r4, #16]
    9f9e:	6809      	ldr	r1, [r1, #0]
    9fa0:	6161      	str	r1, [r4, #20]
    9fa2:	4641      	mov	r1, r8
    9fa4:	540b      	strb	r3, [r1, r0]
    9fa6:	4b44      	ldr	r3, [pc, #272]	; (a0b8 <sendDataFrame+0x334>)
    9fa8:	0010      	movs	r0, r2
    9faa:	a90d      	add	r1, sp, #52	; 0x34
    9fac:	2204      	movs	r2, #4
    9fae:	9304      	str	r3, [sp, #16]
    9fb0:	4798      	blx	r3
    9fb2:	4658      	mov	r0, fp
    9fb4:	9b04      	ldr	r3, [sp, #16]
    9fb6:	4440      	add	r0, r8
    9fb8:	2208      	movs	r2, #8
    9fba:	4945      	ldr	r1, [pc, #276]	; (a0d0 <sendDataFrame+0x34c>)
    9fbc:	4798      	blx	r3
    9fbe:	9b06      	ldr	r3, [sp, #24]
    9fc0:	0038      	movs	r0, r7
    9fc2:	9305      	str	r3, [sp, #20]
    9fc4:	7cf3      	ldrb	r3, [r6, #19]
    9fc6:	2b00      	cmp	r3, #0
    9fc8:	d000      	beq.n	9fcc <sendDataFrame+0x248>
    9fca:	e748      	b.n	9e5e <sendDataFrame+0xda>
    9fcc:	4643      	mov	r3, r8
    9fce:	789a      	ldrb	r2, [r3, #2]
    9fd0:	2320      	movs	r3, #32
    9fd2:	54f2      	strb	r2, [r6, r3]
    9fd4:	e74c      	b.n	9e70 <sendDataFrame+0xec>
    9fd6:	7cb0      	ldrb	r0, [r6, #18]
    9fd8:	0032      	movs	r2, r6
    9fda:	2101      	movs	r1, #1
    9fdc:	9b02      	ldr	r3, [sp, #8]
    9fde:	4798      	blx	r3
    9fe0:	2000      	movs	r0, #0
    9fe2:	e7b2      	b.n	9f4a <sendDataFrame+0x1c6>
    9fe4:	9b02      	ldr	r3, [sp, #8]
    9fe6:	2b00      	cmp	r3, #0
    9fe8:	d0fa      	beq.n	9fe0 <sendDataFrame+0x25c>
    9fea:	7c80      	ldrb	r0, [r0, #18]
    9fec:	0032      	movs	r2, r6
    9fee:	2101      	movs	r1, #1
    9ff0:	4798      	blx	r3
    9ff2:	2000      	movs	r0, #0
    9ff4:	e7a9      	b.n	9f4a <sendDataFrame+0x1c6>
    9ff6:	2100      	movs	r1, #0
    9ff8:	4a36      	ldr	r2, [pc, #216]	; (a0d4 <sendDataFrame+0x350>)
    9ffa:	7812      	ldrb	r2, [r2, #0]
    9ffc:	3a06      	subs	r2, #6
    9ffe:	b2d2      	uxtb	r2, r2
    a000:	4293      	cmp	r3, r2
    a002:	4149      	adcs	r1, r1
    a004:	b2cb      	uxtb	r3, r1
    a006:	e773      	b.n	9ef0 <sendDataFrame+0x16c>
    a008:	4b33      	ldr	r3, [pc, #204]	; (a0d8 <sendDataFrame+0x354>)
    a00a:	2002      	movs	r0, #2
    a00c:	4798      	blx	r3
    a00e:	4643      	mov	r3, r8
    a010:	9000      	str	r0, [sp, #0]
    a012:	465a      	mov	r2, fp
    a014:	9905      	ldr	r1, [sp, #20]
    a016:	0020      	movs	r0, r4
    a018:	4f30      	ldr	r7, [pc, #192]	; (a0dc <sendDataFrame+0x358>)
    a01a:	47b8      	blx	r7
    a01c:	28ff      	cmp	r0, #255	; 0xff
    a01e:	d0da      	beq.n	9fd6 <sendDataFrame+0x252>
    a020:	4458      	add	r0, fp
    a022:	b2c3      	uxtb	r3, r0
    a024:	469b      	mov	fp, r3
    a026:	e740      	b.n	9eaa <sendDataFrame+0x126>
    a028:	2200      	movs	r2, #0
    a02a:	2101      	movs	r1, #1
    a02c:	e749      	b.n	9ec2 <sendDataFrame+0x13e>
    a02e:	2300      	movs	r3, #0
    a030:	e75e      	b.n	9ef0 <sendDataFrame+0x16c>
    a032:	464b      	mov	r3, r9
    a034:	2228      	movs	r2, #40	; 0x28
    a036:	881b      	ldrh	r3, [r3, #0]
    a038:	b29b      	uxth	r3, r3
    a03a:	001f      	movs	r7, r3
    a03c:	4b28      	ldr	r3, [pc, #160]	; (a0e0 <sendDataFrame+0x35c>)
    a03e:	681b      	ldr	r3, [r3, #0]
    a040:	5c9a      	ldrb	r2, [r3, r2]
    a042:	2a00      	cmp	r2, #0
    a044:	d100      	bne.n	a048 <sendDataFrame+0x2c4>
    a046:	e722      	b.n	9e8e <sendDataFrame+0x10a>
    a048:	6998      	ldr	r0, [r3, #24]
    a04a:	8803      	ldrh	r3, [r0, #0]
    a04c:	42ab      	cmp	r3, r5
    a04e:	d028      	beq.n	a0a2 <sendDataFrame+0x31e>
    a050:	3a01      	subs	r2, #1
    a052:	b2d2      	uxtb	r2, r2
    a054:	3201      	adds	r2, #1
    a056:	0092      	lsls	r2, r2, #2
    a058:	1d03      	adds	r3, r0, #4
    a05a:	1882      	adds	r2, r0, r2
    a05c:	46ac      	mov	ip, r5
    a05e:	46b2      	mov	sl, r6
    a060:	e006      	b.n	a070 <sendDataFrame+0x2ec>
    a062:	1a1e      	subs	r6, r3, r0
    a064:	001d      	movs	r5, r3
    a066:	3304      	adds	r3, #4
    a068:	1f19      	subs	r1, r3, #4
    a06a:	8809      	ldrh	r1, [r1, #0]
    a06c:	4561      	cmp	r1, ip
    a06e:	d003      	beq.n	a078 <sendDataFrame+0x2f4>
    a070:	429a      	cmp	r2, r3
    a072:	d1f6      	bne.n	a062 <sendDataFrame+0x2de>
    a074:	4656      	mov	r6, sl
    a076:	e70a      	b.n	9e8e <sendDataFrame+0x10a>
    a078:	4653      	mov	r3, sl
    a07a:	46aa      	mov	sl, r5
    a07c:	0035      	movs	r5, r6
    a07e:	001e      	movs	r6, r3
    a080:	4652      	mov	r2, sl
    a082:	4643      	mov	r3, r8
    a084:	789b      	ldrb	r3, [r3, #2]
    a086:	8017      	strh	r7, [r2, #0]
    a088:	4a15      	ldr	r2, [pc, #84]	; (a0e0 <sendDataFrame+0x35c>)
    a08a:	6812      	ldr	r2, [r2, #0]
    a08c:	6992      	ldr	r2, [r2, #24]
    a08e:	1952      	adds	r2, r2, r5
    a090:	7093      	strb	r3, [r2, #2]
    a092:	2229      	movs	r2, #41	; 0x29
    a094:	4b12      	ldr	r3, [pc, #72]	; (a0e0 <sendDataFrame+0x35c>)
    a096:	681b      	ldr	r3, [r3, #0]
    a098:	5c9a      	ldrb	r2, [r3, r2]
    a09a:	699b      	ldr	r3, [r3, #24]
    a09c:	195d      	adds	r5, r3, r5
    a09e:	70ea      	strb	r2, [r5, #3]
    a0a0:	e6f5      	b.n	9e8e <sendDataFrame+0x10a>
    a0a2:	4682      	mov	sl, r0
    a0a4:	2500      	movs	r5, #0
    a0a6:	e7eb      	b.n	a080 <sendDataFrame+0x2fc>
    a0a8:	2000376c 	.word	0x2000376c
    a0ac:	0000653d 	.word	0x0000653d
    a0b0:	20003758 	.word	0x20003758
    a0b4:	20003740 	.word	0x20003740
    a0b8:	0000c803 	.word	0x0000c803
    a0bc:	0000ffff 	.word	0x0000ffff
    a0c0:	20003760 	.word	0x20003760
    a0c4:	000066a9 	.word	0x000066a9
    a0c8:	20003728 	.word	0x20003728
    a0cc:	200037b4 	.word	0x200037b4
    a0d0:	200000b0 	.word	0x200000b0
    a0d4:	200009b4 	.word	0x200009b4
    a0d8:	0000c279 	.word	0x0000c279
    a0dc:	0000c29d 	.word	0x0000c29d
    a0e0:	20003724 	.word	0x20003724

0000a0e4 <addRebroadcastTableEntry>:
    a0e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    a0e6:	46c6      	mov	lr, r8
    a0e8:	2228      	movs	r2, #40	; 0x28
    a0ea:	b500      	push	{lr}
    a0ec:	4e17      	ldr	r6, [pc, #92]	; (a14c <addRebroadcastTableEntry+0x68>)
    a0ee:	4684      	mov	ip, r0
    a0f0:	6833      	ldr	r3, [r6, #0]
    a0f2:	4688      	mov	r8, r1
    a0f4:	5c9a      	ldrb	r2, [r3, r2]
    a0f6:	2a00      	cmp	r2, #0
    a0f8:	d014      	beq.n	a124 <addRebroadcastTableEntry+0x40>
    a0fa:	699d      	ldr	r5, [r3, #24]
    a0fc:	4f14      	ldr	r7, [pc, #80]	; (a150 <addRebroadcastTableEntry+0x6c>)
    a0fe:	882b      	ldrh	r3, [r5, #0]
    a100:	42bb      	cmp	r3, r7
    a102:	d012      	beq.n	a12a <addRebroadcastTableEntry+0x46>
    a104:	3a01      	subs	r2, #1
    a106:	b2d2      	uxtb	r2, r2
    a108:	3201      	adds	r2, #1
    a10a:	0092      	lsls	r2, r2, #2
    a10c:	1d2b      	adds	r3, r5, #4
    a10e:	18aa      	adds	r2, r5, r2
    a110:	e006      	b.n	a120 <addRebroadcastTableEntry+0x3c>
    a112:	1b59      	subs	r1, r3, r5
    a114:	0018      	movs	r0, r3
    a116:	3304      	adds	r3, #4
    a118:	1f1c      	subs	r4, r3, #4
    a11a:	8824      	ldrh	r4, [r4, #0]
    a11c:	42bc      	cmp	r4, r7
    a11e:	d006      	beq.n	a12e <addRebroadcastTableEntry+0x4a>
    a120:	4293      	cmp	r3, r2
    a122:	d1f6      	bne.n	a112 <addRebroadcastTableEntry+0x2e>
    a124:	bc04      	pop	{r2}
    a126:	4690      	mov	r8, r2
    a128:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a12a:	0028      	movs	r0, r5
    a12c:	2100      	movs	r1, #0
    a12e:	4663      	mov	r3, ip
    a130:	4642      	mov	r2, r8
    a132:	8003      	strh	r3, [r0, #0]
    a134:	6833      	ldr	r3, [r6, #0]
    a136:	699b      	ldr	r3, [r3, #24]
    a138:	185b      	adds	r3, r3, r1
    a13a:	709a      	strb	r2, [r3, #2]
    a13c:	2229      	movs	r2, #41	; 0x29
    a13e:	6833      	ldr	r3, [r6, #0]
    a140:	5c9a      	ldrb	r2, [r3, r2]
    a142:	699b      	ldr	r3, [r3, #24]
    a144:	185b      	adds	r3, r3, r1
    a146:	70da      	strb	r2, [r3, #3]
    a148:	e7ec      	b.n	a124 <addRebroadcastTableEntry+0x40>
    a14a:	46c0      	nop			; (mov r8, r8)
    a14c:	20003724 	.word	0x20003724
    a150:	0000ffff 	.word	0x0000ffff

0000a154 <initRebroadcastTable>:
    a154:	2328      	movs	r3, #40	; 0x28
    a156:	b530      	push	{r4, r5, lr}
    a158:	4809      	ldr	r0, [pc, #36]	; (a180 <initRebroadcastTable+0x2c>)
    a15a:	6802      	ldr	r2, [r0, #0]
    a15c:	5cd1      	ldrb	r1, [r2, r3]
    a15e:	2300      	movs	r3, #0
    a160:	2900      	cmp	r1, #0
    a162:	d00b      	beq.n	a17c <initRebroadcastTable+0x28>
    a164:	2501      	movs	r5, #1
    a166:	2428      	movs	r4, #40	; 0x28
    a168:	426d      	negs	r5, r5
    a16a:	6992      	ldr	r2, [r2, #24]
    a16c:	0099      	lsls	r1, r3, #2
    a16e:	528d      	strh	r5, [r1, r2]
    a170:	6802      	ldr	r2, [r0, #0]
    a172:	3301      	adds	r3, #1
    a174:	5d11      	ldrb	r1, [r2, r4]
    a176:	b2db      	uxtb	r3, r3
    a178:	4299      	cmp	r1, r3
    a17a:	d8f6      	bhi.n	a16a <initRebroadcastTable+0x16>
    a17c:	bd30      	pop	{r4, r5, pc}
    a17e:	46c0      	nop			; (mov r8, r8)
    a180:	20003724 	.word	0x20003724

0000a184 <rebroadcastTimerHandler>:
    a184:	b5f0      	push	{r4, r5, r6, r7, lr}
    a186:	46c6      	mov	lr, r8
    a188:	2328      	movs	r3, #40	; 0x28
    a18a:	b500      	push	{lr}
    a18c:	4e13      	ldr	r6, [pc, #76]	; (a1dc <rebroadcastTimerHandler+0x58>)
    a18e:	6834      	ldr	r4, [r6, #0]
    a190:	5ce7      	ldrb	r7, [r4, r3]
    a192:	2300      	movs	r3, #0
    a194:	2f00      	cmp	r7, #0
    a196:	d01e      	beq.n	a1d6 <rebroadcastTimerHandler+0x52>
    a198:	2201      	movs	r2, #1
    a19a:	4252      	negs	r2, r2
    a19c:	4694      	mov	ip, r2
    a19e:	3229      	adds	r2, #41	; 0x29
    a1a0:	4690      	mov	r8, r2
    a1a2:	4d0f      	ldr	r5, [pc, #60]	; (a1e0 <rebroadcastTimerHandler+0x5c>)
    a1a4:	69a2      	ldr	r2, [r4, #24]
    a1a6:	0098      	lsls	r0, r3, #2
    a1a8:	1812      	adds	r2, r2, r0
    a1aa:	8811      	ldrh	r1, [r2, #0]
    a1ac:	42a9      	cmp	r1, r5
    a1ae:	d00e      	beq.n	a1ce <rebroadcastTimerHandler+0x4a>
    a1b0:	78d1      	ldrb	r1, [r2, #3]
    a1b2:	2900      	cmp	r1, #0
    a1b4:	d00b      	beq.n	a1ce <rebroadcastTimerHandler+0x4a>
    a1b6:	3901      	subs	r1, #1
    a1b8:	b2c9      	uxtb	r1, r1
    a1ba:	70d1      	strb	r1, [r2, #3]
    a1bc:	2900      	cmp	r1, #0
    a1be:	d103      	bne.n	a1c8 <rebroadcastTimerHandler+0x44>
    a1c0:	4661      	mov	r1, ip
    a1c2:	6832      	ldr	r2, [r6, #0]
    a1c4:	6992      	ldr	r2, [r2, #24]
    a1c6:	5211      	strh	r1, [r2, r0]
    a1c8:	4642      	mov	r2, r8
    a1ca:	6834      	ldr	r4, [r6, #0]
    a1cc:	5ca7      	ldrb	r7, [r4, r2]
    a1ce:	3301      	adds	r3, #1
    a1d0:	b2db      	uxtb	r3, r3
    a1d2:	42bb      	cmp	r3, r7
    a1d4:	d3e6      	bcc.n	a1a4 <rebroadcastTimerHandler+0x20>
    a1d6:	bc04      	pop	{r2}
    a1d8:	4690      	mov	r8, r2
    a1da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a1dc:	20003724 	.word	0x20003724
    a1e0:	0000ffff 	.word	0x0000ffff

0000a1e4 <handleDataMessage>:
    a1e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    a1e6:	46de      	mov	lr, fp
    a1e8:	4657      	mov	r7, sl
    a1ea:	464e      	mov	r6, r9
    a1ec:	4645      	mov	r5, r8
    a1ee:	b5e0      	push	{r5, r6, r7, lr}
    a1f0:	780b      	ldrb	r3, [r1, #0]
    a1f2:	b083      	sub	sp, #12
    a1f4:	0004      	movs	r4, r0
    a1f6:	2b31      	cmp	r3, #49	; 0x31
    a1f8:	d04d      	beq.n	a296 <handleDataMessage+0xb2>
    a1fa:	2b32      	cmp	r3, #50	; 0x32
    a1fc:	d144      	bne.n	a288 <handleDataMessage+0xa4>
    a1fe:	4d61      	ldr	r5, [pc, #388]	; (a384 <handleDataMessage+0x1a0>)
    a200:	7a2b      	ldrb	r3, [r5, #8]
    a202:	2b00      	cmp	r3, #0
    a204:	d040      	beq.n	a288 <handleDataMessage+0xa4>
    a206:	4a60      	ldr	r2, [pc, #384]	; (a388 <handleDataMessage+0x1a4>)
    a208:	4b60      	ldr	r3, [pc, #384]	; (a38c <handleDataMessage+0x1a8>)
    a20a:	4691      	mov	r9, r2
    a20c:	4a60      	ldr	r2, [pc, #384]	; (a390 <handleDataMessage+0x1ac>)
    a20e:	2600      	movs	r6, #0
    a210:	4693      	mov	fp, r2
    a212:	4a60      	ldr	r2, [pc, #384]	; (a394 <handleDataMessage+0x1b0>)
    a214:	4698      	mov	r8, r3
    a216:	4692      	mov	sl, r2
    a218:	e007      	b.n	a22a <handleDataMessage+0x46>
    a21a:	0039      	movs	r1, r7
    a21c:	0028      	movs	r0, r5
    a21e:	47c8      	blx	r9
    a220:	3601      	adds	r6, #1
    a222:	7a2b      	ldrb	r3, [r5, #8]
    a224:	b2f6      	uxtb	r6, r6
    a226:	42b3      	cmp	r3, r6
    a228:	d92e      	bls.n	a288 <handleDataMessage+0xa4>
    a22a:	2100      	movs	r1, #0
    a22c:	0028      	movs	r0, r5
    a22e:	47c0      	blx	r8
    a230:	1e07      	subs	r7, r0, #0
    a232:	d029      	beq.n	a288 <handleDataMessage+0xa4>
    a234:	2320      	movs	r3, #32
    a236:	7a22      	ldrb	r2, [r4, #8]
    a238:	5cc3      	ldrb	r3, [r0, r3]
    a23a:	429a      	cmp	r2, r3
    a23c:	d1ed      	bne.n	a21a <handleDataMessage+0x36>
    a23e:	88e2      	ldrh	r2, [r4, #6]
    a240:	8b83      	ldrh	r3, [r0, #28]
    a242:	429a      	cmp	r2, r3
    a244:	d1e9      	bne.n	a21a <handleDataMessage+0x36>
    a246:	6883      	ldr	r3, [r0, #8]
    a248:	2b00      	cmp	r3, #0
    a24a:	d003      	beq.n	a254 <handleDataMessage+0x70>
    a24c:	7c80      	ldrb	r0, [r0, #18]
    a24e:	003a      	movs	r2, r7
    a250:	2100      	movs	r1, #0
    a252:	4798      	blx	r3
    a254:	0038      	movs	r0, r7
    a256:	47d8      	blx	fp
    a258:	22ff      	movs	r2, #255	; 0xff
    a25a:	8bbb      	ldrh	r3, [r7, #28]
    a25c:	4393      	bics	r3, r2
    a25e:	4652      	mov	r2, sl
    a260:	8812      	ldrh	r2, [r2, #0]
    a262:	4293      	cmp	r3, r2
    a264:	d0dc      	beq.n	a220 <handleDataMessage+0x3c>
    a266:	4a4c      	ldr	r2, [pc, #304]	; (a398 <handleDataMessage+0x1b4>)
    a268:	0a1b      	lsrs	r3, r3, #8
    a26a:	6812      	ldr	r2, [r2, #0]
    a26c:	005b      	lsls	r3, r3, #1
    a26e:	6912      	ldr	r2, [r2, #16]
    a270:	3601      	adds	r6, #1
    a272:	18d3      	adds	r3, r2, r3
    a274:	220f      	movs	r2, #15
    a276:	7859      	ldrb	r1, [r3, #1]
    a278:	b2f6      	uxtb	r6, r6
    a27a:	400a      	ands	r2, r1
    a27c:	2130      	movs	r1, #48	; 0x30
    a27e:	430a      	orrs	r2, r1
    a280:	705a      	strb	r2, [r3, #1]
    a282:	7a2b      	ldrb	r3, [r5, #8]
    a284:	42b3      	cmp	r3, r6
    a286:	d8d0      	bhi.n	a22a <handleDataMessage+0x46>
    a288:	b003      	add	sp, #12
    a28a:	bc3c      	pop	{r2, r3, r4, r5}
    a28c:	4690      	mov	r8, r2
    a28e:	4699      	mov	r9, r3
    a290:	46a2      	mov	sl, r4
    a292:	46ab      	mov	fp, r5
    a294:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a296:	7983      	ldrb	r3, [r0, #6]
    a298:	009d      	lsls	r5, r3, #2
    a29a:	18ed      	adds	r5, r5, r3
    a29c:	4b3e      	ldr	r3, [pc, #248]	; (a398 <handleDataMessage+0x1b4>)
    a29e:	00ad      	lsls	r5, r5, #2
    a2a0:	4699      	mov	r9, r3
    a2a2:	681b      	ldr	r3, [r3, #0]
    a2a4:	68d8      	ldr	r0, [r3, #12]
    a2a6:	4b3d      	ldr	r3, [pc, #244]	; (a39c <handleDataMessage+0x1b8>)
    a2a8:	1940      	adds	r0, r0, r5
    a2aa:	4798      	blx	r3
    a2ac:	2800      	cmp	r0, #0
    a2ae:	d065      	beq.n	a37c <handleDataMessage+0x198>
    a2b0:	464b      	mov	r3, r9
    a2b2:	681b      	ldr	r3, [r3, #0]
    a2b4:	68db      	ldr	r3, [r3, #12]
    a2b6:	195d      	adds	r5, r3, r5
    a2b8:	68ab      	ldr	r3, [r5, #8]
    a2ba:	60eb      	str	r3, [r5, #12]
    a2bc:	4d38      	ldr	r5, [pc, #224]	; (a3a0 <handleDataMessage+0x1bc>)
    a2be:	7a2b      	ldrb	r3, [r5, #8]
    a2c0:	2b00      	cmp	r3, #0
    a2c2:	d0e1      	beq.n	a288 <handleDataMessage+0xa4>
    a2c4:	21ff      	movs	r1, #255	; 0xff
    a2c6:	4b33      	ldr	r3, [pc, #204]	; (a394 <handleDataMessage+0x1b0>)
    a2c8:	881a      	ldrh	r2, [r3, #0]
    a2ca:	88e3      	ldrh	r3, [r4, #6]
    a2cc:	438b      	bics	r3, r1
    a2ce:	429a      	cmp	r2, r3
    a2d0:	d1da      	bne.n	a288 <handleDataMessage+0xa4>
    a2d2:	4b2e      	ldr	r3, [pc, #184]	; (a38c <handleDataMessage+0x1a8>)
    a2d4:	2700      	movs	r7, #0
    a2d6:	9301      	str	r3, [sp, #4]
    a2d8:	4b2b      	ldr	r3, [pc, #172]	; (a388 <handleDataMessage+0x1a4>)
    a2da:	469a      	mov	sl, r3
    a2dc:	4b31      	ldr	r3, [pc, #196]	; (a3a4 <handleDataMessage+0x1c0>)
    a2de:	46d0      	mov	r8, sl
    a2e0:	469b      	mov	fp, r3
    a2e2:	e00a      	b.n	a2fa <handleDataMessage+0x116>
    a2e4:	4a30      	ldr	r2, [pc, #192]	; (a3a8 <handleDataMessage+0x1c4>)
    a2e6:	4293      	cmp	r3, r2
    a2e8:	d02a      	beq.n	a340 <handleDataMessage+0x15c>
    a2ea:	0001      	movs	r1, r0
    a2ec:	0028      	movs	r0, r5
    a2ee:	47d0      	blx	sl
    a2f0:	3701      	adds	r7, #1
    a2f2:	7a2b      	ldrb	r3, [r5, #8]
    a2f4:	b2ff      	uxtb	r7, r7
    a2f6:	42bb      	cmp	r3, r7
    a2f8:	d9c6      	bls.n	a288 <handleDataMessage+0xa4>
    a2fa:	2100      	movs	r1, #0
    a2fc:	0028      	movs	r0, r5
    a2fe:	9b01      	ldr	r3, [sp, #4]
    a300:	4798      	blx	r3
    a302:	1e06      	subs	r6, r0, #0
    a304:	d0c0      	beq.n	a288 <handleDataMessage+0xa4>
    a306:	8b83      	ldrh	r3, [r0, #28]
    a308:	88e2      	ldrh	r2, [r4, #6]
    a30a:	429a      	cmp	r2, r3
    a30c:	d1ea      	bne.n	a2e4 <handleDataMessage+0x100>
    a30e:	2310      	movs	r3, #16
    a310:	7e42      	ldrb	r2, [r0, #25]
    a312:	4013      	ands	r3, r2
    a314:	d025      	beq.n	a362 <handleDataMessage+0x17e>
    a316:	464b      	mov	r3, r9
    a318:	681a      	ldr	r2, [r3, #0]
    a31a:	2337      	movs	r3, #55	; 0x37
    a31c:	5cd3      	ldrb	r3, [r2, r3]
    a31e:	0001      	movs	r1, r0
    a320:	3301      	adds	r3, #1
    a322:	7403      	strb	r3, [r0, #16]
    a324:	2338      	movs	r3, #56	; 0x38
    a326:	5cd3      	ldrb	r3, [r2, r3]
    a328:	7443      	strb	r3, [r0, #17]
    a32a:	2300      	movs	r3, #0
    a32c:	6083      	str	r3, [r0, #8]
    a32e:	4815      	ldr	r0, [pc, #84]	; (a384 <handleDataMessage+0x1a0>)
    a330:	4b15      	ldr	r3, [pc, #84]	; (a388 <handleDataMessage+0x1a4>)
    a332:	4798      	blx	r3
    a334:	8bb1      	ldrh	r1, [r6, #28]
    a336:	4a1d      	ldr	r2, [pc, #116]	; (a3ac <handleDataMessage+0x1c8>)
    a338:	0030      	movs	r0, r6
    a33a:	4b1d      	ldr	r3, [pc, #116]	; (a3b0 <handleDataMessage+0x1cc>)
    a33c:	4798      	blx	r3
    a33e:	e7d7      	b.n	a2f0 <handleDataMessage+0x10c>
    a340:	2300      	movs	r3, #0
    a342:	2201      	movs	r2, #1
    a344:	7443      	strb	r3, [r0, #17]
    a346:	7502      	strb	r2, [r0, #20]
    a348:	6083      	str	r3, [r0, #8]
    a34a:	0001      	movs	r1, r0
    a34c:	4658      	mov	r0, fp
    a34e:	47c0      	blx	r8
    a350:	88e1      	ldrh	r1, [r4, #6]
    a352:	4a18      	ldr	r2, [pc, #96]	; (a3b4 <handleDataMessage+0x1d0>)
    a354:	0030      	movs	r0, r6
    a356:	4b16      	ldr	r3, [pc, #88]	; (a3b0 <handleDataMessage+0x1cc>)
    a358:	4798      	blx	r3
    a35a:	0031      	movs	r1, r6
    a35c:	0028      	movs	r0, r5
    a35e:	47c0      	blx	r8
    a360:	e7c6      	b.n	a2f0 <handleDataMessage+0x10c>
    a362:	7443      	strb	r3, [r0, #17]
    a364:	7503      	strb	r3, [r0, #20]
    a366:	6083      	str	r3, [r0, #8]
    a368:	0001      	movs	r1, r0
    a36a:	4b07      	ldr	r3, [pc, #28]	; (a388 <handleDataMessage+0x1a4>)
    a36c:	480d      	ldr	r0, [pc, #52]	; (a3a4 <handleDataMessage+0x1c0>)
    a36e:	4798      	blx	r3
    a370:	8bb1      	ldrh	r1, [r6, #28]
    a372:	4a10      	ldr	r2, [pc, #64]	; (a3b4 <handleDataMessage+0x1d0>)
    a374:	0030      	movs	r0, r6
    a376:	4b0e      	ldr	r3, [pc, #56]	; (a3b0 <handleDataMessage+0x1cc>)
    a378:	4798      	blx	r3
    a37a:	e7b9      	b.n	a2f0 <handleDataMessage+0x10c>
    a37c:	88e0      	ldrh	r0, [r4, #6]
    a37e:	4b0e      	ldr	r3, [pc, #56]	; (a3b8 <handleDataMessage+0x1d4>)
    a380:	4798      	blx	r3
    a382:	e781      	b.n	a288 <handleDataMessage+0xa4>
    a384:	2000372c 	.word	0x2000372c
    a388:	000066a9 	.word	0x000066a9
    a38c:	000066e1 	.word	0x000066e1
    a390:	0000658d 	.word	0x0000658d
    a394:	2000376c 	.word	0x2000376c
    a398:	20003724 	.word	0x20003724
    a39c:	0000b88d 	.word	0x0000b88d
    a3a0:	20003718 	.word	0x20003718
    a3a4:	2000370c 	.word	0x2000370c
    a3a8:	0000ffff 	.word	0x0000ffff
    a3ac:	0000850d 	.word	0x0000850d
    a3b0:	00009d85 	.word	0x00009d85
    a3b4:	00008375 	.word	0x00008375
    a3b8:	0000b825 	.word	0x0000b825

0000a3bc <frameParse>:
    a3bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    a3be:	464e      	mov	r6, r9
    a3c0:	4645      	mov	r5, r8
    a3c2:	46de      	mov	lr, fp
    a3c4:	4657      	mov	r7, sl
    a3c6:	b5e0      	push	{r5, r6, r7, lr}
    a3c8:	6885      	ldr	r5, [r0, #8]
    a3ca:	b09f      	sub	sp, #124	; 0x7c
    a3cc:	782b      	ldrb	r3, [r5, #0]
    a3ce:	ac0e      	add	r4, sp, #56	; 0x38
    a3d0:	7023      	strb	r3, [r4, #0]
    a3d2:	786b      	ldrb	r3, [r5, #1]
    a3d4:	0006      	movs	r6, r0
    a3d6:	7063      	strb	r3, [r4, #1]
    a3d8:	78ab      	ldrb	r3, [r5, #2]
    a3da:	7223      	strb	r3, [r4, #8]
    a3dc:	7bc3      	ldrb	r3, [r0, #15]
    a3de:	2b00      	cmp	r3, #0
    a3e0:	d015      	beq.n	a40e <frameParse+0x52>
    a3e2:	7863      	ldrb	r3, [r4, #1]
    a3e4:	069a      	lsls	r2, r3, #26
    a3e6:	d400      	bmi.n	a3ea <frameParse+0x2e>
    a3e8:	e094      	b.n	a514 <frameParse+0x158>
    a3ea:	6873      	ldr	r3, [r6, #4]
    a3ec:	4698      	mov	r8, r3
    a3ee:	8a33      	ldrh	r3, [r6, #16]
    a3f0:	8063      	strh	r3, [r4, #2]
    a3f2:	4643      	mov	r3, r8
    a3f4:	785a      	ldrb	r2, [r3, #1]
    a3f6:	781b      	ldrb	r3, [r3, #0]
    a3f8:	0212      	lsls	r2, r2, #8
    a3fa:	4313      	orrs	r3, r2
    a3fc:	80e3      	strh	r3, [r4, #6]
    a3fe:	2302      	movs	r3, #2
    a400:	4699      	mov	r9, r3
    a402:	7833      	ldrb	r3, [r6, #0]
    a404:	075b      	lsls	r3, r3, #29
    a406:	d40e      	bmi.n	a426 <frameParse+0x6a>
    a408:	4bcb      	ldr	r3, [pc, #812]	; (a738 <frameParse+0x37c>)
    a40a:	881b      	ldrh	r3, [r3, #0]
    a40c:	e00d      	b.n	a42a <frameParse+0x6e>
    a40e:	7863      	ldrb	r3, [r4, #1]
    a410:	069a      	lsls	r2, r3, #26
    a412:	d55c      	bpl.n	a4ce <frameParse+0x112>
    a414:	6873      	ldr	r3, [r6, #4]
    a416:	4698      	mov	r8, r3
    a418:	8a33      	ldrh	r3, [r6, #16]
    a41a:	8063      	strh	r3, [r4, #2]
    a41c:	2308      	movs	r3, #8
    a41e:	4699      	mov	r9, r3
    a420:	7833      	ldrb	r3, [r6, #0]
    a422:	075b      	lsls	r3, r3, #29
    a424:	d5f0      	bpl.n	a408 <frameParse+0x4c>
    a426:	2301      	movs	r3, #1
    a428:	425b      	negs	r3, r3
    a42a:	2210      	movs	r2, #16
    a42c:	80a3      	strh	r3, [r4, #4]
    a42e:	7863      	ldrb	r3, [r4, #1]
    a430:	9205      	str	r2, [sp, #20]
    a432:	4692      	mov	sl, r2
    a434:	4693      	mov	fp, r2
    a436:	2708      	movs	r7, #8
    a438:	2104      	movs	r1, #4
    a43a:	3a0d      	subs	r2, #13
    a43c:	075b      	lsls	r3, r3, #29
    a43e:	d562      	bpl.n	a506 <frameParse+0x14a>
    a440:	5cab      	ldrb	r3, [r5, r2]
    a442:	1869      	adds	r1, r5, r1
    a444:	7423      	strb	r3, [r4, #16]
    a446:	2204      	movs	r2, #4
    a448:	4bbc      	ldr	r3, [pc, #752]	; (a73c <frameParse+0x380>)
    a44a:	a813      	add	r0, sp, #76	; 0x4c
    a44c:	4798      	blx	r3
    a44e:	19e9      	adds	r1, r5, r7
    a450:	2208      	movs	r2, #8
    a452:	4bba      	ldr	r3, [pc, #744]	; (a73c <frameParse+0x380>)
    a454:	a814      	add	r0, sp, #80	; 0x50
    a456:	4798      	blx	r3
    a458:	465b      	mov	r3, fp
    a45a:	7b37      	ldrb	r7, [r6, #12]
    a45c:	4648      	mov	r0, r9
    a45e:	1aff      	subs	r7, r7, r3
    a460:	b2fb      	uxtb	r3, r7
    a462:	001f      	movs	r7, r3
    a464:	4bb6      	ldr	r3, [pc, #728]	; (a740 <frameParse+0x384>)
    a466:	4798      	blx	r3
    a468:	9001      	str	r0, [sp, #4]
    a46a:	68b3      	ldr	r3, [r6, #8]
    a46c:	9706      	str	r7, [sp, #24]
    a46e:	9300      	str	r3, [sp, #0]
    a470:	465a      	mov	r2, fp
    a472:	003b      	movs	r3, r7
    a474:	a914      	add	r1, sp, #80	; 0x50
    a476:	0020      	movs	r0, r4
    a478:	4fb2      	ldr	r7, [pc, #712]	; (a744 <frameParse+0x388>)
    a47a:	47b8      	blx	r7
    a47c:	28ff      	cmp	r0, #255	; 0xff
    a47e:	d042      	beq.n	a506 <frameParse+0x14a>
    a480:	002b      	movs	r3, r5
    a482:	9f06      	ldr	r7, [sp, #24]
    a484:	4453      	add	r3, sl
    a486:	1a3f      	subs	r7, r7, r0
    a488:	9307      	str	r3, [sp, #28]
    a48a:	b2fb      	uxtb	r3, r7
    a48c:	9306      	str	r3, [sp, #24]
    a48e:	88a0      	ldrh	r0, [r4, #4]
    a490:	4bad      	ldr	r3, [pc, #692]	; (a748 <frameParse+0x38c>)
    a492:	4298      	cmp	r0, r3
    a494:	d941      	bls.n	a51a <frameParse+0x15e>
    a496:	2228      	movs	r2, #40	; 0x28
    a498:	4bac      	ldr	r3, [pc, #688]	; (a74c <frameParse+0x390>)
    a49a:	88e5      	ldrh	r5, [r4, #6]
    a49c:	469a      	mov	sl, r3
    a49e:	681b      	ldr	r3, [r3, #0]
    a4a0:	7a27      	ldrb	r7, [r4, #8]
    a4a2:	5c9a      	ldrb	r2, [r3, r2]
    a4a4:	2a00      	cmp	r2, #0
    a4a6:	d100      	bne.n	a4aa <frameParse+0xee>
    a4a8:	e07c      	b.n	a5a4 <frameParse+0x1e8>
    a4aa:	3a01      	subs	r2, #1
    a4ac:	b2d1      	uxtb	r1, r2
    a4ae:	699b      	ldr	r3, [r3, #24]
    a4b0:	3101      	adds	r1, #1
    a4b2:	0089      	lsls	r1, r1, #2
    a4b4:	1859      	adds	r1, r3, r1
    a4b6:	e003      	b.n	a4c0 <frameParse+0x104>
    a4b8:	3304      	adds	r3, #4
    a4ba:	4299      	cmp	r1, r3
    a4bc:	d100      	bne.n	a4c0 <frameParse+0x104>
    a4be:	e071      	b.n	a5a4 <frameParse+0x1e8>
    a4c0:	881a      	ldrh	r2, [r3, #0]
    a4c2:	42aa      	cmp	r2, r5
    a4c4:	d1f8      	bne.n	a4b8 <frameParse+0xfc>
    a4c6:	789a      	ldrb	r2, [r3, #2]
    a4c8:	42ba      	cmp	r2, r7
    a4ca:	d1f5      	bne.n	a4b8 <frameParse+0xfc>
    a4cc:	e01b      	b.n	a506 <frameParse+0x14a>
    a4ce:	2208      	movs	r2, #8
    a4d0:	4691      	mov	r9, r2
    a4d2:	6872      	ldr	r2, [r6, #4]
    a4d4:	7929      	ldrb	r1, [r5, #4]
    a4d6:	4690      	mov	r8, r2
    a4d8:	78ea      	ldrb	r2, [r5, #3]
    a4da:	0209      	lsls	r1, r1, #8
    a4dc:	430a      	orrs	r2, r1
    a4de:	79a9      	ldrb	r1, [r5, #6]
    a4e0:	8062      	strh	r2, [r4, #2]
    a4e2:	796a      	ldrb	r2, [r5, #5]
    a4e4:	0209      	lsls	r1, r1, #8
    a4e6:	430a      	orrs	r2, r1
    a4e8:	7a29      	ldrb	r1, [r5, #8]
    a4ea:	80a2      	strh	r2, [r4, #4]
    a4ec:	79ea      	ldrb	r2, [r5, #7]
    a4ee:	0209      	lsls	r1, r1, #8
    a4f0:	430a      	orrs	r2, r1
    a4f2:	80e2      	strh	r2, [r4, #6]
    a4f4:	2216      	movs	r2, #22
    a4f6:	270e      	movs	r7, #14
    a4f8:	9205      	str	r2, [sp, #20]
    a4fa:	4692      	mov	sl, r2
    a4fc:	4693      	mov	fp, r2
    a4fe:	210a      	movs	r1, #10
    a500:	3a0d      	subs	r2, #13
    a502:	075b      	lsls	r3, r3, #29
    a504:	d49c      	bmi.n	a440 <frameParse+0x84>
    a506:	b01f      	add	sp, #124	; 0x7c
    a508:	bc3c      	pop	{r2, r3, r4, r5}
    a50a:	4690      	mov	r8, r2
    a50c:	4699      	mov	r9, r3
    a50e:	46a2      	mov	sl, r4
    a510:	46ab      	mov	fp, r5
    a512:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a514:	2202      	movs	r2, #2
    a516:	4691      	mov	r9, r2
    a518:	e7db      	b.n	a4d2 <frameParse+0x116>
    a51a:	4b87      	ldr	r3, [pc, #540]	; (a738 <frameParse+0x37c>)
    a51c:	881a      	ldrh	r2, [r3, #0]
    a51e:	4290      	cmp	r0, r2
    a520:	d100      	bne.n	a524 <frameParse+0x168>
    a522:	e12d      	b.n	a780 <frameParse+0x3c4>
    a524:	21ff      	movs	r1, #255	; 0xff
    a526:	0005      	movs	r5, r0
    a528:	881a      	ldrh	r2, [r3, #0]
    a52a:	438d      	bics	r5, r1
    a52c:	4295      	cmp	r5, r2
    a52e:	d100      	bne.n	a532 <frameParse+0x176>
    a530:	e129      	b.n	a786 <frameParse+0x3ca>
    a532:	881b      	ldrh	r3, [r3, #0]
    a534:	4298      	cmp	r0, r3
    a536:	d0e6      	beq.n	a506 <frameParse+0x14a>
    a538:	7823      	ldrb	r3, [r4, #0]
    a53a:	2b00      	cmp	r3, #0
    a53c:	d0e3      	beq.n	a506 <frameParse+0x14a>
    a53e:	4a84      	ldr	r2, [pc, #528]	; (a750 <frameParse+0x394>)
    a540:	7812      	ldrb	r2, [r2, #0]
    a542:	2a06      	cmp	r2, #6
    a544:	d1df      	bne.n	a506 <frameParse+0x14a>
    a546:	3b01      	subs	r3, #1
    a548:	7023      	strb	r3, [r4, #0]
    a54a:	4b82      	ldr	r3, [pc, #520]	; (a754 <frameParse+0x398>)
    a54c:	4798      	blx	r3
    a54e:	ab0a      	add	r3, sp, #40	; 0x28
    a550:	8618      	strh	r0, [r3, #48]	; 0x30
    a552:	4b81      	ldr	r3, [pc, #516]	; (a758 <frameParse+0x39c>)
    a554:	4298      	cmp	r0, r3
    a556:	d100      	bne.n	a55a <frameParse+0x19e>
    a558:	e32e      	b.n	abb8 <frameParse+0x7fc>
    a55a:	2078      	movs	r0, #120	; 0x78
    a55c:	4b7f      	ldr	r3, [pc, #508]	; (a75c <frameParse+0x3a0>)
    a55e:	4798      	blx	r3
    a560:	1e05      	subs	r5, r0, #0
    a562:	d0d0      	beq.n	a506 <frameParse+0x14a>
    a564:	0001      	movs	r1, r0
    a566:	4b7e      	ldr	r3, [pc, #504]	; (a760 <frameParse+0x3a4>)
    a568:	0020      	movs	r0, r4
    a56a:	4798      	blx	r3
    a56c:	7a23      	ldrb	r3, [r4, #8]
    a56e:	9f06      	ldr	r7, [sp, #24]
    a570:	0006      	movs	r6, r0
    a572:	70ab      	strb	r3, [r5, #2]
    a574:	003a      	movs	r2, r7
    a576:	9907      	ldr	r1, [sp, #28]
    a578:	4b70      	ldr	r3, [pc, #448]	; (a73c <frameParse+0x380>)
    a57a:	1828      	adds	r0, r5, r0
    a57c:	4798      	blx	r3
    a57e:	2300      	movs	r3, #0
    a580:	9303      	str	r3, [sp, #12]
    a582:	9302      	str	r3, [sp, #8]
    a584:	ab16      	add	r3, sp, #88	; 0x58
    a586:	9301      	str	r3, [sp, #4]
    a588:	2302      	movs	r3, #2
    a58a:	0020      	movs	r0, r4
    a58c:	9300      	str	r3, [sp, #0]
    a58e:	003a      	movs	r2, r7
    a590:	002b      	movs	r3, r5
    a592:	0031      	movs	r1, r6
    a594:	4c73      	ldr	r4, [pc, #460]	; (a764 <frameParse+0x3a8>)
    a596:	47a0      	blx	r4
    a598:	2800      	cmp	r0, #0
    a59a:	d1b4      	bne.n	a506 <frameParse+0x14a>
    a59c:	0028      	movs	r0, r5
    a59e:	4b72      	ldr	r3, [pc, #456]	; (a768 <frameParse+0x3ac>)
    a5a0:	4798      	blx	r3
    a5a2:	e7b0      	b.n	a506 <frameParse+0x14a>
    a5a4:	4b6c      	ldr	r3, [pc, #432]	; (a758 <frameParse+0x39c>)
    a5a6:	4298      	cmp	r0, r3
    a5a8:	d100      	bne.n	a5ac <frameParse+0x1f0>
    a5aa:	e0b6      	b.n	a71a <frameParse+0x35e>
    a5ac:	2701      	movs	r7, #1
    a5ae:	7863      	ldrb	r3, [r4, #1]
    a5b0:	2510      	movs	r5, #16
    a5b2:	421d      	tst	r5, r3
    a5b4:	d006      	beq.n	a5c4 <frameParse+0x208>
    a5b6:	4a60      	ldr	r2, [pc, #384]	; (a738 <frameParse+0x37c>)
    a5b8:	88a1      	ldrh	r1, [r4, #4]
    a5ba:	4692      	mov	sl, r2
    a5bc:	8812      	ldrh	r2, [r2, #0]
    a5be:	4291      	cmp	r1, r2
    a5c0:	d100      	bne.n	a5c4 <frameParse+0x208>
    a5c2:	e1c7      	b.n	a954 <frameParse+0x598>
    a5c4:	2503      	movs	r5, #3
    a5c6:	402b      	ands	r3, r5
    a5c8:	2b01      	cmp	r3, #1
    a5ca:	d100      	bne.n	a5ce <frameParse+0x212>
    a5cc:	e160      	b.n	a890 <frameParse+0x4d4>
    a5ce:	2b00      	cmp	r3, #0
    a5d0:	d105      	bne.n	a5de <frameParse+0x222>
    a5d2:	4b5f      	ldr	r3, [pc, #380]	; (a750 <frameParse+0x394>)
    a5d4:	781b      	ldrb	r3, [r3, #0]
    a5d6:	3b06      	subs	r3, #6
    a5d8:	2b01      	cmp	r3, #1
    a5da:	d800      	bhi.n	a5de <frameParse+0x222>
    a5dc:	e16d      	b.n	a8ba <frameParse+0x4fe>
    a5de:	2f00      	cmp	r7, #0
    a5e0:	d100      	bne.n	a5e4 <frameParse+0x228>
    a5e2:	e790      	b.n	a506 <frameParse+0x14a>
    a5e4:	7823      	ldrb	r3, [r4, #0]
    a5e6:	2b00      	cmp	r3, #0
    a5e8:	d100      	bne.n	a5ec <frameParse+0x230>
    a5ea:	e78c      	b.n	a506 <frameParse+0x14a>
    a5ec:	4b58      	ldr	r3, [pc, #352]	; (a750 <frameParse+0x394>)
    a5ee:	781b      	ldrb	r3, [r3, #0]
    a5f0:	2b06      	cmp	r3, #6
    a5f2:	d000      	beq.n	a5f6 <frameParse+0x23a>
    a5f4:	e787      	b.n	a506 <frameParse+0x14a>
    a5f6:	ab16      	add	r3, sp, #88	; 0x58
    a5f8:	001a      	movs	r2, r3
    a5fa:	9308      	str	r3, [sp, #32]
    a5fc:	2301      	movs	r3, #1
    a5fe:	425b      	negs	r3, r3
    a600:	8013      	strh	r3, [r2, #0]
    a602:	2078      	movs	r0, #120	; 0x78
    a604:	4b55      	ldr	r3, [pc, #340]	; (a75c <frameParse+0x3a0>)
    a606:	4798      	blx	r3
    a608:	4680      	mov	r8, r0
    a60a:	2800      	cmp	r0, #0
    a60c:	d100      	bne.n	a610 <frameParse+0x254>
    a60e:	e77a      	b.n	a506 <frameParse+0x14a>
    a610:	7823      	ldrb	r3, [r4, #0]
    a612:	4a56      	ldr	r2, [pc, #344]	; (a76c <frameParse+0x3b0>)
    a614:	3b01      	subs	r3, #1
    a616:	b2db      	uxtb	r3, r3
    a618:	7023      	strb	r3, [r4, #0]
    a61a:	7003      	strb	r3, [r0, #0]
    a61c:	7863      	ldrb	r3, [r4, #1]
    a61e:	7043      	strb	r3, [r0, #1]
    a620:	7813      	ldrb	r3, [r2, #0]
    a622:	3301      	adds	r3, #1
    a624:	b2db      	uxtb	r3, r3
    a626:	7083      	strb	r3, [r0, #2]
    a628:	7013      	strb	r3, [r2, #0]
    a62a:	7863      	ldrb	r3, [r4, #1]
    a62c:	069a      	lsls	r2, r3, #26
    a62e:	d500      	bpl.n	a632 <frameParse+0x276>
    a630:	e172      	b.n	a918 <frameParse+0x55c>
    a632:	8862      	ldrh	r2, [r4, #2]
    a634:	2716      	movs	r7, #22
    a636:	70c2      	strb	r2, [r0, #3]
    a638:	8862      	ldrh	r2, [r4, #2]
    a63a:	250e      	movs	r5, #14
    a63c:	0a12      	lsrs	r2, r2, #8
    a63e:	7102      	strb	r2, [r0, #4]
    a640:	88a2      	ldrh	r2, [r4, #4]
    a642:	7142      	strb	r2, [r0, #5]
    a644:	88a2      	ldrh	r2, [r4, #4]
    a646:	0a12      	lsrs	r2, r2, #8
    a648:	7182      	strb	r2, [r0, #6]
    a64a:	88e2      	ldrh	r2, [r4, #6]
    a64c:	71c2      	strb	r2, [r0, #7]
    a64e:	88e2      	ldrh	r2, [r4, #6]
    a650:	0a12      	lsrs	r2, r2, #8
    a652:	7202      	strb	r2, [r0, #8]
    a654:	2216      	movs	r2, #22
    a656:	4692      	mov	sl, r2
    a658:	3a0d      	subs	r2, #13
    a65a:	200a      	movs	r0, #10
    a65c:	4691      	mov	r9, r2
    a65e:	9206      	str	r2, [sp, #24]
    a660:	075b      	lsls	r3, r3, #29
    a662:	d518      	bpl.n	a696 <frameParse+0x2da>
    a664:	4b42      	ldr	r3, [pc, #264]	; (a770 <frameParse+0x3b4>)
    a666:	4649      	mov	r1, r9
    a668:	681a      	ldr	r2, [r3, #0]
    a66a:	2320      	movs	r3, #32
    a66c:	5cd3      	ldrb	r3, [r2, r3]
    a66e:	4a41      	ldr	r2, [pc, #260]	; (a774 <frameParse+0x3b8>)
    a670:	7423      	strb	r3, [r4, #16]
    a672:	6812      	ldr	r2, [r2, #0]
    a674:	4440      	add	r0, r8
    a676:	6162      	str	r2, [r4, #20]
    a678:	4642      	mov	r2, r8
    a67a:	5453      	strb	r3, [r2, r1]
    a67c:	2204      	movs	r2, #4
    a67e:	a913      	add	r1, sp, #76	; 0x4c
    a680:	4b2e      	ldr	r3, [pc, #184]	; (a73c <frameParse+0x380>)
    a682:	4798      	blx	r3
    a684:	0028      	movs	r0, r5
    a686:	4b2d      	ldr	r3, [pc, #180]	; (a73c <frameParse+0x380>)
    a688:	4440      	add	r0, r8
    a68a:	2208      	movs	r2, #8
    a68c:	493a      	ldr	r1, [pc, #232]	; (a778 <frameParse+0x3bc>)
    a68e:	4798      	blx	r3
    a690:	4653      	mov	r3, sl
    a692:	46b9      	mov	r9, r7
    a694:	9306      	str	r3, [sp, #24]
    a696:	4642      	mov	r2, r8
    a698:	7a23      	ldrb	r3, [r4, #8]
    a69a:	7093      	strb	r3, [r2, #2]
    a69c:	2228      	movs	r2, #40	; 0x28
    a69e:	4b2b      	ldr	r3, [pc, #172]	; (a74c <frameParse+0x390>)
    a6a0:	469a      	mov	sl, r3
    a6a2:	681b      	ldr	r3, [r3, #0]
    a6a4:	5c9a      	ldrb	r2, [r3, r2]
    a6a6:	2a00      	cmp	r2, #0
    a6a8:	d018      	beq.n	a6dc <frameParse+0x320>
    a6aa:	6998      	ldr	r0, [r3, #24]
    a6ac:	4d2a      	ldr	r5, [pc, #168]	; (a758 <frameParse+0x39c>)
    a6ae:	8803      	ldrh	r3, [r0, #0]
    a6b0:	42ab      	cmp	r3, r5
    a6b2:	d100      	bne.n	a6b6 <frameParse+0x2fa>
    a6b4:	e2a8      	b.n	ac08 <frameParse+0x84c>
    a6b6:	3a01      	subs	r2, #1
    a6b8:	b2d2      	uxtb	r2, r2
    a6ba:	3201      	adds	r2, #1
    a6bc:	0092      	lsls	r2, r2, #2
    a6be:	1d03      	adds	r3, r0, #4
    a6c0:	1882      	adds	r2, r0, r2
    a6c2:	46b4      	mov	ip, r6
    a6c4:	e007      	b.n	a6d6 <frameParse+0x31a>
    a6c6:	1a1e      	subs	r6, r3, r0
    a6c8:	001f      	movs	r7, r3
    a6ca:	3304      	adds	r3, #4
    a6cc:	1f19      	subs	r1, r3, #4
    a6ce:	8809      	ldrh	r1, [r1, #0]
    a6d0:	42a9      	cmp	r1, r5
    a6d2:	d100      	bne.n	a6d6 <frameParse+0x31a>
    a6d4:	e129      	b.n	a92a <frameParse+0x56e>
    a6d6:	429a      	cmp	r2, r3
    a6d8:	d1f5      	bne.n	a6c6 <frameParse+0x30a>
    a6da:	4666      	mov	r6, ip
    a6dc:	4648      	mov	r0, r9
    a6de:	9b05      	ldr	r3, [sp, #20]
    a6e0:	7b32      	ldrb	r2, [r6, #12]
    a6e2:	9907      	ldr	r1, [sp, #28]
    a6e4:	1ad2      	subs	r2, r2, r3
    a6e6:	4440      	add	r0, r8
    a6e8:	4b14      	ldr	r3, [pc, #80]	; (a73c <frameParse+0x380>)
    a6ea:	4798      	blx	r3
    a6ec:	465b      	mov	r3, fp
    a6ee:	7b32      	ldrb	r2, [r6, #12]
    a6f0:	0020      	movs	r0, r4
    a6f2:	1ad2      	subs	r2, r2, r3
    a6f4:	2300      	movs	r3, #0
    a6f6:	9303      	str	r3, [sp, #12]
    a6f8:	9302      	str	r3, [sp, #8]
    a6fa:	9b08      	ldr	r3, [sp, #32]
    a6fc:	b2d2      	uxtb	r2, r2
    a6fe:	9301      	str	r3, [sp, #4]
    a700:	2302      	movs	r3, #2
    a702:	9906      	ldr	r1, [sp, #24]
    a704:	9300      	str	r3, [sp, #0]
    a706:	4c17      	ldr	r4, [pc, #92]	; (a764 <frameParse+0x3a8>)
    a708:	4643      	mov	r3, r8
    a70a:	47a0      	blx	r4
    a70c:	2800      	cmp	r0, #0
    a70e:	d000      	beq.n	a712 <frameParse+0x356>
    a710:	e6f9      	b.n	a506 <frameParse+0x14a>
    a712:	4640      	mov	r0, r8
    a714:	4b14      	ldr	r3, [pc, #80]	; (a768 <frameParse+0x3ac>)
    a716:	4798      	blx	r3
    a718:	e6f5      	b.n	a506 <frameParse+0x14a>
    a71a:	2503      	movs	r5, #3
    a71c:	7863      	ldrb	r3, [r4, #1]
    a71e:	2701      	movs	r7, #1
    a720:	401d      	ands	r5, r3
    a722:	d000      	beq.n	a726 <frameParse+0x36a>
    a724:	e744      	b.n	a5b0 <frameParse+0x1f4>
    a726:	4b15      	ldr	r3, [pc, #84]	; (a77c <frameParse+0x3c0>)
    a728:	4798      	blx	r3
    a72a:	1e07      	subs	r7, r0, #0
    a72c:	d000      	beq.n	a730 <frameParse+0x374>
    a72e:	e214      	b.n	ab5a <frameParse+0x79e>
    a730:	7863      	ldrb	r3, [r4, #1]
    a732:	3701      	adds	r7, #1
    a734:	e73c      	b.n	a5b0 <frameParse+0x1f4>
    a736:	46c0      	nop			; (mov r8, r8)
    a738:	2000376c 	.word	0x2000376c
    a73c:	0000c803 	.word	0x0000c803
    a740:	0000c279 	.word	0x0000c279
    a744:	0000c3a5 	.word	0x0000c3a5
    a748:	0000fffc 	.word	0x0000fffc
    a74c:	20003724 	.word	0x20003724
    a750:	200009b4 	.word	0x200009b4
    a754:	0000bfc5 	.word	0x0000bfc5
    a758:	0000ffff 	.word	0x0000ffff
    a75c:	0000653d 	.word	0x0000653d
    a760:	00009b95 	.word	0x00009b95
    a764:	00009c2d 	.word	0x00009c2d
    a768:	0000658d 	.word	0x0000658d
    a76c:	20003740 	.word	0x20003740
    a770:	20003728 	.word	0x20003728
    a774:	200037b4 	.word	0x200037b4
    a778:	200000b0 	.word	0x200000b0
    a77c:	0000ba39 	.word	0x0000ba39
    a780:	7863      	ldrb	r3, [r4, #1]
    a782:	2700      	movs	r7, #0
    a784:	e714      	b.n	a5b0 <frameParse+0x1f4>
    a786:	4ada      	ldr	r2, [pc, #872]	; (aaf0 <frameParse+0x734>)
    a788:	7812      	ldrb	r2, [r2, #0]
    a78a:	2a06      	cmp	r2, #6
    a78c:	d000      	beq.n	a790 <frameParse+0x3d4>
    a78e:	e6d0      	b.n	a532 <frameParse+0x176>
    a790:	2580      	movs	r5, #128	; 0x80
    a792:	4005      	ands	r5, r0
    a794:	d100      	bne.n	a798 <frameParse+0x3dc>
    a796:	e18a      	b.n	aaae <frameParse+0x6f2>
    a798:	2078      	movs	r0, #120	; 0x78
    a79a:	4bd6      	ldr	r3, [pc, #856]	; (aaf4 <frameParse+0x738>)
    a79c:	4798      	blx	r3
    a79e:	1e05      	subs	r5, r0, #0
    a7a0:	d100      	bne.n	a7a4 <frameParse+0x3e8>
    a7a2:	e6b0      	b.n	a506 <frameParse+0x14a>
    a7a4:	2203      	movs	r2, #3
    a7a6:	7821      	ldrb	r1, [r4, #0]
    a7a8:	ab16      	add	r3, sp, #88	; 0x58
    a7aa:	88e0      	ldrh	r0, [r4, #6]
    a7ac:	88a7      	ldrh	r7, [r4, #4]
    a7ae:	7019      	strb	r1, [r3, #0]
    a7b0:	9308      	str	r3, [sp, #32]
    a7b2:	785b      	ldrb	r3, [r3, #1]
    a7b4:	4393      	bics	r3, r2
    a7b6:	2201      	movs	r2, #1
    a7b8:	4313      	orrs	r3, r2
    a7ba:	2208      	movs	r2, #8
    a7bc:	b2db      	uxtb	r3, r3
    a7be:	4393      	bics	r3, r2
    a7c0:	2204      	movs	r2, #4
    a7c2:	4313      	orrs	r3, r2
    a7c4:	2220      	movs	r2, #32
    a7c6:	4690      	mov	r8, r2
    a7c8:	b2db      	uxtb	r3, r3
    a7ca:	4393      	bics	r3, r2
    a7cc:	324f      	adds	r2, #79	; 0x4f
    a7ce:	4013      	ands	r3, r2
    a7d0:	9a08      	ldr	r2, [sp, #32]
    a7d2:	7053      	strb	r3, [r2, #1]
    a7d4:	4bc8      	ldr	r3, [pc, #800]	; (aaf8 <frameParse+0x73c>)
    a7d6:	8097      	strh	r7, [r2, #4]
    a7d8:	881b      	ldrh	r3, [r3, #0]
    a7da:	80d0      	strh	r0, [r2, #6]
    a7dc:	8053      	strh	r3, [r2, #2]
    a7de:	7029      	strb	r1, [r5, #0]
    a7e0:	7853      	ldrb	r3, [r2, #1]
    a7e2:	49c6      	ldr	r1, [pc, #792]	; (aafc <frameParse+0x740>)
    a7e4:	706b      	strb	r3, [r5, #1]
    a7e6:	780b      	ldrb	r3, [r1, #0]
    a7e8:	3301      	adds	r3, #1
    a7ea:	b2db      	uxtb	r3, r3
    a7ec:	700b      	strb	r3, [r1, #0]
    a7ee:	70ab      	strb	r3, [r5, #2]
    a7f0:	4643      	mov	r3, r8
    a7f2:	7851      	ldrb	r1, [r2, #1]
    a7f4:	420b      	tst	r3, r1
    a7f6:	d000      	beq.n	a7fa <frameParse+0x43e>
    a7f8:	e1db      	b.n	abb2 <frameParse+0x7f6>
    a7fa:	2009      	movs	r0, #9
    a7fc:	2709      	movs	r7, #9
    a7fe:	8853      	ldrh	r3, [r2, #2]
    a800:	70eb      	strb	r3, [r5, #3]
    a802:	8853      	ldrh	r3, [r2, #2]
    a804:	0a1b      	lsrs	r3, r3, #8
    a806:	712b      	strb	r3, [r5, #4]
    a808:	8893      	ldrh	r3, [r2, #4]
    a80a:	716b      	strb	r3, [r5, #5]
    a80c:	8893      	ldrh	r3, [r2, #4]
    a80e:	0a1b      	lsrs	r3, r3, #8
    a810:	71ab      	strb	r3, [r5, #6]
    a812:	88d3      	ldrh	r3, [r2, #6]
    a814:	71eb      	strb	r3, [r5, #7]
    a816:	88d3      	ldrh	r3, [r2, #6]
    a818:	0a1b      	lsrs	r3, r3, #8
    a81a:	722b      	strb	r3, [r5, #8]
    a81c:	074b      	lsls	r3, r1, #29
    a81e:	d51d      	bpl.n	a85c <frameParse+0x4a0>
    a820:	4bb7      	ldr	r3, [pc, #732]	; (ab00 <frameParse+0x744>)
    a822:	9908      	ldr	r1, [sp, #32]
    a824:	681a      	ldr	r2, [r3, #0]
    a826:	2320      	movs	r3, #32
    a828:	5cd3      	ldrb	r3, [r2, r3]
    a82a:	4ab6      	ldr	r2, [pc, #728]	; (ab04 <frameParse+0x748>)
    a82c:	740b      	strb	r3, [r1, #16]
    a82e:	6812      	ldr	r2, [r2, #0]
    a830:	9206      	str	r2, [sp, #24]
    a832:	000a      	movs	r2, r1
    a834:	9906      	ldr	r1, [sp, #24]
    a836:	6151      	str	r1, [r2, #20]
    a838:	542b      	strb	r3, [r5, r0]
    a83a:	1c78      	adds	r0, r7, #1
    a83c:	b2c0      	uxtb	r0, r0
    a83e:	2204      	movs	r2, #4
    a840:	a91b      	add	r1, sp, #108	; 0x6c
    a842:	4bb1      	ldr	r3, [pc, #708]	; (ab08 <frameParse+0x74c>)
    a844:	1828      	adds	r0, r5, r0
    a846:	4798      	blx	r3
    a848:	1d78      	adds	r0, r7, #5
    a84a:	b2c0      	uxtb	r0, r0
    a84c:	370d      	adds	r7, #13
    a84e:	1828      	adds	r0, r5, r0
    a850:	2208      	movs	r2, #8
    a852:	49ae      	ldr	r1, [pc, #696]	; (ab0c <frameParse+0x750>)
    a854:	4bac      	ldr	r3, [pc, #688]	; (ab08 <frameParse+0x74c>)
    a856:	b2ff      	uxtb	r7, r7
    a858:	4798      	blx	r3
    a85a:	0038      	movs	r0, r7
    a85c:	7a23      	ldrb	r3, [r4, #8]
    a85e:	9907      	ldr	r1, [sp, #28]
    a860:	70ab      	strb	r3, [r5, #2]
    a862:	7b32      	ldrb	r2, [r6, #12]
    a864:	9b05      	ldr	r3, [sp, #20]
    a866:	1828      	adds	r0, r5, r0
    a868:	1ad2      	subs	r2, r2, r3
    a86a:	4ba7      	ldr	r3, [pc, #668]	; (ab08 <frameParse+0x74c>)
    a86c:	4798      	blx	r3
    a86e:	465b      	mov	r3, fp
    a870:	7b32      	ldrb	r2, [r6, #12]
    a872:	0039      	movs	r1, r7
    a874:	1ad2      	subs	r2, r2, r3
    a876:	2300      	movs	r3, #0
    a878:	9303      	str	r3, [sp, #12]
    a87a:	9302      	str	r3, [sp, #8]
    a87c:	ab0f      	add	r3, sp, #60	; 0x3c
    a87e:	9301      	str	r3, [sp, #4]
    a880:	2302      	movs	r3, #2
    a882:	b2d2      	uxtb	r2, r2
    a884:	9300      	str	r3, [sp, #0]
    a886:	9808      	ldr	r0, [sp, #32]
    a888:	002b      	movs	r3, r5
    a88a:	4ca1      	ldr	r4, [pc, #644]	; (ab10 <frameParse+0x754>)
    a88c:	47a0      	blx	r4
    a88e:	e63a      	b.n	a506 <frameParse+0x14a>
    a890:	220f      	movs	r2, #15
    a892:	9b07      	ldr	r3, [sp, #28]
    a894:	781b      	ldrb	r3, [r3, #0]
    a896:	4393      	bics	r3, r2
    a898:	2b10      	cmp	r3, #16
    a89a:	d100      	bne.n	a89e <frameParse+0x4e2>
    a89c:	e0ed      	b.n	aa7a <frameParse+0x6be>
    a89e:	d92f      	bls.n	a900 <frameParse+0x544>
    a8a0:	2b20      	cmp	r3, #32
    a8a2:	d100      	bne.n	a8a6 <frameParse+0x4ea>
    a8a4:	e0e2      	b.n	aa6c <frameParse+0x6b0>
    a8a6:	2b30      	cmp	r3, #48	; 0x30
    a8a8:	d000      	beq.n	a8ac <frameParse+0x4f0>
    a8aa:	e698      	b.n	a5de <frameParse+0x222>
    a8ac:	4b99      	ldr	r3, [pc, #612]	; (ab14 <frameParse+0x758>)
    a8ae:	9907      	ldr	r1, [sp, #28]
    a8b0:	0020      	movs	r0, r4
    a8b2:	4798      	blx	r3
    a8b4:	7863      	ldrb	r3, [r4, #1]
    a8b6:	402b      	ands	r3, r5
    a8b8:	e689      	b.n	a5ce <frameParse+0x212>
    a8ba:	88a2      	ldrh	r2, [r4, #4]
    a8bc:	4b96      	ldr	r3, [pc, #600]	; (ab18 <frameParse+0x75c>)
    a8be:	429a      	cmp	r2, r3
    a8c0:	d90e      	bls.n	a8e0 <frameParse+0x524>
    a8c2:	20ff      	movs	r0, #255	; 0xff
    a8c4:	4b95      	ldr	r3, [pc, #596]	; (ab1c <frameParse+0x760>)
    a8c6:	8819      	ldrh	r1, [r3, #0]
    a8c8:	4208      	tst	r0, r1
    a8ca:	d100      	bne.n	a8ce <frameParse+0x512>
    a8cc:	e0e6      	b.n	aa9c <frameParse+0x6e0>
    a8ce:	8819      	ldrh	r1, [r3, #0]
    a8d0:	0609      	lsls	r1, r1, #24
    a8d2:	d500      	bpl.n	a8d6 <frameParse+0x51a>
    a8d4:	e0e2      	b.n	aa9c <frameParse+0x6e0>
    a8d6:	4992      	ldr	r1, [pc, #584]	; (ab20 <frameParse+0x764>)
    a8d8:	428a      	cmp	r2, r1
    a8da:	d000      	beq.n	a8de <frameParse+0x522>
    a8dc:	e67f      	b.n	a5de <frameParse+0x222>
    a8de:	881b      	ldrh	r3, [r3, #0]
    a8e0:	88e3      	ldrh	r3, [r4, #6]
    a8e2:	a816      	add	r0, sp, #88	; 0x58
    a8e4:	8003      	strh	r3, [r0, #0]
    a8e6:	466b      	mov	r3, sp
    a8e8:	7e1b      	ldrb	r3, [r3, #24]
    a8ea:	7203      	strb	r3, [r0, #8]
    a8ec:	9b07      	ldr	r3, [sp, #28]
    a8ee:	6043      	str	r3, [r0, #4]
    a8f0:	7bb3      	ldrb	r3, [r6, #14]
    a8f2:	7283      	strb	r3, [r0, #10]
    a8f4:	7b73      	ldrb	r3, [r6, #13]
    a8f6:	7243      	strb	r3, [r0, #9]
    a8f8:	4b8a      	ldr	r3, [pc, #552]	; (ab24 <frameParse+0x768>)
    a8fa:	681b      	ldr	r3, [r3, #0]
    a8fc:	4798      	blx	r3
    a8fe:	e66e      	b.n	a5de <frameParse+0x222>
    a900:	2b00      	cmp	r3, #0
    a902:	d000      	beq.n	a906 <frameParse+0x54a>
    a904:	e66b      	b.n	a5de <frameParse+0x222>
    a906:	7bb3      	ldrb	r3, [r6, #14]
    a908:	0020      	movs	r0, r4
    a90a:	9300      	str	r3, [sp, #0]
    a90c:	4642      	mov	r2, r8
    a90e:	9b07      	ldr	r3, [sp, #28]
    a910:	4649      	mov	r1, r9
    a912:	4c85      	ldr	r4, [pc, #532]	; (ab28 <frameParse+0x76c>)
    a914:	47a0      	blx	r4
    a916:	e5f6      	b.n	a506 <frameParse+0x14a>
    a918:	2210      	movs	r2, #16
    a91a:	4692      	mov	sl, r2
    a91c:	3a0d      	subs	r2, #13
    a91e:	2710      	movs	r7, #16
    a920:	2508      	movs	r5, #8
    a922:	2004      	movs	r0, #4
    a924:	4691      	mov	r9, r2
    a926:	9206      	str	r2, [sp, #24]
    a928:	e69a      	b.n	a660 <frameParse+0x2a4>
    a92a:	4663      	mov	r3, ip
    a92c:	46bc      	mov	ip, r7
    a92e:	0037      	movs	r7, r6
    a930:	001e      	movs	r6, r3
    a932:	4661      	mov	r1, ip
    a934:	88e3      	ldrh	r3, [r4, #6]
    a936:	7a22      	ldrb	r2, [r4, #8]
    a938:	800b      	strh	r3, [r1, #0]
    a93a:	4653      	mov	r3, sl
    a93c:	681b      	ldr	r3, [r3, #0]
    a93e:	699b      	ldr	r3, [r3, #24]
    a940:	19db      	adds	r3, r3, r7
    a942:	709a      	strb	r2, [r3, #2]
    a944:	4653      	mov	r3, sl
    a946:	2229      	movs	r2, #41	; 0x29
    a948:	681b      	ldr	r3, [r3, #0]
    a94a:	5c9a      	ldrb	r2, [r3, r2]
    a94c:	699b      	ldr	r3, [r3, #24]
    a94e:	19df      	adds	r7, r3, r7
    a950:	70fa      	strb	r2, [r7, #3]
    a952:	e6c3      	b.n	a6dc <frameParse+0x320>
    a954:	88e3      	ldrh	r3, [r4, #6]
    a956:	2078      	movs	r0, #120	; 0x78
    a958:	930a      	str	r3, [sp, #40]	; 0x28
    a95a:	7a23      	ldrb	r3, [r4, #8]
    a95c:	930b      	str	r3, [sp, #44]	; 0x2c
    a95e:	4b65      	ldr	r3, [pc, #404]	; (aaf4 <frameParse+0x738>)
    a960:	4798      	blx	r3
    a962:	9009      	str	r0, [sp, #36]	; 0x24
    a964:	2800      	cmp	r0, #0
    a966:	d100      	bne.n	a96a <frameParse+0x5ae>
    a968:	e079      	b.n	aa5e <frameParse+0x6a2>
    a96a:	4652      	mov	r2, sl
    a96c:	8811      	ldrh	r1, [r2, #0]
    a96e:	22ff      	movs	r2, #255	; 0xff
    a970:	2003      	movs	r0, #3
    a972:	ab16      	add	r3, sp, #88	; 0x58
    a974:	701a      	strb	r2, [r3, #0]
    a976:	9308      	str	r3, [sp, #32]
    a978:	785b      	ldrb	r3, [r3, #1]
    a97a:	4692      	mov	sl, r2
    a97c:	4383      	bics	r3, r0
    a97e:	2001      	movs	r0, #1
    a980:	4318      	orrs	r0, r3
    a982:	23f7      	movs	r3, #247	; 0xf7
    a984:	4003      	ands	r3, r0
    a986:	2004      	movs	r0, #4
    a988:	4303      	orrs	r3, r0
    a98a:	2020      	movs	r0, #32
    a98c:	227f      	movs	r2, #127	; 0x7f
    a98e:	b2db      	uxtb	r3, r3
    a990:	4383      	bics	r3, r0
    a992:	4013      	ands	r3, r2
    a994:	43ab      	bics	r3, r5
    a996:	9d08      	ldr	r5, [sp, #32]
    a998:	466a      	mov	r2, sp
    a99a:	706b      	strb	r3, [r5, #1]
    a99c:	4b56      	ldr	r3, [pc, #344]	; (aaf8 <frameParse+0x73c>)
    a99e:	80e9      	strh	r1, [r5, #6]
    a9a0:	881b      	ldrh	r3, [r3, #0]
    a9a2:	9909      	ldr	r1, [sp, #36]	; 0x24
    a9a4:	806b      	strh	r3, [r5, #2]
    a9a6:	4653      	mov	r3, sl
    a9a8:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    a9aa:	80aa      	strh	r2, [r5, #4]
    a9ac:	700b      	strb	r3, [r1, #0]
    a9ae:	786b      	ldrb	r3, [r5, #1]
    a9b0:	4a52      	ldr	r2, [pc, #328]	; (aafc <frameParse+0x740>)
    a9b2:	704b      	strb	r3, [r1, #1]
    a9b4:	7813      	ldrb	r3, [r2, #0]
    a9b6:	3301      	adds	r3, #1
    a9b8:	b2db      	uxtb	r3, r3
    a9ba:	708b      	strb	r3, [r1, #2]
    a9bc:	7013      	strb	r3, [r2, #0]
    a9be:	786a      	ldrb	r2, [r5, #1]
    a9c0:	4210      	tst	r0, r2
    a9c2:	d000      	beq.n	a9c6 <frameParse+0x60a>
    a9c4:	e0c0      	b.n	ab48 <frameParse+0x78c>
    a9c6:	0008      	movs	r0, r1
    a9c8:	886b      	ldrh	r3, [r5, #2]
    a9ca:	70cb      	strb	r3, [r1, #3]
    a9cc:	886b      	ldrh	r3, [r5, #2]
    a9ce:	0a1b      	lsrs	r3, r3, #8
    a9d0:	710b      	strb	r3, [r1, #4]
    a9d2:	88ab      	ldrh	r3, [r5, #4]
    a9d4:	714b      	strb	r3, [r1, #5]
    a9d6:	88ab      	ldrh	r3, [r5, #4]
    a9d8:	2109      	movs	r1, #9
    a9da:	0a1b      	lsrs	r3, r3, #8
    a9dc:	7183      	strb	r3, [r0, #6]
    a9de:	88eb      	ldrh	r3, [r5, #6]
    a9e0:	71c3      	strb	r3, [r0, #7]
    a9e2:	88eb      	ldrh	r3, [r5, #6]
    a9e4:	0a1b      	lsrs	r3, r3, #8
    a9e6:	7203      	strb	r3, [r0, #8]
    a9e8:	2316      	movs	r3, #22
    a9ea:	200a      	movs	r0, #10
    a9ec:	469a      	mov	sl, r3
    a9ee:	930c      	str	r3, [sp, #48]	; 0x30
    a9f0:	3b08      	subs	r3, #8
    a9f2:	930a      	str	r3, [sp, #40]	; 0x28
    a9f4:	3b05      	subs	r3, #5
    a9f6:	0752      	lsls	r2, r2, #29
    a9f8:	d51b      	bpl.n	aa32 <frameParse+0x676>
    a9fa:	4a41      	ldr	r2, [pc, #260]	; (ab00 <frameParse+0x744>)
    a9fc:	9d08      	ldr	r5, [sp, #32]
    a9fe:	6811      	ldr	r1, [r2, #0]
    aa00:	2220      	movs	r2, #32
    aa02:	5c8a      	ldrb	r2, [r1, r2]
    aa04:	493f      	ldr	r1, [pc, #252]	; (ab04 <frameParse+0x748>)
    aa06:	742a      	strb	r2, [r5, #16]
    aa08:	6809      	ldr	r1, [r1, #0]
    aa0a:	910d      	str	r1, [sp, #52]	; 0x34
    aa0c:	0029      	movs	r1, r5
    aa0e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    aa10:	614d      	str	r5, [r1, #20]
    aa12:	9d09      	ldr	r5, [sp, #36]	; 0x24
    aa14:	a91b      	add	r1, sp, #108	; 0x6c
    aa16:	46ac      	mov	ip, r5
    aa18:	54ea      	strb	r2, [r5, r3]
    aa1a:	4460      	add	r0, ip
    aa1c:	2204      	movs	r2, #4
    aa1e:	4b3a      	ldr	r3, [pc, #232]	; (ab08 <frameParse+0x74c>)
    aa20:	4798      	blx	r3
    aa22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    aa24:	4939      	ldr	r1, [pc, #228]	; (ab0c <frameParse+0x750>)
    aa26:	18e8      	adds	r0, r5, r3
    aa28:	2208      	movs	r2, #8
    aa2a:	4b37      	ldr	r3, [pc, #220]	; (ab08 <frameParse+0x74c>)
    aa2c:	4798      	blx	r3
    aa2e:	4653      	mov	r3, sl
    aa30:	990c      	ldr	r1, [sp, #48]	; 0x30
    aa32:	222c      	movs	r2, #44	; 0x2c
    aa34:	466d      	mov	r5, sp
    aa36:	18ad      	adds	r5, r5, r2
    aa38:	782d      	ldrb	r5, [r5, #0]
    aa3a:	9809      	ldr	r0, [sp, #36]	; 0x24
    aa3c:	3206      	adds	r2, #6
    aa3e:	7085      	strb	r5, [r0, #2]
    aa40:	54c2      	strb	r2, [r0, r3]
    aa42:	2300      	movs	r3, #0
    aa44:	9303      	str	r3, [sp, #12]
    aa46:	9302      	str	r3, [sp, #8]
    aa48:	4643      	mov	r3, r8
    aa4a:	9301      	str	r3, [sp, #4]
    aa4c:	464b      	mov	r3, r9
    aa4e:	3a31      	subs	r2, #49	; 0x31
    aa50:	9300      	str	r3, [sp, #0]
    aa52:	4d2f      	ldr	r5, [pc, #188]	; (ab10 <frameParse+0x754>)
    aa54:	0003      	movs	r3, r0
    aa56:	9808      	ldr	r0, [sp, #32]
    aa58:	47a8      	blx	r5
    aa5a:	2800      	cmp	r0, #0
    aa5c:	d001      	beq.n	aa62 <frameParse+0x6a6>
    aa5e:	7863      	ldrb	r3, [r4, #1]
    aa60:	e5b0      	b.n	a5c4 <frameParse+0x208>
    aa62:	4b32      	ldr	r3, [pc, #200]	; (ab2c <frameParse+0x770>)
    aa64:	9809      	ldr	r0, [sp, #36]	; 0x24
    aa66:	4798      	blx	r3
    aa68:	7863      	ldrb	r3, [r4, #1]
    aa6a:	e5ab      	b.n	a5c4 <frameParse+0x208>
    aa6c:	4b30      	ldr	r3, [pc, #192]	; (ab30 <frameParse+0x774>)
    aa6e:	9907      	ldr	r1, [sp, #28]
    aa70:	0020      	movs	r0, r4
    aa72:	4798      	blx	r3
    aa74:	7863      	ldrb	r3, [r4, #1]
    aa76:	402b      	ands	r3, r5
    aa78:	e5a9      	b.n	a5ce <frameParse+0x212>
    aa7a:	4b1d      	ldr	r3, [pc, #116]	; (aaf0 <frameParse+0x734>)
    aa7c:	781b      	ldrb	r3, [r3, #0]
    aa7e:	2b06      	cmp	r3, #6
    aa80:	d000      	beq.n	aa84 <frameParse+0x6c8>
    aa82:	e5ac      	b.n	a5de <frameParse+0x222>
    aa84:	7bb3      	ldrb	r3, [r6, #14]
    aa86:	4f2b      	ldr	r7, [pc, #172]	; (ab34 <frameParse+0x778>)
    aa88:	9300      	str	r3, [sp, #0]
    aa8a:	4642      	mov	r2, r8
    aa8c:	9b07      	ldr	r3, [sp, #28]
    aa8e:	4649      	mov	r1, r9
    aa90:	0020      	movs	r0, r4
    aa92:	47b8      	blx	r7
    aa94:	7863      	ldrb	r3, [r4, #1]
    aa96:	0007      	movs	r7, r0
    aa98:	402b      	ands	r3, r5
    aa9a:	e598      	b.n	a5ce <frameParse+0x212>
    aa9c:	881b      	ldrh	r3, [r3, #0]
    aa9e:	061b      	lsls	r3, r3, #24
    aaa0:	d400      	bmi.n	aaa4 <frameParse+0x6e8>
    aaa2:	e71d      	b.n	a8e0 <frameParse+0x524>
    aaa4:	4b24      	ldr	r3, [pc, #144]	; (ab38 <frameParse+0x77c>)
    aaa6:	429a      	cmp	r2, r3
    aaa8:	d000      	beq.n	aaac <frameParse+0x6f0>
    aaaa:	e719      	b.n	a8e0 <frameParse+0x524>
    aaac:	e597      	b.n	a5de <frameParse+0x222>
    aaae:	2090      	movs	r0, #144	; 0x90
    aab0:	4b10      	ldr	r3, [pc, #64]	; (aaf4 <frameParse+0x738>)
    aab2:	4798      	blx	r3
    aab4:	1e06      	subs	r6, r0, #0
    aab6:	d100      	bne.n	aaba <frameParse+0x6fe>
    aab8:	e525      	b.n	a506 <frameParse+0x14a>
    aaba:	0021      	movs	r1, r4
    aabc:	2220      	movs	r2, #32
    aabe:	4b12      	ldr	r3, [pc, #72]	; (ab08 <frameParse+0x74c>)
    aac0:	3018      	adds	r0, #24
    aac2:	4798      	blx	r3
    aac4:	2338      	movs	r3, #56	; 0x38
    aac6:	0030      	movs	r0, r6
    aac8:	9a06      	ldr	r2, [sp, #24]
    aaca:	9907      	ldr	r1, [sp, #28]
    aacc:	54f2      	strb	r2, [r6, r3]
    aace:	3039      	adds	r0, #57	; 0x39
    aad0:	60b5      	str	r5, [r6, #8]
    aad2:	4b0d      	ldr	r3, [pc, #52]	; (ab08 <frameParse+0x74c>)
    aad4:	4798      	blx	r3
    aad6:	2301      	movs	r3, #1
    aad8:	74f3      	strb	r3, [r6, #19]
    aada:	4b18      	ldr	r3, [pc, #96]	; (ab3c <frameParse+0x780>)
    aadc:	0031      	movs	r1, r6
    aade:	681a      	ldr	r2, [r3, #0]
    aae0:	2327      	movs	r3, #39	; 0x27
    aae2:	5cd3      	ldrb	r3, [r2, r3]
    aae4:	4816      	ldr	r0, [pc, #88]	; (ab40 <frameParse+0x784>)
    aae6:	3301      	adds	r3, #1
    aae8:	7433      	strb	r3, [r6, #16]
    aaea:	4b16      	ldr	r3, [pc, #88]	; (ab44 <frameParse+0x788>)
    aaec:	4798      	blx	r3
    aaee:	e50a      	b.n	a506 <frameParse+0x14a>
    aaf0:	200009b4 	.word	0x200009b4
    aaf4:	0000653d 	.word	0x0000653d
    aaf8:	20003758 	.word	0x20003758
    aafc:	20003740 	.word	0x20003740
    ab00:	20003728 	.word	0x20003728
    ab04:	200037b4 	.word	0x200037b4
    ab08:	0000c803 	.word	0x0000c803
    ab0c:	200000b0 	.word	0x200000b0
    ab10:	00009c2d 	.word	0x00009c2d
    ab14:	0000a1e5 	.word	0x0000a1e5
    ab18:	0000fffc 	.word	0x0000fffc
    ab1c:	2000376c 	.word	0x2000376c
    ab20:	0000ffff 	.word	0x0000ffff
    ab24:	200009cc 	.word	0x200009cc
    ab28:	0000b2b9 	.word	0x0000b2b9
    ab2c:	0000658d 	.word	0x0000658d
    ab30:	00009b29 	.word	0x00009b29
    ab34:	0000bc1d 	.word	0x0000bc1d
    ab38:	0000fffd 	.word	0x0000fffd
    ab3c:	20003724 	.word	0x20003724
    ab40:	20003718 	.word	0x20003718
    ab44:	000066a9 	.word	0x000066a9
    ab48:	2310      	movs	r3, #16
    ab4a:	469a      	mov	sl, r3
    ab4c:	930c      	str	r3, [sp, #48]	; 0x30
    ab4e:	3b08      	subs	r3, #8
    ab50:	930a      	str	r3, [sp, #40]	; 0x28
    ab52:	2004      	movs	r0, #4
    ab54:	3b05      	subs	r3, #5
    ab56:	2103      	movs	r1, #3
    ab58:	e74d      	b.n	a9f6 <frameParse+0x63a>
    ab5a:	4b2d      	ldr	r3, [pc, #180]	; (ac10 <frameParse+0x854>)
    ab5c:	4798      	blx	r3
    ab5e:	2832      	cmp	r0, #50	; 0x32
    ab60:	d801      	bhi.n	ab66 <frameParse+0x7aa>
    ab62:	7863      	ldrb	r3, [r4, #1]
    ab64:	e524      	b.n	a5b0 <frameParse+0x1f4>
    ab66:	2090      	movs	r0, #144	; 0x90
    ab68:	4b2a      	ldr	r3, [pc, #168]	; (ac14 <frameParse+0x858>)
    ab6a:	4798      	blx	r3
    ab6c:	2800      	cmp	r0, #0
    ab6e:	d100      	bne.n	ab72 <frameParse+0x7b6>
    ab70:	e4c9      	b.n	a506 <frameParse+0x14a>
    ab72:	9008      	str	r0, [sp, #32]
    ab74:	2220      	movs	r2, #32
    ab76:	0021      	movs	r1, r4
    ab78:	4b27      	ldr	r3, [pc, #156]	; (ac18 <frameParse+0x85c>)
    ab7a:	3018      	adds	r0, #24
    ab7c:	4798      	blx	r3
    ab7e:	2338      	movs	r3, #56	; 0x38
    ab80:	9808      	ldr	r0, [sp, #32]
    ab82:	9a06      	ldr	r2, [sp, #24]
    ab84:	9907      	ldr	r1, [sp, #28]
    ab86:	54c2      	strb	r2, [r0, r3]
    ab88:	6085      	str	r5, [r0, #8]
    ab8a:	4b23      	ldr	r3, [pc, #140]	; (ac18 <frameParse+0x85c>)
    ab8c:	3039      	adds	r0, #57	; 0x39
    ab8e:	4798      	blx	r3
    ab90:	4653      	mov	r3, sl
    ab92:	2201      	movs	r2, #1
    ab94:	6819      	ldr	r1, [r3, #0]
    ab96:	2327      	movs	r3, #39	; 0x27
    ab98:	9808      	ldr	r0, [sp, #32]
    ab9a:	74c2      	strb	r2, [r0, #19]
    ab9c:	5ccb      	ldrb	r3, [r1, r3]
    ab9e:	7445      	strb	r5, [r0, #17]
    aba0:	189b      	adds	r3, r3, r2
    aba2:	7403      	strb	r3, [r0, #16]
    aba4:	7502      	strb	r2, [r0, #20]
    aba6:	0001      	movs	r1, r0
    aba8:	4b1c      	ldr	r3, [pc, #112]	; (ac1c <frameParse+0x860>)
    abaa:	481d      	ldr	r0, [pc, #116]	; (ac20 <frameParse+0x864>)
    abac:	4798      	blx	r3
    abae:	7863      	ldrb	r3, [r4, #1]
    abb0:	e4fe      	b.n	a5b0 <frameParse+0x1f4>
    abb2:	2003      	movs	r0, #3
    abb4:	2703      	movs	r7, #3
    abb6:	e631      	b.n	a81c <frameParse+0x460>
    abb8:	2090      	movs	r0, #144	; 0x90
    abba:	4b16      	ldr	r3, [pc, #88]	; (ac14 <frameParse+0x858>)
    abbc:	4798      	blx	r3
    abbe:	1e05      	subs	r5, r0, #0
    abc0:	d100      	bne.n	abc4 <frameParse+0x808>
    abc2:	e4a0      	b.n	a506 <frameParse+0x14a>
    abc4:	2220      	movs	r2, #32
    abc6:	0021      	movs	r1, r4
    abc8:	4b13      	ldr	r3, [pc, #76]	; (ac18 <frameParse+0x85c>)
    abca:	3018      	adds	r0, #24
    abcc:	4798      	blx	r3
    abce:	2338      	movs	r3, #56	; 0x38
    abd0:	9a06      	ldr	r2, [sp, #24]
    abd2:	0028      	movs	r0, r5
    abd4:	54ea      	strb	r2, [r5, r3]
    abd6:	2300      	movs	r3, #0
    abd8:	9907      	ldr	r1, [sp, #28]
    abda:	60ab      	str	r3, [r5, #8]
    abdc:	3039      	adds	r0, #57	; 0x39
    abde:	4b0e      	ldr	r3, [pc, #56]	; (ac18 <frameParse+0x85c>)
    abe0:	4798      	blx	r3
    abe2:	2301      	movs	r3, #1
    abe4:	74eb      	strb	r3, [r5, #19]
    abe6:	88a0      	ldrh	r0, [r4, #4]
    abe8:	4b0e      	ldr	r3, [pc, #56]	; (ac24 <frameParse+0x868>)
    abea:	4798      	blx	r3
    abec:	2800      	cmp	r0, #0
    abee:	d100      	bne.n	abf2 <frameParse+0x836>
    abf0:	e4d4      	b.n	a59c <frameParse+0x1e0>
    abf2:	4b0d      	ldr	r3, [pc, #52]	; (ac28 <frameParse+0x86c>)
    abf4:	0029      	movs	r1, r5
    abf6:	681a      	ldr	r2, [r3, #0]
    abf8:	2326      	movs	r3, #38	; 0x26
    abfa:	5cd3      	ldrb	r3, [r2, r3]
    abfc:	480b      	ldr	r0, [pc, #44]	; (ac2c <frameParse+0x870>)
    abfe:	3301      	adds	r3, #1
    ac00:	742b      	strb	r3, [r5, #16]
    ac02:	4b06      	ldr	r3, [pc, #24]	; (ac1c <frameParse+0x860>)
    ac04:	4798      	blx	r3
    ac06:	e47e      	b.n	a506 <frameParse+0x14a>
    ac08:	4684      	mov	ip, r0
    ac0a:	2700      	movs	r7, #0
    ac0c:	e691      	b.n	a932 <frameParse+0x576>
    ac0e:	46c0      	nop			; (mov r8, r8)
    ac10:	000065c9 	.word	0x000065c9
    ac14:	0000653d 	.word	0x0000653d
    ac18:	0000c803 	.word	0x0000c803
    ac1c:	000066a9 	.word	0x000066a9
    ac20:	20003718 	.word	0x20003718
    ac24:	0000c1cd 	.word	0x0000c1cd
    ac28:	20003724 	.word	0x20003724
    ac2c:	200037a8 	.word	0x200037a8

0000ac30 <indirectDataTimerHandler>:
    ac30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ac32:	46ce      	mov	lr, r9
    ac34:	4647      	mov	r7, r8
    ac36:	b580      	push	{r7, lr}
    ac38:	4e18      	ldr	r6, [pc, #96]	; (ac9c <indirectDataTimerHandler+0x6c>)
    ac3a:	7a33      	ldrb	r3, [r6, #8]
    ac3c:	2b00      	cmp	r3, #0
    ac3e:	d029      	beq.n	ac94 <indirectDataTimerHandler+0x64>
    ac40:	4b17      	ldr	r3, [pc, #92]	; (aca0 <indirectDataTimerHandler+0x70>)
    ac42:	2500      	movs	r5, #0
    ac44:	4698      	mov	r8, r3
    ac46:	4b17      	ldr	r3, [pc, #92]	; (aca4 <indirectDataTimerHandler+0x74>)
    ac48:	4f17      	ldr	r7, [pc, #92]	; (aca8 <indirectDataTimerHandler+0x78>)
    ac4a:	4699      	mov	r9, r3
    ac4c:	e00d      	b.n	ac6a <indirectDataTimerHandler+0x3a>
    ac4e:	6883      	ldr	r3, [r0, #8]
    ac50:	2b00      	cmp	r3, #0
    ac52:	d003      	beq.n	ac5c <indirectDataTimerHandler+0x2c>
    ac54:	7c80      	ldrb	r0, [r0, #18]
    ac56:	0022      	movs	r2, r4
    ac58:	2105      	movs	r1, #5
    ac5a:	4798      	blx	r3
    ac5c:	0020      	movs	r0, r4
    ac5e:	47c8      	blx	r9
    ac60:	3501      	adds	r5, #1
    ac62:	7a33      	ldrb	r3, [r6, #8]
    ac64:	b2ed      	uxtb	r5, r5
    ac66:	42ab      	cmp	r3, r5
    ac68:	d914      	bls.n	ac94 <indirectDataTimerHandler+0x64>
    ac6a:	2100      	movs	r1, #0
    ac6c:	0030      	movs	r0, r6
    ac6e:	47b8      	blx	r7
    ac70:	1e04      	subs	r4, r0, #0
    ac72:	d00f      	beq.n	ac94 <indirectDataTimerHandler+0x64>
    ac74:	7c03      	ldrb	r3, [r0, #16]
    ac76:	2b00      	cmp	r3, #0
    ac78:	d004      	beq.n	ac84 <indirectDataTimerHandler+0x54>
    ac7a:	3b01      	subs	r3, #1
    ac7c:	b2db      	uxtb	r3, r3
    ac7e:	7403      	strb	r3, [r0, #16]
    ac80:	2b00      	cmp	r3, #0
    ac82:	d0e4      	beq.n	ac4e <indirectDataTimerHandler+0x1e>
    ac84:	0021      	movs	r1, r4
    ac86:	0030      	movs	r0, r6
    ac88:	47c0      	blx	r8
    ac8a:	3501      	adds	r5, #1
    ac8c:	7a33      	ldrb	r3, [r6, #8]
    ac8e:	b2ed      	uxtb	r5, r5
    ac90:	42ab      	cmp	r3, r5
    ac92:	d8ea      	bhi.n	ac6a <indirectDataTimerHandler+0x3a>
    ac94:	bc0c      	pop	{r2, r3}
    ac96:	4690      	mov	r8, r2
    ac98:	4699      	mov	r9, r3
    ac9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ac9c:	20003718 	.word	0x20003718
    aca0:	000066a9 	.word	0x000066a9
    aca4:	0000658d 	.word	0x0000658d
    aca8:	000066e1 	.word	0x000066e1

0000acac <edScanDurationExpired>:
    acac:	2200      	movs	r2, #0
    acae:	4b01      	ldr	r3, [pc, #4]	; (acb4 <edScanDurationExpired+0x8>)
    acb0:	701a      	strb	r2, [r3, #0]
    acb2:	4770      	bx	lr
    acb4:	200009d3 	.word	0x200009d3

0000acb8 <assignAddress>:
    acb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    acba:	4645      	mov	r5, r8
    acbc:	46de      	mov	lr, fp
    acbe:	4657      	mov	r7, sl
    acc0:	464e      	mov	r6, r9
    acc2:	b5e0      	push	{r5, r6, r7, lr}
    acc4:	b087      	sub	sp, #28
    acc6:	9303      	str	r3, [sp, #12]
    acc8:	b2cb      	uxtb	r3, r1
    acca:	4698      	mov	r8, r3
    accc:	0005      	movs	r5, r0
    acce:	2306      	movs	r3, #6
    acd0:	4668      	mov	r0, sp
    acd2:	4641      	mov	r1, r8
    acd4:	7002      	strb	r2, [r0, #0]
    acd6:	420b      	tst	r3, r1
    acd8:	d003      	beq.n	ace2 <assignAddress+0x2a>
    acda:	4013      	ands	r3, r2
    acdc:	2b04      	cmp	r3, #4
    acde:	d100      	bne.n	ace2 <assignAddress+0x2a>
    ace0:	e0ae      	b.n	ae40 <assignAddress+0x188>
    ace2:	4643      	mov	r3, r8
    ace4:	079b      	lsls	r3, r3, #30
    ace6:	d107      	bne.n	acf8 <assignAddress+0x40>
    ace8:	488e      	ldr	r0, [pc, #568]	; (af24 <assignAddress+0x26c>)
    acea:	b007      	add	sp, #28
    acec:	bc3c      	pop	{r2, r3, r4, r5}
    acee:	4690      	mov	r8, r2
    acf0:	4699      	mov	r9, r3
    acf2:	46a2      	mov	sl, r4
    acf4:	46ab      	mov	fp, r5
    acf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    acf8:	9b00      	ldr	r3, [sp, #0]
    acfa:	07db      	lsls	r3, r3, #31
    acfc:	d550      	bpl.n	ada0 <assignAddress+0xe8>
    acfe:	4b8a      	ldr	r3, [pc, #552]	; (af28 <assignAddress+0x270>)
    ad00:	4699      	mov	r9, r3
    ad02:	681b      	ldr	r3, [r3, #0]
    ad04:	001a      	movs	r2, r3
    ad06:	9303      	str	r3, [sp, #12]
    ad08:	2323      	movs	r3, #35	; 0x23
    ad0a:	5cd3      	ldrb	r3, [r2, r3]
    ad0c:	469b      	mov	fp, r3
    ad0e:	2b00      	cmp	r3, #0
    ad10:	d0ea      	beq.n	ace8 <assignAddress+0x30>
    ad12:	6893      	ldr	r3, [r2, #8]
    ad14:	4f85      	ldr	r7, [pc, #532]	; (af2c <assignAddress+0x274>)
    ad16:	469a      	mov	sl, r3
    ad18:	001c      	movs	r4, r3
    ad1a:	003b      	movs	r3, r7
    ad1c:	2600      	movs	r6, #0
    ad1e:	4657      	mov	r7, sl
    ad20:	469a      	mov	sl, r3
    ad22:	1be3      	subs	r3, r4, r7
    ad24:	2208      	movs	r2, #8
    ad26:	0029      	movs	r1, r5
    ad28:	0020      	movs	r0, r4
    ad2a:	4698      	mov	r8, r3
    ad2c:	47d0      	blx	sl
    ad2e:	2800      	cmp	r0, #0
    ad30:	d100      	bne.n	ad34 <assignAddress+0x7c>
    ad32:	e0e9      	b.n	af08 <assignAddress+0x250>
    ad34:	7823      	ldrb	r3, [r4, #0]
    ad36:	2bff      	cmp	r3, #255	; 0xff
    ad38:	d000      	beq.n	ad3c <assignAddress+0x84>
    ad3a:	e0c2      	b.n	aec2 <assignAddress+0x20a>
    ad3c:	7863      	ldrb	r3, [r4, #1]
    ad3e:	2bff      	cmp	r3, #255	; 0xff
    ad40:	d000      	beq.n	ad44 <assignAddress+0x8c>
    ad42:	e0be      	b.n	aec2 <assignAddress+0x20a>
    ad44:	78a3      	ldrb	r3, [r4, #2]
    ad46:	2bff      	cmp	r3, #255	; 0xff
    ad48:	d000      	beq.n	ad4c <assignAddress+0x94>
    ad4a:	e0ba      	b.n	aec2 <assignAddress+0x20a>
    ad4c:	78e3      	ldrb	r3, [r4, #3]
    ad4e:	2bff      	cmp	r3, #255	; 0xff
    ad50:	d000      	beq.n	ad54 <assignAddress+0x9c>
    ad52:	e0b6      	b.n	aec2 <assignAddress+0x20a>
    ad54:	7923      	ldrb	r3, [r4, #4]
    ad56:	2bff      	cmp	r3, #255	; 0xff
    ad58:	d000      	beq.n	ad5c <assignAddress+0xa4>
    ad5a:	e0b2      	b.n	aec2 <assignAddress+0x20a>
    ad5c:	7963      	ldrb	r3, [r4, #5]
    ad5e:	2bff      	cmp	r3, #255	; 0xff
    ad60:	d000      	beq.n	ad64 <assignAddress+0xac>
    ad62:	e0ae      	b.n	aec2 <assignAddress+0x20a>
    ad64:	79a3      	ldrb	r3, [r4, #6]
    ad66:	2bff      	cmp	r3, #255	; 0xff
    ad68:	d000      	beq.n	ad6c <assignAddress+0xb4>
    ad6a:	e0aa      	b.n	aec2 <assignAddress+0x20a>
    ad6c:	79e3      	ldrb	r3, [r4, #7]
    ad6e:	2bff      	cmp	r3, #255	; 0xff
    ad70:	d000      	beq.n	ad74 <assignAddress+0xbc>
    ad72:	e0a6      	b.n	aec2 <assignAddress+0x20a>
    ad74:	2208      	movs	r2, #8
    ad76:	0029      	movs	r1, r5
    ad78:	4b6d      	ldr	r3, [pc, #436]	; (af30 <assignAddress+0x278>)
    ad7a:	0020      	movs	r0, r4
    ad7c:	4798      	blx	r3
    ad7e:	464b      	mov	r3, r9
    ad80:	4669      	mov	r1, sp
    ad82:	681a      	ldr	r2, [r3, #0]
    ad84:	7809      	ldrb	r1, [r1, #0]
    ad86:	6893      	ldr	r3, [r2, #8]
    ad88:	4443      	add	r3, r8
    ad8a:	7319      	strb	r1, [r3, #12]
    ad8c:	6893      	ldr	r3, [r2, #8]
    ad8e:	4443      	add	r3, r8
    ad90:	8e52      	ldrh	r2, [r2, #50]	; 0x32
    ad92:	609a      	str	r2, [r3, #8]
    ad94:	4b67      	ldr	r3, [pc, #412]	; (af34 <assignAddress+0x27c>)
    ad96:	8818      	ldrh	r0, [r3, #0]
    ad98:	3080      	adds	r0, #128	; 0x80
    ad9a:	1980      	adds	r0, r0, r6
    ad9c:	b280      	uxth	r0, r0
    ad9e:	e7a4      	b.n	acea <assignAddress+0x32>
    ada0:	4b61      	ldr	r3, [pc, #388]	; (af28 <assignAddress+0x270>)
    ada2:	4699      	mov	r9, r3
    ada4:	681b      	ldr	r3, [r3, #0]
    ada6:	001a      	movs	r2, r3
    ada8:	9304      	str	r3, [sp, #16]
    adaa:	2324      	movs	r3, #36	; 0x24
    adac:	5cd3      	ldrb	r3, [r2, r3]
    adae:	469b      	mov	fp, r3
    adb0:	2b01      	cmp	r3, #1
    adb2:	d999      	bls.n	ace8 <assignAddress+0x30>
    adb4:	68d3      	ldr	r3, [r2, #12]
    adb6:	4f5d      	ldr	r7, [pc, #372]	; (af2c <assignAddress+0x274>)
    adb8:	469a      	mov	sl, r3
    adba:	001c      	movs	r4, r3
    adbc:	003b      	movs	r3, r7
    adbe:	2601      	movs	r6, #1
    adc0:	4657      	mov	r7, sl
    adc2:	469a      	mov	sl, r3
    adc4:	3414      	adds	r4, #20
    adc6:	1be3      	subs	r3, r4, r7
    adc8:	2208      	movs	r2, #8
    adca:	0029      	movs	r1, r5
    adcc:	0020      	movs	r0, r4
    adce:	4698      	mov	r8, r3
    add0:	47d0      	blx	sl
    add2:	2800      	cmp	r0, #0
    add4:	d100      	bne.n	add8 <assignAddress+0x120>
    add6:	e08a      	b.n	aeee <assignAddress+0x236>
    add8:	7823      	ldrb	r3, [r4, #0]
    adda:	2bff      	cmp	r3, #255	; 0xff
    addc:	d178      	bne.n	aed0 <assignAddress+0x218>
    adde:	7863      	ldrb	r3, [r4, #1]
    ade0:	2bff      	cmp	r3, #255	; 0xff
    ade2:	d175      	bne.n	aed0 <assignAddress+0x218>
    ade4:	78a3      	ldrb	r3, [r4, #2]
    ade6:	2bff      	cmp	r3, #255	; 0xff
    ade8:	d172      	bne.n	aed0 <assignAddress+0x218>
    adea:	78e3      	ldrb	r3, [r4, #3]
    adec:	2bff      	cmp	r3, #255	; 0xff
    adee:	d16f      	bne.n	aed0 <assignAddress+0x218>
    adf0:	7923      	ldrb	r3, [r4, #4]
    adf2:	2bff      	cmp	r3, #255	; 0xff
    adf4:	d16c      	bne.n	aed0 <assignAddress+0x218>
    adf6:	7963      	ldrb	r3, [r4, #5]
    adf8:	2bff      	cmp	r3, #255	; 0xff
    adfa:	d169      	bne.n	aed0 <assignAddress+0x218>
    adfc:	79a3      	ldrb	r3, [r4, #6]
    adfe:	2bff      	cmp	r3, #255	; 0xff
    ae00:	d166      	bne.n	aed0 <assignAddress+0x218>
    ae02:	79e3      	ldrb	r3, [r4, #7]
    ae04:	2bff      	cmp	r3, #255	; 0xff
    ae06:	d163      	bne.n	aed0 <assignAddress+0x218>
    ae08:	0029      	movs	r1, r5
    ae0a:	2208      	movs	r2, #8
    ae0c:	0020      	movs	r0, r4
    ae0e:	4c48      	ldr	r4, [pc, #288]	; (af30 <assignAddress+0x278>)
    ae10:	47a0      	blx	r4
    ae12:	464b      	mov	r3, r9
    ae14:	466a      	mov	r2, sp
    ae16:	681d      	ldr	r5, [r3, #0]
    ae18:	7812      	ldrb	r2, [r2, #0]
    ae1a:	68eb      	ldr	r3, [r5, #12]
    ae1c:	9903      	ldr	r1, [sp, #12]
    ae1e:	4443      	add	r3, r8
    ae20:	741a      	strb	r2, [r3, #16]
    ae22:	68eb      	ldr	r3, [r5, #12]
    ae24:	2204      	movs	r2, #4
    ae26:	4443      	add	r3, r8
    ae28:	0018      	movs	r0, r3
    ae2a:	3008      	adds	r0, #8
    ae2c:	47a0      	blx	r4
    ae2e:	68eb      	ldr	r3, [r5, #12]
    ae30:	4443      	add	r3, r8
    ae32:	689a      	ldr	r2, [r3, #8]
    ae34:	60da      	str	r2, [r3, #12]
    ae36:	4b3f      	ldr	r3, [pc, #252]	; (af34 <assignAddress+0x27c>)
    ae38:	8818      	ldrh	r0, [r3, #0]
    ae3a:	1980      	adds	r0, r0, r6
    ae3c:	b280      	uxth	r0, r0
    ae3e:	e754      	b.n	acea <assignAddress+0x32>
    ae40:	4b39      	ldr	r3, [pc, #228]	; (af28 <assignAddress+0x270>)
    ae42:	4699      	mov	r9, r3
    ae44:	681b      	ldr	r3, [r3, #0]
    ae46:	001a      	movs	r2, r3
    ae48:	9304      	str	r3, [sp, #16]
    ae4a:	2320      	movs	r3, #32
    ae4c:	5cd3      	ldrb	r3, [r2, r3]
    ae4e:	2b01      	cmp	r3, #1
    ae50:	d800      	bhi.n	ae54 <assignAddress+0x19c>
    ae52:	e746      	b.n	ace2 <assignAddress+0x2a>
    ae54:	6812      	ldr	r2, [r2, #0]
    ae56:	4f35      	ldr	r7, [pc, #212]	; (af2c <assignAddress+0x274>)
    ae58:	4693      	mov	fp, r2
    ae5a:	0014      	movs	r4, r2
    ae5c:	46b8      	mov	r8, r7
    ae5e:	2601      	movs	r6, #1
    ae60:	465f      	mov	r7, fp
    ae62:	469b      	mov	fp, r3
    ae64:	340c      	adds	r4, #12
    ae66:	9105      	str	r1, [sp, #20]
    ae68:	1be3      	subs	r3, r4, r7
    ae6a:	2208      	movs	r2, #8
    ae6c:	0029      	movs	r1, r5
    ae6e:	0020      	movs	r0, r4
    ae70:	469a      	mov	sl, r3
    ae72:	47c0      	blx	r8
    ae74:	2800      	cmp	r0, #0
    ae76:	d04d      	beq.n	af14 <assignAddress+0x25c>
    ae78:	7823      	ldrb	r3, [r4, #0]
    ae7a:	2bff      	cmp	r3, #255	; 0xff
    ae7c:	d12f      	bne.n	aede <assignAddress+0x226>
    ae7e:	7863      	ldrb	r3, [r4, #1]
    ae80:	2bff      	cmp	r3, #255	; 0xff
    ae82:	d12c      	bne.n	aede <assignAddress+0x226>
    ae84:	78a3      	ldrb	r3, [r4, #2]
    ae86:	2bff      	cmp	r3, #255	; 0xff
    ae88:	d129      	bne.n	aede <assignAddress+0x226>
    ae8a:	78e3      	ldrb	r3, [r4, #3]
    ae8c:	2bff      	cmp	r3, #255	; 0xff
    ae8e:	d126      	bne.n	aede <assignAddress+0x226>
    ae90:	7923      	ldrb	r3, [r4, #4]
    ae92:	2bff      	cmp	r3, #255	; 0xff
    ae94:	d123      	bne.n	aede <assignAddress+0x226>
    ae96:	7963      	ldrb	r3, [r4, #5]
    ae98:	2bff      	cmp	r3, #255	; 0xff
    ae9a:	d120      	bne.n	aede <assignAddress+0x226>
    ae9c:	79a3      	ldrb	r3, [r4, #6]
    ae9e:	2bff      	cmp	r3, #255	; 0xff
    aea0:	d11d      	bne.n	aede <assignAddress+0x226>
    aea2:	79e3      	ldrb	r3, [r4, #7]
    aea4:	2bff      	cmp	r3, #255	; 0xff
    aea6:	d11a      	bne.n	aede <assignAddress+0x226>
    aea8:	2208      	movs	r2, #8
    aeaa:	4b21      	ldr	r3, [pc, #132]	; (af30 <assignAddress+0x278>)
    aeac:	0029      	movs	r1, r5
    aeae:	0020      	movs	r0, r4
    aeb0:	4798      	blx	r3
    aeb2:	464b      	mov	r3, r9
    aeb4:	681a      	ldr	r2, [r3, #0]
    aeb6:	0230      	lsls	r0, r6, #8
    aeb8:	6813      	ldr	r3, [r2, #0]
    aeba:	8bd2      	ldrh	r2, [r2, #30]
    aebc:	4453      	add	r3, sl
    aebe:	609a      	str	r2, [r3, #8]
    aec0:	e713      	b.n	acea <assignAddress+0x32>
    aec2:	3601      	adds	r6, #1
    aec4:	b2f6      	uxtb	r6, r6
    aec6:	3410      	adds	r4, #16
    aec8:	455e      	cmp	r6, fp
    aeca:	d000      	beq.n	aece <assignAddress+0x216>
    aecc:	e729      	b.n	ad22 <assignAddress+0x6a>
    aece:	e70b      	b.n	ace8 <assignAddress+0x30>
    aed0:	3601      	adds	r6, #1
    aed2:	b2f6      	uxtb	r6, r6
    aed4:	3414      	adds	r4, #20
    aed6:	455e      	cmp	r6, fp
    aed8:	d000      	beq.n	aedc <assignAddress+0x224>
    aeda:	e774      	b.n	adc6 <assignAddress+0x10e>
    aedc:	e704      	b.n	ace8 <assignAddress+0x30>
    aede:	3601      	adds	r6, #1
    aee0:	b2f6      	uxtb	r6, r6
    aee2:	340c      	adds	r4, #12
    aee4:	455e      	cmp	r6, fp
    aee6:	d1bf      	bne.n	ae68 <assignAddress+0x1b0>
    aee8:	9b05      	ldr	r3, [sp, #20]
    aeea:	4698      	mov	r8, r3
    aeec:	e6f9      	b.n	ace2 <assignAddress+0x2a>
    aeee:	46ba      	mov	sl, r7
    aef0:	4811      	ldr	r0, [pc, #68]	; (af38 <assignAddress+0x280>)
    aef2:	2204      	movs	r2, #4
    aef4:	4b0e      	ldr	r3, [pc, #56]	; (af30 <assignAddress+0x278>)
    aef6:	4450      	add	r0, sl
    aef8:	9903      	ldr	r1, [sp, #12]
    aefa:	4798      	blx	r3
    aefc:	4a0f      	ldr	r2, [pc, #60]	; (af3c <assignAddress+0x284>)
    aefe:	9b04      	ldr	r3, [sp, #16]
    af00:	4694      	mov	ip, r2
    af02:	68db      	ldr	r3, [r3, #12]
    af04:	4463      	add	r3, ip
    af06:	e794      	b.n	ae32 <assignAddress+0x17a>
    af08:	23ff      	movs	r3, #255	; 0xff
    af0a:	46ba      	mov	sl, r7
    af0c:	011b      	lsls	r3, r3, #4
    af0e:	4453      	add	r3, sl
    af10:	9a03      	ldr	r2, [sp, #12]
    af12:	e73d      	b.n	ad90 <assignAddress+0xd8>
    af14:	46bb      	mov	fp, r7
    af16:	9a04      	ldr	r2, [sp, #16]
    af18:	4b09      	ldr	r3, [pc, #36]	; (af40 <assignAddress+0x288>)
    af1a:	8bd2      	ldrh	r2, [r2, #30]
    af1c:	445b      	add	r3, fp
    af1e:	609a      	str	r2, [r3, #8]
    af20:	0230      	lsls	r0, r6, #8
    af22:	e6e2      	b.n	acea <assignAddress+0x32>
    af24:	0000ffff 	.word	0x0000ffff
    af28:	20003724 	.word	0x20003724
    af2c:	0000c7e5 	.word	0x0000c7e5
    af30:	0000c803 	.word	0x0000c803
    af34:	2000376c 	.word	0x2000376c
    af38:	000013f4 	.word	0x000013f4
    af3c:	000013ec 	.word	0x000013ec
    af40:	00000bf4 	.word	0x00000bf4

0000af44 <commandConfcb>:
    af44:	b510      	push	{r4, lr}
    af46:	0010      	movs	r0, r2
    af48:	4b01      	ldr	r3, [pc, #4]	; (af50 <commandConfcb+0xc>)
    af4a:	4798      	blx	r3
    af4c:	bd10      	pop	{r4, pc}
    af4e:	46c0      	nop			; (mov r8, r8)
    af50:	0000658d 	.word	0x0000658d

0000af54 <MiApp_NoiseDetection.part.0>:
    af54:	b5f0      	push	{r4, r5, r6, r7, lr}
    af56:	4645      	mov	r5, r8
    af58:	464e      	mov	r6, r9
    af5a:	46de      	mov	lr, fp
    af5c:	4657      	mov	r7, sl
    af5e:	b5e0      	push	{r5, r6, r7, lr}
    af60:	b087      	sub	sp, #28
    af62:	ab04      	add	r3, sp, #16
    af64:	1ddd      	adds	r5, r3, #7
    af66:	2300      	movs	r3, #0
    af68:	702b      	strb	r3, [r5, #0]
    af6a:	3301      	adds	r3, #1
    af6c:	408b      	lsls	r3, r1
    af6e:	3301      	adds	r3, #1
    af70:	9203      	str	r2, [sp, #12]
    af72:	011a      	lsls	r2, r3, #4
    af74:	1ad3      	subs	r3, r2, r3
    af76:	019b      	lsls	r3, r3, #6
    af78:	9300      	str	r3, [sp, #0]
    af7a:	23ff      	movs	r3, #255	; 0xff
    af7c:	9302      	str	r3, [sp, #8]
    af7e:	9301      	str	r3, [sp, #4]
    af80:	4b2d      	ldr	r3, [pc, #180]	; (b038 <MiApp_NoiseDetection.part.0+0xe4>)
    af82:	4681      	mov	r9, r0
    af84:	4698      	mov	r8, r3
    af86:	4c2d      	ldr	r4, [pc, #180]	; (b03c <MiApp_NoiseDetection.part.0+0xe8>)
    af88:	e004      	b.n	af94 <MiApp_NoiseDetection.part.0+0x40>
    af8a:	3301      	adds	r3, #1
    af8c:	b2db      	uxtb	r3, r3
    af8e:	702b      	strb	r3, [r5, #0]
    af90:	2b1f      	cmp	r3, #31
    af92:	d83e      	bhi.n	b012 <MiApp_NoiseDetection.part.0+0xbe>
    af94:	2601      	movs	r6, #1
    af96:	47c0      	blx	r8
    af98:	0032      	movs	r2, r6
    af9a:	782b      	ldrb	r3, [r5, #0]
    af9c:	4649      	mov	r1, r9
    af9e:	409a      	lsls	r2, r3
    afa0:	400a      	ands	r2, r1
    afa2:	4210      	tst	r0, r2
    afa4:	d0f1      	beq.n	af8a <MiApp_NoiseDetection.part.0+0x36>
    afa6:	0029      	movs	r1, r5
    afa8:	4b25      	ldr	r3, [pc, #148]	; (b040 <MiApp_NoiseDetection.part.0+0xec>)
    afaa:	2000      	movs	r0, #0
    afac:	4798      	blx	r3
    afae:	4f25      	ldr	r7, [pc, #148]	; (b044 <MiApp_NoiseDetection.part.0+0xf0>)
    afb0:	4b25      	ldr	r3, [pc, #148]	; (b048 <MiApp_NoiseDetection.part.0+0xf4>)
    afb2:	9800      	ldr	r0, [sp, #0]
    afb4:	613b      	str	r3, [r7, #16]
    afb6:	4b25      	ldr	r3, [pc, #148]	; (b04c <MiApp_NoiseDetection.part.0+0xf8>)
    afb8:	469b      	mov	fp, r3
    afba:	4798      	blx	r3
    afbc:	21fa      	movs	r1, #250	; 0xfa
    afbe:	4b24      	ldr	r3, [pc, #144]	; (b050 <MiApp_NoiseDetection.part.0+0xfc>)
    afc0:	0089      	lsls	r1, r1, #2
    afc2:	469a      	mov	sl, r3
    afc4:	4798      	blx	r3
    afc6:	6078      	str	r0, [r7, #4]
    afc8:	9800      	ldr	r0, [sp, #0]
    afca:	47d8      	blx	fp
    afcc:	21fa      	movs	r1, #250	; 0xfa
    afce:	0089      	lsls	r1, r1, #2
    afd0:	47d0      	blx	sl
    afd2:	2300      	movs	r3, #0
    afd4:	60b8      	str	r0, [r7, #8]
    afd6:	733b      	strb	r3, [r7, #12]
    afd8:	0038      	movs	r0, r7
    afda:	4b1e      	ldr	r3, [pc, #120]	; (b054 <MiApp_NoiseDetection.part.0+0x100>)
    afdc:	4798      	blx	r3
    afde:	4f1e      	ldr	r7, [pc, #120]	; (b058 <MiApp_NoiseDetection.part.0+0x104>)
    afe0:	4b1e      	ldr	r3, [pc, #120]	; (b05c <MiApp_NoiseDetection.part.0+0x108>)
    afe2:	703e      	strb	r6, [r7, #0]
    afe4:	469a      	mov	sl, r3
    afe6:	2600      	movs	r6, #0
    afe8:	e000      	b.n	afec <MiApp_NoiseDetection.part.0+0x98>
    afea:	47a0      	blx	r4
    afec:	2001      	movs	r0, #1
    afee:	47d0      	blx	sl
    aff0:	1c03      	adds	r3, r0, #0
    aff2:	42b0      	cmp	r0, r6
    aff4:	d200      	bcs.n	aff8 <MiApp_NoiseDetection.part.0+0xa4>
    aff6:	1c33      	adds	r3, r6, #0
    aff8:	b2de      	uxtb	r6, r3
    affa:	783b      	ldrb	r3, [r7, #0]
    affc:	2b00      	cmp	r3, #0
    affe:	d1f4      	bne.n	afea <MiApp_NoiseDetection.part.0+0x96>
    b000:	9b01      	ldr	r3, [sp, #4]
    b002:	429e      	cmp	r6, r3
    b004:	d30d      	bcc.n	b022 <MiApp_NoiseDetection.part.0+0xce>
    b006:	782b      	ldrb	r3, [r5, #0]
    b008:	3301      	adds	r3, #1
    b00a:	b2db      	uxtb	r3, r3
    b00c:	702b      	strb	r3, [r5, #0]
    b00e:	2b1f      	cmp	r3, #31
    b010:	d9c0      	bls.n	af94 <MiApp_NoiseDetection.part.0+0x40>
    b012:	9802      	ldr	r0, [sp, #8]
    b014:	b007      	add	sp, #28
    b016:	bc3c      	pop	{r2, r3, r4, r5}
    b018:	4690      	mov	r8, r2
    b01a:	4699      	mov	r9, r3
    b01c:	46a2      	mov	sl, r4
    b01e:	46ab      	mov	fp, r5
    b020:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b022:	782b      	ldrb	r3, [r5, #0]
    b024:	9a03      	ldr	r2, [sp, #12]
    b026:	9302      	str	r3, [sp, #8]
    b028:	2a00      	cmp	r2, #0
    b02a:	d002      	beq.n	b032 <MiApp_NoiseDetection.part.0+0xde>
    b02c:	7016      	strb	r6, [r2, #0]
    b02e:	9601      	str	r6, [sp, #4]
    b030:	e7ab      	b.n	af8a <MiApp_NoiseDetection.part.0+0x36>
    b032:	9601      	str	r6, [sp, #4]
    b034:	e7a9      	b.n	af8a <MiApp_NoiseDetection.part.0+0x36>
    b036:	46c0      	nop			; (mov r8, r8)
    b038:	00005d39 	.word	0x00005d39
    b03c:	00006831 	.word	0x00006831
    b040:	00008751 	.word	0x00008751
    b044:	20003788 	.word	0x20003788
    b048:	0000acad 	.word	0x0000acad
    b04c:	00005d35 	.word	0x00005d35
    b050:	0000c45d 	.word	0x0000c45d
    b054:	00006811 	.word	0x00006811
    b058:	200009d3 	.word	0x200009d3
    b05c:	00005d1d 	.word	0x00005d1d

0000b060 <MiApp_StartConnection>:
    b060:	b5f0      	push	{r4, r5, r6, r7, lr}
    b062:	4647      	mov	r7, r8
    b064:	46ce      	mov	lr, r9
    b066:	b580      	push	{r7, lr}
    b068:	000d      	movs	r5, r1
    b06a:	b083      	sub	sp, #12
    b06c:	0017      	movs	r7, r2
    b06e:	001e      	movs	r6, r3
    b070:	2400      	movs	r4, #0
    b072:	290e      	cmp	r1, #14
    b074:	d807      	bhi.n	b086 <MiApp_StartConnection+0x26>
    b076:	2b00      	cmp	r3, #0
    b078:	d005      	beq.n	b086 <MiApp_StartConnection+0x26>
    b07a:	4b2a      	ldr	r3, [pc, #168]	; (b124 <MiApp_StartConnection+0xc4>)
    b07c:	4698      	mov	r8, r3
    b07e:	781b      	ldrb	r3, [r3, #0]
    b080:	4699      	mov	r9, r3
    b082:	2b01      	cmp	r3, #1
    b084:	d005      	beq.n	b092 <MiApp_StartConnection+0x32>
    b086:	0020      	movs	r0, r4
    b088:	b003      	add	sp, #12
    b08a:	bc0c      	pop	{r2, r3}
    b08c:	4690      	mov	r8, r2
    b08e:	4699      	mov	r9, r3
    b090:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b092:	4642      	mov	r2, r8
    b094:	3301      	adds	r3, #1
    b096:	7013      	strb	r3, [r2, #0]
    b098:	2801      	cmp	r0, #1
    b09a:	d007      	beq.n	b0ac <MiApp_StartConnection+0x4c>
    b09c:	2800      	cmp	r0, #0
    b09e:	d022      	beq.n	b0e6 <MiApp_StartConnection+0x86>
    b0a0:	2001      	movs	r0, #1
    b0a2:	47b0      	blx	r6
    b0a4:	4643      	mov	r3, r8
    b0a6:	464a      	mov	r2, r9
    b0a8:	701a      	strb	r2, [r3, #0]
    b0aa:	e7ec      	b.n	b086 <MiApp_StartConnection+0x26>
    b0ac:	491e      	ldr	r1, [pc, #120]	; (b128 <MiApp_StartConnection+0xc8>)
    b0ae:	4b1f      	ldr	r3, [pc, #124]	; (b12c <MiApp_StartConnection+0xcc>)
    b0b0:	481f      	ldr	r0, [pc, #124]	; (b130 <MiApp_StartConnection+0xd0>)
    b0b2:	800b      	strh	r3, [r1, #0]
    b0b4:	4b1f      	ldr	r3, [pc, #124]	; (b134 <MiApp_StartConnection+0xd4>)
    b0b6:	8004      	strh	r4, [r0, #0]
    b0b8:	4798      	blx	r3
    b0ba:	2200      	movs	r2, #0
    b0bc:	4b1e      	ldr	r3, [pc, #120]	; (b138 <MiApp_StartConnection+0xd8>)
    b0be:	0029      	movs	r1, r5
    b0c0:	701a      	strb	r2, [r3, #0]
    b0c2:	466b      	mov	r3, sp
    b0c4:	0038      	movs	r0, r7
    b0c6:	1dda      	adds	r2, r3, #7
    b0c8:	4b1c      	ldr	r3, [pc, #112]	; (b13c <MiApp_StartConnection+0xdc>)
    b0ca:	4798      	blx	r3
    b0cc:	466b      	mov	r3, sp
    b0ce:	1d99      	adds	r1, r3, #6
    b0d0:	7008      	strb	r0, [r1, #0]
    b0d2:	4b1b      	ldr	r3, [pc, #108]	; (b140 <MiApp_StartConnection+0xe0>)
    b0d4:	2000      	movs	r0, #0
    b0d6:	4798      	blx	r3
    b0d8:	2000      	movs	r0, #0
    b0da:	47b0      	blx	r6
    b0dc:	2306      	movs	r3, #6
    b0de:	4642      	mov	r2, r8
    b0e0:	2401      	movs	r4, #1
    b0e2:	7013      	strb	r3, [r2, #0]
    b0e4:	e7cf      	b.n	b086 <MiApp_StartConnection+0x26>
    b0e6:	466b      	mov	r3, sp
    b0e8:	4c0f      	ldr	r4, [pc, #60]	; (b128 <MiApp_StartConnection+0xc8>)
    b0ea:	71d8      	strb	r0, [r3, #7]
    b0ec:	4b0f      	ldr	r3, [pc, #60]	; (b12c <MiApp_StartConnection+0xcc>)
    b0ee:	2101      	movs	r1, #1
    b0f0:	8023      	strh	r3, [r4, #0]
    b0f2:	464b      	mov	r3, r9
    b0f4:	2201      	movs	r2, #1
    b0f6:	423b      	tst	r3, r7
    b0f8:	d00c      	beq.n	b114 <MiApp_StartConnection+0xb4>
    b0fa:	466b      	mov	r3, sp
    b0fc:	2000      	movs	r0, #0
    b0fe:	1dd9      	adds	r1, r3, #7
    b100:	4b0f      	ldr	r3, [pc, #60]	; (b140 <MiApp_StartConnection+0xe0>)
    b102:	4798      	blx	r3
    b104:	2300      	movs	r3, #0
    b106:	480a      	ldr	r0, [pc, #40]	; (b130 <MiApp_StartConnection+0xd0>)
    b108:	0021      	movs	r1, r4
    b10a:	8003      	strh	r3, [r0, #0]
    b10c:	4b09      	ldr	r3, [pc, #36]	; (b134 <MiApp_StartConnection+0xd4>)
    b10e:	4798      	blx	r3
    b110:	e7e2      	b.n	b0d8 <MiApp_StartConnection+0x78>
    b112:	0019      	movs	r1, r3
    b114:	1c4b      	adds	r3, r1, #1
    b116:	0052      	lsls	r2, r2, #1
    b118:	b2db      	uxtb	r3, r3
    b11a:	423a      	tst	r2, r7
    b11c:	d0f9      	beq.n	b112 <MiApp_StartConnection+0xb2>
    b11e:	466b      	mov	r3, sp
    b120:	71d9      	strb	r1, [r3, #7]
    b122:	e7ea      	b.n	b0fa <MiApp_StartConnection+0x9a>
    b124:	200009b4 	.word	0x200009b4
    b128:	20003758 	.word	0x20003758
    b12c:	00001234 	.word	0x00001234
    b130:	2000376c 	.word	0x2000376c
    b134:	00005631 	.word	0x00005631
    b138:	200009d3 	.word	0x200009d3
    b13c:	0000af55 	.word	0x0000af55
    b140:	00008751 	.word	0x00008751

0000b144 <calculatePermitCapacity>:
    b144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b146:	46de      	mov	lr, fp
    b148:	4657      	mov	r7, sl
    b14a:	4645      	mov	r5, r8
    b14c:	464e      	mov	r6, r9
    b14e:	2320      	movs	r3, #32
    b150:	b5e0      	push	{r5, r6, r7, lr}
    b152:	4d57      	ldr	r5, [pc, #348]	; (b2b0 <calculatePermitCapacity+0x16c>)
    b154:	468a      	mov	sl, r1
    b156:	6829      	ldr	r1, [r5, #0]
    b158:	4683      	mov	fp, r0
    b15a:	5cca      	ldrb	r2, [r1, r3]
    b15c:	2a01      	cmp	r2, #1
    b15e:	d800      	bhi.n	b162 <calculatePermitCapacity+0x1e>
    b160:	e09d      	b.n	b29e <calculatePermitCapacity+0x15a>
    b162:	6808      	ldr	r0, [r1, #0]
    b164:	3a02      	subs	r2, #2
    b166:	b2d2      	uxtb	r2, r2
    b168:	0003      	movs	r3, r0
    b16a:	0054      	lsls	r4, r2, #1
    b16c:	18a2      	adds	r2, r4, r2
    b16e:	2400      	movs	r4, #0
    b170:	0092      	lsls	r2, r2, #2
    b172:	3218      	adds	r2, #24
    b174:	330c      	adds	r3, #12
    b176:	1880      	adds	r0, r0, r2
    b178:	781a      	ldrb	r2, [r3, #0]
    b17a:	2aff      	cmp	r2, #255	; 0xff
    b17c:	d115      	bne.n	b1aa <calculatePermitCapacity+0x66>
    b17e:	785a      	ldrb	r2, [r3, #1]
    b180:	2aff      	cmp	r2, #255	; 0xff
    b182:	d112      	bne.n	b1aa <calculatePermitCapacity+0x66>
    b184:	789a      	ldrb	r2, [r3, #2]
    b186:	2aff      	cmp	r2, #255	; 0xff
    b188:	d10f      	bne.n	b1aa <calculatePermitCapacity+0x66>
    b18a:	78da      	ldrb	r2, [r3, #3]
    b18c:	2aff      	cmp	r2, #255	; 0xff
    b18e:	d10c      	bne.n	b1aa <calculatePermitCapacity+0x66>
    b190:	791a      	ldrb	r2, [r3, #4]
    b192:	2aff      	cmp	r2, #255	; 0xff
    b194:	d109      	bne.n	b1aa <calculatePermitCapacity+0x66>
    b196:	795a      	ldrb	r2, [r3, #5]
    b198:	2aff      	cmp	r2, #255	; 0xff
    b19a:	d106      	bne.n	b1aa <calculatePermitCapacity+0x66>
    b19c:	799a      	ldrb	r2, [r3, #6]
    b19e:	2aff      	cmp	r2, #255	; 0xff
    b1a0:	d103      	bne.n	b1aa <calculatePermitCapacity+0x66>
    b1a2:	79da      	ldrb	r2, [r3, #7]
    b1a4:	2aff      	cmp	r2, #255	; 0xff
    b1a6:	d100      	bne.n	b1aa <calculatePermitCapacity+0x66>
    b1a8:	2401      	movs	r4, #1
    b1aa:	330c      	adds	r3, #12
    b1ac:	4298      	cmp	r0, r3
    b1ae:	d1e3      	bne.n	b178 <calculatePermitCapacity+0x34>
    b1b0:	2323      	movs	r3, #35	; 0x23
    b1b2:	5cce      	ldrb	r6, [r1, r3]
    b1b4:	2e00      	cmp	r6, #0
    b1b6:	d100      	bne.n	b1ba <calculatePermitCapacity+0x76>
    b1b8:	e073      	b.n	b2a2 <calculatePermitCapacity+0x15e>
    b1ba:	1e72      	subs	r2, r6, #1
    b1bc:	b2d2      	uxtb	r2, r2
    b1be:	688b      	ldr	r3, [r1, #8]
    b1c0:	3201      	adds	r2, #1
    b1c2:	0112      	lsls	r2, r2, #4
    b1c4:	189f      	adds	r7, r3, r2
    b1c6:	2200      	movs	r2, #0
    b1c8:	7818      	ldrb	r0, [r3, #0]
    b1ca:	28ff      	cmp	r0, #255	; 0xff
    b1cc:	d164      	bne.n	b298 <calculatePermitCapacity+0x154>
    b1ce:	7858      	ldrb	r0, [r3, #1]
    b1d0:	28ff      	cmp	r0, #255	; 0xff
    b1d2:	d161      	bne.n	b298 <calculatePermitCapacity+0x154>
    b1d4:	7898      	ldrb	r0, [r3, #2]
    b1d6:	28ff      	cmp	r0, #255	; 0xff
    b1d8:	d15e      	bne.n	b298 <calculatePermitCapacity+0x154>
    b1da:	78d8      	ldrb	r0, [r3, #3]
    b1dc:	28ff      	cmp	r0, #255	; 0xff
    b1de:	d15b      	bne.n	b298 <calculatePermitCapacity+0x154>
    b1e0:	7918      	ldrb	r0, [r3, #4]
    b1e2:	28ff      	cmp	r0, #255	; 0xff
    b1e4:	d158      	bne.n	b298 <calculatePermitCapacity+0x154>
    b1e6:	7958      	ldrb	r0, [r3, #5]
    b1e8:	28ff      	cmp	r0, #255	; 0xff
    b1ea:	d155      	bne.n	b298 <calculatePermitCapacity+0x154>
    b1ec:	7998      	ldrb	r0, [r3, #6]
    b1ee:	28ff      	cmp	r0, #255	; 0xff
    b1f0:	d152      	bne.n	b298 <calculatePermitCapacity+0x154>
    b1f2:	79d8      	ldrb	r0, [r3, #7]
    b1f4:	28ff      	cmp	r0, #255	; 0xff
    b1f6:	d14f      	bne.n	b298 <calculatePermitCapacity+0x154>
    b1f8:	2401      	movs	r4, #1
    b1fa:	3310      	adds	r3, #16
    b1fc:	42bb      	cmp	r3, r7
    b1fe:	d1e3      	bne.n	b1c8 <calculatePermitCapacity+0x84>
    b200:	2364      	movs	r3, #100	; 0x64
    b202:	1ab2      	subs	r2, r6, r2
    b204:	4353      	muls	r3, r2
    b206:	0030      	movs	r0, r6
    b208:	469c      	mov	ip, r3
    b20a:	2324      	movs	r3, #36	; 0x24
    b20c:	5cca      	ldrb	r2, [r1, r3]
    b20e:	2a01      	cmp	r2, #1
    b210:	d94b      	bls.n	b2aa <calculatePermitCapacity+0x166>
    b212:	3a02      	subs	r2, #2
    b214:	b2d2      	uxtb	r2, r2
    b216:	0096      	lsls	r6, r2, #2
    b218:	68c9      	ldr	r1, [r1, #12]
    b21a:	18b2      	adds	r2, r6, r2
    b21c:	0092      	lsls	r2, r2, #2
    b21e:	3228      	adds	r2, #40	; 0x28
    b220:	000b      	movs	r3, r1
    b222:	188e      	adds	r6, r1, r2
    b224:	2200      	movs	r2, #0
    b226:	3314      	adds	r3, #20
    b228:	7819      	ldrb	r1, [r3, #0]
    b22a:	29ff      	cmp	r1, #255	; 0xff
    b22c:	d131      	bne.n	b292 <calculatePermitCapacity+0x14e>
    b22e:	7859      	ldrb	r1, [r3, #1]
    b230:	29ff      	cmp	r1, #255	; 0xff
    b232:	d12e      	bne.n	b292 <calculatePermitCapacity+0x14e>
    b234:	7899      	ldrb	r1, [r3, #2]
    b236:	29ff      	cmp	r1, #255	; 0xff
    b238:	d12b      	bne.n	b292 <calculatePermitCapacity+0x14e>
    b23a:	78d9      	ldrb	r1, [r3, #3]
    b23c:	29ff      	cmp	r1, #255	; 0xff
    b23e:	d128      	bne.n	b292 <calculatePermitCapacity+0x14e>
    b240:	7919      	ldrb	r1, [r3, #4]
    b242:	29ff      	cmp	r1, #255	; 0xff
    b244:	d125      	bne.n	b292 <calculatePermitCapacity+0x14e>
    b246:	7959      	ldrb	r1, [r3, #5]
    b248:	29ff      	cmp	r1, #255	; 0xff
    b24a:	d122      	bne.n	b292 <calculatePermitCapacity+0x14e>
    b24c:	7999      	ldrb	r1, [r3, #6]
    b24e:	29ff      	cmp	r1, #255	; 0xff
    b250:	d11f      	bne.n	b292 <calculatePermitCapacity+0x14e>
    b252:	79d9      	ldrb	r1, [r3, #7]
    b254:	29ff      	cmp	r1, #255	; 0xff
    b256:	d11c      	bne.n	b292 <calculatePermitCapacity+0x14e>
    b258:	2401      	movs	r4, #1
    b25a:	3314      	adds	r3, #20
    b25c:	429e      	cmp	r6, r3
    b25e:	d1e3      	bne.n	b228 <calculatePermitCapacity+0xe4>
    b260:	4691      	mov	r9, r2
    b262:	4b14      	ldr	r3, [pc, #80]	; (b2b4 <calculatePermitCapacity+0x170>)
    b264:	0001      	movs	r1, r0
    b266:	4660      	mov	r0, ip
    b268:	4698      	mov	r8, r3
    b26a:	4798      	blx	r3
    b26c:	465b      	mov	r3, fp
    b26e:	7018      	strb	r0, [r3, #0]
    b270:	2324      	movs	r3, #36	; 0x24
    b272:	682a      	ldr	r2, [r5, #0]
    b274:	2064      	movs	r0, #100	; 0x64
    b276:	5cd1      	ldrb	r1, [r2, r3]
    b278:	464b      	mov	r3, r9
    b27a:	1aca      	subs	r2, r1, r3
    b27c:	4350      	muls	r0, r2
    b27e:	47c0      	blx	r8
    b280:	4653      	mov	r3, sl
    b282:	7018      	strb	r0, [r3, #0]
    b284:	0020      	movs	r0, r4
    b286:	bc3c      	pop	{r2, r3, r4, r5}
    b288:	4690      	mov	r8, r2
    b28a:	4699      	mov	r9, r3
    b28c:	46a2      	mov	sl, r4
    b28e:	46ab      	mov	fp, r5
    b290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b292:	3201      	adds	r2, #1
    b294:	b2d2      	uxtb	r2, r2
    b296:	e7e0      	b.n	b25a <calculatePermitCapacity+0x116>
    b298:	3201      	adds	r2, #1
    b29a:	b2d2      	uxtb	r2, r2
    b29c:	e7ad      	b.n	b1fa <calculatePermitCapacity+0xb6>
    b29e:	2400      	movs	r4, #0
    b2a0:	e786      	b.n	b1b0 <calculatePermitCapacity+0x6c>
    b2a2:	2300      	movs	r3, #0
    b2a4:	2000      	movs	r0, #0
    b2a6:	469c      	mov	ip, r3
    b2a8:	e7af      	b.n	b20a <calculatePermitCapacity+0xc6>
    b2aa:	2300      	movs	r3, #0
    b2ac:	4699      	mov	r9, r3
    b2ae:	e7d8      	b.n	b262 <calculatePermitCapacity+0x11e>
    b2b0:	20003724 	.word	0x20003724
    b2b4:	0000c571 	.word	0x0000c571

0000b2b8 <handleJoinMessage>:
    b2b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    b2ba:	4645      	mov	r5, r8
    b2bc:	4657      	mov	r7, sl
    b2be:	464e      	mov	r6, r9
    b2c0:	46de      	mov	lr, fp
    b2c2:	b5e0      	push	{r5, r6, r7, lr}
    b2c4:	001d      	movs	r5, r3
    b2c6:	b091      	sub	sp, #68	; 0x44
    b2c8:	ab1a      	add	r3, sp, #104	; 0x68
    b2ca:	781b      	ldrb	r3, [r3, #0]
    b2cc:	0006      	movs	r6, r0
    b2ce:	4698      	mov	r8, r3
    b2d0:	782b      	ldrb	r3, [r5, #0]
    b2d2:	000f      	movs	r7, r1
    b2d4:	0014      	movs	r4, r2
    b2d6:	2b03      	cmp	r3, #3
    b2d8:	d100      	bne.n	b2dc <handleJoinMessage+0x24>
    b2da:	e0b6      	b.n	b44a <handleJoinMessage+0x192>
    b2dc:	d957      	bls.n	b38e <handleJoinMessage+0xd6>
    b2de:	2b05      	cmp	r3, #5
    b2e0:	d00d      	beq.n	b2fe <handleJoinMessage+0x46>
    b2e2:	2b07      	cmp	r3, #7
    b2e4:	d104      	bne.n	b2f0 <handleJoinMessage+0x38>
    b2e6:	4bd4      	ldr	r3, [pc, #848]	; (b638 <handleJoinMessage+0x380>)
    b2e8:	781b      	ldrb	r3, [r3, #0]
    b2ea:	2b06      	cmp	r3, #6
    b2ec:	d100      	bne.n	b2f0 <handleJoinMessage+0x38>
    b2ee:	e10d      	b.n	b50c <handleJoinMessage+0x254>
    b2f0:	b011      	add	sp, #68	; 0x44
    b2f2:	bc3c      	pop	{r2, r3, r4, r5}
    b2f4:	4690      	mov	r8, r2
    b2f6:	4699      	mov	r9, r3
    b2f8:	46a2      	mov	sl, r4
    b2fa:	46ab      	mov	fp, r5
    b2fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b2fe:	2400      	movs	r4, #0
    b300:	ab02      	add	r3, sp, #8
    b302:	82dc      	strh	r4, [r3, #22]
    b304:	4bcc      	ldr	r3, [pc, #816]	; (b638 <handleJoinMessage+0x380>)
    b306:	781f      	ldrb	r7, [r3, #0]
    b308:	2f06      	cmp	r7, #6
    b30a:	d1f1      	bne.n	b2f0 <handleJoinMessage+0x38>
    b30c:	1c68      	adds	r0, r5, #1
    b30e:	2300      	movs	r3, #0
    b310:	4dca      	ldr	r5, [pc, #808]	; (b63c <handleJoinMessage+0x384>)
    b312:	2205      	movs	r2, #5
    b314:	2102      	movs	r1, #2
    b316:	47a8      	blx	r5
    b318:	4bc9      	ldr	r3, [pc, #804]	; (b640 <handleJoinMessage+0x388>)
    b31a:	0005      	movs	r5, r0
    b31c:	4298      	cmp	r0, r3
    b31e:	d0e7      	beq.n	b2f0 <handleJoinMessage+0x38>
    b320:	2078      	movs	r0, #120	; 0x78
    b322:	4bc8      	ldr	r3, [pc, #800]	; (b644 <handleJoinMessage+0x38c>)
    b324:	4798      	blx	r3
    b326:	4680      	mov	r8, r0
    b328:	2800      	cmp	r0, #0
    b32a:	d0e1      	beq.n	b2f0 <handleJoinMessage+0x38>
    b32c:	4bc6      	ldr	r3, [pc, #792]	; (b648 <handleJoinMessage+0x390>)
    b32e:	88f2      	ldrh	r2, [r6, #6]
    b330:	8819      	ldrh	r1, [r3, #0]
    b332:	ab08      	add	r3, sp, #32
    b334:	4699      	mov	r9, r3
    b336:	b289      	uxth	r1, r1
    b338:	20ff      	movs	r0, #255	; 0xff
    b33a:	4ec4      	ldr	r6, [pc, #784]	; (b64c <handleJoinMessage+0x394>)
    b33c:	47b0      	blx	r6
    b33e:	4641      	mov	r1, r8
    b340:	4648      	mov	r0, r9
    b342:	4bc3      	ldr	r3, [pc, #780]	; (b650 <handleJoinMessage+0x398>)
    b344:	4798      	blx	r3
    b346:	4643      	mov	r3, r8
    b348:	4642      	mov	r2, r8
    b34a:	541f      	strb	r7, [r3, r0]
    b34c:	1c43      	adds	r3, r0, #1
    b34e:	b2db      	uxtb	r3, r3
    b350:	54d5      	strb	r5, [r2, r3]
    b352:	1c83      	adds	r3, r0, #2
    b354:	b2db      	uxtb	r3, r3
    b356:	0a2d      	lsrs	r5, r5, #8
    b358:	54d5      	strb	r5, [r2, r3]
    b35a:	464b      	mov	r3, r9
    b35c:	0006      	movs	r6, r0
    b35e:	8898      	ldrh	r0, [r3, #4]
    b360:	23ff      	movs	r3, #255	; 0xff
    b362:	4398      	bics	r0, r3
    b364:	4bbb      	ldr	r3, [pc, #748]	; (b654 <handleJoinMessage+0x39c>)
    b366:	4798      	blx	r3
    b368:	ab02      	add	r3, sp, #8
    b36a:	82d8      	strh	r0, [r3, #22]
    b36c:	4bba      	ldr	r3, [pc, #744]	; (b658 <handleJoinMessage+0x3a0>)
    b36e:	aa02      	add	r2, sp, #8
    b370:	4694      	mov	ip, r2
    b372:	9303      	str	r3, [sp, #12]
    b374:	2316      	movs	r3, #22
    b376:	4463      	add	r3, ip
    b378:	9301      	str	r3, [sp, #4]
    b37a:	2302      	movs	r3, #2
    b37c:	9402      	str	r4, [sp, #8]
    b37e:	9300      	str	r3, [sp, #0]
    b380:	2203      	movs	r2, #3
    b382:	4643      	mov	r3, r8
    b384:	0031      	movs	r1, r6
    b386:	4648      	mov	r0, r9
    b388:	4cb4      	ldr	r4, [pc, #720]	; (b65c <handleJoinMessage+0x3a4>)
    b38a:	47a0      	blx	r4
    b38c:	e7b0      	b.n	b2f0 <handleJoinMessage+0x38>
    b38e:	2b01      	cmp	r3, #1
    b390:	d1ae      	bne.n	b2f0 <handleJoinMessage+0x38>
    b392:	4ba9      	ldr	r3, [pc, #676]	; (b638 <handleJoinMessage+0x380>)
    b394:	781b      	ldrb	r3, [r3, #0]
    b396:	2b06      	cmp	r3, #6
    b398:	d1aa      	bne.n	b2f0 <handleJoinMessage+0x38>
    b39a:	4bb1      	ldr	r3, [pc, #708]	; (b660 <handleJoinMessage+0x3a8>)
    b39c:	2108      	movs	r1, #8
    b39e:	4699      	mov	r9, r3
    b3a0:	0018      	movs	r0, r3
    b3a2:	4bb0      	ldr	r3, [pc, #704]	; (b664 <handleJoinMessage+0x3ac>)
    b3a4:	4798      	blx	r3
    b3a6:	2800      	cmp	r0, #0
    b3a8:	d0a2      	beq.n	b2f0 <handleJoinMessage+0x38>
    b3aa:	2078      	movs	r0, #120	; 0x78
    b3ac:	4ba5      	ldr	r3, [pc, #660]	; (b644 <handleJoinMessage+0x38c>)
    b3ae:	4798      	blx	r3
    b3b0:	1e05      	subs	r5, r0, #0
    b3b2:	d09d      	beq.n	b2f0 <handleJoinMessage+0x38>
    b3b4:	4ba4      	ldr	r3, [pc, #656]	; (b648 <handleJoinMessage+0x390>)
    b3b6:	aa08      	add	r2, sp, #32
    b3b8:	8819      	ldrh	r1, [r3, #0]
    b3ba:	9205      	str	r2, [sp, #20]
    b3bc:	0013      	movs	r3, r2
    b3be:	b289      	uxth	r1, r1
    b3c0:	2200      	movs	r2, #0
    b3c2:	2001      	movs	r0, #1
    b3c4:	4ea1      	ldr	r6, [pc, #644]	; (b64c <handleJoinMessage+0x394>)
    b3c6:	47b0      	blx	r6
    b3c8:	2220      	movs	r2, #32
    b3ca:	9e05      	ldr	r6, [sp, #20]
    b3cc:	0029      	movs	r1, r5
    b3ce:	7873      	ldrb	r3, [r6, #1]
    b3d0:	0030      	movs	r0, r6
    b3d2:	4313      	orrs	r3, r2
    b3d4:	7073      	strb	r3, [r6, #1]
    b3d6:	4b9e      	ldr	r3, [pc, #632]	; (b650 <handleJoinMessage+0x398>)
    b3d8:	4798      	blx	r3
    b3da:	2302      	movs	r3, #2
    b3dc:	542b      	strb	r3, [r5, r0]
    b3de:	4ba2      	ldr	r3, [pc, #648]	; (b668 <handleJoinMessage+0x3b0>)
    b3e0:	4680      	mov	r8, r0
    b3e2:	781a      	ldrb	r2, [r3, #0]
    b3e4:	0003      	movs	r3, r0
    b3e6:	3301      	adds	r3, #1
    b3e8:	b2db      	uxtb	r3, r3
    b3ea:	54ea      	strb	r2, [r5, r3]
    b3ec:	4b9f      	ldr	r3, [pc, #636]	; (b66c <handleJoinMessage+0x3b4>)
    b3ee:	469a      	mov	sl, r3
    b3f0:	4b9f      	ldr	r3, [pc, #636]	; (b670 <handleJoinMessage+0x3b8>)
    b3f2:	4651      	mov	r1, sl
    b3f4:	469b      	mov	fp, r3
    b3f6:	0018      	movs	r0, r3
    b3f8:	4b9e      	ldr	r3, [pc, #632]	; (b674 <handleJoinMessage+0x3bc>)
    b3fa:	4798      	blx	r3
    b3fc:	4b9e      	ldr	r3, [pc, #632]	; (b678 <handleJoinMessage+0x3c0>)
    b3fe:	4649      	mov	r1, r9
    b400:	7018      	strb	r0, [r3, #0]
    b402:	4643      	mov	r3, r8
    b404:	3302      	adds	r3, #2
    b406:	b2db      	uxtb	r3, r3
    b408:	54e8      	strb	r0, [r5, r3]
    b40a:	465b      	mov	r3, fp
    b40c:	781a      	ldrb	r2, [r3, #0]
    b40e:	4643      	mov	r3, r8
    b410:	3303      	adds	r3, #3
    b412:	b2db      	uxtb	r3, r3
    b414:	54ea      	strb	r2, [r5, r3]
    b416:	4653      	mov	r3, sl
    b418:	781a      	ldrb	r2, [r3, #0]
    b41a:	4643      	mov	r3, r8
    b41c:	3304      	adds	r3, #4
    b41e:	b2db      	uxtb	r3, r3
    b420:	54ea      	strb	r2, [r5, r3]
    b422:	4643      	mov	r3, r8
    b424:	1d58      	adds	r0, r3, #5
    b426:	b2c0      	uxtb	r0, r0
    b428:	1828      	adds	r0, r5, r0
    b42a:	2208      	movs	r2, #8
    b42c:	4b93      	ldr	r3, [pc, #588]	; (b67c <handleJoinMessage+0x3c4>)
    b42e:	4798      	blx	r3
    b430:	4b89      	ldr	r3, [pc, #548]	; (b658 <handleJoinMessage+0x3a0>)
    b432:	9401      	str	r4, [sp, #4]
    b434:	9303      	str	r3, [sp, #12]
    b436:	2300      	movs	r3, #0
    b438:	9700      	str	r7, [sp, #0]
    b43a:	9302      	str	r3, [sp, #8]
    b43c:	220d      	movs	r2, #13
    b43e:	002b      	movs	r3, r5
    b440:	4641      	mov	r1, r8
    b442:	0030      	movs	r0, r6
    b444:	4c85      	ldr	r4, [pc, #532]	; (b65c <handleJoinMessage+0x3a4>)
    b446:	47a0      	blx	r4
    b448:	e752      	b.n	b2f0 <handleJoinMessage+0x38>
    b44a:	78ab      	ldrb	r3, [r5, #2]
    b44c:	786e      	ldrb	r6, [r5, #1]
    b44e:	469a      	mov	sl, r3
    b450:	4b79      	ldr	r3, [pc, #484]	; (b638 <handleJoinMessage+0x380>)
    b452:	781b      	ldrb	r3, [r3, #0]
    b454:	2b06      	cmp	r3, #6
    b456:	d000      	beq.n	b45a <handleJoinMessage+0x1a2>
    b458:	e74a      	b.n	b2f0 <handleJoinMessage+0x38>
    b45a:	2078      	movs	r0, #120	; 0x78
    b45c:	4b79      	ldr	r3, [pc, #484]	; (b644 <handleJoinMessage+0x38c>)
    b45e:	4798      	blx	r3
    b460:	4681      	mov	r9, r0
    b462:	2800      	cmp	r0, #0
    b464:	d100      	bne.n	b468 <handleJoinMessage+0x1b0>
    b466:	e743      	b.n	b2f0 <handleJoinMessage+0x38>
    b468:	1ceb      	adds	r3, r5, #3
    b46a:	4652      	mov	r2, sl
    b46c:	1c31      	adds	r1, r6, #0
    b46e:	4d73      	ldr	r5, [pc, #460]	; (b63c <handleJoinMessage+0x384>)
    b470:	0020      	movs	r0, r4
    b472:	47a8      	blx	r5
    b474:	4b74      	ldr	r3, [pc, #464]	; (b648 <handleJoinMessage+0x390>)
    b476:	ad08      	add	r5, sp, #32
    b478:	8819      	ldrh	r1, [r3, #0]
    b47a:	2201      	movs	r2, #1
    b47c:	b289      	uxth	r1, r1
    b47e:	002b      	movs	r3, r5
    b480:	4683      	mov	fp, r0
    b482:	4e72      	ldr	r6, [pc, #456]	; (b64c <handleJoinMessage+0x394>)
    b484:	2001      	movs	r0, #1
    b486:	47b0      	blx	r6
    b488:	2220      	movs	r2, #32
    b48a:	786b      	ldrb	r3, [r5, #1]
    b48c:	4649      	mov	r1, r9
    b48e:	4313      	orrs	r3, r2
    b490:	706b      	strb	r3, [r5, #1]
    b492:	0028      	movs	r0, r5
    b494:	4b6e      	ldr	r3, [pc, #440]	; (b650 <handleJoinMessage+0x398>)
    b496:	4798      	blx	r3
    b498:	2204      	movs	r2, #4
    b49a:	4649      	mov	r1, r9
    b49c:	0003      	movs	r3, r0
    b49e:	540a      	strb	r2, [r1, r0]
    b4a0:	4a67      	ldr	r2, [pc, #412]	; (b640 <handleJoinMessage+0x388>)
    b4a2:	3301      	adds	r3, #1
    b4a4:	4682      	mov	sl, r0
    b4a6:	b2db      	uxtb	r3, r3
    b4a8:	4593      	cmp	fp, r2
    b4aa:	d100      	bne.n	b4ae <handleJoinMessage+0x1f6>
    b4ac:	e11e      	b.n	b6ec <handleJoinMessage+0x434>
    b4ae:	1c86      	adds	r6, r0, #2
    b4b0:	b2f2      	uxtb	r2, r6
    b4b2:	9205      	str	r2, [sp, #20]
    b4b4:	2200      	movs	r2, #0
    b4b6:	4658      	mov	r0, fp
    b4b8:	54ca      	strb	r2, [r1, r3]
    b4ba:	4e71      	ldr	r6, [pc, #452]	; (b680 <handleJoinMessage+0x3c8>)
    b4bc:	4643      	mov	r3, r8
    b4be:	3201      	adds	r2, #1
    b4c0:	4659      	mov	r1, fp
    b4c2:	47b0      	blx	r6
    b4c4:	464b      	mov	r3, r9
    b4c6:	465a      	mov	r2, fp
    b4c8:	9e05      	ldr	r6, [sp, #20]
    b4ca:	4649      	mov	r1, r9
    b4cc:	559a      	strb	r2, [r3, r6]
    b4ce:	0032      	movs	r2, r6
    b4d0:	465b      	mov	r3, fp
    b4d2:	3201      	adds	r2, #1
    b4d4:	b2d2      	uxtb	r2, r2
    b4d6:	0a1b      	lsrs	r3, r3, #8
    b4d8:	548b      	strb	r3, [r1, r2]
    b4da:	4b6a      	ldr	r3, [pc, #424]	; (b684 <handleJoinMessage+0x3cc>)
    b4dc:	1cb0      	adds	r0, r6, #2
    b4de:	6819      	ldr	r1, [r3, #0]
    b4e0:	b2c0      	uxtb	r0, r0
    b4e2:	4448      	add	r0, r9
    b4e4:	3110      	adds	r1, #16
    b4e6:	2210      	movs	r2, #16
    b4e8:	4b64      	ldr	r3, [pc, #400]	; (b67c <handleJoinMessage+0x3c4>)
    b4ea:	4798      	blx	r3
    b4ec:	4653      	mov	r3, sl
    b4ee:	1af2      	subs	r2, r6, r3
    b4f0:	4b59      	ldr	r3, [pc, #356]	; (b658 <handleJoinMessage+0x3a0>)
    b4f2:	3212      	adds	r2, #18
    b4f4:	9303      	str	r3, [sp, #12]
    b4f6:	2300      	movs	r3, #0
    b4f8:	9401      	str	r4, [sp, #4]
    b4fa:	9302      	str	r3, [sp, #8]
    b4fc:	b2d2      	uxtb	r2, r2
    b4fe:	9700      	str	r7, [sp, #0]
    b500:	464b      	mov	r3, r9
    b502:	4651      	mov	r1, sl
    b504:	0028      	movs	r0, r5
    b506:	4c55      	ldr	r4, [pc, #340]	; (b65c <handleJoinMessage+0x3a4>)
    b508:	47a0      	blx	r4
    b50a:	e6f1      	b.n	b2f0 <handleJoinMessage+0x38>
    b50c:	88c3      	ldrh	r3, [r0, #6]
    b50e:	4698      	mov	r8, r3
    b510:	23ff      	movs	r3, #255	; 0xff
    b512:	4642      	mov	r2, r8
    b514:	4213      	tst	r3, r2
    b516:	d131      	bne.n	b57c <handleJoinMessage+0x2c4>
    b518:	439a      	bics	r2, r3
    b51a:	d02f      	beq.n	b57c <handleJoinMessage+0x2c4>
    b51c:	4b5a      	ldr	r3, [pc, #360]	; (b688 <handleJoinMessage+0x3d0>)
    b51e:	4699      	mov	r9, r3
    b520:	681b      	ldr	r3, [r3, #0]
    b522:	469b      	mov	fp, r3
    b524:	2320      	movs	r3, #32
    b526:	465a      	mov	r2, fp
    b528:	5cd2      	ldrb	r2, [r2, r3]
    b52a:	2a01      	cmp	r2, #1
    b52c:	d926      	bls.n	b57c <handleJoinMessage+0x2c4>
    b52e:	4b57      	ldr	r3, [pc, #348]	; (b68c <handleJoinMessage+0x3d4>)
    b530:	4644      	mov	r4, r8
    b532:	2701      	movs	r7, #1
    b534:	46a8      	mov	r8, r5
    b536:	469a      	mov	sl, r3
    b538:	465d      	mov	r5, fp
    b53a:	e003      	b.n	b544 <handleJoinMessage+0x28c>
    b53c:	3701      	adds	r7, #1
    b53e:	b2ff      	uxtb	r7, r7
    b540:	4297      	cmp	r7, r2
    b542:	d219      	bcs.n	b578 <handleJoinMessage+0x2c0>
    b544:	0a23      	lsrs	r3, r4, #8
    b546:	429f      	cmp	r7, r3
    b548:	d1f8      	bne.n	b53c <handleJoinMessage+0x284>
    b54a:	682b      	ldr	r3, [r5, #0]
    b54c:	0078      	lsls	r0, r7, #1
    b54e:	469b      	mov	fp, r3
    b550:	4643      	mov	r3, r8
    b552:	19c0      	adds	r0, r0, r7
    b554:	0080      	lsls	r0, r0, #2
    b556:	4483      	add	fp, r0
    b558:	1c59      	adds	r1, r3, #1
    b55a:	2208      	movs	r2, #8
    b55c:	4658      	mov	r0, fp
    b55e:	47d0      	blx	sl
    b560:	2800      	cmp	r0, #0
    b562:	d000      	beq.n	b566 <handleJoinMessage+0x2ae>
    b564:	e094      	b.n	b690 <handleJoinMessage+0x3d8>
    b566:	465a      	mov	r2, fp
    b568:	8beb      	ldrh	r3, [r5, #30]
    b56a:	6093      	str	r3, [r2, #8]
    b56c:	464b      	mov	r3, r9
    b56e:	681d      	ldr	r5, [r3, #0]
    b570:	2320      	movs	r3, #32
    b572:	88f4      	ldrh	r4, [r6, #6]
    b574:	5cea      	ldrb	r2, [r5, r3]
    b576:	e7e1      	b.n	b53c <handleJoinMessage+0x284>
    b578:	4645      	mov	r5, r8
    b57a:	46a0      	mov	r8, r4
    b57c:	4643      	mov	r3, r8
    b57e:	061b      	lsls	r3, r3, #24
    b580:	d400      	bmi.n	b584 <handleJoinMessage+0x2cc>
    b582:	e6b5      	b.n	b2f0 <handleJoinMessage+0x38>
    b584:	4b40      	ldr	r3, [pc, #256]	; (b688 <handleJoinMessage+0x3d0>)
    b586:	4699      	mov	r9, r3
    b588:	681b      	ldr	r3, [r3, #0]
    b58a:	469b      	mov	fp, r3
    b58c:	2323      	movs	r3, #35	; 0x23
    b58e:	465a      	mov	r2, fp
    b590:	5cd2      	ldrb	r2, [r2, r3]
    b592:	2a00      	cmp	r2, #0
    b594:	d100      	bne.n	b598 <handleJoinMessage+0x2e0>
    b596:	e6ab      	b.n	b2f0 <handleJoinMessage+0x38>
    b598:	4b3c      	ldr	r3, [pc, #240]	; (b68c <handleJoinMessage+0x3d4>)
    b59a:	4647      	mov	r7, r8
    b59c:	2400      	movs	r4, #0
    b59e:	46a8      	mov	r8, r5
    b5a0:	469a      	mov	sl, r3
    b5a2:	465d      	mov	r5, fp
    b5a4:	e005      	b.n	b5b2 <handleJoinMessage+0x2fa>
    b5a6:	3401      	adds	r4, #1
    b5a8:	b2e4      	uxtb	r4, r4
    b5aa:	4294      	cmp	r4, r2
    b5ac:	d300      	bcc.n	b5b0 <handleJoinMessage+0x2f8>
    b5ae:	e69f      	b.n	b2f0 <handleJoinMessage+0x38>
    b5b0:	88f7      	ldrh	r7, [r6, #6]
    b5b2:	2380      	movs	r3, #128	; 0x80
    b5b4:	403b      	ands	r3, r7
    b5b6:	429c      	cmp	r4, r3
    b5b8:	d1f5      	bne.n	b5a6 <handleJoinMessage+0x2ee>
    b5ba:	68aa      	ldr	r2, [r5, #8]
    b5bc:	0123      	lsls	r3, r4, #4
    b5be:	4693      	mov	fp, r2
    b5c0:	449b      	add	fp, r3
    b5c2:	4643      	mov	r3, r8
    b5c4:	2208      	movs	r2, #8
    b5c6:	1c59      	adds	r1, r3, #1
    b5c8:	4658      	mov	r0, fp
    b5ca:	47d0      	blx	sl
    b5cc:	2800      	cmp	r0, #0
    b5ce:	d107      	bne.n	b5e0 <handleJoinMessage+0x328>
    b5d0:	465a      	mov	r2, fp
    b5d2:	8e6b      	ldrh	r3, [r5, #50]	; 0x32
    b5d4:	6093      	str	r3, [r2, #8]
    b5d6:	464b      	mov	r3, r9
    b5d8:	681d      	ldr	r5, [r3, #0]
    b5da:	2323      	movs	r3, #35	; 0x23
    b5dc:	5cea      	ldrb	r2, [r5, r3]
    b5de:	e7e2      	b.n	b5a6 <handleJoinMessage+0x2ee>
    b5e0:	ab02      	add	r3, sp, #8
    b5e2:	469c      	mov	ip, r3
    b5e4:	2516      	movs	r5, #22
    b5e6:	2078      	movs	r0, #120	; 0x78
    b5e8:	4465      	add	r5, ip
    b5ea:	4b16      	ldr	r3, [pc, #88]	; (b644 <handleJoinMessage+0x38c>)
    b5ec:	802f      	strh	r7, [r5, #0]
    b5ee:	4798      	blx	r3
    b5f0:	1e07      	subs	r7, r0, #0
    b5f2:	d076      	beq.n	b6e2 <handleJoinMessage+0x42a>
    b5f4:	4b14      	ldr	r3, [pc, #80]	; (b648 <handleJoinMessage+0x390>)
    b5f6:	882a      	ldrh	r2, [r5, #0]
    b5f8:	8819      	ldrh	r1, [r3, #0]
    b5fa:	9505      	str	r5, [sp, #20]
    b5fc:	b289      	uxth	r1, r1
    b5fe:	ab08      	add	r3, sp, #32
    b600:	20ff      	movs	r0, #255	; 0xff
    b602:	4d12      	ldr	r5, [pc, #72]	; (b64c <handleJoinMessage+0x394>)
    b604:	47a8      	blx	r5
    b606:	0039      	movs	r1, r7
    b608:	4b11      	ldr	r3, [pc, #68]	; (b650 <handleJoinMessage+0x398>)
    b60a:	a808      	add	r0, sp, #32
    b60c:	4798      	blx	r3
    b60e:	2308      	movs	r3, #8
    b610:	543b      	strb	r3, [r7, r0]
    b612:	4b11      	ldr	r3, [pc, #68]	; (b658 <handleJoinMessage+0x3a0>)
    b614:	0001      	movs	r1, r0
    b616:	9303      	str	r3, [sp, #12]
    b618:	2300      	movs	r3, #0
    b61a:	9302      	str	r3, [sp, #8]
    b61c:	9b05      	ldr	r3, [sp, #20]
    b61e:	2201      	movs	r2, #1
    b620:	9301      	str	r3, [sp, #4]
    b622:	2302      	movs	r3, #2
    b624:	4d0d      	ldr	r5, [pc, #52]	; (b65c <handleJoinMessage+0x3a4>)
    b626:	9300      	str	r3, [sp, #0]
    b628:	a808      	add	r0, sp, #32
    b62a:	003b      	movs	r3, r7
    b62c:	47a8      	blx	r5
    b62e:	464b      	mov	r3, r9
    b630:	681d      	ldr	r5, [r3, #0]
    b632:	2323      	movs	r3, #35	; 0x23
    b634:	5cea      	ldrb	r2, [r5, r3]
    b636:	e7b6      	b.n	b5a6 <handleJoinMessage+0x2ee>
    b638:	200009b4 	.word	0x200009b4
    b63c:	0000acb9 	.word	0x0000acb9
    b640:	0000ffff 	.word	0x0000ffff
    b644:	0000653d 	.word	0x0000653d
    b648:	2000376c 	.word	0x2000376c
    b64c:	00009b69 	.word	0x00009b69
    b650:	00009b95 	.word	0x00009b95
    b654:	0000bfc5 	.word	0x0000bfc5
    b658:	0000af45 	.word	0x0000af45
    b65c:	00009c2d 	.word	0x00009c2d
    b660:	2000379c 	.word	0x2000379c
    b664:	00008abd 	.word	0x00008abd
    b668:	2000376e 	.word	0x2000376e
    b66c:	200009d0 	.word	0x200009d0
    b670:	200009d2 	.word	0x200009d2
    b674:	0000b145 	.word	0x0000b145
    b678:	200009d1 	.word	0x200009d1
    b67c:	0000c803 	.word	0x0000c803
    b680:	0000bb59 	.word	0x0000bb59
    b684:	20003728 	.word	0x20003728
    b688:	20003724 	.word	0x20003724
    b68c:	0000c7e5 	.word	0x0000c7e5
    b690:	ab02      	add	r3, sp, #8
    b692:	469c      	mov	ip, r3
    b694:	2516      	movs	r5, #22
    b696:	2078      	movs	r0, #120	; 0x78
    b698:	4465      	add	r5, ip
    b69a:	4b18      	ldr	r3, [pc, #96]	; (b6fc <handleJoinMessage+0x444>)
    b69c:	802c      	strh	r4, [r5, #0]
    b69e:	4798      	blx	r3
    b6a0:	1e04      	subs	r4, r0, #0
    b6a2:	d100      	bne.n	b6a6 <handleJoinMessage+0x3ee>
    b6a4:	e762      	b.n	b56c <handleJoinMessage+0x2b4>
    b6a6:	4b16      	ldr	r3, [pc, #88]	; (b700 <handleJoinMessage+0x448>)
    b6a8:	882a      	ldrh	r2, [r5, #0]
    b6aa:	8819      	ldrh	r1, [r3, #0]
    b6ac:	9505      	str	r5, [sp, #20]
    b6ae:	ab08      	add	r3, sp, #32
    b6b0:	b289      	uxth	r1, r1
    b6b2:	20ff      	movs	r0, #255	; 0xff
    b6b4:	4d13      	ldr	r5, [pc, #76]	; (b704 <handleJoinMessage+0x44c>)
    b6b6:	47a8      	blx	r5
    b6b8:	0021      	movs	r1, r4
    b6ba:	a808      	add	r0, sp, #32
    b6bc:	4b12      	ldr	r3, [pc, #72]	; (b708 <handleJoinMessage+0x450>)
    b6be:	4798      	blx	r3
    b6c0:	2308      	movs	r3, #8
    b6c2:	5423      	strb	r3, [r4, r0]
    b6c4:	4b11      	ldr	r3, [pc, #68]	; (b70c <handleJoinMessage+0x454>)
    b6c6:	0001      	movs	r1, r0
    b6c8:	9303      	str	r3, [sp, #12]
    b6ca:	2300      	movs	r3, #0
    b6cc:	9302      	str	r3, [sp, #8]
    b6ce:	9b05      	ldr	r3, [sp, #20]
    b6d0:	2201      	movs	r2, #1
    b6d2:	9301      	str	r3, [sp, #4]
    b6d4:	2302      	movs	r3, #2
    b6d6:	a808      	add	r0, sp, #32
    b6d8:	9300      	str	r3, [sp, #0]
    b6da:	0023      	movs	r3, r4
    b6dc:	4c0c      	ldr	r4, [pc, #48]	; (b710 <handleJoinMessage+0x458>)
    b6de:	47a0      	blx	r4
    b6e0:	e744      	b.n	b56c <handleJoinMessage+0x2b4>
    b6e2:	464b      	mov	r3, r9
    b6e4:	681d      	ldr	r5, [r3, #0]
    b6e6:	2323      	movs	r3, #35	; 0x23
    b6e8:	5cea      	ldrb	r2, [r5, r3]
    b6ea:	e75c      	b.n	b5a6 <handleJoinMessage+0x2ee>
    b6ec:	1c86      	adds	r6, r0, #2
    b6ee:	b2f2      	uxtb	r2, r6
    b6f0:	9205      	str	r2, [sp, #20]
    b6f2:	4649      	mov	r1, r9
    b6f4:	2201      	movs	r2, #1
    b6f6:	54ca      	strb	r2, [r1, r3]
    b6f8:	e6e4      	b.n	b4c4 <handleJoinMessage+0x20c>
    b6fa:	46c0      	nop			; (mov r8, r8)
    b6fc:	0000653d 	.word	0x0000653d
    b700:	2000376c 	.word	0x2000376c
    b704:	00009b69 	.word	0x00009b69
    b708:	00009b95 	.word	0x00009b95
    b70c:	0000af45 	.word	0x0000af45
    b710:	00009c2d 	.word	0x00009c2d

0000b714 <coordinatorTableInit>:
    b714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b716:	4647      	mov	r7, r8
    b718:	46ce      	mov	lr, r9
    b71a:	b580      	push	{r7, lr}
    b71c:	4b13      	ldr	r3, [pc, #76]	; (b76c <coordinatorTableInit+0x58>)
    b71e:	681e      	ldr	r6, [r3, #0]
    b720:	4698      	mov	r8, r3
    b722:	2320      	movs	r3, #32
    b724:	5cf3      	ldrb	r3, [r6, r3]
    b726:	2b00      	cmp	r3, #0
    b728:	d01b      	beq.n	b762 <coordinatorTableInit+0x4e>
    b72a:	2320      	movs	r3, #32
    b72c:	2400      	movs	r4, #0
    b72e:	4699      	mov	r9, r3
    b730:	4f0f      	ldr	r7, [pc, #60]	; (b770 <coordinatorTableInit+0x5c>)
    b732:	0065      	lsls	r5, r4, #1
    b734:	6830      	ldr	r0, [r6, #0]
    b736:	192d      	adds	r5, r5, r4
    b738:	00ad      	lsls	r5, r5, #2
    b73a:	1940      	adds	r0, r0, r5
    b73c:	2208      	movs	r2, #8
    b73e:	21ff      	movs	r1, #255	; 0xff
    b740:	47b8      	blx	r7
    b742:	4643      	mov	r3, r8
    b744:	681e      	ldr	r6, [r3, #0]
    b746:	2204      	movs	r2, #4
    b748:	6833      	ldr	r3, [r6, #0]
    b74a:	21ff      	movs	r1, #255	; 0xff
    b74c:	469c      	mov	ip, r3
    b74e:	4465      	add	r5, ip
    b750:	0028      	movs	r0, r5
    b752:	3008      	adds	r0, #8
    b754:	47b8      	blx	r7
    b756:	464b      	mov	r3, r9
    b758:	3401      	adds	r4, #1
    b75a:	5cf3      	ldrb	r3, [r6, r3]
    b75c:	b2e4      	uxtb	r4, r4
    b75e:	42a3      	cmp	r3, r4
    b760:	d8e7      	bhi.n	b732 <coordinatorTableInit+0x1e>
    b762:	bc0c      	pop	{r2, r3}
    b764:	4690      	mov	r8, r2
    b766:	4699      	mov	r9, r3
    b768:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b76a:	46c0      	nop			; (mov r8, r8)
    b76c:	20003724 	.word	0x20003724
    b770:	0000c815 	.word	0x0000c815

0000b774 <deviceTableInit>:
    b774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b776:	4647      	mov	r7, r8
    b778:	46ce      	mov	lr, r9
    b77a:	b580      	push	{r7, lr}
    b77c:	4b27      	ldr	r3, [pc, #156]	; (b81c <deviceTableInit+0xa8>)
    b77e:	681c      	ldr	r4, [r3, #0]
    b780:	4698      	mov	r8, r3
    b782:	2323      	movs	r3, #35	; 0x23
    b784:	5ce3      	ldrb	r3, [r4, r3]
    b786:	2b00      	cmp	r3, #0
    b788:	d01b      	beq.n	b7c2 <deviceTableInit+0x4e>
    b78a:	2323      	movs	r3, #35	; 0x23
    b78c:	2500      	movs	r5, #0
    b78e:	4699      	mov	r9, r3
    b790:	4f23      	ldr	r7, [pc, #140]	; (b820 <deviceTableInit+0xac>)
    b792:	68a0      	ldr	r0, [r4, #8]
    b794:	012e      	lsls	r6, r5, #4
    b796:	2208      	movs	r2, #8
    b798:	21ff      	movs	r1, #255	; 0xff
    b79a:	1980      	adds	r0, r0, r6
    b79c:	47b8      	blx	r7
    b79e:	4643      	mov	r3, r8
    b7a0:	681c      	ldr	r4, [r3, #0]
    b7a2:	2204      	movs	r2, #4
    b7a4:	68a3      	ldr	r3, [r4, #8]
    b7a6:	21ff      	movs	r1, #255	; 0xff
    b7a8:	1998      	adds	r0, r3, r6
    b7aa:	3008      	adds	r0, #8
    b7ac:	47b8      	blx	r7
    b7ae:	22ff      	movs	r2, #255	; 0xff
    b7b0:	68a3      	ldr	r3, [r4, #8]
    b7b2:	3501      	adds	r5, #1
    b7b4:	199b      	adds	r3, r3, r6
    b7b6:	731a      	strb	r2, [r3, #12]
    b7b8:	464b      	mov	r3, r9
    b7ba:	5ce3      	ldrb	r3, [r4, r3]
    b7bc:	b2ed      	uxtb	r5, r5
    b7be:	42ab      	cmp	r3, r5
    b7c0:	d8e7      	bhi.n	b792 <deviceTableInit+0x1e>
    b7c2:	2324      	movs	r3, #36	; 0x24
    b7c4:	5ce3      	ldrb	r3, [r4, r3]
    b7c6:	2b00      	cmp	r3, #0
    b7c8:	d024      	beq.n	b814 <deviceTableInit+0xa0>
    b7ca:	2324      	movs	r3, #36	; 0x24
    b7cc:	2600      	movs	r6, #0
    b7ce:	4699      	mov	r9, r3
    b7d0:	4f13      	ldr	r7, [pc, #76]	; (b820 <deviceTableInit+0xac>)
    b7d2:	00b5      	lsls	r5, r6, #2
    b7d4:	68e0      	ldr	r0, [r4, #12]
    b7d6:	19ad      	adds	r5, r5, r6
    b7d8:	00ad      	lsls	r5, r5, #2
    b7da:	1940      	adds	r0, r0, r5
    b7dc:	2208      	movs	r2, #8
    b7de:	21ff      	movs	r1, #255	; 0xff
    b7e0:	47b8      	blx	r7
    b7e2:	4643      	mov	r3, r8
    b7e4:	681c      	ldr	r4, [r3, #0]
    b7e6:	2204      	movs	r2, #4
    b7e8:	68e3      	ldr	r3, [r4, #12]
    b7ea:	21ff      	movs	r1, #255	; 0xff
    b7ec:	1958      	adds	r0, r3, r5
    b7ee:	3008      	adds	r0, #8
    b7f0:	47b8      	blx	r7
    b7f2:	68e3      	ldr	r3, [r4, #12]
    b7f4:	2204      	movs	r2, #4
    b7f6:	1958      	adds	r0, r3, r5
    b7f8:	300c      	adds	r0, #12
    b7fa:	21ff      	movs	r1, #255	; 0xff
    b7fc:	47b8      	blx	r7
    b7fe:	68e3      	ldr	r3, [r4, #12]
    b800:	3601      	adds	r6, #1
    b802:	469c      	mov	ip, r3
    b804:	23ff      	movs	r3, #255	; 0xff
    b806:	4465      	add	r5, ip
    b808:	742b      	strb	r3, [r5, #16]
    b80a:	464b      	mov	r3, r9
    b80c:	5ce3      	ldrb	r3, [r4, r3]
    b80e:	b2f6      	uxtb	r6, r6
    b810:	42b3      	cmp	r3, r6
    b812:	d8de      	bhi.n	b7d2 <deviceTableInit+0x5e>
    b814:	bc0c      	pop	{r2, r3}
    b816:	4690      	mov	r8, r2
    b818:	4699      	mov	r9, r3
    b81a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b81c:	20003724 	.word	0x20003724
    b820:	0000c815 	.word	0x0000c815

0000b824 <sendForceLeaveNetwork>:
    b824:	b570      	push	{r4, r5, r6, lr}
    b826:	2516      	movs	r5, #22
    b828:	b08e      	sub	sp, #56	; 0x38
    b82a:	446d      	add	r5, sp
    b82c:	8028      	strh	r0, [r5, #0]
    b82e:	4b11      	ldr	r3, [pc, #68]	; (b874 <sendForceLeaveNetwork+0x50>)
    b830:	2078      	movs	r0, #120	; 0x78
    b832:	4798      	blx	r3
    b834:	1e04      	subs	r4, r0, #0
    b836:	d01a      	beq.n	b86e <sendForceLeaveNetwork+0x4a>
    b838:	4b0f      	ldr	r3, [pc, #60]	; (b878 <sendForceLeaveNetwork+0x54>)
    b83a:	882a      	ldrh	r2, [r5, #0]
    b83c:	8819      	ldrh	r1, [r3, #0]
    b83e:	20ff      	movs	r0, #255	; 0xff
    b840:	b289      	uxth	r1, r1
    b842:	ab06      	add	r3, sp, #24
    b844:	4e0d      	ldr	r6, [pc, #52]	; (b87c <sendForceLeaveNetwork+0x58>)
    b846:	47b0      	blx	r6
    b848:	0021      	movs	r1, r4
    b84a:	4b0d      	ldr	r3, [pc, #52]	; (b880 <sendForceLeaveNetwork+0x5c>)
    b84c:	a806      	add	r0, sp, #24
    b84e:	4798      	blx	r3
    b850:	2308      	movs	r3, #8
    b852:	5423      	strb	r3, [r4, r0]
    b854:	4b0b      	ldr	r3, [pc, #44]	; (b884 <sendForceLeaveNetwork+0x60>)
    b856:	0001      	movs	r1, r0
    b858:	9303      	str	r3, [sp, #12]
    b85a:	2300      	movs	r3, #0
    b85c:	9302      	str	r3, [sp, #8]
    b85e:	3302      	adds	r3, #2
    b860:	9300      	str	r3, [sp, #0]
    b862:	9501      	str	r5, [sp, #4]
    b864:	0023      	movs	r3, r4
    b866:	2201      	movs	r2, #1
    b868:	a806      	add	r0, sp, #24
    b86a:	4c07      	ldr	r4, [pc, #28]	; (b888 <sendForceLeaveNetwork+0x64>)
    b86c:	47a0      	blx	r4
    b86e:	b00e      	add	sp, #56	; 0x38
    b870:	bd70      	pop	{r4, r5, r6, pc}
    b872:	46c0      	nop			; (mov r8, r8)
    b874:	0000653d 	.word	0x0000653d
    b878:	2000376c 	.word	0x2000376c
    b87c:	00009b69 	.word	0x00009b69
    b880:	00009b95 	.word	0x00009b95
    b884:	0000af45 	.word	0x0000af45
    b888:	00009c2d 	.word	0x00009c2d

0000b88c <isCorrectIeeeAddr>:
    b88c:	7803      	ldrb	r3, [r0, #0]
    b88e:	2bff      	cmp	r3, #255	; 0xff
    b890:	d117      	bne.n	b8c2 <isCorrectIeeeAddr+0x36>
    b892:	7843      	ldrb	r3, [r0, #1]
    b894:	2bff      	cmp	r3, #255	; 0xff
    b896:	d114      	bne.n	b8c2 <isCorrectIeeeAddr+0x36>
    b898:	7883      	ldrb	r3, [r0, #2]
    b89a:	2bff      	cmp	r3, #255	; 0xff
    b89c:	d111      	bne.n	b8c2 <isCorrectIeeeAddr+0x36>
    b89e:	78c3      	ldrb	r3, [r0, #3]
    b8a0:	2bff      	cmp	r3, #255	; 0xff
    b8a2:	d10e      	bne.n	b8c2 <isCorrectIeeeAddr+0x36>
    b8a4:	7903      	ldrb	r3, [r0, #4]
    b8a6:	2bff      	cmp	r3, #255	; 0xff
    b8a8:	d10b      	bne.n	b8c2 <isCorrectIeeeAddr+0x36>
    b8aa:	7943      	ldrb	r3, [r0, #5]
    b8ac:	2bff      	cmp	r3, #255	; 0xff
    b8ae:	d108      	bne.n	b8c2 <isCorrectIeeeAddr+0x36>
    b8b0:	7983      	ldrb	r3, [r0, #6]
    b8b2:	2bff      	cmp	r3, #255	; 0xff
    b8b4:	d105      	bne.n	b8c2 <isCorrectIeeeAddr+0x36>
    b8b6:	79c0      	ldrb	r0, [r0, #7]
    b8b8:	38ff      	subs	r0, #255	; 0xff
    b8ba:	1e43      	subs	r3, r0, #1
    b8bc:	4198      	sbcs	r0, r3
    b8be:	b2c0      	uxtb	r0, r0
    b8c0:	4770      	bx	lr
    b8c2:	2001      	movs	r0, #1
    b8c4:	e7fc      	b.n	b8c0 <isCorrectIeeeAddr+0x34>
    b8c6:	46c0      	nop			; (mov r8, r8)

0000b8c8 <keepAliveTimerHandler>:
    b8c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    b8ca:	46c6      	mov	lr, r8
    b8cc:	2320      	movs	r3, #32
    b8ce:	b500      	push	{lr}
    b8d0:	4d57      	ldr	r5, [pc, #348]	; (ba30 <keepAliveTimerHandler+0x168>)
    b8d2:	682a      	ldr	r2, [r5, #0]
    b8d4:	5cd7      	ldrb	r7, [r2, r3]
    b8d6:	2f00      	cmp	r7, #0
    b8d8:	d027      	beq.n	b92a <keepAliveTimerHandler+0x62>
    b8da:	4b56      	ldr	r3, [pc, #344]	; (ba34 <keepAliveTimerHandler+0x16c>)
    b8dc:	2400      	movs	r4, #0
    b8de:	4698      	mov	r8, r3
    b8e0:	2620      	movs	r6, #32
    b8e2:	0060      	lsls	r0, r4, #1
    b8e4:	1900      	adds	r0, r0, r4
    b8e6:	6813      	ldr	r3, [r2, #0]
    b8e8:	0080      	lsls	r0, r0, #2
    b8ea:	181b      	adds	r3, r3, r0
    b8ec:	7819      	ldrb	r1, [r3, #0]
    b8ee:	29ff      	cmp	r1, #255	; 0xff
    b8f0:	d000      	beq.n	b8f4 <keepAliveTimerHandler+0x2c>
    b8f2:	e077      	b.n	b9e4 <keepAliveTimerHandler+0x11c>
    b8f4:	7859      	ldrb	r1, [r3, #1]
    b8f6:	29ff      	cmp	r1, #255	; 0xff
    b8f8:	d000      	beq.n	b8fc <keepAliveTimerHandler+0x34>
    b8fa:	e073      	b.n	b9e4 <keepAliveTimerHandler+0x11c>
    b8fc:	7899      	ldrb	r1, [r3, #2]
    b8fe:	29ff      	cmp	r1, #255	; 0xff
    b900:	d000      	beq.n	b904 <keepAliveTimerHandler+0x3c>
    b902:	e06f      	b.n	b9e4 <keepAliveTimerHandler+0x11c>
    b904:	78d9      	ldrb	r1, [r3, #3]
    b906:	29ff      	cmp	r1, #255	; 0xff
    b908:	d16c      	bne.n	b9e4 <keepAliveTimerHandler+0x11c>
    b90a:	7919      	ldrb	r1, [r3, #4]
    b90c:	29ff      	cmp	r1, #255	; 0xff
    b90e:	d169      	bne.n	b9e4 <keepAliveTimerHandler+0x11c>
    b910:	7959      	ldrb	r1, [r3, #5]
    b912:	29ff      	cmp	r1, #255	; 0xff
    b914:	d166      	bne.n	b9e4 <keepAliveTimerHandler+0x11c>
    b916:	7999      	ldrb	r1, [r3, #6]
    b918:	29ff      	cmp	r1, #255	; 0xff
    b91a:	d163      	bne.n	b9e4 <keepAliveTimerHandler+0x11c>
    b91c:	79d9      	ldrb	r1, [r3, #7]
    b91e:	29ff      	cmp	r1, #255	; 0xff
    b920:	d160      	bne.n	b9e4 <keepAliveTimerHandler+0x11c>
    b922:	3401      	adds	r4, #1
    b924:	b2e4      	uxtb	r4, r4
    b926:	42bc      	cmp	r4, r7
    b928:	d3db      	bcc.n	b8e2 <keepAliveTimerHandler+0x1a>
    b92a:	2323      	movs	r3, #35	; 0x23
    b92c:	5cd7      	ldrb	r7, [r2, r3]
    b92e:	2f00      	cmp	r7, #0
    b930:	d022      	beq.n	b978 <keepAliveTimerHandler+0xb0>
    b932:	4b40      	ldr	r3, [pc, #256]	; (ba34 <keepAliveTimerHandler+0x16c>)
    b934:	2400      	movs	r4, #0
    b936:	4698      	mov	r8, r3
    b938:	2623      	movs	r6, #35	; 0x23
    b93a:	6893      	ldr	r3, [r2, #8]
    b93c:	0120      	lsls	r0, r4, #4
    b93e:	181b      	adds	r3, r3, r0
    b940:	7819      	ldrb	r1, [r3, #0]
    b942:	29ff      	cmp	r1, #255	; 0xff
    b944:	d158      	bne.n	b9f8 <keepAliveTimerHandler+0x130>
    b946:	7859      	ldrb	r1, [r3, #1]
    b948:	29ff      	cmp	r1, #255	; 0xff
    b94a:	d155      	bne.n	b9f8 <keepAliveTimerHandler+0x130>
    b94c:	7899      	ldrb	r1, [r3, #2]
    b94e:	29ff      	cmp	r1, #255	; 0xff
    b950:	d152      	bne.n	b9f8 <keepAliveTimerHandler+0x130>
    b952:	78d9      	ldrb	r1, [r3, #3]
    b954:	29ff      	cmp	r1, #255	; 0xff
    b956:	d14f      	bne.n	b9f8 <keepAliveTimerHandler+0x130>
    b958:	7919      	ldrb	r1, [r3, #4]
    b95a:	29ff      	cmp	r1, #255	; 0xff
    b95c:	d14c      	bne.n	b9f8 <keepAliveTimerHandler+0x130>
    b95e:	7959      	ldrb	r1, [r3, #5]
    b960:	29ff      	cmp	r1, #255	; 0xff
    b962:	d149      	bne.n	b9f8 <keepAliveTimerHandler+0x130>
    b964:	7999      	ldrb	r1, [r3, #6]
    b966:	29ff      	cmp	r1, #255	; 0xff
    b968:	d146      	bne.n	b9f8 <keepAliveTimerHandler+0x130>
    b96a:	79d9      	ldrb	r1, [r3, #7]
    b96c:	29ff      	cmp	r1, #255	; 0xff
    b96e:	d143      	bne.n	b9f8 <keepAliveTimerHandler+0x130>
    b970:	3401      	adds	r4, #1
    b972:	b2e4      	uxtb	r4, r4
    b974:	42bc      	cmp	r4, r7
    b976:	d3e0      	bcc.n	b93a <keepAliveTimerHandler+0x72>
    b978:	2324      	movs	r3, #36	; 0x24
    b97a:	5cd7      	ldrb	r7, [r2, r3]
    b97c:	2401      	movs	r4, #1
    b97e:	2f01      	cmp	r7, #1
    b980:	d923      	bls.n	b9ca <keepAliveTimerHandler+0x102>
    b982:	4b2c      	ldr	r3, [pc, #176]	; (ba34 <keepAliveTimerHandler+0x16c>)
    b984:	2624      	movs	r6, #36	; 0x24
    b986:	4698      	mov	r8, r3
    b988:	00a0      	lsls	r0, r4, #2
    b98a:	1900      	adds	r0, r0, r4
    b98c:	68d3      	ldr	r3, [r2, #12]
    b98e:	0080      	lsls	r0, r0, #2
    b990:	181b      	adds	r3, r3, r0
    b992:	7819      	ldrb	r1, [r3, #0]
    b994:	29ff      	cmp	r1, #255	; 0xff
    b996:	d11b      	bne.n	b9d0 <keepAliveTimerHandler+0x108>
    b998:	7859      	ldrb	r1, [r3, #1]
    b99a:	29ff      	cmp	r1, #255	; 0xff
    b99c:	d118      	bne.n	b9d0 <keepAliveTimerHandler+0x108>
    b99e:	7899      	ldrb	r1, [r3, #2]
    b9a0:	29ff      	cmp	r1, #255	; 0xff
    b9a2:	d115      	bne.n	b9d0 <keepAliveTimerHandler+0x108>
    b9a4:	78d9      	ldrb	r1, [r3, #3]
    b9a6:	29ff      	cmp	r1, #255	; 0xff
    b9a8:	d112      	bne.n	b9d0 <keepAliveTimerHandler+0x108>
    b9aa:	7919      	ldrb	r1, [r3, #4]
    b9ac:	29ff      	cmp	r1, #255	; 0xff
    b9ae:	d10f      	bne.n	b9d0 <keepAliveTimerHandler+0x108>
    b9b0:	7959      	ldrb	r1, [r3, #5]
    b9b2:	29ff      	cmp	r1, #255	; 0xff
    b9b4:	d10c      	bne.n	b9d0 <keepAliveTimerHandler+0x108>
    b9b6:	7999      	ldrb	r1, [r3, #6]
    b9b8:	29ff      	cmp	r1, #255	; 0xff
    b9ba:	d109      	bne.n	b9d0 <keepAliveTimerHandler+0x108>
    b9bc:	79d9      	ldrb	r1, [r3, #7]
    b9be:	29ff      	cmp	r1, #255	; 0xff
    b9c0:	d106      	bne.n	b9d0 <keepAliveTimerHandler+0x108>
    b9c2:	3401      	adds	r4, #1
    b9c4:	b2e4      	uxtb	r4, r4
    b9c6:	42bc      	cmp	r4, r7
    b9c8:	d3de      	bcc.n	b988 <keepAliveTimerHandler+0xc0>
    b9ca:	bc04      	pop	{r2}
    b9cc:	4690      	mov	r8, r2
    b9ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b9d0:	68d9      	ldr	r1, [r3, #12]
    b9d2:	2900      	cmp	r1, #0
    b9d4:	d0f5      	beq.n	b9c2 <keepAliveTimerHandler+0xfa>
    b9d6:	3901      	subs	r1, #1
    b9d8:	60d9      	str	r1, [r3, #12]
    b9da:	2900      	cmp	r1, #0
    b9dc:	d016      	beq.n	ba0c <keepAliveTimerHandler+0x144>
    b9de:	682a      	ldr	r2, [r5, #0]
    b9e0:	5d97      	ldrb	r7, [r2, r6]
    b9e2:	e7ee      	b.n	b9c2 <keepAliveTimerHandler+0xfa>
    b9e4:	6899      	ldr	r1, [r3, #8]
    b9e6:	2900      	cmp	r1, #0
    b9e8:	d09b      	beq.n	b922 <keepAliveTimerHandler+0x5a>
    b9ea:	3901      	subs	r1, #1
    b9ec:	6099      	str	r1, [r3, #8]
    b9ee:	2900      	cmp	r1, #0
    b9f0:	d012      	beq.n	ba18 <keepAliveTimerHandler+0x150>
    b9f2:	682a      	ldr	r2, [r5, #0]
    b9f4:	5d97      	ldrb	r7, [r2, r6]
    b9f6:	e794      	b.n	b922 <keepAliveTimerHandler+0x5a>
    b9f8:	6899      	ldr	r1, [r3, #8]
    b9fa:	2900      	cmp	r1, #0
    b9fc:	d0b8      	beq.n	b970 <keepAliveTimerHandler+0xa8>
    b9fe:	3901      	subs	r1, #1
    ba00:	6099      	str	r1, [r3, #8]
    ba02:	2900      	cmp	r1, #0
    ba04:	d00e      	beq.n	ba24 <keepAliveTimerHandler+0x15c>
    ba06:	682a      	ldr	r2, [r5, #0]
    ba08:	5d97      	ldrb	r7, [r2, r6]
    ba0a:	e7b1      	b.n	b970 <keepAliveTimerHandler+0xa8>
    ba0c:	68d3      	ldr	r3, [r2, #12]
    ba0e:	21ff      	movs	r1, #255	; 0xff
    ba10:	1818      	adds	r0, r3, r0
    ba12:	2208      	movs	r2, #8
    ba14:	47c0      	blx	r8
    ba16:	e7e2      	b.n	b9de <keepAliveTimerHandler+0x116>
    ba18:	6813      	ldr	r3, [r2, #0]
    ba1a:	21ff      	movs	r1, #255	; 0xff
    ba1c:	1818      	adds	r0, r3, r0
    ba1e:	2208      	movs	r2, #8
    ba20:	47c0      	blx	r8
    ba22:	e7e6      	b.n	b9f2 <keepAliveTimerHandler+0x12a>
    ba24:	6893      	ldr	r3, [r2, #8]
    ba26:	21ff      	movs	r1, #255	; 0xff
    ba28:	1818      	adds	r0, r3, r0
    ba2a:	2208      	movs	r2, #8
    ba2c:	47c0      	blx	r8
    ba2e:	e7ea      	b.n	ba06 <keepAliveTimerHandler+0x13e>
    ba30:	20003724 	.word	0x20003724
    ba34:	0000c815 	.word	0x0000c815

0000ba38 <isRxOffEdAvailable>:
    ba38:	2224      	movs	r2, #36	; 0x24
    ba3a:	4b1e      	ldr	r3, [pc, #120]	; (bab4 <isRxOffEdAvailable+0x7c>)
    ba3c:	681b      	ldr	r3, [r3, #0]
    ba3e:	5c9a      	ldrb	r2, [r3, r2]
    ba40:	2a01      	cmp	r2, #1
    ba42:	d932      	bls.n	baaa <isRxOffEdAvailable+0x72>
    ba44:	68d9      	ldr	r1, [r3, #12]
    ba46:	7d0b      	ldrb	r3, [r1, #20]
    ba48:	2bff      	cmp	r3, #255	; 0xff
    ba4a:	d130      	bne.n	baae <isRxOffEdAvailable+0x76>
    ba4c:	7d4b      	ldrb	r3, [r1, #21]
    ba4e:	2bff      	cmp	r3, #255	; 0xff
    ba50:	d12d      	bne.n	baae <isRxOffEdAvailable+0x76>
    ba52:	7d8b      	ldrb	r3, [r1, #22]
    ba54:	2bff      	cmp	r3, #255	; 0xff
    ba56:	d12a      	bne.n	baae <isRxOffEdAvailable+0x76>
    ba58:	7dcb      	ldrb	r3, [r1, #23]
    ba5a:	2bff      	cmp	r3, #255	; 0xff
    ba5c:	d127      	bne.n	baae <isRxOffEdAvailable+0x76>
    ba5e:	000b      	movs	r3, r1
    ba60:	3a02      	subs	r2, #2
    ba62:	b2d2      	uxtb	r2, r2
    ba64:	0090      	lsls	r0, r2, #2
    ba66:	1882      	adds	r2, r0, r2
    ba68:	0092      	lsls	r2, r2, #2
    ba6a:	3218      	adds	r2, #24
    ba6c:	3318      	adds	r3, #24
    ba6e:	1889      	adds	r1, r1, r2
    ba70:	e00d      	b.n	ba8e <isRxOffEdAvailable+0x56>
    ba72:	7c1a      	ldrb	r2, [r3, #16]
    ba74:	2aff      	cmp	r2, #255	; 0xff
    ba76:	d11a      	bne.n	baae <isRxOffEdAvailable+0x76>
    ba78:	7c5a      	ldrb	r2, [r3, #17]
    ba7a:	2aff      	cmp	r2, #255	; 0xff
    ba7c:	d117      	bne.n	baae <isRxOffEdAvailable+0x76>
    ba7e:	7c9a      	ldrb	r2, [r3, #18]
    ba80:	2aff      	cmp	r2, #255	; 0xff
    ba82:	d114      	bne.n	baae <isRxOffEdAvailable+0x76>
    ba84:	3314      	adds	r3, #20
    ba86:	1e5a      	subs	r2, r3, #1
    ba88:	7812      	ldrb	r2, [r2, #0]
    ba8a:	2aff      	cmp	r2, #255	; 0xff
    ba8c:	d10f      	bne.n	baae <isRxOffEdAvailable+0x76>
    ba8e:	781a      	ldrb	r2, [r3, #0]
    ba90:	2aff      	cmp	r2, #255	; 0xff
    ba92:	d10c      	bne.n	baae <isRxOffEdAvailable+0x76>
    ba94:	785a      	ldrb	r2, [r3, #1]
    ba96:	2aff      	cmp	r2, #255	; 0xff
    ba98:	d109      	bne.n	baae <isRxOffEdAvailable+0x76>
    ba9a:	789a      	ldrb	r2, [r3, #2]
    ba9c:	2aff      	cmp	r2, #255	; 0xff
    ba9e:	d106      	bne.n	baae <isRxOffEdAvailable+0x76>
    baa0:	78da      	ldrb	r2, [r3, #3]
    baa2:	2aff      	cmp	r2, #255	; 0xff
    baa4:	d103      	bne.n	baae <isRxOffEdAvailable+0x76>
    baa6:	4299      	cmp	r1, r3
    baa8:	d1e3      	bne.n	ba72 <isRxOffEdAvailable+0x3a>
    baaa:	2000      	movs	r0, #0
    baac:	4770      	bx	lr
    baae:	2001      	movs	r0, #1
    bab0:	e7fc      	b.n	baac <isRxOffEdAvailable+0x74>
    bab2:	46c0      	nop			; (mov r8, r8)
    bab4:	20003724 	.word	0x20003724

0000bab8 <routeReplyConfcb>:
    bab8:	b510      	push	{r4, lr}
    baba:	0010      	movs	r0, r2
    babc:	4b01      	ldr	r3, [pc, #4]	; (bac4 <routeReplyConfcb+0xc>)
    babe:	4798      	blx	r3
    bac0:	bd10      	pop	{r4, pc}
    bac2:	46c0      	nop			; (mov r8, r8)
    bac4:	0000658d 	.word	0x0000658d

0000bac8 <routeUpdateConfcb>:
    bac8:	b510      	push	{r4, lr}
    baca:	0010      	movs	r0, r2
    bacc:	4b01      	ldr	r3, [pc, #4]	; (bad4 <routeUpdateConfcb+0xc>)
    bace:	4798      	blx	r3
    bad0:	bd10      	pop	{r4, pc}
    bad2:	46c0      	nop			; (mov r8, r8)
    bad4:	0000658d 	.word	0x0000658d

0000bad8 <routeReqConfcb>:
    bad8:	b510      	push	{r4, lr}
    bada:	0010      	movs	r0, r2
    badc:	4b01      	ldr	r3, [pc, #4]	; (bae4 <routeReqConfcb+0xc>)
    bade:	4798      	blx	r3
    bae0:	bd10      	pop	{r4, pc}
    bae2:	46c0      	nop			; (mov r8, r8)
    bae4:	0000658d 	.word	0x0000658d

0000bae8 <initRouteTable>:
    bae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    baea:	2320      	movs	r3, #32
    baec:	4c15      	ldr	r4, [pc, #84]	; (bb44 <initRouteTable+0x5c>)
    baee:	6822      	ldr	r2, [r4, #0]
    baf0:	5cd3      	ldrb	r3, [r2, r3]
    baf2:	2b00      	cmp	r3, #0
    baf4:	d018      	beq.n	bb28 <initRouteTable+0x40>
    baf6:	2300      	movs	r3, #0
    baf8:	27ff      	movs	r7, #255	; 0xff
    bafa:	250f      	movs	r5, #15
    bafc:	2620      	movs	r6, #32
    bafe:	6912      	ldr	r2, [r2, #16]
    bb00:	0058      	lsls	r0, r3, #1
    bb02:	5417      	strb	r7, [r2, r0]
    bb04:	6822      	ldr	r2, [r4, #0]
    bb06:	3301      	adds	r3, #1
    bb08:	6911      	ldr	r1, [r2, #16]
    bb0a:	b2db      	uxtb	r3, r3
    bb0c:	1809      	adds	r1, r1, r0
    bb0e:	784a      	ldrb	r2, [r1, #1]
    bb10:	43aa      	bics	r2, r5
    bb12:	704a      	strb	r2, [r1, #1]
    bb14:	6822      	ldr	r2, [r4, #0]
    bb16:	6912      	ldr	r2, [r2, #16]
    bb18:	1812      	adds	r2, r2, r0
    bb1a:	7851      	ldrb	r1, [r2, #1]
    bb1c:	4029      	ands	r1, r5
    bb1e:	7051      	strb	r1, [r2, #1]
    bb20:	6822      	ldr	r2, [r4, #0]
    bb22:	5d91      	ldrb	r1, [r2, r6]
    bb24:	4299      	cmp	r1, r3
    bb26:	d8ea      	bhi.n	bafe <initRouteTable+0x16>
    bb28:	2100      	movs	r1, #0
    bb2a:	6950      	ldr	r0, [r2, #20]
    bb2c:	4b06      	ldr	r3, [pc, #24]	; (bb48 <initRouteTable+0x60>)
    bb2e:	2220      	movs	r2, #32
    bb30:	4798      	blx	r3
    bb32:	4806      	ldr	r0, [pc, #24]	; (bb4c <initRouteTable+0x64>)
    bb34:	4b06      	ldr	r3, [pc, #24]	; (bb50 <initRouteTable+0x68>)
    bb36:	4798      	blx	r3
    bb38:	2325      	movs	r3, #37	; 0x25
    bb3a:	6822      	ldr	r2, [r4, #0]
    bb3c:	5cd2      	ldrb	r2, [r2, r3]
    bb3e:	4b05      	ldr	r3, [pc, #20]	; (bb54 <initRouteTable+0x6c>)
    bb40:	701a      	strb	r2, [r3, #0]
    bb42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bb44:	20003724 	.word	0x20003724
    bb48:	0000c815 	.word	0x0000c815
    bb4c:	200037a8 	.word	0x200037a8
    bb50:	0000669d 	.word	0x0000669d
    bb54:	200037a4 	.word	0x200037a4

0000bb58 <addRoute>:
    bb58:	b5f0      	push	{r4, r5, r6, r7, lr}
    bb5a:	46c6      	mov	lr, r8
    bb5c:	0a04      	lsrs	r4, r0, #8
    bb5e:	2020      	movs	r0, #32
    bb60:	b500      	push	{lr}
    bb62:	4f2d      	ldr	r7, [pc, #180]	; (bc18 <addRoute+0xc0>)
    bb64:	683d      	ldr	r5, [r7, #0]
    bb66:	5c2e      	ldrb	r6, [r5, r0]
    bb68:	2000      	movs	r0, #0
    bb6a:	42b4      	cmp	r4, r6
    bb6c:	d237      	bcs.n	bbde <addRoute+0x86>
    bb6e:	0a09      	lsrs	r1, r1, #8
    bb70:	42b1      	cmp	r1, r6
    bb72:	d234      	bcs.n	bbde <addRoute+0x86>
    bb74:	1c10      	adds	r0, r2, #0
    bb76:	2a0f      	cmp	r2, #15
    bb78:	d834      	bhi.n	bbe4 <addRoute+0x8c>
    bb7a:	b2c2      	uxtb	r2, r0
    bb7c:	2001      	movs	r0, #1
    bb7e:	4020      	ands	r0, r4
    bb80:	4684      	mov	ip, r0
    bb82:	d135      	bne.n	bbf0 <addRoute+0x98>
    bb84:	0860      	lsrs	r0, r4, #1
    bb86:	4680      	mov	r8, r0
    bb88:	4646      	mov	r6, r8
    bb8a:	6968      	ldr	r0, [r5, #20]
    bb8c:	5d86      	ldrb	r6, [r0, r6]
    bb8e:	0936      	lsrs	r6, r6, #4
    bb90:	2e00      	cmp	r6, #0
    bb92:	d002      	beq.n	bb9a <addRoute+0x42>
    bb94:	2000      	movs	r0, #0
    bb96:	42b2      	cmp	r2, r6
    bb98:	d221      	bcs.n	bbde <addRoute+0x86>
    bb9a:	0060      	lsls	r0, r4, #1
    bb9c:	692c      	ldr	r4, [r5, #16]
    bb9e:	5421      	strb	r1, [r4, r0]
    bba0:	4661      	mov	r1, ip
    bba2:	2900      	cmp	r1, #0
    bba4:	d12c      	bne.n	bc00 <addRoute+0xa8>
    bba6:	0114      	lsls	r4, r2, #4
    bba8:	4642      	mov	r2, r8
    bbaa:	6839      	ldr	r1, [r7, #0]
    bbac:	6949      	ldr	r1, [r1, #20]
    bbae:	5c8d      	ldrb	r5, [r1, r2]
    bbb0:	220f      	movs	r2, #15
    bbb2:	402a      	ands	r2, r5
    bbb4:	4322      	orrs	r2, r4
    bbb6:	4644      	mov	r4, r8
    bbb8:	550a      	strb	r2, [r1, r4]
    bbba:	683a      	ldr	r2, [r7, #0]
    bbbc:	091c      	lsrs	r4, r3, #4
    bbbe:	6911      	ldr	r1, [r2, #16]
    bbc0:	220f      	movs	r2, #15
    bbc2:	1809      	adds	r1, r1, r0
    bbc4:	784b      	ldrb	r3, [r1, #1]
    bbc6:	4393      	bics	r3, r2
    bbc8:	4323      	orrs	r3, r4
    bbca:	704b      	strb	r3, [r1, #1]
    bbcc:	683b      	ldr	r3, [r7, #0]
    bbce:	691c      	ldr	r4, [r3, #16]
    bbd0:	1824      	adds	r4, r4, r0
    bbd2:	7863      	ldrb	r3, [r4, #1]
    bbd4:	2001      	movs	r0, #1
    bbd6:	401a      	ands	r2, r3
    bbd8:	2330      	movs	r3, #48	; 0x30
    bbda:	431a      	orrs	r2, r3
    bbdc:	7062      	strb	r2, [r4, #1]
    bbde:	bc04      	pop	{r2}
    bbe0:	4690      	mov	r8, r2
    bbe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bbe4:	200f      	movs	r0, #15
    bbe6:	b2c2      	uxtb	r2, r0
    bbe8:	2001      	movs	r0, #1
    bbea:	4020      	ands	r0, r4
    bbec:	4684      	mov	ip, r0
    bbee:	d0c9      	beq.n	bb84 <addRoute+0x2c>
    bbf0:	0860      	lsrs	r0, r4, #1
    bbf2:	4680      	mov	r8, r0
    bbf4:	4646      	mov	r6, r8
    bbf6:	6968      	ldr	r0, [r5, #20]
    bbf8:	5d86      	ldrb	r6, [r0, r6]
    bbfa:	0736      	lsls	r6, r6, #28
    bbfc:	0f36      	lsrs	r6, r6, #28
    bbfe:	e7c7      	b.n	bb90 <addRoute+0x38>
    bc00:	240f      	movs	r4, #15
    bc02:	4022      	ands	r2, r4
    bc04:	0015      	movs	r5, r2
    bc06:	4642      	mov	r2, r8
    bc08:	6839      	ldr	r1, [r7, #0]
    bc0a:	6949      	ldr	r1, [r1, #20]
    bc0c:	5c8a      	ldrb	r2, [r1, r2]
    bc0e:	43a2      	bics	r2, r4
    bc10:	4644      	mov	r4, r8
    bc12:	432a      	orrs	r2, r5
    bc14:	550a      	strb	r2, [r1, r4]
    bc16:	e7d0      	b.n	bbba <addRoute+0x62>
    bc18:	20003724 	.word	0x20003724

0000bc1c <handleRouteMessage>:
    bc1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    bc1e:	4657      	mov	r7, sl
    bc20:	46de      	mov	lr, fp
    bc22:	464e      	mov	r6, r9
    bc24:	4645      	mov	r5, r8
    bc26:	b5e0      	push	{r5, r6, r7, lr}
    bc28:	0004      	movs	r4, r0
    bc2a:	b093      	sub	sp, #76	; 0x4c
    bc2c:	7850      	ldrb	r0, [r2, #1]
    bc2e:	a91c      	add	r1, sp, #112	; 0x70
    bc30:	7812      	ldrb	r2, [r2, #0]
    bc32:	780f      	ldrb	r7, [r1, #0]
    bc34:	0201      	lsls	r1, r0, #8
    bc36:	4311      	orrs	r1, r2
    bc38:	781a      	ldrb	r2, [r3, #0]
    bc3a:	2a12      	cmp	r2, #18
    bc3c:	d100      	bne.n	bc40 <handleRouteMessage+0x24>
    bc3e:	e150      	b.n	bee2 <handleRouteMessage+0x2c6>
    bc40:	2a13      	cmp	r2, #19
    bc42:	d100      	bne.n	bc46 <handleRouteMessage+0x2a>
    bc44:	e07f      	b.n	bd46 <handleRouteMessage+0x12a>
    bc46:	2a11      	cmp	r2, #17
    bc48:	d009      	beq.n	bc5e <handleRouteMessage+0x42>
    bc4a:	2300      	movs	r3, #0
    bc4c:	4698      	mov	r8, r3
    bc4e:	4640      	mov	r0, r8
    bc50:	b013      	add	sp, #76	; 0x4c
    bc52:	bc3c      	pop	{r2, r3, r4, r5}
    bc54:	4690      	mov	r8, r2
    bc56:	4699      	mov	r9, r3
    bc58:	46a2      	mov	sl, r4
    bc5a:	46ab      	mov	fp, r5
    bc5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bc5e:	789d      	ldrb	r5, [r3, #2]
    bc60:	785a      	ldrb	r2, [r3, #1]
    bc62:	022b      	lsls	r3, r5, #8
    bc64:	431a      	orrs	r2, r3
    bc66:	4691      	mov	r9, r2
    bc68:	7822      	ldrb	r2, [r4, #0]
    bc6a:	b289      	uxth	r1, r1
    bc6c:	4252      	negs	r2, r2
    bc6e:	b2d2      	uxtb	r2, r2
    bc70:	003b      	movs	r3, r7
    bc72:	4eb3      	ldr	r6, [pc, #716]	; (bf40 <handleRouteMessage+0x324>)
    bc74:	88e0      	ldrh	r0, [r4, #6]
    bc76:	47b0      	blx	r6
    bc78:	2220      	movs	r2, #32
    bc7a:	2101      	movs	r1, #1
    bc7c:	4eb1      	ldr	r6, [pc, #708]	; (bf44 <handleRouteMessage+0x328>)
    bc7e:	4688      	mov	r8, r1
    bc80:	6833      	ldr	r3, [r6, #0]
    bc82:	5c9a      	ldrb	r2, [r3, r2]
    bc84:	42aa      	cmp	r2, r5
    bc86:	d9e2      	bls.n	bc4e <handleRouteMessage+0x32>
    bc88:	4229      	tst	r1, r5
    bc8a:	d000      	beq.n	bc8e <handleRouteMessage+0x72>
    bc8c:	e147      	b.n	bf1e <handleRouteMessage+0x302>
    bc8e:	695b      	ldr	r3, [r3, #20]
    bc90:	086a      	lsrs	r2, r5, #1
    bc92:	5c9f      	ldrb	r7, [r3, r2]
    bc94:	093b      	lsrs	r3, r7, #4
    bc96:	469b      	mov	fp, r3
    bc98:	4bab      	ldr	r3, [pc, #684]	; (bf48 <handleRouteMessage+0x32c>)
    bc9a:	469a      	mov	sl, r3
    bc9c:	881b      	ldrh	r3, [r3, #0]
    bc9e:	4599      	cmp	r9, r3
    bca0:	d004      	beq.n	bcac <handleRouteMessage+0x90>
    bca2:	2301      	movs	r3, #1
    bca4:	4698      	mov	r8, r3
    bca6:	465b      	mov	r3, fp
    bca8:	2b00      	cmp	r3, #0
    bcaa:	d0d0      	beq.n	bc4e <handleRouteMessage+0x32>
    bcac:	88e3      	ldrh	r3, [r4, #6]
    bcae:	2078      	movs	r0, #120	; 0x78
    bcb0:	4699      	mov	r9, r3
    bcb2:	4ba6      	ldr	r3, [pc, #664]	; (bf4c <handleRouteMessage+0x330>)
    bcb4:	4798      	blx	r3
    bcb6:	4680      	mov	r8, r0
    bcb8:	2800      	cmp	r0, #0
    bcba:	d0c6      	beq.n	bc4a <handleRouteMessage+0x2e>
    bcbc:	4653      	mov	r3, sl
    bcbe:	8819      	ldrh	r1, [r3, #0]
    bcc0:	ac0a      	add	r4, sp, #40	; 0x28
    bcc2:	b289      	uxth	r1, r1
    bcc4:	0023      	movs	r3, r4
    bcc6:	464a      	mov	r2, r9
    bcc8:	20ff      	movs	r0, #255	; 0xff
    bcca:	4fa1      	ldr	r7, [pc, #644]	; (bf50 <handleRouteMessage+0x334>)
    bccc:	47b8      	blx	r7
    bcce:	2210      	movs	r2, #16
    bcd0:	7863      	ldrb	r3, [r4, #1]
    bcd2:	4641      	mov	r1, r8
    bcd4:	4393      	bics	r3, r2
    bcd6:	7063      	strb	r3, [r4, #1]
    bcd8:	0020      	movs	r0, r4
    bcda:	4b9e      	ldr	r3, [pc, #632]	; (bf54 <handleRouteMessage+0x338>)
    bcdc:	4798      	blx	r3
    bcde:	2312      	movs	r3, #18
    bce0:	4642      	mov	r2, r8
    bce2:	0001      	movs	r1, r0
    bce4:	5413      	strb	r3, [r2, r0]
    bce6:	1c43      	adds	r3, r0, #1
    bce8:	2200      	movs	r2, #0
    bcea:	4640      	mov	r0, r8
    bcec:	b2db      	uxtb	r3, r3
    bcee:	54c2      	strb	r2, [r0, r3]
    bcf0:	1c8b      	adds	r3, r1, #2
    bcf2:	b2db      	uxtb	r3, r3
    bcf4:	54c5      	strb	r5, [r0, r3]
    bcf6:	4642      	mov	r2, r8
    bcf8:	4658      	mov	r0, fp
    bcfa:	1ccb      	adds	r3, r1, #3
    bcfc:	b2db      	uxtb	r3, r3
    bcfe:	54d0      	strb	r0, [r2, r3]
    bd00:	2020      	movs	r0, #32
    bd02:	464b      	mov	r3, r9
    bd04:	6832      	ldr	r2, [r6, #0]
    bd06:	0a1b      	lsrs	r3, r3, #8
    bd08:	5c10      	ldrb	r0, [r2, r0]
    bd0a:	4298      	cmp	r0, r3
    bd0c:	d800      	bhi.n	bd10 <handleRouteMessage+0xf4>
    bd0e:	e10d      	b.n	bf2c <handleRouteMessage+0x310>
    bd10:	6912      	ldr	r2, [r2, #16]
    bd12:	005b      	lsls	r3, r3, #1
    bd14:	5c9b      	ldrb	r3, [r3, r2]
    bd16:	2bff      	cmp	r3, #255	; 0xff
    bd18:	d100      	bne.n	bd1c <handleRouteMessage+0x100>
    bd1a:	e107      	b.n	bf2c <handleRouteMessage+0x310>
    bd1c:	021b      	lsls	r3, r3, #8
    bd1e:	a804      	add	r0, sp, #16
    bd20:	4684      	mov	ip, r0
    bd22:	2216      	movs	r2, #22
    bd24:	4462      	add	r2, ip
    bd26:	8013      	strh	r3, [r2, #0]
    bd28:	4b8b      	ldr	r3, [pc, #556]	; (bf58 <handleRouteMessage+0x33c>)
    bd2a:	9201      	str	r2, [sp, #4]
    bd2c:	9303      	str	r3, [sp, #12]
    bd2e:	2300      	movs	r3, #0
    bd30:	9302      	str	r3, [sp, #8]
    bd32:	3302      	adds	r3, #2
    bd34:	9300      	str	r3, [sp, #0]
    bd36:	0020      	movs	r0, r4
    bd38:	4643      	mov	r3, r8
    bd3a:	2204      	movs	r2, #4
    bd3c:	4c87      	ldr	r4, [pc, #540]	; (bf5c <handleRouteMessage+0x340>)
    bd3e:	47a0      	blx	r4
    bd40:	2300      	movs	r3, #0
    bd42:	4698      	mov	r8, r3
    bd44:	e783      	b.n	bc4e <handleRouteMessage+0x32>
    bd46:	4a86      	ldr	r2, [pc, #536]	; (bf60 <handleRouteMessage+0x344>)
    bd48:	7812      	ldrb	r2, [r2, #0]
    bd4a:	4690      	mov	r8, r2
    bd4c:	2a00      	cmp	r2, #0
    bd4e:	d000      	beq.n	bd52 <handleRouteMessage+0x136>
    bd50:	e77b      	b.n	bc4a <handleRouteMessage+0x2e>
    bd52:	785a      	ldrb	r2, [r3, #1]
    bd54:	1c9d      	adds	r5, r3, #2
    bd56:	4693      	mov	fp, r2
    bd58:	2a00      	cmp	r2, #0
    bd5a:	d100      	bne.n	bd5e <handleRouteMessage+0x142>
    bd5c:	e0e8      	b.n	bf30 <handleRouteMessage+0x314>
    bd5e:	4e79      	ldr	r6, [pc, #484]	; (bf44 <handleRouteMessage+0x328>)
    bd60:	240f      	movs	r4, #15
    bd62:	6833      	ldr	r3, [r6, #0]
    bd64:	4641      	mov	r1, r8
    bd66:	695b      	ldr	r3, [r3, #20]
    bd68:	9107      	str	r1, [sp, #28]
    bd6a:	469c      	mov	ip, r3
    bd6c:	093b      	lsrs	r3, r7, #4
    bd6e:	001a      	movs	r2, r3
    bd70:	4022      	ands	r2, r4
    bd72:	9205      	str	r2, [sp, #20]
    bd74:	4662      	mov	r2, ip
    bd76:	2702      	movs	r7, #2
    bd78:	9306      	str	r3, [sp, #24]
    bd7a:	4684      	mov	ip, r0
    bd7c:	2300      	movs	r3, #0
    bd7e:	0010      	movs	r0, r2
    bd80:	9704      	str	r7, [sp, #16]
    bd82:	782a      	ldrb	r2, [r5, #0]
    bd84:	0011      	movs	r1, r2
    bd86:	43a1      	bics	r1, r4
    bd88:	d02d      	beq.n	bde6 <handleRouteMessage+0x1ca>
    bd8a:	0911      	lsrs	r1, r2, #4
    bd8c:	3101      	adds	r1, #1
    bd8e:	2910      	cmp	r1, #16
    bd90:	d100      	bne.n	bd94 <handleRouteMessage+0x178>
    bd92:	3901      	subs	r1, #1
    bd94:	18c7      	adds	r7, r0, r3
    bd96:	46b8      	mov	r8, r7
    bd98:	783f      	ldrb	r7, [r7, #0]
    bd9a:	46b9      	mov	r9, r7
    bd9c:	43a7      	bics	r7, r4
    bd9e:	d003      	beq.n	bda8 <handleRouteMessage+0x18c>
    bda0:	464f      	mov	r7, r9
    bda2:	093f      	lsrs	r7, r7, #4
    bda4:	42b9      	cmp	r1, r7
    bda6:	da1e      	bge.n	bde6 <handleRouteMessage+0x1ca>
    bda8:	4642      	mov	r2, r8
    bdaa:	7812      	ldrb	r2, [r2, #0]
    bdac:	0109      	lsls	r1, r1, #4
    bdae:	4022      	ands	r2, r4
    bdb0:	4311      	orrs	r1, r2
    bdb2:	4642      	mov	r2, r8
    bdb4:	4660      	mov	r0, ip
    bdb6:	7011      	strb	r1, [r2, #0]
    bdb8:	6831      	ldr	r1, [r6, #0]
    bdba:	009a      	lsls	r2, r3, #2
    bdbc:	6909      	ldr	r1, [r1, #16]
    bdbe:	9f05      	ldr	r7, [sp, #20]
    bdc0:	5488      	strb	r0, [r1, r2]
    bdc2:	6831      	ldr	r1, [r6, #0]
    bdc4:	6908      	ldr	r0, [r1, #16]
    bdc6:	1880      	adds	r0, r0, r2
    bdc8:	7841      	ldrb	r1, [r0, #1]
    bdca:	43a1      	bics	r1, r4
    bdcc:	4339      	orrs	r1, r7
    bdce:	7041      	strb	r1, [r0, #1]
    bdd0:	2030      	movs	r0, #48	; 0x30
    bdd2:	6831      	ldr	r1, [r6, #0]
    bdd4:	6909      	ldr	r1, [r1, #16]
    bdd6:	188a      	adds	r2, r1, r2
    bdd8:	7851      	ldrb	r1, [r2, #1]
    bdda:	4021      	ands	r1, r4
    bddc:	4301      	orrs	r1, r0
    bdde:	7051      	strb	r1, [r2, #1]
    bde0:	6831      	ldr	r1, [r6, #0]
    bde2:	782a      	ldrb	r2, [r5, #0]
    bde4:	6948      	ldr	r0, [r1, #20]
    bde6:	4214      	tst	r4, r2
    bde8:	d02a      	beq.n	be40 <handleRouteMessage+0x224>
    bdea:	0712      	lsls	r2, r2, #28
    bdec:	0f12      	lsrs	r2, r2, #28
    bdee:	3201      	adds	r2, #1
    bdf0:	2a10      	cmp	r2, #16
    bdf2:	d100      	bne.n	bdf6 <handleRouteMessage+0x1da>
    bdf4:	3a01      	subs	r2, #1
    bdf6:	18c1      	adds	r1, r0, r3
    bdf8:	780f      	ldrb	r7, [r1, #0]
    bdfa:	423c      	tst	r4, r7
    bdfc:	d003      	beq.n	be06 <handleRouteMessage+0x1ea>
    bdfe:	073f      	lsls	r7, r7, #28
    be00:	0f3f      	lsrs	r7, r7, #28
    be02:	42ba      	cmp	r2, r7
    be04:	da1c      	bge.n	be40 <handleRouteMessage+0x224>
    be06:	7808      	ldrb	r0, [r1, #0]
    be08:	4022      	ands	r2, r4
    be0a:	43a0      	bics	r0, r4
    be0c:	4302      	orrs	r2, r0
    be0e:	700a      	strb	r2, [r1, #0]
    be10:	4661      	mov	r1, ip
    be12:	9f04      	ldr	r7, [sp, #16]
    be14:	6832      	ldr	r2, [r6, #0]
    be16:	46b8      	mov	r8, r7
    be18:	6912      	ldr	r2, [r2, #16]
    be1a:	9805      	ldr	r0, [sp, #20]
    be1c:	55d1      	strb	r1, [r2, r7]
    be1e:	6832      	ldr	r2, [r6, #0]
    be20:	6911      	ldr	r1, [r2, #16]
    be22:	4441      	add	r1, r8
    be24:	784a      	ldrb	r2, [r1, #1]
    be26:	43a2      	bics	r2, r4
    be28:	4302      	orrs	r2, r0
    be2a:	2030      	movs	r0, #48	; 0x30
    be2c:	704a      	strb	r2, [r1, #1]
    be2e:	6832      	ldr	r2, [r6, #0]
    be30:	6911      	ldr	r1, [r2, #16]
    be32:	4441      	add	r1, r8
    be34:	784a      	ldrb	r2, [r1, #1]
    be36:	4022      	ands	r2, r4
    be38:	4302      	orrs	r2, r0
    be3a:	704a      	strb	r2, [r1, #1]
    be3c:	6832      	ldr	r2, [r6, #0]
    be3e:	6950      	ldr	r0, [r2, #20]
    be40:	9a04      	ldr	r2, [sp, #16]
    be42:	3301      	adds	r3, #1
    be44:	3204      	adds	r2, #4
    be46:	9204      	str	r2, [sp, #16]
    be48:	b2da      	uxtb	r2, r3
    be4a:	3501      	adds	r5, #1
    be4c:	4593      	cmp	fp, r2
    be4e:	d898      	bhi.n	bd82 <handleRouteMessage+0x166>
    be50:	0002      	movs	r2, r0
    be52:	9b07      	ldr	r3, [sp, #28]
    be54:	4660      	mov	r0, ip
    be56:	4698      	mov	r8, r3
    be58:	4694      	mov	ip, r2
    be5a:	0842      	lsrs	r2, r0, #1
    be5c:	07c3      	lsls	r3, r0, #31
    be5e:	d54f      	bpl.n	bf00 <handleRouteMessage+0x2e4>
    be60:	4663      	mov	r3, ip
    be62:	210f      	movs	r1, #15
    be64:	5c9b      	ldrb	r3, [r3, r2]
    be66:	438b      	bics	r3, r1
    be68:	2101      	movs	r1, #1
    be6a:	430b      	orrs	r3, r1
    be6c:	4661      	mov	r1, ip
    be6e:	548b      	strb	r3, [r1, r2]
    be70:	210f      	movs	r1, #15
    be72:	6833      	ldr	r3, [r6, #0]
    be74:	0044      	lsls	r4, r0, #1
    be76:	691b      	ldr	r3, [r3, #16]
    be78:	9a06      	ldr	r2, [sp, #24]
    be7a:	5518      	strb	r0, [r3, r4]
    be7c:	6833      	ldr	r3, [r6, #0]
    be7e:	6918      	ldr	r0, [r3, #16]
    be80:	1900      	adds	r0, r0, r4
    be82:	7843      	ldrb	r3, [r0, #1]
    be84:	438b      	bics	r3, r1
    be86:	4313      	orrs	r3, r2
    be88:	7043      	strb	r3, [r0, #1]
    be8a:	2030      	movs	r0, #48	; 0x30
    be8c:	6833      	ldr	r3, [r6, #0]
    be8e:	691a      	ldr	r2, [r3, #16]
    be90:	1912      	adds	r2, r2, r4
    be92:	7853      	ldrb	r3, [r2, #1]
    be94:	400b      	ands	r3, r1
    be96:	4303      	orrs	r3, r0
    be98:	7053      	strb	r3, [r2, #1]
    be9a:	4b2b      	ldr	r3, [pc, #172]	; (bf48 <handleRouteMessage+0x32c>)
    be9c:	6830      	ldr	r0, [r6, #0]
    be9e:	881b      	ldrh	r3, [r3, #0]
    bea0:	6904      	ldr	r4, [r0, #16]
    bea2:	0a1b      	lsrs	r3, r3, #8
    bea4:	b2da      	uxtb	r2, r3
    bea6:	005b      	lsls	r3, r3, #1
    bea8:	5ce4      	ldrb	r4, [r4, r3]
    beaa:	2cff      	cmp	r4, #255	; 0xff
    beac:	d100      	bne.n	beb0 <handleRouteMessage+0x294>
    beae:	e6cc      	b.n	bc4a <handleRouteMessage+0x2e>
    beb0:	07d4      	lsls	r4, r2, #31
    beb2:	d52e      	bpl.n	bf12 <handleRouteMessage+0x2f6>
    beb4:	6944      	ldr	r4, [r0, #20]
    beb6:	0852      	lsrs	r2, r2, #1
    beb8:	5ca0      	ldrb	r0, [r4, r2]
    beba:	4388      	bics	r0, r1
    bebc:	54a0      	strb	r0, [r4, r2]
    bebe:	21ff      	movs	r1, #255	; 0xff
    bec0:	6832      	ldr	r2, [r6, #0]
    bec2:	6912      	ldr	r2, [r2, #16]
    bec4:	54d1      	strb	r1, [r2, r3]
    bec6:	6832      	ldr	r2, [r6, #0]
    bec8:	39f0      	subs	r1, #240	; 0xf0
    beca:	6912      	ldr	r2, [r2, #16]
    becc:	18d2      	adds	r2, r2, r3
    bece:	7850      	ldrb	r0, [r2, #1]
    bed0:	4388      	bics	r0, r1
    bed2:	7050      	strb	r0, [r2, #1]
    bed4:	6832      	ldr	r2, [r6, #0]
    bed6:	6912      	ldr	r2, [r2, #16]
    bed8:	18d3      	adds	r3, r2, r3
    beda:	785a      	ldrb	r2, [r3, #1]
    bedc:	4011      	ands	r1, r2
    bede:	7059      	strb	r1, [r3, #1]
    bee0:	e6b5      	b.n	bc4e <handleRouteMessage+0x32>
    bee2:	7858      	ldrb	r0, [r3, #1]
    bee4:	789d      	ldrb	r5, [r3, #2]
    bee6:	78da      	ldrb	r2, [r3, #3]
    bee8:	7823      	ldrb	r3, [r4, #0]
    beea:	022d      	lsls	r5, r5, #8
    beec:	1ad2      	subs	r2, r2, r3
    beee:	b2d2      	uxtb	r2, r2
    bef0:	003b      	movs	r3, r7
    bef2:	b289      	uxth	r1, r1
    bef4:	4328      	orrs	r0, r5
    bef6:	4c12      	ldr	r4, [pc, #72]	; (bf40 <handleRouteMessage+0x324>)
    bef8:	47a0      	blx	r4
    befa:	2300      	movs	r3, #0
    befc:	4698      	mov	r8, r3
    befe:	e6a6      	b.n	bc4e <handleRouteMessage+0x32>
    bf00:	4663      	mov	r3, ip
    bf02:	5c99      	ldrb	r1, [r3, r2]
    bf04:	230f      	movs	r3, #15
    bf06:	400b      	ands	r3, r1
    bf08:	2110      	movs	r1, #16
    bf0a:	430b      	orrs	r3, r1
    bf0c:	4661      	mov	r1, ip
    bf0e:	548b      	strb	r3, [r1, r2]
    bf10:	e7ae      	b.n	be70 <handleRouteMessage+0x254>
    bf12:	6940      	ldr	r0, [r0, #20]
    bf14:	0852      	lsrs	r2, r2, #1
    bf16:	5c84      	ldrb	r4, [r0, r2]
    bf18:	4021      	ands	r1, r4
    bf1a:	5481      	strb	r1, [r0, r2]
    bf1c:	e7cf      	b.n	bebe <handleRouteMessage+0x2a2>
    bf1e:	695b      	ldr	r3, [r3, #20]
    bf20:	086a      	lsrs	r2, r5, #1
    bf22:	5c9f      	ldrb	r7, [r3, r2]
    bf24:	073f      	lsls	r7, r7, #28
    bf26:	0f3b      	lsrs	r3, r7, #28
    bf28:	469b      	mov	fp, r3
    bf2a:	e6b5      	b.n	bc98 <handleRouteMessage+0x7c>
    bf2c:	4b0d      	ldr	r3, [pc, #52]	; (bf64 <handleRouteMessage+0x348>)
    bf2e:	e6f6      	b.n	bd1e <handleRouteMessage+0x102>
    bf30:	4e04      	ldr	r6, [pc, #16]	; (bf44 <handleRouteMessage+0x328>)
    bf32:	093b      	lsrs	r3, r7, #4
    bf34:	9306      	str	r3, [sp, #24]
    bf36:	6833      	ldr	r3, [r6, #0]
    bf38:	695b      	ldr	r3, [r3, #20]
    bf3a:	469c      	mov	ip, r3
    bf3c:	e78d      	b.n	be5a <handleRouteMessage+0x23e>
    bf3e:	46c0      	nop			; (mov r8, r8)
    bf40:	0000bb59 	.word	0x0000bb59
    bf44:	20003724 	.word	0x20003724
    bf48:	2000376c 	.word	0x2000376c
    bf4c:	0000653d 	.word	0x0000653d
    bf50:	00009b69 	.word	0x00009b69
    bf54:	00009b95 	.word	0x00009b95
    bf58:	0000bab9 	.word	0x0000bab9
    bf5c:	00009c2d 	.word	0x00009c2d
    bf60:	200009d4 	.word	0x200009d4
    bf64:	0000ffff 	.word	0x0000ffff

0000bf68 <removeRoute>:
    bf68:	2120      	movs	r1, #32
    bf6a:	b530      	push	{r4, r5, lr}
    bf6c:	4a14      	ldr	r2, [pc, #80]	; (bfc0 <removeRoute+0x58>)
    bf6e:	0a03      	lsrs	r3, r0, #8
    bf70:	6814      	ldr	r4, [r2, #0]
    bf72:	2000      	movs	r0, #0
    bf74:	5c61      	ldrb	r1, [r4, r1]
    bf76:	4299      	cmp	r1, r3
    bf78:	d919      	bls.n	bfae <removeRoute+0x46>
    bf7a:	6920      	ldr	r0, [r4, #16]
    bf7c:	24ff      	movs	r4, #255	; 0xff
    bf7e:	0059      	lsls	r1, r3, #1
    bf80:	5444      	strb	r4, [r0, r1]
    bf82:	6810      	ldr	r0, [r2, #0]
    bf84:	3cf0      	subs	r4, #240	; 0xf0
    bf86:	6900      	ldr	r0, [r0, #16]
    bf88:	1840      	adds	r0, r0, r1
    bf8a:	7845      	ldrb	r5, [r0, #1]
    bf8c:	43a5      	bics	r5, r4
    bf8e:	7045      	strb	r5, [r0, #1]
    bf90:	6810      	ldr	r0, [r2, #0]
    bf92:	6900      	ldr	r0, [r0, #16]
    bf94:	1841      	adds	r1, r0, r1
    bf96:	7848      	ldrb	r0, [r1, #1]
    bf98:	4020      	ands	r0, r4
    bf9a:	7048      	strb	r0, [r1, #1]
    bf9c:	6812      	ldr	r2, [r2, #0]
    bf9e:	07d9      	lsls	r1, r3, #31
    bfa0:	d406      	bmi.n	bfb0 <removeRoute+0x48>
    bfa2:	2001      	movs	r0, #1
    bfa4:	6952      	ldr	r2, [r2, #20]
    bfa6:	085b      	lsrs	r3, r3, #1
    bfa8:	5cd1      	ldrb	r1, [r2, r3]
    bfaa:	400c      	ands	r4, r1
    bfac:	54d4      	strb	r4, [r2, r3]
    bfae:	bd30      	pop	{r4, r5, pc}
    bfb0:	6951      	ldr	r1, [r2, #20]
    bfb2:	085b      	lsrs	r3, r3, #1
    bfb4:	5cca      	ldrb	r2, [r1, r3]
    bfb6:	2001      	movs	r0, #1
    bfb8:	43a2      	bics	r2, r4
    bfba:	54ca      	strb	r2, [r1, r3]
    bfbc:	e7f7      	b.n	bfae <removeRoute+0x46>
    bfbe:	46c0      	nop			; (mov r8, r8)
    bfc0:	20003724 	.word	0x20003724

0000bfc4 <getNextHopAddr>:
    bfc4:	2220      	movs	r2, #32
    bfc6:	4b07      	ldr	r3, [pc, #28]	; (bfe4 <getNextHopAddr+0x20>)
    bfc8:	0a00      	lsrs	r0, r0, #8
    bfca:	681b      	ldr	r3, [r3, #0]
    bfcc:	5c9a      	ldrb	r2, [r3, r2]
    bfce:	4282      	cmp	r2, r0
    bfd0:	d801      	bhi.n	bfd6 <getNextHopAddr+0x12>
    bfd2:	4805      	ldr	r0, [pc, #20]	; (bfe8 <getNextHopAddr+0x24>)
    bfd4:	4770      	bx	lr
    bfd6:	691b      	ldr	r3, [r3, #16]
    bfd8:	0040      	lsls	r0, r0, #1
    bfda:	5cc0      	ldrb	r0, [r0, r3]
    bfdc:	28ff      	cmp	r0, #255	; 0xff
    bfde:	d0f8      	beq.n	bfd2 <getNextHopAddr+0xe>
    bfe0:	0200      	lsls	r0, r0, #8
    bfe2:	e7f7      	b.n	bfd4 <getNextHopAddr+0x10>
    bfe4:	20003724 	.word	0x20003724
    bfe8:	0000ffff 	.word	0x0000ffff

0000bfec <routeTimerHandler>:
    bfec:	b5f0      	push	{r4, r5, r6, r7, lr}
    bfee:	464e      	mov	r6, r9
    bff0:	46de      	mov	lr, fp
    bff2:	4657      	mov	r7, sl
    bff4:	4645      	mov	r5, r8
    bff6:	b5e0      	push	{r5, r6, r7, lr}
    bff8:	4e64      	ldr	r6, [pc, #400]	; (c18c <routeTimerHandler+0x1a0>)
    bffa:	b08f      	sub	sp, #60	; 0x3c
    bffc:	7a33      	ldrb	r3, [r6, #8]
    bffe:	2b00      	cmp	r3, #0
    c000:	d045      	beq.n	c08e <routeTimerHandler+0xa2>
    c002:	4b63      	ldr	r3, [pc, #396]	; (c190 <routeTimerHandler+0x1a4>)
    c004:	2500      	movs	r5, #0
    c006:	4698      	mov	r8, r3
    c008:	4b62      	ldr	r3, [pc, #392]	; (c194 <routeTimerHandler+0x1a8>)
    c00a:	4f63      	ldr	r7, [pc, #396]	; (c198 <routeTimerHandler+0x1ac>)
    c00c:	4699      	mov	r9, r3
    c00e:	4b63      	ldr	r3, [pc, #396]	; (c19c <routeTimerHandler+0x1b0>)
    c010:	469a      	mov	sl, r3
    c012:	e027      	b.n	c064 <routeTimerHandler+0x78>
    c014:	464b      	mov	r3, r9
    c016:	2120      	movs	r1, #32
    c018:	681a      	ldr	r2, [r3, #0]
    c01a:	8b83      	ldrh	r3, [r0, #28]
    c01c:	5c51      	ldrb	r1, [r2, r1]
    c01e:	0a1b      	lsrs	r3, r3, #8
    c020:	4299      	cmp	r1, r3
    c022:	d944      	bls.n	c0ae <routeTimerHandler+0xc2>
    c024:	6911      	ldr	r1, [r2, #16]
    c026:	005b      	lsls	r3, r3, #1
    c028:	5c5b      	ldrb	r3, [r3, r1]
    c02a:	2bff      	cmp	r3, #255	; 0xff
    c02c:	d03f      	beq.n	c0ae <routeTimerHandler+0xc2>
    c02e:	021b      	lsls	r3, r3, #8
    c030:	469b      	mov	fp, r3
    c032:	2310      	movs	r3, #16
    c034:	7e41      	ldrb	r1, [r0, #25]
    c036:	400b      	ands	r3, r1
    c038:	d041      	beq.n	c0be <routeTimerHandler+0xd2>
    c03a:	2337      	movs	r3, #55	; 0x37
    c03c:	5cd3      	ldrb	r3, [r2, r3]
    c03e:	0001      	movs	r1, r0
    c040:	3301      	adds	r3, #1
    c042:	7403      	strb	r3, [r0, #16]
    c044:	2338      	movs	r3, #56	; 0x38
    c046:	5cd3      	ldrb	r3, [r2, r3]
    c048:	7443      	strb	r3, [r0, #17]
    c04a:	4855      	ldr	r0, [pc, #340]	; (c1a0 <routeTimerHandler+0x1b4>)
    c04c:	4b50      	ldr	r3, [pc, #320]	; (c190 <routeTimerHandler+0x1a4>)
    c04e:	4798      	blx	r3
    c050:	4a54      	ldr	r2, [pc, #336]	; (c1a4 <routeTimerHandler+0x1b8>)
    c052:	4659      	mov	r1, fp
    c054:	0020      	movs	r0, r4
    c056:	4b51      	ldr	r3, [pc, #324]	; (c19c <routeTimerHandler+0x1b0>)
    c058:	4798      	blx	r3
    c05a:	3501      	adds	r5, #1
    c05c:	7a33      	ldrb	r3, [r6, #8]
    c05e:	b2ed      	uxtb	r5, r5
    c060:	42ab      	cmp	r3, r5
    c062:	d914      	bls.n	c08e <routeTimerHandler+0xa2>
    c064:	2100      	movs	r1, #0
    c066:	0030      	movs	r0, r6
    c068:	47b8      	blx	r7
    c06a:	1e04      	subs	r4, r0, #0
    c06c:	d018      	beq.n	c0a0 <routeTimerHandler+0xb4>
    c06e:	7c03      	ldrb	r3, [r0, #16]
    c070:	2b00      	cmp	r3, #0
    c072:	d004      	beq.n	c07e <routeTimerHandler+0x92>
    c074:	3b01      	subs	r3, #1
    c076:	b2db      	uxtb	r3, r3
    c078:	7403      	strb	r3, [r0, #16]
    c07a:	2b00      	cmp	r3, #0
    c07c:	d0ca      	beq.n	c014 <routeTimerHandler+0x28>
    c07e:	0021      	movs	r1, r4
    c080:	0030      	movs	r0, r6
    c082:	47c0      	blx	r8
    c084:	3501      	adds	r5, #1
    c086:	7a33      	ldrb	r3, [r6, #8]
    c088:	b2ed      	uxtb	r5, r5
    c08a:	42ab      	cmp	r3, r5
    c08c:	d8ea      	bhi.n	c064 <routeTimerHandler+0x78>
    c08e:	4b46      	ldr	r3, [pc, #280]	; (c1a8 <routeTimerHandler+0x1bc>)
    c090:	781a      	ldrb	r2, [r3, #0]
    c092:	2a00      	cmp	r2, #0
    c094:	d004      	beq.n	c0a0 <routeTimerHandler+0xb4>
    c096:	3a01      	subs	r2, #1
    c098:	b2d2      	uxtb	r2, r2
    c09a:	701a      	strb	r2, [r3, #0]
    c09c:	2a00      	cmp	r2, #0
    c09e:	d016      	beq.n	c0ce <routeTimerHandler+0xe2>
    c0a0:	b00f      	add	sp, #60	; 0x3c
    c0a2:	bc3c      	pop	{r2, r3, r4, r5}
    c0a4:	4690      	mov	r8, r2
    c0a6:	4699      	mov	r9, r3
    c0a8:	46a2      	mov	sl, r4
    c0aa:	46ab      	mov	fp, r5
    c0ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c0ae:	68a3      	ldr	r3, [r4, #8]
    c0b0:	2b00      	cmp	r3, #0
    c0b2:	d0d2      	beq.n	c05a <routeTimerHandler+0x6e>
    c0b4:	7ca0      	ldrb	r0, [r4, #18]
    c0b6:	0022      	movs	r2, r4
    c0b8:	2107      	movs	r1, #7
    c0ba:	4798      	blx	r3
    c0bc:	e7cd      	b.n	c05a <routeTimerHandler+0x6e>
    c0be:	7443      	strb	r3, [r0, #17]
    c0c0:	6882      	ldr	r2, [r0, #8]
    c0c2:	4659      	mov	r1, fp
    c0c4:	47d0      	blx	sl
    c0c6:	0020      	movs	r0, r4
    c0c8:	4b38      	ldr	r3, [pc, #224]	; (c1ac <routeTimerHandler+0x1c0>)
    c0ca:	4798      	blx	r3
    c0cc:	e7c5      	b.n	c05a <routeTimerHandler+0x6e>
    c0ce:	2025      	movs	r0, #37	; 0x25
    c0d0:	4930      	ldr	r1, [pc, #192]	; (c194 <routeTimerHandler+0x1a8>)
    c0d2:	4689      	mov	r9, r1
    c0d4:	6809      	ldr	r1, [r1, #0]
    c0d6:	5c08      	ldrb	r0, [r1, r0]
    c0d8:	7018      	strb	r0, [r3, #0]
    c0da:	2320      	movs	r3, #32
    c0dc:	5cce      	ldrb	r6, [r1, r3]
    c0de:	2e00      	cmp	r6, #0
    c0e0:	d0de      	beq.n	c0a0 <routeTimerHandler+0xb4>
    c0e2:	3601      	adds	r6, #1
    c0e4:	6909      	ldr	r1, [r1, #16]
    c0e6:	b2f6      	uxtb	r6, r6
    c0e8:	3b1f      	subs	r3, #31
    c0ea:	e005      	b.n	c0f8 <routeTimerHandler+0x10c>
    c0ec:	3301      	adds	r3, #1
    c0ee:	b2db      	uxtb	r3, r3
    c0f0:	b2c2      	uxtb	r2, r0
    c0f2:	3102      	adds	r1, #2
    c0f4:	429e      	cmp	r6, r3
    c0f6:	d00a      	beq.n	c10e <routeTimerHandler+0x122>
    c0f8:	780c      	ldrb	r4, [r1, #0]
    c0fa:	1c18      	adds	r0, r3, #0
    c0fc:	2cff      	cmp	r4, #255	; 0xff
    c0fe:	d1f5      	bne.n	c0ec <routeTimerHandler+0x100>
    c100:	3301      	adds	r3, #1
    c102:	1c10      	adds	r0, r2, #0
    c104:	b2db      	uxtb	r3, r3
    c106:	b2c2      	uxtb	r2, r0
    c108:	3102      	adds	r1, #2
    c10a:	429e      	cmp	r6, r3
    c10c:	d1f4      	bne.n	c0f8 <routeTimerHandler+0x10c>
    c10e:	2a00      	cmp	r2, #0
    c110:	d0c6      	beq.n	c0a0 <routeTimerHandler+0xb4>
    c112:	0854      	lsrs	r4, r2, #1
    c114:	07d3      	lsls	r3, r2, #31
    c116:	d501      	bpl.n	c11c <routeTimerHandler+0x130>
    c118:	0852      	lsrs	r2, r2, #1
    c11a:	1c54      	adds	r4, r2, #1
    c11c:	2616      	movs	r6, #22
    c11e:	2303      	movs	r3, #3
    c120:	446e      	add	r6, sp
    c122:	425b      	negs	r3, r3
    c124:	8033      	strh	r3, [r6, #0]
    c126:	2078      	movs	r0, #120	; 0x78
    c128:	4b21      	ldr	r3, [pc, #132]	; (c1b0 <routeTimerHandler+0x1c4>)
    c12a:	4798      	blx	r3
    c12c:	1e07      	subs	r7, r0, #0
    c12e:	d0b7      	beq.n	c0a0 <routeTimerHandler+0xb4>
    c130:	4b20      	ldr	r3, [pc, #128]	; (c1b4 <routeTimerHandler+0x1c8>)
    c132:	8832      	ldrh	r2, [r6, #0]
    c134:	8819      	ldrh	r1, [r3, #0]
    c136:	2001      	movs	r0, #1
    c138:	ab06      	add	r3, sp, #24
    c13a:	b289      	uxth	r1, r1
    c13c:	4d1e      	ldr	r5, [pc, #120]	; (c1b8 <routeTimerHandler+0x1cc>)
    c13e:	47a8      	blx	r5
    c140:	0039      	movs	r1, r7
    c142:	a806      	add	r0, sp, #24
    c144:	4b1d      	ldr	r3, [pc, #116]	; (c1bc <routeTimerHandler+0x1d0>)
    c146:	4798      	blx	r3
    c148:	2313      	movs	r3, #19
    c14a:	543b      	strb	r3, [r7, r0]
    c14c:	0003      	movs	r3, r0
    c14e:	3301      	adds	r3, #1
    c150:	b2db      	uxtb	r3, r3
    c152:	54fc      	strb	r4, [r7, r3]
    c154:	464b      	mov	r3, r9
    c156:	4680      	mov	r8, r0
    c158:	681b      	ldr	r3, [r3, #0]
    c15a:	3002      	adds	r0, #2
    c15c:	b2c0      	uxtb	r0, r0
    c15e:	6959      	ldr	r1, [r3, #20]
    c160:	0022      	movs	r2, r4
    c162:	1838      	adds	r0, r7, r0
    c164:	4b16      	ldr	r3, [pc, #88]	; (c1c0 <routeTimerHandler+0x1d4>)
    c166:	4798      	blx	r3
    c168:	2301      	movs	r3, #1
    c16a:	425b      	negs	r3, r3
    c16c:	8033      	strh	r3, [r6, #0]
    c16e:	4b15      	ldr	r3, [pc, #84]	; (c1c4 <routeTimerHandler+0x1d8>)
    c170:	3402      	adds	r4, #2
    c172:	9303      	str	r3, [sp, #12]
    c174:	2300      	movs	r3, #0
    c176:	9302      	str	r3, [sp, #8]
    c178:	3302      	adds	r3, #2
    c17a:	b2e2      	uxtb	r2, r4
    c17c:	9300      	str	r3, [sp, #0]
    c17e:	9601      	str	r6, [sp, #4]
    c180:	003b      	movs	r3, r7
    c182:	4641      	mov	r1, r8
    c184:	a806      	add	r0, sp, #24
    c186:	4c10      	ldr	r4, [pc, #64]	; (c1c8 <routeTimerHandler+0x1dc>)
    c188:	47a0      	blx	r4
    c18a:	e789      	b.n	c0a0 <routeTimerHandler+0xb4>
    c18c:	200037a8 	.word	0x200037a8
    c190:	000066a9 	.word	0x000066a9
    c194:	20003724 	.word	0x20003724
    c198:	000066e1 	.word	0x000066e1
    c19c:	00009d85 	.word	0x00009d85
    c1a0:	2000372c 	.word	0x2000372c
    c1a4:	0000850d 	.word	0x0000850d
    c1a8:	200037a4 	.word	0x200037a4
    c1ac:	0000658d 	.word	0x0000658d
    c1b0:	0000653d 	.word	0x0000653d
    c1b4:	2000376c 	.word	0x2000376c
    c1b8:	00009b69 	.word	0x00009b69
    c1bc:	00009b95 	.word	0x00009b95
    c1c0:	0000c803 	.word	0x0000c803
    c1c4:	0000bac9 	.word	0x0000bac9
    c1c8:	00009c2d 	.word	0x00009c2d

0000c1cc <initiateRouteReq>:
    c1cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    c1ce:	4647      	mov	r7, r8
    c1d0:	46ce      	mov	lr, r9
    c1d2:	2301      	movs	r3, #1
    c1d4:	b580      	push	{r7, lr}
    c1d6:	2716      	movs	r7, #22
    c1d8:	b08f      	sub	sp, #60	; 0x3c
    c1da:	425b      	negs	r3, r3
    c1dc:	446f      	add	r7, sp
    c1de:	803b      	strh	r3, [r7, #0]
    c1e0:	4680      	mov	r8, r0
    c1e2:	4b1e      	ldr	r3, [pc, #120]	; (c25c <initiateRouteReq+0x90>)
    c1e4:	2078      	movs	r0, #120	; 0x78
    c1e6:	4798      	blx	r3
    c1e8:	1e04      	subs	r4, r0, #0
    c1ea:	d034      	beq.n	c256 <initiateRouteReq+0x8a>
    c1ec:	4b1c      	ldr	r3, [pc, #112]	; (c260 <initiateRouteReq+0x94>)
    c1ee:	ad06      	add	r5, sp, #24
    c1f0:	8819      	ldrh	r1, [r3, #0]
    c1f2:	4699      	mov	r9, r3
    c1f4:	b289      	uxth	r1, r1
    c1f6:	883a      	ldrh	r2, [r7, #0]
    c1f8:	002b      	movs	r3, r5
    c1fa:	20ff      	movs	r0, #255	; 0xff
    c1fc:	4e19      	ldr	r6, [pc, #100]	; (c264 <initiateRouteReq+0x98>)
    c1fe:	47b0      	blx	r6
    c200:	2220      	movs	r2, #32
    c202:	786b      	ldrb	r3, [r5, #1]
    c204:	0021      	movs	r1, r4
    c206:	4313      	orrs	r3, r2
    c208:	706b      	strb	r3, [r5, #1]
    c20a:	0028      	movs	r0, r5
    c20c:	4b16      	ldr	r3, [pc, #88]	; (c268 <initiateRouteReq+0x9c>)
    c20e:	4798      	blx	r3
    c210:	464b      	mov	r3, r9
    c212:	0006      	movs	r6, r0
    c214:	8818      	ldrh	r0, [r3, #0]
    c216:	78a1      	ldrb	r1, [r4, #2]
    c218:	b280      	uxth	r0, r0
    c21a:	4b14      	ldr	r3, [pc, #80]	; (c26c <initiateRouteReq+0xa0>)
    c21c:	4798      	blx	r3
    c21e:	2311      	movs	r3, #17
    c220:	2100      	movs	r1, #0
    c222:	55a3      	strb	r3, [r4, r6]
    c224:	1c73      	adds	r3, r6, #1
    c226:	b2db      	uxtb	r3, r3
    c228:	54e1      	strb	r1, [r4, r3]
    c22a:	4643      	mov	r3, r8
    c22c:	1cb2      	adds	r2, r6, #2
    c22e:	b2d2      	uxtb	r2, r2
    c230:	0a1b      	lsrs	r3, r3, #8
    c232:	54a3      	strb	r3, [r4, r2]
    c234:	4b0e      	ldr	r3, [pc, #56]	; (c270 <initiateRouteReq+0xa4>)
    c236:	9102      	str	r1, [sp, #8]
    c238:	9303      	str	r3, [sp, #12]
    c23a:	2302      	movs	r3, #2
    c23c:	9701      	str	r7, [sp, #4]
    c23e:	9300      	str	r3, [sp, #0]
    c240:	2203      	movs	r2, #3
    c242:	0023      	movs	r3, r4
    c244:	0031      	movs	r1, r6
    c246:	0028      	movs	r0, r5
    c248:	4c0a      	ldr	r4, [pc, #40]	; (c274 <initiateRouteReq+0xa8>)
    c24a:	47a0      	blx	r4
    c24c:	b00f      	add	sp, #60	; 0x3c
    c24e:	bc0c      	pop	{r2, r3}
    c250:	4690      	mov	r8, r2
    c252:	4699      	mov	r9, r3
    c254:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c256:	2000      	movs	r0, #0
    c258:	e7f8      	b.n	c24c <initiateRouteReq+0x80>
    c25a:	46c0      	nop			; (mov r8, r8)
    c25c:	0000653d 	.word	0x0000653d
    c260:	2000376c 	.word	0x2000376c
    c264:	00009b69 	.word	0x00009b69
    c268:	00009b95 	.word	0x00009b95
    c26c:	0000a0e5 	.word	0x0000a0e5
    c270:	0000bad9 	.word	0x0000bad9
    c274:	00009c2d 	.word	0x00009c2d

0000c278 <keyDetermineProcedure>:
    c278:	4b06      	ldr	r3, [pc, #24]	; (c294 <keyDetermineProcedure+0x1c>)
    c27a:	781b      	ldrb	r3, [r3, #0]
    c27c:	3b06      	subs	r3, #6
    c27e:	2b01      	cmp	r3, #1
    c280:	d902      	bls.n	c288 <keyDetermineProcedure+0x10>
    c282:	4b05      	ldr	r3, [pc, #20]	; (c298 <keyDetermineProcedure+0x20>)
    c284:	6818      	ldr	r0, [r3, #0]
    c286:	4770      	bx	lr
    c288:	2808      	cmp	r0, #8
    c28a:	d0fa      	beq.n	c282 <keyDetermineProcedure+0xa>
    c28c:	4b02      	ldr	r3, [pc, #8]	; (c298 <keyDetermineProcedure+0x20>)
    c28e:	6818      	ldr	r0, [r3, #0]
    c290:	3010      	adds	r0, #16
    c292:	e7f8      	b.n	c286 <keyDetermineProcedure+0xe>
    c294:	200009b4 	.word	0x200009b4
    c298:	20003728 	.word	0x20003728

0000c29c <secureFrame>:
    c29c:	b5f0      	push	{r4, r5, r6, r7, lr}
    c29e:	4657      	mov	r7, sl
    c2a0:	4645      	mov	r5, r8
    c2a2:	46de      	mov	lr, fp
    c2a4:	464e      	mov	r6, r9
    c2a6:	b5e0      	push	{r5, r6, r7, lr}
    c2a8:	0005      	movs	r5, r0
    c2aa:	b0af      	sub	sp, #188	; 0xbc
    c2ac:	ac06      	add	r4, sp, #24
    c2ae:	000e      	movs	r6, r1
    c2b0:	4690      	mov	r8, r2
    c2b2:	469a      	mov	sl, r3
    c2b4:	2210      	movs	r2, #16
    c2b6:	2100      	movs	r1, #0
    c2b8:	0020      	movs	r0, r4
    c2ba:	4b35      	ldr	r3, [pc, #212]	; (c390 <secureFrame+0xf4>)
    c2bc:	4798      	blx	r3
    c2be:	7c2f      	ldrb	r7, [r5, #16]
    c2c0:	2f07      	cmp	r7, #7
    c2c2:	d80e      	bhi.n	c2e2 <secureFrame+0x46>
    c2c4:	2301      	movs	r3, #1
    c2c6:	2288      	movs	r2, #136	; 0x88
    c2c8:	40bb      	lsls	r3, r7
    c2ca:	421a      	tst	r2, r3
    c2cc:	d14e      	bne.n	c36c <secureFrame+0xd0>
    c2ce:	3a44      	subs	r2, #68	; 0x44
    c2d0:	421a      	tst	r2, r3
    c2d2:	d14f      	bne.n	c374 <secureFrame+0xd8>
    c2d4:	3a22      	subs	r2, #34	; 0x22
    c2d6:	421a      	tst	r2, r3
    c2d8:	d003      	beq.n	c2e2 <secureFrame+0x46>
    c2da:	2304      	movs	r3, #4
    c2dc:	9305      	str	r3, [sp, #20]
    c2de:	469b      	mov	fp, r3
    c2e0:	e002      	b.n	c2e8 <secureFrame+0x4c>
    c2e2:	2300      	movs	r3, #0
    c2e4:	469b      	mov	fp, r3
    c2e6:	9305      	str	r3, [sp, #20]
    c2e8:	4b2a      	ldr	r3, [pc, #168]	; (c394 <secureFrame+0xf8>)
    c2ea:	4d2b      	ldr	r5, [pc, #172]	; (c398 <secureFrame+0xfc>)
    c2ec:	79da      	ldrb	r2, [r3, #7]
    c2ee:	4651      	mov	r1, sl
    c2f0:	7062      	strb	r2, [r4, #1]
    c2f2:	799a      	ldrb	r2, [r3, #6]
    c2f4:	7367      	strb	r7, [r4, #13]
    c2f6:	70a2      	strb	r2, [r4, #2]
    c2f8:	795a      	ldrb	r2, [r3, #5]
    c2fa:	a80a      	add	r0, sp, #40	; 0x28
    c2fc:	70e2      	strb	r2, [r4, #3]
    c2fe:	791a      	ldrb	r2, [r3, #4]
    c300:	44b2      	add	sl, r6
    c302:	7122      	strb	r2, [r4, #4]
    c304:	78da      	ldrb	r2, [r3, #3]
    c306:	7162      	strb	r2, [r4, #5]
    c308:	789a      	ldrb	r2, [r3, #2]
    c30a:	71a2      	strb	r2, [r4, #6]
    c30c:	785a      	ldrb	r2, [r3, #1]
    c30e:	781b      	ldrb	r3, [r3, #0]
    c310:	71e2      	strb	r2, [r4, #7]
    c312:	7223      	strb	r3, [r4, #8]
    c314:	78eb      	ldrb	r3, [r5, #3]
    c316:	0032      	movs	r2, r6
    c318:	7263      	strb	r3, [r4, #9]
    c31a:	78ab      	ldrb	r3, [r5, #2]
    c31c:	72a3      	strb	r3, [r4, #10]
    c31e:	786b      	ldrb	r3, [r5, #1]
    c320:	72e3      	strb	r3, [r4, #11]
    c322:	782b      	ldrb	r3, [r5, #0]
    c324:	7323      	strb	r3, [r4, #12]
    c326:	4b1d      	ldr	r3, [pc, #116]	; (c39c <secureFrame+0x100>)
    c328:	4699      	mov	r9, r3
    c32a:	4798      	blx	r3
    c32c:	ab0a      	add	r3, sp, #40	; 0x28
    c32e:	469c      	mov	ip, r3
    c330:	44b4      	add	ip, r6
    c332:	4663      	mov	r3, ip
    c334:	4642      	mov	r2, r8
    c336:	4651      	mov	r1, sl
    c338:	4660      	mov	r0, ip
    c33a:	9304      	str	r3, [sp, #16]
    c33c:	47c8      	blx	r9
    c33e:	2300      	movs	r3, #0
    c340:	9302      	str	r3, [sp, #8]
    c342:	4643      	mov	r3, r8
    c344:	0021      	movs	r1, r4
    c346:	9300      	str	r3, [sp, #0]
    c348:	9701      	str	r7, [sp, #4]
    c34a:	0033      	movs	r3, r6
    c34c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    c34e:	a80a      	add	r0, sp, #40	; 0x28
    c350:	4c13      	ldr	r4, [pc, #76]	; (c3a0 <secureFrame+0x104>)
    c352:	47a0      	blx	r4
    c354:	2800      	cmp	r0, #0
    c356:	d011      	beq.n	c37c <secureFrame+0xe0>
    c358:	23ff      	movs	r3, #255	; 0xff
    c35a:	469b      	mov	fp, r3
    c35c:	4658      	mov	r0, fp
    c35e:	b02f      	add	sp, #188	; 0xbc
    c360:	bc3c      	pop	{r2, r3, r4, r5}
    c362:	4690      	mov	r8, r2
    c364:	4699      	mov	r9, r3
    c366:	46a2      	mov	sl, r4
    c368:	46ab      	mov	fp, r5
    c36a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c36c:	2310      	movs	r3, #16
    c36e:	9305      	str	r3, [sp, #20]
    c370:	469b      	mov	fp, r3
    c372:	e7b9      	b.n	c2e8 <secureFrame+0x4c>
    c374:	2308      	movs	r3, #8
    c376:	9305      	str	r3, [sp, #20]
    c378:	469b      	mov	fp, r3
    c37a:	e7b5      	b.n	c2e8 <secureFrame+0x4c>
    c37c:	682b      	ldr	r3, [r5, #0]
    c37e:	9904      	ldr	r1, [sp, #16]
    c380:	3301      	adds	r3, #1
    c382:	602b      	str	r3, [r5, #0]
    c384:	9b05      	ldr	r3, [sp, #20]
    c386:	4650      	mov	r0, sl
    c388:	4443      	add	r3, r8
    c38a:	001a      	movs	r2, r3
    c38c:	47c8      	blx	r9
    c38e:	e7e5      	b.n	c35c <secureFrame+0xc0>
    c390:	0000c815 	.word	0x0000c815
    c394:	200000b0 	.word	0x200000b0
    c398:	200037b4 	.word	0x200037b4
    c39c:	0000c803 	.word	0x0000c803
    c3a0:	00006129 	.word	0x00006129

0000c3a4 <unsecureFrame>:
    c3a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    c3a6:	46ce      	mov	lr, r9
    c3a8:	4647      	mov	r7, r8
    c3aa:	b580      	push	{r7, lr}
    c3ac:	b089      	sub	sp, #36	; 0x24
    c3ae:	0007      	movs	r7, r0
    c3b0:	ac04      	add	r4, sp, #16
    c3b2:	000d      	movs	r5, r1
    c3b4:	4691      	mov	r9, r2
    c3b6:	001e      	movs	r6, r3
    c3b8:	2210      	movs	r2, #16
    c3ba:	4b26      	ldr	r3, [pc, #152]	; (c454 <unsecureFrame+0xb0>)
    c3bc:	2100      	movs	r1, #0
    c3be:	0020      	movs	r0, r4
    c3c0:	4798      	blx	r3
    c3c2:	2200      	movs	r2, #0
    c3c4:	7c3b      	ldrb	r3, [r7, #16]
    c3c6:	4690      	mov	r8, r2
    c3c8:	2b07      	cmp	r3, #7
    c3ca:	d806      	bhi.n	c3da <unsecureFrame+0x36>
    c3cc:	3201      	adds	r2, #1
    c3ce:	2010      	movs	r0, #16
    c3d0:	409a      	lsls	r2, r3
    c3d2:	2188      	movs	r1, #136	; 0x88
    c3d4:	4680      	mov	r8, r0
    c3d6:	4211      	tst	r1, r2
    c3d8:	d02f      	beq.n	c43a <unsecureFrame+0x96>
    c3da:	79ea      	ldrb	r2, [r5, #7]
    c3dc:	7363      	strb	r3, [r4, #13]
    c3de:	7062      	strb	r2, [r4, #1]
    c3e0:	79aa      	ldrb	r2, [r5, #6]
    c3e2:	0021      	movs	r1, r4
    c3e4:	70a2      	strb	r2, [r4, #2]
    c3e6:	796a      	ldrb	r2, [r5, #5]
    c3e8:	9810      	ldr	r0, [sp, #64]	; 0x40
    c3ea:	70e2      	strb	r2, [r4, #3]
    c3ec:	792a      	ldrb	r2, [r5, #4]
    c3ee:	7122      	strb	r2, [r4, #4]
    c3f0:	78ea      	ldrb	r2, [r5, #3]
    c3f2:	7162      	strb	r2, [r4, #5]
    c3f4:	78aa      	ldrb	r2, [r5, #2]
    c3f6:	71a2      	strb	r2, [r4, #6]
    c3f8:	786a      	ldrb	r2, [r5, #1]
    c3fa:	71e2      	strb	r2, [r4, #7]
    c3fc:	782a      	ldrb	r2, [r5, #0]
    c3fe:	7222      	strb	r2, [r4, #8]
    c400:	7dfa      	ldrb	r2, [r7, #23]
    c402:	7262      	strb	r2, [r4, #9]
    c404:	7dba      	ldrb	r2, [r7, #22]
    c406:	72a2      	strb	r2, [r4, #10]
    c408:	7d7a      	ldrb	r2, [r7, #21]
    c40a:	72e2      	strb	r2, [r4, #11]
    c40c:	7d3a      	ldrb	r2, [r7, #20]
    c40e:	7322      	strb	r2, [r4, #12]
    c410:	9301      	str	r3, [sp, #4]
    c412:	4643      	mov	r3, r8
    c414:	2201      	movs	r2, #1
    c416:	1af6      	subs	r6, r6, r3
    c418:	b2f6      	uxtb	r6, r6
    c41a:	9202      	str	r2, [sp, #8]
    c41c:	9600      	str	r6, [sp, #0]
    c41e:	464b      	mov	r3, r9
    c420:	9a11      	ldr	r2, [sp, #68]	; 0x44
    c422:	4c0d      	ldr	r4, [pc, #52]	; (c458 <unsecureFrame+0xb4>)
    c424:	47a0      	blx	r4
    c426:	2800      	cmp	r0, #0
    c428:	d001      	beq.n	c42e <unsecureFrame+0x8a>
    c42a:	23ff      	movs	r3, #255	; 0xff
    c42c:	4698      	mov	r8, r3
    c42e:	4640      	mov	r0, r8
    c430:	b009      	add	sp, #36	; 0x24
    c432:	bc0c      	pop	{r2, r3}
    c434:	4690      	mov	r8, r2
    c436:	4699      	mov	r9, r3
    c438:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c43a:	3808      	subs	r0, #8
    c43c:	3944      	subs	r1, #68	; 0x44
    c43e:	4680      	mov	r8, r0
    c440:	4211      	tst	r1, r2
    c442:	d1ca      	bne.n	c3da <unsecureFrame+0x36>
    c444:	3922      	subs	r1, #34	; 0x22
    c446:	400a      	ands	r2, r1
    c448:	1e51      	subs	r1, r2, #1
    c44a:	418a      	sbcs	r2, r1
    c44c:	0092      	lsls	r2, r2, #2
    c44e:	4690      	mov	r8, r2
    c450:	e7c3      	b.n	c3da <unsecureFrame+0x36>
    c452:	46c0      	nop			; (mov r8, r8)
    c454:	0000c815 	.word	0x0000c815
    c458:	00006129 	.word	0x00006129

0000c45c <__udivsi3>:
    c45c:	2200      	movs	r2, #0
    c45e:	0843      	lsrs	r3, r0, #1
    c460:	428b      	cmp	r3, r1
    c462:	d374      	bcc.n	c54e <__udivsi3+0xf2>
    c464:	0903      	lsrs	r3, r0, #4
    c466:	428b      	cmp	r3, r1
    c468:	d35f      	bcc.n	c52a <__udivsi3+0xce>
    c46a:	0a03      	lsrs	r3, r0, #8
    c46c:	428b      	cmp	r3, r1
    c46e:	d344      	bcc.n	c4fa <__udivsi3+0x9e>
    c470:	0b03      	lsrs	r3, r0, #12
    c472:	428b      	cmp	r3, r1
    c474:	d328      	bcc.n	c4c8 <__udivsi3+0x6c>
    c476:	0c03      	lsrs	r3, r0, #16
    c478:	428b      	cmp	r3, r1
    c47a:	d30d      	bcc.n	c498 <__udivsi3+0x3c>
    c47c:	22ff      	movs	r2, #255	; 0xff
    c47e:	0209      	lsls	r1, r1, #8
    c480:	ba12      	rev	r2, r2
    c482:	0c03      	lsrs	r3, r0, #16
    c484:	428b      	cmp	r3, r1
    c486:	d302      	bcc.n	c48e <__udivsi3+0x32>
    c488:	1212      	asrs	r2, r2, #8
    c48a:	0209      	lsls	r1, r1, #8
    c48c:	d065      	beq.n	c55a <__udivsi3+0xfe>
    c48e:	0b03      	lsrs	r3, r0, #12
    c490:	428b      	cmp	r3, r1
    c492:	d319      	bcc.n	c4c8 <__udivsi3+0x6c>
    c494:	e000      	b.n	c498 <__udivsi3+0x3c>
    c496:	0a09      	lsrs	r1, r1, #8
    c498:	0bc3      	lsrs	r3, r0, #15
    c49a:	428b      	cmp	r3, r1
    c49c:	d301      	bcc.n	c4a2 <__udivsi3+0x46>
    c49e:	03cb      	lsls	r3, r1, #15
    c4a0:	1ac0      	subs	r0, r0, r3
    c4a2:	4152      	adcs	r2, r2
    c4a4:	0b83      	lsrs	r3, r0, #14
    c4a6:	428b      	cmp	r3, r1
    c4a8:	d301      	bcc.n	c4ae <__udivsi3+0x52>
    c4aa:	038b      	lsls	r3, r1, #14
    c4ac:	1ac0      	subs	r0, r0, r3
    c4ae:	4152      	adcs	r2, r2
    c4b0:	0b43      	lsrs	r3, r0, #13
    c4b2:	428b      	cmp	r3, r1
    c4b4:	d301      	bcc.n	c4ba <__udivsi3+0x5e>
    c4b6:	034b      	lsls	r3, r1, #13
    c4b8:	1ac0      	subs	r0, r0, r3
    c4ba:	4152      	adcs	r2, r2
    c4bc:	0b03      	lsrs	r3, r0, #12
    c4be:	428b      	cmp	r3, r1
    c4c0:	d301      	bcc.n	c4c6 <__udivsi3+0x6a>
    c4c2:	030b      	lsls	r3, r1, #12
    c4c4:	1ac0      	subs	r0, r0, r3
    c4c6:	4152      	adcs	r2, r2
    c4c8:	0ac3      	lsrs	r3, r0, #11
    c4ca:	428b      	cmp	r3, r1
    c4cc:	d301      	bcc.n	c4d2 <__udivsi3+0x76>
    c4ce:	02cb      	lsls	r3, r1, #11
    c4d0:	1ac0      	subs	r0, r0, r3
    c4d2:	4152      	adcs	r2, r2
    c4d4:	0a83      	lsrs	r3, r0, #10
    c4d6:	428b      	cmp	r3, r1
    c4d8:	d301      	bcc.n	c4de <__udivsi3+0x82>
    c4da:	028b      	lsls	r3, r1, #10
    c4dc:	1ac0      	subs	r0, r0, r3
    c4de:	4152      	adcs	r2, r2
    c4e0:	0a43      	lsrs	r3, r0, #9
    c4e2:	428b      	cmp	r3, r1
    c4e4:	d301      	bcc.n	c4ea <__udivsi3+0x8e>
    c4e6:	024b      	lsls	r3, r1, #9
    c4e8:	1ac0      	subs	r0, r0, r3
    c4ea:	4152      	adcs	r2, r2
    c4ec:	0a03      	lsrs	r3, r0, #8
    c4ee:	428b      	cmp	r3, r1
    c4f0:	d301      	bcc.n	c4f6 <__udivsi3+0x9a>
    c4f2:	020b      	lsls	r3, r1, #8
    c4f4:	1ac0      	subs	r0, r0, r3
    c4f6:	4152      	adcs	r2, r2
    c4f8:	d2cd      	bcs.n	c496 <__udivsi3+0x3a>
    c4fa:	09c3      	lsrs	r3, r0, #7
    c4fc:	428b      	cmp	r3, r1
    c4fe:	d301      	bcc.n	c504 <__udivsi3+0xa8>
    c500:	01cb      	lsls	r3, r1, #7
    c502:	1ac0      	subs	r0, r0, r3
    c504:	4152      	adcs	r2, r2
    c506:	0983      	lsrs	r3, r0, #6
    c508:	428b      	cmp	r3, r1
    c50a:	d301      	bcc.n	c510 <__udivsi3+0xb4>
    c50c:	018b      	lsls	r3, r1, #6
    c50e:	1ac0      	subs	r0, r0, r3
    c510:	4152      	adcs	r2, r2
    c512:	0943      	lsrs	r3, r0, #5
    c514:	428b      	cmp	r3, r1
    c516:	d301      	bcc.n	c51c <__udivsi3+0xc0>
    c518:	014b      	lsls	r3, r1, #5
    c51a:	1ac0      	subs	r0, r0, r3
    c51c:	4152      	adcs	r2, r2
    c51e:	0903      	lsrs	r3, r0, #4
    c520:	428b      	cmp	r3, r1
    c522:	d301      	bcc.n	c528 <__udivsi3+0xcc>
    c524:	010b      	lsls	r3, r1, #4
    c526:	1ac0      	subs	r0, r0, r3
    c528:	4152      	adcs	r2, r2
    c52a:	08c3      	lsrs	r3, r0, #3
    c52c:	428b      	cmp	r3, r1
    c52e:	d301      	bcc.n	c534 <__udivsi3+0xd8>
    c530:	00cb      	lsls	r3, r1, #3
    c532:	1ac0      	subs	r0, r0, r3
    c534:	4152      	adcs	r2, r2
    c536:	0883      	lsrs	r3, r0, #2
    c538:	428b      	cmp	r3, r1
    c53a:	d301      	bcc.n	c540 <__udivsi3+0xe4>
    c53c:	008b      	lsls	r3, r1, #2
    c53e:	1ac0      	subs	r0, r0, r3
    c540:	4152      	adcs	r2, r2
    c542:	0843      	lsrs	r3, r0, #1
    c544:	428b      	cmp	r3, r1
    c546:	d301      	bcc.n	c54c <__udivsi3+0xf0>
    c548:	004b      	lsls	r3, r1, #1
    c54a:	1ac0      	subs	r0, r0, r3
    c54c:	4152      	adcs	r2, r2
    c54e:	1a41      	subs	r1, r0, r1
    c550:	d200      	bcs.n	c554 <__udivsi3+0xf8>
    c552:	4601      	mov	r1, r0
    c554:	4152      	adcs	r2, r2
    c556:	4610      	mov	r0, r2
    c558:	4770      	bx	lr
    c55a:	e7ff      	b.n	c55c <__udivsi3+0x100>
    c55c:	b501      	push	{r0, lr}
    c55e:	2000      	movs	r0, #0
    c560:	f000 f8f0 	bl	c744 <__aeabi_idiv0>
    c564:	bd02      	pop	{r1, pc}
    c566:	46c0      	nop			; (mov r8, r8)

0000c568 <__aeabi_uidivmod>:
    c568:	2900      	cmp	r1, #0
    c56a:	d0f7      	beq.n	c55c <__udivsi3+0x100>
    c56c:	e776      	b.n	c45c <__udivsi3>
    c56e:	4770      	bx	lr

0000c570 <__divsi3>:
    c570:	4603      	mov	r3, r0
    c572:	430b      	orrs	r3, r1
    c574:	d47f      	bmi.n	c676 <__divsi3+0x106>
    c576:	2200      	movs	r2, #0
    c578:	0843      	lsrs	r3, r0, #1
    c57a:	428b      	cmp	r3, r1
    c57c:	d374      	bcc.n	c668 <__divsi3+0xf8>
    c57e:	0903      	lsrs	r3, r0, #4
    c580:	428b      	cmp	r3, r1
    c582:	d35f      	bcc.n	c644 <__divsi3+0xd4>
    c584:	0a03      	lsrs	r3, r0, #8
    c586:	428b      	cmp	r3, r1
    c588:	d344      	bcc.n	c614 <__divsi3+0xa4>
    c58a:	0b03      	lsrs	r3, r0, #12
    c58c:	428b      	cmp	r3, r1
    c58e:	d328      	bcc.n	c5e2 <__divsi3+0x72>
    c590:	0c03      	lsrs	r3, r0, #16
    c592:	428b      	cmp	r3, r1
    c594:	d30d      	bcc.n	c5b2 <__divsi3+0x42>
    c596:	22ff      	movs	r2, #255	; 0xff
    c598:	0209      	lsls	r1, r1, #8
    c59a:	ba12      	rev	r2, r2
    c59c:	0c03      	lsrs	r3, r0, #16
    c59e:	428b      	cmp	r3, r1
    c5a0:	d302      	bcc.n	c5a8 <__divsi3+0x38>
    c5a2:	1212      	asrs	r2, r2, #8
    c5a4:	0209      	lsls	r1, r1, #8
    c5a6:	d065      	beq.n	c674 <__divsi3+0x104>
    c5a8:	0b03      	lsrs	r3, r0, #12
    c5aa:	428b      	cmp	r3, r1
    c5ac:	d319      	bcc.n	c5e2 <__divsi3+0x72>
    c5ae:	e000      	b.n	c5b2 <__divsi3+0x42>
    c5b0:	0a09      	lsrs	r1, r1, #8
    c5b2:	0bc3      	lsrs	r3, r0, #15
    c5b4:	428b      	cmp	r3, r1
    c5b6:	d301      	bcc.n	c5bc <__divsi3+0x4c>
    c5b8:	03cb      	lsls	r3, r1, #15
    c5ba:	1ac0      	subs	r0, r0, r3
    c5bc:	4152      	adcs	r2, r2
    c5be:	0b83      	lsrs	r3, r0, #14
    c5c0:	428b      	cmp	r3, r1
    c5c2:	d301      	bcc.n	c5c8 <__divsi3+0x58>
    c5c4:	038b      	lsls	r3, r1, #14
    c5c6:	1ac0      	subs	r0, r0, r3
    c5c8:	4152      	adcs	r2, r2
    c5ca:	0b43      	lsrs	r3, r0, #13
    c5cc:	428b      	cmp	r3, r1
    c5ce:	d301      	bcc.n	c5d4 <__divsi3+0x64>
    c5d0:	034b      	lsls	r3, r1, #13
    c5d2:	1ac0      	subs	r0, r0, r3
    c5d4:	4152      	adcs	r2, r2
    c5d6:	0b03      	lsrs	r3, r0, #12
    c5d8:	428b      	cmp	r3, r1
    c5da:	d301      	bcc.n	c5e0 <__divsi3+0x70>
    c5dc:	030b      	lsls	r3, r1, #12
    c5de:	1ac0      	subs	r0, r0, r3
    c5e0:	4152      	adcs	r2, r2
    c5e2:	0ac3      	lsrs	r3, r0, #11
    c5e4:	428b      	cmp	r3, r1
    c5e6:	d301      	bcc.n	c5ec <__divsi3+0x7c>
    c5e8:	02cb      	lsls	r3, r1, #11
    c5ea:	1ac0      	subs	r0, r0, r3
    c5ec:	4152      	adcs	r2, r2
    c5ee:	0a83      	lsrs	r3, r0, #10
    c5f0:	428b      	cmp	r3, r1
    c5f2:	d301      	bcc.n	c5f8 <__divsi3+0x88>
    c5f4:	028b      	lsls	r3, r1, #10
    c5f6:	1ac0      	subs	r0, r0, r3
    c5f8:	4152      	adcs	r2, r2
    c5fa:	0a43      	lsrs	r3, r0, #9
    c5fc:	428b      	cmp	r3, r1
    c5fe:	d301      	bcc.n	c604 <__divsi3+0x94>
    c600:	024b      	lsls	r3, r1, #9
    c602:	1ac0      	subs	r0, r0, r3
    c604:	4152      	adcs	r2, r2
    c606:	0a03      	lsrs	r3, r0, #8
    c608:	428b      	cmp	r3, r1
    c60a:	d301      	bcc.n	c610 <__divsi3+0xa0>
    c60c:	020b      	lsls	r3, r1, #8
    c60e:	1ac0      	subs	r0, r0, r3
    c610:	4152      	adcs	r2, r2
    c612:	d2cd      	bcs.n	c5b0 <__divsi3+0x40>
    c614:	09c3      	lsrs	r3, r0, #7
    c616:	428b      	cmp	r3, r1
    c618:	d301      	bcc.n	c61e <__divsi3+0xae>
    c61a:	01cb      	lsls	r3, r1, #7
    c61c:	1ac0      	subs	r0, r0, r3
    c61e:	4152      	adcs	r2, r2
    c620:	0983      	lsrs	r3, r0, #6
    c622:	428b      	cmp	r3, r1
    c624:	d301      	bcc.n	c62a <__divsi3+0xba>
    c626:	018b      	lsls	r3, r1, #6
    c628:	1ac0      	subs	r0, r0, r3
    c62a:	4152      	adcs	r2, r2
    c62c:	0943      	lsrs	r3, r0, #5
    c62e:	428b      	cmp	r3, r1
    c630:	d301      	bcc.n	c636 <__divsi3+0xc6>
    c632:	014b      	lsls	r3, r1, #5
    c634:	1ac0      	subs	r0, r0, r3
    c636:	4152      	adcs	r2, r2
    c638:	0903      	lsrs	r3, r0, #4
    c63a:	428b      	cmp	r3, r1
    c63c:	d301      	bcc.n	c642 <__divsi3+0xd2>
    c63e:	010b      	lsls	r3, r1, #4
    c640:	1ac0      	subs	r0, r0, r3
    c642:	4152      	adcs	r2, r2
    c644:	08c3      	lsrs	r3, r0, #3
    c646:	428b      	cmp	r3, r1
    c648:	d301      	bcc.n	c64e <__divsi3+0xde>
    c64a:	00cb      	lsls	r3, r1, #3
    c64c:	1ac0      	subs	r0, r0, r3
    c64e:	4152      	adcs	r2, r2
    c650:	0883      	lsrs	r3, r0, #2
    c652:	428b      	cmp	r3, r1
    c654:	d301      	bcc.n	c65a <__divsi3+0xea>
    c656:	008b      	lsls	r3, r1, #2
    c658:	1ac0      	subs	r0, r0, r3
    c65a:	4152      	adcs	r2, r2
    c65c:	0843      	lsrs	r3, r0, #1
    c65e:	428b      	cmp	r3, r1
    c660:	d301      	bcc.n	c666 <__divsi3+0xf6>
    c662:	004b      	lsls	r3, r1, #1
    c664:	1ac0      	subs	r0, r0, r3
    c666:	4152      	adcs	r2, r2
    c668:	1a41      	subs	r1, r0, r1
    c66a:	d200      	bcs.n	c66e <__divsi3+0xfe>
    c66c:	4601      	mov	r1, r0
    c66e:	4152      	adcs	r2, r2
    c670:	4610      	mov	r0, r2
    c672:	4770      	bx	lr
    c674:	e05d      	b.n	c732 <__divsi3+0x1c2>
    c676:	0fca      	lsrs	r2, r1, #31
    c678:	d000      	beq.n	c67c <__divsi3+0x10c>
    c67a:	4249      	negs	r1, r1
    c67c:	1003      	asrs	r3, r0, #32
    c67e:	d300      	bcc.n	c682 <__divsi3+0x112>
    c680:	4240      	negs	r0, r0
    c682:	4053      	eors	r3, r2
    c684:	2200      	movs	r2, #0
    c686:	469c      	mov	ip, r3
    c688:	0903      	lsrs	r3, r0, #4
    c68a:	428b      	cmp	r3, r1
    c68c:	d32d      	bcc.n	c6ea <__divsi3+0x17a>
    c68e:	0a03      	lsrs	r3, r0, #8
    c690:	428b      	cmp	r3, r1
    c692:	d312      	bcc.n	c6ba <__divsi3+0x14a>
    c694:	22fc      	movs	r2, #252	; 0xfc
    c696:	0189      	lsls	r1, r1, #6
    c698:	ba12      	rev	r2, r2
    c69a:	0a03      	lsrs	r3, r0, #8
    c69c:	428b      	cmp	r3, r1
    c69e:	d30c      	bcc.n	c6ba <__divsi3+0x14a>
    c6a0:	0189      	lsls	r1, r1, #6
    c6a2:	1192      	asrs	r2, r2, #6
    c6a4:	428b      	cmp	r3, r1
    c6a6:	d308      	bcc.n	c6ba <__divsi3+0x14a>
    c6a8:	0189      	lsls	r1, r1, #6
    c6aa:	1192      	asrs	r2, r2, #6
    c6ac:	428b      	cmp	r3, r1
    c6ae:	d304      	bcc.n	c6ba <__divsi3+0x14a>
    c6b0:	0189      	lsls	r1, r1, #6
    c6b2:	d03a      	beq.n	c72a <__divsi3+0x1ba>
    c6b4:	1192      	asrs	r2, r2, #6
    c6b6:	e000      	b.n	c6ba <__divsi3+0x14a>
    c6b8:	0989      	lsrs	r1, r1, #6
    c6ba:	09c3      	lsrs	r3, r0, #7
    c6bc:	428b      	cmp	r3, r1
    c6be:	d301      	bcc.n	c6c4 <__divsi3+0x154>
    c6c0:	01cb      	lsls	r3, r1, #7
    c6c2:	1ac0      	subs	r0, r0, r3
    c6c4:	4152      	adcs	r2, r2
    c6c6:	0983      	lsrs	r3, r0, #6
    c6c8:	428b      	cmp	r3, r1
    c6ca:	d301      	bcc.n	c6d0 <__divsi3+0x160>
    c6cc:	018b      	lsls	r3, r1, #6
    c6ce:	1ac0      	subs	r0, r0, r3
    c6d0:	4152      	adcs	r2, r2
    c6d2:	0943      	lsrs	r3, r0, #5
    c6d4:	428b      	cmp	r3, r1
    c6d6:	d301      	bcc.n	c6dc <__divsi3+0x16c>
    c6d8:	014b      	lsls	r3, r1, #5
    c6da:	1ac0      	subs	r0, r0, r3
    c6dc:	4152      	adcs	r2, r2
    c6de:	0903      	lsrs	r3, r0, #4
    c6e0:	428b      	cmp	r3, r1
    c6e2:	d301      	bcc.n	c6e8 <__divsi3+0x178>
    c6e4:	010b      	lsls	r3, r1, #4
    c6e6:	1ac0      	subs	r0, r0, r3
    c6e8:	4152      	adcs	r2, r2
    c6ea:	08c3      	lsrs	r3, r0, #3
    c6ec:	428b      	cmp	r3, r1
    c6ee:	d301      	bcc.n	c6f4 <__divsi3+0x184>
    c6f0:	00cb      	lsls	r3, r1, #3
    c6f2:	1ac0      	subs	r0, r0, r3
    c6f4:	4152      	adcs	r2, r2
    c6f6:	0883      	lsrs	r3, r0, #2
    c6f8:	428b      	cmp	r3, r1
    c6fa:	d301      	bcc.n	c700 <__divsi3+0x190>
    c6fc:	008b      	lsls	r3, r1, #2
    c6fe:	1ac0      	subs	r0, r0, r3
    c700:	4152      	adcs	r2, r2
    c702:	d2d9      	bcs.n	c6b8 <__divsi3+0x148>
    c704:	0843      	lsrs	r3, r0, #1
    c706:	428b      	cmp	r3, r1
    c708:	d301      	bcc.n	c70e <__divsi3+0x19e>
    c70a:	004b      	lsls	r3, r1, #1
    c70c:	1ac0      	subs	r0, r0, r3
    c70e:	4152      	adcs	r2, r2
    c710:	1a41      	subs	r1, r0, r1
    c712:	d200      	bcs.n	c716 <__divsi3+0x1a6>
    c714:	4601      	mov	r1, r0
    c716:	4663      	mov	r3, ip
    c718:	4152      	adcs	r2, r2
    c71a:	105b      	asrs	r3, r3, #1
    c71c:	4610      	mov	r0, r2
    c71e:	d301      	bcc.n	c724 <__divsi3+0x1b4>
    c720:	4240      	negs	r0, r0
    c722:	2b00      	cmp	r3, #0
    c724:	d500      	bpl.n	c728 <__divsi3+0x1b8>
    c726:	4249      	negs	r1, r1
    c728:	4770      	bx	lr
    c72a:	4663      	mov	r3, ip
    c72c:	105b      	asrs	r3, r3, #1
    c72e:	d300      	bcc.n	c732 <__divsi3+0x1c2>
    c730:	4240      	negs	r0, r0
    c732:	b501      	push	{r0, lr}
    c734:	2000      	movs	r0, #0
    c736:	f000 f805 	bl	c744 <__aeabi_idiv0>
    c73a:	bd02      	pop	{r1, pc}

0000c73c <__aeabi_idivmod>:
    c73c:	2900      	cmp	r1, #0
    c73e:	d0f8      	beq.n	c732 <__divsi3+0x1c2>
    c740:	e716      	b.n	c570 <__divsi3>
    c742:	4770      	bx	lr

0000c744 <__aeabi_idiv0>:
    c744:	4770      	bx	lr
    c746:	46c0      	nop			; (mov r8, r8)

0000c748 <__aeabi_lmul>:
    c748:	b5f0      	push	{r4, r5, r6, r7, lr}
    c74a:	46ce      	mov	lr, r9
    c74c:	4647      	mov	r7, r8
    c74e:	0415      	lsls	r5, r2, #16
    c750:	0c2d      	lsrs	r5, r5, #16
    c752:	002e      	movs	r6, r5
    c754:	b580      	push	{r7, lr}
    c756:	0407      	lsls	r7, r0, #16
    c758:	0c14      	lsrs	r4, r2, #16
    c75a:	0c3f      	lsrs	r7, r7, #16
    c75c:	4699      	mov	r9, r3
    c75e:	0c03      	lsrs	r3, r0, #16
    c760:	437e      	muls	r6, r7
    c762:	435d      	muls	r5, r3
    c764:	4367      	muls	r7, r4
    c766:	4363      	muls	r3, r4
    c768:	197f      	adds	r7, r7, r5
    c76a:	0c34      	lsrs	r4, r6, #16
    c76c:	19e4      	adds	r4, r4, r7
    c76e:	469c      	mov	ip, r3
    c770:	42a5      	cmp	r5, r4
    c772:	d903      	bls.n	c77c <__aeabi_lmul+0x34>
    c774:	2380      	movs	r3, #128	; 0x80
    c776:	025b      	lsls	r3, r3, #9
    c778:	4698      	mov	r8, r3
    c77a:	44c4      	add	ip, r8
    c77c:	464b      	mov	r3, r9
    c77e:	4351      	muls	r1, r2
    c780:	4343      	muls	r3, r0
    c782:	0436      	lsls	r6, r6, #16
    c784:	0c36      	lsrs	r6, r6, #16
    c786:	0c25      	lsrs	r5, r4, #16
    c788:	0424      	lsls	r4, r4, #16
    c78a:	4465      	add	r5, ip
    c78c:	19a4      	adds	r4, r4, r6
    c78e:	1859      	adds	r1, r3, r1
    c790:	1949      	adds	r1, r1, r5
    c792:	0020      	movs	r0, r4
    c794:	bc0c      	pop	{r2, r3}
    c796:	4690      	mov	r8, r2
    c798:	4699      	mov	r9, r3
    c79a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000c79c <__libc_init_array>:
    c79c:	b570      	push	{r4, r5, r6, lr}
    c79e:	2600      	movs	r6, #0
    c7a0:	4d0c      	ldr	r5, [pc, #48]	; (c7d4 <__libc_init_array+0x38>)
    c7a2:	4c0d      	ldr	r4, [pc, #52]	; (c7d8 <__libc_init_array+0x3c>)
    c7a4:	1b64      	subs	r4, r4, r5
    c7a6:	10a4      	asrs	r4, r4, #2
    c7a8:	42a6      	cmp	r6, r4
    c7aa:	d109      	bne.n	c7c0 <__libc_init_array+0x24>
    c7ac:	2600      	movs	r6, #0
    c7ae:	f002 fa31 	bl	ec14 <_init>
    c7b2:	4d0a      	ldr	r5, [pc, #40]	; (c7dc <__libc_init_array+0x40>)
    c7b4:	4c0a      	ldr	r4, [pc, #40]	; (c7e0 <__libc_init_array+0x44>)
    c7b6:	1b64      	subs	r4, r4, r5
    c7b8:	10a4      	asrs	r4, r4, #2
    c7ba:	42a6      	cmp	r6, r4
    c7bc:	d105      	bne.n	c7ca <__libc_init_array+0x2e>
    c7be:	bd70      	pop	{r4, r5, r6, pc}
    c7c0:	00b3      	lsls	r3, r6, #2
    c7c2:	58eb      	ldr	r3, [r5, r3]
    c7c4:	4798      	blx	r3
    c7c6:	3601      	adds	r6, #1
    c7c8:	e7ee      	b.n	c7a8 <__libc_init_array+0xc>
    c7ca:	00b3      	lsls	r3, r6, #2
    c7cc:	58eb      	ldr	r3, [r5, r3]
    c7ce:	4798      	blx	r3
    c7d0:	3601      	adds	r6, #1
    c7d2:	e7f2      	b.n	c7ba <__libc_init_array+0x1e>
    c7d4:	0000ec20 	.word	0x0000ec20
    c7d8:	0000ec20 	.word	0x0000ec20
    c7dc:	0000ec20 	.word	0x0000ec20
    c7e0:	0000ec24 	.word	0x0000ec24

0000c7e4 <memcmp>:
    c7e4:	b530      	push	{r4, r5, lr}
    c7e6:	2400      	movs	r4, #0
    c7e8:	42a2      	cmp	r2, r4
    c7ea:	d101      	bne.n	c7f0 <memcmp+0xc>
    c7ec:	2000      	movs	r0, #0
    c7ee:	e005      	b.n	c7fc <memcmp+0x18>
    c7f0:	5d03      	ldrb	r3, [r0, r4]
    c7f2:	1c65      	adds	r5, r4, #1
    c7f4:	5d0c      	ldrb	r4, [r1, r4]
    c7f6:	42a3      	cmp	r3, r4
    c7f8:	d001      	beq.n	c7fe <memcmp+0x1a>
    c7fa:	1b18      	subs	r0, r3, r4
    c7fc:	bd30      	pop	{r4, r5, pc}
    c7fe:	002c      	movs	r4, r5
    c800:	e7f2      	b.n	c7e8 <memcmp+0x4>

0000c802 <memcpy>:
    c802:	2300      	movs	r3, #0
    c804:	b510      	push	{r4, lr}
    c806:	429a      	cmp	r2, r3
    c808:	d100      	bne.n	c80c <memcpy+0xa>
    c80a:	bd10      	pop	{r4, pc}
    c80c:	5ccc      	ldrb	r4, [r1, r3]
    c80e:	54c4      	strb	r4, [r0, r3]
    c810:	3301      	adds	r3, #1
    c812:	e7f8      	b.n	c806 <memcpy+0x4>

0000c814 <memset>:
    c814:	0003      	movs	r3, r0
    c816:	1882      	adds	r2, r0, r2
    c818:	4293      	cmp	r3, r2
    c81a:	d100      	bne.n	c81e <memset+0xa>
    c81c:	4770      	bx	lr
    c81e:	7019      	strb	r1, [r3, #0]
    c820:	3301      	adds	r3, #1
    c822:	e7f9      	b.n	c818 <memset+0x4>

0000c824 <iprintf>:
    c824:	b40f      	push	{r0, r1, r2, r3}
    c826:	4b0b      	ldr	r3, [pc, #44]	; (c854 <iprintf+0x30>)
    c828:	b513      	push	{r0, r1, r4, lr}
    c82a:	681c      	ldr	r4, [r3, #0]
    c82c:	2c00      	cmp	r4, #0
    c82e:	d005      	beq.n	c83c <iprintf+0x18>
    c830:	69a3      	ldr	r3, [r4, #24]
    c832:	2b00      	cmp	r3, #0
    c834:	d102      	bne.n	c83c <iprintf+0x18>
    c836:	0020      	movs	r0, r4
    c838:	f000 fb64 	bl	cf04 <__sinit>
    c83c:	ab05      	add	r3, sp, #20
    c83e:	9a04      	ldr	r2, [sp, #16]
    c840:	68a1      	ldr	r1, [r4, #8]
    c842:	0020      	movs	r0, r4
    c844:	9301      	str	r3, [sp, #4]
    c846:	f000 fe9f 	bl	d588 <_vfiprintf_r>
    c84a:	bc16      	pop	{r1, r2, r4}
    c84c:	bc08      	pop	{r3}
    c84e:	b004      	add	sp, #16
    c850:	4718      	bx	r3
    c852:	46c0      	nop			; (mov r8, r8)
    c854:	200000b8 	.word	0x200000b8

0000c858 <putchar>:
    c858:	4b08      	ldr	r3, [pc, #32]	; (c87c <putchar+0x24>)
    c85a:	b570      	push	{r4, r5, r6, lr}
    c85c:	681c      	ldr	r4, [r3, #0]
    c85e:	0005      	movs	r5, r0
    c860:	2c00      	cmp	r4, #0
    c862:	d005      	beq.n	c870 <putchar+0x18>
    c864:	69a3      	ldr	r3, [r4, #24]
    c866:	2b00      	cmp	r3, #0
    c868:	d102      	bne.n	c870 <putchar+0x18>
    c86a:	0020      	movs	r0, r4
    c86c:	f000 fb4a 	bl	cf04 <__sinit>
    c870:	0029      	movs	r1, r5
    c872:	68a2      	ldr	r2, [r4, #8]
    c874:	0020      	movs	r0, r4
    c876:	f001 f92b 	bl	dad0 <_putc_r>
    c87a:	bd70      	pop	{r4, r5, r6, pc}
    c87c:	200000b8 	.word	0x200000b8

0000c880 <_puts_r>:
    c880:	b570      	push	{r4, r5, r6, lr}
    c882:	0005      	movs	r5, r0
    c884:	000e      	movs	r6, r1
    c886:	2800      	cmp	r0, #0
    c888:	d004      	beq.n	c894 <_puts_r+0x14>
    c88a:	6983      	ldr	r3, [r0, #24]
    c88c:	2b00      	cmp	r3, #0
    c88e:	d101      	bne.n	c894 <_puts_r+0x14>
    c890:	f000 fb38 	bl	cf04 <__sinit>
    c894:	69ab      	ldr	r3, [r5, #24]
    c896:	68ac      	ldr	r4, [r5, #8]
    c898:	2b00      	cmp	r3, #0
    c89a:	d102      	bne.n	c8a2 <_puts_r+0x22>
    c89c:	0028      	movs	r0, r5
    c89e:	f000 fb31 	bl	cf04 <__sinit>
    c8a2:	4b24      	ldr	r3, [pc, #144]	; (c934 <_puts_r+0xb4>)
    c8a4:	429c      	cmp	r4, r3
    c8a6:	d10f      	bne.n	c8c8 <_puts_r+0x48>
    c8a8:	686c      	ldr	r4, [r5, #4]
    c8aa:	89a3      	ldrh	r3, [r4, #12]
    c8ac:	071b      	lsls	r3, r3, #28
    c8ae:	d502      	bpl.n	c8b6 <_puts_r+0x36>
    c8b0:	6923      	ldr	r3, [r4, #16]
    c8b2:	2b00      	cmp	r3, #0
    c8b4:	d120      	bne.n	c8f8 <_puts_r+0x78>
    c8b6:	0021      	movs	r1, r4
    c8b8:	0028      	movs	r0, r5
    c8ba:	f000 f9b5 	bl	cc28 <__swsetup_r>
    c8be:	2800      	cmp	r0, #0
    c8c0:	d01a      	beq.n	c8f8 <_puts_r+0x78>
    c8c2:	2001      	movs	r0, #1
    c8c4:	4240      	negs	r0, r0
    c8c6:	bd70      	pop	{r4, r5, r6, pc}
    c8c8:	4b1b      	ldr	r3, [pc, #108]	; (c938 <_puts_r+0xb8>)
    c8ca:	429c      	cmp	r4, r3
    c8cc:	d101      	bne.n	c8d2 <_puts_r+0x52>
    c8ce:	68ac      	ldr	r4, [r5, #8]
    c8d0:	e7eb      	b.n	c8aa <_puts_r+0x2a>
    c8d2:	4b1a      	ldr	r3, [pc, #104]	; (c93c <_puts_r+0xbc>)
    c8d4:	429c      	cmp	r4, r3
    c8d6:	d1e8      	bne.n	c8aa <_puts_r+0x2a>
    c8d8:	68ec      	ldr	r4, [r5, #12]
    c8da:	e7e6      	b.n	c8aa <_puts_r+0x2a>
    c8dc:	3b01      	subs	r3, #1
    c8de:	3601      	adds	r6, #1
    c8e0:	60a3      	str	r3, [r4, #8]
    c8e2:	2b00      	cmp	r3, #0
    c8e4:	da04      	bge.n	c8f0 <_puts_r+0x70>
    c8e6:	69a2      	ldr	r2, [r4, #24]
    c8e8:	4293      	cmp	r3, r2
    c8ea:	db16      	blt.n	c91a <_puts_r+0x9a>
    c8ec:	290a      	cmp	r1, #10
    c8ee:	d014      	beq.n	c91a <_puts_r+0x9a>
    c8f0:	6823      	ldr	r3, [r4, #0]
    c8f2:	1c5a      	adds	r2, r3, #1
    c8f4:	6022      	str	r2, [r4, #0]
    c8f6:	7019      	strb	r1, [r3, #0]
    c8f8:	7831      	ldrb	r1, [r6, #0]
    c8fa:	68a3      	ldr	r3, [r4, #8]
    c8fc:	2900      	cmp	r1, #0
    c8fe:	d1ed      	bne.n	c8dc <_puts_r+0x5c>
    c900:	3b01      	subs	r3, #1
    c902:	60a3      	str	r3, [r4, #8]
    c904:	2b00      	cmp	r3, #0
    c906:	da0f      	bge.n	c928 <_puts_r+0xa8>
    c908:	0022      	movs	r2, r4
    c90a:	310a      	adds	r1, #10
    c90c:	0028      	movs	r0, r5
    c90e:	f000 f935 	bl	cb7c <__swbuf_r>
    c912:	1c43      	adds	r3, r0, #1
    c914:	d0d5      	beq.n	c8c2 <_puts_r+0x42>
    c916:	200a      	movs	r0, #10
    c918:	e7d5      	b.n	c8c6 <_puts_r+0x46>
    c91a:	0022      	movs	r2, r4
    c91c:	0028      	movs	r0, r5
    c91e:	f000 f92d 	bl	cb7c <__swbuf_r>
    c922:	1c43      	adds	r3, r0, #1
    c924:	d1e8      	bne.n	c8f8 <_puts_r+0x78>
    c926:	e7cc      	b.n	c8c2 <_puts_r+0x42>
    c928:	200a      	movs	r0, #10
    c92a:	6823      	ldr	r3, [r4, #0]
    c92c:	1c5a      	adds	r2, r3, #1
    c92e:	6022      	str	r2, [r4, #0]
    c930:	7018      	strb	r0, [r3, #0]
    c932:	e7c8      	b.n	c8c6 <_puts_r+0x46>
    c934:	0000eba0 	.word	0x0000eba0
    c938:	0000ebc0 	.word	0x0000ebc0
    c93c:	0000eb80 	.word	0x0000eb80

0000c940 <puts>:
    c940:	b510      	push	{r4, lr}
    c942:	4b03      	ldr	r3, [pc, #12]	; (c950 <puts+0x10>)
    c944:	0001      	movs	r1, r0
    c946:	6818      	ldr	r0, [r3, #0]
    c948:	f7ff ff9a 	bl	c880 <_puts_r>
    c94c:	bd10      	pop	{r4, pc}
    c94e:	46c0      	nop			; (mov r8, r8)
    c950:	200000b8 	.word	0x200000b8

0000c954 <rand>:
    c954:	4b15      	ldr	r3, [pc, #84]	; (c9ac <rand+0x58>)
    c956:	b510      	push	{r4, lr}
    c958:	681c      	ldr	r4, [r3, #0]
    c95a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    c95c:	2b00      	cmp	r3, #0
    c95e:	d115      	bne.n	c98c <rand+0x38>
    c960:	2018      	movs	r0, #24
    c962:	f000 fbd1 	bl	d108 <malloc>
    c966:	4b12      	ldr	r3, [pc, #72]	; (c9b0 <rand+0x5c>)
    c968:	63a0      	str	r0, [r4, #56]	; 0x38
    c96a:	8003      	strh	r3, [r0, #0]
    c96c:	4b11      	ldr	r3, [pc, #68]	; (c9b4 <rand+0x60>)
    c96e:	2201      	movs	r2, #1
    c970:	8043      	strh	r3, [r0, #2]
    c972:	4b11      	ldr	r3, [pc, #68]	; (c9b8 <rand+0x64>)
    c974:	8083      	strh	r3, [r0, #4]
    c976:	4b11      	ldr	r3, [pc, #68]	; (c9bc <rand+0x68>)
    c978:	80c3      	strh	r3, [r0, #6]
    c97a:	4b11      	ldr	r3, [pc, #68]	; (c9c0 <rand+0x6c>)
    c97c:	8103      	strh	r3, [r0, #8]
    c97e:	2305      	movs	r3, #5
    c980:	8143      	strh	r3, [r0, #10]
    c982:	3306      	adds	r3, #6
    c984:	8183      	strh	r3, [r0, #12]
    c986:	2300      	movs	r3, #0
    c988:	6102      	str	r2, [r0, #16]
    c98a:	6143      	str	r3, [r0, #20]
    c98c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    c98e:	4a0d      	ldr	r2, [pc, #52]	; (c9c4 <rand+0x70>)
    c990:	6920      	ldr	r0, [r4, #16]
    c992:	6961      	ldr	r1, [r4, #20]
    c994:	4b0c      	ldr	r3, [pc, #48]	; (c9c8 <rand+0x74>)
    c996:	f7ff fed7 	bl	c748 <__aeabi_lmul>
    c99a:	2201      	movs	r2, #1
    c99c:	2300      	movs	r3, #0
    c99e:	1880      	adds	r0, r0, r2
    c9a0:	4159      	adcs	r1, r3
    c9a2:	6120      	str	r0, [r4, #16]
    c9a4:	6161      	str	r1, [r4, #20]
    c9a6:	0048      	lsls	r0, r1, #1
    c9a8:	0840      	lsrs	r0, r0, #1
    c9aa:	bd10      	pop	{r4, pc}
    c9ac:	200000b8 	.word	0x200000b8
    c9b0:	0000330e 	.word	0x0000330e
    c9b4:	ffffabcd 	.word	0xffffabcd
    c9b8:	00001234 	.word	0x00001234
    c9bc:	ffffe66d 	.word	0xffffe66d
    c9c0:	ffffdeec 	.word	0xffffdeec
    c9c4:	4c957f2d 	.word	0x4c957f2d
    c9c8:	5851f42d 	.word	0x5851f42d

0000c9cc <setbuf>:
    c9cc:	424a      	negs	r2, r1
    c9ce:	414a      	adcs	r2, r1
    c9d0:	2380      	movs	r3, #128	; 0x80
    c9d2:	b510      	push	{r4, lr}
    c9d4:	0052      	lsls	r2, r2, #1
    c9d6:	00db      	lsls	r3, r3, #3
    c9d8:	f000 f802 	bl	c9e0 <setvbuf>
    c9dc:	bd10      	pop	{r4, pc}
	...

0000c9e0 <setvbuf>:
    c9e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    c9e2:	001d      	movs	r5, r3
    c9e4:	4b4f      	ldr	r3, [pc, #316]	; (cb24 <setvbuf+0x144>)
    c9e6:	b085      	sub	sp, #20
    c9e8:	681e      	ldr	r6, [r3, #0]
    c9ea:	0004      	movs	r4, r0
    c9ec:	000f      	movs	r7, r1
    c9ee:	9200      	str	r2, [sp, #0]
    c9f0:	2e00      	cmp	r6, #0
    c9f2:	d005      	beq.n	ca00 <setvbuf+0x20>
    c9f4:	69b3      	ldr	r3, [r6, #24]
    c9f6:	2b00      	cmp	r3, #0
    c9f8:	d102      	bne.n	ca00 <setvbuf+0x20>
    c9fa:	0030      	movs	r0, r6
    c9fc:	f000 fa82 	bl	cf04 <__sinit>
    ca00:	4b49      	ldr	r3, [pc, #292]	; (cb28 <setvbuf+0x148>)
    ca02:	429c      	cmp	r4, r3
    ca04:	d150      	bne.n	caa8 <setvbuf+0xc8>
    ca06:	6874      	ldr	r4, [r6, #4]
    ca08:	9b00      	ldr	r3, [sp, #0]
    ca0a:	2b02      	cmp	r3, #2
    ca0c:	d005      	beq.n	ca1a <setvbuf+0x3a>
    ca0e:	2b01      	cmp	r3, #1
    ca10:	d900      	bls.n	ca14 <setvbuf+0x34>
    ca12:	e084      	b.n	cb1e <setvbuf+0x13e>
    ca14:	2d00      	cmp	r5, #0
    ca16:	da00      	bge.n	ca1a <setvbuf+0x3a>
    ca18:	e081      	b.n	cb1e <setvbuf+0x13e>
    ca1a:	0021      	movs	r1, r4
    ca1c:	0030      	movs	r0, r6
    ca1e:	f000 fa03 	bl	ce28 <_fflush_r>
    ca22:	6b61      	ldr	r1, [r4, #52]	; 0x34
    ca24:	2900      	cmp	r1, #0
    ca26:	d008      	beq.n	ca3a <setvbuf+0x5a>
    ca28:	0023      	movs	r3, r4
    ca2a:	3344      	adds	r3, #68	; 0x44
    ca2c:	4299      	cmp	r1, r3
    ca2e:	d002      	beq.n	ca36 <setvbuf+0x56>
    ca30:	0030      	movs	r0, r6
    ca32:	f000 fb73 	bl	d11c <_free_r>
    ca36:	2300      	movs	r3, #0
    ca38:	6363      	str	r3, [r4, #52]	; 0x34
    ca3a:	2300      	movs	r3, #0
    ca3c:	61a3      	str	r3, [r4, #24]
    ca3e:	6063      	str	r3, [r4, #4]
    ca40:	89a3      	ldrh	r3, [r4, #12]
    ca42:	061b      	lsls	r3, r3, #24
    ca44:	d503      	bpl.n	ca4e <setvbuf+0x6e>
    ca46:	6921      	ldr	r1, [r4, #16]
    ca48:	0030      	movs	r0, r6
    ca4a:	f000 fb67 	bl	d11c <_free_r>
    ca4e:	89a3      	ldrh	r3, [r4, #12]
    ca50:	4a36      	ldr	r2, [pc, #216]	; (cb2c <setvbuf+0x14c>)
    ca52:	4013      	ands	r3, r2
    ca54:	81a3      	strh	r3, [r4, #12]
    ca56:	9b00      	ldr	r3, [sp, #0]
    ca58:	2b02      	cmp	r3, #2
    ca5a:	d05a      	beq.n	cb12 <setvbuf+0x132>
    ca5c:	ab03      	add	r3, sp, #12
    ca5e:	aa02      	add	r2, sp, #8
    ca60:	0021      	movs	r1, r4
    ca62:	0030      	movs	r0, r6
    ca64:	f000 fae4 	bl	d030 <__swhatbuf_r>
    ca68:	89a3      	ldrh	r3, [r4, #12]
    ca6a:	4318      	orrs	r0, r3
    ca6c:	81a0      	strh	r0, [r4, #12]
    ca6e:	2d00      	cmp	r5, #0
    ca70:	d124      	bne.n	cabc <setvbuf+0xdc>
    ca72:	9d02      	ldr	r5, [sp, #8]
    ca74:	0028      	movs	r0, r5
    ca76:	f000 fb47 	bl	d108 <malloc>
    ca7a:	9501      	str	r5, [sp, #4]
    ca7c:	1e07      	subs	r7, r0, #0
    ca7e:	d142      	bne.n	cb06 <setvbuf+0x126>
    ca80:	9b02      	ldr	r3, [sp, #8]
    ca82:	9301      	str	r3, [sp, #4]
    ca84:	42ab      	cmp	r3, r5
    ca86:	d139      	bne.n	cafc <setvbuf+0x11c>
    ca88:	2001      	movs	r0, #1
    ca8a:	4240      	negs	r0, r0
    ca8c:	2302      	movs	r3, #2
    ca8e:	89a2      	ldrh	r2, [r4, #12]
    ca90:	4313      	orrs	r3, r2
    ca92:	81a3      	strh	r3, [r4, #12]
    ca94:	2300      	movs	r3, #0
    ca96:	60a3      	str	r3, [r4, #8]
    ca98:	0023      	movs	r3, r4
    ca9a:	3347      	adds	r3, #71	; 0x47
    ca9c:	6023      	str	r3, [r4, #0]
    ca9e:	6123      	str	r3, [r4, #16]
    caa0:	2301      	movs	r3, #1
    caa2:	6163      	str	r3, [r4, #20]
    caa4:	b005      	add	sp, #20
    caa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    caa8:	4b21      	ldr	r3, [pc, #132]	; (cb30 <setvbuf+0x150>)
    caaa:	429c      	cmp	r4, r3
    caac:	d101      	bne.n	cab2 <setvbuf+0xd2>
    caae:	68b4      	ldr	r4, [r6, #8]
    cab0:	e7aa      	b.n	ca08 <setvbuf+0x28>
    cab2:	4b20      	ldr	r3, [pc, #128]	; (cb34 <setvbuf+0x154>)
    cab4:	429c      	cmp	r4, r3
    cab6:	d1a7      	bne.n	ca08 <setvbuf+0x28>
    cab8:	68f4      	ldr	r4, [r6, #12]
    caba:	e7a5      	b.n	ca08 <setvbuf+0x28>
    cabc:	2f00      	cmp	r7, #0
    cabe:	d0d9      	beq.n	ca74 <setvbuf+0x94>
    cac0:	69b3      	ldr	r3, [r6, #24]
    cac2:	2b00      	cmp	r3, #0
    cac4:	d102      	bne.n	cacc <setvbuf+0xec>
    cac6:	0030      	movs	r0, r6
    cac8:	f000 fa1c 	bl	cf04 <__sinit>
    cacc:	9b00      	ldr	r3, [sp, #0]
    cace:	2b01      	cmp	r3, #1
    cad0:	d103      	bne.n	cada <setvbuf+0xfa>
    cad2:	89a3      	ldrh	r3, [r4, #12]
    cad4:	9a00      	ldr	r2, [sp, #0]
    cad6:	431a      	orrs	r2, r3
    cad8:	81a2      	strh	r2, [r4, #12]
    cada:	2008      	movs	r0, #8
    cadc:	89a3      	ldrh	r3, [r4, #12]
    cade:	6027      	str	r7, [r4, #0]
    cae0:	6127      	str	r7, [r4, #16]
    cae2:	6165      	str	r5, [r4, #20]
    cae4:	4018      	ands	r0, r3
    cae6:	d018      	beq.n	cb1a <setvbuf+0x13a>
    cae8:	2001      	movs	r0, #1
    caea:	4018      	ands	r0, r3
    caec:	2300      	movs	r3, #0
    caee:	4298      	cmp	r0, r3
    caf0:	d011      	beq.n	cb16 <setvbuf+0x136>
    caf2:	426d      	negs	r5, r5
    caf4:	60a3      	str	r3, [r4, #8]
    caf6:	61a5      	str	r5, [r4, #24]
    caf8:	0018      	movs	r0, r3
    cafa:	e7d3      	b.n	caa4 <setvbuf+0xc4>
    cafc:	9801      	ldr	r0, [sp, #4]
    cafe:	f000 fb03 	bl	d108 <malloc>
    cb02:	1e07      	subs	r7, r0, #0
    cb04:	d0c0      	beq.n	ca88 <setvbuf+0xa8>
    cb06:	2380      	movs	r3, #128	; 0x80
    cb08:	89a2      	ldrh	r2, [r4, #12]
    cb0a:	9d01      	ldr	r5, [sp, #4]
    cb0c:	4313      	orrs	r3, r2
    cb0e:	81a3      	strh	r3, [r4, #12]
    cb10:	e7d6      	b.n	cac0 <setvbuf+0xe0>
    cb12:	2000      	movs	r0, #0
    cb14:	e7ba      	b.n	ca8c <setvbuf+0xac>
    cb16:	60a5      	str	r5, [r4, #8]
    cb18:	e7c4      	b.n	caa4 <setvbuf+0xc4>
    cb1a:	60a0      	str	r0, [r4, #8]
    cb1c:	e7c2      	b.n	caa4 <setvbuf+0xc4>
    cb1e:	2001      	movs	r0, #1
    cb20:	4240      	negs	r0, r0
    cb22:	e7bf      	b.n	caa4 <setvbuf+0xc4>
    cb24:	200000b8 	.word	0x200000b8
    cb28:	0000eba0 	.word	0x0000eba0
    cb2c:	fffff35c 	.word	0xfffff35c
    cb30:	0000ebc0 	.word	0x0000ebc0
    cb34:	0000eb80 	.word	0x0000eb80

0000cb38 <siprintf>:
    cb38:	b40e      	push	{r1, r2, r3}
    cb3a:	b510      	push	{r4, lr}
    cb3c:	b09d      	sub	sp, #116	; 0x74
    cb3e:	a902      	add	r1, sp, #8
    cb40:	9002      	str	r0, [sp, #8]
    cb42:	6108      	str	r0, [r1, #16]
    cb44:	480b      	ldr	r0, [pc, #44]	; (cb74 <siprintf+0x3c>)
    cb46:	2482      	movs	r4, #130	; 0x82
    cb48:	6088      	str	r0, [r1, #8]
    cb4a:	6148      	str	r0, [r1, #20]
    cb4c:	2001      	movs	r0, #1
    cb4e:	4240      	negs	r0, r0
    cb50:	ab1f      	add	r3, sp, #124	; 0x7c
    cb52:	81c8      	strh	r0, [r1, #14]
    cb54:	4808      	ldr	r0, [pc, #32]	; (cb78 <siprintf+0x40>)
    cb56:	cb04      	ldmia	r3!, {r2}
    cb58:	00a4      	lsls	r4, r4, #2
    cb5a:	6800      	ldr	r0, [r0, #0]
    cb5c:	9301      	str	r3, [sp, #4]
    cb5e:	818c      	strh	r4, [r1, #12]
    cb60:	f000 fbe6 	bl	d330 <_svfiprintf_r>
    cb64:	2300      	movs	r3, #0
    cb66:	9a02      	ldr	r2, [sp, #8]
    cb68:	7013      	strb	r3, [r2, #0]
    cb6a:	b01d      	add	sp, #116	; 0x74
    cb6c:	bc10      	pop	{r4}
    cb6e:	bc08      	pop	{r3}
    cb70:	b003      	add	sp, #12
    cb72:	4718      	bx	r3
    cb74:	7fffffff 	.word	0x7fffffff
    cb78:	200000b8 	.word	0x200000b8

0000cb7c <__swbuf_r>:
    cb7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cb7e:	0005      	movs	r5, r0
    cb80:	000e      	movs	r6, r1
    cb82:	0014      	movs	r4, r2
    cb84:	2800      	cmp	r0, #0
    cb86:	d004      	beq.n	cb92 <__swbuf_r+0x16>
    cb88:	6983      	ldr	r3, [r0, #24]
    cb8a:	2b00      	cmp	r3, #0
    cb8c:	d101      	bne.n	cb92 <__swbuf_r+0x16>
    cb8e:	f000 f9b9 	bl	cf04 <__sinit>
    cb92:	4b22      	ldr	r3, [pc, #136]	; (cc1c <__swbuf_r+0xa0>)
    cb94:	429c      	cmp	r4, r3
    cb96:	d12d      	bne.n	cbf4 <__swbuf_r+0x78>
    cb98:	686c      	ldr	r4, [r5, #4]
    cb9a:	69a3      	ldr	r3, [r4, #24]
    cb9c:	60a3      	str	r3, [r4, #8]
    cb9e:	89a3      	ldrh	r3, [r4, #12]
    cba0:	071b      	lsls	r3, r3, #28
    cba2:	d531      	bpl.n	cc08 <__swbuf_r+0x8c>
    cba4:	6923      	ldr	r3, [r4, #16]
    cba6:	2b00      	cmp	r3, #0
    cba8:	d02e      	beq.n	cc08 <__swbuf_r+0x8c>
    cbaa:	6823      	ldr	r3, [r4, #0]
    cbac:	6922      	ldr	r2, [r4, #16]
    cbae:	b2f7      	uxtb	r7, r6
    cbb0:	1a98      	subs	r0, r3, r2
    cbb2:	6963      	ldr	r3, [r4, #20]
    cbb4:	b2f6      	uxtb	r6, r6
    cbb6:	4298      	cmp	r0, r3
    cbb8:	db05      	blt.n	cbc6 <__swbuf_r+0x4a>
    cbba:	0021      	movs	r1, r4
    cbbc:	0028      	movs	r0, r5
    cbbe:	f000 f933 	bl	ce28 <_fflush_r>
    cbc2:	2800      	cmp	r0, #0
    cbc4:	d126      	bne.n	cc14 <__swbuf_r+0x98>
    cbc6:	68a3      	ldr	r3, [r4, #8]
    cbc8:	3001      	adds	r0, #1
    cbca:	3b01      	subs	r3, #1
    cbcc:	60a3      	str	r3, [r4, #8]
    cbce:	6823      	ldr	r3, [r4, #0]
    cbd0:	1c5a      	adds	r2, r3, #1
    cbd2:	6022      	str	r2, [r4, #0]
    cbd4:	701f      	strb	r7, [r3, #0]
    cbd6:	6963      	ldr	r3, [r4, #20]
    cbd8:	4298      	cmp	r0, r3
    cbda:	d004      	beq.n	cbe6 <__swbuf_r+0x6a>
    cbdc:	89a3      	ldrh	r3, [r4, #12]
    cbde:	07db      	lsls	r3, r3, #31
    cbe0:	d51a      	bpl.n	cc18 <__swbuf_r+0x9c>
    cbe2:	2e0a      	cmp	r6, #10
    cbe4:	d118      	bne.n	cc18 <__swbuf_r+0x9c>
    cbe6:	0021      	movs	r1, r4
    cbe8:	0028      	movs	r0, r5
    cbea:	f000 f91d 	bl	ce28 <_fflush_r>
    cbee:	2800      	cmp	r0, #0
    cbf0:	d012      	beq.n	cc18 <__swbuf_r+0x9c>
    cbf2:	e00f      	b.n	cc14 <__swbuf_r+0x98>
    cbf4:	4b0a      	ldr	r3, [pc, #40]	; (cc20 <__swbuf_r+0xa4>)
    cbf6:	429c      	cmp	r4, r3
    cbf8:	d101      	bne.n	cbfe <__swbuf_r+0x82>
    cbfa:	68ac      	ldr	r4, [r5, #8]
    cbfc:	e7cd      	b.n	cb9a <__swbuf_r+0x1e>
    cbfe:	4b09      	ldr	r3, [pc, #36]	; (cc24 <__swbuf_r+0xa8>)
    cc00:	429c      	cmp	r4, r3
    cc02:	d1ca      	bne.n	cb9a <__swbuf_r+0x1e>
    cc04:	68ec      	ldr	r4, [r5, #12]
    cc06:	e7c8      	b.n	cb9a <__swbuf_r+0x1e>
    cc08:	0021      	movs	r1, r4
    cc0a:	0028      	movs	r0, r5
    cc0c:	f000 f80c 	bl	cc28 <__swsetup_r>
    cc10:	2800      	cmp	r0, #0
    cc12:	d0ca      	beq.n	cbaa <__swbuf_r+0x2e>
    cc14:	2601      	movs	r6, #1
    cc16:	4276      	negs	r6, r6
    cc18:	0030      	movs	r0, r6
    cc1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cc1c:	0000eba0 	.word	0x0000eba0
    cc20:	0000ebc0 	.word	0x0000ebc0
    cc24:	0000eb80 	.word	0x0000eb80

0000cc28 <__swsetup_r>:
    cc28:	4b36      	ldr	r3, [pc, #216]	; (cd04 <__swsetup_r+0xdc>)
    cc2a:	b570      	push	{r4, r5, r6, lr}
    cc2c:	681d      	ldr	r5, [r3, #0]
    cc2e:	0006      	movs	r6, r0
    cc30:	000c      	movs	r4, r1
    cc32:	2d00      	cmp	r5, #0
    cc34:	d005      	beq.n	cc42 <__swsetup_r+0x1a>
    cc36:	69ab      	ldr	r3, [r5, #24]
    cc38:	2b00      	cmp	r3, #0
    cc3a:	d102      	bne.n	cc42 <__swsetup_r+0x1a>
    cc3c:	0028      	movs	r0, r5
    cc3e:	f000 f961 	bl	cf04 <__sinit>
    cc42:	4b31      	ldr	r3, [pc, #196]	; (cd08 <__swsetup_r+0xe0>)
    cc44:	429c      	cmp	r4, r3
    cc46:	d10f      	bne.n	cc68 <__swsetup_r+0x40>
    cc48:	686c      	ldr	r4, [r5, #4]
    cc4a:	230c      	movs	r3, #12
    cc4c:	5ee2      	ldrsh	r2, [r4, r3]
    cc4e:	b293      	uxth	r3, r2
    cc50:	0719      	lsls	r1, r3, #28
    cc52:	d42d      	bmi.n	ccb0 <__swsetup_r+0x88>
    cc54:	06d9      	lsls	r1, r3, #27
    cc56:	d411      	bmi.n	cc7c <__swsetup_r+0x54>
    cc58:	2309      	movs	r3, #9
    cc5a:	2001      	movs	r0, #1
    cc5c:	6033      	str	r3, [r6, #0]
    cc5e:	3337      	adds	r3, #55	; 0x37
    cc60:	4313      	orrs	r3, r2
    cc62:	81a3      	strh	r3, [r4, #12]
    cc64:	4240      	negs	r0, r0
    cc66:	bd70      	pop	{r4, r5, r6, pc}
    cc68:	4b28      	ldr	r3, [pc, #160]	; (cd0c <__swsetup_r+0xe4>)
    cc6a:	429c      	cmp	r4, r3
    cc6c:	d101      	bne.n	cc72 <__swsetup_r+0x4a>
    cc6e:	68ac      	ldr	r4, [r5, #8]
    cc70:	e7eb      	b.n	cc4a <__swsetup_r+0x22>
    cc72:	4b27      	ldr	r3, [pc, #156]	; (cd10 <__swsetup_r+0xe8>)
    cc74:	429c      	cmp	r4, r3
    cc76:	d1e8      	bne.n	cc4a <__swsetup_r+0x22>
    cc78:	68ec      	ldr	r4, [r5, #12]
    cc7a:	e7e6      	b.n	cc4a <__swsetup_r+0x22>
    cc7c:	075b      	lsls	r3, r3, #29
    cc7e:	d513      	bpl.n	cca8 <__swsetup_r+0x80>
    cc80:	6b61      	ldr	r1, [r4, #52]	; 0x34
    cc82:	2900      	cmp	r1, #0
    cc84:	d008      	beq.n	cc98 <__swsetup_r+0x70>
    cc86:	0023      	movs	r3, r4
    cc88:	3344      	adds	r3, #68	; 0x44
    cc8a:	4299      	cmp	r1, r3
    cc8c:	d002      	beq.n	cc94 <__swsetup_r+0x6c>
    cc8e:	0030      	movs	r0, r6
    cc90:	f000 fa44 	bl	d11c <_free_r>
    cc94:	2300      	movs	r3, #0
    cc96:	6363      	str	r3, [r4, #52]	; 0x34
    cc98:	2224      	movs	r2, #36	; 0x24
    cc9a:	89a3      	ldrh	r3, [r4, #12]
    cc9c:	4393      	bics	r3, r2
    cc9e:	81a3      	strh	r3, [r4, #12]
    cca0:	2300      	movs	r3, #0
    cca2:	6063      	str	r3, [r4, #4]
    cca4:	6923      	ldr	r3, [r4, #16]
    cca6:	6023      	str	r3, [r4, #0]
    cca8:	2308      	movs	r3, #8
    ccaa:	89a2      	ldrh	r2, [r4, #12]
    ccac:	4313      	orrs	r3, r2
    ccae:	81a3      	strh	r3, [r4, #12]
    ccb0:	6923      	ldr	r3, [r4, #16]
    ccb2:	2b00      	cmp	r3, #0
    ccb4:	d10b      	bne.n	ccce <__swsetup_r+0xa6>
    ccb6:	21a0      	movs	r1, #160	; 0xa0
    ccb8:	2280      	movs	r2, #128	; 0x80
    ccba:	89a3      	ldrh	r3, [r4, #12]
    ccbc:	0089      	lsls	r1, r1, #2
    ccbe:	0092      	lsls	r2, r2, #2
    ccc0:	400b      	ands	r3, r1
    ccc2:	4293      	cmp	r3, r2
    ccc4:	d003      	beq.n	ccce <__swsetup_r+0xa6>
    ccc6:	0021      	movs	r1, r4
    ccc8:	0030      	movs	r0, r6
    ccca:	f000 f9d9 	bl	d080 <__smakebuf_r>
    ccce:	2301      	movs	r3, #1
    ccd0:	89a2      	ldrh	r2, [r4, #12]
    ccd2:	4013      	ands	r3, r2
    ccd4:	d011      	beq.n	ccfa <__swsetup_r+0xd2>
    ccd6:	2300      	movs	r3, #0
    ccd8:	60a3      	str	r3, [r4, #8]
    ccda:	6963      	ldr	r3, [r4, #20]
    ccdc:	425b      	negs	r3, r3
    ccde:	61a3      	str	r3, [r4, #24]
    cce0:	2000      	movs	r0, #0
    cce2:	6923      	ldr	r3, [r4, #16]
    cce4:	4283      	cmp	r3, r0
    cce6:	d1be      	bne.n	cc66 <__swsetup_r+0x3e>
    cce8:	230c      	movs	r3, #12
    ccea:	5ee2      	ldrsh	r2, [r4, r3]
    ccec:	0613      	lsls	r3, r2, #24
    ccee:	d5ba      	bpl.n	cc66 <__swsetup_r+0x3e>
    ccf0:	2340      	movs	r3, #64	; 0x40
    ccf2:	4313      	orrs	r3, r2
    ccf4:	81a3      	strh	r3, [r4, #12]
    ccf6:	3801      	subs	r0, #1
    ccf8:	e7b5      	b.n	cc66 <__swsetup_r+0x3e>
    ccfa:	0792      	lsls	r2, r2, #30
    ccfc:	d400      	bmi.n	cd00 <__swsetup_r+0xd8>
    ccfe:	6963      	ldr	r3, [r4, #20]
    cd00:	60a3      	str	r3, [r4, #8]
    cd02:	e7ed      	b.n	cce0 <__swsetup_r+0xb8>
    cd04:	200000b8 	.word	0x200000b8
    cd08:	0000eba0 	.word	0x0000eba0
    cd0c:	0000ebc0 	.word	0x0000ebc0
    cd10:	0000eb80 	.word	0x0000eb80

0000cd14 <__sflush_r>:
    cd14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    cd16:	898a      	ldrh	r2, [r1, #12]
    cd18:	0005      	movs	r5, r0
    cd1a:	000c      	movs	r4, r1
    cd1c:	0713      	lsls	r3, r2, #28
    cd1e:	d460      	bmi.n	cde2 <__sflush_r+0xce>
    cd20:	684b      	ldr	r3, [r1, #4]
    cd22:	2b00      	cmp	r3, #0
    cd24:	dc04      	bgt.n	cd30 <__sflush_r+0x1c>
    cd26:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    cd28:	2b00      	cmp	r3, #0
    cd2a:	dc01      	bgt.n	cd30 <__sflush_r+0x1c>
    cd2c:	2000      	movs	r0, #0
    cd2e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    cd30:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    cd32:	2f00      	cmp	r7, #0
    cd34:	d0fa      	beq.n	cd2c <__sflush_r+0x18>
    cd36:	2300      	movs	r3, #0
    cd38:	682e      	ldr	r6, [r5, #0]
    cd3a:	602b      	str	r3, [r5, #0]
    cd3c:	2380      	movs	r3, #128	; 0x80
    cd3e:	015b      	lsls	r3, r3, #5
    cd40:	401a      	ands	r2, r3
    cd42:	d034      	beq.n	cdae <__sflush_r+0x9a>
    cd44:	6d60      	ldr	r0, [r4, #84]	; 0x54
    cd46:	89a3      	ldrh	r3, [r4, #12]
    cd48:	075b      	lsls	r3, r3, #29
    cd4a:	d506      	bpl.n	cd5a <__sflush_r+0x46>
    cd4c:	6863      	ldr	r3, [r4, #4]
    cd4e:	1ac0      	subs	r0, r0, r3
    cd50:	6b63      	ldr	r3, [r4, #52]	; 0x34
    cd52:	2b00      	cmp	r3, #0
    cd54:	d001      	beq.n	cd5a <__sflush_r+0x46>
    cd56:	6c23      	ldr	r3, [r4, #64]	; 0x40
    cd58:	1ac0      	subs	r0, r0, r3
    cd5a:	0002      	movs	r2, r0
    cd5c:	6a21      	ldr	r1, [r4, #32]
    cd5e:	2300      	movs	r3, #0
    cd60:	0028      	movs	r0, r5
    cd62:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    cd64:	47b8      	blx	r7
    cd66:	89a1      	ldrh	r1, [r4, #12]
    cd68:	1c43      	adds	r3, r0, #1
    cd6a:	d106      	bne.n	cd7a <__sflush_r+0x66>
    cd6c:	682b      	ldr	r3, [r5, #0]
    cd6e:	2b1d      	cmp	r3, #29
    cd70:	d831      	bhi.n	cdd6 <__sflush_r+0xc2>
    cd72:	4a2c      	ldr	r2, [pc, #176]	; (ce24 <__sflush_r+0x110>)
    cd74:	40da      	lsrs	r2, r3
    cd76:	07d3      	lsls	r3, r2, #31
    cd78:	d52d      	bpl.n	cdd6 <__sflush_r+0xc2>
    cd7a:	2300      	movs	r3, #0
    cd7c:	6063      	str	r3, [r4, #4]
    cd7e:	6923      	ldr	r3, [r4, #16]
    cd80:	6023      	str	r3, [r4, #0]
    cd82:	04cb      	lsls	r3, r1, #19
    cd84:	d505      	bpl.n	cd92 <__sflush_r+0x7e>
    cd86:	1c43      	adds	r3, r0, #1
    cd88:	d102      	bne.n	cd90 <__sflush_r+0x7c>
    cd8a:	682b      	ldr	r3, [r5, #0]
    cd8c:	2b00      	cmp	r3, #0
    cd8e:	d100      	bne.n	cd92 <__sflush_r+0x7e>
    cd90:	6560      	str	r0, [r4, #84]	; 0x54
    cd92:	6b61      	ldr	r1, [r4, #52]	; 0x34
    cd94:	602e      	str	r6, [r5, #0]
    cd96:	2900      	cmp	r1, #0
    cd98:	d0c8      	beq.n	cd2c <__sflush_r+0x18>
    cd9a:	0023      	movs	r3, r4
    cd9c:	3344      	adds	r3, #68	; 0x44
    cd9e:	4299      	cmp	r1, r3
    cda0:	d002      	beq.n	cda8 <__sflush_r+0x94>
    cda2:	0028      	movs	r0, r5
    cda4:	f000 f9ba 	bl	d11c <_free_r>
    cda8:	2000      	movs	r0, #0
    cdaa:	6360      	str	r0, [r4, #52]	; 0x34
    cdac:	e7bf      	b.n	cd2e <__sflush_r+0x1a>
    cdae:	2301      	movs	r3, #1
    cdb0:	6a21      	ldr	r1, [r4, #32]
    cdb2:	0028      	movs	r0, r5
    cdb4:	47b8      	blx	r7
    cdb6:	1c43      	adds	r3, r0, #1
    cdb8:	d1c5      	bne.n	cd46 <__sflush_r+0x32>
    cdba:	682b      	ldr	r3, [r5, #0]
    cdbc:	2b00      	cmp	r3, #0
    cdbe:	d0c2      	beq.n	cd46 <__sflush_r+0x32>
    cdc0:	2b1d      	cmp	r3, #29
    cdc2:	d001      	beq.n	cdc8 <__sflush_r+0xb4>
    cdc4:	2b16      	cmp	r3, #22
    cdc6:	d101      	bne.n	cdcc <__sflush_r+0xb8>
    cdc8:	602e      	str	r6, [r5, #0]
    cdca:	e7af      	b.n	cd2c <__sflush_r+0x18>
    cdcc:	2340      	movs	r3, #64	; 0x40
    cdce:	89a2      	ldrh	r2, [r4, #12]
    cdd0:	4313      	orrs	r3, r2
    cdd2:	81a3      	strh	r3, [r4, #12]
    cdd4:	e7ab      	b.n	cd2e <__sflush_r+0x1a>
    cdd6:	2340      	movs	r3, #64	; 0x40
    cdd8:	430b      	orrs	r3, r1
    cdda:	2001      	movs	r0, #1
    cddc:	81a3      	strh	r3, [r4, #12]
    cdde:	4240      	negs	r0, r0
    cde0:	e7a5      	b.n	cd2e <__sflush_r+0x1a>
    cde2:	690f      	ldr	r7, [r1, #16]
    cde4:	2f00      	cmp	r7, #0
    cde6:	d0a1      	beq.n	cd2c <__sflush_r+0x18>
    cde8:	680b      	ldr	r3, [r1, #0]
    cdea:	600f      	str	r7, [r1, #0]
    cdec:	1bdb      	subs	r3, r3, r7
    cdee:	9301      	str	r3, [sp, #4]
    cdf0:	2300      	movs	r3, #0
    cdf2:	0792      	lsls	r2, r2, #30
    cdf4:	d100      	bne.n	cdf8 <__sflush_r+0xe4>
    cdf6:	694b      	ldr	r3, [r1, #20]
    cdf8:	60a3      	str	r3, [r4, #8]
    cdfa:	9b01      	ldr	r3, [sp, #4]
    cdfc:	2b00      	cmp	r3, #0
    cdfe:	dc00      	bgt.n	ce02 <__sflush_r+0xee>
    ce00:	e794      	b.n	cd2c <__sflush_r+0x18>
    ce02:	9b01      	ldr	r3, [sp, #4]
    ce04:	003a      	movs	r2, r7
    ce06:	6a21      	ldr	r1, [r4, #32]
    ce08:	0028      	movs	r0, r5
    ce0a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    ce0c:	47b0      	blx	r6
    ce0e:	2800      	cmp	r0, #0
    ce10:	dc03      	bgt.n	ce1a <__sflush_r+0x106>
    ce12:	2340      	movs	r3, #64	; 0x40
    ce14:	89a2      	ldrh	r2, [r4, #12]
    ce16:	4313      	orrs	r3, r2
    ce18:	e7df      	b.n	cdda <__sflush_r+0xc6>
    ce1a:	9b01      	ldr	r3, [sp, #4]
    ce1c:	183f      	adds	r7, r7, r0
    ce1e:	1a1b      	subs	r3, r3, r0
    ce20:	9301      	str	r3, [sp, #4]
    ce22:	e7ea      	b.n	cdfa <__sflush_r+0xe6>
    ce24:	20400001 	.word	0x20400001

0000ce28 <_fflush_r>:
    ce28:	690b      	ldr	r3, [r1, #16]
    ce2a:	b570      	push	{r4, r5, r6, lr}
    ce2c:	0005      	movs	r5, r0
    ce2e:	000c      	movs	r4, r1
    ce30:	2b00      	cmp	r3, #0
    ce32:	d101      	bne.n	ce38 <_fflush_r+0x10>
    ce34:	2000      	movs	r0, #0
    ce36:	bd70      	pop	{r4, r5, r6, pc}
    ce38:	2800      	cmp	r0, #0
    ce3a:	d004      	beq.n	ce46 <_fflush_r+0x1e>
    ce3c:	6983      	ldr	r3, [r0, #24]
    ce3e:	2b00      	cmp	r3, #0
    ce40:	d101      	bne.n	ce46 <_fflush_r+0x1e>
    ce42:	f000 f85f 	bl	cf04 <__sinit>
    ce46:	4b0b      	ldr	r3, [pc, #44]	; (ce74 <_fflush_r+0x4c>)
    ce48:	429c      	cmp	r4, r3
    ce4a:	d109      	bne.n	ce60 <_fflush_r+0x38>
    ce4c:	686c      	ldr	r4, [r5, #4]
    ce4e:	220c      	movs	r2, #12
    ce50:	5ea3      	ldrsh	r3, [r4, r2]
    ce52:	2b00      	cmp	r3, #0
    ce54:	d0ee      	beq.n	ce34 <_fflush_r+0xc>
    ce56:	0021      	movs	r1, r4
    ce58:	0028      	movs	r0, r5
    ce5a:	f7ff ff5b 	bl	cd14 <__sflush_r>
    ce5e:	e7ea      	b.n	ce36 <_fflush_r+0xe>
    ce60:	4b05      	ldr	r3, [pc, #20]	; (ce78 <_fflush_r+0x50>)
    ce62:	429c      	cmp	r4, r3
    ce64:	d101      	bne.n	ce6a <_fflush_r+0x42>
    ce66:	68ac      	ldr	r4, [r5, #8]
    ce68:	e7f1      	b.n	ce4e <_fflush_r+0x26>
    ce6a:	4b04      	ldr	r3, [pc, #16]	; (ce7c <_fflush_r+0x54>)
    ce6c:	429c      	cmp	r4, r3
    ce6e:	d1ee      	bne.n	ce4e <_fflush_r+0x26>
    ce70:	68ec      	ldr	r4, [r5, #12]
    ce72:	e7ec      	b.n	ce4e <_fflush_r+0x26>
    ce74:	0000eba0 	.word	0x0000eba0
    ce78:	0000ebc0 	.word	0x0000ebc0
    ce7c:	0000eb80 	.word	0x0000eb80

0000ce80 <_cleanup_r>:
    ce80:	b510      	push	{r4, lr}
    ce82:	4902      	ldr	r1, [pc, #8]	; (ce8c <_cleanup_r+0xc>)
    ce84:	f000 f8b2 	bl	cfec <_fwalk_reent>
    ce88:	bd10      	pop	{r4, pc}
    ce8a:	46c0      	nop			; (mov r8, r8)
    ce8c:	0000ce29 	.word	0x0000ce29

0000ce90 <std.isra.0>:
    ce90:	2300      	movs	r3, #0
    ce92:	b510      	push	{r4, lr}
    ce94:	0004      	movs	r4, r0
    ce96:	6003      	str	r3, [r0, #0]
    ce98:	6043      	str	r3, [r0, #4]
    ce9a:	6083      	str	r3, [r0, #8]
    ce9c:	8181      	strh	r1, [r0, #12]
    ce9e:	6643      	str	r3, [r0, #100]	; 0x64
    cea0:	81c2      	strh	r2, [r0, #14]
    cea2:	6103      	str	r3, [r0, #16]
    cea4:	6143      	str	r3, [r0, #20]
    cea6:	6183      	str	r3, [r0, #24]
    cea8:	0019      	movs	r1, r3
    ceaa:	2208      	movs	r2, #8
    ceac:	305c      	adds	r0, #92	; 0x5c
    ceae:	f7ff fcb1 	bl	c814 <memset>
    ceb2:	4b05      	ldr	r3, [pc, #20]	; (cec8 <std.isra.0+0x38>)
    ceb4:	6224      	str	r4, [r4, #32]
    ceb6:	6263      	str	r3, [r4, #36]	; 0x24
    ceb8:	4b04      	ldr	r3, [pc, #16]	; (cecc <std.isra.0+0x3c>)
    ceba:	62a3      	str	r3, [r4, #40]	; 0x28
    cebc:	4b04      	ldr	r3, [pc, #16]	; (ced0 <std.isra.0+0x40>)
    cebe:	62e3      	str	r3, [r4, #44]	; 0x2c
    cec0:	4b04      	ldr	r3, [pc, #16]	; (ced4 <std.isra.0+0x44>)
    cec2:	6323      	str	r3, [r4, #48]	; 0x30
    cec4:	bd10      	pop	{r4, pc}
    cec6:	46c0      	nop			; (mov r8, r8)
    cec8:	0000db61 	.word	0x0000db61
    cecc:	0000db89 	.word	0x0000db89
    ced0:	0000dbc1 	.word	0x0000dbc1
    ced4:	0000dbed 	.word	0x0000dbed

0000ced8 <__sfmoreglue>:
    ced8:	b570      	push	{r4, r5, r6, lr}
    ceda:	2568      	movs	r5, #104	; 0x68
    cedc:	1e4a      	subs	r2, r1, #1
    cede:	4355      	muls	r5, r2
    cee0:	000e      	movs	r6, r1
    cee2:	0029      	movs	r1, r5
    cee4:	3174      	adds	r1, #116	; 0x74
    cee6:	f000 f963 	bl	d1b0 <_malloc_r>
    ceea:	1e04      	subs	r4, r0, #0
    ceec:	d008      	beq.n	cf00 <__sfmoreglue+0x28>
    ceee:	2100      	movs	r1, #0
    cef0:	002a      	movs	r2, r5
    cef2:	6001      	str	r1, [r0, #0]
    cef4:	6046      	str	r6, [r0, #4]
    cef6:	300c      	adds	r0, #12
    cef8:	60a0      	str	r0, [r4, #8]
    cefa:	3268      	adds	r2, #104	; 0x68
    cefc:	f7ff fc8a 	bl	c814 <memset>
    cf00:	0020      	movs	r0, r4
    cf02:	bd70      	pop	{r4, r5, r6, pc}

0000cf04 <__sinit>:
    cf04:	6983      	ldr	r3, [r0, #24]
    cf06:	b513      	push	{r0, r1, r4, lr}
    cf08:	0004      	movs	r4, r0
    cf0a:	2b00      	cmp	r3, #0
    cf0c:	d128      	bne.n	cf60 <__sinit+0x5c>
    cf0e:	6483      	str	r3, [r0, #72]	; 0x48
    cf10:	64c3      	str	r3, [r0, #76]	; 0x4c
    cf12:	6503      	str	r3, [r0, #80]	; 0x50
    cf14:	4b13      	ldr	r3, [pc, #76]	; (cf64 <__sinit+0x60>)
    cf16:	4a14      	ldr	r2, [pc, #80]	; (cf68 <__sinit+0x64>)
    cf18:	681b      	ldr	r3, [r3, #0]
    cf1a:	6282      	str	r2, [r0, #40]	; 0x28
    cf1c:	9301      	str	r3, [sp, #4]
    cf1e:	4298      	cmp	r0, r3
    cf20:	d101      	bne.n	cf26 <__sinit+0x22>
    cf22:	2301      	movs	r3, #1
    cf24:	6183      	str	r3, [r0, #24]
    cf26:	0020      	movs	r0, r4
    cf28:	f000 f820 	bl	cf6c <__sfp>
    cf2c:	6060      	str	r0, [r4, #4]
    cf2e:	0020      	movs	r0, r4
    cf30:	f000 f81c 	bl	cf6c <__sfp>
    cf34:	60a0      	str	r0, [r4, #8]
    cf36:	0020      	movs	r0, r4
    cf38:	f000 f818 	bl	cf6c <__sfp>
    cf3c:	2200      	movs	r2, #0
    cf3e:	60e0      	str	r0, [r4, #12]
    cf40:	2104      	movs	r1, #4
    cf42:	6860      	ldr	r0, [r4, #4]
    cf44:	f7ff ffa4 	bl	ce90 <std.isra.0>
    cf48:	2201      	movs	r2, #1
    cf4a:	2109      	movs	r1, #9
    cf4c:	68a0      	ldr	r0, [r4, #8]
    cf4e:	f7ff ff9f 	bl	ce90 <std.isra.0>
    cf52:	2202      	movs	r2, #2
    cf54:	2112      	movs	r1, #18
    cf56:	68e0      	ldr	r0, [r4, #12]
    cf58:	f7ff ff9a 	bl	ce90 <std.isra.0>
    cf5c:	2301      	movs	r3, #1
    cf5e:	61a3      	str	r3, [r4, #24]
    cf60:	bd13      	pop	{r0, r1, r4, pc}
    cf62:	46c0      	nop			; (mov r8, r8)
    cf64:	0000eb7c 	.word	0x0000eb7c
    cf68:	0000ce81 	.word	0x0000ce81

0000cf6c <__sfp>:
    cf6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cf6e:	4b1e      	ldr	r3, [pc, #120]	; (cfe8 <__sfp+0x7c>)
    cf70:	0007      	movs	r7, r0
    cf72:	681e      	ldr	r6, [r3, #0]
    cf74:	69b3      	ldr	r3, [r6, #24]
    cf76:	2b00      	cmp	r3, #0
    cf78:	d102      	bne.n	cf80 <__sfp+0x14>
    cf7a:	0030      	movs	r0, r6
    cf7c:	f7ff ffc2 	bl	cf04 <__sinit>
    cf80:	3648      	adds	r6, #72	; 0x48
    cf82:	68b4      	ldr	r4, [r6, #8]
    cf84:	6873      	ldr	r3, [r6, #4]
    cf86:	3b01      	subs	r3, #1
    cf88:	d504      	bpl.n	cf94 <__sfp+0x28>
    cf8a:	6833      	ldr	r3, [r6, #0]
    cf8c:	2b00      	cmp	r3, #0
    cf8e:	d007      	beq.n	cfa0 <__sfp+0x34>
    cf90:	6836      	ldr	r6, [r6, #0]
    cf92:	e7f6      	b.n	cf82 <__sfp+0x16>
    cf94:	220c      	movs	r2, #12
    cf96:	5ea5      	ldrsh	r5, [r4, r2]
    cf98:	2d00      	cmp	r5, #0
    cf9a:	d00d      	beq.n	cfb8 <__sfp+0x4c>
    cf9c:	3468      	adds	r4, #104	; 0x68
    cf9e:	e7f2      	b.n	cf86 <__sfp+0x1a>
    cfa0:	2104      	movs	r1, #4
    cfa2:	0038      	movs	r0, r7
    cfa4:	f7ff ff98 	bl	ced8 <__sfmoreglue>
    cfa8:	6030      	str	r0, [r6, #0]
    cfaa:	2800      	cmp	r0, #0
    cfac:	d1f0      	bne.n	cf90 <__sfp+0x24>
    cfae:	230c      	movs	r3, #12
    cfb0:	0004      	movs	r4, r0
    cfb2:	603b      	str	r3, [r7, #0]
    cfb4:	0020      	movs	r0, r4
    cfb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cfb8:	2301      	movs	r3, #1
    cfba:	0020      	movs	r0, r4
    cfbc:	425b      	negs	r3, r3
    cfbe:	81e3      	strh	r3, [r4, #14]
    cfc0:	3302      	adds	r3, #2
    cfc2:	81a3      	strh	r3, [r4, #12]
    cfc4:	6665      	str	r5, [r4, #100]	; 0x64
    cfc6:	6025      	str	r5, [r4, #0]
    cfc8:	60a5      	str	r5, [r4, #8]
    cfca:	6065      	str	r5, [r4, #4]
    cfcc:	6125      	str	r5, [r4, #16]
    cfce:	6165      	str	r5, [r4, #20]
    cfd0:	61a5      	str	r5, [r4, #24]
    cfd2:	2208      	movs	r2, #8
    cfd4:	0029      	movs	r1, r5
    cfd6:	305c      	adds	r0, #92	; 0x5c
    cfd8:	f7ff fc1c 	bl	c814 <memset>
    cfdc:	6365      	str	r5, [r4, #52]	; 0x34
    cfde:	63a5      	str	r5, [r4, #56]	; 0x38
    cfe0:	64a5      	str	r5, [r4, #72]	; 0x48
    cfe2:	64e5      	str	r5, [r4, #76]	; 0x4c
    cfe4:	e7e6      	b.n	cfb4 <__sfp+0x48>
    cfe6:	46c0      	nop			; (mov r8, r8)
    cfe8:	0000eb7c 	.word	0x0000eb7c

0000cfec <_fwalk_reent>:
    cfec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    cfee:	0004      	movs	r4, r0
    cff0:	0007      	movs	r7, r0
    cff2:	2600      	movs	r6, #0
    cff4:	9101      	str	r1, [sp, #4]
    cff6:	3448      	adds	r4, #72	; 0x48
    cff8:	2c00      	cmp	r4, #0
    cffa:	d101      	bne.n	d000 <_fwalk_reent+0x14>
    cffc:	0030      	movs	r0, r6
    cffe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    d000:	6863      	ldr	r3, [r4, #4]
    d002:	68a5      	ldr	r5, [r4, #8]
    d004:	9300      	str	r3, [sp, #0]
    d006:	9b00      	ldr	r3, [sp, #0]
    d008:	3b01      	subs	r3, #1
    d00a:	9300      	str	r3, [sp, #0]
    d00c:	d501      	bpl.n	d012 <_fwalk_reent+0x26>
    d00e:	6824      	ldr	r4, [r4, #0]
    d010:	e7f2      	b.n	cff8 <_fwalk_reent+0xc>
    d012:	89ab      	ldrh	r3, [r5, #12]
    d014:	2b01      	cmp	r3, #1
    d016:	d908      	bls.n	d02a <_fwalk_reent+0x3e>
    d018:	220e      	movs	r2, #14
    d01a:	5eab      	ldrsh	r3, [r5, r2]
    d01c:	3301      	adds	r3, #1
    d01e:	d004      	beq.n	d02a <_fwalk_reent+0x3e>
    d020:	0029      	movs	r1, r5
    d022:	0038      	movs	r0, r7
    d024:	9b01      	ldr	r3, [sp, #4]
    d026:	4798      	blx	r3
    d028:	4306      	orrs	r6, r0
    d02a:	3568      	adds	r5, #104	; 0x68
    d02c:	e7eb      	b.n	d006 <_fwalk_reent+0x1a>
	...

0000d030 <__swhatbuf_r>:
    d030:	b570      	push	{r4, r5, r6, lr}
    d032:	000e      	movs	r6, r1
    d034:	001d      	movs	r5, r3
    d036:	230e      	movs	r3, #14
    d038:	5ec9      	ldrsh	r1, [r1, r3]
    d03a:	b090      	sub	sp, #64	; 0x40
    d03c:	0014      	movs	r4, r2
    d03e:	2900      	cmp	r1, #0
    d040:	da07      	bge.n	d052 <__swhatbuf_r+0x22>
    d042:	2300      	movs	r3, #0
    d044:	602b      	str	r3, [r5, #0]
    d046:	89b3      	ldrh	r3, [r6, #12]
    d048:	061b      	lsls	r3, r3, #24
    d04a:	d411      	bmi.n	d070 <__swhatbuf_r+0x40>
    d04c:	2380      	movs	r3, #128	; 0x80
    d04e:	00db      	lsls	r3, r3, #3
    d050:	e00f      	b.n	d072 <__swhatbuf_r+0x42>
    d052:	aa01      	add	r2, sp, #4
    d054:	f000 fdf6 	bl	dc44 <_fstat_r>
    d058:	2800      	cmp	r0, #0
    d05a:	dbf2      	blt.n	d042 <__swhatbuf_r+0x12>
    d05c:	22f0      	movs	r2, #240	; 0xf0
    d05e:	9b02      	ldr	r3, [sp, #8]
    d060:	0212      	lsls	r2, r2, #8
    d062:	4013      	ands	r3, r2
    d064:	4a05      	ldr	r2, [pc, #20]	; (d07c <__swhatbuf_r+0x4c>)
    d066:	189b      	adds	r3, r3, r2
    d068:	425a      	negs	r2, r3
    d06a:	4153      	adcs	r3, r2
    d06c:	602b      	str	r3, [r5, #0]
    d06e:	e7ed      	b.n	d04c <__swhatbuf_r+0x1c>
    d070:	2340      	movs	r3, #64	; 0x40
    d072:	2000      	movs	r0, #0
    d074:	6023      	str	r3, [r4, #0]
    d076:	b010      	add	sp, #64	; 0x40
    d078:	bd70      	pop	{r4, r5, r6, pc}
    d07a:	46c0      	nop			; (mov r8, r8)
    d07c:	ffffe000 	.word	0xffffe000

0000d080 <__smakebuf_r>:
    d080:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    d082:	2602      	movs	r6, #2
    d084:	898b      	ldrh	r3, [r1, #12]
    d086:	0005      	movs	r5, r0
    d088:	000c      	movs	r4, r1
    d08a:	4233      	tst	r3, r6
    d08c:	d006      	beq.n	d09c <__smakebuf_r+0x1c>
    d08e:	0023      	movs	r3, r4
    d090:	3347      	adds	r3, #71	; 0x47
    d092:	6023      	str	r3, [r4, #0]
    d094:	6123      	str	r3, [r4, #16]
    d096:	2301      	movs	r3, #1
    d098:	6163      	str	r3, [r4, #20]
    d09a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    d09c:	ab01      	add	r3, sp, #4
    d09e:	466a      	mov	r2, sp
    d0a0:	f7ff ffc6 	bl	d030 <__swhatbuf_r>
    d0a4:	9900      	ldr	r1, [sp, #0]
    d0a6:	0007      	movs	r7, r0
    d0a8:	0028      	movs	r0, r5
    d0aa:	f000 f881 	bl	d1b0 <_malloc_r>
    d0ae:	2800      	cmp	r0, #0
    d0b0:	d108      	bne.n	d0c4 <__smakebuf_r+0x44>
    d0b2:	220c      	movs	r2, #12
    d0b4:	5ea3      	ldrsh	r3, [r4, r2]
    d0b6:	059a      	lsls	r2, r3, #22
    d0b8:	d4ef      	bmi.n	d09a <__smakebuf_r+0x1a>
    d0ba:	2203      	movs	r2, #3
    d0bc:	4393      	bics	r3, r2
    d0be:	431e      	orrs	r6, r3
    d0c0:	81a6      	strh	r6, [r4, #12]
    d0c2:	e7e4      	b.n	d08e <__smakebuf_r+0xe>
    d0c4:	4b0f      	ldr	r3, [pc, #60]	; (d104 <__smakebuf_r+0x84>)
    d0c6:	62ab      	str	r3, [r5, #40]	; 0x28
    d0c8:	2380      	movs	r3, #128	; 0x80
    d0ca:	89a2      	ldrh	r2, [r4, #12]
    d0cc:	6020      	str	r0, [r4, #0]
    d0ce:	4313      	orrs	r3, r2
    d0d0:	81a3      	strh	r3, [r4, #12]
    d0d2:	9b00      	ldr	r3, [sp, #0]
    d0d4:	6120      	str	r0, [r4, #16]
    d0d6:	6163      	str	r3, [r4, #20]
    d0d8:	9b01      	ldr	r3, [sp, #4]
    d0da:	2b00      	cmp	r3, #0
    d0dc:	d00d      	beq.n	d0fa <__smakebuf_r+0x7a>
    d0de:	230e      	movs	r3, #14
    d0e0:	5ee1      	ldrsh	r1, [r4, r3]
    d0e2:	0028      	movs	r0, r5
    d0e4:	f000 fdc0 	bl	dc68 <_isatty_r>
    d0e8:	2800      	cmp	r0, #0
    d0ea:	d006      	beq.n	d0fa <__smakebuf_r+0x7a>
    d0ec:	2203      	movs	r2, #3
    d0ee:	89a3      	ldrh	r3, [r4, #12]
    d0f0:	4393      	bics	r3, r2
    d0f2:	001a      	movs	r2, r3
    d0f4:	2301      	movs	r3, #1
    d0f6:	4313      	orrs	r3, r2
    d0f8:	81a3      	strh	r3, [r4, #12]
    d0fa:	89a0      	ldrh	r0, [r4, #12]
    d0fc:	4338      	orrs	r0, r7
    d0fe:	81a0      	strh	r0, [r4, #12]
    d100:	e7cb      	b.n	d09a <__smakebuf_r+0x1a>
    d102:	46c0      	nop			; (mov r8, r8)
    d104:	0000ce81 	.word	0x0000ce81

0000d108 <malloc>:
    d108:	b510      	push	{r4, lr}
    d10a:	4b03      	ldr	r3, [pc, #12]	; (d118 <malloc+0x10>)
    d10c:	0001      	movs	r1, r0
    d10e:	6818      	ldr	r0, [r3, #0]
    d110:	f000 f84e 	bl	d1b0 <_malloc_r>
    d114:	bd10      	pop	{r4, pc}
    d116:	46c0      	nop			; (mov r8, r8)
    d118:	200000b8 	.word	0x200000b8

0000d11c <_free_r>:
    d11c:	b570      	push	{r4, r5, r6, lr}
    d11e:	0005      	movs	r5, r0
    d120:	2900      	cmp	r1, #0
    d122:	d010      	beq.n	d146 <_free_r+0x2a>
    d124:	1f0c      	subs	r4, r1, #4
    d126:	6823      	ldr	r3, [r4, #0]
    d128:	2b00      	cmp	r3, #0
    d12a:	da00      	bge.n	d12e <_free_r+0x12>
    d12c:	18e4      	adds	r4, r4, r3
    d12e:	0028      	movs	r0, r5
    d130:	f000 fddd 	bl	dcee <__malloc_lock>
    d134:	4a1d      	ldr	r2, [pc, #116]	; (d1ac <_free_r+0x90>)
    d136:	6813      	ldr	r3, [r2, #0]
    d138:	2b00      	cmp	r3, #0
    d13a:	d105      	bne.n	d148 <_free_r+0x2c>
    d13c:	6063      	str	r3, [r4, #4]
    d13e:	6014      	str	r4, [r2, #0]
    d140:	0028      	movs	r0, r5
    d142:	f000 fdd5 	bl	dcf0 <__malloc_unlock>
    d146:	bd70      	pop	{r4, r5, r6, pc}
    d148:	42a3      	cmp	r3, r4
    d14a:	d909      	bls.n	d160 <_free_r+0x44>
    d14c:	6821      	ldr	r1, [r4, #0]
    d14e:	1860      	adds	r0, r4, r1
    d150:	4283      	cmp	r3, r0
    d152:	d1f3      	bne.n	d13c <_free_r+0x20>
    d154:	6818      	ldr	r0, [r3, #0]
    d156:	685b      	ldr	r3, [r3, #4]
    d158:	1841      	adds	r1, r0, r1
    d15a:	6021      	str	r1, [r4, #0]
    d15c:	e7ee      	b.n	d13c <_free_r+0x20>
    d15e:	0013      	movs	r3, r2
    d160:	685a      	ldr	r2, [r3, #4]
    d162:	2a00      	cmp	r2, #0
    d164:	d001      	beq.n	d16a <_free_r+0x4e>
    d166:	42a2      	cmp	r2, r4
    d168:	d9f9      	bls.n	d15e <_free_r+0x42>
    d16a:	6819      	ldr	r1, [r3, #0]
    d16c:	1858      	adds	r0, r3, r1
    d16e:	42a0      	cmp	r0, r4
    d170:	d10b      	bne.n	d18a <_free_r+0x6e>
    d172:	6820      	ldr	r0, [r4, #0]
    d174:	1809      	adds	r1, r1, r0
    d176:	1858      	adds	r0, r3, r1
    d178:	6019      	str	r1, [r3, #0]
    d17a:	4282      	cmp	r2, r0
    d17c:	d1e0      	bne.n	d140 <_free_r+0x24>
    d17e:	6810      	ldr	r0, [r2, #0]
    d180:	6852      	ldr	r2, [r2, #4]
    d182:	1841      	adds	r1, r0, r1
    d184:	6019      	str	r1, [r3, #0]
    d186:	605a      	str	r2, [r3, #4]
    d188:	e7da      	b.n	d140 <_free_r+0x24>
    d18a:	42a0      	cmp	r0, r4
    d18c:	d902      	bls.n	d194 <_free_r+0x78>
    d18e:	230c      	movs	r3, #12
    d190:	602b      	str	r3, [r5, #0]
    d192:	e7d5      	b.n	d140 <_free_r+0x24>
    d194:	6821      	ldr	r1, [r4, #0]
    d196:	1860      	adds	r0, r4, r1
    d198:	4282      	cmp	r2, r0
    d19a:	d103      	bne.n	d1a4 <_free_r+0x88>
    d19c:	6810      	ldr	r0, [r2, #0]
    d19e:	6852      	ldr	r2, [r2, #4]
    d1a0:	1841      	adds	r1, r0, r1
    d1a2:	6021      	str	r1, [r4, #0]
    d1a4:	6062      	str	r2, [r4, #4]
    d1a6:	605c      	str	r4, [r3, #4]
    d1a8:	e7ca      	b.n	d140 <_free_r+0x24>
    d1aa:	46c0      	nop			; (mov r8, r8)
    d1ac:	200009d8 	.word	0x200009d8

0000d1b0 <_malloc_r>:
    d1b0:	2303      	movs	r3, #3
    d1b2:	b570      	push	{r4, r5, r6, lr}
    d1b4:	1ccd      	adds	r5, r1, #3
    d1b6:	439d      	bics	r5, r3
    d1b8:	3508      	adds	r5, #8
    d1ba:	0006      	movs	r6, r0
    d1bc:	2d0c      	cmp	r5, #12
    d1be:	d21e      	bcs.n	d1fe <_malloc_r+0x4e>
    d1c0:	250c      	movs	r5, #12
    d1c2:	42a9      	cmp	r1, r5
    d1c4:	d81d      	bhi.n	d202 <_malloc_r+0x52>
    d1c6:	0030      	movs	r0, r6
    d1c8:	f000 fd91 	bl	dcee <__malloc_lock>
    d1cc:	4a25      	ldr	r2, [pc, #148]	; (d264 <_malloc_r+0xb4>)
    d1ce:	6814      	ldr	r4, [r2, #0]
    d1d0:	0021      	movs	r1, r4
    d1d2:	2900      	cmp	r1, #0
    d1d4:	d119      	bne.n	d20a <_malloc_r+0x5a>
    d1d6:	4c24      	ldr	r4, [pc, #144]	; (d268 <_malloc_r+0xb8>)
    d1d8:	6823      	ldr	r3, [r4, #0]
    d1da:	2b00      	cmp	r3, #0
    d1dc:	d103      	bne.n	d1e6 <_malloc_r+0x36>
    d1de:	0030      	movs	r0, r6
    d1e0:	f000 fcac 	bl	db3c <_sbrk_r>
    d1e4:	6020      	str	r0, [r4, #0]
    d1e6:	0029      	movs	r1, r5
    d1e8:	0030      	movs	r0, r6
    d1ea:	f000 fca7 	bl	db3c <_sbrk_r>
    d1ee:	1c43      	adds	r3, r0, #1
    d1f0:	d12c      	bne.n	d24c <_malloc_r+0x9c>
    d1f2:	230c      	movs	r3, #12
    d1f4:	0030      	movs	r0, r6
    d1f6:	6033      	str	r3, [r6, #0]
    d1f8:	f000 fd7a 	bl	dcf0 <__malloc_unlock>
    d1fc:	e003      	b.n	d206 <_malloc_r+0x56>
    d1fe:	2d00      	cmp	r5, #0
    d200:	dadf      	bge.n	d1c2 <_malloc_r+0x12>
    d202:	230c      	movs	r3, #12
    d204:	6033      	str	r3, [r6, #0]
    d206:	2000      	movs	r0, #0
    d208:	bd70      	pop	{r4, r5, r6, pc}
    d20a:	680b      	ldr	r3, [r1, #0]
    d20c:	1b5b      	subs	r3, r3, r5
    d20e:	d41a      	bmi.n	d246 <_malloc_r+0x96>
    d210:	2b0b      	cmp	r3, #11
    d212:	d903      	bls.n	d21c <_malloc_r+0x6c>
    d214:	600b      	str	r3, [r1, #0]
    d216:	18cc      	adds	r4, r1, r3
    d218:	6025      	str	r5, [r4, #0]
    d21a:	e003      	b.n	d224 <_malloc_r+0x74>
    d21c:	428c      	cmp	r4, r1
    d21e:	d10e      	bne.n	d23e <_malloc_r+0x8e>
    d220:	6863      	ldr	r3, [r4, #4]
    d222:	6013      	str	r3, [r2, #0]
    d224:	0030      	movs	r0, r6
    d226:	f000 fd63 	bl	dcf0 <__malloc_unlock>
    d22a:	0020      	movs	r0, r4
    d22c:	2207      	movs	r2, #7
    d22e:	300b      	adds	r0, #11
    d230:	1d23      	adds	r3, r4, #4
    d232:	4390      	bics	r0, r2
    d234:	1ac3      	subs	r3, r0, r3
    d236:	d0e7      	beq.n	d208 <_malloc_r+0x58>
    d238:	425a      	negs	r2, r3
    d23a:	50e2      	str	r2, [r4, r3]
    d23c:	e7e4      	b.n	d208 <_malloc_r+0x58>
    d23e:	684b      	ldr	r3, [r1, #4]
    d240:	6063      	str	r3, [r4, #4]
    d242:	000c      	movs	r4, r1
    d244:	e7ee      	b.n	d224 <_malloc_r+0x74>
    d246:	000c      	movs	r4, r1
    d248:	6849      	ldr	r1, [r1, #4]
    d24a:	e7c2      	b.n	d1d2 <_malloc_r+0x22>
    d24c:	2303      	movs	r3, #3
    d24e:	1cc4      	adds	r4, r0, #3
    d250:	439c      	bics	r4, r3
    d252:	42a0      	cmp	r0, r4
    d254:	d0e0      	beq.n	d218 <_malloc_r+0x68>
    d256:	1a21      	subs	r1, r4, r0
    d258:	0030      	movs	r0, r6
    d25a:	f000 fc6f 	bl	db3c <_sbrk_r>
    d25e:	1c43      	adds	r3, r0, #1
    d260:	d1da      	bne.n	d218 <_malloc_r+0x68>
    d262:	e7c6      	b.n	d1f2 <_malloc_r+0x42>
    d264:	200009d8 	.word	0x200009d8
    d268:	200009dc 	.word	0x200009dc

0000d26c <__ssputs_r>:
    d26c:	b5f0      	push	{r4, r5, r6, r7, lr}
    d26e:	688e      	ldr	r6, [r1, #8]
    d270:	b085      	sub	sp, #20
    d272:	0007      	movs	r7, r0
    d274:	000c      	movs	r4, r1
    d276:	9203      	str	r2, [sp, #12]
    d278:	9301      	str	r3, [sp, #4]
    d27a:	429e      	cmp	r6, r3
    d27c:	d839      	bhi.n	d2f2 <__ssputs_r+0x86>
    d27e:	2390      	movs	r3, #144	; 0x90
    d280:	898a      	ldrh	r2, [r1, #12]
    d282:	00db      	lsls	r3, r3, #3
    d284:	421a      	tst	r2, r3
    d286:	d034      	beq.n	d2f2 <__ssputs_r+0x86>
    d288:	2503      	movs	r5, #3
    d28a:	6909      	ldr	r1, [r1, #16]
    d28c:	6823      	ldr	r3, [r4, #0]
    d28e:	1a5b      	subs	r3, r3, r1
    d290:	9302      	str	r3, [sp, #8]
    d292:	6963      	ldr	r3, [r4, #20]
    d294:	9802      	ldr	r0, [sp, #8]
    d296:	435d      	muls	r5, r3
    d298:	0feb      	lsrs	r3, r5, #31
    d29a:	195d      	adds	r5, r3, r5
    d29c:	9b01      	ldr	r3, [sp, #4]
    d29e:	106d      	asrs	r5, r5, #1
    d2a0:	3301      	adds	r3, #1
    d2a2:	181b      	adds	r3, r3, r0
    d2a4:	42ab      	cmp	r3, r5
    d2a6:	d900      	bls.n	d2aa <__ssputs_r+0x3e>
    d2a8:	001d      	movs	r5, r3
    d2aa:	0553      	lsls	r3, r2, #21
    d2ac:	d532      	bpl.n	d314 <__ssputs_r+0xa8>
    d2ae:	0029      	movs	r1, r5
    d2b0:	0038      	movs	r0, r7
    d2b2:	f7ff ff7d 	bl	d1b0 <_malloc_r>
    d2b6:	1e06      	subs	r6, r0, #0
    d2b8:	d109      	bne.n	d2ce <__ssputs_r+0x62>
    d2ba:	230c      	movs	r3, #12
    d2bc:	603b      	str	r3, [r7, #0]
    d2be:	2340      	movs	r3, #64	; 0x40
    d2c0:	2001      	movs	r0, #1
    d2c2:	89a2      	ldrh	r2, [r4, #12]
    d2c4:	4240      	negs	r0, r0
    d2c6:	4313      	orrs	r3, r2
    d2c8:	81a3      	strh	r3, [r4, #12]
    d2ca:	b005      	add	sp, #20
    d2cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d2ce:	9a02      	ldr	r2, [sp, #8]
    d2d0:	6921      	ldr	r1, [r4, #16]
    d2d2:	f7ff fa96 	bl	c802 <memcpy>
    d2d6:	89a3      	ldrh	r3, [r4, #12]
    d2d8:	4a14      	ldr	r2, [pc, #80]	; (d32c <__ssputs_r+0xc0>)
    d2da:	401a      	ands	r2, r3
    d2dc:	2380      	movs	r3, #128	; 0x80
    d2de:	4313      	orrs	r3, r2
    d2e0:	81a3      	strh	r3, [r4, #12]
    d2e2:	9b02      	ldr	r3, [sp, #8]
    d2e4:	6126      	str	r6, [r4, #16]
    d2e6:	18f6      	adds	r6, r6, r3
    d2e8:	6026      	str	r6, [r4, #0]
    d2ea:	6165      	str	r5, [r4, #20]
    d2ec:	9e01      	ldr	r6, [sp, #4]
    d2ee:	1aed      	subs	r5, r5, r3
    d2f0:	60a5      	str	r5, [r4, #8]
    d2f2:	9b01      	ldr	r3, [sp, #4]
    d2f4:	42b3      	cmp	r3, r6
    d2f6:	d200      	bcs.n	d2fa <__ssputs_r+0x8e>
    d2f8:	001e      	movs	r6, r3
    d2fa:	0032      	movs	r2, r6
    d2fc:	9903      	ldr	r1, [sp, #12]
    d2fe:	6820      	ldr	r0, [r4, #0]
    d300:	f000 fce3 	bl	dcca <memmove>
    d304:	68a3      	ldr	r3, [r4, #8]
    d306:	2000      	movs	r0, #0
    d308:	1b9b      	subs	r3, r3, r6
    d30a:	60a3      	str	r3, [r4, #8]
    d30c:	6823      	ldr	r3, [r4, #0]
    d30e:	199e      	adds	r6, r3, r6
    d310:	6026      	str	r6, [r4, #0]
    d312:	e7da      	b.n	d2ca <__ssputs_r+0x5e>
    d314:	002a      	movs	r2, r5
    d316:	0038      	movs	r0, r7
    d318:	f000 fceb 	bl	dcf2 <_realloc_r>
    d31c:	1e06      	subs	r6, r0, #0
    d31e:	d1e0      	bne.n	d2e2 <__ssputs_r+0x76>
    d320:	6921      	ldr	r1, [r4, #16]
    d322:	0038      	movs	r0, r7
    d324:	f7ff fefa 	bl	d11c <_free_r>
    d328:	e7c7      	b.n	d2ba <__ssputs_r+0x4e>
    d32a:	46c0      	nop			; (mov r8, r8)
    d32c:	fffffb7f 	.word	0xfffffb7f

0000d330 <_svfiprintf_r>:
    d330:	b5f0      	push	{r4, r5, r6, r7, lr}
    d332:	b09f      	sub	sp, #124	; 0x7c
    d334:	9002      	str	r0, [sp, #8]
    d336:	9305      	str	r3, [sp, #20]
    d338:	898b      	ldrh	r3, [r1, #12]
    d33a:	000f      	movs	r7, r1
    d33c:	0016      	movs	r6, r2
    d33e:	061b      	lsls	r3, r3, #24
    d340:	d511      	bpl.n	d366 <_svfiprintf_r+0x36>
    d342:	690b      	ldr	r3, [r1, #16]
    d344:	2b00      	cmp	r3, #0
    d346:	d10e      	bne.n	d366 <_svfiprintf_r+0x36>
    d348:	2140      	movs	r1, #64	; 0x40
    d34a:	f7ff ff31 	bl	d1b0 <_malloc_r>
    d34e:	6038      	str	r0, [r7, #0]
    d350:	6138      	str	r0, [r7, #16]
    d352:	2800      	cmp	r0, #0
    d354:	d105      	bne.n	d362 <_svfiprintf_r+0x32>
    d356:	230c      	movs	r3, #12
    d358:	9a02      	ldr	r2, [sp, #8]
    d35a:	3801      	subs	r0, #1
    d35c:	6013      	str	r3, [r2, #0]
    d35e:	b01f      	add	sp, #124	; 0x7c
    d360:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d362:	2340      	movs	r3, #64	; 0x40
    d364:	617b      	str	r3, [r7, #20]
    d366:	2300      	movs	r3, #0
    d368:	ad06      	add	r5, sp, #24
    d36a:	616b      	str	r3, [r5, #20]
    d36c:	3320      	adds	r3, #32
    d36e:	766b      	strb	r3, [r5, #25]
    d370:	3310      	adds	r3, #16
    d372:	76ab      	strb	r3, [r5, #26]
    d374:	0034      	movs	r4, r6
    d376:	7823      	ldrb	r3, [r4, #0]
    d378:	2b00      	cmp	r3, #0
    d37a:	d147      	bne.n	d40c <_svfiprintf_r+0xdc>
    d37c:	1ba3      	subs	r3, r4, r6
    d37e:	9304      	str	r3, [sp, #16]
    d380:	d00d      	beq.n	d39e <_svfiprintf_r+0x6e>
    d382:	1ba3      	subs	r3, r4, r6
    d384:	0032      	movs	r2, r6
    d386:	0039      	movs	r1, r7
    d388:	9802      	ldr	r0, [sp, #8]
    d38a:	f7ff ff6f 	bl	d26c <__ssputs_r>
    d38e:	1c43      	adds	r3, r0, #1
    d390:	d100      	bne.n	d394 <_svfiprintf_r+0x64>
    d392:	e0b5      	b.n	d500 <_svfiprintf_r+0x1d0>
    d394:	696a      	ldr	r2, [r5, #20]
    d396:	9b04      	ldr	r3, [sp, #16]
    d398:	4694      	mov	ip, r2
    d39a:	4463      	add	r3, ip
    d39c:	616b      	str	r3, [r5, #20]
    d39e:	7823      	ldrb	r3, [r4, #0]
    d3a0:	2b00      	cmp	r3, #0
    d3a2:	d100      	bne.n	d3a6 <_svfiprintf_r+0x76>
    d3a4:	e0ac      	b.n	d500 <_svfiprintf_r+0x1d0>
    d3a6:	2201      	movs	r2, #1
    d3a8:	2300      	movs	r3, #0
    d3aa:	4252      	negs	r2, r2
    d3ac:	606a      	str	r2, [r5, #4]
    d3ae:	a902      	add	r1, sp, #8
    d3b0:	3254      	adds	r2, #84	; 0x54
    d3b2:	1852      	adds	r2, r2, r1
    d3b4:	3401      	adds	r4, #1
    d3b6:	602b      	str	r3, [r5, #0]
    d3b8:	60eb      	str	r3, [r5, #12]
    d3ba:	60ab      	str	r3, [r5, #8]
    d3bc:	7013      	strb	r3, [r2, #0]
    d3be:	65ab      	str	r3, [r5, #88]	; 0x58
    d3c0:	4e58      	ldr	r6, [pc, #352]	; (d524 <_svfiprintf_r+0x1f4>)
    d3c2:	2205      	movs	r2, #5
    d3c4:	7821      	ldrb	r1, [r4, #0]
    d3c6:	0030      	movs	r0, r6
    d3c8:	f000 fc74 	bl	dcb4 <memchr>
    d3cc:	1c62      	adds	r2, r4, #1
    d3ce:	2800      	cmp	r0, #0
    d3d0:	d120      	bne.n	d414 <_svfiprintf_r+0xe4>
    d3d2:	6829      	ldr	r1, [r5, #0]
    d3d4:	06cb      	lsls	r3, r1, #27
    d3d6:	d504      	bpl.n	d3e2 <_svfiprintf_r+0xb2>
    d3d8:	2353      	movs	r3, #83	; 0x53
    d3da:	ae02      	add	r6, sp, #8
    d3dc:	3020      	adds	r0, #32
    d3de:	199b      	adds	r3, r3, r6
    d3e0:	7018      	strb	r0, [r3, #0]
    d3e2:	070b      	lsls	r3, r1, #28
    d3e4:	d504      	bpl.n	d3f0 <_svfiprintf_r+0xc0>
    d3e6:	2353      	movs	r3, #83	; 0x53
    d3e8:	202b      	movs	r0, #43	; 0x2b
    d3ea:	ae02      	add	r6, sp, #8
    d3ec:	199b      	adds	r3, r3, r6
    d3ee:	7018      	strb	r0, [r3, #0]
    d3f0:	7823      	ldrb	r3, [r4, #0]
    d3f2:	2b2a      	cmp	r3, #42	; 0x2a
    d3f4:	d016      	beq.n	d424 <_svfiprintf_r+0xf4>
    d3f6:	2000      	movs	r0, #0
    d3f8:	210a      	movs	r1, #10
    d3fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d3fc:	7822      	ldrb	r2, [r4, #0]
    d3fe:	3a30      	subs	r2, #48	; 0x30
    d400:	2a09      	cmp	r2, #9
    d402:	d955      	bls.n	d4b0 <_svfiprintf_r+0x180>
    d404:	2800      	cmp	r0, #0
    d406:	d015      	beq.n	d434 <_svfiprintf_r+0x104>
    d408:	9309      	str	r3, [sp, #36]	; 0x24
    d40a:	e013      	b.n	d434 <_svfiprintf_r+0x104>
    d40c:	2b25      	cmp	r3, #37	; 0x25
    d40e:	d0b5      	beq.n	d37c <_svfiprintf_r+0x4c>
    d410:	3401      	adds	r4, #1
    d412:	e7b0      	b.n	d376 <_svfiprintf_r+0x46>
    d414:	2301      	movs	r3, #1
    d416:	1b80      	subs	r0, r0, r6
    d418:	4083      	lsls	r3, r0
    d41a:	6829      	ldr	r1, [r5, #0]
    d41c:	0014      	movs	r4, r2
    d41e:	430b      	orrs	r3, r1
    d420:	602b      	str	r3, [r5, #0]
    d422:	e7cd      	b.n	d3c0 <_svfiprintf_r+0x90>
    d424:	9b05      	ldr	r3, [sp, #20]
    d426:	1d18      	adds	r0, r3, #4
    d428:	681b      	ldr	r3, [r3, #0]
    d42a:	9005      	str	r0, [sp, #20]
    d42c:	2b00      	cmp	r3, #0
    d42e:	db39      	blt.n	d4a4 <_svfiprintf_r+0x174>
    d430:	9309      	str	r3, [sp, #36]	; 0x24
    d432:	0014      	movs	r4, r2
    d434:	7823      	ldrb	r3, [r4, #0]
    d436:	2b2e      	cmp	r3, #46	; 0x2e
    d438:	d10b      	bne.n	d452 <_svfiprintf_r+0x122>
    d43a:	7863      	ldrb	r3, [r4, #1]
    d43c:	1c62      	adds	r2, r4, #1
    d43e:	2b2a      	cmp	r3, #42	; 0x2a
    d440:	d13e      	bne.n	d4c0 <_svfiprintf_r+0x190>
    d442:	9b05      	ldr	r3, [sp, #20]
    d444:	3402      	adds	r4, #2
    d446:	1d1a      	adds	r2, r3, #4
    d448:	681b      	ldr	r3, [r3, #0]
    d44a:	9205      	str	r2, [sp, #20]
    d44c:	2b00      	cmp	r3, #0
    d44e:	db34      	blt.n	d4ba <_svfiprintf_r+0x18a>
    d450:	9307      	str	r3, [sp, #28]
    d452:	4e35      	ldr	r6, [pc, #212]	; (d528 <_svfiprintf_r+0x1f8>)
    d454:	7821      	ldrb	r1, [r4, #0]
    d456:	2203      	movs	r2, #3
    d458:	0030      	movs	r0, r6
    d45a:	f000 fc2b 	bl	dcb4 <memchr>
    d45e:	2800      	cmp	r0, #0
    d460:	d006      	beq.n	d470 <_svfiprintf_r+0x140>
    d462:	2340      	movs	r3, #64	; 0x40
    d464:	1b80      	subs	r0, r0, r6
    d466:	4083      	lsls	r3, r0
    d468:	682a      	ldr	r2, [r5, #0]
    d46a:	3401      	adds	r4, #1
    d46c:	4313      	orrs	r3, r2
    d46e:	602b      	str	r3, [r5, #0]
    d470:	7821      	ldrb	r1, [r4, #0]
    d472:	2206      	movs	r2, #6
    d474:	482d      	ldr	r0, [pc, #180]	; (d52c <_svfiprintf_r+0x1fc>)
    d476:	1c66      	adds	r6, r4, #1
    d478:	7629      	strb	r1, [r5, #24]
    d47a:	f000 fc1b 	bl	dcb4 <memchr>
    d47e:	2800      	cmp	r0, #0
    d480:	d046      	beq.n	d510 <_svfiprintf_r+0x1e0>
    d482:	4b2b      	ldr	r3, [pc, #172]	; (d530 <_svfiprintf_r+0x200>)
    d484:	2b00      	cmp	r3, #0
    d486:	d12f      	bne.n	d4e8 <_svfiprintf_r+0x1b8>
    d488:	6829      	ldr	r1, [r5, #0]
    d48a:	9b05      	ldr	r3, [sp, #20]
    d48c:	2207      	movs	r2, #7
    d48e:	05c9      	lsls	r1, r1, #23
    d490:	d528      	bpl.n	d4e4 <_svfiprintf_r+0x1b4>
    d492:	189b      	adds	r3, r3, r2
    d494:	4393      	bics	r3, r2
    d496:	3308      	adds	r3, #8
    d498:	9305      	str	r3, [sp, #20]
    d49a:	696b      	ldr	r3, [r5, #20]
    d49c:	9a03      	ldr	r2, [sp, #12]
    d49e:	189b      	adds	r3, r3, r2
    d4a0:	616b      	str	r3, [r5, #20]
    d4a2:	e767      	b.n	d374 <_svfiprintf_r+0x44>
    d4a4:	425b      	negs	r3, r3
    d4a6:	60eb      	str	r3, [r5, #12]
    d4a8:	2302      	movs	r3, #2
    d4aa:	430b      	orrs	r3, r1
    d4ac:	602b      	str	r3, [r5, #0]
    d4ae:	e7c0      	b.n	d432 <_svfiprintf_r+0x102>
    d4b0:	434b      	muls	r3, r1
    d4b2:	3401      	adds	r4, #1
    d4b4:	189b      	adds	r3, r3, r2
    d4b6:	2001      	movs	r0, #1
    d4b8:	e7a0      	b.n	d3fc <_svfiprintf_r+0xcc>
    d4ba:	2301      	movs	r3, #1
    d4bc:	425b      	negs	r3, r3
    d4be:	e7c7      	b.n	d450 <_svfiprintf_r+0x120>
    d4c0:	2300      	movs	r3, #0
    d4c2:	0014      	movs	r4, r2
    d4c4:	200a      	movs	r0, #10
    d4c6:	001a      	movs	r2, r3
    d4c8:	606b      	str	r3, [r5, #4]
    d4ca:	7821      	ldrb	r1, [r4, #0]
    d4cc:	3930      	subs	r1, #48	; 0x30
    d4ce:	2909      	cmp	r1, #9
    d4d0:	d903      	bls.n	d4da <_svfiprintf_r+0x1aa>
    d4d2:	2b00      	cmp	r3, #0
    d4d4:	d0bd      	beq.n	d452 <_svfiprintf_r+0x122>
    d4d6:	9207      	str	r2, [sp, #28]
    d4d8:	e7bb      	b.n	d452 <_svfiprintf_r+0x122>
    d4da:	4342      	muls	r2, r0
    d4dc:	3401      	adds	r4, #1
    d4de:	1852      	adds	r2, r2, r1
    d4e0:	2301      	movs	r3, #1
    d4e2:	e7f2      	b.n	d4ca <_svfiprintf_r+0x19a>
    d4e4:	3307      	adds	r3, #7
    d4e6:	e7d5      	b.n	d494 <_svfiprintf_r+0x164>
    d4e8:	ab05      	add	r3, sp, #20
    d4ea:	9300      	str	r3, [sp, #0]
    d4ec:	003a      	movs	r2, r7
    d4ee:	4b11      	ldr	r3, [pc, #68]	; (d534 <_svfiprintf_r+0x204>)
    d4f0:	0029      	movs	r1, r5
    d4f2:	9802      	ldr	r0, [sp, #8]
    d4f4:	e000      	b.n	d4f8 <_svfiprintf_r+0x1c8>
    d4f6:	bf00      	nop
    d4f8:	9003      	str	r0, [sp, #12]
    d4fa:	9b03      	ldr	r3, [sp, #12]
    d4fc:	3301      	adds	r3, #1
    d4fe:	d1cc      	bne.n	d49a <_svfiprintf_r+0x16a>
    d500:	89bb      	ldrh	r3, [r7, #12]
    d502:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d504:	065b      	lsls	r3, r3, #25
    d506:	d400      	bmi.n	d50a <_svfiprintf_r+0x1da>
    d508:	e729      	b.n	d35e <_svfiprintf_r+0x2e>
    d50a:	2001      	movs	r0, #1
    d50c:	4240      	negs	r0, r0
    d50e:	e726      	b.n	d35e <_svfiprintf_r+0x2e>
    d510:	ab05      	add	r3, sp, #20
    d512:	9300      	str	r3, [sp, #0]
    d514:	003a      	movs	r2, r7
    d516:	4b07      	ldr	r3, [pc, #28]	; (d534 <_svfiprintf_r+0x204>)
    d518:	0029      	movs	r1, r5
    d51a:	9802      	ldr	r0, [sp, #8]
    d51c:	f000 f9be 	bl	d89c <_printf_i>
    d520:	e7ea      	b.n	d4f8 <_svfiprintf_r+0x1c8>
    d522:	46c0      	nop			; (mov r8, r8)
    d524:	0000ebe0 	.word	0x0000ebe0
    d528:	0000ebe6 	.word	0x0000ebe6
    d52c:	0000ebea 	.word	0x0000ebea
    d530:	00000000 	.word	0x00000000
    d534:	0000d26d 	.word	0x0000d26d

0000d538 <__sfputc_r>:
    d538:	6893      	ldr	r3, [r2, #8]
    d53a:	b510      	push	{r4, lr}
    d53c:	3b01      	subs	r3, #1
    d53e:	6093      	str	r3, [r2, #8]
    d540:	2b00      	cmp	r3, #0
    d542:	da05      	bge.n	d550 <__sfputc_r+0x18>
    d544:	6994      	ldr	r4, [r2, #24]
    d546:	42a3      	cmp	r3, r4
    d548:	db08      	blt.n	d55c <__sfputc_r+0x24>
    d54a:	b2cb      	uxtb	r3, r1
    d54c:	2b0a      	cmp	r3, #10
    d54e:	d005      	beq.n	d55c <__sfputc_r+0x24>
    d550:	6813      	ldr	r3, [r2, #0]
    d552:	1c58      	adds	r0, r3, #1
    d554:	6010      	str	r0, [r2, #0]
    d556:	7019      	strb	r1, [r3, #0]
    d558:	b2c8      	uxtb	r0, r1
    d55a:	bd10      	pop	{r4, pc}
    d55c:	f7ff fb0e 	bl	cb7c <__swbuf_r>
    d560:	e7fb      	b.n	d55a <__sfputc_r+0x22>

0000d562 <__sfputs_r>:
    d562:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d564:	0006      	movs	r6, r0
    d566:	000f      	movs	r7, r1
    d568:	0014      	movs	r4, r2
    d56a:	18d5      	adds	r5, r2, r3
    d56c:	42ac      	cmp	r4, r5
    d56e:	d101      	bne.n	d574 <__sfputs_r+0x12>
    d570:	2000      	movs	r0, #0
    d572:	e007      	b.n	d584 <__sfputs_r+0x22>
    d574:	7821      	ldrb	r1, [r4, #0]
    d576:	003a      	movs	r2, r7
    d578:	0030      	movs	r0, r6
    d57a:	f7ff ffdd 	bl	d538 <__sfputc_r>
    d57e:	3401      	adds	r4, #1
    d580:	1c43      	adds	r3, r0, #1
    d582:	d1f3      	bne.n	d56c <__sfputs_r+0xa>
    d584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0000d588 <_vfiprintf_r>:
    d588:	b5f0      	push	{r4, r5, r6, r7, lr}
    d58a:	b09f      	sub	sp, #124	; 0x7c
    d58c:	0006      	movs	r6, r0
    d58e:	000f      	movs	r7, r1
    d590:	0014      	movs	r4, r2
    d592:	9305      	str	r3, [sp, #20]
    d594:	2800      	cmp	r0, #0
    d596:	d004      	beq.n	d5a2 <_vfiprintf_r+0x1a>
    d598:	6983      	ldr	r3, [r0, #24]
    d59a:	2b00      	cmp	r3, #0
    d59c:	d101      	bne.n	d5a2 <_vfiprintf_r+0x1a>
    d59e:	f7ff fcb1 	bl	cf04 <__sinit>
    d5a2:	4b7f      	ldr	r3, [pc, #508]	; (d7a0 <_vfiprintf_r+0x218>)
    d5a4:	429f      	cmp	r7, r3
    d5a6:	d15c      	bne.n	d662 <_vfiprintf_r+0xda>
    d5a8:	6877      	ldr	r7, [r6, #4]
    d5aa:	89bb      	ldrh	r3, [r7, #12]
    d5ac:	071b      	lsls	r3, r3, #28
    d5ae:	d562      	bpl.n	d676 <_vfiprintf_r+0xee>
    d5b0:	693b      	ldr	r3, [r7, #16]
    d5b2:	2b00      	cmp	r3, #0
    d5b4:	d05f      	beq.n	d676 <_vfiprintf_r+0xee>
    d5b6:	2300      	movs	r3, #0
    d5b8:	ad06      	add	r5, sp, #24
    d5ba:	616b      	str	r3, [r5, #20]
    d5bc:	3320      	adds	r3, #32
    d5be:	766b      	strb	r3, [r5, #25]
    d5c0:	3310      	adds	r3, #16
    d5c2:	76ab      	strb	r3, [r5, #26]
    d5c4:	9402      	str	r4, [sp, #8]
    d5c6:	9c02      	ldr	r4, [sp, #8]
    d5c8:	7823      	ldrb	r3, [r4, #0]
    d5ca:	2b00      	cmp	r3, #0
    d5cc:	d15d      	bne.n	d68a <_vfiprintf_r+0x102>
    d5ce:	9b02      	ldr	r3, [sp, #8]
    d5d0:	1ae3      	subs	r3, r4, r3
    d5d2:	9304      	str	r3, [sp, #16]
    d5d4:	d00d      	beq.n	d5f2 <_vfiprintf_r+0x6a>
    d5d6:	9b04      	ldr	r3, [sp, #16]
    d5d8:	9a02      	ldr	r2, [sp, #8]
    d5da:	0039      	movs	r1, r7
    d5dc:	0030      	movs	r0, r6
    d5de:	f7ff ffc0 	bl	d562 <__sfputs_r>
    d5e2:	1c43      	adds	r3, r0, #1
    d5e4:	d100      	bne.n	d5e8 <_vfiprintf_r+0x60>
    d5e6:	e0cc      	b.n	d782 <_vfiprintf_r+0x1fa>
    d5e8:	696a      	ldr	r2, [r5, #20]
    d5ea:	9b04      	ldr	r3, [sp, #16]
    d5ec:	4694      	mov	ip, r2
    d5ee:	4463      	add	r3, ip
    d5f0:	616b      	str	r3, [r5, #20]
    d5f2:	7823      	ldrb	r3, [r4, #0]
    d5f4:	2b00      	cmp	r3, #0
    d5f6:	d100      	bne.n	d5fa <_vfiprintf_r+0x72>
    d5f8:	e0c3      	b.n	d782 <_vfiprintf_r+0x1fa>
    d5fa:	2201      	movs	r2, #1
    d5fc:	2300      	movs	r3, #0
    d5fe:	4252      	negs	r2, r2
    d600:	606a      	str	r2, [r5, #4]
    d602:	a902      	add	r1, sp, #8
    d604:	3254      	adds	r2, #84	; 0x54
    d606:	1852      	adds	r2, r2, r1
    d608:	3401      	adds	r4, #1
    d60a:	602b      	str	r3, [r5, #0]
    d60c:	60eb      	str	r3, [r5, #12]
    d60e:	60ab      	str	r3, [r5, #8]
    d610:	7013      	strb	r3, [r2, #0]
    d612:	65ab      	str	r3, [r5, #88]	; 0x58
    d614:	7821      	ldrb	r1, [r4, #0]
    d616:	2205      	movs	r2, #5
    d618:	4862      	ldr	r0, [pc, #392]	; (d7a4 <_vfiprintf_r+0x21c>)
    d61a:	f000 fb4b 	bl	dcb4 <memchr>
    d61e:	1c63      	adds	r3, r4, #1
    d620:	469c      	mov	ip, r3
    d622:	2800      	cmp	r0, #0
    d624:	d135      	bne.n	d692 <_vfiprintf_r+0x10a>
    d626:	6829      	ldr	r1, [r5, #0]
    d628:	06cb      	lsls	r3, r1, #27
    d62a:	d504      	bpl.n	d636 <_vfiprintf_r+0xae>
    d62c:	2353      	movs	r3, #83	; 0x53
    d62e:	aa02      	add	r2, sp, #8
    d630:	3020      	adds	r0, #32
    d632:	189b      	adds	r3, r3, r2
    d634:	7018      	strb	r0, [r3, #0]
    d636:	070b      	lsls	r3, r1, #28
    d638:	d504      	bpl.n	d644 <_vfiprintf_r+0xbc>
    d63a:	2353      	movs	r3, #83	; 0x53
    d63c:	202b      	movs	r0, #43	; 0x2b
    d63e:	aa02      	add	r2, sp, #8
    d640:	189b      	adds	r3, r3, r2
    d642:	7018      	strb	r0, [r3, #0]
    d644:	7823      	ldrb	r3, [r4, #0]
    d646:	2b2a      	cmp	r3, #42	; 0x2a
    d648:	d02c      	beq.n	d6a4 <_vfiprintf_r+0x11c>
    d64a:	2000      	movs	r0, #0
    d64c:	210a      	movs	r1, #10
    d64e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    d650:	7822      	ldrb	r2, [r4, #0]
    d652:	3a30      	subs	r2, #48	; 0x30
    d654:	2a09      	cmp	r2, #9
    d656:	d800      	bhi.n	d65a <_vfiprintf_r+0xd2>
    d658:	e06b      	b.n	d732 <_vfiprintf_r+0x1aa>
    d65a:	2800      	cmp	r0, #0
    d65c:	d02a      	beq.n	d6b4 <_vfiprintf_r+0x12c>
    d65e:	9309      	str	r3, [sp, #36]	; 0x24
    d660:	e028      	b.n	d6b4 <_vfiprintf_r+0x12c>
    d662:	4b51      	ldr	r3, [pc, #324]	; (d7a8 <_vfiprintf_r+0x220>)
    d664:	429f      	cmp	r7, r3
    d666:	d101      	bne.n	d66c <_vfiprintf_r+0xe4>
    d668:	68b7      	ldr	r7, [r6, #8]
    d66a:	e79e      	b.n	d5aa <_vfiprintf_r+0x22>
    d66c:	4b4f      	ldr	r3, [pc, #316]	; (d7ac <_vfiprintf_r+0x224>)
    d66e:	429f      	cmp	r7, r3
    d670:	d19b      	bne.n	d5aa <_vfiprintf_r+0x22>
    d672:	68f7      	ldr	r7, [r6, #12]
    d674:	e799      	b.n	d5aa <_vfiprintf_r+0x22>
    d676:	0039      	movs	r1, r7
    d678:	0030      	movs	r0, r6
    d67a:	f7ff fad5 	bl	cc28 <__swsetup_r>
    d67e:	2800      	cmp	r0, #0
    d680:	d099      	beq.n	d5b6 <_vfiprintf_r+0x2e>
    d682:	2001      	movs	r0, #1
    d684:	4240      	negs	r0, r0
    d686:	b01f      	add	sp, #124	; 0x7c
    d688:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d68a:	2b25      	cmp	r3, #37	; 0x25
    d68c:	d09f      	beq.n	d5ce <_vfiprintf_r+0x46>
    d68e:	3401      	adds	r4, #1
    d690:	e79a      	b.n	d5c8 <_vfiprintf_r+0x40>
    d692:	4b44      	ldr	r3, [pc, #272]	; (d7a4 <_vfiprintf_r+0x21c>)
    d694:	6829      	ldr	r1, [r5, #0]
    d696:	1ac0      	subs	r0, r0, r3
    d698:	2301      	movs	r3, #1
    d69a:	4083      	lsls	r3, r0
    d69c:	430b      	orrs	r3, r1
    d69e:	602b      	str	r3, [r5, #0]
    d6a0:	4664      	mov	r4, ip
    d6a2:	e7b7      	b.n	d614 <_vfiprintf_r+0x8c>
    d6a4:	9b05      	ldr	r3, [sp, #20]
    d6a6:	1d18      	adds	r0, r3, #4
    d6a8:	681b      	ldr	r3, [r3, #0]
    d6aa:	9005      	str	r0, [sp, #20]
    d6ac:	2b00      	cmp	r3, #0
    d6ae:	db3a      	blt.n	d726 <_vfiprintf_r+0x19e>
    d6b0:	9309      	str	r3, [sp, #36]	; 0x24
    d6b2:	4664      	mov	r4, ip
    d6b4:	7823      	ldrb	r3, [r4, #0]
    d6b6:	2b2e      	cmp	r3, #46	; 0x2e
    d6b8:	d10b      	bne.n	d6d2 <_vfiprintf_r+0x14a>
    d6ba:	7863      	ldrb	r3, [r4, #1]
    d6bc:	1c62      	adds	r2, r4, #1
    d6be:	2b2a      	cmp	r3, #42	; 0x2a
    d6c0:	d13f      	bne.n	d742 <_vfiprintf_r+0x1ba>
    d6c2:	9b05      	ldr	r3, [sp, #20]
    d6c4:	3402      	adds	r4, #2
    d6c6:	1d1a      	adds	r2, r3, #4
    d6c8:	681b      	ldr	r3, [r3, #0]
    d6ca:	9205      	str	r2, [sp, #20]
    d6cc:	2b00      	cmp	r3, #0
    d6ce:	db35      	blt.n	d73c <_vfiprintf_r+0x1b4>
    d6d0:	9307      	str	r3, [sp, #28]
    d6d2:	7821      	ldrb	r1, [r4, #0]
    d6d4:	2203      	movs	r2, #3
    d6d6:	4836      	ldr	r0, [pc, #216]	; (d7b0 <_vfiprintf_r+0x228>)
    d6d8:	f000 faec 	bl	dcb4 <memchr>
    d6dc:	2800      	cmp	r0, #0
    d6de:	d007      	beq.n	d6f0 <_vfiprintf_r+0x168>
    d6e0:	4b33      	ldr	r3, [pc, #204]	; (d7b0 <_vfiprintf_r+0x228>)
    d6e2:	682a      	ldr	r2, [r5, #0]
    d6e4:	1ac0      	subs	r0, r0, r3
    d6e6:	2340      	movs	r3, #64	; 0x40
    d6e8:	4083      	lsls	r3, r0
    d6ea:	4313      	orrs	r3, r2
    d6ec:	602b      	str	r3, [r5, #0]
    d6ee:	3401      	adds	r4, #1
    d6f0:	7821      	ldrb	r1, [r4, #0]
    d6f2:	1c63      	adds	r3, r4, #1
    d6f4:	2206      	movs	r2, #6
    d6f6:	482f      	ldr	r0, [pc, #188]	; (d7b4 <_vfiprintf_r+0x22c>)
    d6f8:	9302      	str	r3, [sp, #8]
    d6fa:	7629      	strb	r1, [r5, #24]
    d6fc:	f000 fada 	bl	dcb4 <memchr>
    d700:	2800      	cmp	r0, #0
    d702:	d044      	beq.n	d78e <_vfiprintf_r+0x206>
    d704:	4b2c      	ldr	r3, [pc, #176]	; (d7b8 <_vfiprintf_r+0x230>)
    d706:	2b00      	cmp	r3, #0
    d708:	d12f      	bne.n	d76a <_vfiprintf_r+0x1e2>
    d70a:	6829      	ldr	r1, [r5, #0]
    d70c:	9b05      	ldr	r3, [sp, #20]
    d70e:	2207      	movs	r2, #7
    d710:	05c9      	lsls	r1, r1, #23
    d712:	d528      	bpl.n	d766 <_vfiprintf_r+0x1de>
    d714:	189b      	adds	r3, r3, r2
    d716:	4393      	bics	r3, r2
    d718:	3308      	adds	r3, #8
    d71a:	9305      	str	r3, [sp, #20]
    d71c:	696b      	ldr	r3, [r5, #20]
    d71e:	9a03      	ldr	r2, [sp, #12]
    d720:	189b      	adds	r3, r3, r2
    d722:	616b      	str	r3, [r5, #20]
    d724:	e74f      	b.n	d5c6 <_vfiprintf_r+0x3e>
    d726:	425b      	negs	r3, r3
    d728:	60eb      	str	r3, [r5, #12]
    d72a:	2302      	movs	r3, #2
    d72c:	430b      	orrs	r3, r1
    d72e:	602b      	str	r3, [r5, #0]
    d730:	e7bf      	b.n	d6b2 <_vfiprintf_r+0x12a>
    d732:	434b      	muls	r3, r1
    d734:	3401      	adds	r4, #1
    d736:	189b      	adds	r3, r3, r2
    d738:	2001      	movs	r0, #1
    d73a:	e789      	b.n	d650 <_vfiprintf_r+0xc8>
    d73c:	2301      	movs	r3, #1
    d73e:	425b      	negs	r3, r3
    d740:	e7c6      	b.n	d6d0 <_vfiprintf_r+0x148>
    d742:	2300      	movs	r3, #0
    d744:	0014      	movs	r4, r2
    d746:	200a      	movs	r0, #10
    d748:	001a      	movs	r2, r3
    d74a:	606b      	str	r3, [r5, #4]
    d74c:	7821      	ldrb	r1, [r4, #0]
    d74e:	3930      	subs	r1, #48	; 0x30
    d750:	2909      	cmp	r1, #9
    d752:	d903      	bls.n	d75c <_vfiprintf_r+0x1d4>
    d754:	2b00      	cmp	r3, #0
    d756:	d0bc      	beq.n	d6d2 <_vfiprintf_r+0x14a>
    d758:	9207      	str	r2, [sp, #28]
    d75a:	e7ba      	b.n	d6d2 <_vfiprintf_r+0x14a>
    d75c:	4342      	muls	r2, r0
    d75e:	3401      	adds	r4, #1
    d760:	1852      	adds	r2, r2, r1
    d762:	2301      	movs	r3, #1
    d764:	e7f2      	b.n	d74c <_vfiprintf_r+0x1c4>
    d766:	3307      	adds	r3, #7
    d768:	e7d5      	b.n	d716 <_vfiprintf_r+0x18e>
    d76a:	ab05      	add	r3, sp, #20
    d76c:	9300      	str	r3, [sp, #0]
    d76e:	003a      	movs	r2, r7
    d770:	4b12      	ldr	r3, [pc, #72]	; (d7bc <_vfiprintf_r+0x234>)
    d772:	0029      	movs	r1, r5
    d774:	0030      	movs	r0, r6
    d776:	e000      	b.n	d77a <_vfiprintf_r+0x1f2>
    d778:	bf00      	nop
    d77a:	9003      	str	r0, [sp, #12]
    d77c:	9b03      	ldr	r3, [sp, #12]
    d77e:	3301      	adds	r3, #1
    d780:	d1cc      	bne.n	d71c <_vfiprintf_r+0x194>
    d782:	89bb      	ldrh	r3, [r7, #12]
    d784:	065b      	lsls	r3, r3, #25
    d786:	d500      	bpl.n	d78a <_vfiprintf_r+0x202>
    d788:	e77b      	b.n	d682 <_vfiprintf_r+0xfa>
    d78a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    d78c:	e77b      	b.n	d686 <_vfiprintf_r+0xfe>
    d78e:	ab05      	add	r3, sp, #20
    d790:	9300      	str	r3, [sp, #0]
    d792:	003a      	movs	r2, r7
    d794:	4b09      	ldr	r3, [pc, #36]	; (d7bc <_vfiprintf_r+0x234>)
    d796:	0029      	movs	r1, r5
    d798:	0030      	movs	r0, r6
    d79a:	f000 f87f 	bl	d89c <_printf_i>
    d79e:	e7ec      	b.n	d77a <_vfiprintf_r+0x1f2>
    d7a0:	0000eba0 	.word	0x0000eba0
    d7a4:	0000ebe0 	.word	0x0000ebe0
    d7a8:	0000ebc0 	.word	0x0000ebc0
    d7ac:	0000eb80 	.word	0x0000eb80
    d7b0:	0000ebe6 	.word	0x0000ebe6
    d7b4:	0000ebea 	.word	0x0000ebea
    d7b8:	00000000 	.word	0x00000000
    d7bc:	0000d563 	.word	0x0000d563

0000d7c0 <_printf_common>:
    d7c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    d7c2:	0015      	movs	r5, r2
    d7c4:	9301      	str	r3, [sp, #4]
    d7c6:	688a      	ldr	r2, [r1, #8]
    d7c8:	690b      	ldr	r3, [r1, #16]
    d7ca:	9000      	str	r0, [sp, #0]
    d7cc:	000c      	movs	r4, r1
    d7ce:	4293      	cmp	r3, r2
    d7d0:	da00      	bge.n	d7d4 <_printf_common+0x14>
    d7d2:	0013      	movs	r3, r2
    d7d4:	0022      	movs	r2, r4
    d7d6:	602b      	str	r3, [r5, #0]
    d7d8:	3243      	adds	r2, #67	; 0x43
    d7da:	7812      	ldrb	r2, [r2, #0]
    d7dc:	2a00      	cmp	r2, #0
    d7de:	d001      	beq.n	d7e4 <_printf_common+0x24>
    d7e0:	3301      	adds	r3, #1
    d7e2:	602b      	str	r3, [r5, #0]
    d7e4:	6823      	ldr	r3, [r4, #0]
    d7e6:	069b      	lsls	r3, r3, #26
    d7e8:	d502      	bpl.n	d7f0 <_printf_common+0x30>
    d7ea:	682b      	ldr	r3, [r5, #0]
    d7ec:	3302      	adds	r3, #2
    d7ee:	602b      	str	r3, [r5, #0]
    d7f0:	2706      	movs	r7, #6
    d7f2:	6823      	ldr	r3, [r4, #0]
    d7f4:	401f      	ands	r7, r3
    d7f6:	d027      	beq.n	d848 <_printf_common+0x88>
    d7f8:	0023      	movs	r3, r4
    d7fa:	3343      	adds	r3, #67	; 0x43
    d7fc:	781b      	ldrb	r3, [r3, #0]
    d7fe:	1e5a      	subs	r2, r3, #1
    d800:	4193      	sbcs	r3, r2
    d802:	6822      	ldr	r2, [r4, #0]
    d804:	0692      	lsls	r2, r2, #26
    d806:	d430      	bmi.n	d86a <_printf_common+0xaa>
    d808:	0022      	movs	r2, r4
    d80a:	9901      	ldr	r1, [sp, #4]
    d80c:	3243      	adds	r2, #67	; 0x43
    d80e:	9800      	ldr	r0, [sp, #0]
    d810:	9e08      	ldr	r6, [sp, #32]
    d812:	47b0      	blx	r6
    d814:	1c43      	adds	r3, r0, #1
    d816:	d025      	beq.n	d864 <_printf_common+0xa4>
    d818:	2306      	movs	r3, #6
    d81a:	6820      	ldr	r0, [r4, #0]
    d81c:	682a      	ldr	r2, [r5, #0]
    d81e:	68e1      	ldr	r1, [r4, #12]
    d820:	4003      	ands	r3, r0
    d822:	2500      	movs	r5, #0
    d824:	2b04      	cmp	r3, #4
    d826:	d103      	bne.n	d830 <_printf_common+0x70>
    d828:	1a8d      	subs	r5, r1, r2
    d82a:	43eb      	mvns	r3, r5
    d82c:	17db      	asrs	r3, r3, #31
    d82e:	401d      	ands	r5, r3
    d830:	68a3      	ldr	r3, [r4, #8]
    d832:	6922      	ldr	r2, [r4, #16]
    d834:	4293      	cmp	r3, r2
    d836:	dd01      	ble.n	d83c <_printf_common+0x7c>
    d838:	1a9b      	subs	r3, r3, r2
    d83a:	18ed      	adds	r5, r5, r3
    d83c:	2700      	movs	r7, #0
    d83e:	42bd      	cmp	r5, r7
    d840:	d120      	bne.n	d884 <_printf_common+0xc4>
    d842:	2000      	movs	r0, #0
    d844:	e010      	b.n	d868 <_printf_common+0xa8>
    d846:	3701      	adds	r7, #1
    d848:	68e3      	ldr	r3, [r4, #12]
    d84a:	682a      	ldr	r2, [r5, #0]
    d84c:	1a9b      	subs	r3, r3, r2
    d84e:	429f      	cmp	r7, r3
    d850:	dad2      	bge.n	d7f8 <_printf_common+0x38>
    d852:	0022      	movs	r2, r4
    d854:	2301      	movs	r3, #1
    d856:	3219      	adds	r2, #25
    d858:	9901      	ldr	r1, [sp, #4]
    d85a:	9800      	ldr	r0, [sp, #0]
    d85c:	9e08      	ldr	r6, [sp, #32]
    d85e:	47b0      	blx	r6
    d860:	1c43      	adds	r3, r0, #1
    d862:	d1f0      	bne.n	d846 <_printf_common+0x86>
    d864:	2001      	movs	r0, #1
    d866:	4240      	negs	r0, r0
    d868:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    d86a:	2030      	movs	r0, #48	; 0x30
    d86c:	18e1      	adds	r1, r4, r3
    d86e:	3143      	adds	r1, #67	; 0x43
    d870:	7008      	strb	r0, [r1, #0]
    d872:	0021      	movs	r1, r4
    d874:	1c5a      	adds	r2, r3, #1
    d876:	3145      	adds	r1, #69	; 0x45
    d878:	7809      	ldrb	r1, [r1, #0]
    d87a:	18a2      	adds	r2, r4, r2
    d87c:	3243      	adds	r2, #67	; 0x43
    d87e:	3302      	adds	r3, #2
    d880:	7011      	strb	r1, [r2, #0]
    d882:	e7c1      	b.n	d808 <_printf_common+0x48>
    d884:	0022      	movs	r2, r4
    d886:	2301      	movs	r3, #1
    d888:	321a      	adds	r2, #26
    d88a:	9901      	ldr	r1, [sp, #4]
    d88c:	9800      	ldr	r0, [sp, #0]
    d88e:	9e08      	ldr	r6, [sp, #32]
    d890:	47b0      	blx	r6
    d892:	1c43      	adds	r3, r0, #1
    d894:	d0e6      	beq.n	d864 <_printf_common+0xa4>
    d896:	3701      	adds	r7, #1
    d898:	e7d1      	b.n	d83e <_printf_common+0x7e>
	...

0000d89c <_printf_i>:
    d89c:	b5f0      	push	{r4, r5, r6, r7, lr}
    d89e:	b08b      	sub	sp, #44	; 0x2c
    d8a0:	9206      	str	r2, [sp, #24]
    d8a2:	000a      	movs	r2, r1
    d8a4:	3243      	adds	r2, #67	; 0x43
    d8a6:	9307      	str	r3, [sp, #28]
    d8a8:	9005      	str	r0, [sp, #20]
    d8aa:	9204      	str	r2, [sp, #16]
    d8ac:	7e0a      	ldrb	r2, [r1, #24]
    d8ae:	000c      	movs	r4, r1
    d8b0:	9b10      	ldr	r3, [sp, #64]	; 0x40
    d8b2:	2a6e      	cmp	r2, #110	; 0x6e
    d8b4:	d100      	bne.n	d8b8 <_printf_i+0x1c>
    d8b6:	e08f      	b.n	d9d8 <_printf_i+0x13c>
    d8b8:	d817      	bhi.n	d8ea <_printf_i+0x4e>
    d8ba:	2a63      	cmp	r2, #99	; 0x63
    d8bc:	d02c      	beq.n	d918 <_printf_i+0x7c>
    d8be:	d808      	bhi.n	d8d2 <_printf_i+0x36>
    d8c0:	2a00      	cmp	r2, #0
    d8c2:	d100      	bne.n	d8c6 <_printf_i+0x2a>
    d8c4:	e099      	b.n	d9fa <_printf_i+0x15e>
    d8c6:	2a58      	cmp	r2, #88	; 0x58
    d8c8:	d054      	beq.n	d974 <_printf_i+0xd8>
    d8ca:	0026      	movs	r6, r4
    d8cc:	3642      	adds	r6, #66	; 0x42
    d8ce:	7032      	strb	r2, [r6, #0]
    d8d0:	e029      	b.n	d926 <_printf_i+0x8a>
    d8d2:	2a64      	cmp	r2, #100	; 0x64
    d8d4:	d001      	beq.n	d8da <_printf_i+0x3e>
    d8d6:	2a69      	cmp	r2, #105	; 0x69
    d8d8:	d1f7      	bne.n	d8ca <_printf_i+0x2e>
    d8da:	6821      	ldr	r1, [r4, #0]
    d8dc:	681a      	ldr	r2, [r3, #0]
    d8de:	0608      	lsls	r0, r1, #24
    d8e0:	d523      	bpl.n	d92a <_printf_i+0x8e>
    d8e2:	1d11      	adds	r1, r2, #4
    d8e4:	6019      	str	r1, [r3, #0]
    d8e6:	6815      	ldr	r5, [r2, #0]
    d8e8:	e025      	b.n	d936 <_printf_i+0x9a>
    d8ea:	2a73      	cmp	r2, #115	; 0x73
    d8ec:	d100      	bne.n	d8f0 <_printf_i+0x54>
    d8ee:	e088      	b.n	da02 <_printf_i+0x166>
    d8f0:	d808      	bhi.n	d904 <_printf_i+0x68>
    d8f2:	2a6f      	cmp	r2, #111	; 0x6f
    d8f4:	d029      	beq.n	d94a <_printf_i+0xae>
    d8f6:	2a70      	cmp	r2, #112	; 0x70
    d8f8:	d1e7      	bne.n	d8ca <_printf_i+0x2e>
    d8fa:	2220      	movs	r2, #32
    d8fc:	6809      	ldr	r1, [r1, #0]
    d8fe:	430a      	orrs	r2, r1
    d900:	6022      	str	r2, [r4, #0]
    d902:	e003      	b.n	d90c <_printf_i+0x70>
    d904:	2a75      	cmp	r2, #117	; 0x75
    d906:	d020      	beq.n	d94a <_printf_i+0xae>
    d908:	2a78      	cmp	r2, #120	; 0x78
    d90a:	d1de      	bne.n	d8ca <_printf_i+0x2e>
    d90c:	0022      	movs	r2, r4
    d90e:	2178      	movs	r1, #120	; 0x78
    d910:	3245      	adds	r2, #69	; 0x45
    d912:	7011      	strb	r1, [r2, #0]
    d914:	4a6c      	ldr	r2, [pc, #432]	; (dac8 <_printf_i+0x22c>)
    d916:	e030      	b.n	d97a <_printf_i+0xde>
    d918:	000e      	movs	r6, r1
    d91a:	681a      	ldr	r2, [r3, #0]
    d91c:	3642      	adds	r6, #66	; 0x42
    d91e:	1d11      	adds	r1, r2, #4
    d920:	6019      	str	r1, [r3, #0]
    d922:	6813      	ldr	r3, [r2, #0]
    d924:	7033      	strb	r3, [r6, #0]
    d926:	2301      	movs	r3, #1
    d928:	e079      	b.n	da1e <_printf_i+0x182>
    d92a:	0649      	lsls	r1, r1, #25
    d92c:	d5d9      	bpl.n	d8e2 <_printf_i+0x46>
    d92e:	1d11      	adds	r1, r2, #4
    d930:	6019      	str	r1, [r3, #0]
    d932:	2300      	movs	r3, #0
    d934:	5ed5      	ldrsh	r5, [r2, r3]
    d936:	2d00      	cmp	r5, #0
    d938:	da03      	bge.n	d942 <_printf_i+0xa6>
    d93a:	232d      	movs	r3, #45	; 0x2d
    d93c:	9a04      	ldr	r2, [sp, #16]
    d93e:	426d      	negs	r5, r5
    d940:	7013      	strb	r3, [r2, #0]
    d942:	4b62      	ldr	r3, [pc, #392]	; (dacc <_printf_i+0x230>)
    d944:	270a      	movs	r7, #10
    d946:	9303      	str	r3, [sp, #12]
    d948:	e02f      	b.n	d9aa <_printf_i+0x10e>
    d94a:	6820      	ldr	r0, [r4, #0]
    d94c:	6819      	ldr	r1, [r3, #0]
    d94e:	0605      	lsls	r5, r0, #24
    d950:	d503      	bpl.n	d95a <_printf_i+0xbe>
    d952:	1d08      	adds	r0, r1, #4
    d954:	6018      	str	r0, [r3, #0]
    d956:	680d      	ldr	r5, [r1, #0]
    d958:	e005      	b.n	d966 <_printf_i+0xca>
    d95a:	0640      	lsls	r0, r0, #25
    d95c:	d5f9      	bpl.n	d952 <_printf_i+0xb6>
    d95e:	680d      	ldr	r5, [r1, #0]
    d960:	1d08      	adds	r0, r1, #4
    d962:	6018      	str	r0, [r3, #0]
    d964:	b2ad      	uxth	r5, r5
    d966:	4b59      	ldr	r3, [pc, #356]	; (dacc <_printf_i+0x230>)
    d968:	2708      	movs	r7, #8
    d96a:	9303      	str	r3, [sp, #12]
    d96c:	2a6f      	cmp	r2, #111	; 0x6f
    d96e:	d018      	beq.n	d9a2 <_printf_i+0x106>
    d970:	270a      	movs	r7, #10
    d972:	e016      	b.n	d9a2 <_printf_i+0x106>
    d974:	3145      	adds	r1, #69	; 0x45
    d976:	700a      	strb	r2, [r1, #0]
    d978:	4a54      	ldr	r2, [pc, #336]	; (dacc <_printf_i+0x230>)
    d97a:	9203      	str	r2, [sp, #12]
    d97c:	681a      	ldr	r2, [r3, #0]
    d97e:	6821      	ldr	r1, [r4, #0]
    d980:	1d10      	adds	r0, r2, #4
    d982:	6018      	str	r0, [r3, #0]
    d984:	6815      	ldr	r5, [r2, #0]
    d986:	0608      	lsls	r0, r1, #24
    d988:	d522      	bpl.n	d9d0 <_printf_i+0x134>
    d98a:	07cb      	lsls	r3, r1, #31
    d98c:	d502      	bpl.n	d994 <_printf_i+0xf8>
    d98e:	2320      	movs	r3, #32
    d990:	4319      	orrs	r1, r3
    d992:	6021      	str	r1, [r4, #0]
    d994:	2710      	movs	r7, #16
    d996:	2d00      	cmp	r5, #0
    d998:	d103      	bne.n	d9a2 <_printf_i+0x106>
    d99a:	2320      	movs	r3, #32
    d99c:	6822      	ldr	r2, [r4, #0]
    d99e:	439a      	bics	r2, r3
    d9a0:	6022      	str	r2, [r4, #0]
    d9a2:	0023      	movs	r3, r4
    d9a4:	2200      	movs	r2, #0
    d9a6:	3343      	adds	r3, #67	; 0x43
    d9a8:	701a      	strb	r2, [r3, #0]
    d9aa:	6863      	ldr	r3, [r4, #4]
    d9ac:	60a3      	str	r3, [r4, #8]
    d9ae:	2b00      	cmp	r3, #0
    d9b0:	db5c      	blt.n	da6c <_printf_i+0x1d0>
    d9b2:	2204      	movs	r2, #4
    d9b4:	6821      	ldr	r1, [r4, #0]
    d9b6:	4391      	bics	r1, r2
    d9b8:	6021      	str	r1, [r4, #0]
    d9ba:	2d00      	cmp	r5, #0
    d9bc:	d158      	bne.n	da70 <_printf_i+0x1d4>
    d9be:	9e04      	ldr	r6, [sp, #16]
    d9c0:	2b00      	cmp	r3, #0
    d9c2:	d064      	beq.n	da8e <_printf_i+0x1f2>
    d9c4:	0026      	movs	r6, r4
    d9c6:	9b03      	ldr	r3, [sp, #12]
    d9c8:	3642      	adds	r6, #66	; 0x42
    d9ca:	781b      	ldrb	r3, [r3, #0]
    d9cc:	7033      	strb	r3, [r6, #0]
    d9ce:	e05e      	b.n	da8e <_printf_i+0x1f2>
    d9d0:	0648      	lsls	r0, r1, #25
    d9d2:	d5da      	bpl.n	d98a <_printf_i+0xee>
    d9d4:	b2ad      	uxth	r5, r5
    d9d6:	e7d8      	b.n	d98a <_printf_i+0xee>
    d9d8:	6809      	ldr	r1, [r1, #0]
    d9da:	681a      	ldr	r2, [r3, #0]
    d9dc:	0608      	lsls	r0, r1, #24
    d9de:	d505      	bpl.n	d9ec <_printf_i+0x150>
    d9e0:	1d11      	adds	r1, r2, #4
    d9e2:	6019      	str	r1, [r3, #0]
    d9e4:	6813      	ldr	r3, [r2, #0]
    d9e6:	6962      	ldr	r2, [r4, #20]
    d9e8:	601a      	str	r2, [r3, #0]
    d9ea:	e006      	b.n	d9fa <_printf_i+0x15e>
    d9ec:	0649      	lsls	r1, r1, #25
    d9ee:	d5f7      	bpl.n	d9e0 <_printf_i+0x144>
    d9f0:	1d11      	adds	r1, r2, #4
    d9f2:	6019      	str	r1, [r3, #0]
    d9f4:	6813      	ldr	r3, [r2, #0]
    d9f6:	8aa2      	ldrh	r2, [r4, #20]
    d9f8:	801a      	strh	r2, [r3, #0]
    d9fa:	2300      	movs	r3, #0
    d9fc:	9e04      	ldr	r6, [sp, #16]
    d9fe:	6123      	str	r3, [r4, #16]
    da00:	e054      	b.n	daac <_printf_i+0x210>
    da02:	681a      	ldr	r2, [r3, #0]
    da04:	1d11      	adds	r1, r2, #4
    da06:	6019      	str	r1, [r3, #0]
    da08:	6816      	ldr	r6, [r2, #0]
    da0a:	2100      	movs	r1, #0
    da0c:	6862      	ldr	r2, [r4, #4]
    da0e:	0030      	movs	r0, r6
    da10:	f000 f950 	bl	dcb4 <memchr>
    da14:	2800      	cmp	r0, #0
    da16:	d001      	beq.n	da1c <_printf_i+0x180>
    da18:	1b80      	subs	r0, r0, r6
    da1a:	6060      	str	r0, [r4, #4]
    da1c:	6863      	ldr	r3, [r4, #4]
    da1e:	6123      	str	r3, [r4, #16]
    da20:	2300      	movs	r3, #0
    da22:	9a04      	ldr	r2, [sp, #16]
    da24:	7013      	strb	r3, [r2, #0]
    da26:	e041      	b.n	daac <_printf_i+0x210>
    da28:	6923      	ldr	r3, [r4, #16]
    da2a:	0032      	movs	r2, r6
    da2c:	9906      	ldr	r1, [sp, #24]
    da2e:	9805      	ldr	r0, [sp, #20]
    da30:	9d07      	ldr	r5, [sp, #28]
    da32:	47a8      	blx	r5
    da34:	1c43      	adds	r3, r0, #1
    da36:	d043      	beq.n	dac0 <_printf_i+0x224>
    da38:	6823      	ldr	r3, [r4, #0]
    da3a:	2500      	movs	r5, #0
    da3c:	079b      	lsls	r3, r3, #30
    da3e:	d40f      	bmi.n	da60 <_printf_i+0x1c4>
    da40:	9b09      	ldr	r3, [sp, #36]	; 0x24
    da42:	68e0      	ldr	r0, [r4, #12]
    da44:	4298      	cmp	r0, r3
    da46:	da3d      	bge.n	dac4 <_printf_i+0x228>
    da48:	0018      	movs	r0, r3
    da4a:	e03b      	b.n	dac4 <_printf_i+0x228>
    da4c:	0022      	movs	r2, r4
    da4e:	2301      	movs	r3, #1
    da50:	3219      	adds	r2, #25
    da52:	9906      	ldr	r1, [sp, #24]
    da54:	9805      	ldr	r0, [sp, #20]
    da56:	9e07      	ldr	r6, [sp, #28]
    da58:	47b0      	blx	r6
    da5a:	1c43      	adds	r3, r0, #1
    da5c:	d030      	beq.n	dac0 <_printf_i+0x224>
    da5e:	3501      	adds	r5, #1
    da60:	68e3      	ldr	r3, [r4, #12]
    da62:	9a09      	ldr	r2, [sp, #36]	; 0x24
    da64:	1a9b      	subs	r3, r3, r2
    da66:	429d      	cmp	r5, r3
    da68:	dbf0      	blt.n	da4c <_printf_i+0x1b0>
    da6a:	e7e9      	b.n	da40 <_printf_i+0x1a4>
    da6c:	2d00      	cmp	r5, #0
    da6e:	d0a9      	beq.n	d9c4 <_printf_i+0x128>
    da70:	9e04      	ldr	r6, [sp, #16]
    da72:	0028      	movs	r0, r5
    da74:	0039      	movs	r1, r7
    da76:	f7fe fd77 	bl	c568 <__aeabi_uidivmod>
    da7a:	9b03      	ldr	r3, [sp, #12]
    da7c:	3e01      	subs	r6, #1
    da7e:	5c5b      	ldrb	r3, [r3, r1]
    da80:	0028      	movs	r0, r5
    da82:	7033      	strb	r3, [r6, #0]
    da84:	0039      	movs	r1, r7
    da86:	f7fe fce9 	bl	c45c <__udivsi3>
    da8a:	1e05      	subs	r5, r0, #0
    da8c:	d1f1      	bne.n	da72 <_printf_i+0x1d6>
    da8e:	2f08      	cmp	r7, #8
    da90:	d109      	bne.n	daa6 <_printf_i+0x20a>
    da92:	6823      	ldr	r3, [r4, #0]
    da94:	07db      	lsls	r3, r3, #31
    da96:	d506      	bpl.n	daa6 <_printf_i+0x20a>
    da98:	6863      	ldr	r3, [r4, #4]
    da9a:	6922      	ldr	r2, [r4, #16]
    da9c:	4293      	cmp	r3, r2
    da9e:	dc02      	bgt.n	daa6 <_printf_i+0x20a>
    daa0:	2330      	movs	r3, #48	; 0x30
    daa2:	3e01      	subs	r6, #1
    daa4:	7033      	strb	r3, [r6, #0]
    daa6:	9b04      	ldr	r3, [sp, #16]
    daa8:	1b9b      	subs	r3, r3, r6
    daaa:	6123      	str	r3, [r4, #16]
    daac:	9b07      	ldr	r3, [sp, #28]
    daae:	aa09      	add	r2, sp, #36	; 0x24
    dab0:	9300      	str	r3, [sp, #0]
    dab2:	0021      	movs	r1, r4
    dab4:	9b06      	ldr	r3, [sp, #24]
    dab6:	9805      	ldr	r0, [sp, #20]
    dab8:	f7ff fe82 	bl	d7c0 <_printf_common>
    dabc:	1c43      	adds	r3, r0, #1
    dabe:	d1b3      	bne.n	da28 <_printf_i+0x18c>
    dac0:	2001      	movs	r0, #1
    dac2:	4240      	negs	r0, r0
    dac4:	b00b      	add	sp, #44	; 0x2c
    dac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dac8:	0000ec02 	.word	0x0000ec02
    dacc:	0000ebf1 	.word	0x0000ebf1

0000dad0 <_putc_r>:
    dad0:	b570      	push	{r4, r5, r6, lr}
    dad2:	0006      	movs	r6, r0
    dad4:	000d      	movs	r5, r1
    dad6:	0014      	movs	r4, r2
    dad8:	2800      	cmp	r0, #0
    dada:	d004      	beq.n	dae6 <_putc_r+0x16>
    dadc:	6983      	ldr	r3, [r0, #24]
    dade:	2b00      	cmp	r3, #0
    dae0:	d101      	bne.n	dae6 <_putc_r+0x16>
    dae2:	f7ff fa0f 	bl	cf04 <__sinit>
    dae6:	4b12      	ldr	r3, [pc, #72]	; (db30 <_putc_r+0x60>)
    dae8:	429c      	cmp	r4, r3
    daea:	d111      	bne.n	db10 <_putc_r+0x40>
    daec:	6874      	ldr	r4, [r6, #4]
    daee:	68a3      	ldr	r3, [r4, #8]
    daf0:	3b01      	subs	r3, #1
    daf2:	60a3      	str	r3, [r4, #8]
    daf4:	2b00      	cmp	r3, #0
    daf6:	da05      	bge.n	db04 <_putc_r+0x34>
    daf8:	69a2      	ldr	r2, [r4, #24]
    dafa:	4293      	cmp	r3, r2
    dafc:	db12      	blt.n	db24 <_putc_r+0x54>
    dafe:	b2eb      	uxtb	r3, r5
    db00:	2b0a      	cmp	r3, #10
    db02:	d00f      	beq.n	db24 <_putc_r+0x54>
    db04:	6823      	ldr	r3, [r4, #0]
    db06:	b2e8      	uxtb	r0, r5
    db08:	1c5a      	adds	r2, r3, #1
    db0a:	6022      	str	r2, [r4, #0]
    db0c:	701d      	strb	r5, [r3, #0]
    db0e:	bd70      	pop	{r4, r5, r6, pc}
    db10:	4b08      	ldr	r3, [pc, #32]	; (db34 <_putc_r+0x64>)
    db12:	429c      	cmp	r4, r3
    db14:	d101      	bne.n	db1a <_putc_r+0x4a>
    db16:	68b4      	ldr	r4, [r6, #8]
    db18:	e7e9      	b.n	daee <_putc_r+0x1e>
    db1a:	4b07      	ldr	r3, [pc, #28]	; (db38 <_putc_r+0x68>)
    db1c:	429c      	cmp	r4, r3
    db1e:	d1e6      	bne.n	daee <_putc_r+0x1e>
    db20:	68f4      	ldr	r4, [r6, #12]
    db22:	e7e4      	b.n	daee <_putc_r+0x1e>
    db24:	0022      	movs	r2, r4
    db26:	0029      	movs	r1, r5
    db28:	0030      	movs	r0, r6
    db2a:	f7ff f827 	bl	cb7c <__swbuf_r>
    db2e:	e7ee      	b.n	db0e <_putc_r+0x3e>
    db30:	0000eba0 	.word	0x0000eba0
    db34:	0000ebc0 	.word	0x0000ebc0
    db38:	0000eb80 	.word	0x0000eb80

0000db3c <_sbrk_r>:
    db3c:	2300      	movs	r3, #0
    db3e:	b570      	push	{r4, r5, r6, lr}
    db40:	4c06      	ldr	r4, [pc, #24]	; (db5c <_sbrk_r+0x20>)
    db42:	0005      	movs	r5, r0
    db44:	0008      	movs	r0, r1
    db46:	6023      	str	r3, [r4, #0]
    db48:	f7f7 fbea 	bl	5320 <_sbrk>
    db4c:	1c43      	adds	r3, r0, #1
    db4e:	d103      	bne.n	db58 <_sbrk_r+0x1c>
    db50:	6823      	ldr	r3, [r4, #0]
    db52:	2b00      	cmp	r3, #0
    db54:	d000      	beq.n	db58 <_sbrk_r+0x1c>
    db56:	602b      	str	r3, [r5, #0]
    db58:	bd70      	pop	{r4, r5, r6, pc}
    db5a:	46c0      	nop			; (mov r8, r8)
    db5c:	200037b8 	.word	0x200037b8

0000db60 <__sread>:
    db60:	b570      	push	{r4, r5, r6, lr}
    db62:	000c      	movs	r4, r1
    db64:	250e      	movs	r5, #14
    db66:	5f49      	ldrsh	r1, [r1, r5]
    db68:	f000 f8ea 	bl	dd40 <_read_r>
    db6c:	2800      	cmp	r0, #0
    db6e:	db03      	blt.n	db78 <__sread+0x18>
    db70:	6d63      	ldr	r3, [r4, #84]	; 0x54
    db72:	181b      	adds	r3, r3, r0
    db74:	6563      	str	r3, [r4, #84]	; 0x54
    db76:	bd70      	pop	{r4, r5, r6, pc}
    db78:	89a3      	ldrh	r3, [r4, #12]
    db7a:	4a02      	ldr	r2, [pc, #8]	; (db84 <__sread+0x24>)
    db7c:	4013      	ands	r3, r2
    db7e:	81a3      	strh	r3, [r4, #12]
    db80:	e7f9      	b.n	db76 <__sread+0x16>
    db82:	46c0      	nop			; (mov r8, r8)
    db84:	ffffefff 	.word	0xffffefff

0000db88 <__swrite>:
    db88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    db8a:	001f      	movs	r7, r3
    db8c:	898b      	ldrh	r3, [r1, #12]
    db8e:	0005      	movs	r5, r0
    db90:	000c      	movs	r4, r1
    db92:	0016      	movs	r6, r2
    db94:	05db      	lsls	r3, r3, #23
    db96:	d505      	bpl.n	dba4 <__swrite+0x1c>
    db98:	230e      	movs	r3, #14
    db9a:	5ec9      	ldrsh	r1, [r1, r3]
    db9c:	2200      	movs	r2, #0
    db9e:	2302      	movs	r3, #2
    dba0:	f000 f874 	bl	dc8c <_lseek_r>
    dba4:	89a3      	ldrh	r3, [r4, #12]
    dba6:	4a05      	ldr	r2, [pc, #20]	; (dbbc <__swrite+0x34>)
    dba8:	0028      	movs	r0, r5
    dbaa:	4013      	ands	r3, r2
    dbac:	81a3      	strh	r3, [r4, #12]
    dbae:	0032      	movs	r2, r6
    dbb0:	230e      	movs	r3, #14
    dbb2:	5ee1      	ldrsh	r1, [r4, r3]
    dbb4:	003b      	movs	r3, r7
    dbb6:	f000 f81f 	bl	dbf8 <_write_r>
    dbba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    dbbc:	ffffefff 	.word	0xffffefff

0000dbc0 <__sseek>:
    dbc0:	b570      	push	{r4, r5, r6, lr}
    dbc2:	000c      	movs	r4, r1
    dbc4:	250e      	movs	r5, #14
    dbc6:	5f49      	ldrsh	r1, [r1, r5]
    dbc8:	f000 f860 	bl	dc8c <_lseek_r>
    dbcc:	89a3      	ldrh	r3, [r4, #12]
    dbce:	1c42      	adds	r2, r0, #1
    dbd0:	d103      	bne.n	dbda <__sseek+0x1a>
    dbd2:	4a05      	ldr	r2, [pc, #20]	; (dbe8 <__sseek+0x28>)
    dbd4:	4013      	ands	r3, r2
    dbd6:	81a3      	strh	r3, [r4, #12]
    dbd8:	bd70      	pop	{r4, r5, r6, pc}
    dbda:	2280      	movs	r2, #128	; 0x80
    dbdc:	0152      	lsls	r2, r2, #5
    dbde:	4313      	orrs	r3, r2
    dbe0:	81a3      	strh	r3, [r4, #12]
    dbe2:	6560      	str	r0, [r4, #84]	; 0x54
    dbe4:	e7f8      	b.n	dbd8 <__sseek+0x18>
    dbe6:	46c0      	nop			; (mov r8, r8)
    dbe8:	ffffefff 	.word	0xffffefff

0000dbec <__sclose>:
    dbec:	b510      	push	{r4, lr}
    dbee:	230e      	movs	r3, #14
    dbf0:	5ec9      	ldrsh	r1, [r1, r3]
    dbf2:	f000 f815 	bl	dc20 <_close_r>
    dbf6:	bd10      	pop	{r4, pc}

0000dbf8 <_write_r>:
    dbf8:	b570      	push	{r4, r5, r6, lr}
    dbfa:	0005      	movs	r5, r0
    dbfc:	0008      	movs	r0, r1
    dbfe:	0011      	movs	r1, r2
    dc00:	2200      	movs	r2, #0
    dc02:	4c06      	ldr	r4, [pc, #24]	; (dc1c <_write_r+0x24>)
    dc04:	6022      	str	r2, [r4, #0]
    dc06:	001a      	movs	r2, r3
    dc08:	f7f7 fb62 	bl	52d0 <_write>
    dc0c:	1c43      	adds	r3, r0, #1
    dc0e:	d103      	bne.n	dc18 <_write_r+0x20>
    dc10:	6823      	ldr	r3, [r4, #0]
    dc12:	2b00      	cmp	r3, #0
    dc14:	d000      	beq.n	dc18 <_write_r+0x20>
    dc16:	602b      	str	r3, [r5, #0]
    dc18:	bd70      	pop	{r4, r5, r6, pc}
    dc1a:	46c0      	nop			; (mov r8, r8)
    dc1c:	200037b8 	.word	0x200037b8

0000dc20 <_close_r>:
    dc20:	2300      	movs	r3, #0
    dc22:	b570      	push	{r4, r5, r6, lr}
    dc24:	4c06      	ldr	r4, [pc, #24]	; (dc40 <_close_r+0x20>)
    dc26:	0005      	movs	r5, r0
    dc28:	0008      	movs	r0, r1
    dc2a:	6023      	str	r3, [r4, #0]
    dc2c:	f7f7 fb8a 	bl	5344 <_close>
    dc30:	1c43      	adds	r3, r0, #1
    dc32:	d103      	bne.n	dc3c <_close_r+0x1c>
    dc34:	6823      	ldr	r3, [r4, #0]
    dc36:	2b00      	cmp	r3, #0
    dc38:	d000      	beq.n	dc3c <_close_r+0x1c>
    dc3a:	602b      	str	r3, [r5, #0]
    dc3c:	bd70      	pop	{r4, r5, r6, pc}
    dc3e:	46c0      	nop			; (mov r8, r8)
    dc40:	200037b8 	.word	0x200037b8

0000dc44 <_fstat_r>:
    dc44:	2300      	movs	r3, #0
    dc46:	b570      	push	{r4, r5, r6, lr}
    dc48:	4c06      	ldr	r4, [pc, #24]	; (dc64 <_fstat_r+0x20>)
    dc4a:	0005      	movs	r5, r0
    dc4c:	0008      	movs	r0, r1
    dc4e:	0011      	movs	r1, r2
    dc50:	6023      	str	r3, [r4, #0]
    dc52:	f7f7 fb7a 	bl	534a <_fstat>
    dc56:	1c43      	adds	r3, r0, #1
    dc58:	d103      	bne.n	dc62 <_fstat_r+0x1e>
    dc5a:	6823      	ldr	r3, [r4, #0]
    dc5c:	2b00      	cmp	r3, #0
    dc5e:	d000      	beq.n	dc62 <_fstat_r+0x1e>
    dc60:	602b      	str	r3, [r5, #0]
    dc62:	bd70      	pop	{r4, r5, r6, pc}
    dc64:	200037b8 	.word	0x200037b8

0000dc68 <_isatty_r>:
    dc68:	2300      	movs	r3, #0
    dc6a:	b570      	push	{r4, r5, r6, lr}
    dc6c:	4c06      	ldr	r4, [pc, #24]	; (dc88 <_isatty_r+0x20>)
    dc6e:	0005      	movs	r5, r0
    dc70:	0008      	movs	r0, r1
    dc72:	6023      	str	r3, [r4, #0]
    dc74:	f7f7 fb6e 	bl	5354 <_isatty>
    dc78:	1c43      	adds	r3, r0, #1
    dc7a:	d103      	bne.n	dc84 <_isatty_r+0x1c>
    dc7c:	6823      	ldr	r3, [r4, #0]
    dc7e:	2b00      	cmp	r3, #0
    dc80:	d000      	beq.n	dc84 <_isatty_r+0x1c>
    dc82:	602b      	str	r3, [r5, #0]
    dc84:	bd70      	pop	{r4, r5, r6, pc}
    dc86:	46c0      	nop			; (mov r8, r8)
    dc88:	200037b8 	.word	0x200037b8

0000dc8c <_lseek_r>:
    dc8c:	b570      	push	{r4, r5, r6, lr}
    dc8e:	0005      	movs	r5, r0
    dc90:	0008      	movs	r0, r1
    dc92:	0011      	movs	r1, r2
    dc94:	2200      	movs	r2, #0
    dc96:	4c06      	ldr	r4, [pc, #24]	; (dcb0 <_lseek_r+0x24>)
    dc98:	6022      	str	r2, [r4, #0]
    dc9a:	001a      	movs	r2, r3
    dc9c:	f7f7 fb5c 	bl	5358 <_lseek>
    dca0:	1c43      	adds	r3, r0, #1
    dca2:	d103      	bne.n	dcac <_lseek_r+0x20>
    dca4:	6823      	ldr	r3, [r4, #0]
    dca6:	2b00      	cmp	r3, #0
    dca8:	d000      	beq.n	dcac <_lseek_r+0x20>
    dcaa:	602b      	str	r3, [r5, #0]
    dcac:	bd70      	pop	{r4, r5, r6, pc}
    dcae:	46c0      	nop			; (mov r8, r8)
    dcb0:	200037b8 	.word	0x200037b8

0000dcb4 <memchr>:
    dcb4:	b2c9      	uxtb	r1, r1
    dcb6:	1882      	adds	r2, r0, r2
    dcb8:	4290      	cmp	r0, r2
    dcba:	d101      	bne.n	dcc0 <memchr+0xc>
    dcbc:	2000      	movs	r0, #0
    dcbe:	4770      	bx	lr
    dcc0:	7803      	ldrb	r3, [r0, #0]
    dcc2:	428b      	cmp	r3, r1
    dcc4:	d0fb      	beq.n	dcbe <memchr+0xa>
    dcc6:	3001      	adds	r0, #1
    dcc8:	e7f6      	b.n	dcb8 <memchr+0x4>

0000dcca <memmove>:
    dcca:	b510      	push	{r4, lr}
    dccc:	4288      	cmp	r0, r1
    dcce:	d902      	bls.n	dcd6 <memmove+0xc>
    dcd0:	188b      	adds	r3, r1, r2
    dcd2:	4298      	cmp	r0, r3
    dcd4:	d308      	bcc.n	dce8 <memmove+0x1e>
    dcd6:	2300      	movs	r3, #0
    dcd8:	429a      	cmp	r2, r3
    dcda:	d007      	beq.n	dcec <memmove+0x22>
    dcdc:	5ccc      	ldrb	r4, [r1, r3]
    dcde:	54c4      	strb	r4, [r0, r3]
    dce0:	3301      	adds	r3, #1
    dce2:	e7f9      	b.n	dcd8 <memmove+0xe>
    dce4:	5c8b      	ldrb	r3, [r1, r2]
    dce6:	5483      	strb	r3, [r0, r2]
    dce8:	3a01      	subs	r2, #1
    dcea:	d2fb      	bcs.n	dce4 <memmove+0x1a>
    dcec:	bd10      	pop	{r4, pc}

0000dcee <__malloc_lock>:
    dcee:	4770      	bx	lr

0000dcf0 <__malloc_unlock>:
    dcf0:	4770      	bx	lr

0000dcf2 <_realloc_r>:
    dcf2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    dcf4:	0007      	movs	r7, r0
    dcf6:	000d      	movs	r5, r1
    dcf8:	0016      	movs	r6, r2
    dcfa:	2900      	cmp	r1, #0
    dcfc:	d105      	bne.n	dd0a <_realloc_r+0x18>
    dcfe:	0011      	movs	r1, r2
    dd00:	f7ff fa56 	bl	d1b0 <_malloc_r>
    dd04:	0004      	movs	r4, r0
    dd06:	0020      	movs	r0, r4
    dd08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    dd0a:	2a00      	cmp	r2, #0
    dd0c:	d103      	bne.n	dd16 <_realloc_r+0x24>
    dd0e:	f7ff fa05 	bl	d11c <_free_r>
    dd12:	0034      	movs	r4, r6
    dd14:	e7f7      	b.n	dd06 <_realloc_r+0x14>
    dd16:	f000 f827 	bl	dd68 <_malloc_usable_size_r>
    dd1a:	002c      	movs	r4, r5
    dd1c:	4286      	cmp	r6, r0
    dd1e:	d9f2      	bls.n	dd06 <_realloc_r+0x14>
    dd20:	0031      	movs	r1, r6
    dd22:	0038      	movs	r0, r7
    dd24:	f7ff fa44 	bl	d1b0 <_malloc_r>
    dd28:	1e04      	subs	r4, r0, #0
    dd2a:	d0ec      	beq.n	dd06 <_realloc_r+0x14>
    dd2c:	0029      	movs	r1, r5
    dd2e:	0032      	movs	r2, r6
    dd30:	f7fe fd67 	bl	c802 <memcpy>
    dd34:	0029      	movs	r1, r5
    dd36:	0038      	movs	r0, r7
    dd38:	f7ff f9f0 	bl	d11c <_free_r>
    dd3c:	e7e3      	b.n	dd06 <_realloc_r+0x14>
	...

0000dd40 <_read_r>:
    dd40:	b570      	push	{r4, r5, r6, lr}
    dd42:	0005      	movs	r5, r0
    dd44:	0008      	movs	r0, r1
    dd46:	0011      	movs	r1, r2
    dd48:	2200      	movs	r2, #0
    dd4a:	4c06      	ldr	r4, [pc, #24]	; (dd64 <_read_r+0x24>)
    dd4c:	6022      	str	r2, [r4, #0]
    dd4e:	001a      	movs	r2, r3
    dd50:	f7f7 fa9c 	bl	528c <_read>
    dd54:	1c43      	adds	r3, r0, #1
    dd56:	d103      	bne.n	dd60 <_read_r+0x20>
    dd58:	6823      	ldr	r3, [r4, #0]
    dd5a:	2b00      	cmp	r3, #0
    dd5c:	d000      	beq.n	dd60 <_read_r+0x20>
    dd5e:	602b      	str	r3, [r5, #0]
    dd60:	bd70      	pop	{r4, r5, r6, pc}
    dd62:	46c0      	nop			; (mov r8, r8)
    dd64:	200037b8 	.word	0x200037b8

0000dd68 <_malloc_usable_size_r>:
    dd68:	1f0b      	subs	r3, r1, #4
    dd6a:	681b      	ldr	r3, [r3, #0]
    dd6c:	1f18      	subs	r0, r3, #4
    dd6e:	2b00      	cmp	r3, #0
    dd70:	da01      	bge.n	dd76 <_malloc_usable_size_r+0xe>
    dd72:	580b      	ldr	r3, [r1, r0]
    dd74:	18c0      	adds	r0, r0, r3
    dd76:	4770      	bx	lr

0000dd78 <__FUNCTION__.13159>:
    dd78:	6d6e 625f 7375 695f 636f 6c74 0000 0000     nm_bus_ioctl....
    dd88:	4128 5050 2829 5245 2952 255b 5d73 255b     (APP)(ERR)[%s][%
    dd98:	5d64 0000 6e69 6176 696c 6564 6920 636f     d]..invalide ioc
    dda8:	746c 6320 646d 0000 0dec 0000 0dbc 0000     lt cmd..........
    ddb8:	0db4 0000 0dcc 0000 0dc4 0000 0de4 0000     ................
    ddc8:	0dd4 0000 0ddc 0000                         ........

0000ddd0 <__FUNCTION__.12294>:
    ddd0:	6968 5f66 6573 646e 0000 0000               hif_send....

0000dddc <__FUNCTION__.12304>:
    dddc:	6968 5f66 7369 0072                         hif_isr.

0000dde4 <__FUNCTION__.12313>:
    dde4:	6968 5f66 6168 646e 656c 695f 7273 0000     hif_handle_isr..

0000ddf4 <__FUNCTION__.12325>:
    ddf4:	6968 5f66 6572 6563 7669 0065               hif_receive.

0000de00 <__FUNCTION__.12341>:
    de00:	6968 5f66 6572 6967 7473 7265 635f 0062     hif_register_cb.
    de10:	6828 6669 2029 4957 4946 485f 534f 5f54     (hif) WIFI_HOST_
    de20:	4352 5f56 5443 4c52 315f 6220 7375 6620     RCV_CTRL_1 bus f
    de30:	6961 006c 6828 6669 2029 6461 7264 7365     ail.(hif) addres
    de40:	2073 7562 2073 6166 6c69 0000 6828 6669     s bus fail..(hif
    de50:	2029 6f43 7272 7075 6574 2064 6170 6b63     ) Corrupted pack
    de60:	7465 5320 7a69 2065 203d 7525 3c20 204c     et Size = %u <L 
    de70:	203d 7525 202c 2047 203d 7525 202c 504f     = %u, G = %u, OP
    de80:	3d20 2520 3230 3e58 000a 0000 4957 4946      = %02X>....WIFI
    de90:	6320 6c61 626c 6361 206b 7369 6e20 746f      callback is not
    dea0:	7220 6765 7369 6574 6572 0064 6353 6b6f      registered.Scok
    deb0:	7465 6320 6c61 626c 6361 206b 7369 6e20     et callback is n
    dec0:	746f 7220 6765 7369 6574 6572 0064 0000     ot registered...
    ded0:	744f 2061 6163 6c6c 6162 6b63 6920 2073     Ota callback is 
    dee0:	6f6e 2074 6572 6967 7473 7265 6465 0000     not registered..
    def0:	7243 7079 6f74 6320 6c61 626c 6361 206b     Crypto callback 
    df00:	7369 6e20 746f 7220 6765 7369 6574 6572     is not registere
    df10:	0064 0000 6953 6d67 2061 6163 6c6c 6162     d...Sigma callba
    df20:	6b63 6920 2073 6f6e 2074 6572 6967 7473     ck is not regist
    df30:	7265 6465 0000 0000 6828 6669 2029 6e69     ered....(hif) in
    df40:	6176 696c 2064 7267 756f 2070 4449 0000     valid group ID..
    df50:	6828 6669 2029 6f68 7473 6120 7070 6420     (hif) host app d
    df60:	6469 276e 2074 6573 2074 5852 4420 6e6f     idn't set RX Don
    df70:	2065 253c 3e75 253c 3e58 000a 6828 6669     e <%u><%X>..(hif
    df80:	2029 7257 6e6f 2067 6953 657a 0000 0000     ) Wrong Size....
    df90:	6828 6669 2029 6146 736c 2065 6e69 6574     (hif) False inte
    dfa0:	7272 7075 2074 6c25 0078 0000 6828 6669     rrupt %lx...(hif
    dfb0:	2029 6146 6c69 7420 206f 6552 6461 6920     ) Fail to Read i
    dfc0:	746e 7265 7572 7470 7220 6765 0000 0000     nterrupt reg....
    dfd0:	4828 4649 2029 6146 6c69 7420 206f 6168     (HIF) Fail to ha
    dfe0:	646e 656c 6920 746e 7265 7572 7470 2520     ndle interrupt %
    dff0:	2064 7274 2079 6741 6961 2e6e 0a2e 0000     d try Again.....
    e000:	6820 6669 725f 6365 6965 6576 203a 6e49      hif_receive: In
    e010:	6176 696c 2064 7261 7567 656d 746e 0000     valid argument..
    e020:	5041 2050 6552 7571 7365 6574 2064 6953     APP Requested Si
    e030:	657a 6920 2073 616c 6772 7265 7420 6168     ze is larger tha
    e040:	206e 6874 2065 6572 6963 6576 2064 7562     n the recived bu
    e050:	6666 7265 7320 7a69 2065 253c 3e75 253c     ffer size <%u><%
    e060:	756c 0a3e 0000 0000 5041 2050 6552 7571     lu>.....APP Requ
    e070:	7365 6574 2064 6441 7264 7365 2073 6562     ested Address be
    e080:	6f79 646e 7420 6568 7220 6365 7669 6465     yond the recived
    e090:	6220 6675 6566 2072 6461 7264 7365 2073      buffer address 
    e0a0:	6e61 2064 656c 676e 6874 0000 5247 2070     and length..GRp 
    e0b0:	203f 6425 000a 0000 4128 5050 2829 4e49     ? %d....(APP)(IN
    e0c0:	4f46 0029 6c53 776f 6e69 2067 6f64 6e77     FO).Slowing down
    e0d0:	2e2e 002e 4828 4649 4629 6961 206c 6f74     ....(HIF)Fail to
    e0e0:	7720 6b61 7075 7420 6568 6320 6968 0070      wakup the chip.

0000e0f0 <__FUNCTION__.12276>:
    e0f0:	326d 5f6d 6977 6966 635f 0062               m2m_wifi_cb.

0000e0fc <__FUNCTION__.12335>:
    e0fc:	326d 5f6d 6977 6966 635f 6e6f 656e 7463     m2m_wifi_connect
    e10c:	735f 0063 6f43 666e 696c 7463 6465 4920     _sc.Conflicted I
    e11c:	2050 2022 7525 252e 2e75 7525 252e 2075     P " %u.%u.%u.%u 
    e12c:	2022 000a 4552 2051 6f4e 2074 6564 6966     " ..REQ Not defi
    e13c:	656e 2064 6425 000a 654b 2079 7369 6e20     ned %d..Key is n
    e14c:	746f 7620 6c61 6469 0000 0000 6e49 6176     ot valid....Inva
    e15c:	696c 2064 654b 0079 5353 4449 4c20 4e45     lid Key.SSID LEN
    e16c:	4920 564e 4c41 4449 0000 0000 4843 4920      INVALID....CH I
    e17c:	564e 4c41 4449 0000 6e49 6176 696c 2064     NVALID..Invalid 
    e18c:	6557 2070 656b 2079 6e69 6564 2078 6425     Wep key index %d
    e19c:	000a 0000 6e49 6176 696c 2064 6557 2070     ....Invalid Wep 
    e1ac:	656b 2079 656c 676e 6874 2520 0a64 0000     key length %d...
    e1bc:	6e49 6f63 7272 6365 2074 5350 204b 656b     Incorrect PSK ke
    e1cc:	2079 656c 676e 6874 0000 0000 6e75 6564     y length....unde
    e1dc:	6966 656e 2064 6573 2063 7974 6570 0000     fined sec type..

0000e1ec <__FUNCTION__.12133>:
    e1ec:	6863 7069 775f 6b61 0065 0000               chip_wake...

0000e1f8 <__FUNCTION__.12182>:
    e1f8:	6863 7069 645f 6965 696e 0074 6166 6c69     chip_deinit.fail
    e208:	6465 7420 206f 6564 692d 696e 6974 6c61     ed to de-initial
    e218:	7a69 0065 7542 2073 7265 6f72 2072 3528     ize.Bus error (5
    e228:	2e29 6425 2520 786c 000a 0000 6146 6c69     ).%d %lx....Fail
    e238:	6465 7420 206f 6177 756b 2070 6874 2065     ed to wakup the 
    e248:	6863 7069 0000 0000 7244 7669 7265 6556     chip....DriverVe
    e258:	4972 666e 3a6f 3020 2578 3830 786c 000a     rInfo: 0x%08lx..

0000e268 <__FUNCTION__.12182>:
    e268:	6d6e 645f 7672 695f 696e 0074               nm_drv_init.

0000e274 <__FUNCTION__.12187>:
    e274:	6d6e 645f 7672 645f 6965 696e 0074 0000     nm_drv_deinit...
    e284:	6e5b 696d 7320 6f74 5d70 203a 6863 7069     [nmi stop]: chip
    e294:	645f 6965 696e 2074 6166 6c69 0000 0000     _deinit fail....
    e2a4:	6e5b 696d 7320 6f74 5d70 203a 5053 2049     [nmi stop]: SPI 
    e2b4:	6c66 7361 2068 6964 6173 6c62 2065 6166     flash disable fa
    e2c4:	6c69 0000 6e5b 696d 7320 6f74 5d70 203a     il..[nmi stop]: 
    e2d4:	6166 6c69 6920 696e 2074 7562 0073 0000     fail init bus...
    e2e4:	6166 6c69 6465 7420 206f 6e65 6261 656c     failed to enable
    e2f4:	6920 746e 7265 7572 7470 2e73 002e 0000      interrupts.....
    e304:	6e5b 696d 7320 6174 7472 3a5d 6620 6961     [nmi start]: fai
    e314:	206c 6e69 7469 6220 7375 0000 6843 7069     l init bus..Chip
    e324:	4920 2044 6c25 0a78 0000 0000 1cd4 0000      ID %lx.........
    e334:	1cd4 0000 1d04 0000 1c86 0000 1caa 0000     ................
    e344:	1cb8 0000 1cea 0000 1cea 0000 1d32 0000     ............2...
    e354:	1c6a 0000 1d6c 0000 1d6c 0000 1d6c 0000     j...l...l...l...
    e364:	1d6c 0000 1cc6 0000 c9c3 cac4               l...........

0000e370 <__FUNCTION__.11449>:
    e370:	7073 5f69 6d63 0064                         spi_cmd.

0000e378 <__FUNCTION__.11456>:
    e378:	7073 5f69 6164 6174 725f 7073 0000 0000     spi_data_rsp....

0000e388 <__FUNCTION__.11465>:
    e388:	7073 5f69 6d63 5f64 7372 0070               spi_cmd_rsp.

0000e394 <__FUNCTION__.11481>:
    e394:	7073 5f69 6164 6174 725f 6165 0064 0000     spi_data_read...

0000e3a4 <__FUNCTION__.11496>:
    e3a4:	7073 5f69 6164 6174 775f 6972 6574 0000     spi_data_write..

0000e3b4 <__FUNCTION__.11508>:
    e3b4:	7073 5f69 7277 7469 5f65 6572 0067 0000     spi_write_reg...

0000e3c4 <__FUNCTION__.11519>:
    e3c4:	6d6e 735f 6970 775f 6972 6574 0000 0000     nm_spi_write....

0000e3d4 <__FUNCTION__.11531>:
    e3d4:	7073 5f69 6572 6461 725f 6765 0000 0000     spi_read_reg....

0000e3e4 <__FUNCTION__.11544>:
    e3e4:	6d6e 735f 6970 725f 6165 0064               nm_spi_read.

0000e3f0 <__FUNCTION__.11565>:
    e3f0:	6d6e 735f 6970 695f 696e 0074               nm_spi_init.

0000e3fc <crc7_syndrome_table>:
    e3fc:	0900 1b12 2d24 3f36 4148 535a 656c 777e     ....$-6?HAZSle~w
    e40c:	1019 020b 343d 262f 5851 4a43 7c75 6e67     ....=4/&QXCJu|gn
    e41c:	3b32 2920 1f16 0d04 737a 6168 575e 454c     2; )....zsha^WLE
    e42c:	222b 3039 060f 141d 6a63 7871 4e47 5c55     +"90....cjqxGNU\
    e43c:	6d64 7f76 4940 5b52 252c 373e 0108 131a     dmv.@IR[,%>7....
    e44c:	747d 666f 5059 424b 3c35 2e27 1811 0a03     }tofYPKB5<'.....
    e45c:	5f56 4d44 7b72 6960 171e 050c 333a 2128     V_DMr{`i....:3(!
    e46c:	464f 545d 626b 7079 0e07 1c15 2a23 3831     OF]Tkbyp....#*18
    e47c:	4841 5a53 6c65 7e77 0009 121b 242d 363f     AHSZelw~....-$?6
    e48c:	5158 434a 757c 676e 1910 0b02 3d34 2f26     XQJC|ung....4=&/
    e49c:	7a73 6861 5e57 4c45 323b 2029 161f 040d     szahW^EL;2) ....
    e4ac:	636a 7178 474e 555c 2b22 3930 0f06 1d14     jcxqNG\U"+09....
    e4bc:	2c25 3e37 0801 1a13 646d 767f 4049 525b     %,7>....md.vI@[R
    e4cc:	353c 272e 1118 030a 7d74 6f66 5950 4b42     <5.'....t}foPYBK
    e4dc:	1e17 0c05 3a33 2821 565f 444d 727b 6069     ....3:!(_VMD{ri`
    e4ec:	070e 151c 232a 3138 4f46 5d54 6b62 7970     ....*#81FOT]bkpy
    e4fc:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    e50c:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
    e51c:	7270 746f 636f 6c6f 7720 7469 2068 5243     protocol with CR
    e52c:	2043 6e6f 202c 6572 7974 6972 676e 7720     C on, retyring w
    e53c:	7469 2068 5243 2043 666f 2e66 2e2e 0000     ith CRC off.....
    e54c:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    e55c:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
    e56c:	7270 746f 636f 6c6f 2e2e 002e 6e5b 696d     protocol....[nmi
    e57c:	7320 6970 3a5d 4620 6961 656c 2064 6e69      spi]: Failed in
    e58c:	6574 6e72 6c61 7720 6972 6574 7020 6f72     ternal write pro
    e59c:	6f74 6f63 206c 6572 2e67 2e2e 0000 0000     tocol reg.......
    e5ac:	6e5b 696d 7320 6970 3a5d 4620 6961 206c     [nmi spi]: Fail 
    e5bc:	6d63 2064 6572 6461 6320 6968 2070 6469     cmd read chip id
    e5cc:	2e2e 002e 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    e5dc:	6961 656c 2064 6d63 2c64 7220 6165 2064     ailed cmd, read 
    e5ec:	6c62 636f 206b 2528 3830 2978 2e2e 0a2e     block (%08x)....
    e5fc:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    e60c:	6961 656c 2064 6d63 2064 6572 7073 6e6f     ailed cmd respon
    e61c:	6573 202c 6572 6461 6220 6f6c 6b63 2820     se, read block (
    e62c:	3025 7838 2e29 2e2e 000a 0000 6e5b 696d     %08x).......[nmi
    e63c:	7320 6970 3a5d 4620 6961 656c 2064 6c62      spi]: Failed bl
    e64c:	636f 206b 6164 6174 7220 6165 2e64 2e2e     ock data read...
    e65c:	0000 0000 6552 6573 2074 6e61 2064 6572     ....Reset and re
    e66c:	7274 2079 6425 2520 786c 2520 0a64 0000     try %d %lx %d...
    e67c:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    e68c:	2064 6d63 2c64 7720 6972 6574 6220 6f6c     d cmd, write blo
    e69c:	6b63 2820 3025 7838 2e29 2e2e 000a 0000     ck (%08x).......
    e6ac:	6e5b 696d 7320 6970 5d20 203a 6146 6c69     [nmi spi ]: Fail
    e6bc:	6465 6320 646d 7220 7365 6f70 736e 2c65     ed cmd response,
    e6cc:	7720 6972 6574 6220 6f6c 6b63 2820 3025      write block (%0
    e6dc:	7838 2e29 2e2e 000a 6e5b 696d 7320 6970     8x).....[nmi spi
    e6ec:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
    e6fc:	6f6c 6b63 6320 646d 7720 6972 6574 202c     lock cmd write, 
    e70c:	7562 2073 7265 6f72 2e72 2e2e 0000 0000     bus error.......
    e71c:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    e72c:	2064 6164 6174 6220 6f6c 6b63 7720 6972     d data block wri
    e73c:	6574 202c 7562 2073 7265 6f72 2e72 2e2e     te, bus error...
    e74c:	0000 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    e75c:	6961 656c 2064 6164 6174 6220 6f6c 6b63     ailed data block
    e76c:	6320 6372 7720 6972 6574 202c 7562 2073      crc write, bus 
    e77c:	7265 6f72 2e72 2e2e 0000 0000 6e5b 696d     error.......[nmi
    e78c:	7320 6970 3a5d 4620 6961 656c 2064 7562      spi]: Failed bu
    e79c:	2073 7265 6f72 2e72 2e2e 0000 6e5b 696d     s error.....[nmi
    e7ac:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
    e7bc:	6174 7220 7365 6f70 736e 2065 6572 6461     ta response read
    e7cc:	202c 7825 2520 2078 7825 000a 6e5b 696d     , %x %x %x..[nmi
    e7dc:	7320 6970 3a5d 4620 6961 656c 2064 6c62      spi]: Failed bl
    e7ec:	636f 206b 6164 6174 7720 6972 6574 2e2e     ock data write..
    e7fc:	002e 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    e80c:	6961 656c 2064 6d63 2064 7277 7469 2c65     ailed cmd write,
    e81c:	6220 7375 6520 7272 726f 2e2e 002e 0000      bus error......
    e82c:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    e83c:	2064 6d63 2064 6572 7073 6e6f 6573 7220     d cmd response r
    e84c:	6165 2c64 6220 7375 6520 7272 726f 2e2e     ead, bus error..
    e85c:	002e 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
    e86c:	6961 656c 2064 6164 6174 7220 7365 6f70     ailed data respo
    e87c:	736e 2065 6572 6461 202c 7562 2073 7265     nse read, bus er
    e88c:	6f72 2e72 2e2e 0000 6e5b 696d 7320 6970     ror.....[nmi spi
    e89c:	3a5d 4620 6961 656c 2064 6164 6174 7220     ]: Failed data r
    e8ac:	7365 6f70 736e 2065 6572 6461 2e2e 282e     esponse read...(
    e8bc:	3025 7832 0a29 0000 6e5b 696d 7320 6970     %02x)...[nmi spi
    e8cc:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
    e8dc:	6f6c 6b63 7220 6165 2c64 6220 7375 6520     lock read, bus e
    e8ec:	7272 726f 2e2e 002e 6e5b 696d 7320 6970     rror....[nmi spi
    e8fc:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
    e90c:	6f6c 6b63 6320 6372 7220 6165 2c64 6220     lock crc read, b
    e91c:	7375 6520 7272 726f 2e2e 002e 6e5b 696d     us error....[nmi
    e92c:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
    e93c:	2c64 7220 6165 2064 6572 2067 2528 3830     d, read reg (%08
    e94c:	2978 2e2e 0a2e 0000 6e5b 696d 7320 6970     x)......[nmi spi
    e95c:	3a5d 4620 6961 656c 2064 6d63 2064 6572     ]: Failed cmd re
    e96c:	7073 6e6f 6573 202c 6572 6461 7220 6765     sponse, read reg
    e97c:	2820 3025 7838 2e29 2e2e 000a 6e5b 696d      (%08x).....[nmi
    e98c:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
    e99c:	6174 7220 6165 2e64 2e2e 0000 6552 6573     ta read.....Rese
    e9ac:	2074 6e61 2064 6572 7274 2079 6425 2520     t and retry %d %
    e9bc:	786c 000a 6e5b 696d 7320 6970 3a5d 4620     lx..[nmi spi]: F
    e9cc:	6961 656c 2064 6d63 2c64 7720 6972 6574     ailed cmd, write
    e9dc:	7220 6765 2820 3025 7838 2e29 2e2e 000a      reg (%08x).....
    e9ec:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
    e9fc:	2064 6d63 2064 6572 7073 6e6f 6573 202c     d cmd response, 
    ea0c:	7277 7469 2065 6572 2067 2528 3830 2978     write reg (%08x)
    ea1c:	2e2e 0a2e 0000 0000 6552 6573 2074 6e61     ........Reset an
    ea2c:	2064 6572 7274 2079 6425 2520 786c 2520     d retry %d %lx %
    ea3c:	786c 000a 4528 5252 2952 7543 7272 6e65     lx..(ERRR)Curren
    ea4c:	2074 253c 3e64 000a 6f53 6b63 7420 206f     t <%d>..Sock to 
    ea5c:	6564 656c 6574 3c20 6425 0a3e 0000 0000     delete <%d>.....
    ea6c:	6f53 6b63 7465 2520 2064 6573 7373 6f69     Socket %d sessio
    ea7c:	206e 4449 3d20 2520 0d64 000a 0800 4200     n ID = %d......B
    ea8c:	0c00 4200 1000 4200 1400 4200 1800 4200     ...B...B...B...B
    ea9c:	1c00 4200 4672 0000 466e 0000 466e 0000     ...BrF..nF..nF..
    eaac:	46d4 0000 46d4 0000 4686 0000 4678 0000     .F...F...F..xF..
    eabc:	468c 0000 46c2 0000 4858 0000 4838 0000     .F...F..XH..8H..
    eacc:	4838 0000 48c4 0000 484a 0000 4866 0000     8H...H..JH..fH..
    eadc:	483c 0000 4874 0000 48b4 0000 2c00 4200     <H..tH...H...,.B
    eaec:	3000 4200 3400 4200 009c 0000 6198 0000     .0.B.4.B.....a..
    eafc:	62e2 0000 6170 0000 62ea 0000 6178 0000     .b..pa...b..xa..
    eb0c:	6180 0000 6188 0000 6190 0000               .a...a...a..

0000eb18 <tc_interrupt_vectors.11908>:
    eb18:	1312 0014 77ec 0000 7804 0000 7820 0000     .....w...x.. x..
    eb28:	7850 0000 7892 0000 7b66 0000 7ab0 0000     Px...x..f{...z..
    eb38:	7ada 0000 7b66 0000 7b06 0000 7b4c 0000     .z..f{...{..L{..
    eb48:	7b7a 0000 7b68 0000 3231 3433 3635 3837     z{..h{..12345678
    eb58:	0000 0000 4544 4f4d 415f 0050 4150 204e     ....DEMO_AP.PAN 
    eb68:	6f43 726f 6964 616e 6f74 0072 302d 2578     Coordinator.-0x%
    eb78:	3430 0058                                   04X.

0000eb7c <_global_impure_ptr>:
    eb7c:	00bc 2000                                   ... 

0000eb80 <__sf_fake_stderr>:
	...

0000eba0 <__sf_fake_stdin>:
	...

0000ebc0 <__sf_fake_stdout>:
	...
    ebe0:	2d23 2b30 0020 6c68 004c 6665 4567 4746     #-0+ .hlL.efgEFG
    ebf0:	3000 3231 3433 3635 3837 4139 4342 4544     .0123456789ABCDE
    ec00:	0046 3130 3332 3534 3736 3938 6261 6463     F.0123456789abcd
    ec10:	6665 0000                                   ef..

0000ec14 <_init>:
    ec14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ec16:	46c0      	nop			; (mov r8, r8)
    ec18:	bcf8      	pop	{r3, r4, r5, r6, r7}
    ec1a:	bc08      	pop	{r3}
    ec1c:	469e      	mov	lr, r3
    ec1e:	4770      	bx	lr

0000ec20 <__init_array_start>:
    ec20:	000000dd 	.word	0x000000dd

0000ec24 <_fini>:
    ec24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ec26:	46c0      	nop			; (mov r8, r8)
    ec28:	bcf8      	pop	{r3, r4, r5, r6, r7}
    ec2a:	bc08      	pop	{r3}
    ec2c:	469e      	mov	lr, r3
    ec2e:	4770      	bx	lr

0000ec30 <__fini_array_start>:
    ec30:	000000b5 	.word	0x000000b5
