Analysis & Synthesis report for M6800_MIKBUG
Wed Apr 27 12:30:31 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |M6800_figForth|sd_controller:sd1|return_state
 11. State Machine - |M6800_figForth|sd_controller:sd1|state
 12. State Machine - |M6800_figForth|bufferedUART:acia|txState
 13. State Machine - |M6800_figForth|bufferedUART:acia|rxState
 14. State Machine - |M6800_figForth|SBCTextDisplayRGB:vdu|dispState
 15. State Machine - |M6800_figForth|SBCTextDisplayRGB:vdu|escState
 16. State Machine - |M6800_figForth|cpu68:cpu1|state
 17. State Machine - |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|i2c:i2cIF|state
 18. Registers Protected by Synthesis
 19. User-Specified and Inferred Latches
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for MIKBUG_FRPNL:MIKBUG_FRPNL
 27. Source assignments for MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01
 28. Source assignments for MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu
 29. Source assignments for MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|Shifter:Shifter
 30. Source assignments for MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_9b14:auto_generated
 31. Source assignments for MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ALU_Unit:ALU_Unit
 32. Source assignments for MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS
 33. Source assignments for FigForth_ROM:rom1|altsyncram:altsyncram_component|altsyncram_g814:auto_generated
 34. Source assignments for InternalRam4K:sram4kb_1|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated
 35. Source assignments for InternalRam4K:sram4kb_2|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated
 36. Source assignments for InternalRam16K:sram16kb|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated
 37. Source assignments for SBCTextDisplayRGB:vdu|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_qqa1:auto_generated
 38. Source assignments for SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated
 39. Source assignments for BaudRate6850:BaudRateGen
 40. Source assignments for bufferedUART:acia|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated
 41. Source assignments for MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated
 42. Parameter Settings for User Entity Instance: MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01
 43. Parameter Settings for User Entity Instance: MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu
 44. Parameter Settings for User Entity Instance: MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo
 45. Parameter Settings for User Entity Instance: MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: FigForth_ROM:rom1|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: InternalRam4K:sram4kb_1|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: InternalRam4K:sram4kb_2|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: InternalRam16K:sram16kb|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:vdu
 51. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:vdu|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: OutLatch:MMU1
 54. Parameter Settings for User Entity Instance: OutLatch:MMU2
 55. Parameter Settings for User Entity Instance: sd_controller:sd1
 56. Parameter Settings for User Entity Instance: BaudRate6850:BaudRateGen
 57. Parameter Settings for Inferred Entity Instance: bufferedUART:acia|altsyncram:rxBuffer_rtl_0
 58. Parameter Settings for Inferred Entity Instance: MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0
 59. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:vdu|lpm_divide:Mod0
 60. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:vdu|lpm_divide:Mod1
 61. altsyncram Parameter Settings by Entity Instance
 62. Port Connectivity Checks: "sd_controller:sd1"
 63. Port Connectivity Checks: "bufferedUART:acia"
 64. Port Connectivity Checks: "SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam"
 65. Port Connectivity Checks: "SBCTextDisplayRGB:vdu"
 66. Port Connectivity Checks: "cpu68:cpu1"
 67. Port Connectivity Checks: "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo"
 68. Port Connectivity Checks: "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu"
 69. Port Connectivity Checks: "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"
 70. Post-Synthesis Netlist Statistics for Top Partition
 71. Elapsed Time Per Partition
 72. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 27 12:30:31 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; M6800_MIKBUG                                ;
; Top-level Entity Name              ; M6800_figForth                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,072                                       ;
;     Total combinational functions  ; 3,810                                       ;
;     Dedicated logic registers      ; 1,167                                       ;
; Total registers                    ; 1167                                        ;
; Total pins                         ; 92                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 303,376                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; M6800_figForth     ; M6800_MIKBUG       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                             ; Library ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd     ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd           ;         ;
; ../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd      ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd            ;         ;
; M6800_figForth.vhd                                                             ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd                   ;         ;
; ../../MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd       ;         ;
; ../../MultiComp (VHDL Template)/Components/IO/OutLatch.vhd                     ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd                           ;         ;
; ../../../Design_A_CPU/cpu_001_Pkg.vhd                                          ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001_Pkg.vhd                                                             ;         ;
; ../../../Design_A_CPU/Shifter.vhd                                              ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd                                                                 ;         ;
; ../../../Design_A_CPU/RegisterFile.vhd                                         ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd                                                            ;         ;
; ../../../Design_A_CPU/ProgramCounter.vhd                                       ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd                                                          ;         ;
; ../../../Design_A_CPU/lifo.vhd                                                 ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/lifo.vhd                                                                    ;         ;
; ../../../Design_A_CPU/GreyCode.vhd                                             ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd                                                                ;         ;
; ../../../Design_A_CPU/cpu_001.vhd                                              ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd                                                                 ;         ;
; ../../../Design_A_CPU/ALU.vhd                                                  ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd                                                                     ;         ;
; ../../MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd               ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd                     ;         ;
; ../../MultiComp (VHDL Template)/Components/I2C/i2c.vhd                         ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd                               ;         ;
; ../../MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd       ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd             ;         ;
; ../../MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd         ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd               ;         ;
; ../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd               ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd                     ;         ;
; ../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd               ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd                     ;         ;
; ../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd                 ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd                       ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd     ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd           ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd            ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd                  ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd           ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd                 ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd           ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd                 ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd             ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd                   ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd      ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd            ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd      ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd            ;         ;
; IOP_ROM.vhd                                                                    ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/IOP_ROM.vhd                          ;         ;
; output_files/M6800_MIKBUG_FR_PNL.vhd                                           ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd ;         ;
; FigForth_ROM.vhd                                                               ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/FigForth_ROM.vhd                     ;         ;
; altsyncram.tdf                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                    ;         ;
; stratix_ram_block.inc                                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                             ;         ;
; lpm_mux.inc                                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                       ;         ;
; lpm_decode.inc                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                    ;         ;
; aglobal211.inc                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                                    ;         ;
; a_rdenreg.inc                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                     ;         ;
; altrom.inc                                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                                        ;         ;
; altram.inc                                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                                        ;         ;
; altdpram.inc                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                                      ;         ;
; db/altsyncram_9b14.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_9b14.tdf               ;         ;
; ../../../Design_A_CPU/CPU_Code/Application_Code/FP01_LOOP4/FP01_LOOP4.mif      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_Code/Application_Code/FP01_LOOP4/FP01_LOOP4.mif                         ;         ;
; db/altsyncram_g814.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_g814.tdf               ;         ;
; ../../../Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex                         ;         ;
; db/altsyncram_88g1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_88g1.tdf               ;         ;
; db/altsyncram_m3q3.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_m3q3.tdf               ;         ;
; db/decode_jsa.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/decode_jsa.tdf                    ;         ;
; db/decode_c8a.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/decode_c8a.tdf                    ;         ;
; db/mux_3nb.tdf                                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/mux_3nb.tdf                       ;         ;
; db/altsyncram_qqa1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_qqa1.tdf               ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX                  ;         ;
; db/altsyncram_shh2.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_shh2.tdf               ;         ;
; db/altsyncram_3ce1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_3ce1.tdf               ;         ;
; db/altsyncram_2pd1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_2pd1.tdf               ;         ;
; lpm_divide.tdf                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                    ;         ;
; abs_divider.inc                                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc                                                                   ;         ;
; sign_div_unsign.inc                                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                               ;         ;
; db/lpm_divide_icm.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/lpm_divide_icm.tdf                ;         ;
; db/sign_div_unsign_7nh.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/sign_div_unsign_7nh.tdf           ;         ;
; db/alt_u_div_2af.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/alt_u_div_2af.tdf                 ;         ;
; db/add_sub_7pc.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/add_sub_7pc.tdf                   ;         ;
; db/add_sub_8pc.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/add_sub_8pc.tdf                   ;         ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 4,072            ;
;                                             ;                  ;
; Total combinational functions               ; 3810             ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 1993             ;
;     -- 3 input functions                    ; 912              ;
;     -- <=2 input functions                  ; 905              ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 3287             ;
;     -- arithmetic mode                      ; 523              ;
;                                             ;                  ;
; Total registers                             ; 1167             ;
;     -- Dedicated logic registers            ; 1167             ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 92               ;
; Total memory bits                           ; 303376           ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 0                ;
;                                             ;                  ;
; Maximum fan-out node                        ; i_CLOCK_50~input ;
; Maximum fan-out                             ; 922              ;
; Total fan-out                               ; 17439            ;
; Average fan-out                             ; 3.31             ;
+---------------------------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                      ; Entity Name         ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |M6800_figForth                                    ; 3810 (114)          ; 1167 (4)                  ; 303376      ; 0            ; 0       ; 0         ; 92   ; 0            ; |M6800_figForth                                                                                                                                                          ; M6800_figForth      ; work         ;
;    |BaudRate6850:BaudRateGen|                      ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|BaudRate6850:BaudRateGen                                                                                                                                 ; BaudRate6850        ; work         ;
;    |Debouncer:DebounceFPGAResetPB|                 ; 29 (29)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|Debouncer:DebounceFPGAResetPB                                                                                                                            ; Debouncer           ; work         ;
;    |FigForth_ROM:rom1|                             ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|FigForth_ROM:rom1                                                                                                                                        ; FigForth_ROM        ; work         ;
;       |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|FigForth_ROM:rom1|altsyncram:altsyncram_component                                                                                                        ; altsyncram          ; work         ;
;          |altsyncram_g814:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|FigForth_ROM:rom1|altsyncram:altsyncram_component|altsyncram_g814:auto_generated                                                                         ; altsyncram_g814     ; work         ;
;    |InternalRam16K:sram16kb|                       ; 2 (0)               ; 1 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|InternalRam16K:sram16kb                                                                                                                                  ; InternalRam16K      ; work         ;
;       |altsyncram:altsyncram_component|            ; 2 (0)               ; 1 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|InternalRam16K:sram16kb|altsyncram:altsyncram_component                                                                                                  ; altsyncram          ; work         ;
;          |altsyncram_m3q3:auto_generated|          ; 2 (0)               ; 1 (1)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|InternalRam16K:sram16kb|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated                                                                   ; altsyncram_m3q3     ; work         ;
;             |decode_jsa:decode3|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|InternalRam16K:sram16kb|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|decode_jsa:decode3                                                ; decode_jsa          ; work         ;
;    |InternalRam4K:sram4kb_1|                       ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|InternalRam4K:sram4kb_1                                                                                                                                  ; InternalRam4K       ; work         ;
;       |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|InternalRam4K:sram4kb_1|altsyncram:altsyncram_component                                                                                                  ; altsyncram          ; work         ;
;          |altsyncram_88g1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|InternalRam4K:sram4kb_1|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated                                                                   ; altsyncram_88g1     ; work         ;
;    |InternalRam4K:sram4kb_2|                       ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|InternalRam4K:sram4kb_2                                                                                                                                  ; InternalRam4K       ; work         ;
;       |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|InternalRam4K:sram4kb_2|altsyncram:altsyncram_component                                                                                                  ; altsyncram          ; work         ;
;          |altsyncram_88g1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|InternalRam4K:sram4kb_2|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated                                                                   ; altsyncram_88g1     ; work         ;
;    |MIKBUG_FRPNL:MIKBUG_FRPNL|                     ; 710 (70)            ; 252 (29)                  ; 8336        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL                                                                                                                                ; MIKBUG_FRPNL        ; work         ;
;       |Debouncer:DebounceFPResetPB|                ; 1 (1)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB                                                                                                    ; Debouncer           ; work         ;
;       |FrontPanel01:fp01|                          ; 639 (156)           ; 218 (92)                  ; 8336        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01                                                                                                              ; FrontPanel01        ; work         ;
;          |Debouncer32:debouncePBS|                 ; 107 (107)           ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS                                                                                      ; Debouncer32         ; work         ;
;          |cpu_001:cpu|                             ; 328 (116)           ; 80 (0)                    ; 8336        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu                                                                                                  ; cpu_001             ; work         ;
;             |ALU_Unit:ALU_Unit|                    ; 79 (79)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ALU_Unit:ALU_Unit                                                                                ; ALU_Unit            ; work         ;
;             |GreyCode:GreyCodeCounter|             ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|GreyCode:GreyCodeCounter                                                                         ; GreyCode            ; work         ;
;             |IOP_ROM:\GEN_512W_INST_ROM:IopRom|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|IOP_ROM:\GEN_512W_INST_ROM:IopRom                                                                ; IOP_ROM             ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;                   |altsyncram_9b14:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_9b14:auto_generated ; altsyncram_9b14     ; work         ;
;             |ProgramCounter:progCtr|               ; 28 (28)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ProgramCounter:progCtr                                                                           ; ProgramCounter      ; work         ;
;             |RegisterFile:RegFile|                 ; 59 (59)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|RegisterFile:RegFile                                                                             ; RegisterFile        ; work         ;
;             |Shifter:Shifter|                      ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|Shifter:Shifter                                                                                  ; Shifter             ; work         ;
;             |lifo:\GEN_STACK_DEEPER:lifo|          ; 13 (13)             ; 4 (4)                     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo                                                                      ; lifo                ; work         ;
;                |altsyncram:r_mem_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0                                               ; altsyncram          ; work         ;
;                   |altsyncram_2pd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated                ; altsyncram_2pd1     ; work         ;
;          |i2c:i2cIF|                               ; 48 (48)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|i2c:i2cIF                                                                                                    ; i2c                 ; work         ;
;    |OutLatch:MMU1|                                 ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|OutLatch:MMU1                                                                                                                                            ; OutLatch            ; work         ;
;    |OutLatch:MMU2|                                 ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|OutLatch:MMU2                                                                                                                                            ; OutLatch            ; work         ;
;    |SBCTextDisplayRGB:vdu|                         ; 1372 (1194)         ; 384 (384)                 ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|SBCTextDisplayRGB:vdu                                                                                                                                    ; SBCTextDisplayRGB   ; work         ;
;       |CGABoldRom:\GEN_EXT_CHARS:fontRom|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|SBCTextDisplayRGB:vdu|CGABoldRom:\GEN_EXT_CHARS:fontRom                                                                                                  ; CGABoldRom          ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|SBCTextDisplayRGB:vdu|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component                                                                  ; altsyncram          ; work         ;
;             |altsyncram_qqa1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|SBCTextDisplayRGB:vdu|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_qqa1:auto_generated                                   ; altsyncram_qqa1     ; work         ;
;       |DisplayRam2K:\GEN_2KRAM:dispCharRam|        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam                                                                                                ; DisplayRam2K        ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component                                                                ; altsyncram          ; work         ;
;             |altsyncram_shh2:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated                                 ; altsyncram_shh2     ; work         ;
;       |lpm_divide:Mod0|                            ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|SBCTextDisplayRGB:vdu|lpm_divide:Mod0                                                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_icm:auto_generated|           ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|SBCTextDisplayRGB:vdu|lpm_divide:Mod0|lpm_divide_icm:auto_generated                                                                                      ; lpm_divide_icm      ; work         ;
;             |sign_div_unsign_7nh:divider|          ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|SBCTextDisplayRGB:vdu|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                                          ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|             ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|SBCTextDisplayRGB:vdu|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                                    ; alt_u_div_2af       ; work         ;
;       |lpm_divide:Mod1|                            ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|SBCTextDisplayRGB:vdu|lpm_divide:Mod1                                                                                                                    ; lpm_divide          ; work         ;
;          |lpm_divide_icm:auto_generated|           ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|SBCTextDisplayRGB:vdu|lpm_divide:Mod1|lpm_divide_icm:auto_generated                                                                                      ; lpm_divide_icm      ; work         ;
;             |sign_div_unsign_7nh:divider|          ; 89 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|SBCTextDisplayRGB:vdu|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                                          ; sign_div_unsign_7nh ; work         ;
;                |alt_u_div_2af:divider|             ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|SBCTextDisplayRGB:vdu|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                                    ; alt_u_div_2af       ; work         ;
;    |bufferedUART:acia|                             ; 154 (154)           ; 94 (94)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|bufferedUART:acia                                                                                                                                        ; bufferedUART        ; work         ;
;       |altsyncram:rxBuffer_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|bufferedUART:acia|altsyncram:rxBuffer_rtl_0                                                                                                              ; altsyncram          ; work         ;
;          |altsyncram_3ce1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|bufferedUART:acia|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                                               ; altsyncram_3ce1     ; work         ;
;    |cpu68:cpu1|                                    ; 1051 (1051)         ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|cpu68:cpu1                                                                                                                                               ; cpu68               ; work         ;
;    |sd_controller:sd1|                             ; 364 (364)           ; 207 (207)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_figForth|sd_controller:sd1                                                                                                                                        ; sd_controller       ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------------------------------+
; Name                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------------------------------+
; FigForth_ROM:rom1|altsyncram:altsyncram_component|altsyncram_g814:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; ROM              ; 8192         ; 8            ; --           ; --           ; 65536  ; ../../../Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex ;
; InternalRam16K:sram16kb|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Single Port      ; 16384        ; 8            ; --           ; --           ; 131072 ; None                                                                      ;
; InternalRam4K:sram4kb_1|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Single Port      ; 4096         ; 8            ; --           ; --           ; 32768  ; None                                                                      ;
; InternalRam4K:sram4kb_2|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Single Port      ; 4096         ; 8            ; --           ; --           ; 32768  ; None                                                                      ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_9b14:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 512          ; 16           ; --           ; --           ; 8192   ; ../../../Design_A_CPU/CPU_Code/Application_Code/FP01_LOOP4/FP01_LOOP4.mif ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ALTSYNCRAM                ; AUTO ; Simple Dual Port ; 16           ; 12           ; 16           ; 12           ; 192    ; None                                                                      ;
; SBCTextDisplayRGB:vdu|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_qqa1:auto_generated|ALTSYNCRAM                                   ; AUTO ; ROM              ; 2048         ; 8            ; --           ; --           ; 16384  ; ../../Components/TERMINAL/CGAFontBold.HEX                                 ;
; SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated|ALTSYNCRAM                                 ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                                                      ;
; bufferedUART:acia|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                           ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------+------------------+
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|IOP_ROM:\GEN_512W_INST_ROM:IopRom ; IOP_ROM.vhd      ;
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |M6800_figForth|FigForth_ROM:rom1                                                                         ; FigForth_ROM.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |M6800_figForth|sd_controller:sd1|return_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-------------------------------+--------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+----------------------+--------------------+-----------------------+---------------------+--------------------+-------------------+-------------------+-------------------+------------------+
; Name                           ; return_state.write_block_wait ; return_state.write_block_byte ; return_state.write_block_data ; return_state.write_block_init ; return_state.write_block_cmd ; return_state.receive_byte ; return_state.receive_byte_wait ; return_state.receive_ocr_wait ; return_state.send_regreq ; return_state.send_cmd ; return_state.read_block_data ; return_state.read_block_wait ; return_state.read_block_cmd ; return_state.idle ; return_state.cardsel ; return_state.cmd58 ; return_state.poll_cmd ; return_state.acmd41 ; return_state.cmd55 ; return_state.cmd8 ; return_state.cmd0 ; return_state.init ; return_state.rst ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-------------------------------+--------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+----------------------+--------------------+-----------------------+---------------------+--------------------+-------------------+-------------------+-------------------+------------------+
; return_state.rst               ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ;
; return_state.init              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 1                 ; 1                ;
; return_state.cmd0              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 1                 ; 0                 ; 1                ;
; return_state.cmd8              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 1                 ; 0                 ; 0                 ; 1                ;
; return_state.cmd55             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 1                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.acmd41            ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 1                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.poll_cmd          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 1                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.cmd58             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 1                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.cardsel           ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 1                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.idle              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 1                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.read_block_cmd    ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 1                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.read_block_wait   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 1                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.read_block_data   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 1                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.send_cmd          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 1                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.send_regreq       ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 1                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.receive_ocr_wait  ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 1                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.receive_byte_wait ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 1                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.receive_byte      ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 1                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_cmd   ; 0                             ; 0                             ; 0                             ; 0                             ; 1                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_init  ; 0                             ; 0                             ; 0                             ; 1                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_data  ; 0                             ; 0                             ; 1                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_byte  ; 0                             ; 1                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; return_state.write_block_wait  ; 1                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                             ; 0                        ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                    ; 0                  ; 0                     ; 0                   ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-------------------------------+--------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+----------------------+--------------------+-----------------------+---------------------+--------------------+-------------------+-------------------+-------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |M6800_figForth|sd_controller:sd1|state                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+------------------------+-------------------+----------------+-----------------------+-----------------------+----------------------+------------+---------------+-------------+----------------+--------------+-------------+------------+------------+------------+-----------+
; Name                    ; state.write_block_wait ; state.write_block_byte ; state.write_block_data ; state.write_block_init ; state.write_block_cmd ; state.receive_byte ; state.receive_byte_wait ; state.receive_ocr_wait ; state.send_regreq ; state.send_cmd ; state.read_block_data ; state.read_block_wait ; state.read_block_cmd ; state.idle ; state.cardsel ; state.cmd58 ; state.poll_cmd ; state.acmd41 ; state.cmd55 ; state.cmd8 ; state.cmd0 ; state.init ; state.rst ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+------------------------+-------------------+----------------+-----------------------+-----------------------+----------------------+------------+---------------+-------------+----------------+--------------+-------------+------------+------------+------------+-----------+
; state.rst               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 0         ;
; state.init              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 1          ; 1         ;
; state.cmd0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 1          ; 0          ; 1         ;
; state.cmd8              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 1          ; 0          ; 0          ; 1         ;
; state.cmd55             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 1           ; 0          ; 0          ; 0          ; 1         ;
; state.acmd41            ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 1            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.poll_cmd          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 1              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.cmd58             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 1           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.cardsel           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 1             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.idle              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 1          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.read_block_cmd    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 1                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.read_block_wait   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 1                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.read_block_data   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 1                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.send_cmd          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 1              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.send_regreq       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 1                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.receive_ocr_wait  ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 1                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.receive_byte_wait ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 1                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.receive_byte      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 1                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_cmd   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_init  ; 0                      ; 0                      ; 0                      ; 1                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_data  ; 0                      ; 0                      ; 1                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_byte  ; 0                      ; 1                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
; state.write_block_wait  ; 1                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0                      ; 0                 ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0             ; 0           ; 0              ; 0            ; 0           ; 0          ; 0          ; 0          ; 1         ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+------------------------+-------------------+----------------+-----------------------+-----------------------+----------------------+------------+---------------+-------------+----------------+--------------+-------------+------------+------------+------------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |M6800_figForth|bufferedUART:acia|txState          ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |M6800_figForth|bufferedUART:acia|rxState          ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |M6800_figForth|SBCTextDisplayRGB:vdu|dispState                                                                                                                                                                                                                                                                        ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; Name                  ; dispState.del3 ; dispState.del2 ; dispState.deleteLine ; dispState.ins3 ; dispState.ins2 ; dispState.insertLine ; dispState.clearC2 ; dispState.clearChar ; dispState.clearS2 ; dispState.clearScreen ; dispState.clearL2 ; dispState.clearLine ; dispState.dispNextLoc ; dispState.dispWrite ; dispState.idle ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; dispState.idle        ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 0              ;
; dispState.dispWrite   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 1                   ; 1              ;
; dispState.dispNextLoc ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 1                     ; 0                   ; 1              ;
; dispState.clearLine   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 1                   ; 0                     ; 0                   ; 1              ;
; dispState.clearL2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 1                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearScreen ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 1                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearS2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 1                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearChar   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 1                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearC2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 1                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.insertLine  ; 0              ; 0              ; 0                    ; 0              ; 0              ; 1                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins2        ; 0              ; 0              ; 0                    ; 0              ; 1              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins3        ; 0              ; 0              ; 0                    ; 1              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.deleteLine  ; 0              ; 0              ; 1                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del2        ; 0              ; 1              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del3        ; 1              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |M6800_figForth|SBCTextDisplayRGB:vdu|escState                                                                                      ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; Name                                ; escState.processingAdditionalParams ; escState.processingParams ; escState.waitForLeftBracket ; escState.none ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; escState.none                       ; 0                                   ; 0                         ; 0                           ; 0             ;
; escState.waitForLeftBracket         ; 0                                   ; 0                         ; 1                           ; 1             ;
; escState.processingParams           ; 0                                   ; 1                         ; 0                           ; 1             ;
; escState.processingAdditionalParams ; 1                                   ; 0                         ; 0                           ; 1             ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |M6800_figForth|cpu68:cpu1|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+--------------------+-----------------+----------------------+---------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+------------------+-----------------+--------------------+------------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-----------------+-------------------+------------------+---------------------+---------------------+--------------------+-------------------------+--------------------+-------------------+---------------------+----------------------+--------------------+-------------------+-------------------+
; Name                    ; state.vect_hi_state ; state.vect_lo_state ; state.pshx_hi_state ; state.pshx_lo_state ; state.pulx_hi_state ; state.pulx_lo_state ; state.pshb_state ; state.pulb_state ; state.psha_state ; state.pula_state ; state.rti_pch_state ; state.rti_pcl_state ; state.rti_ixh_state ; state.rti_ixl_state ; state.rti_accb_state ; state.rti_acca_state ; state.rti_cc_state ; state.rti_state ; state.int_mask_state ; state.int_wai_state ; state.int_accb_state ; state.int_acca_state ; state.int_cc_state ; state.int_ixh_state ; state.int_ixl_state ; state.int_pch_state ; state.int_pcl_state ; state.rts_lo_state ; state.rts_hi_state ; state.bsr1_state ; state.bsr_state ; state.branch_state ; state.jsr1_state ; state.jsr_state ; state.jmp_state ; state.mul7_state ; state.mul6_state ; state.mul5_state ; state.mul4_state ; state.mul3_state ; state.mul2_state ; state.mul1_state ; state.mul0_state ; state.muld_state ; state.mulea_state ; state.mul_state ; state.error_state ; state.halt_state ; state.execute_state ; state.write16_state ; state.write8_state ; state.immediate16_state ; state.read16_state ; state.read8_state ; state.indexed_state ; state.extended_state ; state.decode_state ; state.fetch_state ; state.reset_state ;
+-------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+--------------------+-----------------+----------------------+---------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+------------------+-----------------+--------------------+------------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-----------------+-------------------+------------------+---------------------+---------------------+--------------------+-------------------------+--------------------+-------------------+---------------------+----------------------+--------------------+-------------------+-------------------+
; state.reset_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 0                 ;
; state.fetch_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 1                 ; 1                 ;
; state.decode_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 1                  ; 0                 ; 1                 ;
; state.extended_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 1                    ; 0                  ; 0                 ; 1                 ;
; state.indexed_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 1                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.read8_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 1                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.read16_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 1                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.immediate16_state ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 1                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.write8_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 1                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.write16_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 1                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.execute_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 1                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.halt_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 1                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.error_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 1                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mulea_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.muld_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul0_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul1_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul2_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul3_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul4_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul5_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul6_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul7_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.jmp_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 1               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.jsr_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 1               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.jsr1_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 1                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.branch_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 1                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.bsr_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 1               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.bsr1_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 1                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rts_hi_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rts_lo_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_pcl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_pch_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_ixl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_ixh_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_cc_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_acca_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_accb_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_wai_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 1                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_mask_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 1                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 1               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_cc_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 1                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_acca_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 1                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_accb_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 1                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_ixl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 1                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_ixh_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 1                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_pcl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_pch_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 1                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pula_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 1                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.psha_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 1                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pulb_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 1                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pshb_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pulx_lo_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pulx_hi_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pshx_lo_state     ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pshx_hi_state     ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.vect_lo_state     ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.vect_hi_state     ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
+-------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+--------------------+-----------------+----------------------+---------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+------------------+-----------------+--------------------+------------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-----------------+-------------------+------------------+---------------------+---------------------+--------------------+-------------------------+--------------------+-------------------+---------------------+----------------------+--------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|i2c:i2cIF|state             ;
+---------------+--------------+--------------+-------------+--------------+---------------+--------------+
; Name          ; state.s_done ; state.s_stop ; state.s_ack ; state.s_data ; state.s_start ; state.s_idle ;
+---------------+--------------+--------------+-------------+--------------+---------------+--------------+
; state.s_idle  ; 0            ; 0            ; 0           ; 0            ; 0             ; 0            ;
; state.s_start ; 0            ; 0            ; 0           ; 0            ; 1             ; 1            ;
; state.s_data  ; 0            ; 0            ; 0           ; 1            ; 0             ; 1            ;
; state.s_ack   ; 0            ; 0            ; 1           ; 0            ; 0             ; 1            ;
; state.s_stop  ; 0            ; 1            ; 0           ; 0            ; 0             ; 1            ;
; state.s_done  ; 1            ; 0            ; 0           ; 0            ; 0             ; 1            ;
+---------------+--------------+--------------+-------------+--------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; BaudRate6850:BaudRateGen|o_serialEn                                                  ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_LdStrobe       ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount      ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_dly3           ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_dig_counter[0] ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_dig_counter[1] ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_dig_counter[2] ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_dig_counter[3] ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_dig_counter[4] ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_dig_counter[5] ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_dig_counter[6] ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[27]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[8]                              ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[26]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[9]                              ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[10]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[11]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[12]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[13]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[14]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[15]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[16]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[17]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[18]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[19]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[20]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[0]                              ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[21]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[22]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[23]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[1]                              ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[2]                              ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[3]                              ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[4]                              ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[5]                              ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[31]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[30]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[29]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[28]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[25]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[24]                             ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[7]                              ; yes                                                              ; yes                                        ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_rawPBs[6]                              ; yes                                                              ; yes                                        ;
; Total number of protected registers is 43                                            ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                               ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                            ; Latch Enable Signal                                                              ; Free of Timing Hazards ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------+
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[8]_333  ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[9]_341  ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[10]_349 ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[11]_357 ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[12]_365 ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[13]_373 ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[14]_381 ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[15]_389 ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[16]_397 ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[17]_405 ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[18]_413 ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[19]_421 ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[20]_429 ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[0]_269  ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[21]_437 ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[22]_445 ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[23]_453 ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1]_277  ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[2]_285  ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[3]_293  ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[4]_301  ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[5]_309  ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[24]_461 ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[27]_1600                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[31]_517 ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[6]_317  ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[7]_325  ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[25]_469 ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1] ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[8]_1486                      ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[26]_1594                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[9]_1492                      ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[10]_1498                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[11]_1504                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[12]_1510                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[13]_1516                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[14]_1522                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[15]_1528                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[16]_1534                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[17]_1540                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[18]_1546                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[19]_1552                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[20]_1558                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[0]_1438                      ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[21]_1564                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[22]_1570                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[23]_1576                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[1]_1444                      ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[2]_1450                      ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[3]_1456                      ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[4]_1462                      ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[5]_1468                      ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[31]_1624                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[30]_1618                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[29]_1612                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[28]_1606                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[25]_1588                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[24]_1582                     ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[7]_1480                      ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[6]_1474                      ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_scanStrobe                         ; yes                    ;
; Number of user-specified and inferred latches = 59                                    ;                                                                                  ;                        ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                            ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
; Register name                                                                                   ; Reason for Removal                                          ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
; SBCTextDisplayRGB:vdu|startAddr[1..3]                                                           ; Merged with SBCTextDisplayRGB:vdu|startAddr[0]              ;
; SBCTextDisplayRGB:vdu|ps2WriteByte[5..7]                                                        ; Merged with SBCTextDisplayRGB:vdu|ps2WriteByte[3]           ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_pulse50ms                               ; Merged with Debouncer:DebounceFPGAResetPB|w_pulse50ms       ;
; SBCTextDisplayRGB:vdu|ps2WriteByte2[4..7]                                                       ; Merged with SBCTextDisplayRGB:vdu|ps2WriteByte2[3]          ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[19]                         ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[19] ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[18]                         ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[18] ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[17]                         ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[17] ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[16]                         ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[16] ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[15]                         ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[15] ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[14]                         ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[14] ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[13]                         ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[13] ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[12]                         ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[12] ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[11]                         ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[11] ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[10]                         ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[10] ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[9]                          ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[9]  ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[8]                          ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[8]  ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[7]                          ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[7]  ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[6]                          ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[6]  ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[5]                          ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[5]  ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[4]                          ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[4]  ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[3]                          ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[3]  ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[2]                          ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[2]  ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[1]                          ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[1]  ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|w_dig_counter[0]                          ; Merged with Debouncer:DebounceFPGAResetPB|w_dig_counter[0]  ;
; cpu68:cpu1|nmi_req                                                                              ; Stuck at GND due to stuck port data_in                      ;
; cpu68:cpu1|iv[0]                                                                                ; Stuck at VCC due to stuck port data_in                      ;
; cpu68:cpu1|nmi_ack                                                                              ; Stuck at GND due to stuck port data_in                      ;
; q_cpuClkCount[2]                                                                                ; Stuck at GND due to stuck port data_in                      ;
; SBCTextDisplayRGB:vdu|pixelClockCount[1..3]                                                     ; Stuck at GND due to stuck port data_in                      ;
; cpu68:cpu1|state.int_mask_state                                                                 ; Lost fanout                                                 ;
; SBCTextDisplayRGB:vdu|escState.none                                                             ; Lost fanout                                                 ;
; SBCTextDisplayRGB:vdu|escState.processingParams                                                 ; Lost fanout                                                 ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|i2c:i2cIF|state.s_done                              ; Lost fanout                                                 ;
; sd_controller:sd1|return_state.cmd58                                                            ; Merged with sd_controller:sd1|return_state.cmd0             ;
; sd_controller:sd1|return_state.init                                                             ; Merged with sd_controller:sd1|return_state.cmd0             ;
; sd_controller:sd1|return_state.read_block_cmd                                                   ; Merged with sd_controller:sd1|return_state.cmd0             ;
; sd_controller:sd1|return_state.receive_byte                                                     ; Merged with sd_controller:sd1|return_state.cmd0             ;
; sd_controller:sd1|return_state.receive_byte_wait                                                ; Merged with sd_controller:sd1|return_state.cmd0             ;
; sd_controller:sd1|return_state.receive_ocr_wait                                                 ; Merged with sd_controller:sd1|return_state.cmd0             ;
; sd_controller:sd1|return_state.send_cmd                                                         ; Merged with sd_controller:sd1|return_state.cmd0             ;
; sd_controller:sd1|return_state.send_regreq                                                      ; Merged with sd_controller:sd1|return_state.cmd0             ;
; sd_controller:sd1|return_state.write_block_byte                                                 ; Merged with sd_controller:sd1|return_state.cmd0             ;
; sd_controller:sd1|return_state.write_block_cmd                                                  ; Merged with sd_controller:sd1|return_state.cmd0             ;
; sd_controller:sd1|return_state.write_block_data                                                 ; Merged with sd_controller:sd1|return_state.cmd0             ;
; cpu68:cpu1|state.error_state                                                                    ; Stuck at GND due to stuck port data_in                      ;
; sd_controller:sd1|return_state.cmd0                                                             ; Stuck at GND due to stuck port data_in                      ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_i2cCount[0]                                       ; Merged with BaudRate6850:BaudRateGen|w_serialCount[4]       ;
; SBCTextDisplayRGB:vdu|startAddr[0]                                                              ; Stuck at GND due to stuck port data_in                      ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ProgramCounter:progCtr|w_progCtr[9..11] ; Lost fanout                                                 ;
; sd_controller:sd1|cmd_out[0]                                                                    ; Stuck at VCC due to stuck port data_in                      ;
; SBCTextDisplayRGB:vdu|kbInPointer[3]                                                            ; Stuck at GND due to stuck port data_in                      ;
; Total Number of Removed Registers = 62                                                          ;                                                             ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                             ;
+--------------------+---------------------------+----------------------------------------+
; Register name      ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------+---------------------------+----------------------------------------+
; cpu68:cpu1|nmi_req ; Stuck at GND              ; cpu68:cpu1|iv[0], cpu68:cpu1|nmi_ack   ;
;                    ; due to stuck port data_in ;                                        ;
+--------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1167  ;
; Number of registers using Synchronous Clear  ; 207   ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 107   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 867   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                             ;
+--------------------------------------------------------------------------------+---------+
; Inverted Register                                                              ; Fan out ;
+--------------------------------------------------------------------------------+---------+
; sd_controller:sd1|sdCS                                                         ; 2       ;
; sd_controller:sd1|cmd_mode                                                     ; 2       ;
; SBCTextDisplayRGB:vdu|cursorOn                                                 ; 1       ;
; SBCTextDisplayRGB:vdu|dispAttWRData[3]                                         ; 13      ;
; SBCTextDisplayRGB:vdu|dispAttWRData[0]                                         ; 5       ;
; SBCTextDisplayRGB:vdu|dispAttWRData[2]                                         ; 5       ;
; SBCTextDisplayRGB:vdu|dispAttWRData[1]                                         ; 5       ;
; Debouncer:DebounceFPGAResetPB|o_PinOut                                         ; 83      ;
; SBCTextDisplayRGB:vdu|attBold                                                  ; 5       ;
; sd_controller:sd1|response_mode                                                ; 3       ;
; SBCTextDisplayRGB:vdu|ps2ClkOut                                                ; 3       ;
; SBCTextDisplayRGB:vdu|ps2DataOut                                               ; 3       ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|i2c:i2cIF|w_scl                    ; 2       ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|i2c:i2cIF|w_sda                    ; 3       ;
; bufferedUART:acia|rxdFiltered                                                  ; 5       ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_LdStrobe ; 1       ;
; SBCTextDisplayRGB:vdu|ps2ClkFiltered                                           ; 14      ;
; SBCTextDisplayRGB:vdu|n_kbWR                                                   ; 22      ;
; SBCTextDisplayRGB:vdu|ps2PrevClk                                               ; 12      ;
; SBCTextDisplayRGB:vdu|ps2Caps                                                  ; 4       ;
; sd_controller:sd1|init_busy                                                    ; 2       ;
; SBCTextDisplayRGB:vdu|ps2WriteByte[4]                                          ; 2       ;
; SBCTextDisplayRGB:vdu|ps2WriteByte[3]                                          ; 3       ;
; SBCTextDisplayRGB:vdu|ps2WriteByte[2]                                          ; 2       ;
; SBCTextDisplayRGB:vdu|ps2WriteByte[1]                                          ; 2       ;
; SBCTextDisplayRGB:vdu|ps2WriteByte[0]                                          ; 2       ;
; MIKBUG_FRPNL:MIKBUG_FRPNL|Debouncer:DebounceFPResetPB|o_PinOut                 ; 1       ;
; SBCTextDisplayRGB:vdu|ps2WriteByte2[3]                                         ; 3       ;
; SBCTextDisplayRGB:vdu|ps2WriteByte2[2]                                         ; 2       ;
; SBCTextDisplayRGB:vdu|ps2WriteByte2[1]                                         ; 2       ;
; SBCTextDisplayRGB:vdu|ps2WriteByte2[0]                                         ; 2       ;
; Total number of inverted registers = 31                                        ;         ;
+--------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                     ; Megafunction                                                                                    ; Type ;
+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------+
; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo|o_data[0..11] ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo|r_mem_rtl_0 ; RAM  ;
+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|charVert[1]                                                                 ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_PBDelay[2]                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|param4[5]                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_dig_counter[4]              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|charHoriz[2]                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|pixelCount[0]                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|ps2Byte[4]                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |M6800_figForth|bufferedUART:acia|dataOut[4]                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |M6800_figForth|bufferedUART:acia|dataOut[1]                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|ps2ConvertedByte[6]                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|pixelClockCount[0]                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|param1[0]                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|param2[6]                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|param3[3]                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|w_FPAddress[12]                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|ps2ClkCount[1]                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|i2c:i2cIF|w_shift_reg[5]                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|kbInPointer[0]                                                              ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|kbWatchdogTimer[18]                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|charScanLine[3]                                                             ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |M6800_figForth|bufferedUART:acia|rxClockCount[2]                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|i2c:i2cIF|w_nbit[2]                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |M6800_figForth|cpu68:cpu1|accb[6]                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |M6800_figForth|cpu68:cpu1|xreg[4]                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |M6800_figForth|cpu68:cpu1|xreg[11]                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|ps2WriteClkCount[0]                                                         ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ProgramCounter:progCtr|w_progCtr[4]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |M6800_figForth|bufferedUART:acia|rxBitCount[3]                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |M6800_figForth|sd_controller:sd1|cmd_out[51]                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |M6800_figForth|bufferedUART:acia|txBitCount[0]                                                                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |M6800_figForth|bufferedUART:acia|txBuffer[5]                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|dispCharWRData[0]                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |M6800_figForth|cpu68:cpu1|md[14]                                                                                 ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |M6800_figForth|cpu68:cpu1|md[6]                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |M6800_figForth|cpu68:cpu1|acca[3]                                                                                ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |M6800_figForth|bufferedUART:acia|txClockCount[0]                                                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|videoR1                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |M6800_figForth|sd_controller:sd1|cmd_out[5]                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |M6800_figForth|sd_controller:sd1|recv_data[8]                                                                    ;
; 6:1                ; 26 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; Yes        ; |M6800_figForth|sd_controller:sd1|cmd_out[34]                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |M6800_figForth|sd_controller:sd1|cmd_out[16]                                                                     ;
; 8:1                ; 26 bits   ; 130 LEs       ; 26 LEs               ; 104 LEs                ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|kbWriteTimer[3]                                                             ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|startAddr[8]                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|videoG0                                                                     ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |M6800_figForth|sd_controller:sd1|\fsm:byte_counter[2]                                                            ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |M6800_figForth|sd_controller:sd1|data_sig[1]                                                                     ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |M6800_figForth|sd_controller:sd1|\fsm:byte_counter[0]                                                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|paramCount[0]                                                               ;
; 12:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|cursorHorizRestore[0]                                                       ;
; 13:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|cursorVertRestore[4]                                                        ;
; 18:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |M6800_figForth|sd_controller:sd1|\fsm:bit_counter[7]                                                             ;
; 35:1               ; 7 bits    ; 161 LEs       ; 77 LEs               ; 84 LEs                 ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|cursorHoriz[5]                                                              ;
; 41:1               ; 2 bits    ; 54 LEs        ; 24 LEs               ; 30 LEs                 ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|cursorVert[3]                                                               ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |M6800_figForth|SBCTextDisplayRGB:vdu|ps2WriteByte[2]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |M6800_figForth|cpu68:cpu1|state                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |M6800_figForth|io_extSRamAddress                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |M6800_figForth|cpu68:cpu1|alu_ctrl.alu_adc                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |M6800_figForth|cpu68:cpu1|alu_ctrl.alu_lsl16                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |M6800_figForth|SBCTextDisplayRGB:vdu|paramCount                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |M6800_figForth|SBCTextDisplayRGB:vdu|dispState                                                                   ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|Shifter:Shifter|o_DataOut                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |M6800_figForth|cpu68:cpu1|state                                                                                  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |M6800_figForth|cpu68:cpu1|Selector1                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |M6800_figForth|cpu68:cpu1|Selector48                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |M6800_figForth|cpu68:cpu1|Selector27                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |M6800_figForth|cpu68:cpu1|Selector39                                                                             ;
; 9:1                ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|RegisterFile:RegFile|o_RegFData[6]        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |M6800_figForth|cpu68:cpu1|Selector141                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |M6800_figForth|cpu68:cpu1|Selector148                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |M6800_figForth|cpu68:cpu1|Selector56                                                                             ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ALU_Unit:ALU_Unit|o_ALU_Out               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |M6800_figForth|SBCTextDisplayRGB:vdu|escState.waitForLeftBracket                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |M6800_figForth|SBCTextDisplayRGB:vdu|escState.processingAdditionalParams                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |M6800_figForth|bufferedUART:acia|txState.dataBit                                                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |M6800_figForth|bufferedUART:acia|rxState.stopBit                                                                 ;
; 9:1                ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; No         ; |M6800_figForth|SBCTextDisplayRGB:vdu|dispState                                                                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |M6800_figForth|cpu68:cpu1|Selector23                                                                             ;
; 11:1               ; 16 bits   ; 112 LEs       ; 64 LEs               ; 48 LEs                 ; No         ; |M6800_figForth|sd_controller:sd1|return_state.read_block_cmd                                                     ;
; 11:1               ; 8 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |M6800_figForth|w_cpuDataIn[1]                                                                                    ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |M6800_figForth|cpu68:cpu1|Selector164                                                                            ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |M6800_figForth|cpu68:cpu1|Selector173                                                                            ;
; 16:1               ; 5 bits    ; 50 LEs        ; 45 LEs               ; 5 LEs                  ; No         ; |M6800_figForth|MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_regFIn[2]                               ;
; 16:1               ; 9 bits    ; 90 LEs        ; 27 LEs               ; 63 LEs                 ; No         ; |M6800_figForth|sd_controller:sd1|state.write_block_init                                                          ;
; 19:1               ; 2 bits    ; 24 LEs        ; 10 LEs               ; 14 LEs                 ; No         ; |M6800_figForth|sd_controller:sd1|state.read_block_data                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for MIKBUG_FRPNL:MIKBUG_FRPNL             ;
+------------------------------+-------+------+----------------+
; Assignment                   ; Value ; From ; To             ;
+------------------------------+-------+------+----------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_n_reset~buf0 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_n_reset~buf0 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_PBReset      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_PBReset      ;
+------------------------------+-------+------+----------------+


+--------------------------------------------------------------------+
; Source assignments for MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01 ;
+------------------------------+-------+------+----------------------+
; Assignment                   ; Value ; From ; To                   ;
+------------------------------+-------+------+----------------------+
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[31]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[30]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[29]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[28]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[27]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[26]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[25]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[24]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[23]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[22]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[21]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[20]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[19]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[18]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[17]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[16]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[15]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[14]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[13]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[12]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[11]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[10]         ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[9]          ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[8]          ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[7]          ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[6]          ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[5]          ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[4]          ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[3]          ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[2]          ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[1]          ;
; PRESERVE_REGISTER            ; on    ; -    ; w_rawPBs[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[31]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[31]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[30]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[30]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[29]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[29]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[28]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[28]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[27]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[27]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[26]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[26]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[25]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[25]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[24]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[24]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[23]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[23]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[22]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[22]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[21]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[21]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[20]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[20]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[19]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[19]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[18]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[18]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[17]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[17]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[16]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[16]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[15]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[15]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[14]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[14]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[13]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[13]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[12]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[12]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[11]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[11]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[10]     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[10]     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[9]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[9]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[8]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[8]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[7]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[7]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[6]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[6]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[5]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[5]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[4]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[4]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[3]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[3]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[2]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[2]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[1]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[1]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_latchedPBs[0]      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_latchedPBs[0]      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_loadStrobe         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_loadStrobe         ;
+------------------------------+-------+------+----------------------+


+--------------------------------------------------------------------------------+
; Source assignments for MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu ;
+------------------------------+-------+------+----------------------------------+
; Assignment                   ; Value ; From ; To                               ;
+------------------------------+-------+------+----------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; OP_IOR                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; OP_IOR                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[11]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[11]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[10]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[10]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[9]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[9]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[8]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[8]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[7]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[7]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[6]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[6]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[5]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[5]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[4]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[4]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[3]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[3]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[2]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[2]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[1]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[1]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_ProgCtr[0]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_ProgCtr[0]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[15]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[15]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[14]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[14]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[13]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[13]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[12]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[12]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[11]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[11]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[10]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[10]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[9]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[9]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[8]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[8]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[7]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[7]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[6]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[6]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[5]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[5]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[4]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[4]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[3]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[3]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[2]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[2]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[1]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[1]                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_romData[0]                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_romData[0]                     ;
+------------------------------+-------+------+----------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|Shifter:Shifter ;
+------------------------------+-------+------+--------------------------------------------------+
; Assignment                   ; Value ; From ; To                                               ;
+------------------------------+-------+------+--------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_OP_SRI~buf0                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_OP_SRI~buf0                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_Shift0Rot1~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_Shift0Rot1~buf0                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ShiftL0R1~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ShiftL0R1~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ShiftCount[2]~buf0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ShiftCount[2]~buf0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ShiftCount[1]~buf0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ShiftCount[1]~buf0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ShiftCount[0]~buf0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ShiftCount[0]~buf0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_DataIn[7]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_DataIn[7]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_DataIn[6]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_DataIn[6]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_DataIn[5]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_DataIn[5]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_DataIn[4]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_DataIn[4]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_DataIn[3]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_DataIn[3]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_DataIn[2]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_DataIn[2]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_DataIn[1]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_DataIn[1]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_DataIn[0]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_DataIn[0]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_DataOut[7]~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_DataOut[7]~buf0                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_DataOut[6]~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_DataOut[6]~buf0                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_DataOut[5]~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_DataOut[5]~buf0                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_DataOut[4]~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_DataOut[4]~buf0                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_DataOut[3]~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_DataOut[3]~buf0                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_DataOut[2]~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_DataOut[2]~buf0                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_DataOut[1]~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_DataOut[1]~buf0                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_DataOut[0]~buf0                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_DataOut[0]~buf0                                ;
+------------------------------+-------+------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_9b14:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ALU_Unit:ALU_Unit ;
+------------------------------+-------+------+----------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                 ;
+------------------------------+-------+------+----------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[7]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[7]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[6]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[6]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[5]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[5]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[4]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[4]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[3]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[3]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[2]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[2]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[1]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[1]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_A_In[0]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_A_In[0]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[7]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[7]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[6]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[6]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[5]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[5]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[4]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[4]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[3]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[3]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[2]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[2]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[1]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[1]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_ALU_B_In[0]~buf0                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_ALU_B_In[0]~buf0                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_OP_ADI~buf0                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_OP_ADI~buf0                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_OP_CMP~buf0                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_OP_CMP~buf0                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_OP_ARI~buf0                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_OP_ARI~buf0                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_OP_ORI~buf0                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_OP_ORI~buf0                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_OP_XRI~buf0                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_OP_XRI~buf0                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[7]~buf0                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[7]~buf0                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[6]~buf0                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[6]~buf0                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[5]~buf0                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[5]~buf0                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[4]~buf0                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[4]~buf0                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[3]~buf0                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[3]~buf0                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[2]~buf0                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[2]~buf0                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[1]~buf0                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[1]~buf0                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_ALU_Out[0]~buf0                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_ALU_Out[0]~buf0                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_Zero                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_Zero                                             ;
+------------------------------+-------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS ;
+------------------------------+-------+------+----------------------------------------------+
; Assignment                   ; Value ; From ; To                                           ;
+------------------------------+-------+------+----------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; o_LdStrobe~reg0                              ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[6]                             ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[5]                             ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[4]                             ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[3]                             ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[2]                             ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[1]                             ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dig_counter[0]                             ;
; PRESERVE_REGISTER            ; on    ; -    ; w_termCount                                  ;
; PRESERVE_REGISTER            ; on    ; -    ; w_dly3                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; i_slowClk~buf0                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; i_slowClk~buf0                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; w_pbPressed                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; w_pbPressed                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[31]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[31]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[30]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[30]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[29]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[29]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[28]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[28]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[27]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[27]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[26]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[26]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[25]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[25]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[24]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[24]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[23]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[23]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[22]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[22]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[21]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[21]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[20]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[20]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[19]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[19]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[18]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[18]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[17]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[17]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[16]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[16]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[15]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[15]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[14]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[14]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[13]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[13]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[12]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[12]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[11]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[11]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[10]~buf0                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[10]~buf0                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[9]~buf0                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[9]~buf0                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[8]~buf0                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[8]~buf0                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[7]~buf0                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[7]~buf0                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[6]~buf0                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[6]~buf0                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[5]~buf0                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[5]~buf0                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[4]~buf0                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[4]~buf0                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[3]~buf0                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[3]~buf0                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[2]~buf0                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[2]~buf0                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[1]~buf0                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[1]~buf0                            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; o_PinsOut[0]~buf0                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; o_PinsOut[0]~buf0                            ;
+------------------------------+-------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for FigForth_ROM:rom1|altsyncram:altsyncram_component|altsyncram_g814:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for InternalRam4K:sram4kb_1|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for InternalRam4K:sram4kb_2|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for InternalRam16K:sram16kb|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:vdu|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_qqa1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------+
; Source assignments for BaudRate6850:BaudRateGen    ;
+-------------------+-------+------+-----------------+
; Assignment        ; Value ; From ; To              ;
+-------------------+-------+------+-----------------+
; PRESERVE_REGISTER ; on    ; -    ; o_serialEn~reg0 ;
+-------------------+-------+------+-----------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for bufferedUART:acia|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01 ;
+------------------+-------+---------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                          ;
+------------------+-------+---------------------------------------------------------------+
; inst_rom_size_in ; 512   ; Signed Integer                                                ;
; stack_depth_in   ; 4     ; Signed Integer                                                ;
+------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu ;
+--------------------+-------+-------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------+
; inst_rom_size_pass ; 512   ; Signed Integer                                                          ;
; stack_depth_pass   ; 4     ; Signed Integer                                                          ;
+--------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; g_index_width  ; 4     ; Signed Integer                                                                                          ;
; g_data_width   ; 12    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                                                     ; Type                                                  ;
+------------------------------------+---------------------------------------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                         ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                                                        ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                       ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                                                        ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                       ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                                                         ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                                                                       ; Untyped                                               ;
; WIDTH_A                            ; 16                                                                        ; Signed Integer                                        ;
; WIDTHAD_A                          ; 9                                                                         ; Signed Integer                                        ;
; NUMWORDS_A                         ; 512                                                                       ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                              ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                                                      ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                                                      ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                                                      ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                                                      ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                                                      ; Untyped                                               ;
; WIDTH_B                            ; 1                                                                         ; Signed Integer                                        ;
; WIDTHAD_B                          ; 1                                                                         ; Signed Integer                                        ;
; NUMWORDS_B                         ; 0                                                                         ; Signed Integer                                        ;
; INDATA_REG_B                       ; CLOCK1                                                                    ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                    ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                    ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                                                                    ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                              ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                                                    ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                                                      ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                                                      ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                                                      ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                                                      ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                                                      ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                                                      ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                                                         ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                                                                         ; Signed Integer                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                      ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                                                         ; Signed Integer                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                      ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                      ; Untyped                                               ;
; INIT_FILE                          ; ../../../Design_A_CPU/CPU_Code/Application_Code/FP01_LOOP4/FP01_LOOP4.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                    ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                                                         ; Signed Integer                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                    ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                    ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                    ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                           ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                           ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                                                     ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                     ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                                                         ; Signed Integer                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                              ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_9b14                                                           ; Untyped                                               ;
+------------------------------------+---------------------------------------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FigForth_ROM:rom1|altsyncram:altsyncram_component                                  ;
+------------------------------------+---------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                     ; Type           ;
+------------------------------------+---------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                         ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                       ; Untyped        ;
; WIDTH_A                            ; 8                                                                         ; Signed Integer ;
; WIDTHAD_A                          ; 13                                                                        ; Signed Integer ;
; NUMWORDS_A                         ; 8192                                                                      ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                      ; Untyped        ;
; WIDTH_B                            ; 1                                                                         ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                         ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                         ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                         ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                         ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                         ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                      ; Untyped        ;
; INIT_FILE                          ; ../../../Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                         ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                         ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_g814                                                           ; Untyped        ;
+------------------------------------+---------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalRam4K:sram4kb_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_88g1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalRam4K:sram4kb_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_88g1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalRam16K:sram16kb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                           ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_m3q3      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:vdu ;
+----------------------+----------+----------------------------------+
; Parameter Name       ; Value    ; Type                             ;
+----------------------+----------+----------------------------------+
; extended_charset     ; 1        ; Signed Integer                   ;
; colour_atts_enabled  ; 0        ; Signed Integer                   ;
; vert_chars           ; 25       ; Signed Integer                   ;
; horiz_chars          ; 80       ; Signed Integer                   ;
; clocks_per_scanline  ; 1600     ; Signed Integer                   ;
; display_top_scanline ; 75       ; Signed Integer                   ;
; display_left_clock   ; 298      ; Signed Integer                   ;
; vert_scanlines       ; 525      ; Signed Integer                   ;
; vsync_scanlines      ; 2        ; Signed Integer                   ;
; hsync_clocks         ; 192      ; Signed Integer                   ;
; vert_pixel_scanlines ; 2        ; Signed Integer                   ;
; clocks_per_pixel     ; 2        ; Signed Integer                   ;
; h_sync_active        ; '0'      ; Enumerated                       ;
; v_sync_active        ; '0'      ; Enumerated                       ;
; default_att          ; 00001111 ; Unsigned Binary                  ;
; ansi_default_att     ; 00001111 ; Unsigned Binary                  ;
; sans_serif_font      ; 0        ; Signed Integer                   ;
+----------------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:vdu|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                             ;
; WIDTH_A                            ; 8                                         ; Signed Integer                                      ;
; WIDTHAD_A                          ; 11                                        ; Signed Integer                                      ;
; NUMWORDS_A                         ; 2048                                      ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                             ;
; WIDTH_B                            ; 1                                         ; Untyped                                             ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                             ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                             ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                             ;
; INIT_FILE                          ; ../../Components/TERMINAL/CGAFontBold.HEX ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                    ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_qqa1                           ; Untyped                                             ;
+------------------------------------+-------------------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_shh2      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OutLatch:MMU1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OutLatch:MMU2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 8     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_controller:sd1 ;
+-----------------+-------+--------------------------------------+
; Parameter Name  ; Value ; Type                                 ;
+-----------------+-------+--------------------------------------+
; clkedge_divider ; 25    ; Signed Integer                       ;
+-----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BaudRate6850:BaudRateGen ;
+----------------+--------+---------------------------------------------+
; Parameter Name ; Value  ; Type                                        ;
+----------------+--------+---------------------------------------------+
; baud_rate      ; 115200 ; Signed Integer                              ;
+----------------+--------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bufferedUART:acia|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 4                    ; Untyped                          ;
; NUMWORDS_A                         ; 16                   ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 4                    ; Untyped                          ;
; NUMWORDS_B                         ; 16                   ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_3ce1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                         ;
; WIDTH_A                            ; 12                   ; Untyped                                                                                         ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                         ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 12                   ; Untyped                                                                                         ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                         ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_2pd1      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:vdu|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:vdu|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                         ;
; Entity Instance                           ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                                        ;
;     -- NUMWORDS_A                         ; 512                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; FigForth_ROM:rom1|altsyncram:altsyncram_component                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; InternalRam4K:sram4kb_1|altsyncram:altsyncram_component                                                                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; InternalRam4K:sram4kb_2|altsyncram:altsyncram_component                                                                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; InternalRam16K:sram16kb|altsyncram:altsyncram_component                                                                   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; SBCTextDisplayRGB:vdu|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component                                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component                                 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                         ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; bufferedUART:acia|altsyncram:rxBuffer_rtl_0                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
; Entity Instance                           ; MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 12                                                                                                                        ;
;     -- NUMWORDS_A                         ; 16                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                              ;
;     -- WIDTH_B                            ; 12                                                                                                                        ;
;     -- NUMWORDS_B                         ; 16                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_controller:sd1"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; dataout  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; driveled ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:acia"                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam" ;
+--------+-------+----------+-----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                   ;
+--------+-------+----------+-----------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                              ;
; wren_a ; Input ; Info     ; Stuck at GND                                              ;
+--------+-------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:vdu"                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; n_int         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_rts         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sync          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fnkeys        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fntoggledkeys ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu68:cpu1"                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; hold     ; Input  ; Info     ; Stuck at GND                                                                        ;
; irq      ; Input  ; Info     ; Stuck at GND                                                                        ;
; nmi      ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_alu ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; test_cc  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo"   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu"                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; o_periprd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01"                                                       ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; i_fpleds[30..26]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_pbraw             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_pblatched[29..28] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_pblatched[25..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_pblatched[31]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_pbtoggled[30..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_key1              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_usrled            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 92                          ;
; cycloneiii_ff         ; 1167                        ;
;     CLR               ; 23                          ;
;     ENA               ; 608                         ;
;     ENA CLR           ; 63                          ;
;     ENA CLR SCLR      ; 19                          ;
;     ENA CLR SLD       ; 2                           ;
;     ENA SCLR          ; 113                         ;
;     ENA SCLR SLD      ; 18                          ;
;     ENA SLD           ; 44                          ;
;     SCLR              ; 57                          ;
;     plain             ; 220                         ;
; cycloneiii_io_obuf    ; 12                          ;
; cycloneiii_lcell_comb ; 3815                        ;
;     arith             ; 523                         ;
;         2 data inputs ; 293                         ;
;         3 data inputs ; 230                         ;
;     normal            ; 3292                        ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 152                         ;
;         2 data inputs ; 448                         ;
;         3 data inputs ; 682                         ;
;         4 data inputs ; 1993                        ;
; cycloneiii_ram_block  ; 89                          ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 7.47                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Wed Apr 27 12:29:50 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off M6800_MIKBUG -c M6800_MIKBUG
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram16k.vhd
    Info (12022): Found design unit 1: internalram16k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd Line: 54
    Info (12023): Found entity 1: InternalRam16K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram4k.vhd
    Info (12022): Found design unit 1: internalram4k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd Line: 54
    Info (12023): Found entity 1: InternalRam4K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file m6800_figforth.vhd
    Info (12022): Found design unit 1: M6800_figForth-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 124
    Info (12023): Found entity 1: M6800_figForth File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/sdcard/sd_controller_high_speed.vhd
    Info (12022): Found design unit 1: sd_controller-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd Line: 132
    Info (12023): Found entity 1: sd_controller File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd Line: 107
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/io/outlatch.vhd
    Info (12022): Found design unit 1: OutLatch-behv File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd Line: 23
    Info (12023): Found entity 1: OutLatch File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd Line: 10
Info (12021): Found 1 design units, including 0 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/cpu_001_pkg.vhd
    Info (12022): Found design unit 1: cpu_001_Pkg File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001_Pkg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/shifter.vhd
    Info (12022): Found design unit 1: Shifter-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd Line: 30
    Info (12023): Found entity 1: Shifter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/registerfile.vhd
    Info (12022): Found design unit 1: RegisterFile-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd Line: 19
    Info (12023): Found entity 1: RegisterFile File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/RegisterFile.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/programcounter.vhd
    Info (12022): Found design unit 1: ProgramCounter-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd Line: 25
    Info (12023): Found entity 1: ProgramCounter File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ProgramCounter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/lifo.vhd
    Info (12022): Found design unit 1: lifo-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/lifo.vhd Line: 49
    Info (12023): Found entity 1: lifo File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/lifo.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/greycode.vhd
    Info (12022): Found design unit 1: GreyCode-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd Line: 17
    Info (12023): Found entity 1: GreyCode File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/GreyCode.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/cpu_001.vhd
    Info (12022): Found design unit 1: cpu_001-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 41
    Info (12023): Found entity 1: cpu_001 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/design_a_cpu/alu.vhd
    Info (12022): Found design unit 1: ALU_Unit-beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 27
    Info (12023): Found entity 1: ALU_Unit File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/baudrate6850.vhd
    Info (12022): Found design unit 1: BaudRate6850-BaudRate6850_beh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd Line: 33
    Info (12023): Found entity 1: BaudRate6850 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/i2c/i2c.vhd
    Info (12022): Found design unit 1: i2c-rtc_arch File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd Line: 71
    Info (12023): Found entity 1: i2c File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/I2C/i2c.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/frontpanel01/frontpanel01.vhd
    Info (12022): Found design unit 1: FrontPanel01-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 54
    Info (12023): Found entity 1: FrontPanel01 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/frontpanel01/debounce32.vhd
    Info (12022): Found design unit 1: Debouncer32-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 20
    Info (12023): Found entity 1: Debouncer32 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd Line: 60
    Info (12023): Found entity 1: bufferedUART File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/debounce/debounce.vhd
    Info (12022): Found design unit 1: Debouncer-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd Line: 21
    Info (12023): Found entity 1: Debouncer File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/m6800/cpu68.vhd
    Info (12022): Found design unit 1: cpu68-CPU_ARCH File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 86
    Info (12023): Found entity 1: cpu68 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldromreduced.vhd
    Info (12022): Found design unit 1: sansboldromreduced-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd Line: 52
    Info (12023): Found entity 1: SansBoldRomReduced File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldrom.vhd
    Info (12022): Found design unit 1: sansboldrom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd Line: 52
    Info (12023): Found entity 1: SansBoldRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram2k.vhd
    Info (12022): Found design unit 1: displayram2k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam2K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram1k.vhd
    Info (12022): Found design unit 1: displayram1k-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd Line: 58
    Info (12023): Found entity 1: DisplayRam1K File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldrom.vhd
    Info (12022): Found design unit 1: cgaboldrom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRom File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldromreduced.vhd
    Info (12022): Found design unit 1: cgaboldromreduced-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd Line: 52
    Info (12023): Found entity 1: CGABoldRomReduced File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sbctextdisplayrgb.vhd
    Info (12022): Found design unit 1: SBCTextDisplayRGB-rtl File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 79
    Info (12023): Found entity 1: SBCTextDisplayRGB File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file iop_rom.vhd
    Info (12022): Found design unit 1: iop_rom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/IOP_ROM.vhd Line: 53
    Info (12023): Found entity 1: IOP_ROM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/IOP_ROM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file output_files/m6800_mikbug_fr_pnl.vhd
    Info (12022): Found design unit 1: MIKBUG_FRPNL-struct File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 50
    Info (12023): Found entity 1: MIKBUG_FRPNL File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file figforth_rom.vhd
    Info (12022): Found design unit 1: figforth_rom-SYN File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/FigForth_ROM.vhd Line: 53
    Info (12023): Found entity 1: FigForth_ROM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/FigForth_ROM.vhd Line: 43
Info (12127): Elaborating entity "M6800_figForth" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at M6800_figForth.vhd(113): used explicit default value for signal "n_sdRamCas" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 113
Warning (10540): VHDL Signal Declaration warning at M6800_figForth.vhd(114): used explicit default value for signal "n_sdRamRas" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 114
Warning (10540): VHDL Signal Declaration warning at M6800_figForth.vhd(115): used explicit default value for signal "n_sdRamWe" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 115
Warning (10540): VHDL Signal Declaration warning at M6800_figForth.vhd(116): used explicit default value for signal "n_sdRamCe" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 116
Warning (10540): VHDL Signal Declaration warning at M6800_figForth.vhd(117): used explicit default value for signal "sdRamClk" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 117
Warning (10540): VHDL Signal Declaration warning at M6800_figForth.vhd(118): used explicit default value for signal "sdRamClkEn" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 118
Warning (10540): VHDL Signal Declaration warning at M6800_figForth.vhd(119): used explicit default value for signal "sdRamAddr" because signal was never assigned a value File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 119
Warning (10036): Verilog HDL or VHDL warning at M6800_figForth.vhd(151): object "w_sdCardDataOut" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 151
Warning (10036): Verilog HDL or VHDL warning at M6800_figForth.vhd(165): object "w_ROMAdr" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 165
Info (12128): Elaborating entity "Debouncer" for hierarchy "Debouncer:DebounceFPGAResetPB" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 176
Info (12128): Elaborating entity "MIKBUG_FRPNL" for hierarchy "MIKBUG_FRPNL:MIKBUG_FRPNL" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 193
Warning (10036): Verilog HDL or VHDL warning at M6800_MIKBUG_FR_PNL.vhd(54): object "w_PBsRaw" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at M6800_MIKBUG_FR_PNL.vhd(67): object "w_stepPB" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 67
Info (10041): Inferred latch for "o_R1W0" at M6800_MIKBUG_FR_PNL.vhd(174) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 174
Info (10041): Inferred latch for "o_CPUData[0]" at M6800_MIKBUG_FR_PNL.vhd(168) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 168
Info (10041): Inferred latch for "o_CPUData[1]" at M6800_MIKBUG_FR_PNL.vhd(168) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 168
Info (10041): Inferred latch for "o_CPUData[2]" at M6800_MIKBUG_FR_PNL.vhd(168) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 168
Info (10041): Inferred latch for "o_CPUData[3]" at M6800_MIKBUG_FR_PNL.vhd(168) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 168
Info (10041): Inferred latch for "o_CPUData[4]" at M6800_MIKBUG_FR_PNL.vhd(168) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 168
Info (10041): Inferred latch for "o_CPUData[5]" at M6800_MIKBUG_FR_PNL.vhd(168) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 168
Info (10041): Inferred latch for "o_CPUData[6]" at M6800_MIKBUG_FR_PNL.vhd(168) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 168
Info (10041): Inferred latch for "o_CPUData[7]" at M6800_MIKBUG_FR_PNL.vhd(168) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 168
Info (10041): Inferred latch for "o_CPUAddress[0]" at M6800_MIKBUG_FR_PNL.vhd(164) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
Info (10041): Inferred latch for "o_CPUAddress[1]" at M6800_MIKBUG_FR_PNL.vhd(164) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
Info (10041): Inferred latch for "o_CPUAddress[2]" at M6800_MIKBUG_FR_PNL.vhd(164) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
Info (10041): Inferred latch for "o_CPUAddress[3]" at M6800_MIKBUG_FR_PNL.vhd(164) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
Info (10041): Inferred latch for "o_CPUAddress[4]" at M6800_MIKBUG_FR_PNL.vhd(164) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
Info (10041): Inferred latch for "o_CPUAddress[5]" at M6800_MIKBUG_FR_PNL.vhd(164) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
Info (10041): Inferred latch for "o_CPUAddress[6]" at M6800_MIKBUG_FR_PNL.vhd(164) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
Info (10041): Inferred latch for "o_CPUAddress[7]" at M6800_MIKBUG_FR_PNL.vhd(164) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
Info (10041): Inferred latch for "o_CPUAddress[8]" at M6800_MIKBUG_FR_PNL.vhd(164) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
Info (10041): Inferred latch for "o_CPUAddress[9]" at M6800_MIKBUG_FR_PNL.vhd(164) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
Info (10041): Inferred latch for "o_CPUAddress[10]" at M6800_MIKBUG_FR_PNL.vhd(164) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
Info (10041): Inferred latch for "o_CPUAddress[11]" at M6800_MIKBUG_FR_PNL.vhd(164) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
Info (10041): Inferred latch for "o_CPUAddress[12]" at M6800_MIKBUG_FR_PNL.vhd(164) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
Info (10041): Inferred latch for "o_CPUAddress[13]" at M6800_MIKBUG_FR_PNL.vhd(164) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
Info (10041): Inferred latch for "o_CPUAddress[14]" at M6800_MIKBUG_FR_PNL.vhd(164) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
Info (10041): Inferred latch for "o_CPUAddress[15]" at M6800_MIKBUG_FR_PNL.vhd(164) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
Info (12128): Elaborating entity "FrontPanel01" for hierarchy "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 82
Warning (10036): Verilog HDL or VHDL warning at FrontPanel01.vhd(62): object "w_periphRd" assigned a value but never read File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 62
Info (10041): Inferred latch for "w_latchedPBs[0]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[1]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[2]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[3]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[4]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[5]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[6]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[7]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[8]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[9]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[10]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[11]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[12]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[13]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[14]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[15]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[16]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[17]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[18]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[19]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[20]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[21]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[22]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[23]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[24]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[25]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[26]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[27]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[28]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[29]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[30]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (10041): Inferred latch for "w_latchedPBs[31]" at FrontPanel01.vhd(145) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 145
Info (12128): Elaborating entity "cpu_001" for hierarchy "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 109
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ProgramCounter:progCtr" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 146
Info (12128): Elaborating entity "lifo" for hierarchy "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 186
Info (12128): Elaborating entity "RegisterFile" for hierarchy "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|RegisterFile:RegFile" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 207
Info (12128): Elaborating entity "Shifter" for hierarchy "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|Shifter:Shifter" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 233
Info (12128): Elaborating entity "IOP_ROM" for hierarchy "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|IOP_ROM:\GEN_512W_INST_ROM:IopRom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 262
Info (12128): Elaborating entity "altsyncram" for hierarchy "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/IOP_ROM.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/IOP_ROM.vhd Line: 60
Info (12133): Instantiated megafunction "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/IOP_ROM.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../Design_A_CPU/CPU_Code/Application_Code/FP01_LOOP4/FP01_LOOP4.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9b14.tdf
    Info (12023): Found entity 1: altsyncram_9b14 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_9b14.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9b14" for hierarchy "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_9b14:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (235) in the Memory Initialization File "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/CPU_Code/Application_Code/FP01_LOOP4/FP01_LOOP4.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/IOP_ROM.vhd Line: 60
Info (12128): Elaborating entity "GreyCode" for hierarchy "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|GreyCode:GreyCodeCounter" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 307
Info (12128): Elaborating entity "ALU_Unit" for hierarchy "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ALU_Unit:ALU_Unit" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 316
Info (12128): Elaborating entity "i2c" for hierarchy "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|i2c:i2cIF" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 126
Info (12128): Elaborating entity "Debouncer32" for hierarchy "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 170
Info (10041): Inferred latch for "o_PinsOut[0]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[1]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[2]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[3]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[4]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[5]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[6]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[7]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[8]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[9]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[10]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[11]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[12]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[13]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[14]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[15]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[16]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[17]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[18]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[19]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[20]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[21]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[22]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[23]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[24]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[25]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[26]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[27]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[28]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[29]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[30]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (10041): Inferred latch for "o_PinsOut[31]" at Debounce32.vhd(77) File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
Info (12128): Elaborating entity "cpu68" for hierarchy "cpu68:cpu1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 220
Info (12128): Elaborating entity "FigForth_ROM" for hierarchy "FigForth_ROM:rom1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 297
Info (12128): Elaborating entity "altsyncram" for hierarchy "FigForth_ROM:rom1|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/FigForth_ROM.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "FigForth_ROM:rom1|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/FigForth_ROM.vhd Line: 60
Info (12133): Instantiated megafunction "FigForth_ROM:rom1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/FigForth_ROM.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../../Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g814.tdf
    Info (12023): Found entity 1: altsyncram_g814 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_g814.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_g814" for hierarchy "FigForth_ROM:rom1|altsyncram:altsyncram_component|altsyncram_g814:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "fig-FORTH_6800.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 189 warnings, reporting 10 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "fig-FORTH_6800.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "fig-FORTH_6800.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "fig-FORTH_6800.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "fig-FORTH_6800.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "fig-FORTH_6800.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "fig-FORTH_6800.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "fig-FORTH_6800.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "fig-FORTH_6800.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "fig-FORTH_6800.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "fig-FORTH_6800.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex Line: 11
Warning (12311): Hexadecimal (Intel-Format) File contains an unsupported record type at "fig-FORTH_6800.hex" line 191. Saving the file will discard the unsupported record File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex Line: 191
Critical Warning (127004): Memory depth (8192) in the design file differs from memory depth (12288) in the Memory Initialization File "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/6800/fig-FORTH/figFORTH_InROM/fig-FORTH_6800.hex" -- truncated remaining initial content value to fit RAM File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/FigForth_ROM.vhd Line: 60
Info (12128): Elaborating entity "InternalRam4K" for hierarchy "InternalRam4K:sram4kb_1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 306
Info (12128): Elaborating entity "altsyncram" for hierarchy "InternalRam4K:sram4kb_1|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd Line: 89
Info (12130): Elaborated megafunction instantiation "InternalRam4K:sram4kb_1|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd Line: 89
Info (12133): Instantiated megafunction "InternalRam4K:sram4kb_1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam4K.vhd Line: 89
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_88g1.tdf
    Info (12023): Found entity 1: altsyncram_88g1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_88g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_88g1" for hierarchy "InternalRam4K:sram4kb_1|altsyncram:altsyncram_component|altsyncram_88g1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "InternalRam16K" for hierarchy "InternalRam16K:sram16kb" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 330
Info (12128): Elaborating entity "altsyncram" for hierarchy "InternalRam16K:sram16kb|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "InternalRam16K:sram16kb|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd Line: 61
Info (12133): Instantiated megafunction "InternalRam16K:sram16kb|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam16K.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m3q3.tdf
    Info (12023): Found entity 1: altsyncram_m3q3 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_m3q3.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_m3q3" for hierarchy "InternalRam16K:sram16kb|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/decode_jsa.tdf Line: 23
Info (12128): Elaborating entity "decode_jsa" for hierarchy "InternalRam16K:sram16kb|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|decode_jsa:decode3" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_m3q3.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/decode_c8a.tdf Line: 23
Info (12128): Elaborating entity "decode_c8a" for hierarchy "InternalRam16K:sram16kb|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|decode_c8a:rden_decode" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_m3q3.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/mux_3nb.tdf Line: 23
Info (12128): Elaborating entity "mux_3nb" for hierarchy "InternalRam16K:sram16kb|altsyncram:altsyncram_component|altsyncram_m3q3:auto_generated|mux_3nb:mux2" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_m3q3.tdf Line: 46
Info (12128): Elaborating entity "SBCTextDisplayRGB" for hierarchy "SBCTextDisplayRGB:vdu" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 343
Warning (10541): VHDL Signal Declaration warning at SBCTextDisplayRGB.vhd(147): used implicit default value for signal "dispAttRDData" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 147
Info (12128): Elaborating entity "CGABoldRom" for hierarchy "SBCTextDisplayRGB:vdu|CGABoldRom:\GEN_EXT_CHARS:fontRom" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 286
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:vdu|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:vdu|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd Line: 84
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:vdu|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../Components/TERMINAL/CGAFontBold.HEX"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qqa1.tdf
    Info (12023): Found entity 1: altsyncram_qqa1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_qqa1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qqa1" for hierarchy "SBCTextDisplayRGB:vdu|CGABoldRom:\GEN_EXT_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_qqa1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "CGAFontBold.HEX" is greater than the memory width. Wrapping data items to subsequent addresses. Found 64 warnings, reporting 10 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX Line: 1
    Warning (113009): Data at line (1) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX Line: 1
    Warning (113009): Data at line (2) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX Line: 2
    Warning (113009): Data at line (3) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX Line: 3
    Warning (113009): Data at line (4) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX Line: 4
    Warning (113009): Data at line (5) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX Line: 5
    Warning (113009): Data at line (6) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX Line: 6
    Warning (113009): Data at line (7) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX Line: 7
    Warning (113009): Data at line (8) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX Line: 8
    Warning (113009): Data at line (9) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX Line: 9
    Warning (113009): Data at line (10) of memory initialization file "CGAFontBold.HEX" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGAFontBold.HEX Line: 10
Info (12128): Elaborating entity "DisplayRam2K" for hierarchy "SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 327
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 111
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 111
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd Line: 111
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_shh2.tdf
    Info (12023): Found entity 1: altsyncram_shh2 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_shh2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_shh2" for hierarchy "SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_shh2:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "bufferedUART" for hierarchy "bufferedUART:acia" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 376
Info (12128): Elaborating entity "OutLatch" for hierarchy "OutLatch:MMU1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 393
Info (12128): Elaborating entity "sd_controller" for hierarchy "sd_controller:sd1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 414
Info (12128): Elaborating entity "BaudRate6850" for hierarchy "BaudRate6850:BaudRateGen" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 462
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[4] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
    Warning (19017): Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[5] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
    Warning (19017): Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[6] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
    Warning (19017): Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[7] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
    Warning (19017): Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[8] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
    Warning (19017): Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[9] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
    Warning (19017): Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[10] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
    Warning (19017): Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[11] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
    Warning (19017): Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[12] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
    Warning (19017): Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[13] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
    Warning (19017): Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[14] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
    Warning (19017): Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[15] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
    Warning (19017): Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[1] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
    Warning (19017): Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[2] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
    Warning (19017): Found clock multiplexer MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUAddress[3] File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 164
Warning (14026): LATCH primitive "MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUData[5]" is permanently enabled File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 168
Warning (14026): LATCH primitive "MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUData[4]" is permanently enabled File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 168
Warning (14026): LATCH primitive "MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUData[3]" is permanently enabled File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 168
Warning (14026): LATCH primitive "MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUData[2]" is permanently enabled File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 168
Warning (14026): LATCH primitive "MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUData[1]" is permanently enabled File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 168
Warning (14026): LATCH primitive "MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUData[0]" is permanently enabled File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 168
Warning (14026): LATCH primitive "MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUData[7]" is permanently enabled File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 168
Warning (14026): LATCH primitive "MIKBUG_FRPNL:MIKBUG_FRPNL|o_CPUData[6]" is permanently enabled File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 168
Warning (276027): Inferred dual-clock RAM node "bufferedUART:acia|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo|r_mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "SBCTextDisplayRGB:vdu|kbBuffer" is uninferred due to inappropriate RAM size File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 162
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector12~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector12~1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector0~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector0~1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector1~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector1~1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector2~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector2~1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector3~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector3~1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector4~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector4~1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector5~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector5~1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector6~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector6~1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector7~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector7~1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector8~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector8~1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector9~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector9~1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector10~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector10~1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector11~0 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector11~1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd Line: 189
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bufferedUART:acia|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo|r_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:vdu|Mod0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 409
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:vdu|Mod1" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 410
Info (12130): Elaborated megafunction instantiation "bufferedUART:acia|altsyncram:rxBuffer_rtl_0"
Info (12133): Instantiated megafunction "bufferedUART:acia|altsyncram:rxBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ce1.tdf
    Info (12023): Found entity 1: altsyncram_3ce1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_3ce1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0"
Info (12133): Instantiated megafunction "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2pd1.tdf
    Info (12023): Found entity 1: altsyncram_2pd1 File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_2pd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:vdu|lpm_divide:Mod0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 409
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:vdu|lpm_divide:Mod0" with the following parameter: File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd Line: 409
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf
    Info (12023): Found entity 1: lpm_divide_icm File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/lpm_divide_icm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/alt_u_div_2af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/add_sub_8pc.tdf Line: 23
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_ProgCtr[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 46
        Warning (14320): Synthesized away node "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_ProgCtr[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 46
        Warning (14320): Synthesized away node "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_ProgCtr[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 46
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a9" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_2pd1.tdf Line: 310
        Warning (14320): Synthesized away node "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a10" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_2pd1.tdf Line: 340
        Warning (14320): Synthesized away node "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a11" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/db/altsyncram_2pd1.tdf Line: 370
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[8]_333 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[9]_341 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[10]_349 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[11]_357 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[12]_365 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[13]_373 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[14]_381 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[15]_389 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[16]_397 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[17]_405 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[18]_413 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[19]_421 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[20]_429 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[0]_269 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[21]_437 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[22]_445 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[23]_453 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1]_277 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[2]_285 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[3]_293 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[4]_301 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[5]_309 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[24]_461 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[31]_517 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[6]_317 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[7]_325 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Warning (13012): Latch MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[25]_469 has unsafe behavior File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|w_termCount File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 23
Info (13000): Registers with preset signals will power-up high File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/SDCARD/sd_controller_High_Speed.vhd Line: 122
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "n_sdRamCas" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 113
    Warning (13410): Pin "n_sdRamRas" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 114
    Warning (13410): Pin "n_sdRamWe" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 115
    Warning (13410): Pin "n_sdRamCe" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 116
    Warning (13410): Pin "sdRamClk" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 117
    Warning (13410): Pin "sdRamClkEn" is stuck at VCC File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 118
    Warning (13410): Pin "sdRamAddr[0]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 119
    Warning (13410): Pin "sdRamAddr[1]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 119
    Warning (13410): Pin "sdRamAddr[2]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 119
    Warning (13410): Pin "sdRamAddr[3]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 119
    Warning (13410): Pin "sdRamAddr[4]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 119
    Warning (13410): Pin "sdRamAddr[5]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 119
    Warning (13410): Pin "sdRamAddr[6]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 119
    Warning (13410): Pin "sdRamAddr[7]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 119
    Warning (13410): Pin "sdRamAddr[8]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 119
    Warning (13410): Pin "sdRamAddr[9]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 119
    Warning (13410): Pin "sdRamAddr[10]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 119
    Warning (13410): Pin "sdRamAddr[11]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 119
    Warning (13410): Pin "sdRamAddr[12]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 119
    Warning (13410): Pin "sdRamAddr[13]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 119
    Warning (13410): Pin "sdRamAddr[14]" is stuck at GND File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 119
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[31]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[12]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[13]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[14]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[15]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[16]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[17]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[18]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[19]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[20]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[23]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[22]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[21]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[24]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[27]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|Debouncer32:debouncePBS|o_PinsOut[25]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/Debounce32.vhd Line: 77
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|i_n_reset~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/output_files/M6800_MIKBUG_FR_PNL.vhd Line: 31
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[26]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[31]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[12]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[13]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[14]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[15]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[16]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[17]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[18]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[19]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[20]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[23]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[22]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[21]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_romData[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 61
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_romData[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 61
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_romData[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 61
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_romData[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 61
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_romData[12]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 61
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_romData[13]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 61
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_romData[14]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 61
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_romData[15]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 61
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_romData[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 61
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_romData[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 61
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_romData[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 61
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_romData[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 61
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_romData[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 61
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_romData[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 61
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_romData[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 61
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_romData[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 61
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[29]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[28]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[25]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[24]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|w_latchedPBs[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/FrontPanel01/FrontPanel01.vhd Line: 79
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_ProgCtr[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 46
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_ProgCtr[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 46
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_ProgCtr[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 46
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_ProgCtr[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 46
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_ProgCtr[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 46
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_ProgCtr[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 46
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_ProgCtr[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 46
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|w_ProgCtr[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/cpu_001.vhd Line: 46
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|Shifter:Shifter|i_Shift0Rot1~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd Line: 21
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|Shifter:Shifter|i_ShiftL0R1~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd Line: 22
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|Shifter:Shifter|i_ShiftCount[0]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd Line: 23
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|Shifter:Shifter|i_ShiftCount[2]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd Line: 23
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|Shifter:Shifter|i_ShiftCount[1]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/Shifter.vhd Line: 23
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ALU_Unit:ALU_Unit|i_ALU_B_In[0]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ALU_Unit:ALU_Unit|i_ALU_B_In[1]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ALU_Unit:ALU_Unit|i_ALU_B_In[7]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ALU_Unit:ALU_Unit|i_ALU_B_In[6]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ALU_Unit:ALU_Unit|i_ALU_B_In[5]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ALU_Unit:ALU_Unit|i_ALU_B_In[4]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ALU_Unit:ALU_Unit|i_ALU_B_In[3]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
    Info (17048): Logic cell "MIKBUG_FRPNL:MIKBUG_FRPNL|FrontPanel01:fp01|cpu_001:cpu|ALU_Unit:ALU_Unit|i_ALU_B_In[2]~buf0" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Design_A_CPU/ALU.vhd Line: 14
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "w_sdRamData[0]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 120
    Warning (15610): No output dependent on input pin "w_sdRamData[1]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 120
    Warning (15610): No output dependent on input pin "w_sdRamData[2]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 120
    Warning (15610): No output dependent on input pin "w_sdRamData[3]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 120
    Warning (15610): No output dependent on input pin "w_sdRamData[4]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 120
    Warning (15610): No output dependent on input pin "w_sdRamData[5]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 120
    Warning (15610): No output dependent on input pin "w_sdRamData[6]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 120
    Warning (15610): No output dependent on input pin "w_sdRamData[7]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 120
    Warning (15610): No output dependent on input pin "w_sdRamData[8]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 120
    Warning (15610): No output dependent on input pin "w_sdRamData[9]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 120
    Warning (15610): No output dependent on input pin "w_sdRamData[10]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 120
    Warning (15610): No output dependent on input pin "w_sdRamData[11]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 120
    Warning (15610): No output dependent on input pin "w_sdRamData[12]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 120
    Warning (15610): No output dependent on input pin "w_sdRamData[13]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 120
    Warning (15610): No output dependent on input pin "w_sdRamData[14]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 120
    Warning (15610): No output dependent on input pin "w_sdRamData[15]" File: C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_RETRO-EP4CE15/M6800_figForth/M6800_figForth.vhd Line: 120
Info (21057): Implemented 4304 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 57 output pins
    Info (21060): Implemented 12 bidirectional pins
    Info (21061): Implemented 4123 logic cells
    Info (21064): Implemented 89 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 193 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Wed Apr 27 12:30:31 2022
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:01:03


