
centos-preinstalled/elfedit:     file format elf32-littlearm


Disassembly of section .init:

00010c8c <.init>:
   10c8c:	push	{r3, lr}
   10c90:	bl	11468 <__assert_fail@plt+0x594>
   10c94:	pop	{r3, pc}

Disassembly of section .plt:

00010c98 <calloc@plt-0x14>:
   10c98:	push	{lr}		; (str lr, [sp, #-4]!)
   10c9c:	ldr	lr, [pc, #4]	; 10ca8 <calloc@plt-0x4>
   10ca0:	add	lr, pc, lr
   10ca4:	ldr	pc, [lr, #8]!
   10ca8:	andeq	r6, r1, r8, asr r3

00010cac <calloc@plt>:
   10cac:	add	ip, pc, #0, 12
   10cb0:	add	ip, ip, #90112	; 0x16000
   10cb4:	ldr	pc, [ip, #856]!	; 0x358

00010cb8 <strcmp@plt>:
   10cb8:	add	ip, pc, #0, 12
   10cbc:	add	ip, ip, #90112	; 0x16000
   10cc0:	ldr	pc, [ip, #848]!	; 0x350

00010cc4 <fflush@plt>:
   10cc4:	add	ip, pc, #0, 12
   10cc8:	add	ip, ip, #90112	; 0x16000
   10ccc:	ldr	pc, [ip, #840]!	; 0x348

00010cd0 <memmove@plt>:
   10cd0:	add	ip, pc, #0, 12
   10cd4:	add	ip, ip, #90112	; 0x16000
   10cd8:	ldr	pc, [ip, #832]!	; 0x340

00010cdc <free@plt>:
   10cdc:	add	ip, pc, #0, 12
   10ce0:	add	ip, ip, #90112	; 0x16000
   10ce4:	ldr	pc, [ip, #824]!	; 0x338

00010ce8 <ferror@plt>:
   10ce8:	add	ip, pc, #0, 12
   10cec:	add	ip, ip, #90112	; 0x16000
   10cf0:	ldr	pc, [ip, #816]!	; 0x330

00010cf4 <memcpy@plt>:
   10cf4:	add	ip, pc, #0, 12
   10cf8:	add	ip, ip, #90112	; 0x16000
   10cfc:	ldr	pc, [ip, #808]!	; 0x328

00010d00 <_IO_getc@plt>:
   10d00:	add	ip, pc, #0, 12
   10d04:	add	ip, ip, #90112	; 0x16000
   10d08:	ldr	pc, [ip, #800]!	; 0x320

00010d0c <ftell@plt>:
   10d0c:	add	ip, pc, #0, 12
   10d10:	add	ip, ip, #90112	; 0x16000
   10d14:	ldr	pc, [ip, #792]!	; 0x318

00010d18 <memcmp@plt>:
   10d18:	add	ip, pc, #0, 12
   10d1c:	add	ip, ip, #90112	; 0x16000
   10d20:	ldr	pc, [ip, #784]!	; 0x310

00010d24 <dcgettext@plt>:
   10d24:	add	ip, pc, #0, 12
   10d28:	add	ip, ip, #90112	; 0x16000
   10d2c:	ldr	pc, [ip, #776]!	; 0x308

00010d30 <__stack_chk_fail@plt>:
   10d30:	add	ip, pc, #0, 12
   10d34:	add	ip, ip, #90112	; 0x16000
   10d38:	ldr	pc, [ip, #768]!	; 0x300

00010d3c <rewind@plt>:
   10d3c:	add	ip, pc, #0, 12
   10d40:	add	ip, ip, #90112	; 0x16000
   10d44:	ldr	pc, [ip, #760]!	; 0x2f8

00010d48 <realloc@plt>:
   10d48:	add	ip, pc, #0, 12
   10d4c:	add	ip, ip, #90112	; 0x16000
   10d50:	ldr	pc, [ip, #752]!	; 0x2f0

00010d54 <textdomain@plt>:
   10d54:	add	ip, pc, #0, 12
   10d58:	add	ip, ip, #90112	; 0x16000
   10d5c:	ldr	pc, [ip, #744]!	; 0x2e8

00010d60 <strcasecmp@plt>:
   10d60:	add	ip, pc, #0, 12
   10d64:	add	ip, ip, #90112	; 0x16000
   10d68:	ldr	pc, [ip, #736]!	; 0x2e0

00010d6c <fwrite@plt>:
   10d6c:	add	ip, pc, #0, 12
   10d70:	add	ip, ip, #90112	; 0x16000
   10d74:	ldr	pc, [ip, #728]!	; 0x2d8

00010d78 <fread@plt>:
   10d78:	add	ip, pc, #0, 12
   10d7c:	add	ip, ip, #90112	; 0x16000
   10d80:	ldr	pc, [ip, #720]!	; 0x2d0

00010d84 <__gnu_Unwind_Find_exidx@plt>:
   10d84:	add	ip, pc, #0, 12
   10d88:	add	ip, ip, #90112	; 0x16000
   10d8c:	ldr	pc, [ip, #712]!	; 0x2c8

00010d90 <malloc@plt>:
   10d90:	add	ip, pc, #0, 12
   10d94:	add	ip, ip, #90112	; 0x16000
   10d98:	ldr	pc, [ip, #704]!	; 0x2c0

00010d9c <__cxa_begin_cleanup@plt>:
   10d9c:	add	ip, pc, #0, 12
   10da0:	add	ip, ip, #90112	; 0x16000
   10da4:	ldr	pc, [ip, #696]!	; 0x2b8

00010da8 <__libc_start_main@plt>:
   10da8:	add	ip, pc, #0, 12
   10dac:	add	ip, ip, #90112	; 0x16000
   10db0:	ldr	pc, [ip, #688]!	; 0x2b0

00010db4 <strerror@plt>:
   10db4:	add	ip, pc, #0, 12
   10db8:	add	ip, ip, #90112	; 0x16000
   10dbc:	ldr	pc, [ip, #680]!	; 0x2a8

00010dc0 <__vfprintf_chk@plt>:
   10dc0:	add	ip, pc, #0, 12
   10dc4:	add	ip, ip, #90112	; 0x16000
   10dc8:	ldr	pc, [ip, #672]!	; 0x2a0

00010dcc <__gmon_start__@plt>:
   10dcc:	add	ip, pc, #0, 12
   10dd0:	add	ip, ip, #90112	; 0x16000
   10dd4:	ldr	pc, [ip, #664]!	; 0x298

00010dd8 <getopt_long@plt>:
   10dd8:	add	ip, pc, #0, 12
   10ddc:	add	ip, ip, #90112	; 0x16000
   10de0:	ldr	pc, [ip, #656]!	; 0x290

00010de4 <exit@plt>:
   10de4:	add	ip, pc, #0, 12
   10de8:	add	ip, ip, #90112	; 0x16000
   10dec:	ldr	pc, [ip, #648]!	; 0x288

00010df0 <__cxa_type_match@plt>:
   10df0:	add	ip, pc, #0, 12
   10df4:	add	ip, ip, #90112	; 0x16000
   10df8:	ldr	pc, [ip, #640]!	; 0x280

00010dfc <strtoul@plt>:
   10dfc:	add	ip, pc, #0, 12
   10e00:	add	ip, ip, #90112	; 0x16000
   10e04:	ldr	pc, [ip, #632]!	; 0x278

00010e08 <strlen@plt>:
   10e08:	add	ip, pc, #0, 12
   10e0c:	add	ip, ip, #90112	; 0x16000
   10e10:	ldr	pc, [ip, #624]!	; 0x270

00010e14 <__errno_location@plt>:
   10e14:	add	ip, pc, #0, 12
   10e18:	add	ip, ip, #90112	; 0x16000
   10e1c:	ldr	pc, [ip, #616]!	; 0x268

00010e20 <__strdup@plt>:
   10e20:	add	ip, pc, #0, 12
   10e24:	add	ip, ip, #90112	; 0x16000
   10e28:	ldr	pc, [ip, #608]!	; 0x260

00010e2c <__printf_chk@plt>:
   10e2c:	add	ip, pc, #0, 12
   10e30:	add	ip, ip, #90112	; 0x16000
   10e34:	ldr	pc, [ip, #600]!	; 0x258

00010e38 <__fprintf_chk@plt>:
   10e38:	add	ip, pc, #0, 12
   10e3c:	add	ip, ip, #90112	; 0x16000
   10e40:	ldr	pc, [ip, #592]!	; 0x250

00010e44 <fclose@plt>:
   10e44:	add	ip, pc, #0, 12
   10e48:	add	ip, ip, #90112	; 0x16000
   10e4c:	ldr	pc, [ip, #584]!	; 0x248

00010e50 <__fread_chk@plt>:
   10e50:	add	ip, pc, #0, 12
   10e54:	add	ip, ip, #90112	; 0x16000
   10e58:	ldr	pc, [ip, #576]!	; 0x240

00010e5c <setlocale@plt>:
   10e5c:	add	ip, pc, #0, 12
   10e60:	add	ip, ip, #90112	; 0x16000
   10e64:	ldr	pc, [ip, #568]!	; 0x238

00010e68 <fputc@plt>:
   10e68:	add	ip, pc, #0, 12
   10e6c:	add	ip, ip, #90112	; 0x16000
   10e70:	ldr	pc, [ip, #560]!	; 0x230

00010e74 <fopen64@plt>:
   10e74:	add	ip, pc, #0, 12
   10e78:	add	ip, ip, #90112	; 0x16000
   10e7c:	ldr	pc, [ip, #552]!	; 0x228

00010e80 <sbrk@plt>:
   10e80:	add	ip, pc, #0, 12
   10e84:	add	ip, ip, #90112	; 0x16000
   10e88:	ldr	pc, [ip, #544]!	; 0x220

00010e8c <bindtextdomain@plt>:
   10e8c:	add	ip, pc, #0, 12
   10e90:	add	ip, ip, #90112	; 0x16000
   10e94:	ldr	pc, [ip, #536]!	; 0x218

00010e98 <fseek@plt>:
   10e98:	add	ip, pc, #0, 12
   10e9c:	add	ip, ip, #90112	; 0x16000
   10ea0:	ldr	pc, [ip, #528]!	; 0x210

00010ea4 <__xstat64@plt>:
   10ea4:	add	ip, pc, #0, 12
   10ea8:	add	ip, ip, #90112	; 0x16000
   10eac:	ldr	pc, [ip, #520]!	; 0x208

00010eb0 <strncmp@plt>:
   10eb0:	add	ip, pc, #0, 12
   10eb4:	add	ip, ip, #90112	; 0x16000
   10eb8:	ldr	pc, [ip, #512]!	; 0x200

00010ebc <abort@plt>:
   10ebc:	add	ip, pc, #0, 12
   10ec0:	add	ip, ip, #90112	; 0x16000
   10ec4:	ldr	pc, [ip, #504]!	; 0x1f8

00010ec8 <__snprintf_chk@plt>:
   10ec8:	add	ip, pc, #0, 12
   10ecc:	add	ip, ip, #90112	; 0x16000
   10ed0:	ldr	pc, [ip, #496]!	; 0x1f0

00010ed4 <__assert_fail@plt>:
   10ed4:	add	ip, pc, #0, 12
   10ed8:	add	ip, ip, #90112	; 0x16000
   10edc:	ldr	pc, [ip, #488]!	; 0x1e8

Disassembly of section .text:

00010ee0 <error@@Base-0x13bc>:
   10ee0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   10ee4:	movw	r7, #29088	; 0x71a0
   10ee8:	movt	r7, #2
   10eec:	sub	sp, sp, #136	; 0x88
   10ef0:	movw	r5, #28896	; 0x70e0
   10ef4:	movw	r6, #29112	; 0x71b8
   10ef8:	ldr	r3, [r7]
   10efc:	movt	r5, #2
   10f00:	str	r1, [sp, #8]
   10f04:	movw	r1, #24744	; 0x60a8
   10f08:	str	r0, [sp, #12]
   10f0c:	movt	r1, #1
   10f10:	mov	r0, #5
   10f14:	str	r3, [sp, #132]	; 0x84
   10f18:	bl	10e5c <setlocale@plt>
   10f1c:	movw	r1, #24744	; 0x60a8
   10f20:	mov	r0, #0
   10f24:	movt	r1, #1
   10f28:	bl	10e5c <setlocale@plt>
   10f2c:	movw	r0, #24556	; 0x5fec
   10f30:	movw	r1, #24568	; 0x5ff8
   10f34:	movt	r0, #1
   10f38:	movt	r1, #1
   10f3c:	movt	r6, #2
   10f40:	bl	10e8c <bindtextdomain@plt>
   10f44:	movw	r0, #24556	; 0x5fec
   10f48:	movt	r0, #1
   10f4c:	bl	10d54 <textdomain@plt>
   10f50:	add	r0, sp, #12
   10f54:	add	r1, sp, #8
   10f58:	bl	13d48 <warn@@Base+0x1370>
   10f5c:	movw	r4, #28896	; 0x70e0
   10f60:	movt	r4, #2
   10f64:	mov	r2, #0
   10f68:	ldr	r0, [sp, #12]
   10f6c:	str	r2, [sp]
   10f70:	add	r3, r4, #36	; 0x24
   10f74:	ldr	r1, [sp, #8]
   10f78:	movw	r2, #24588	; 0x600c
   10f7c:	movt	r2, #1
   10f80:	bl	10dd8 <getopt_long@plt>
   10f84:	cmn	r0, #1
   10f88:	beq	111f0 <__assert_fail@plt+0x31c>
   10f8c:	sub	r0, r0, #104	; 0x68
   10f90:	cmp	r0, #51	; 0x33
   10f94:	ldrls	pc, [pc, r0, lsl #2]
   10f98:	b	111ac <__assert_fail@plt+0x2d8>
   10f9c:	andeq	r1, r1, r0, lsl #3
   10fa0:	andeq	r1, r1, ip, lsr #3
   10fa4:	andeq	r1, r1, ip, lsr #3
   10fa8:	andeq	r1, r1, ip, lsr #3
   10fac:	andeq	r1, r1, ip, lsr #3
   10fb0:	andeq	r1, r1, ip, lsr #3
   10fb4:	andeq	r1, r1, ip, lsr #3
   10fb8:	andeq	r1, r1, ip, lsr #3
   10fbc:	andeq	r1, r1, ip, lsr #3
   10fc0:	andeq	r1, r1, ip, lsr #3
   10fc4:	andeq	r1, r1, ip, lsr #3
   10fc8:	andeq	r1, r1, ip, lsr #3
   10fcc:	andeq	r1, r1, ip, lsr #3
   10fd0:	andeq	r1, r1, ip, lsr #3
   10fd4:	andeq	r1, r1, r4, ror r1
   10fd8:	andeq	r1, r1, ip, lsr #3
   10fdc:	andeq	r1, r1, ip, lsr #3
   10fe0:	andeq	r1, r1, ip, lsr #3
   10fe4:	andeq	r1, r1, ip, lsr #3
   10fe8:	andeq	r1, r1, ip, lsr #3
   10fec:	andeq	r1, r1, ip, lsr #3
   10ff0:	andeq	r1, r1, ip, lsr #3
   10ff4:	andeq	r1, r1, ip, lsr #3
   10ff8:	andeq	r1, r1, ip, lsr #3
   10ffc:	andeq	r1, r1, ip, lsr #3
   11000:	andeq	r1, r1, ip, lsr #3
   11004:	andeq	r1, r1, ip, lsr #3
   11008:	andeq	r1, r1, ip, lsr #3
   1100c:	andeq	r1, r1, ip, lsr #3
   11010:	andeq	r1, r1, ip, lsr #3
   11014:	andeq	r1, r1, ip, lsr #3
   11018:	andeq	r1, r1, ip, lsr #3
   1101c:	andeq	r1, r1, ip, lsr #3
   11020:	andeq	r1, r1, ip, lsr #3
   11024:	andeq	r1, r1, ip, lsr #3
   11028:	andeq	r1, r1, ip, lsr #3
   1102c:	andeq	r1, r1, ip, lsr #3
   11030:	andeq	r1, r1, ip, lsr #3
   11034:	andeq	r1, r1, ip, lsr #3
   11038:	andeq	r1, r1, ip, lsr #3
   1103c:	andeq	r1, r1, ip, lsr #3
   11040:	andeq	r1, r1, ip, lsr #3
   11044:	andeq	r1, r1, ip, lsr #3
   11048:	andeq	r1, r1, ip, lsr #3
   1104c:	andeq	r1, r1, ip, lsr #3
   11050:	andeq	r1, r1, ip, lsr #3
   11054:	andeq	r1, r1, ip, lsr #2
   11058:	andeq	r1, r1, r4, ror #1
   1105c:	andeq	r1, r1, ip, asr #1
   11060:	strheq	r1, [r1], -r4
   11064:	muleq	r1, ip, r0
   11068:	andeq	r1, r1, ip, rrx
   1106c:	ldr	r0, [r6]
   11070:	bl	117e4 <__assert_fail@plt+0x910>
   11074:	cmp	r0, #0
   11078:	str	r0, [r5, #32]
   1107c:	bge	10f5c <__assert_fail@plt+0x88>
   11080:	mov	r0, #1
   11084:	ldr	r2, [sp, #132]	; 0x84
   11088:	ldr	r3, [r7]
   1108c:	cmp	r2, r3
   11090:	bne	11428 <__assert_fail@plt+0x554>
   11094:	add	sp, sp, #136	; 0x88
   11098:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1109c:	ldr	r0, [r6]
   110a0:	bl	117e4 <__assert_fail@plt+0x910>
   110a4:	cmp	r0, #0
   110a8:	str	r0, [r5, #24]
   110ac:	bge	10f5c <__assert_fail@plt+0x88>
   110b0:	b	11080 <__assert_fail@plt+0x1ac>
   110b4:	ldr	r0, [r6]
   110b8:	bl	11744 <__assert_fail@plt+0x870>
   110bc:	cmp	r0, #0
   110c0:	str	r0, [r5, #28]
   110c4:	bge	10f5c <__assert_fail@plt+0x88>
   110c8:	b	11080 <__assert_fail@plt+0x1ac>
   110cc:	ldr	r0, [r6]
   110d0:	bl	11744 <__assert_fail@plt+0x870>
   110d4:	cmp	r0, #0
   110d8:	str	r0, [r5, #20]
   110dc:	bge	10f5c <__assert_fail@plt+0x88>
   110e0:	b	11080 <__assert_fail@plt+0x1ac>
   110e4:	ldr	r0, [r6]
   110e8:	bl	1164c <__assert_fail@plt+0x778>
   110ec:	cmp	r0, #0
   110f0:	str	r0, [r5, #4]
   110f4:	blt	11080 <__assert_fail@plt+0x1ac>
   110f8:	cmp	r0, #6
   110fc:	beq	111e8 <__assert_fail@plt+0x314>
   11100:	ble	111d8 <__assert_fail@plt+0x304>
   11104:	cmp	r0, #62	; 0x3e
   11108:	beq	11120 <__assert_fail@plt+0x24c>
   1110c:	blt	11120 <__assert_fail@plt+0x24c>
   11110:	sub	r0, r0, #180	; 0xb4
   11114:	cmp	r0, #1
   11118:	movls	r3, #2
   1111c:	bls	11124 <__assert_fail@plt+0x250>
   11120:	mov	r3, #3
   11124:	str	r3, [r5, #12]
   11128:	b	10f5c <__assert_fail@plt+0x88>
   1112c:	ldr	r0, [r6]
   11130:	bl	1164c <__assert_fail@plt+0x778>
   11134:	cmp	r0, #0
   11138:	str	r0, [r5, #16]
   1113c:	blt	11080 <__assert_fail@plt+0x1ac>
   11140:	cmp	r0, #6
   11144:	beq	111d0 <__assert_fail@plt+0x2fc>
   11148:	ble	111c0 <__assert_fail@plt+0x2ec>
   1114c:	cmp	r0, #62	; 0x3e
   11150:	beq	11168 <__assert_fail@plt+0x294>
   11154:	blt	11168 <__assert_fail@plt+0x294>
   11158:	sub	r0, r0, #180	; 0xb4
   1115c:	cmp	r0, #1
   11160:	movls	r3, #2
   11164:	bls	1116c <__assert_fail@plt+0x298>
   11168:	mov	r3, #3
   1116c:	str	r3, [r5, #8]
   11170:	b	10f5c <__assert_fail@plt+0x88>
   11174:	ldr	r0, [r5]
   11178:	bl	12234 <__assert_fail@plt+0x1360>
   1117c:	b	10f5c <__assert_fail@plt+0x88>
   11180:	movw	r3, #29104	; 0x71b0
   11184:	movt	r3, #2
   11188:	mov	r1, #0
   1118c:	ldr	r0, [r3]
   11190:	bl	11560 <__assert_fail@plt+0x68c>
   11194:	ldr	r1, [r4, #28]
   11198:	cmn	r1, #1
   1119c:	bne	11214 <__assert_fail@plt+0x340>
   111a0:	ldr	r1, [r4, #32]
   111a4:	cmn	r1, #1
   111a8:	bne	11214 <__assert_fail@plt+0x340>
   111ac:	movw	r3, #29100	; 0x71ac
   111b0:	movt	r3, #2
   111b4:	mov	r1, #1
   111b8:	ldr	r0, [r3]
   111bc:	bl	11560 <__assert_fail@plt+0x68c>
   111c0:	cmp	r0, #0
   111c4:	beq	11168 <__assert_fail@plt+0x294>
   111c8:	cmp	r0, #3
   111cc:	bne	11168 <__assert_fail@plt+0x294>
   111d0:	mov	r3, #1
   111d4:	b	1116c <__assert_fail@plt+0x298>
   111d8:	cmp	r0, #0
   111dc:	beq	11120 <__assert_fail@plt+0x24c>
   111e0:	cmp	r0, #3
   111e4:	bne	11120 <__assert_fail@plt+0x24c>
   111e8:	mov	r3, #1
   111ec:	b	11124 <__assert_fail@plt+0x250>
   111f0:	movw	r5, #29096	; 0x71a8
   111f4:	movt	r5, #2
   111f8:	ldr	r2, [sp, #12]
   111fc:	ldr	r3, [r5]
   11200:	cmp	r3, r2
   11204:	beq	111ac <__assert_fail@plt+0x2d8>
   11208:	ldr	r1, [r4, #4]
   1120c:	cmn	r1, #1
   11210:	beq	11194 <__assert_fail@plt+0x2c0>
   11214:	cmp	r3, r2
   11218:	movge	r0, #0
   1121c:	bge	11084 <__assert_fail@plt+0x1b0>
   11220:	movw	r8, #29120	; 0x71c0
   11224:	mov	r6, #0
   11228:	movt	r8, #2
   1122c:	b	11264 <__assert_fail@plt+0x390>
   11230:	movw	r1, #24664	; 0x6058
   11234:	mov	r0, #0
   11238:	movt	r1, #1
   1123c:	mov	r2, #5
   11240:	bl	10d24 <dcgettext@plt>
   11244:	mov	r1, r4
   11248:	bl	1229c <error@@Base>
   1124c:	mov	r0, #1
   11250:	ldr	r3, [r5]
   11254:	orr	r6, r6, r0
   11258:	ldr	r2, [sp, #12]
   1125c:	cmp	r3, r2
   11260:	bge	113a4 <__assert_fail@plt+0x4d0>
   11264:	ldr	r1, [sp, #8]
   11268:	mov	r0, #3
   1126c:	add	r2, sp, #16
   11270:	add	ip, r3, #1
   11274:	str	ip, [r5]
   11278:	ldr	r4, [r1, r3, lsl #2]
   1127c:	mov	r1, r4
   11280:	bl	10ea4 <__xstat64@plt>
   11284:	cmp	r0, #0
   11288:	blt	11330 <__assert_fail@plt+0x45c>
   1128c:	ldr	r3, [sp, #32]
   11290:	and	r3, r3, #61440	; 0xf000
   11294:	cmp	r3, #32768	; 0x8000
   11298:	bne	11230 <__assert_fail@plt+0x35c>
   1129c:	movw	r1, #24476	; 0x5f9c
   112a0:	mov	r0, r4
   112a4:	movt	r1, #1
   112a8:	bl	10e74 <fopen64@plt>
   112ac:	subs	r9, r0, #0
   112b0:	beq	11408 <__assert_fail@plt+0x534>
   112b4:	add	r0, sp, #124	; 0x7c
   112b8:	mov	r1, #8
   112bc:	mov	r2, #1
   112c0:	mov	r3, r9
   112c4:	bl	10d78 <fread@plt>
   112c8:	cmp	r0, #1
   112cc:	mov	sl, r0
   112d0:	bne	11378 <__assert_fail@plt+0x4a4>
   112d4:	mov	r2, #8
   112d8:	movw	r1, #24736	; 0x60a0
   112dc:	add	r0, sp, #124	; 0x7c
   112e0:	movt	r1, #1
   112e4:	bl	10d18 <memcmp@plt>
   112e8:	subs	r2, r0, #0
   112ec:	beq	113f4 <__assert_fail@plt+0x520>
   112f0:	movw	r1, #24748	; 0x60ac
   112f4:	add	r0, sp, #124	; 0x7c
   112f8:	movt	r1, #1
   112fc:	mov	r2, #8
   11300:	bl	10d18 <memcmp@plt>
   11304:	cmp	r0, #0
   11308:	bne	113cc <__assert_fail@plt+0x4f8>
   1130c:	mov	r0, r4
   11310:	mov	r2, sl
   11314:	mov	r1, r9
   11318:	bl	11ee8 <__assert_fail@plt+0x1014>
   1131c:	mov	r4, r0
   11320:	mov	r0, r9
   11324:	bl	10e44 <fclose@plt>
   11328:	mov	r0, r4
   1132c:	b	11250 <__assert_fail@plt+0x37c>
   11330:	bl	10e14 <__errno_location@plt>
   11334:	ldr	r3, [r0]
   11338:	mov	r9, r0
   1133c:	cmp	r3, #2
   11340:	beq	113ac <__assert_fail@plt+0x4d8>
   11344:	mov	r2, #5
   11348:	movw	r1, #24612	; 0x6024
   1134c:	mov	r0, #0
   11350:	movt	r1, #1
   11354:	bl	10d24 <dcgettext@plt>
   11358:	mov	sl, r0
   1135c:	ldr	r0, [r9]
   11360:	bl	10db4 <strerror@plt>
   11364:	mov	r1, r4
   11368:	mov	r2, r0
   1136c:	mov	r0, sl
   11370:	bl	1229c <error@@Base>
   11374:	b	1124c <__assert_fail@plt+0x378>
   11378:	mov	r2, #5
   1137c:	movw	r1, #24696	; 0x6078
   11380:	mov	r0, #0
   11384:	movt	r1, #1
   11388:	bl	10d24 <dcgettext@plt>
   1138c:	mov	r1, r4
   11390:	bl	1229c <error@@Base>
   11394:	mov	r0, r9
   11398:	bl	10e44 <fclose@plt>
   1139c:	mov	r0, #1
   113a0:	b	11250 <__assert_fail@plt+0x37c>
   113a4:	mov	r0, r6
   113a8:	b	11084 <__assert_fail@plt+0x1b0>
   113ac:	mov	r2, #5
   113b0:	movw	r1, #24592	; 0x6010
   113b4:	mov	r0, #0
   113b8:	movt	r1, #1
   113bc:	bl	10d24 <dcgettext@plt>
   113c0:	mov	r1, r4
   113c4:	bl	1229c <error@@Base>
   113c8:	b	1124c <__assert_fail@plt+0x378>
   113cc:	mov	r0, r9
   113d0:	bl	10d3c <rewind@plt>
   113d4:	mov	r0, r4
   113d8:	mov	r1, r9
   113dc:	mov	r3, #0
   113e0:	str	r3, [r8, #200]	; 0xc8
   113e4:	str	r3, [r8, #196]	; 0xc4
   113e8:	bl	11850 <__assert_fail@plt+0x97c>
   113ec:	mov	r4, r0
   113f0:	b	11320 <__assert_fail@plt+0x44c>
   113f4:	mov	r0, r4
   113f8:	mov	r1, r9
   113fc:	bl	11ee8 <__assert_fail@plt+0x1014>
   11400:	mov	r4, r0
   11404:	b	11320 <__assert_fail@plt+0x44c>
   11408:	mov	r2, #5
   1140c:	movw	r1, #24480	; 0x5fa0
   11410:	movt	r1, #1
   11414:	bl	10d24 <dcgettext@plt>
   11418:	mov	r1, r4
   1141c:	bl	1229c <error@@Base>
   11420:	mov	r0, #1
   11424:	b	11250 <__assert_fail@plt+0x37c>
   11428:	bl	10d30 <__stack_chk_fail@plt>
   1142c:	mov	fp, #0
   11430:	mov	lr, #0
   11434:	pop	{r1}		; (ldr r1, [sp], #4)
   11438:	mov	r2, sp
   1143c:	push	{r2}		; (str r2, [sp, #-4]!)
   11440:	push	{r0}		; (str r0, [sp, #-4]!)
   11444:	ldr	ip, [pc, #16]	; 1145c <__assert_fail@plt+0x588>
   11448:	push	{ip}		; (str ip, [sp, #-4]!)
   1144c:	ldr	r0, [pc, #12]	; 11460 <__assert_fail@plt+0x58c>
   11450:	ldr	r3, [pc, #12]	; 11464 <__assert_fail@plt+0x590>
   11454:	bl	10da8 <__libc_start_main@plt>
   11458:	bl	10ebc <abort@plt>
   1145c:	andeq	r5, r1, r0, lsr #19
   11460:	andeq	r0, r1, r0, ror #29
   11464:	andeq	r5, r1, ip, lsr r9
   11468:	ldr	r3, [pc, #20]	; 11484 <__assert_fail@plt+0x5b0>
   1146c:	ldr	r2, [pc, #20]	; 11488 <__assert_fail@plt+0x5b4>
   11470:	add	r3, pc, r3
   11474:	ldr	r2, [r3, r2]
   11478:	cmp	r2, #0
   1147c:	bxeq	lr
   11480:	b	10dcc <__gmon_start__@plt>
   11484:	andeq	r5, r1, r8, lsl #23
   11488:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1148c:	push	{r3, lr}
   11490:	movw	r0, #29080	; 0x7198
   11494:	ldr	r3, [pc, #36]	; 114c0 <__assert_fail@plt+0x5ec>
   11498:	movt	r0, #2
   1149c:	rsb	r3, r0, r3
   114a0:	cmp	r3, #6
   114a4:	popls	{r3, pc}
   114a8:	movw	r3, #0
   114ac:	movt	r3, #0
   114b0:	cmp	r3, #0
   114b4:	popeq	{r3, pc}
   114b8:	blx	r3
   114bc:	pop	{r3, pc}
   114c0:	muleq	r2, fp, r1
   114c4:	push	{r3, lr}
   114c8:	movw	r0, #29080	; 0x7198
   114cc:	movw	r3, #29080	; 0x7198
   114d0:	movt	r0, #2
   114d4:	movt	r3, #2
   114d8:	rsb	r3, r0, r3
   114dc:	asr	r3, r3, #2
   114e0:	add	r3, r3, r3, lsr #31
   114e4:	asrs	r1, r3, #1
   114e8:	popeq	{r3, pc}
   114ec:	movw	r2, #0
   114f0:	movt	r2, #0
   114f4:	cmp	r2, #0
   114f8:	popeq	{r3, pc}
   114fc:	blx	r2
   11500:	pop	{r3, pc}
   11504:	push	{r4, lr}
   11508:	movw	r4, #29116	; 0x71bc
   1150c:	movt	r4, #2
   11510:	ldrb	r3, [r4]
   11514:	cmp	r3, #0
   11518:	popne	{r4, pc}
   1151c:	bl	1148c <__assert_fail@plt+0x5b8>
   11520:	mov	r3, #1
   11524:	strb	r3, [r4]
   11528:	pop	{r4, pc}
   1152c:	movw	r0, #28420	; 0x6f04
   11530:	movt	r0, #2
   11534:	push	{r3, lr}
   11538:	ldr	r3, [r0]
   1153c:	cmp	r3, #0
   11540:	beq	11558 <__assert_fail@plt+0x684>
   11544:	movw	r3, #0
   11548:	movt	r3, #0
   1154c:	cmp	r3, #0
   11550:	beq	11558 <__assert_fail@plt+0x684>
   11554:	blx	r3
   11558:	pop	{r3, lr}
   1155c:	b	114c4 <__assert_fail@plt+0x5f0>
   11560:	push	{r4, r5, r6, lr}
   11564:	mov	r2, #5
   11568:	mov	r4, r0
   1156c:	mov	r6, r1
   11570:	mov	r0, #0
   11574:	movw	r1, #23092	; 0x5a34
   11578:	movt	r1, #1
   1157c:	movw	r5, #28896	; 0x70e0
   11580:	bl	10d24 <dcgettext@plt>
   11584:	movt	r5, #2
   11588:	mov	r1, #1
   1158c:	ldr	r3, [r5]
   11590:	mov	r2, r0
   11594:	mov	r0, r4
   11598:	bl	10e38 <__fprintf_chk@plt>
   1159c:	mov	r2, #5
   115a0:	movw	r1, #23128	; 0x5a58
   115a4:	mov	r0, #0
   115a8:	movt	r1, #1
   115ac:	bl	10d24 <dcgettext@plt>
   115b0:	mov	r1, #1
   115b4:	mov	r2, r0
   115b8:	mov	r0, r4
   115bc:	bl	10e38 <__fprintf_chk@plt>
   115c0:	mov	r2, #5
   115c4:	movw	r1, #23168	; 0x5a80
   115c8:	mov	r0, #0
   115cc:	movt	r1, #1
   115d0:	bl	10d24 <dcgettext@plt>
   115d4:	mov	r1, #1
   115d8:	mov	r2, r0
   115dc:	mov	r0, r4
   115e0:	bl	10e38 <__fprintf_chk@plt>
   115e4:	mov	r2, #5
   115e8:	movw	r1, #23188	; 0x5a94
   115ec:	mov	r0, #0
   115f0:	movt	r1, #1
   115f4:	bl	10d24 <dcgettext@plt>
   115f8:	ldr	r3, [r5]
   115fc:	mov	r1, #1
   11600:	mov	r2, r0
   11604:	mov	r0, r4
   11608:	bl	10e38 <__fprintf_chk@plt>
   1160c:	cmp	r6, #0
   11610:	beq	1161c <__assert_fail@plt+0x748>
   11614:	mov	r0, r6
   11618:	bl	10de4 <exit@plt>
   1161c:	mov	r0, r6
   11620:	mov	r2, #5
   11624:	movw	r1, #23676	; 0x5c7c
   11628:	movt	r1, #1
   1162c:	bl	10d24 <dcgettext@plt>
   11630:	movw	r3, #23696	; 0x5c90
   11634:	mov	r1, #1
   11638:	movt	r3, #1
   1163c:	mov	r2, r0
   11640:	mov	r0, r4
   11644:	bl	10e38 <__fprintf_chk@plt>
   11648:	b	11614 <__assert_fail@plt+0x740>
   1164c:	push	{r4, lr}
   11650:	movw	r1, #23736	; 0x5cb8
   11654:	movt	r1, #1
   11658:	mov	r4, r0
   1165c:	bl	10d60 <strcasecmp@plt>
   11660:	cmp	r0, #0
   11664:	bne	11670 <__assert_fail@plt+0x79c>
   11668:	mov	r0, #3
   1166c:	pop	{r4, pc}
   11670:	movw	r1, #23744	; 0x5cc0
   11674:	mov	r0, r4
   11678:	movt	r1, #1
   1167c:	bl	10d60 <strcasecmp@plt>
   11680:	cmp	r0, #0
   11684:	bne	11690 <__assert_fail@plt+0x7bc>
   11688:	mov	r0, #6
   1168c:	pop	{r4, pc}
   11690:	movw	r1, #23752	; 0x5cc8
   11694:	mov	r0, r4
   11698:	movt	r1, #1
   1169c:	bl	10d60 <strcasecmp@plt>
   116a0:	cmp	r0, #0
   116a4:	bne	116b0 <__assert_fail@plt+0x7dc>
   116a8:	mov	r0, #180	; 0xb4
   116ac:	pop	{r4, pc}
   116b0:	movw	r1, #23760	; 0x5cd0
   116b4:	mov	r0, r4
   116b8:	movt	r1, #1
   116bc:	bl	10d60 <strcasecmp@plt>
   116c0:	cmp	r0, #0
   116c4:	bne	116d0 <__assert_fail@plt+0x7fc>
   116c8:	mov	r0, #181	; 0xb5
   116cc:	pop	{r4, pc}
   116d0:	movw	r1, #23768	; 0x5cd8
   116d4:	mov	r0, r4
   116d8:	movt	r1, #1
   116dc:	bl	10d60 <strcasecmp@plt>
   116e0:	cmp	r0, #0
   116e4:	bne	116f0 <__assert_fail@plt+0x81c>
   116e8:	mov	r0, #62	; 0x3e
   116ec:	pop	{r4, pc}
   116f0:	movw	r1, #23776	; 0x5ce0
   116f4:	mov	r0, r4
   116f8:	movt	r1, #1
   116fc:	bl	10d60 <strcasecmp@plt>
   11700:	cmp	r0, #0
   11704:	beq	116e8 <__assert_fail@plt+0x814>
   11708:	movw	r1, #23784	; 0x5ce8
   1170c:	mov	r0, r4
   11710:	movt	r1, #1
   11714:	bl	10d60 <strcasecmp@plt>
   11718:	cmp	r0, #0
   1171c:	popeq	{r4, pc}
   11720:	mov	r2, #5
   11724:	movw	r1, #23792	; 0x5cf0
   11728:	mov	r0, #0
   1172c:	movt	r1, #1
   11730:	bl	10d24 <dcgettext@plt>
   11734:	mov	r1, r4
   11738:	bl	1229c <error@@Base>
   1173c:	mvn	r0, #0
   11740:	pop	{r4, pc}
   11744:	push	{r4, lr}
   11748:	movw	r1, #23820	; 0x5d0c
   1174c:	movt	r1, #1
   11750:	mov	r4, r0
   11754:	bl	10d60 <strcasecmp@plt>
   11758:	cmp	r0, #0
   1175c:	beq	117a0 <__assert_fail@plt+0x8cc>
   11760:	movw	r1, #23824	; 0x5d10
   11764:	mov	r0, r4
   11768:	movt	r1, #1
   1176c:	bl	10d60 <strcasecmp@plt>
   11770:	cmp	r0, #0
   11774:	bne	11780 <__assert_fail@plt+0x8ac>
   11778:	mov	r0, #2
   1177c:	pop	{r4, pc}
   11780:	movw	r1, #23832	; 0x5d18
   11784:	mov	r0, r4
   11788:	movt	r1, #1
   1178c:	bl	10d60 <strcasecmp@plt>
   11790:	cmp	r0, #0
   11794:	bne	117a8 <__assert_fail@plt+0x8d4>
   11798:	mov	r0, #3
   1179c:	pop	{r4, pc}
   117a0:	mov	r0, #1
   117a4:	pop	{r4, pc}
   117a8:	movw	r1, #23784	; 0x5ce8
   117ac:	mov	r0, r4
   117b0:	movt	r1, #1
   117b4:	bl	10d60 <strcasecmp@plt>
   117b8:	cmp	r0, #0
   117bc:	popeq	{r4, pc}
   117c0:	mov	r2, #5
   117c4:	movw	r1, #23836	; 0x5d1c
   117c8:	mov	r0, #0
   117cc:	movt	r1, #1
   117d0:	bl	10d24 <dcgettext@plt>
   117d4:	mov	r1, r4
   117d8:	bl	1229c <error@@Base>
   117dc:	mvn	r0, #0
   117e0:	pop	{r4, pc}
   117e4:	push	{r3, r4, r5, r6, r7, lr}
   117e8:	movw	r6, #22964	; 0x59b4
   117ec:	movt	r6, #1
   117f0:	mov	r7, r0
   117f4:	mov	r4, #0
   117f8:	add	r3, r6, r4, lsl #3
   117fc:	mov	r0, r7
   11800:	movw	r5, #22964	; 0x59b4
   11804:	movt	r5, #1
   11808:	ldr	r1, [r3, #4]
   1180c:	bl	10d60 <strcasecmp@plt>
   11810:	cmp	r0, #0
   11814:	beq	11848 <__assert_fail@plt+0x974>
   11818:	add	r4, r4, #1
   1181c:	cmp	r4, #16
   11820:	bne	117f8 <__assert_fail@plt+0x924>
   11824:	mov	r2, #5
   11828:	movw	r1, #23856	; 0x5d30
   1182c:	mov	r0, #0
   11830:	movt	r1, #1
   11834:	bl	10d24 <dcgettext@plt>
   11838:	mov	r1, r7
   1183c:	bl	1229c <error@@Base>
   11840:	mvn	r0, #0
   11844:	pop	{r3, r4, r5, r6, r7, pc}
   11848:	ldr	r0, [r5, r4, lsl #3]
   1184c:	pop	{r3, r4, r5, r6, r7, pc}
   11850:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11854:	mov	r7, r0
   11858:	sub	sp, sp, #20
   1185c:	mov	r0, r1
   11860:	mov	r5, r1
   11864:	bl	10d0c <ftell@plt>
   11868:	movw	r4, #29120	; 0x71c0
   1186c:	movt	r4, #2
   11870:	mov	r3, r5
   11874:	mov	r1, #16
   11878:	mov	r2, #1
   1187c:	mov	fp, r0
   11880:	mov	r0, r4
   11884:	bl	10d78 <fread@plt>
   11888:	cmp	r0, #1
   1188c:	beq	118b8 <__assert_fail@plt+0x9e4>
   11890:	mov	r2, #5
   11894:	movw	r1, #24288	; 0x5ee0
   11898:	mov	r0, #0
   1189c:	movt	r1, #1
   118a0:	bl	10d24 <dcgettext@plt>
   118a4:	mov	r1, r7
   118a8:	bl	1229c <error@@Base>
   118ac:	mov	r0, #1
   118b0:	add	sp, sp, #20
   118b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   118b8:	ldrb	r3, [r4, #5]
   118bc:	movw	r8, #29328	; 0x7290
   118c0:	ldrb	sl, [r4, #4]
   118c4:	movw	r9, #29332	; 0x7294
   118c8:	cmp	r3, #2
   118cc:	movt	r8, #2
   118d0:	movt	r9, #2
   118d4:	movw	r6, #29120	; 0x71c0
   118d8:	movwne	r2, #11220	; 0x2bd4
   118dc:	movwne	r3, #10884	; 0x2a84
   118e0:	movweq	r2, #9032	; 0x2348
   118e4:	movweq	r3, #11032	; 0x2b18
   118e8:	movtne	r2, #1
   118ec:	movtne	r3, #1
   118f0:	movteq	r2, #1
   118f4:	movteq	r3, #1
   118f8:	cmp	sl, #1
   118fc:	str	r2, [r8]
   11900:	str	r3, [r9]
   11904:	movt	r6, #2
   11908:	beq	11b6c <__assert_fail@plt+0xc98>
   1190c:	cmp	sl, #2
   11910:	bne	11b4c <__assert_fail@plt+0xc78>
   11914:	add	r0, r6, #148	; 0x94
   11918:	mov	r1, #48	; 0x30
   1191c:	mov	r2, #1
   11920:	mov	r3, r5
   11924:	bl	10d78 <fread@plt>
   11928:	add	ip, r6, #132	; 0x84
   1192c:	cmp	r0, #1
   11930:	bne	11890 <__assert_fail@plt+0x9bc>
   11934:	ldr	r3, [r8]
   11938:	add	r0, r6, #148	; 0x94
   1193c:	str	ip, [sp, #12]
   11940:	mov	r1, sl
   11944:	blx	r3
   11948:	ldr	r3, [r8]
   1194c:	mov	r1, sl
   11950:	strh	r0, [r6, #48]	; 0x30
   11954:	add	r0, r6, #150	; 0x96
   11958:	blx	r3
   1195c:	ldr	r3, [r8]
   11960:	mov	r1, #4
   11964:	strh	r0, [r6, #50]	; 0x32
   11968:	add	r0, r6, #152	; 0x98
   1196c:	blx	r3
   11970:	ldr	r3, [r8]
   11974:	mov	r1, #8
   11978:	str	r0, [r6, #40]	; 0x28
   1197c:	add	r0, r6, #156	; 0x9c
   11980:	blx	r3
   11984:	ldr	r3, [r8]
   11988:	strd	r0, [r6, #16]
   1198c:	add	r0, r6, #164	; 0xa4
   11990:	mov	r1, #8
   11994:	blx	r3
   11998:	ldr	r3, [r8]
   1199c:	strd	r0, [r6, #24]
   119a0:	add	r0, r6, #172	; 0xac
   119a4:	mov	r1, #8
   119a8:	blx	r3
   119ac:	ldr	r3, [r8]
   119b0:	strd	r0, [r6, #32]
   119b4:	add	r0, r6, #180	; 0xb4
   119b8:	mov	r1, #4
   119bc:	blx	r3
   119c0:	ldr	r3, [r8]
   119c4:	mov	r1, sl
   119c8:	str	r0, [r6, #44]	; 0x2c
   119cc:	add	r0, r6, #184	; 0xb8
   119d0:	blx	r3
   119d4:	ldr	r3, [r8]
   119d8:	mov	r1, sl
   119dc:	str	r0, [r6, #52]	; 0x34
   119e0:	add	r0, r6, #186	; 0xba
   119e4:	blx	r3
   119e8:	ldr	r3, [r8]
   119ec:	mov	r1, sl
   119f0:	str	r0, [r6, #56]	; 0x38
   119f4:	add	r0, r6, #188	; 0xbc
   119f8:	blx	r3
   119fc:	ldr	r3, [r8]
   11a00:	mov	r1, sl
   11a04:	str	r0, [r6, #60]	; 0x3c
   11a08:	add	r0, r6, #190	; 0xbe
   11a0c:	blx	r3
   11a10:	ldr	r3, [r8]
   11a14:	mov	r1, sl
   11a18:	str	r0, [r6, #64]	; 0x40
   11a1c:	add	r0, r6, #192	; 0xc0
   11a20:	blx	r3
   11a24:	ldr	r3, [r8]
   11a28:	mov	r1, sl
   11a2c:	str	r0, [r6, #68]	; 0x44
   11a30:	add	r0, r6, #194	; 0xc2
   11a34:	blx	r3
   11a38:	ldr	ip, [sp, #12]
   11a3c:	str	r0, [r6, #72]	; 0x48
   11a40:	ldm	r6, {r0, r1, r2, r3}
   11a44:	stm	ip, {r0, r1, r2, r3}
   11a48:	mov	r1, fp
   11a4c:	mov	r0, r5
   11a50:	mov	r2, #0
   11a54:	bl	10e98 <fseek@plt>
   11a58:	cmp	r0, #0
   11a5c:	beq	11a7c <__assert_fail@plt+0xba8>
   11a60:	movw	r1, #23904	; 0x5d60
   11a64:	mov	r0, #0
   11a68:	movt	r1, #1
   11a6c:	mov	r2, #5
   11a70:	bl	10d24 <dcgettext@plt>
   11a74:	mov	r1, r7
   11a78:	bl	1229c <error@@Base>
   11a7c:	ldr	r2, [r4]
   11a80:	movw	r3, #17791	; 0x457f
   11a84:	movt	r3, #17996	; 0x464c
   11a88:	movw	r6, #29120	; 0x71c0
   11a8c:	cmp	r2, r3
   11a90:	movt	r6, #2
   11a94:	bne	11c9c <__assert_fail@plt+0xdc8>
   11a98:	ldrb	r3, [r6, #6]
   11a9c:	cmp	r3, #1
   11aa0:	bne	11cc4 <__assert_fail@plt+0xdf0>
   11aa4:	movw	r8, #28896	; 0x70e0
   11aa8:	movt	r8, #2
   11aac:	ldrh	sl, [r6, #50]	; 0x32
   11ab0:	ldr	r2, [r8, #4]
   11ab4:	cmp	sl, r2
   11ab8:	beq	11cec <__assert_fail@plt+0xe18>
   11abc:	ldr	r3, [r8, #8]
   11ac0:	ldrb	fp, [r6, #4]
   11ac4:	cmn	r3, #1
   11ac8:	movne	r6, r3
   11acc:	beq	11d1c <__assert_fail@plt+0xe48>
   11ad0:	cmp	r6, #3
   11ad4:	beq	11ae0 <__assert_fail@plt+0xc0c>
   11ad8:	cmp	fp, r6
   11adc:	bne	11cf4 <__assert_fail@plt+0xe20>
   11ae0:	ldr	r6, [r8, #12]
   11ae4:	cmp	r6, #3
   11ae8:	beq	11af4 <__assert_fail@plt+0xc20>
   11aec:	cmp	fp, r6
   11af0:	bne	11d4c <__assert_fail@plt+0xe78>
   11af4:	ldr	r6, [r8, #16]
   11af8:	cmn	r6, #1
   11afc:	beq	11b08 <__assert_fail@plt+0xc34>
   11b00:	cmp	sl, r6
   11b04:	bne	11d5c <__assert_fail@plt+0xe88>
   11b08:	ldr	r6, [r8, #20]
   11b0c:	ldrh	sl, [r4, #48]	; 0x30
   11b10:	cmn	r6, #1
   11b14:	beq	11b20 <__assert_fail@plt+0xc4c>
   11b18:	cmp	sl, r6
   11b1c:	bne	11da4 <__assert_fail@plt+0xed0>
   11b20:	ldr	r6, [r8, #24]
   11b24:	ldrb	sl, [r4, #7]
   11b28:	cmn	r6, #1
   11b2c:	beq	11b38 <__assert_fail@plt+0xc64>
   11b30:	cmp	sl, r6
   11b34:	bne	11db4 <__assert_fail@plt+0xee0>
   11b38:	cmp	fp, #1
   11b3c:	beq	11e70 <__assert_fail@plt+0xf9c>
   11b40:	cmp	fp, #2
   11b44:	beq	11dc4 <__assert_fail@plt+0xef0>
   11b48:	bl	10ebc <abort@plt>
   11b4c:	mov	r2, #5
   11b50:	movw	r1, #23876	; 0x5d44
   11b54:	mov	r0, #0
   11b58:	movt	r1, #1
   11b5c:	bl	10d24 <dcgettext@plt>
   11b60:	ldrb	r1, [r6, #4]
   11b64:	bl	1229c <error@@Base>
   11b68:	b	11890 <__assert_fail@plt+0x9bc>
   11b6c:	mov	r2, sl
   11b70:	add	r0, r6, #96	; 0x60
   11b74:	mov	r1, #36	; 0x24
   11b78:	mov	r3, r5
   11b7c:	bl	10d78 <fread@plt>
   11b80:	add	sl, r6, #80	; 0x50
   11b84:	cmp	r0, #1
   11b88:	bne	11890 <__assert_fail@plt+0x9bc>
   11b8c:	ldr	r3, [r8]
   11b90:	add	r0, r6, #96	; 0x60
   11b94:	mov	r1, #2
   11b98:	blx	r3
   11b9c:	ldr	r3, [r8]
   11ba0:	mov	r1, #2
   11ba4:	strh	r0, [r6, #48]	; 0x30
   11ba8:	add	r0, r6, #98	; 0x62
   11bac:	blx	r3
   11bb0:	ldr	r3, [r8]
   11bb4:	mov	r1, #4
   11bb8:	strh	r0, [r6, #50]	; 0x32
   11bbc:	add	r0, r6, #100	; 0x64
   11bc0:	blx	r3
   11bc4:	ldr	r3, [r8]
   11bc8:	mov	r1, #4
   11bcc:	str	r0, [r6, #40]	; 0x28
   11bd0:	add	r0, r6, #104	; 0x68
   11bd4:	blx	r3
   11bd8:	ldr	r3, [r8]
   11bdc:	strd	r0, [r6, #16]
   11be0:	add	r0, r6, #108	; 0x6c
   11be4:	mov	r1, #4
   11be8:	blx	r3
   11bec:	ldr	r3, [r8]
   11bf0:	strd	r0, [r6, #24]
   11bf4:	add	r0, r6, #112	; 0x70
   11bf8:	mov	r1, #4
   11bfc:	blx	r3
   11c00:	ldr	r3, [r8]
   11c04:	strd	r0, [r6, #32]
   11c08:	add	r0, r6, #116	; 0x74
   11c0c:	mov	r1, #4
   11c10:	blx	r3
   11c14:	ldr	r3, [r8]
   11c18:	mov	r1, #2
   11c1c:	str	r0, [r6, #44]	; 0x2c
   11c20:	add	r0, r6, #120	; 0x78
   11c24:	blx	r3
   11c28:	ldr	r3, [r8]
   11c2c:	mov	r1, #2
   11c30:	str	r0, [r6, #52]	; 0x34
   11c34:	add	r0, r6, #122	; 0x7a
   11c38:	blx	r3
   11c3c:	ldr	r3, [r8]
   11c40:	mov	r1, #2
   11c44:	str	r0, [r6, #56]	; 0x38
   11c48:	add	r0, r6, #124	; 0x7c
   11c4c:	blx	r3
   11c50:	ldr	r3, [r8]
   11c54:	mov	r1, #2
   11c58:	str	r0, [r6, #60]	; 0x3c
   11c5c:	add	r0, r6, #126	; 0x7e
   11c60:	blx	r3
   11c64:	ldr	r3, [r8]
   11c68:	mov	r1, #2
   11c6c:	str	r0, [r6, #64]	; 0x40
   11c70:	add	r0, r6, #128	; 0x80
   11c74:	blx	r3
   11c78:	ldr	r3, [r8]
   11c7c:	mov	r1, #2
   11c80:	str	r0, [r6, #68]	; 0x44
   11c84:	add	r0, r6, #130	; 0x82
   11c88:	blx	r3
   11c8c:	str	r0, [r6, #72]	; 0x48
   11c90:	ldm	r6, {r0, r1, r2, r3}
   11c94:	stm	sl, {r0, r1, r2, r3}
   11c98:	b	11a48 <__assert_fail@plt+0xb74>
   11c9c:	movw	r1, #23940	; 0x5d84
   11ca0:	mov	r0, #0
   11ca4:	movt	r1, #1
   11ca8:	mov	r2, #5
   11cac:	bl	10d24 <dcgettext@plt>
   11cb0:	mov	r1, r7
   11cb4:	bl	1229c <error@@Base>
   11cb8:	mov	r0, #1
   11cbc:	add	sp, sp, #20
   11cc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11cc4:	mov	r2, #5
   11cc8:	movw	r1, #23996	; 0x5dbc
   11ccc:	mov	r0, #0
   11cd0:	movt	r1, #1
   11cd4:	bl	10d24 <dcgettext@plt>
   11cd8:	mov	r1, r7
   11cdc:	ldrb	r2, [r6, #6]
   11ce0:	mov	r3, #1
   11ce4:	bl	1229c <error@@Base>
   11ce8:	b	11cb8 <__assert_fail@plt+0xde4>
   11cec:	mov	r0, #0
   11cf0:	b	118b0 <__assert_fail@plt+0x9dc>
   11cf4:	movw	r1, #24040	; 0x5de8
   11cf8:	movt	r1, #1
   11cfc:	mov	r0, #0
   11d00:	mov	r2, #5
   11d04:	bl	10d24 <dcgettext@plt>
   11d08:	mov	r1, r7
   11d0c:	mov	r2, fp
   11d10:	mov	r3, r6
   11d14:	bl	1229c <error@@Base>
   11d18:	b	11cb8 <__assert_fail@plt+0xde4>
   11d1c:	cmp	sl, #6
   11d20:	beq	11d9c <__assert_fail@plt+0xec8>
   11d24:	bls	11d8c <__assert_fail@plt+0xeb8>
   11d28:	cmp	sl, #62	; 0x3e
   11d2c:	beq	11d84 <__assert_fail@plt+0xeb0>
   11d30:	bcc	11d84 <__assert_fail@plt+0xeb0>
   11d34:	sub	r3, sl, #180	; 0xb4
   11d38:	cmp	r3, #1
   11d3c:	movls	r6, #2
   11d40:	bhi	11d84 <__assert_fail@plt+0xeb0>
   11d44:	str	r6, [r8, #8]
   11d48:	b	11ad0 <__assert_fail@plt+0xbfc>
   11d4c:	movw	r1, #24084	; 0x5e14
   11d50:	mov	r0, #0
   11d54:	movt	r1, #1
   11d58:	b	11d00 <__assert_fail@plt+0xe2c>
   11d5c:	movw	r1, #24132	; 0x5e44
   11d60:	movt	r1, #1
   11d64:	mov	r0, #0
   11d68:	mov	r2, #5
   11d6c:	bl	10d24 <dcgettext@plt>
   11d70:	mov	r1, r7
   11d74:	mov	r2, sl
   11d78:	mov	r3, r6
   11d7c:	bl	1229c <error@@Base>
   11d80:	b	11cb8 <__assert_fail@plt+0xde4>
   11d84:	mov	r6, #3
   11d88:	b	11d44 <__assert_fail@plt+0xe70>
   11d8c:	cmp	sl, #0
   11d90:	beq	11d84 <__assert_fail@plt+0xeb0>
   11d94:	cmp	sl, #3
   11d98:	bne	11d84 <__assert_fail@plt+0xeb0>
   11d9c:	mov	r6, #1
   11da0:	b	11d44 <__assert_fail@plt+0xe70>
   11da4:	movw	r1, #24172	; 0x5e6c
   11da8:	mov	r0, #0
   11dac:	movt	r1, #1
   11db0:	b	11d68 <__assert_fail@plt+0xe94>
   11db4:	movw	r1, #24208	; 0x5e90
   11db8:	mov	r0, #0
   11dbc:	movt	r1, #1
   11dc0:	b	11d68 <__assert_fail@plt+0xe94>
   11dc4:	cmn	r2, #1
   11dc8:	beq	11de0 <__assert_fail@plt+0xf0c>
   11dcc:	str	fp, [sp]
   11dd0:	asr	r3, r2, #31
   11dd4:	ldr	r1, [r9]
   11dd8:	ldr	r0, [pc, #240]	; 11ed0 <__assert_fail@plt+0xffc>
   11ddc:	blx	r1
   11de0:	ldr	r2, [r8, #28]
   11de4:	cmn	r2, #1
   11de8:	beq	11e04 <__assert_fail@plt+0xf30>
   11dec:	mov	ip, #2
   11df0:	ldr	r1, [r9]
   11df4:	ldr	r0, [pc, #216]	; 11ed4 <__assert_fail@plt+0x1000>
   11df8:	asr	r3, r2, #31
   11dfc:	str	ip, [sp]
   11e00:	blx	r1
   11e04:	ldr	r3, [r8, #32]
   11e08:	mov	r1, #64	; 0x40
   11e0c:	ldr	r0, [pc, #196]	; 11ed8 <__assert_fail@plt+0x1004>
   11e10:	cmn	r3, #1
   11e14:	strbne	r3, [r4, #139]	; 0x8b
   11e18:	mov	r3, r5
   11e1c:	mov	r2, #1
   11e20:	bl	10d6c <fwrite@plt>
   11e24:	subs	r3, r0, #1
   11e28:	rsbs	r0, r3, #0
   11e2c:	adcs	r0, r0, r3
   11e30:	cmp	r0, #1
   11e34:	beq	11cec <__assert_fail@plt+0xe18>
   11e38:	mov	r2, #5
   11e3c:	movw	r1, #24248	; 0x5eb8
   11e40:	mov	r0, #0
   11e44:	movt	r1, #1
   11e48:	bl	10d24 <dcgettext@plt>
   11e4c:	mov	r4, r0
   11e50:	bl	10e14 <__errno_location@plt>
   11e54:	ldr	r0, [r0]
   11e58:	bl	10db4 <strerror@plt>
   11e5c:	mov	r1, r7
   11e60:	mov	r2, r0
   11e64:	mov	r0, r4
   11e68:	bl	1229c <error@@Base>
   11e6c:	b	11cb8 <__assert_fail@plt+0xde4>
   11e70:	cmn	r2, #1
   11e74:	beq	11e90 <__assert_fail@plt+0xfbc>
   11e78:	mov	r3, #2
   11e7c:	ldr	ip, [r9]
   11e80:	str	r3, [sp]
   11e84:	asr	r3, r2, #31
   11e88:	ldr	r0, [pc, #76]	; 11edc <__assert_fail@plt+0x1008>
   11e8c:	blx	ip
   11e90:	ldr	r2, [r8, #28]
   11e94:	cmn	r2, #1
   11e98:	beq	11eb4 <__assert_fail@plt+0xfe0>
   11e9c:	mov	ip, #2
   11ea0:	ldr	r1, [r9]
   11ea4:	ldr	r0, [pc, #52]	; 11ee0 <__assert_fail@plt+0x100c>
   11ea8:	asr	r3, r2, #31
   11eac:	str	ip, [sp]
   11eb0:	blx	r1
   11eb4:	ldr	r3, [r8, #32]
   11eb8:	mov	r1, #52	; 0x34
   11ebc:	ldr	r0, [pc, #32]	; 11ee4 <__assert_fail@plt+0x1010>
   11ec0:	cmn	r3, #1
   11ec4:	strbne	r3, [r4, #87]	; 0x57
   11ec8:	mov	r3, r5
   11ecc:	b	11e1c <__assert_fail@plt+0xf48>
   11ed0:	andeq	r7, r2, r6, asr r2
   11ed4:	andeq	r7, r2, r4, asr r2
   11ed8:	andeq	r7, r2, r4, asr #4
   11edc:	andeq	r7, r2, r2, lsr #4
   11ee0:	andeq	r7, r2, r0, lsr #4
   11ee4:	andeq	r7, r2, r0, lsl r2
   11ee8:	movw	r3, #29088	; 0x71a0
   11eec:	movt	r3, #2
   11ef0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ef4:	sub	sp, sp, #260	; 0x104
   11ef8:	ldr	lr, [r3]
   11efc:	mov	r6, r1
   11f00:	mov	sl, r2
   11f04:	mov	ip, #0
   11f08:	str	r3, [sp, #16]
   11f0c:	mov	r1, r0
   11f10:	str	r0, [sp, #20]
   11f14:	mov	r2, r6
   11f18:	mov	r3, sl
   11f1c:	add	r0, sp, #24
   11f20:	str	ip, [sp]
   11f24:	str	lr, [sp, #252]	; 0xfc
   11f28:	str	ip, [sp, #24]
   11f2c:	str	ip, [sp, #28]
   11f30:	str	ip, [sp, #40]	; 0x28
   11f34:	str	ip, [sp, #44]	; 0x2c
   11f38:	str	ip, [sp, #52]	; 0x34
   11f3c:	str	ip, [sp, #136]	; 0x88
   11f40:	str	ip, [sp, #140]	; 0x8c
   11f44:	str	ip, [sp, #152]	; 0x98
   11f48:	str	ip, [sp, #156]	; 0x9c
   11f4c:	str	ip, [sp, #164]	; 0xa4
   11f50:	bl	13108 <warn@@Base+0x730>
   11f54:	cmp	r0, #0
   11f58:	addne	r5, sp, #136	; 0x88
   11f5c:	bne	12100 <__assert_fail@plt+0x122c>
   11f60:	movw	r1, #29120	; 0x71c0
   11f64:	mov	r8, r0
   11f68:	movt	r1, #2
   11f6c:	str	r1, [sp, #12]
   11f70:	b	11f9c <__assert_fail@plt+0x10c8>
   11f74:	ldr	r3, [sp, #64]	; 0x40
   11f78:	mov	r1, r6
   11f7c:	ldr	r2, [r4, #196]	; 0xc4
   11f80:	str	r3, [r4, #200]	; 0xc8
   11f84:	add	r3, r2, r3
   11f88:	str	r3, [sp, #64]	; 0x40
   11f8c:	bl	11850 <__assert_fail@plt+0x97c>
   11f90:	orr	r8, r8, r0
   11f94:	mov	r0, r7
   11f98:	bl	10cdc <free@plt>
   11f9c:	mov	r0, r6
   11fa0:	ldr	r1, [sp, #64]	; 0x40
   11fa4:	mov	r2, #0
   11fa8:	bl	10e98 <fseek@plt>
   11fac:	subs	r4, r0, #0
   11fb0:	bne	12164 <__assert_fail@plt+0x1290>
   11fb4:	add	r0, sp, #76	; 0x4c
   11fb8:	mov	r1, #1
   11fbc:	mov	r2, #60	; 0x3c
   11fc0:	mov	r3, r6
   11fc4:	bl	10d78 <fread@plt>
   11fc8:	cmp	r0, #60	; 0x3c
   11fcc:	bne	12188 <__assert_fail@plt+0x12b4>
   11fd0:	movw	r1, #24400	; 0x5f50
   11fd4:	add	r0, sp, #134	; 0x86
   11fd8:	movt	r1, #1
   11fdc:	mov	r2, #2
   11fe0:	bl	10d18 <memcmp@plt>
   11fe4:	subs	r1, r0, #0
   11fe8:	bne	12198 <__assert_fail@plt+0x12c4>
   11fec:	ldr	r3, [sp, #64]	; 0x40
   11ff0:	mov	r2, #10
   11ff4:	add	r0, sp, #124	; 0x7c
   11ff8:	add	r5, sp, #136	; 0x88
   11ffc:	add	r3, r3, #60	; 0x3c
   12000:	str	r3, [sp, #64]	; 0x40
   12004:	bl	10dfc <strtoul@plt>
   12008:	tst	r0, #1
   1200c:	addne	r0, r0, #1
   12010:	ldrne	r1, [sp, #12]
   12014:	movweq	r4, #29120	; 0x71c0
   12018:	ldreq	r3, [sp, #12]
   1201c:	movwne	r4, #29120	; 0x71c0
   12020:	movteq	r4, #2
   12024:	movtne	r4, #2
   12028:	strne	r0, [r1, #196]	; 0xc4
   1202c:	mov	r1, r5
   12030:	streq	r0, [r3, #196]	; 0xc4
   12034:	add	r0, sp, #24
   12038:	bl	13574 <warn@@Base+0xb9c>
   1203c:	subs	r9, r0, #0
   12040:	beq	12144 <__assert_fail@plt+0x1270>
   12044:	bl	10e08 <strlen@plt>
   12048:	mov	r1, r5
   1204c:	mov	r2, r9
   12050:	mov	fp, r0
   12054:	add	r0, sp, #24
   12058:	bl	13814 <warn@@Base+0xe3c>
   1205c:	subs	r7, r0, #0
   12060:	beq	12144 <__assert_fail@plt+0x1270>
   12064:	cmp	sl, #0
   12068:	beq	11f74 <__assert_fail@plt+0x10a0>
   1206c:	ldr	r1, [sp, #60]	; 0x3c
   12070:	cmp	r1, #0
   12074:	beq	120a8 <__assert_fail@plt+0x11d4>
   12078:	add	r1, r1, #60	; 0x3c
   1207c:	ldr	r0, [sp, #140]	; 0x8c
   12080:	mov	r2, #0
   12084:	str	r1, [r4, #200]	; 0xc8
   12088:	bl	10e98 <fseek@plt>
   1208c:	cmp	r0, #0
   12090:	bne	121c0 <__assert_fail@plt+0x12ec>
   12094:	mov	r0, r7
   12098:	ldr	r1, [sp, #140]	; 0x8c
   1209c:	bl	11850 <__assert_fail@plt+0x97c>
   120a0:	orr	r8, r8, r0
   120a4:	b	11f94 <__assert_fail@plt+0x10c0>
   120a8:	mov	r1, r9
   120ac:	mov	r2, fp
   120b0:	ldr	r0, [sp, #20]
   120b4:	bl	13000 <warn@@Base+0x628>
   120b8:	subs	r9, r0, #0
   120bc:	beq	12100 <__assert_fail@plt+0x122c>
   120c0:	movw	r1, #24476	; 0x5f9c
   120c4:	movt	r1, #1
   120c8:	bl	10e74 <fopen64@plt>
   120cc:	subs	fp, r0, #0
   120d0:	beq	12208 <__assert_fail@plt+0x1334>
   120d4:	ldr	r3, [sp, #60]	; 0x3c
   120d8:	mov	r1, fp
   120dc:	mov	r0, r7
   120e0:	str	r3, [r4, #200]	; 0xc8
   120e4:	bl	11850 <__assert_fail@plt+0x97c>
   120e8:	orr	r8, r8, r0
   120ec:	mov	r0, fp
   120f0:	bl	10e44 <fclose@plt>
   120f4:	mov	r0, r9
   120f8:	bl	10cdc <free@plt>
   120fc:	b	11f94 <__assert_fail@plt+0x10c0>
   12100:	mov	r8, #1
   12104:	ldr	r0, [sp, #140]	; 0x8c
   12108:	cmp	r0, #0
   1210c:	beq	12114 <__assert_fail@plt+0x1240>
   12110:	bl	10e44 <fclose@plt>
   12114:	mov	r0, r5
   12118:	bl	133e4 <warn@@Base+0xa0c>
   1211c:	add	r0, sp, #24
   12120:	bl	133e4 <warn@@Base+0xa0c>
   12124:	mov	r0, r8
   12128:	ldr	r1, [sp, #16]
   1212c:	ldr	r2, [sp, #252]	; 0xfc
   12130:	ldr	r3, [r1]
   12134:	cmp	r2, r3
   12138:	bne	12230 <__assert_fail@plt+0x135c>
   1213c:	add	sp, sp, #260	; 0x104
   12140:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12144:	mov	r2, #5
   12148:	movw	r1, #24448	; 0x5f80
   1214c:	movt	r1, #1
   12150:	mov	r8, #1
   12154:	bl	10d24 <dcgettext@plt>
   12158:	ldr	r1, [sp, #20]
   1215c:	bl	1229c <error@@Base>
   12160:	b	12104 <__assert_fail@plt+0x1230>
   12164:	mov	r2, #5
   12168:	movw	r1, #24320	; 0x5f00
   1216c:	mov	r0, #0
   12170:	movt	r1, #1
   12174:	bl	10d24 <dcgettext@plt>
   12178:	ldr	r1, [sp, #20]
   1217c:	bl	1229c <error@@Base>
   12180:	mov	r0, #1
   12184:	b	12128 <__assert_fail@plt+0x1254>
   12188:	cmp	r0, #0
   1218c:	bne	121e4 <__assert_fail@plt+0x1310>
   12190:	add	r5, sp, #136	; 0x88
   12194:	b	12104 <__assert_fail@plt+0x1230>
   12198:	mov	r2, #5
   1219c:	mov	r0, r4
   121a0:	movw	r1, #24404	; 0x5f54
   121a4:	movt	r1, #1
   121a8:	bl	10d24 <dcgettext@plt>
   121ac:	ldr	r1, [sp, #24]
   121b0:	bl	1229c <error@@Base>
   121b4:	mov	r8, #1
   121b8:	add	r5, sp, #136	; 0x88
   121bc:	b	12104 <__assert_fail@plt+0x1230>
   121c0:	mov	r2, #5
   121c4:	movw	r1, #24516	; 0x5fc4
   121c8:	mov	r0, #0
   121cc:	movt	r1, #1
   121d0:	bl	10d24 <dcgettext@plt>
   121d4:	ldr	r1, [sp, #136]	; 0x88
   121d8:	bl	1229c <error@@Base>
   121dc:	mov	r8, #1
   121e0:	b	12104 <__assert_fail@plt+0x1230>
   121e4:	mov	r2, #5
   121e8:	mov	r0, r4
   121ec:	movw	r1, #24364	; 0x5f2c
   121f0:	movt	r1, #1
   121f4:	bl	10d24 <dcgettext@plt>
   121f8:	ldr	r1, [sp, #20]
   121fc:	bl	1229c <error@@Base>
   12200:	mov	r8, #1
   12204:	b	12190 <__assert_fail@plt+0x12bc>
   12208:	mov	r2, #5
   1220c:	movw	r1, #24480	; 0x5fa0
   12210:	movt	r1, #1
   12214:	mov	r8, #1
   12218:	bl	10d24 <dcgettext@plt>
   1221c:	mov	r1, r9
   12220:	bl	1229c <error@@Base>
   12224:	mov	r0, r9
   12228:	bl	10cdc <free@plt>
   1222c:	b	12104 <__assert_fail@plt+0x1230>
   12230:	bl	10d30 <__stack_chk_fail@plt>
   12234:	push	{r3, lr}
   12238:	mov	r2, r0
   1223c:	movw	r1, #24968	; 0x6188
   12240:	movw	r3, #24980	; 0x6194
   12244:	movt	r1, #1
   12248:	movt	r3, #1
   1224c:	mov	r0, #1
   12250:	bl	10e2c <__printf_chk@plt>
   12254:	mov	r2, #5
   12258:	movw	r1, #25008	; 0x61b0
   1225c:	mov	r0, #0
   12260:	movt	r1, #1
   12264:	bl	10d24 <dcgettext@plt>
   12268:	mov	r1, r0
   1226c:	mov	r0, #1
   12270:	bl	10e2c <__printf_chk@plt>
   12274:	mov	r2, #5
   12278:	movw	r1, #25060	; 0x61e4
   1227c:	mov	r0, #0
   12280:	movt	r1, #1
   12284:	bl	10d24 <dcgettext@plt>
   12288:	mov	r1, r0
   1228c:	mov	r0, #1
   12290:	bl	10e2c <__printf_chk@plt>
   12294:	mov	r0, #0
   12298:	bl	10de4 <exit@plt>

0001229c <error@@Base>:
   1229c:	push	{r0, r1, r2, r3}
   122a0:	movw	r3, #29104	; 0x71b0
   122a4:	push	{r4, r5, r6, r7, lr}
   122a8:	movw	r4, #29088	; 0x71a0
   122ac:	movt	r4, #2
   122b0:	movt	r3, #2
   122b4:	sub	sp, sp, #12
   122b8:	movw	r5, #29100	; 0x71ac
   122bc:	ldr	r2, [r4]
   122c0:	movt	r5, #2
   122c4:	ldr	r0, [r3]
   122c8:	ldr	r6, [sp, #32]
   122cc:	str	r2, [sp, #4]
   122d0:	bl	10cc4 <fflush@plt>
   122d4:	mov	r2, #5
   122d8:	movw	r1, #25292	; 0x62cc
   122dc:	mov	r0, #0
   122e0:	movt	r1, #1
   122e4:	add	r3, sp, #36	; 0x24
   122e8:	ldr	r7, [r5]
   122ec:	str	r3, [sp]
   122f0:	bl	10d24 <dcgettext@plt>
   122f4:	movw	r3, #28896	; 0x70e0
   122f8:	movt	r3, #2
   122fc:	mov	r1, #1
   12300:	ldr	r3, [r3]
   12304:	mov	r2, r0
   12308:	mov	r0, r7
   1230c:	bl	10e38 <__fprintf_chk@plt>
   12310:	mov	r2, r6
   12314:	ldr	r3, [sp]
   12318:	mov	r1, #1
   1231c:	ldr	r0, [r5]
   12320:	bl	10dc0 <__vfprintf_chk@plt>
   12324:	ldr	r2, [sp, #4]
   12328:	ldr	r3, [r4]
   1232c:	cmp	r2, r3
   12330:	bne	12344 <error@@Base+0xa8>
   12334:	add	sp, sp, #12
   12338:	pop	{r4, r5, r6, r7, lr}
   1233c:	add	sp, sp, #16
   12340:	bx	lr
   12344:	bl	10d30 <__stack_chk_fail@plt>
   12348:	sub	r3, r1, #1
   1234c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12350:	mov	r4, r1
   12354:	sub	sp, sp, #20
   12358:	cmp	r3, #7
   1235c:	ldrls	pc, [pc, r3, lsl #2]
   12360:	b	12624 <error@@Base+0x388>
   12364:	andeq	r2, r1, ip, lsr #8
   12368:	andeq	r2, r1, ip, lsr r4
   1236c:	andeq	r2, r1, r4, asr r4
   12370:	andeq	r2, r1, r8, ror r4
   12374:	andeq	r2, r1, r4, lsr #9
   12378:	andeq	r2, r1, r0, lsl r5
   1237c:	andeq	r2, r1, ip, lsl #11
   12380:	andeq	r2, r1, r4, lsl #7
   12384:	ldrb	sl, [r0, #6]
   12388:	mov	r7, #0
   1238c:	ldrb	r2, [r0, #5]
   12390:	ldrb	r6, [r0, #4]
   12394:	lsl	r8, sl, #8
   12398:	lsr	r9, sl, #24
   1239c:	lsl	r4, r2, #16
   123a0:	lsr	r5, r2, #16
   123a4:	orr	r4, r4, r8
   123a8:	ldrb	r8, [r0, #7]
   123ac:	strd	r6, [sp]
   123b0:	orr	r5, r5, r9
   123b4:	orr	r4, r4, r8
   123b8:	ldr	r8, [sp]
   123bc:	ldr	r7, [sp]
   123c0:	mov	r9, #0
   123c4:	ldrb	sl, [r0, #2]
   123c8:	orr	r5, r5, r9
   123cc:	lsl	r2, r8, #24
   123d0:	ldrb	r8, [r0, #1]
   123d4:	mov	r9, #0
   123d8:	lsr	r3, r7, #8
   123dc:	ldrb	r7, [r0, #3]
   123e0:	orr	r4, r4, r2
   123e4:	strd	r8, [sp]
   123e8:	orr	r5, r5, r3
   123ec:	ldr	ip, [sp]
   123f0:	mov	r6, #0
   123f4:	ldrb	r2, [r0]
   123f8:	lsl	r9, sl, #8
   123fc:	orr	r4, r4, r6
   12400:	orr	r5, r5, r7
   12404:	lsl	fp, ip, #16
   12408:	orr	r4, r4, r6
   1240c:	orr	r5, r5, r9
   12410:	lsl	r1, r2, #24
   12414:	orr	sl, r6, r4
   12418:	orr	fp, fp, r5
   1241c:	orr	r0, r6, sl
   12420:	orr	r1, r1, fp
   12424:	add	sp, sp, #20
   12428:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1242c:	ldrb	r0, [r0]
   12430:	mov	r1, #0
   12434:	add	sp, sp, #20
   12438:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1243c:	ldrb	r2, [r0]
   12440:	mov	r1, #0
   12444:	ldrb	r3, [r0, #1]
   12448:	orr	r0, r3, r2, lsl #8
   1244c:	add	sp, sp, #20
   12450:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12454:	ldrb	r1, [r0]
   12458:	ldrb	r2, [r0, #1]
   1245c:	ldrb	r3, [r0, #2]
   12460:	lsl	r0, r1, #16
   12464:	mov	r1, #0
   12468:	orr	r0, r0, r2, lsl #8
   1246c:	orr	r0, r0, r3
   12470:	add	sp, sp, #20
   12474:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12478:	ldrb	r1, [r0, #1]
   1247c:	ldrb	ip, [r0, #2]
   12480:	ldrb	r3, [r0, #3]
   12484:	ldrb	r2, [r0]
   12488:	lsl	r1, r1, #16
   1248c:	orr	r0, r1, ip, lsl #8
   12490:	mov	r1, #0
   12494:	orr	r0, r0, r3
   12498:	orr	r0, r0, r2, lsl #24
   1249c:	add	sp, sp, #20
   124a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   124a4:	ldrb	r2, [r0, #1]
   124a8:	mov	r3, #0
   124ac:	ldrb	sl, [r0, #3]
   124b0:	mov	fp, #0
   124b4:	ldrb	r4, [r0, #2]
   124b8:	strd	r2, [sp]
   124bc:	mov	r2, #0
   124c0:	ldr	r3, [sp]
   124c4:	lsr	r9, sl, #24
   124c8:	lsl	r8, sl, #8
   124cc:	lsl	r6, r4, #16
   124d0:	ldrb	sl, [r0, #4]
   124d4:	orr	r6, r6, r8
   124d8:	lsr	r5, r3, #8
   124dc:	ldrb	r3, [r0]
   124e0:	orr	r0, r6, sl
   124e4:	ldr	r6, [sp]
   124e8:	lsr	r7, r4, #16
   124ec:	orr	r7, r7, r9
   124f0:	orr	r1, r7, fp
   124f4:	lsl	r4, r6, #24
   124f8:	orr	r0, r0, r4
   124fc:	orr	r1, r1, r5
   12500:	orr	r0, r0, r2
   12504:	orr	r1, r1, r3
   12508:	add	sp, sp, #20
   1250c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12510:	ldrb	r6, [r0, #2]
   12514:	mov	r7, #0
   12518:	ldrb	sl, [r0, #4]
   1251c:	ldrb	r8, [r0, #3]
   12520:	strd	r6, [sp]
   12524:	mov	r6, #0
   12528:	lsl	r4, sl, #8
   1252c:	ldr	r7, [sp]
   12530:	lsl	r2, r8, #16
   12534:	ldr	ip, [sp]
   12538:	lsr	r5, sl, #24
   1253c:	orr	r2, r2, r4
   12540:	lsr	r3, r8, #16
   12544:	ldrb	r4, [r0, #5]
   12548:	orr	r3, r3, r5
   1254c:	ldrb	sl, [r0]
   12550:	lsr	r9, r7, #8
   12554:	orr	r4, r4, r2
   12558:	ldrb	r7, [r0, #1]
   1255c:	lsl	r8, ip, #24
   12560:	mov	r5, #0
   12564:	orr	r5, r5, r3
   12568:	orr	r4, r4, r8
   1256c:	orr	r5, r5, r9
   12570:	lsl	r1, sl, #8
   12574:	orr	r4, r4, r6
   12578:	orr	r5, r5, r7
   1257c:	orr	r0, r6, r4
   12580:	orr	r1, r1, r5
   12584:	add	sp, sp, #20
   12588:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1258c:	ldrb	sl, [r0, #5]
   12590:	mov	r7, #0
   12594:	ldrb	r6, [r0, #3]
   12598:	mov	fp, #0
   1259c:	ldrb	r4, [r0, #4]
   125a0:	lsr	r9, sl, #24
   125a4:	lsl	r8, sl, #8
   125a8:	ldrb	sl, [r0, #1]
   125ac:	strd	r6, [sp]
   125b0:	lsl	r2, r4, #16
   125b4:	ldr	r7, [sp]
   125b8:	lsr	r3, r4, #16
   125bc:	strd	sl, [sp, #8]
   125c0:	orr	r2, r2, r8
   125c4:	ldr	fp, [sp]
   125c8:	orr	r3, r3, r9
   125cc:	ldrb	r8, [r0, #6]
   125d0:	lsr	r5, r7, #8
   125d4:	ldr	ip, [sp, #8]
   125d8:	mov	r9, #0
   125dc:	ldrb	r7, [r0, #2]
   125e0:	lsl	r4, fp, #24
   125e4:	ldrb	r0, [r0]
   125e8:	orr	r2, r2, r8
   125ec:	orr	r3, r3, r9
   125f0:	orr	r2, r2, r4
   125f4:	orr	r3, r3, r5
   125f8:	mov	r6, #0
   125fc:	lsl	fp, ip, #8
   12600:	orr	r2, r2, r6
   12604:	orr	r3, r3, r7
   12608:	lsl	r9, r0, #16
   1260c:	orr	r1, r3, fp
   12610:	orr	r0, r2, r6
   12614:	orr	r0, r0, r6
   12618:	orr	r1, r1, r9
   1261c:	add	sp, sp, #20
   12620:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12624:	mov	r2, #5
   12628:	movw	r1, #25304	; 0x62d8
   1262c:	mov	r0, #0
   12630:	movt	r1, #1
   12634:	bl	10d24 <dcgettext@plt>
   12638:	mov	r1, r4
   1263c:	bl	1229c <error@@Base>
   12640:	bl	10ebc <abort@plt>
   12644:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12648:	movw	r9, #29088	; 0x71a0
   1264c:	movt	r9, #2
   12650:	sub	sp, sp, #36	; 0x24
   12654:	mov	r8, r0
   12658:	mov	sl, r1
   1265c:	ldr	r3, [r9]
   12660:	mov	r5, r2
   12664:	add	r0, r0, #100	; 0x64
   12668:	mov	r1, #0
   1266c:	mov	r2, #10
   12670:	str	r3, [sp, #28]
   12674:	bl	10dfc <strtoul@plt>
   12678:	subs	r4, r0, #0
   1267c:	blt	12804 <error@@Base+0x568>
   12680:	ldr	r3, [r8, #40]	; 0x28
   12684:	and	fp, r4, #1
   12688:	cmp	r5, #0
   1268c:	add	fp, fp, r4
   12690:	add	r3, r3, #60	; 0x3c
   12694:	add	r3, r3, fp
   12698:	str	r3, [r8, #40]	; 0x28
   1269c:	beq	1270c <error@@Base+0x470>
   126a0:	cmp	sl, #8
   126a4:	bhi	129a0 <error@@Base+0x704>
   126a8:	cmp	fp, sl
   126ac:	bcc	12774 <error@@Base+0x4d8>
   126b0:	ldr	ip, [r8, #4]
   126b4:	mov	r1, #8
   126b8:	mov	r2, #1
   126bc:	add	r0, sp, #20
   126c0:	mov	r3, sl
   126c4:	str	ip, [sp]
   126c8:	bl	10e50 <__fread_chk@plt>
   126cc:	cmp	sl, r0
   126d0:	beq	12794 <error@@Base+0x4f8>
   126d4:	movw	r1, #25504	; 0x63a0
   126d8:	mov	r0, #0
   126dc:	movt	r1, #1
   126e0:	mov	r2, #5
   126e4:	bl	10d24 <dcgettext@plt>
   126e8:	ldr	r1, [r8]
   126ec:	bl	1229c <error@@Base>
   126f0:	mov	r0, #0
   126f4:	ldr	r2, [sp, #28]
   126f8:	ldr	r3, [r9]
   126fc:	cmp	r2, r3
   12700:	bne	12978 <error@@Base+0x6dc>
   12704:	add	sp, sp, #36	; 0x24
   12708:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1270c:	mov	r1, fp
   12710:	ldr	r0, [r8, #4]
   12714:	mov	r2, #1
   12718:	bl	10e98 <fseek@plt>
   1271c:	cmp	r0, #0
   12720:	movwne	r1, #25372	; 0x631c
   12724:	movne	r0, r5
   12728:	movtne	r1, #1
   1272c:	bne	12760 <error@@Base+0x4c4>
   12730:	add	r0, r8, #52	; 0x34
   12734:	mov	r1, #1
   12738:	mov	r2, #60	; 0x3c
   1273c:	ldr	r3, [r8, #4]
   12740:	bl	10d78 <fread@plt>
   12744:	cmp	r0, #0
   12748:	cmpne	r0, #60	; 0x3c
   1274c:	moveq	r0, #1
   12750:	beq	126f4 <error@@Base+0x458>
   12754:	movw	r1, #25928	; 0x6548
   12758:	movt	r1, #1
   1275c:	mov	r0, #0
   12760:	mov	r2, #5
   12764:	bl	10d24 <dcgettext@plt>
   12768:	ldr	r1, [r8]
   1276c:	bl	1229c <error@@Base>
   12770:	b	126f0 <error@@Base+0x454>
   12774:	mov	r2, #5
   12778:	movw	r1, #25472	; 0x6380
   1277c:	mov	r0, #0
   12780:	movt	r1, #1
   12784:	bl	10d24 <dcgettext@plt>
   12788:	ldr	r1, [r8]
   1278c:	bl	1229c <error@@Base>
   12790:	b	126f0 <error@@Base+0x454>
   12794:	add	r0, sp, #20
   12798:	mov	r1, sl
   1279c:	bl	12348 <error@@Base+0xac>
   127a0:	rsb	fp, sl, fp
   127a4:	mov	r7, #0
   127a8:	mov	r6, fp
   127ac:	umull	r2, r3, r0, sl
   127b0:	mov	r4, r0
   127b4:	mov	r5, r1
   127b8:	strd	r4, [r8, #8]
   127bc:	mla	r3, sl, r1, r3
   127c0:	cmp	r7, r3
   127c4:	cmpeq	r6, r2
   127c8:	bcc	127d8 <error@@Base+0x53c>
   127cc:	cmp	r5, r7
   127d0:	cmpeq	r4, r6
   127d4:	bls	1282c <error@@Base+0x590>
   127d8:	mov	r2, #5
   127dc:	movw	r1, #25540	; 0x63c4
   127e0:	mov	r0, #0
   127e4:	movt	r1, #1
   127e8:	bl	10d24 <dcgettext@plt>
   127ec:	ldr	r1, [r8]
   127f0:	ldr	r2, [r8, #8]
   127f4:	mov	r3, sl
   127f8:	str	fp, [sp]
   127fc:	bl	1229c <error@@Base>
   12800:	b	126f0 <error@@Base+0x454>
   12804:	mov	r2, #5
   12808:	movw	r1, #25332	; 0x62f4
   1280c:	mov	r0, #0
   12810:	movt	r1, #1
   12814:	bl	10d24 <dcgettext@plt>
   12818:	ldr	r1, [r8]
   1281c:	mov	r2, r4
   12820:	bl	1229c <error@@Base>
   12824:	mov	r0, #0
   12828:	b	126f4 <error@@Base+0x458>
   1282c:	mul	r0, sl, r0
   12830:	bl	10d90 <malloc@plt>
   12834:	subs	r3, r0, #0
   12838:	str	r3, [sp, #8]
   1283c:	beq	12960 <error@@Base+0x6c4>
   12840:	mov	r2, r4
   12844:	mov	r1, sl
   12848:	ldr	r3, [r8, #4]
   1284c:	mov	r5, #0
   12850:	bl	10d78 <fread@plt>
   12854:	ldrd	r2, [r8, #8]
   12858:	mov	r4, r0
   1285c:	cmp	r5, r3
   12860:	cmpeq	r4, r2
   12864:	mov	r1, r0
   12868:	beq	12878 <error@@Base+0x5dc>
   1286c:	ldr	r0, [sp, #8]
   12870:	bl	10cdc <free@plt>
   12874:	b	126d4 <error@@Base+0x438>
   12878:	mls	r1, sl, r1, fp
   1287c:	lsl	r0, r0, #3
   12880:	str	r1, [sp, #12]
   12884:	bl	10d90 <malloc@plt>
   12888:	cmp	r0, #0
   1288c:	str	r0, [r8, #16]
   12890:	beq	1297c <error@@Base+0x6e0>
   12894:	orrs	r3, r4, r5
   12898:	beq	128e4 <error@@Base+0x648>
   1289c:	mov	fp, r0
   128a0:	ldr	r6, [sp, #8]
   128a4:	mov	r7, #0
   128a8:	b	128b0 <error@@Base+0x614>
   128ac:	ldr	fp, [r8, #16]
   128b0:	mov	r0, r6
   128b4:	mov	r1, sl
   128b8:	bl	12348 <error@@Base+0xac>
   128bc:	lsl	r3, r7, #3
   128c0:	add	r7, r7, #1
   128c4:	mov	r5, #0
   128c8:	add	r6, r6, sl
   128cc:	mov	r4, r7
   128d0:	strd	r0, [fp, r3]
   128d4:	ldrd	r2, [r8, #8]
   128d8:	cmp	r5, r3
   128dc:	cmpeq	r4, r2
   128e0:	bcc	128ac <error@@Base+0x610>
   128e4:	ldr	r0, [sp, #8]
   128e8:	bl	10cdc <free@plt>
   128ec:	ldr	r3, [sp, #12]
   128f0:	cmp	r3, #0
   128f4:	bne	12918 <error@@Base+0x67c>
   128f8:	ldr	r0, [sp, #12]
   128fc:	mov	r2, #5
   12900:	movw	r1, #25768	; 0x64a8
   12904:	movt	r1, #1
   12908:	bl	10d24 <dcgettext@plt>
   1290c:	ldr	r1, [r8]
   12910:	bl	1229c <error@@Base>
   12914:	b	126f0 <error@@Base+0x454>
   12918:	ldr	r0, [sp, #12]
   1291c:	bl	10d90 <malloc@plt>
   12920:	cmp	r0, #0
   12924:	str	r0, [r8, #20]
   12928:	beq	129c0 <error@@Base+0x724>
   1292c:	ldr	r3, [sp, #12]
   12930:	mov	r1, #1
   12934:	str	r3, [r8, #24]
   12938:	mov	r2, r3
   1293c:	ldr	r3, [r8, #4]
   12940:	bl	10d78 <fread@plt>
   12944:	ldr	r3, [sp, #12]
   12948:	cmp	r3, r0
   1294c:	beq	12730 <error@@Base+0x494>
   12950:	movw	r1, #25880	; 0x6518
   12954:	mov	r0, #0
   12958:	movt	r1, #1
   1295c:	b	12760 <error@@Base+0x4c4>
   12960:	mov	r2, #5
   12964:	movw	r1, #25640	; 0x6428
   12968:	movt	r1, #1
   1296c:	bl	10d24 <dcgettext@plt>
   12970:	bl	1229c <error@@Base>
   12974:	b	126f0 <error@@Base+0x454>
   12978:	bl	10d30 <__stack_chk_fail@plt>
   1297c:	ldr	r0, [sp, #8]
   12980:	bl	10cdc <free@plt>
   12984:	mov	r2, #5
   12988:	movw	r1, #25700	; 0x6464
   1298c:	mov	r0, #0
   12990:	movt	r1, #1
   12994:	bl	10d24 <dcgettext@plt>
   12998:	bl	1229c <error@@Base>
   1299c:	b	126f0 <error@@Base+0x454>
   129a0:	movw	r0, #25416	; 0x6348
   129a4:	movw	r1, #25460	; 0x6374
   129a8:	movw	r3, #25256	; 0x62a8
   129ac:	movt	r0, #1
   129b0:	movt	r1, #1
   129b4:	movw	r2, #493	; 0x1ed
   129b8:	movt	r3, #1
   129bc:	bl	10ed4 <__assert_fail@plt>
   129c0:	mov	r2, #5
   129c4:	movw	r1, #25816	; 0x64d8
   129c8:	movt	r1, #1
   129cc:	bl	10d24 <dcgettext@plt>
   129d0:	bl	1229c <error@@Base>
   129d4:	b	126f0 <error@@Base+0x454>

000129d8 <warn@@Base>:
   129d8:	push	{r0, r1, r2, r3}
   129dc:	movw	r3, #29104	; 0x71b0
   129e0:	push	{r4, r5, r6, r7, lr}
   129e4:	movw	r4, #29088	; 0x71a0
   129e8:	movt	r4, #2
   129ec:	movt	r3, #2
   129f0:	sub	sp, sp, #12
   129f4:	movw	r5, #29100	; 0x71ac
   129f8:	ldr	r2, [r4]
   129fc:	movt	r5, #2
   12a00:	ldr	r0, [r3]
   12a04:	ldr	r6, [sp, #32]
   12a08:	str	r2, [sp, #4]
   12a0c:	bl	10cc4 <fflush@plt>
   12a10:	mov	r2, #5
   12a14:	movw	r1, #25988	; 0x6584
   12a18:	mov	r0, #0
   12a1c:	movt	r1, #1
   12a20:	add	r3, sp, #36	; 0x24
   12a24:	ldr	r7, [r5]
   12a28:	str	r3, [sp]
   12a2c:	bl	10d24 <dcgettext@plt>
   12a30:	movw	r3, #28896	; 0x70e0
   12a34:	movt	r3, #2
   12a38:	mov	r1, #1
   12a3c:	ldr	r3, [r3]
   12a40:	mov	r2, r0
   12a44:	mov	r0, r7
   12a48:	bl	10e38 <__fprintf_chk@plt>
   12a4c:	mov	r2, r6
   12a50:	ldr	r3, [sp]
   12a54:	mov	r1, #1
   12a58:	ldr	r0, [r5]
   12a5c:	bl	10dc0 <__vfprintf_chk@plt>
   12a60:	ldr	r2, [sp, #4]
   12a64:	ldr	r3, [r4]
   12a68:	cmp	r2, r3
   12a6c:	bne	12a80 <warn@@Base+0xa8>
   12a70:	add	sp, sp, #12
   12a74:	pop	{r4, r5, r6, r7, lr}
   12a78:	add	sp, sp, #16
   12a7c:	bx	lr
   12a80:	bl	10d30 <__stack_chk_fail@plt>
   12a84:	push	{r4, lr}
   12a88:	ldr	r4, [sp, #8]
   12a8c:	sub	ip, r4, #1
   12a90:	cmp	ip, #7
   12a94:	ldrls	pc, [pc, ip, lsl #2]
   12a98:	b	12af8 <warn@@Base+0x120>
   12a9c:	strdeq	r2, [r1], -r0
   12aa0:	andeq	r2, r1, r8, ror #21
   12aa4:	andeq	r2, r1, r0, ror #21
   12aa8:	ldrdeq	r2, [r1], -r8
   12aac:	strdeq	r2, [r1], -r8
   12ab0:	strdeq	r2, [r1], -r8
   12ab4:	strdeq	r2, [r1], -r8
   12ab8:			; <UNDEFINED> instruction: 0x00012abc
   12abc:	lsr	ip, r3, #24
   12ac0:	lsr	r1, r3, #16
   12ac4:	strb	r3, [r0, #4]
   12ac8:	lsr	r3, r3, #8
   12acc:	strb	ip, [r0, #7]
   12ad0:	strb	r1, [r0, #6]
   12ad4:	strb	r3, [r0, #5]
   12ad8:	lsr	r3, r2, #24
   12adc:	strb	r3, [r0, #3]
   12ae0:	lsr	r3, r2, #16
   12ae4:	strb	r3, [r0, #2]
   12ae8:	lsr	r3, r2, #8
   12aec:	strb	r3, [r0, #1]
   12af0:	strb	r2, [r0]
   12af4:	pop	{r4, pc}
   12af8:	mov	r2, #5
   12afc:	movw	r1, #25304	; 0x62d8
   12b00:	mov	r0, #0
   12b04:	movt	r1, #1
   12b08:	bl	10d24 <dcgettext@plt>
   12b0c:	mov	r1, r4
   12b10:	bl	1229c <error@@Base>
   12b14:	bl	10ebc <abort@plt>
   12b18:	push	{r3, r4, r5, lr}
   12b1c:	ldr	r4, [sp, #16]
   12b20:	sub	ip, r4, #1
   12b24:	cmp	ip, #7
   12b28:	ldrls	pc, [pc, ip, lsl #2]
   12b2c:	b	12bb4 <warn@@Base+0x1dc>
   12b30:	andeq	r2, r1, ip, lsr #23
   12b34:	andeq	r2, r1, r0, lsr #23
   12b38:	muleq	r1, r0, fp
   12b3c:	andeq	r2, r1, r0, lsl #23
   12b40:			; <UNDEFINED> instruction: 0x00012bb4
   12b44:			; <UNDEFINED> instruction: 0x00012bb4
   12b48:			; <UNDEFINED> instruction: 0x00012bb4
   12b4c:	andeq	r2, r1, r0, asr fp
   12b50:	lsr	r1, r2, #16
   12b54:	lsr	r5, r3, #16
   12b58:	orr	r1, r1, r3, lsl #16
   12b5c:	lsr	r4, r2, #8
   12b60:	lsr	ip, r2, #24
   12b64:	strb	r2, [r0, #7]
   12b68:	lsr	r2, r1, #16
   12b6c:	mov	r3, #0
   12b70:	orr	r2, r2, r5, lsl #16
   12b74:	strb	r1, [r0, #5]
   12b78:	strb	r4, [r0, #6]
   12b7c:	strb	ip, [r0, #4]
   12b80:	lsr	r1, r2, #8
   12b84:	strb	r2, [r0, #3]
   12b88:	orr	r2, r1, r3, lsl #24
   12b8c:	lsr	r3, r3, #8
   12b90:	lsr	r1, r2, #8
   12b94:	strb	r2, [r0, #2]
   12b98:	orr	r2, r1, r3, lsl #24
   12b9c:	lsr	r3, r3, #8
   12ba0:	lsr	r1, r2, #8
   12ba4:	strb	r2, [r0, #1]
   12ba8:	orr	r2, r1, r3, lsl #24
   12bac:	strb	r2, [r0]
   12bb0:	pop	{r3, r4, r5, pc}
   12bb4:	mov	r2, #5
   12bb8:	movw	r1, #25304	; 0x62d8
   12bbc:	mov	r0, #0
   12bc0:	movt	r1, #1
   12bc4:	bl	10d24 <dcgettext@plt>
   12bc8:	mov	r1, r4
   12bcc:	bl	1229c <error@@Base>
   12bd0:	bl	10ebc <abort@plt>
   12bd4:	sub	r3, r1, #1
   12bd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12bdc:	mov	r4, r1
   12be0:	sub	sp, sp, #20
   12be4:	cmp	r3, #7
   12be8:	ldrls	pc, [pc, r3, lsl #2]
   12bec:	b	12eb0 <warn@@Base+0x4d8>
   12bf0:			; <UNDEFINED> instruction: 0x00012cb8
   12bf4:	andeq	r2, r1, r8, asr #25
   12bf8:	andeq	r2, r1, r0, ror #25
   12bfc:	andeq	r2, r1, r4, lsl #26
   12c00:	andeq	r2, r1, r0, lsr sp
   12c04:	muleq	r1, ip, sp
   12c08:	andeq	r2, r1, r8, lsl lr
   12c0c:	andeq	r2, r1, r0, lsl ip
   12c10:	ldrb	sl, [r0, #1]
   12c14:	mov	r7, #0
   12c18:	ldrb	r2, [r0, #2]
   12c1c:	ldrb	r6, [r0, #3]
   12c20:	lsl	r8, sl, #8
   12c24:	lsr	r9, sl, #24
   12c28:	lsl	r4, r2, #16
   12c2c:	lsr	r5, r2, #16
   12c30:	orr	r4, r4, r8
   12c34:	ldrb	r8, [r0]
   12c38:	strd	r6, [sp]
   12c3c:	orr	r5, r5, r9
   12c40:	orr	r4, r4, r8
   12c44:	ldr	r8, [sp]
   12c48:	ldr	r7, [sp]
   12c4c:	mov	r9, #0
   12c50:	ldrb	sl, [r0, #5]
   12c54:	orr	r5, r5, r9
   12c58:	lsl	r2, r8, #24
   12c5c:	ldrb	r8, [r0, #6]
   12c60:	mov	r9, #0
   12c64:	lsr	r3, r7, #8
   12c68:	ldrb	r7, [r0, #4]
   12c6c:	orr	r4, r4, r2
   12c70:	strd	r8, [sp]
   12c74:	orr	r5, r5, r3
   12c78:	ldr	ip, [sp]
   12c7c:	mov	r6, #0
   12c80:	ldrb	r2, [r0, #7]
   12c84:	lsl	r9, sl, #8
   12c88:	orr	r4, r4, r6
   12c8c:	orr	r5, r5, r7
   12c90:	lsl	fp, ip, #16
   12c94:	orr	r4, r4, r6
   12c98:	orr	r5, r5, r9
   12c9c:	lsl	r1, r2, #24
   12ca0:	orr	sl, r6, r4
   12ca4:	orr	fp, fp, r5
   12ca8:	orr	r0, r6, sl
   12cac:	orr	r1, r1, fp
   12cb0:	add	sp, sp, #20
   12cb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12cb8:	ldrb	r0, [r0]
   12cbc:	mov	r1, #0
   12cc0:	add	sp, sp, #20
   12cc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12cc8:	ldrb	r2, [r0, #1]
   12ccc:	mov	r1, #0
   12cd0:	ldrb	r3, [r0]
   12cd4:	orr	r0, r3, r2, lsl #8
   12cd8:	add	sp, sp, #20
   12cdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ce0:	ldrb	r1, [r0, #2]
   12ce4:	ldrb	r2, [r0, #1]
   12ce8:	ldrb	r3, [r0]
   12cec:	lsl	r0, r1, #16
   12cf0:	mov	r1, #0
   12cf4:	orr	r0, r0, r2, lsl #8
   12cf8:	orr	r0, r0, r3
   12cfc:	add	sp, sp, #20
   12d00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12d04:	ldrb	r1, [r0, #2]
   12d08:	ldrb	ip, [r0, #1]
   12d0c:	ldrb	r3, [r0]
   12d10:	ldrb	r2, [r0, #3]
   12d14:	lsl	r1, r1, #16
   12d18:	orr	r0, r1, ip, lsl #8
   12d1c:	mov	r1, #0
   12d20:	orr	r0, r0, r3
   12d24:	orr	r0, r0, r2, lsl #24
   12d28:	add	sp, sp, #20
   12d2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12d30:	ldrb	r2, [r0, #3]
   12d34:	mov	r3, #0
   12d38:	ldrb	sl, [r0, #1]
   12d3c:	mov	fp, #0
   12d40:	ldrb	r4, [r0, #2]
   12d44:	strd	r2, [sp]
   12d48:	mov	r2, #0
   12d4c:	ldr	r3, [sp]
   12d50:	lsr	r9, sl, #24
   12d54:	lsl	r8, sl, #8
   12d58:	lsl	r6, r4, #16
   12d5c:	ldrb	sl, [r0]
   12d60:	orr	r6, r6, r8
   12d64:	lsr	r5, r3, #8
   12d68:	ldrb	r3, [r0, #4]
   12d6c:	orr	r0, r6, sl
   12d70:	ldr	r6, [sp]
   12d74:	lsr	r7, r4, #16
   12d78:	orr	r7, r7, r9
   12d7c:	orr	r1, r7, fp
   12d80:	lsl	r4, r6, #24
   12d84:	orr	r0, r0, r4
   12d88:	orr	r1, r1, r5
   12d8c:	orr	r0, r0, r2
   12d90:	orr	r1, r1, r3
   12d94:	add	sp, sp, #20
   12d98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12d9c:	ldrb	r6, [r0, #3]
   12da0:	mov	r7, #0
   12da4:	ldrb	sl, [r0, #1]
   12da8:	ldrb	r8, [r0, #2]
   12dac:	strd	r6, [sp]
   12db0:	mov	r6, #0
   12db4:	lsl	r4, sl, #8
   12db8:	ldr	r7, [sp]
   12dbc:	lsl	r2, r8, #16
   12dc0:	ldr	ip, [sp]
   12dc4:	lsr	r5, sl, #24
   12dc8:	orr	r2, r2, r4
   12dcc:	lsr	r3, r8, #16
   12dd0:	ldrb	r4, [r0]
   12dd4:	orr	r3, r3, r5
   12dd8:	ldrb	sl, [r0, #5]
   12ddc:	lsr	r9, r7, #8
   12de0:	orr	r4, r4, r2
   12de4:	ldrb	r7, [r0, #4]
   12de8:	lsl	r8, ip, #24
   12dec:	mov	r5, #0
   12df0:	orr	r5, r5, r3
   12df4:	orr	r4, r4, r8
   12df8:	orr	r5, r5, r9
   12dfc:	lsl	r1, sl, #8
   12e00:	orr	r4, r4, r6
   12e04:	orr	r5, r5, r7
   12e08:	orr	r0, r6, r4
   12e0c:	orr	r1, r1, r5
   12e10:	add	sp, sp, #20
   12e14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12e18:	ldrb	sl, [r0, #1]
   12e1c:	mov	r7, #0
   12e20:	ldrb	r6, [r0, #3]
   12e24:	mov	fp, #0
   12e28:	ldrb	r4, [r0, #2]
   12e2c:	lsr	r9, sl, #24
   12e30:	lsl	r8, sl, #8
   12e34:	ldrb	sl, [r0, #5]
   12e38:	strd	r6, [sp]
   12e3c:	lsl	r2, r4, #16
   12e40:	ldr	r7, [sp]
   12e44:	lsr	r3, r4, #16
   12e48:	strd	sl, [sp, #8]
   12e4c:	orr	r2, r2, r8
   12e50:	ldr	fp, [sp]
   12e54:	orr	r3, r3, r9
   12e58:	ldrb	r8, [r0]
   12e5c:	lsr	r5, r7, #8
   12e60:	ldr	ip, [sp, #8]
   12e64:	mov	r9, #0
   12e68:	ldrb	r7, [r0, #4]
   12e6c:	lsl	r4, fp, #24
   12e70:	ldrb	r0, [r0, #6]
   12e74:	orr	r2, r2, r8
   12e78:	orr	r3, r3, r9
   12e7c:	orr	r2, r2, r4
   12e80:	orr	r3, r3, r5
   12e84:	mov	r6, #0
   12e88:	lsl	fp, ip, #8
   12e8c:	orr	r2, r2, r6
   12e90:	orr	r3, r3, r7
   12e94:	lsl	r9, r0, #16
   12e98:	orr	r1, r3, fp
   12e9c:	orr	r0, r2, r6
   12ea0:	orr	r0, r0, r6
   12ea4:	orr	r1, r1, r9
   12ea8:	add	sp, sp, #20
   12eac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12eb0:	mov	r2, #5
   12eb4:	movw	r1, #25304	; 0x62d8
   12eb8:	mov	r0, #0
   12ebc:	movt	r1, #1
   12ec0:	bl	10d24 <dcgettext@plt>
   12ec4:	mov	r1, r4
   12ec8:	bl	1229c <error@@Base>
   12ecc:	bl	10ebc <abort@plt>
   12ed0:	movw	r3, #29328	; 0x7290
   12ed4:	movt	r3, #2
   12ed8:	push	{r4, lr}
   12edc:	mov	r4, r1
   12ee0:	ldr	r3, [r3]
   12ee4:	blx	r3
   12ee8:	sub	r3, r4, #1
   12eec:	cmp	r3, #7
   12ef0:	ldrls	pc, [pc, r3, lsl #2]
   12ef4:	b	12f8c <warn@@Base+0x5b4>
   12ef8:	andeq	r2, r1, r8, lsr pc
   12efc:	andeq	r2, r1, r4, asr pc
   12f00:	andeq	r2, r1, r0, ror pc
   12f04:	andeq	r2, r1, ip, lsl pc
   12f08:	andeq	r2, r1, r8, lsl pc
   12f0c:	andeq	r2, r1, r8, lsl pc
   12f10:	andeq	r2, r1, r8, lsl pc
   12f14:	andeq	r2, r1, r8, lsl pc
   12f18:	pop	{r4, pc}
   12f1c:	mov	r2, #-2147483648	; 0x80000000
   12f20:	eor	r0, r0, r2
   12f24:	mov	r3, #0
   12f28:	adds	r0, r0, #-2147483648	; 0x80000000
   12f2c:	eor	r1, r1, r3
   12f30:	sbc	r1, r1, #0
   12f34:	pop	{r4, pc}
   12f38:	mov	r2, #128	; 0x80
   12f3c:	eor	r0, r0, r2
   12f40:	mov	r3, #0
   12f44:	subs	r0, r0, #128	; 0x80
   12f48:	eor	r1, r1, r3
   12f4c:	sbc	r1, r1, #0
   12f50:	pop	{r4, pc}
   12f54:	mov	r2, #32768	; 0x8000
   12f58:	eor	r0, r0, r2
   12f5c:	mov	r3, #0
   12f60:	subs	r0, r0, #32768	; 0x8000
   12f64:	eor	r1, r1, r3
   12f68:	sbc	r1, r1, #0
   12f6c:	pop	{r4, pc}
   12f70:	mov	r2, #8388608	; 0x800000
   12f74:	eor	r0, r0, r2
   12f78:	mov	r3, #0
   12f7c:	subs	r0, r0, #8388608	; 0x800000
   12f80:	eor	r1, r1, r3
   12f84:	sbc	r1, r1, #0
   12f88:	pop	{r4, pc}
   12f8c:	bl	10ebc <abort@plt>
   12f90:	movw	ip, #29328	; 0x7290
   12f94:	movt	ip, #2
   12f98:	movw	r3, #9032	; 0x2348
   12f9c:	movt	r3, #1
   12fa0:	ldr	ip, [ip]
   12fa4:	push	{r4, r5, r6, lr}
   12fa8:	cmp	ip, r3
   12fac:	mov	r5, r1
   12fb0:	mov	r6, r2
   12fb4:	mov	r4, r0
   12fb8:	beq	12fe0 <warn@@Base+0x608>
   12fbc:	add	r0, r0, #4
   12fc0:	mov	r1, #4
   12fc4:	bl	12bd4 <warn@@Base+0x1fc>
   12fc8:	strd	r0, [r5]
   12fcc:	mov	r0, r4
   12fd0:	mov	r1, #4
   12fd4:	bl	12bd4 <warn@@Base+0x1fc>
   12fd8:	strd	r0, [r6]
   12fdc:	pop	{r4, r5, r6, pc}
   12fe0:	mov	r1, #4
   12fe4:	bl	12348 <error@@Base+0xac>
   12fe8:	strd	r0, [r5]
   12fec:	add	r0, r4, #4
   12ff0:	mov	r1, #4
   12ff4:	bl	12348 <error@@Base+0xac>
   12ff8:	strd	r0, [r6]
   12ffc:	pop	{r4, r5, r6, pc}
   13000:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13004:	mov	r7, r1
   13008:	mov	r4, r2
   1300c:	mov	r6, r0
   13010:	bl	14088 <warn@@Base+0x16b0>
   13014:	ldrb	r3, [r7]
   13018:	cmp	r3, #47	; 0x2f
   1301c:	beq	1307c <warn@@Base+0x6a4>
   13020:	cmp	r6, r0
   13024:	beq	1307c <warn@@Base+0x6a4>
   13028:	rsb	r5, r6, r0
   1302c:	add	r9, r5, r4
   13030:	add	r0, r9, #1
   13034:	cmp	r0, r5
   13038:	cmpcs	r0, r4
   1303c:	movcs	sl, #0
   13040:	movcc	sl, #1
   13044:	bcc	130ac <warn@@Base+0x6d4>
   13048:	bl	10d90 <malloc@plt>
   1304c:	subs	r8, r0, #0
   13050:	beq	130d0 <warn@@Base+0x6f8>
   13054:	mov	r1, r6
   13058:	mov	r2, r5
   1305c:	bl	10cf4 <memcpy@plt>
   13060:	add	r0, r8, r5
   13064:	mov	r1, r7
   13068:	mov	r2, r4
   1306c:	bl	10cf4 <memcpy@plt>
   13070:	strb	sl, [r8, r9]
   13074:	mov	r0, r8
   13078:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1307c:	adds	r0, r4, #1
   13080:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   13084:	bl	10d90 <malloc@plt>
   13088:	subs	r5, r0, #0
   1308c:	beq	130ec <warn@@Base+0x714>
   13090:	mov	r1, r7
   13094:	mov	r2, r4
   13098:	bl	10cf4 <memcpy@plt>
   1309c:	mov	r3, #0
   130a0:	mov	r0, r5
   130a4:	strb	r3, [r5, r4]
   130a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   130ac:	mov	r2, #5
   130b0:	movw	r1, #26020	; 0x65a4
   130b4:	mov	r0, #0
   130b8:	movt	r1, #1
   130bc:	bl	10d24 <dcgettext@plt>
   130c0:	mov	r1, r4
   130c4:	bl	1229c <error@@Base>
   130c8:	mov	r0, #0
   130cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   130d0:	mov	r2, #5
   130d4:	movw	r1, #26004	; 0x6594
   130d8:	movt	r1, #1
   130dc:	bl	10d24 <dcgettext@plt>
   130e0:	bl	1229c <error@@Base>
   130e4:	mov	r0, r8
   130e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   130ec:	mov	r2, #5
   130f0:	movw	r1, #26004	; 0x6594
   130f4:	movt	r1, #1
   130f8:	bl	10d24 <dcgettext@plt>
   130fc:	bl	1229c <error@@Base>
   13100:	mov	r0, r5
   13104:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13108:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1310c:	mov	r6, r0
   13110:	mov	r0, r1
   13114:	mov	r8, r2
   13118:	mov	r4, r3
   1311c:	mov	sl, r1
   13120:	bl	10e20 <__strdup@plt>
   13124:	mov	r7, #0
   13128:	mov	r9, #8
   1312c:	str	r4, [r6, #44]	; 0x2c
   13130:	str	r8, [r6, #4]
   13134:	mov	r4, #0
   13138:	mov	r5, #0
   1313c:	str	r7, [r6, #16]
   13140:	strd	r4, [r6, #8]
   13144:	mov	r1, r9
   13148:	mov	r2, r7
   1314c:	str	r7, [r6, #20]
   13150:	str	r7, [r6, #24]
   13154:	str	r7, [r6, #28]
   13158:	str	r7, [r6, #32]
   1315c:	str	r7, [r6, #36]	; 0x24
   13160:	str	r7, [r6, #48]	; 0x30
   13164:	str	r9, [r6, #40]	; 0x28
   13168:	str	r0, [r6]
   1316c:	mov	r0, r8
   13170:	bl	10e98 <fseek@plt>
   13174:	subs	r4, r0, #0
   13178:	bne	13290 <warn@@Base+0x8b8>
   1317c:	add	r5, r6, #52	; 0x34
   13180:	mov	r1, #1
   13184:	mov	r2, #60	; 0x3c
   13188:	mov	r3, r8
   1318c:	mov	r0, r5
   13190:	bl	10d78 <fread@plt>
   13194:	cmp	r0, #60	; 0x3c
   13198:	beq	131ac <warn@@Base+0x7d4>
   1319c:	cmp	r0, #0
   131a0:	bne	132b8 <warn@@Base+0x8e0>
   131a4:	mov	r0, r4
   131a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   131ac:	movw	r1, #26116	; 0x6604
   131b0:	mov	r0, r5
   131b4:	movt	r1, #1
   131b8:	mov	r2, #16
   131bc:	bl	10eb0 <strncmp@plt>
   131c0:	cmp	r0, #0
   131c4:	beq	132e0 <warn@@Base+0x908>
   131c8:	movw	r1, #26136	; 0x6618
   131cc:	mov	r0, r5
   131d0:	movt	r1, #1
   131d4:	mov	r2, #16
   131d8:	bl	10eb0 <strncmp@plt>
   131dc:	cmp	r0, #0
   131e0:	beq	13328 <warn@@Base+0x950>
   131e4:	ldr	r3, [sp, #32]
   131e8:	cmp	r3, #0
   131ec:	bne	1334c <warn@@Base+0x974>
   131f0:	mov	r0, r5
   131f4:	movw	r1, #26184	; 0x6648
   131f8:	mov	r2, #16
   131fc:	movt	r1, #1
   13200:	bl	10eb0 <strncmp@plt>
   13204:	subs	r5, r0, #0
   13208:	bne	131a4 <warn@@Base+0x7cc>
   1320c:	add	r0, r6, #100	; 0x64
   13210:	mov	r1, r5
   13214:	mov	r2, #10
   13218:	bl	10dfc <strtoul@plt>
   1321c:	cmp	r0, #7
   13220:	mov	r4, r0
   13224:	str	r0, [r6, #32]
   13228:	bls	133a4 <warn@@Base+0x9cc>
   1322c:	cmp	r0, #0
   13230:	blt	13300 <warn@@Base+0x928>
   13234:	ldr	r3, [r6, #40]	; 0x28
   13238:	add	r0, r0, #1
   1323c:	add	r3, r3, #60	; 0x3c
   13240:	add	r3, r3, r4
   13244:	str	r3, [r6, #40]	; 0x28
   13248:	bl	10d90 <malloc@plt>
   1324c:	cmp	r0, #0
   13250:	str	r0, [r6, #28]
   13254:	beq	133c8 <warn@@Base+0x9f0>
   13258:	mov	r1, r4
   1325c:	mov	r2, #1
   13260:	mov	r3, r8
   13264:	bl	10d78 <fread@plt>
   13268:	cmp	r0, #1
   1326c:	bne	13374 <warn@@Base+0x99c>
   13270:	ldr	r3, [r6, #32]
   13274:	tst	r3, #1
   13278:	bne	133b8 <warn@@Base+0x9e0>
   1327c:	ldr	r1, [r6, #28]
   13280:	mov	r2, #0
   13284:	mov	r4, r2
   13288:	strb	r2, [r1, r3]
   1328c:	b	131a4 <warn@@Base+0x7cc>
   13290:	mov	r2, #5
   13294:	mov	r0, r7
   13298:	movw	r1, #26072	; 0x65d8
   1329c:	movt	r1, #1
   132a0:	bl	10d24 <dcgettext@plt>
   132a4:	mov	r4, #1
   132a8:	mov	r1, sl
   132ac:	bl	1229c <error@@Base>
   132b0:	mov	r0, r4
   132b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   132b8:	mov	r2, #5
   132bc:	mov	r0, r4
   132c0:	movw	r1, #24364	; 0x5f2c
   132c4:	movt	r1, #1
   132c8:	bl	10d24 <dcgettext@plt>
   132cc:	mov	r4, #1
   132d0:	mov	r1, sl
   132d4:	bl	1229c <error@@Base>
   132d8:	mov	r0, r4
   132dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   132e0:	mov	r0, r6
   132e4:	mov	r1, #4
   132e8:	ldr	r2, [sp, #32]
   132ec:	bl	12644 <error@@Base+0x3a8>
   132f0:	cmp	r0, #0
   132f4:	bne	131f0 <warn@@Base+0x818>
   132f8:	mov	r4, #1
   132fc:	b	131a4 <warn@@Base+0x7cc>
   13300:	movw	r1, #26252	; 0x668c
   13304:	movt	r1, #1
   13308:	mov	r0, r5
   1330c:	mov	r2, #5
   13310:	bl	10d24 <dcgettext@plt>
   13314:	mov	r1, sl
   13318:	ldr	r2, [r6, #32]
   1331c:	mov	r4, #1
   13320:	bl	1229c <error@@Base>
   13324:	b	131a4 <warn@@Base+0x7cc>
   13328:	mov	r3, #1
   1332c:	mov	r1, r9
   13330:	mov	r0, r6
   13334:	str	r3, [r6, #48]	; 0x30
   13338:	ldr	r2, [sp, #32]
   1333c:	bl	12644 <error@@Base+0x3a8>
   13340:	cmp	r0, #0
   13344:	bne	131f0 <warn@@Base+0x818>
   13348:	b	132f8 <warn@@Base+0x920>
   1334c:	mov	r0, r4
   13350:	mov	r2, #5
   13354:	movw	r1, #26156	; 0x662c
   13358:	movt	r1, #1
   1335c:	bl	10d24 <dcgettext@plt>
   13360:	mov	r2, sl
   13364:	mov	r1, r0
   13368:	mov	r0, #1
   1336c:	bl	10e2c <__printf_chk@plt>
   13370:	b	131f0 <warn@@Base+0x818>
   13374:	ldr	r0, [r6, #28]
   13378:	mov	r4, #1
   1337c:	bl	10cdc <free@plt>
   13380:	str	r5, [r6, #28]
   13384:	mov	r0, r5
   13388:	mov	r2, #5
   1338c:	movw	r1, #26352	; 0x66f0
   13390:	movt	r1, #1
   13394:	bl	10d24 <dcgettext@plt>
   13398:	mov	r1, sl
   1339c:	bl	1229c <error@@Base>
   133a0:	b	131a4 <warn@@Base+0x7cc>
   133a4:	movw	r1, #26204	; 0x665c
   133a8:	mov	r0, r5
   133ac:	mov	r2, #5
   133b0:	movt	r1, #1
   133b4:	b	13310 <warn@@Base+0x938>
   133b8:	mov	r0, r8
   133bc:	bl	10d00 <_IO_getc@plt>
   133c0:	ldr	r3, [r6, #32]
   133c4:	b	1327c <warn@@Base+0x8a4>
   133c8:	mov	r2, #5
   133cc:	movw	r1, #26300	; 0x66bc
   133d0:	movt	r1, #1
   133d4:	mov	r4, #1
   133d8:	bl	10d24 <dcgettext@plt>
   133dc:	bl	1229c <error@@Base>
   133e0:	b	131a4 <warn@@Base+0x7cc>
   133e4:	push	{r4, lr}
   133e8:	mov	r4, r0
   133ec:	ldr	r0, [r0]
   133f0:	cmp	r0, #0
   133f4:	beq	133fc <warn@@Base+0xa24>
   133f8:	bl	10cdc <free@plt>
   133fc:	ldr	r0, [r4, #16]
   13400:	cmp	r0, #0
   13404:	beq	1340c <warn@@Base+0xa34>
   13408:	bl	10cdc <free@plt>
   1340c:	ldr	r0, [r4, #20]
   13410:	cmp	r0, #0
   13414:	beq	1341c <warn@@Base+0xa44>
   13418:	bl	10cdc <free@plt>
   1341c:	ldr	r0, [r4, #28]
   13420:	cmp	r0, #0
   13424:	popeq	{r4, pc}
   13428:	pop	{r4, lr}
   1342c:	b	10cdc <free@plt>
   13430:	push	{r4, r5, lr}
   13434:	mov	r4, r0
   13438:	ldr	r0, [r0]
   1343c:	sub	sp, sp, #12
   13440:	mov	r5, r1
   13444:	cmp	r0, #0
   13448:	beq	13458 <warn@@Base+0xa80>
   1344c:	bl	10cb8 <strcmp@plt>
   13450:	cmp	r0, #0
   13454:	beq	134a0 <warn@@Base+0xac8>
   13458:	ldr	r0, [r4, #4]
   1345c:	cmp	r0, #0
   13460:	beq	13468 <warn@@Base+0xa90>
   13464:	bl	10e44 <fclose@plt>
   13468:	mov	r0, r4
   1346c:	bl	133e4 <warn@@Base+0xa0c>
   13470:	mov	r0, r5
   13474:	movw	r1, #26404	; 0x6724
   13478:	movt	r1, #1
   1347c:	bl	10e74 <fopen64@plt>
   13480:	subs	r2, r0, #0
   13484:	moveq	r0, #1
   13488:	beq	134a0 <warn@@Base+0xac8>
   1348c:	mov	r3, #0
   13490:	mov	r0, r4
   13494:	mov	r1, r5
   13498:	str	r3, [sp]
   1349c:	bl	13108 <warn@@Base+0x730>
   134a0:	add	sp, sp, #12
   134a4:	pop	{r4, r5, pc}
   134a8:	push	{r4, r5, r6, lr}
   134ac:	mov	r4, r0
   134b0:	mov	r5, r2
   134b4:	ldr	r0, [r0, #4]
   134b8:	mov	r2, #0
   134bc:	bl	10e98 <fseek@plt>
   134c0:	subs	r6, r0, #0
   134c4:	bne	13554 <warn@@Base+0xb7c>
   134c8:	add	r0, r4, #52	; 0x34
   134cc:	mov	r1, #1
   134d0:	mov	r2, #60	; 0x3c
   134d4:	ldr	r3, [r4, #4]
   134d8:	bl	10d78 <fread@plt>
   134dc:	cmp	r0, #60	; 0x3c
   134e0:	bne	13510 <warn@@Base+0xb38>
   134e4:	movw	r1, #24400	; 0x5f50
   134e8:	add	r0, r4, #110	; 0x6e
   134ec:	movt	r1, #1
   134f0:	mov	r2, #2
   134f4:	bl	10d18 <memcmp@plt>
   134f8:	cmp	r0, #0
   134fc:	bne	13534 <warn@@Base+0xb5c>
   13500:	mov	r0, r4
   13504:	mov	r1, r5
   13508:	pop	{r4, r5, r6, lr}
   1350c:	b	13574 <warn@@Base+0xb9c>
   13510:	mov	r0, r6
   13514:	movw	r1, #24364	; 0x5f2c
   13518:	mov	r2, #5
   1351c:	movt	r1, #1
   13520:	bl	10d24 <dcgettext@plt>
   13524:	ldr	r1, [r4]
   13528:	bl	1229c <error@@Base>
   1352c:	mov	r0, #0
   13530:	pop	{r4, r5, r6, pc}
   13534:	mov	r0, r6
   13538:	mov	r2, #5
   1353c:	movw	r1, #24404	; 0x5f54
   13540:	movt	r1, #1
   13544:	bl	10d24 <dcgettext@plt>
   13548:	ldr	r1, [r4]
   1354c:	bl	1229c <error@@Base>
   13550:	b	1352c <warn@@Base+0xb54>
   13554:	mov	r2, #5
   13558:	movw	r1, #26408	; 0x6728
   1355c:	mov	r0, #0
   13560:	movt	r1, #1
   13564:	bl	10d24 <dcgettext@plt>
   13568:	ldr	r1, [r4]
   1356c:	bl	1229c <error@@Base>
   13570:	b	1352c <warn@@Base+0xb54>
   13574:	push	{r4, r5, r6, r7, r8, lr}
   13578:	movw	r4, #29088	; 0x71a0
   1357c:	movt	r4, #2
   13580:	ldrb	r3, [r0, #52]	; 0x34
   13584:	sub	sp, sp, #8
   13588:	mov	r5, r0
   1358c:	ldr	r2, [r4]
   13590:	cmp	r3, #47	; 0x2f
   13594:	mov	r7, r1
   13598:	movne	r3, #0
   1359c:	str	r2, [sp, #4]
   135a0:	movne	r2, r0
   135a4:	bne	135bc <warn@@Base+0xbe4>
   135a8:	b	13628 <warn@@Base+0xc50>
   135ac:	add	r2, r2, #1
   135b0:	ldrb	r1, [r2, #52]	; 0x34
   135b4:	cmp	r1, #47	; 0x2f
   135b8:	beq	13614 <warn@@Base+0xc3c>
   135bc:	add	r3, r3, #1
   135c0:	cmp	r3, #16
   135c4:	bne	135ac <warn@@Base+0xbd4>
   135c8:	mov	r0, #17
   135cc:	bl	141a8 <warn@@Base+0x17d0>
   135d0:	ldr	r7, [r5, #52]!	; 0x34
   135d4:	mov	r2, #0
   135d8:	ldr	r6, [r5, #4]
   135dc:	ldr	ip, [r5, #8]
   135e0:	ldr	r1, [r5, #12]
   135e4:	mov	r3, r0
   135e8:	str	r7, [r3]
   135ec:	str	r6, [r3, #4]
   135f0:	str	ip, [r3, #8]
   135f4:	str	r1, [r3, #12]
   135f8:	strb	r2, [r3, #16]
   135fc:	ldr	r2, [sp, #4]
   13600:	ldr	r3, [r4]
   13604:	cmp	r2, r3
   13608:	bne	13810 <warn@@Base+0xe38>
   1360c:	add	sp, sp, #8
   13610:	pop	{r4, r5, r6, r7, r8, pc}
   13614:	add	r3, r5, r3
   13618:	mov	r2, #0
   1361c:	add	r0, r5, #52	; 0x34
   13620:	strb	r2, [r3, #52]	; 0x34
   13624:	b	135fc <warn@@Base+0xc24>
   13628:	ldr	r3, [r0, #28]
   1362c:	cmp	r3, #0
   13630:	beq	13640 <warn@@Base+0xc68>
   13634:	ldr	r3, [r0, #32]
   13638:	cmp	r3, #0
   1363c:	bne	13660 <warn@@Base+0xc88>
   13640:	mov	r2, #5
   13644:	movw	r1, #26448	; 0x6750
   13648:	mov	r0, #0
   1364c:	movt	r1, #1
   13650:	bl	10d24 <dcgettext@plt>
   13654:	bl	1229c <error@@Base>
   13658:	mov	r0, #0
   1365c:	b	135fc <warn@@Base+0xc24>
   13660:	mov	r6, #0
   13664:	add	r0, r0, #53	; 0x35
   13668:	str	r6, [r5, #36]	; 0x24
   1366c:	mov	r1, sp
   13670:	mov	r2, #10
   13674:	bl	10dfc <strtoul@plt>
   13678:	ldr	r3, [r5, #44]	; 0x2c
   1367c:	cmp	r3, r6
   13680:	mov	r8, r0
   13684:	bne	13730 <warn@@Base+0xd58>
   13688:	ldr	r2, [r5, #32]
   1368c:	cmp	r8, r2
   13690:	bhi	137c0 <warn@@Base+0xde8>
   13694:	ldr	r1, [r5, #28]
   13698:	bcs	137e4 <warn@@Base+0xe0c>
   1369c:	ldrb	r3, [r1, r8]
   136a0:	add	r6, r1, r8
   136a4:	cmp	r3, #10
   136a8:	beq	137e4 <warn@@Base+0xe0c>
   136ac:	cmp	r3, #0
   136b0:	mov	r3, r8
   136b4:	bne	13720 <warn@@Base+0xd48>
   136b8:	cmp	r3, #0
   136bc:	bne	13760 <warn@@Base+0xd88>
   136c0:	mov	r2, r3
   136c4:	mov	r6, #0
   136c8:	strb	r6, [r1, r2]
   136cc:	ldr	r3, [r5, #44]	; 0x2c
   136d0:	cmp	r3, r6
   136d4:	beq	137b4 <warn@@Base+0xddc>
   136d8:	ldr	r3, [r5, #36]	; 0x24
   136dc:	cmp	r3, r6
   136e0:	beq	137b4 <warn@@Base+0xddc>
   136e4:	cmp	r2, r8
   136e8:	bhi	1377c <warn@@Base+0xda4>
   136ec:	mov	r2, #5
   136f0:	movw	r1, #26572	; 0x67cc
   136f4:	mov	r0, r6
   136f8:	movt	r1, #1
   136fc:	bl	10d24 <dcgettext@plt>
   13700:	bl	1229c <error@@Base>
   13704:	mov	r0, r6
   13708:	b	135fc <warn@@Base+0xc24>
   1370c:	ldrb	ip, [r6, #1]!
   13710:	cmp	ip, #10
   13714:	beq	136b8 <warn@@Base+0xce0>
   13718:	cmp	ip, #0
   1371c:	beq	136b8 <warn@@Base+0xce0>
   13720:	add	r3, r3, #1
   13724:	cmp	r2, r3
   13728:	bhi	1370c <warn@@Base+0xd34>
   1372c:	b	136b8 <warn@@Base+0xce0>
   13730:	ldr	r0, [sp]
   13734:	cmp	r0, r6
   13738:	beq	13688 <warn@@Base+0xcb0>
   1373c:	ldrb	r3, [r0]
   13740:	cmp	r3, #58	; 0x3a
   13744:	bne	13688 <warn@@Base+0xcb0>
   13748:	add	r0, r0, #1
   1374c:	mov	r1, r6
   13750:	mov	r2, #10
   13754:	bl	10dfc <strtoul@plt>
   13758:	str	r0, [r5, #36]	; 0x24
   1375c:	b	13688 <warn@@Base+0xcb0>
   13760:	sub	r0, r3, #1
   13764:	ldrb	ip, [r1, r0]
   13768:	cmp	ip, #47	; 0x2f
   1376c:	moveq	r3, r0
   13770:	cmp	r3, r2
   13774:	bhi	136c4 <warn@@Base+0xcec>
   13778:	b	136c0 <warn@@Base+0xce8>
   1377c:	ldr	r1, [r5, #28]
   13780:	rsb	r2, r8, r2
   13784:	ldr	r0, [r5]
   13788:	add	r1, r1, r8
   1378c:	bl	13000 <warn@@Base+0x628>
   13790:	subs	r6, r0, #0
   13794:	beq	137ac <warn@@Base+0xdd4>
   13798:	mov	r0, r7
   1379c:	mov	r1, r6
   137a0:	bl	13430 <warn@@Base+0xa58>
   137a4:	subs	r2, r0, #0
   137a8:	beq	137ec <warn@@Base+0xe14>
   137ac:	mov	r0, r6
   137b0:	bl	10cdc <free@plt>
   137b4:	ldr	r0, [r5, #28]
   137b8:	add	r0, r0, r8
   137bc:	b	135fc <warn@@Base+0xc24>
   137c0:	mov	r2, #5
   137c4:	movw	r1, #26512	; 0x6790
   137c8:	mov	r0, #0
   137cc:	movt	r1, #1
   137d0:	bl	10d24 <dcgettext@plt>
   137d4:	mov	r1, r8
   137d8:	bl	1229c <error@@Base>
   137dc:	mov	r0, #0
   137e0:	b	135fc <warn@@Base+0xc24>
   137e4:	mov	r3, r8
   137e8:	b	136b8 <warn@@Base+0xce0>
   137ec:	mov	r0, r7
   137f0:	ldr	r1, [r5, #36]	; 0x24
   137f4:	bl	134a8 <warn@@Base+0xad0>
   137f8:	subs	r7, r0, #0
   137fc:	beq	137ac <warn@@Base+0xdd4>
   13800:	mov	r0, r6
   13804:	bl	10cdc <free@plt>
   13808:	mov	r0, r7
   1380c:	b	135fc <warn@@Base+0xc24>
   13810:	bl	10d30 <__stack_chk_fail@plt>
   13814:	push	{r4, r5, r6, r7, r8, r9, lr}
   13818:	mov	r4, r0
   1381c:	sub	sp, sp, #28
   13820:	mov	r5, r2
   13824:	mov	r8, r1
   13828:	mov	r2, #5
   1382c:	movw	r1, #26608	; 0x67f0
   13830:	mov	r0, #0
   13834:	movt	r1, #1
   13838:	bl	10d24 <dcgettext@plt>
   1383c:	ldr	r6, [r4]
   13840:	mov	r9, r0
   13844:	mov	r0, r6
   13848:	bl	10e08 <strlen@plt>
   1384c:	mov	r7, r0
   13850:	mov	r0, r5
   13854:	bl	10e08 <strlen@plt>
   13858:	ldr	r3, [r4, #44]	; 0x2c
   1385c:	cmp	r3, #0
   13860:	add	r7, r0, r7
   13864:	add	r1, r7, #3
   13868:	bne	138b0 <warn@@Base+0xed8>
   1386c:	mov	r0, r1
   13870:	str	r1, [sp, #20]
   13874:	bl	10d90 <malloc@plt>
   13878:	ldr	r1, [sp, #20]
   1387c:	subs	r4, r0, #0
   13880:	beq	13980 <warn@@Base+0xfa8>
   13884:	str	r6, [sp, #4]
   13888:	movw	ip, #26640	; 0x6810
   1388c:	str	r5, [sp, #8]
   13890:	movt	ip, #1
   13894:	mov	r2, #1
   13898:	mvn	r3, #0
   1389c:	str	ip, [sp]
   138a0:	bl	10ec8 <__snprintf_chk@plt>
   138a4:	mov	r0, r4
   138a8:	add	sp, sp, #28
   138ac:	pop	{r4, r5, r6, r7, r8, r9, pc}
   138b0:	ldr	r3, [r4, #36]	; 0x24
   138b4:	cmp	r3, #0
   138b8:	beq	13928 <warn@@Base+0xf50>
   138bc:	ldr	r0, [r8]
   138c0:	cmp	r0, #0
   138c4:	beq	1396c <warn@@Base+0xf94>
   138c8:	bl	10e08 <strlen@plt>
   138cc:	add	r7, r7, #5
   138d0:	add	r1, r7, r0
   138d4:	mov	r0, r1
   138d8:	str	r1, [sp, #20]
   138dc:	bl	10d90 <malloc@plt>
   138e0:	ldr	r1, [sp, #20]
   138e4:	subs	r4, r0, #0
   138e8:	beq	13980 <warn@@Base+0xfa8>
   138ec:	ldr	r3, [r8]
   138f0:	mov	r2, #1
   138f4:	str	r6, [sp, #4]
   138f8:	cmp	r3, #0
   138fc:	str	r5, [sp, #12]
   13900:	strne	r3, [sp, #8]
   13904:	movw	r3, #26620	; 0x67fc
   13908:	streq	r9, [sp, #8]
   1390c:	movt	r3, #1
   13910:	str	r3, [sp]
   13914:	mvn	r3, #0
   13918:	bl	10ec8 <__snprintf_chk@plt>
   1391c:	mov	r0, r4
   13920:	add	sp, sp, #28
   13924:	pop	{r4, r5, r6, r7, r8, r9, pc}
   13928:	mov	r0, r1
   1392c:	str	r1, [sp, #20]
   13930:	bl	10d90 <malloc@plt>
   13934:	ldr	r1, [sp, #20]
   13938:	subs	r4, r0, #0
   1393c:	beq	13980 <warn@@Base+0xfa8>
   13940:	str	r6, [sp, #4]
   13944:	mov	r2, #1
   13948:	str	r5, [sp, #8]
   1394c:	mvn	r3, #0
   13950:	movw	ip, #26632	; 0x6808
   13954:	movt	ip, #1
   13958:	str	ip, [sp]
   1395c:	bl	10ec8 <__snprintf_chk@plt>
   13960:	mov	r0, r4
   13964:	add	sp, sp, #28
   13968:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1396c:	mov	r0, r9
   13970:	bl	10e08 <strlen@plt>
   13974:	add	r1, r7, #5
   13978:	add	r1, r1, r0
   1397c:	b	138d4 <warn@@Base+0xefc>
   13980:	mov	r2, #5
   13984:	movw	r1, #26004	; 0x6594
   13988:	mov	r0, #0
   1398c:	movt	r1, #1
   13990:	bl	10d24 <dcgettext@plt>
   13994:	bl	1229c <error@@Base>
   13998:	mov	r0, #0
   1399c:	b	138a8 <warn@@Base+0xed0>
   139a0:	push	{r3, r4, r5, r6, r7, lr}
   139a4:	subs	r4, r0, #0
   139a8:	beq	13a2c <warn@@Base+0x1054>
   139ac:	ldr	r3, [r4]
   139b0:	cmp	r3, #0
   139b4:	beq	13a1c <warn@@Base+0x1044>
   139b8:	mov	r2, r4
   139bc:	mov	r3, #0
   139c0:	ldr	r1, [r2, #4]!
   139c4:	add	r3, r3, #1
   139c8:	cmp	r1, #0
   139cc:	bne	139c0 <warn@@Base+0xfe8>
   139d0:	add	r3, r3, #1
   139d4:	lsl	r0, r3, #2
   139d8:	bl	141a8 <warn@@Base+0x17d0>
   139dc:	mov	r6, r0
   139e0:	ldr	r0, [r4]
   139e4:	cmp	r0, #0
   139e8:	beq	13a24 <warn@@Base+0x104c>
   139ec:	rsb	r7, r4, #4
   139f0:	mov	r5, #0
   139f4:	bl	1424c <warn@@Base+0x1874>
   139f8:	str	r0, [r6, r5]
   139fc:	add	r5, r7, r4
   13a00:	ldr	r0, [r4, #4]!
   13a04:	cmp	r0, #0
   13a08:	bne	139f4 <warn@@Base+0x101c>
   13a0c:	mov	r3, #0
   13a10:	mov	r0, r6
   13a14:	str	r3, [r6, r5]
   13a18:	pop	{r3, r4, r5, r6, r7, pc}
   13a1c:	mov	r0, #4
   13a20:	b	139d8 <warn@@Base+0x1000>
   13a24:	mov	r5, r0
   13a28:	b	13a0c <warn@@Base+0x1034>
   13a2c:	mov	r0, r4
   13a30:	pop	{r3, r4, r5, r6, r7, pc}
   13a34:	push	{r3, r4, r5, lr}
   13a38:	subs	r5, r0, #0
   13a3c:	popeq	{r3, r4, r5, pc}
   13a40:	ldr	r0, [r5]
   13a44:	cmp	r0, #0
   13a48:	movne	r4, r5
   13a4c:	beq	13a60 <warn@@Base+0x1088>
   13a50:	bl	10cdc <free@plt>
   13a54:	ldr	r0, [r4, #4]!
   13a58:	cmp	r0, #0
   13a5c:	bne	13a50 <warn@@Base+0x1078>
   13a60:	mov	r0, r5
   13a64:	pop	{r3, r4, r5, lr}
   13a68:	b	10cdc <free@plt>
   13a6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13a70:	subs	r4, r0, #0
   13a74:	sub	sp, sp, #12
   13a78:	beq	13c84 <warn@@Base+0x12ac>
   13a7c:	bl	10e08 <strlen@plt>
   13a80:	mov	r9, #0
   13a84:	movw	r5, #27208	; 0x6a48
   13a88:	movt	r5, #1
   13a8c:	mov	r7, r9
   13a90:	mov	r8, r9
   13a94:	mov	r6, r9
   13a98:	mov	fp, r9
   13a9c:	mov	sl, r9
   13aa0:	add	r0, r0, #1
   13aa4:	bl	141a8 <warn@@Base+0x17d0>
   13aa8:	str	r0, [sp]
   13aac:	ldrb	r3, [r4]
   13ab0:	lsl	r3, r3, #1
   13ab4:	ldrh	r3, [r5, r3]
   13ab8:	tst	r3, #64	; 0x40
   13abc:	beq	13ae0 <warn@@Base+0x1108>
   13ac0:	mov	r3, r4
   13ac4:	ldrb	r2, [r3, #1]
   13ac8:	add	r4, r3, #1
   13acc:	mov	r3, r4
   13ad0:	lsl	r2, r2, #1
   13ad4:	ldrh	r2, [r5, r2]
   13ad8:	tst	r2, #64	; 0x40
   13adc:	bne	13ac4 <warn@@Base+0x10ec>
   13ae0:	cmp	r7, #0
   13ae4:	beq	13afc <warn@@Base+0x1124>
   13ae8:	sub	r3, r7, #1
   13aec:	cmp	r9, r3
   13af0:	addlt	r3, r8, r9, lsl #2
   13af4:	strlt	r3, [sp, #4]
   13af8:	blt	13b28 <warn@@Base+0x1150>
   13afc:	cmp	r8, #0
   13b00:	beq	13c70 <warn@@Base+0x1298>
   13b04:	lsl	r7, r7, #1
   13b08:	mov	r0, r8
   13b0c:	lsl	r1, r7, #2
   13b10:	bl	14208 <warn@@Base+0x1830>
   13b14:	mov	r8, r0
   13b18:	add	r3, r8, r9, lsl #2
   13b1c:	str	r3, [sp, #4]
   13b20:	mov	r3, #0
   13b24:	str	r3, [r8, r9, lsl #2]
   13b28:	ldrb	r3, [r4]
   13b2c:	cmp	r3, #0
   13b30:	beq	13be8 <warn@@Base+0x1210>
   13b34:	mov	r2, r4
   13b38:	ldr	lr, [sp]
   13b3c:	b	13b60 <warn@@Base+0x1188>
   13b40:	strb	r3, [lr]
   13b44:	add	lr, lr, #1
   13b48:	mov	r6, #0
   13b4c:	ldrb	r3, [r2, #1]
   13b50:	add	r2, r2, #1
   13b54:	cmp	r3, #0
   13b58:	mov	r4, r2
   13b5c:	beq	13bec <warn@@Base+0x1214>
   13b60:	lsl	r1, r3, #1
   13b64:	mov	r4, r2
   13b68:	ldrh	r1, [r5, r1]
   13b6c:	tst	r1, #64	; 0x40
   13b70:	beq	13b80 <warn@@Base+0x11a8>
   13b74:	orr	r0, r6, fp
   13b78:	orrs	r0, r0, sl
   13b7c:	beq	13c64 <warn@@Base+0x128c>
   13b80:	cmp	r6, #0
   13b84:	bne	13b40 <warn@@Base+0x1168>
   13b88:	cmp	r3, #92	; 0x5c
   13b8c:	moveq	r6, #1
   13b90:	beq	13b4c <warn@@Base+0x1174>
   13b94:	cmp	sl, #0
   13b98:	beq	13bb4 <warn@@Base+0x11dc>
   13b9c:	cmp	r3, #39	; 0x27
   13ba0:	moveq	sl, r6
   13ba4:	beq	13b4c <warn@@Base+0x1174>
   13ba8:	strb	r3, [lr]
   13bac:	add	lr, lr, #1
   13bb0:	b	13b4c <warn@@Base+0x1174>
   13bb4:	cmp	fp, #0
   13bb8:	beq	13bcc <warn@@Base+0x11f4>
   13bbc:	cmp	r3, #34	; 0x22
   13bc0:	moveq	fp, sl
   13bc4:	bne	13ba8 <warn@@Base+0x11d0>
   13bc8:	b	13b4c <warn@@Base+0x1174>
   13bcc:	cmp	r3, #39	; 0x27
   13bd0:	moveq	sl, #1
   13bd4:	beq	13b4c <warn@@Base+0x1174>
   13bd8:	cmp	r3, #34	; 0x22
   13bdc:	moveq	fp, #1
   13be0:	bne	13ba8 <warn@@Base+0x11d0>
   13be4:	b	13b4c <warn@@Base+0x1174>
   13be8:	ldr	lr, [sp]
   13bec:	mov	r3, #0
   13bf0:	ldr	r0, [sp]
   13bf4:	strb	r3, [lr]
   13bf8:	add	r9, r9, #1
   13bfc:	bl	1424c <warn@@Base+0x1874>
   13c00:	ldr	r3, [sp, #4]
   13c04:	str	r0, [r3]
   13c08:	mov	r3, #0
   13c0c:	str	r3, [r8, r9, lsl #2]
   13c10:	ldrb	r2, [r4]
   13c14:	lsl	r3, r2, #1
   13c18:	ldrh	r3, [r5, r3]
   13c1c:	tst	r3, #64	; 0x40
   13c20:	beq	13c44 <warn@@Base+0x126c>
   13c24:	mov	r3, r4
   13c28:	ldrb	r2, [r3, #1]
   13c2c:	add	r4, r3, #1
   13c30:	mov	r3, r4
   13c34:	lsl	r1, r2, #1
   13c38:	ldrh	r1, [r5, r1]
   13c3c:	tst	r1, #64	; 0x40
   13c40:	bne	13c28 <warn@@Base+0x1250>
   13c44:	cmp	r2, #0
   13c48:	bne	13aac <warn@@Base+0x10d4>
   13c4c:	ldr	r0, [sp]
   13c50:	mov	r9, r8
   13c54:	bl	10cdc <free@plt>
   13c58:	mov	r0, r9
   13c5c:	add	sp, sp, #12
   13c60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13c64:	mov	r6, r0
   13c68:	mov	sl, r0
   13c6c:	b	13bec <warn@@Base+0x1214>
   13c70:	mov	r0, #32
   13c74:	mov	r7, #8
   13c78:	bl	141a8 <warn@@Base+0x17d0>
   13c7c:	mov	r8, r0
   13c80:	b	13b18 <warn@@Base+0x1140>
   13c84:	mov	r9, r4
   13c88:	b	13c58 <warn@@Base+0x1280>
   13c8c:	push	{r4, r5, r6, r7, r8, lr}
   13c90:	subs	r5, r1, #0
   13c94:	beq	13d18 <warn@@Base+0x1340>
   13c98:	ldr	r6, [r0]
   13c9c:	cmp	r6, #0
   13ca0:	movwne	r7, #27208	; 0x6a48
   13ca4:	movne	r8, r0
   13ca8:	movtne	r7, #1
   13cac:	beq	13d40 <warn@@Base+0x1368>
   13cb0:	ldrb	r4, [r6]
   13cb4:	cmp	r4, #0
   13cb8:	bne	13ce8 <warn@@Base+0x1310>
   13cbc:	b	13d20 <warn@@Base+0x1348>
   13cc0:	cmp	r4, #34	; 0x22
   13cc4:	beq	13d0c <warn@@Base+0x1334>
   13cc8:	mov	r0, r4
   13ccc:	mov	r1, r5
   13cd0:	bl	10e68 <fputc@plt>
   13cd4:	cmn	r0, #1
   13cd8:	beq	13d18 <warn@@Base+0x1340>
   13cdc:	ldrb	r4, [r6, #1]!
   13ce0:	cmp	r4, #0
   13ce4:	beq	13d20 <warn@@Base+0x1348>
   13ce8:	lsl	r3, r4, #1
   13cec:	mov	r1, r5
   13cf0:	mov	r0, #92	; 0x5c
   13cf4:	ldrh	r3, [r7, r3]
   13cf8:	tst	r3, #64	; 0x40
   13cfc:	bne	13d0c <warn@@Base+0x1334>
   13d00:	cmp	r4, #39	; 0x27
   13d04:	cmpne	r4, r0
   13d08:	bne	13cc0 <warn@@Base+0x12e8>
   13d0c:	bl	10e68 <fputc@plt>
   13d10:	cmn	r0, #1
   13d14:	bne	13cc8 <warn@@Base+0x12f0>
   13d18:	mov	r0, #1
   13d1c:	pop	{r4, r5, r6, r7, r8, pc}
   13d20:	mov	r0, #10
   13d24:	mov	r1, r5
   13d28:	bl	10e68 <fputc@plt>
   13d2c:	cmn	r0, #1
   13d30:	beq	13d18 <warn@@Base+0x1340>
   13d34:	ldr	r6, [r8, #4]!
   13d38:	cmp	r6, #0
   13d3c:	bne	13cb0 <warn@@Base+0x12d8>
   13d40:	mov	r0, #0
   13d44:	pop	{r4, r5, r6, r7, r8, pc}
   13d48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13d4c:	sub	sp, sp, #20
   13d50:	mov	r6, r1
   13d54:	movw	r2, #27208	; 0x6a48
   13d58:	mov	sl, r0
   13d5c:	movt	r2, #1
   13d60:	mov	r5, #0
   13d64:	ldr	r1, [r0]
   13d68:	mov	r8, #2000	; 0x7d0
   13d6c:	str	r2, [sp, #8]
   13d70:	b	13d78 <warn@@Base+0x13a0>
   13d74:	mov	r5, r4
   13d78:	add	r4, r5, #1
   13d7c:	cmp	r4, r1
   13d80:	bge	13f58 <warn@@Base+0x1580>
   13d84:	ldr	r3, [r6]
   13d88:	lsl	r7, r4, #2
   13d8c:	ldr	r0, [r3, r4, lsl #2]
   13d90:	ldrb	r2, [r0]
   13d94:	cmp	r2, #64	; 0x40
   13d98:	bne	13d74 <warn@@Base+0x139c>
   13d9c:	subs	r8, r8, #1
   13da0:	beq	13fb0 <warn@@Base+0x15d8>
   13da4:	add	r0, r0, #1
   13da8:	movw	r1, #26692	; 0x6844
   13dac:	movt	r1, #1
   13db0:	bl	10e74 <fopen64@plt>
   13db4:	subs	r9, r0, #0
   13db8:	beq	13f50 <warn@@Base+0x1578>
   13dbc:	mov	r1, #0
   13dc0:	mov	r2, #2
   13dc4:	bl	10e98 <fseek@plt>
   13dc8:	cmn	r0, #1
   13dcc:	beq	13f48 <warn@@Base+0x1570>
   13dd0:	mov	r0, r9
   13dd4:	bl	10d0c <ftell@plt>
   13dd8:	cmn	r0, #1
   13ddc:	mov	fp, r0
   13de0:	beq	13f48 <warn@@Base+0x1570>
   13de4:	mov	r1, #0
   13de8:	mov	r0, r9
   13dec:	mov	r2, r1
   13df0:	bl	10e98 <fseek@plt>
   13df4:	cmn	r0, #1
   13df8:	beq	13f48 <warn@@Base+0x1570>
   13dfc:	add	r0, fp, #1
   13e00:	bl	141a8 <warn@@Base+0x17d0>
   13e04:	mov	r3, r9
   13e08:	mov	r1, #1
   13e0c:	mov	r2, fp
   13e10:	str	r0, [sp, #12]
   13e14:	bl	10d78 <fread@plt>
   13e18:	cmp	fp, r0
   13e1c:	mov	r3, r0
   13e20:	beq	13e3c <warn@@Base+0x1464>
   13e24:	mov	r0, r9
   13e28:	str	r3, [sp]
   13e2c:	bl	10ce8 <ferror@plt>
   13e30:	ldr	r3, [sp]
   13e34:	cmp	r0, #0
   13e38:	bne	13f48 <warn@@Base+0x1570>
   13e3c:	ldr	r2, [sp, #12]
   13e40:	mov	r1, #0
   13e44:	strb	r1, [r2, r3]
   13e48:	ldrb	r3, [r2]
   13e4c:	cmp	r3, #0
   13e50:	beq	13e8c <warn@@Base+0x14b4>
   13e54:	ldr	r1, [sp, #8]
   13e58:	lsl	r3, r3, #1
   13e5c:	ldrh	r3, [r1, r3]
   13e60:	tst	r3, #64	; 0x40
   13e64:	beq	13f60 <warn@@Base+0x1588>
   13e68:	ldr	r2, [sp, #12]
   13e6c:	b	13e80 <warn@@Base+0x14a8>
   13e70:	lsl	r3, r3, #1
   13e74:	ldrh	r3, [r1, r3]
   13e78:	tst	r3, #64	; 0x40
   13e7c:	beq	13f60 <warn@@Base+0x1588>
   13e80:	ldrb	r3, [r2, #1]!
   13e84:	cmp	r3, #0
   13e88:	bne	13e70 <warn@@Base+0x1498>
   13e8c:	mov	r0, #4
   13e90:	mov	ip, #0
   13e94:	str	ip, [sp, #4]
   13e98:	bl	141a8 <warn@@Base+0x17d0>
   13e9c:	ldr	ip, [sp, #4]
   13ea0:	mov	r2, #0
   13ea4:	mov	fp, r0
   13ea8:	str	r2, [r0]
   13eac:	ldr	r0, [r6]
   13eb0:	str	ip, [sp]
   13eb4:	bl	139a0 <warn@@Base+0xfc8>
   13eb8:	ldm	sp, {r3, ip}
   13ebc:	str	r0, [r6]
   13ec0:	ldr	r1, [sl]
   13ec4:	stm	sp, {r3, ip}
   13ec8:	add	r1, r1, #1
   13ecc:	add	r1, r1, r3
   13ed0:	lsl	r1, r1, #2
   13ed4:	bl	14208 <warn@@Base+0x1830>
   13ed8:	ldr	r3, [sp]
   13edc:	ldr	r2, [sl]
   13ee0:	add	lr, r7, #4
   13ee4:	rsb	r2, r4, r2
   13ee8:	lsl	r2, r2, #2
   13eec:	mov	r1, r0
   13ef0:	add	r0, r3, r4
   13ef4:	str	r1, [r6]
   13ef8:	mov	r4, r5
   13efc:	add	r0, r1, r0, lsl #2
   13f00:	add	r1, r1, lr
   13f04:	str	r3, [sp]
   13f08:	bl	10cd0 <memmove@plt>
   13f0c:	ldr	ip, [sp, #4]
   13f10:	mov	r1, fp
   13f14:	ldr	r0, [r6]
   13f18:	mov	r2, ip
   13f1c:	add	r0, r0, r7
   13f20:	bl	10cf4 <memcpy@plt>
   13f24:	ldr	r2, [sl]
   13f28:	ldr	r3, [sp]
   13f2c:	mov	r0, fp
   13f30:	sub	r2, r2, #1
   13f34:	add	r3, r2, r3
   13f38:	str	r3, [sl]
   13f3c:	bl	10cdc <free@plt>
   13f40:	ldr	r0, [sp, #12]
   13f44:	bl	10cdc <free@plt>
   13f48:	mov	r0, r9
   13f4c:	bl	10e44 <fclose@plt>
   13f50:	ldr	r1, [sl]
   13f54:	b	13d74 <warn@@Base+0x139c>
   13f58:	add	sp, sp, #20
   13f5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f60:	ldr	r0, [sp, #12]
   13f64:	bl	13a6c <warn@@Base+0x1094>
   13f68:	ldr	ip, [r0]
   13f6c:	mov	fp, r0
   13f70:	ldr	r0, [r6]
   13f74:	str	ip, [sp, #4]
   13f78:	bl	139a0 <warn@@Base+0xfc8>
   13f7c:	ldr	ip, [sp, #4]
   13f80:	cmp	ip, #0
   13f84:	moveq	r3, ip
   13f88:	str	r0, [r6]
   13f8c:	beq	13ec0 <warn@@Base+0x14e8>
   13f90:	mov	r2, fp
   13f94:	mov	r3, #0
   13f98:	ldr	r1, [r2, #4]!
   13f9c:	add	r3, r3, #1
   13fa0:	cmp	r1, #0
   13fa4:	lsl	ip, r3, #2
   13fa8:	bne	13f98 <warn@@Base+0x15c0>
   13fac:	b	13ec0 <warn@@Base+0x14e8>
   13fb0:	movw	r1, #29100	; 0x71ac
   13fb4:	movt	r1, #2
   13fb8:	ldr	r3, [r3]
   13fbc:	movw	r2, #26648	; 0x6818
   13fc0:	ldr	r0, [r1]
   13fc4:	movt	r2, #1
   13fc8:	mov	r1, #1
   13fcc:	bl	10e38 <__fprintf_chk@plt>
   13fd0:	mov	r0, #1
   13fd4:	bl	140b0 <warn@@Base+0x16d8>
   13fd8:	subs	r3, r0, #0
   13fdc:	beq	14004 <warn@@Base+0x162c>
   13fe0:	ldr	r0, [r3]
   13fe4:	cmp	r0, #0
   13fe8:	bxeq	lr
   13fec:	mov	r0, #0
   13ff0:	ldr	r2, [r3, #4]!
   13ff4:	add	r0, r0, #1
   13ff8:	cmp	r2, #0
   13ffc:	bne	13ff0 <warn@@Base+0x1618>
   14000:	bx	lr
   14004:	mov	r0, r3
   14008:	bx	lr
   1400c:	ldrb	r3, [r0]
   14010:	cmp	r3, #0
   14014:	bxeq	lr
   14018:	add	r2, r0, #1
   1401c:	cmp	r3, #47	; 0x2f
   14020:	moveq	r0, r2
   14024:	ldrb	r3, [r2], #1
   14028:	cmp	r3, #0
   1402c:	bne	1401c <warn@@Base+0x1644>
   14030:	bx	lr
   14034:	ldrb	r3, [r0]
   14038:	movw	r2, #27208	; 0x6a48
   1403c:	movt	r2, #1
   14040:	lsl	r1, r3, #1
   14044:	ldrh	r2, [r2, r1]
   14048:	tst	r2, #136	; 0x88
   1404c:	beq	14060 <warn@@Base+0x1688>
   14050:	ldrb	r2, [r0, #1]
   14054:	cmp	r2, #58	; 0x3a
   14058:	ldrbeq	r3, [r0, #2]
   1405c:	addeq	r0, r0, #2
   14060:	cmp	r3, #0
   14064:	bxeq	lr
   14068:	add	r2, r0, #1
   1406c:	cmp	r3, #47	; 0x2f
   14070:	cmpne	r3, #92	; 0x5c
   14074:	moveq	r0, r2
   14078:	ldrb	r3, [r2], #1
   1407c:	cmp	r3, #0
   14080:	bne	1406c <warn@@Base+0x1694>
   14084:	bx	lr
   14088:	ldrb	r3, [r0]
   1408c:	cmp	r3, #0
   14090:	bxeq	lr
   14094:	add	r2, r0, #1
   14098:	cmp	r3, #47	; 0x2f
   1409c:	moveq	r0, r2
   140a0:	ldrb	r3, [r2], #1
   140a4:	cmp	r3, #0
   140a8:	bne	14098 <warn@@Base+0x16c0>
   140ac:	bx	lr
   140b0:	movw	r3, #29336	; 0x7298
   140b4:	movt	r3, #2
   140b8:	push	{r4, lr}
   140bc:	mov	r4, r0
   140c0:	ldr	r3, [r3]
   140c4:	cmp	r3, #0
   140c8:	beq	140d0 <warn@@Base+0x16f8>
   140cc:	blx	r3
   140d0:	mov	r0, r4
   140d4:	bl	10de4 <exit@plt>
   140d8:	push	{r4, lr}
   140dc:	movw	r4, #29324	; 0x728c
   140e0:	movt	r4, #2
   140e4:	movw	r3, #29076	; 0x7194
   140e8:	movt	r3, #2
   140ec:	ldr	r2, [r4]
   140f0:	str	r0, [r3]
   140f4:	cmp	r2, #0
   140f8:	popne	{r4, pc}
   140fc:	mov	r0, r2
   14100:	bl	10e80 <sbrk@plt>
   14104:	str	r0, [r4]
   14108:	pop	{r4, pc}
   1410c:	movw	r3, #29324	; 0x728c
   14110:	movt	r3, #2
   14114:	push	{r4, r5, lr}
   14118:	mov	r5, r0
   1411c:	ldr	r4, [r3]
   14120:	sub	sp, sp, #20
   14124:	cmp	r4, #0
   14128:	beq	14190 <warn@@Base+0x17b8>
   1412c:	mov	r0, #0
   14130:	bl	10e80 <sbrk@plt>
   14134:	rsb	r4, r4, r0
   14138:	movw	r3, #29076	; 0x7194
   1413c:	movt	r3, #2
   14140:	movw	r2, #29100	; 0x71ac
   14144:	movt	r2, #2
   14148:	ldr	r3, [r3]
   1414c:	movw	r1, #24744	; 0x60a8
   14150:	ldr	r0, [r2]
   14154:	movw	r2, #27720	; 0x6c48
   14158:	movt	r2, #1
   1415c:	movt	r1, #1
   14160:	ldrb	ip, [r3]
   14164:	str	r5, [sp, #4]
   14168:	cmp	ip, #0
   1416c:	str	r4, [sp, #8]
   14170:	movne	r1, r2
   14174:	movw	r2, #27724	; 0x6c4c
   14178:	str	r1, [sp]
   1417c:	movt	r2, #1
   14180:	mov	r1, #1
   14184:	bl	10e38 <__fprintf_chk@plt>
   14188:	mov	r0, #1
   1418c:	bl	140b0 <warn@@Base+0x16d8>
   14190:	mov	r0, r4
   14194:	movw	r4, #29080	; 0x7198
   14198:	bl	10e80 <sbrk@plt>
   1419c:	movt	r4, #2
   141a0:	rsb	r4, r4, r0
   141a4:	b	14138 <warn@@Base+0x1760>
   141a8:	cmp	r0, #0
   141ac:	push	{r4, lr}
   141b0:	movne	r4, r0
   141b4:	moveq	r4, #1
   141b8:	mov	r0, r4
   141bc:	bl	10d90 <malloc@plt>
   141c0:	cmp	r0, #0
   141c4:	popne	{r4, pc}
   141c8:	mov	r0, r4
   141cc:	bl	1410c <warn@@Base+0x1734>
   141d0:	cmp	r1, #0
   141d4:	cmpne	r0, #0
   141d8:	push	{r3, r4, r5, lr}
   141dc:	mov	r4, r1
   141e0:	moveq	r4, #1
   141e4:	mov	r5, r0
   141e8:	moveq	r5, r4
   141ec:	mov	r1, r4
   141f0:	mov	r0, r5
   141f4:	bl	10cac <calloc@plt>
   141f8:	cmp	r0, #0
   141fc:	popne	{r3, r4, r5, pc}
   14200:	mul	r0, r5, r4
   14204:	bl	1410c <warn@@Base+0x1734>
   14208:	cmp	r1, #0
   1420c:	push	{r4, lr}
   14210:	movne	r4, r1
   14214:	moveq	r4, #1
   14218:	cmp	r0, #0
   1421c:	beq	14238 <warn@@Base+0x1860>
   14220:	mov	r1, r4
   14224:	bl	10d48 <realloc@plt>
   14228:	cmp	r0, #0
   1422c:	popne	{r4, pc}
   14230:	mov	r0, r4
   14234:	bl	1410c <warn@@Base+0x1734>
   14238:	mov	r0, r4
   1423c:	bl	10d90 <malloc@plt>
   14240:	cmp	r0, #0
   14244:	popne	{r4, pc}
   14248:	b	14230 <warn@@Base+0x1858>
   1424c:	push	{r3, r4, r5, lr}
   14250:	mov	r5, r0
   14254:	bl	10e08 <strlen@plt>
   14258:	add	r4, r0, #1
   1425c:	mov	r0, r4
   14260:	bl	141a8 <warn@@Base+0x17d0>
   14264:	mov	r1, r5
   14268:	mov	r2, r4
   1426c:	pop	{r3, r4, r5, lr}
   14270:	b	10cf4 <memcpy@plt>
   14274:	ldr	r3, [r0]
   14278:	tst	r3, #1073741824	; 0x40000000
   1427c:	orrne	r3, r3, #-2147483648	; 0x80000000
   14280:	biceq	r3, r3, #-2147483648	; 0x80000000
   14284:	add	r0, r0, r3
   14288:	bx	lr
   1428c:	cmp	r1, #0
   14290:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14294:	mov	r6, r0
   14298:	sub	sp, sp, #12
   1429c:	mov	r9, r2
   142a0:	beq	14324 <warn@@Base+0x194c>
   142a4:	sub	r1, r1, #1
   142a8:	mov	r7, #0
   142ac:	str	r1, [sp, #4]
   142b0:	mov	r8, r1
   142b4:	add	r4, r7, r8
   142b8:	add	r4, r4, r4, lsr #31
   142bc:	asr	r4, r4, #1
   142c0:	lsl	r5, r4, #3
   142c4:	add	fp, r6, r5
   142c8:	mov	r0, fp
   142cc:	bl	14274 <warn@@Base+0x189c>
   142d0:	ldr	r3, [sp, #4]
   142d4:	cmp	r3, r4
   142d8:	mov	sl, r0
   142dc:	add	r0, r5, #8
   142e0:	add	r0, r6, r0
   142e4:	beq	14334 <warn@@Base+0x195c>
   142e8:	bl	14274 <warn@@Base+0x189c>
   142ec:	cmp	sl, r9
   142f0:	sub	r0, r0, #1
   142f4:	bls	14314 <warn@@Base+0x193c>
   142f8:	cmp	r4, r7
   142fc:	sub	r8, r4, #1
   14300:	bne	142b4 <warn@@Base+0x18dc>
   14304:	mov	fp, #0
   14308:	mov	r0, fp
   1430c:	add	sp, sp, #12
   14310:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14314:	cmp	r0, r9
   14318:	add	r7, r4, #1
   1431c:	bcc	142b4 <warn@@Base+0x18dc>
   14320:	b	14308 <warn@@Base+0x1930>
   14324:	mov	fp, r1
   14328:	mov	r0, fp
   1432c:	add	sp, sp, #12
   14330:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14334:	cmp	sl, r9
   14338:	bhi	142f8 <warn@@Base+0x1920>
   1433c:	b	14308 <warn@@Base+0x1930>
   14340:	cmp	r0, #1
   14344:	beq	14378 <warn@@Base+0x19a0>
   14348:	cmp	r0, #2
   1434c:	beq	1436c <warn@@Base+0x1994>
   14350:	cmp	r0, #0
   14354:	beq	14360 <warn@@Base+0x1988>
   14358:	mov	r0, #0
   1435c:	bx	lr
   14360:	ldr	r0, [pc, #28]	; 14384 <warn@@Base+0x19ac>
   14364:	add	r0, pc, r0
   14368:	bx	lr
   1436c:	ldr	r0, [pc, #20]	; 14388 <warn@@Base+0x19b0>
   14370:	add	r0, pc, r0
   14374:	bx	lr
   14378:	ldr	r0, [pc, #12]	; 1438c <warn@@Base+0x19b4>
   1437c:	add	r0, pc, r0
   14380:	bx	lr
   14384:	andeq	r0, r0, r0, lsl #23
   14388:	andeq	r0, r0, r4, lsl #23
   1438c:	andeq	r0, r0, r0, ror fp
   14390:	ldr	r3, [pc, #276]	; 144ac <warn@@Base+0x1ad4>
   14394:	ldr	r2, [pc, #276]	; 144b0 <warn@@Base+0x1ad8>
   14398:	add	r3, pc, r3
   1439c:	push	{r4, r5, lr}
   143a0:	mov	r4, r0
   143a4:	ldr	r2, [r3, r2]
   143a8:	sub	sp, sp, #12
   143ac:	sub	r5, r1, #2
   143b0:	cmp	r2, #0
   143b4:	beq	1448c <warn@@Base+0x1ab4>
   143b8:	mov	r0, r5
   143bc:	add	r1, sp, #4
   143c0:	bl	10d84 <__gnu_Unwind_Find_exidx@plt>
   143c4:	cmp	r0, #0
   143c8:	beq	14458 <warn@@Base+0x1a80>
   143cc:	mov	r2, r5
   143d0:	ldr	r1, [sp, #4]
   143d4:	bl	1428c <warn@@Base+0x18b4>
   143d8:	subs	r5, r0, #0
   143dc:	beq	14458 <warn@@Base+0x1a80>
   143e0:	bl	14274 <warn@@Base+0x189c>
   143e4:	ldr	r3, [r5, #4]
   143e8:	cmp	r3, #1
   143ec:	str	r0, [r4, #72]	; 0x48
   143f0:	beq	14440 <warn@@Base+0x1a68>
   143f4:	cmp	r3, #0
   143f8:	add	r0, r5, #4
   143fc:	strlt	r0, [r4, #76]	; 0x4c
   14400:	movlt	r3, #1
   14404:	strlt	r3, [r4, #80]	; 0x50
   14408:	blt	1441c <warn@@Base+0x1a44>
   1440c:	bl	14274 <warn@@Base+0x189c>
   14410:	mov	r3, #0
   14414:	str	r3, [r4, #80]	; 0x50
   14418:	str	r0, [r4, #76]	; 0x4c
   1441c:	ldr	r3, [r0]
   14420:	cmp	r3, #0
   14424:	blt	14470 <warn@@Base+0x1a98>
   14428:	bl	14274 <warn@@Base+0x189c>
   1442c:	mov	r3, #0
   14430:	str	r0, [r4, #16]
   14434:	mov	r0, r3
   14438:	add	sp, sp, #12
   1443c:	pop	{r4, r5, pc}
   14440:	mov	r3, #5
   14444:	mov	r2, #0
   14448:	mov	r0, r3
   1444c:	str	r2, [r4, #16]
   14450:	add	sp, sp, #12
   14454:	pop	{r4, r5, pc}
   14458:	mov	r3, #9
   1445c:	mov	r2, #0
   14460:	mov	r0, r3
   14464:	str	r2, [r4, #16]
   14468:	add	sp, sp, #12
   1446c:	pop	{r4, r5, pc}
   14470:	ubfx	r0, r3, #24, #4
   14474:	bl	14340 <warn@@Base+0x1968>
   14478:	cmp	r0, #0
   1447c:	str	r0, [r4, #16]
   14480:	moveq	r3, #9
   14484:	movne	r3, #0
   14488:	b	14434 <warn@@Base+0x1a5c>
   1448c:	ldr	r2, [pc, #32]	; 144b4 <warn@@Base+0x1adc>
   14490:	ldr	r1, [pc, #32]	; 144b8 <warn@@Base+0x1ae0>
   14494:	ldr	r2, [r3, r2]
   14498:	ldr	r0, [r3, r1]
   1449c:	rsb	r3, r0, r2
   144a0:	asr	r3, r3, #3
   144a4:	str	r3, [sp, #4]
   144a8:	b	143cc <warn@@Base+0x19f4>
   144ac:	andeq	r2, r1, r0, ror #24
   144b0:	andeq	r0, r0, r8, asr #1
   144b4:	andeq	r0, r0, ip, asr #1
   144b8:	ldrdeq	r0, [r0], -r4
   144bc:	ldr	r3, [r0]
   144c0:	push	{r4, lr}
   144c4:	tst	r3, #1
   144c8:	mov	r4, r0
   144cc:	bne	144e4 <warn@@Base+0x1b0c>
   144d0:	tst	r3, #2
   144d4:	add	r0, r0, #72	; 0x48
   144d8:	beq	14508 <warn@@Base+0x1b30>
   144dc:	bl	152b4 <warn@@Base+0x28dc>
   144e0:	ldr	r3, [r4]
   144e4:	tst	r3, #4
   144e8:	beq	14518 <warn@@Base+0x1b40>
   144ec:	tst	r3, #8
   144f0:	beq	1452c <warn@@Base+0x1b54>
   144f4:	tst	r3, #16
   144f8:	popne	{r4, pc}
   144fc:	add	r0, r4, #464	; 0x1d0
   14500:	pop	{r4, lr}
   14504:	b	1535c <warn@@Base+0x2984>
   14508:	bl	152a4 <warn@@Base+0x28cc>
   1450c:	ldr	r3, [r4]
   14510:	tst	r3, #4
   14514:	bne	144ec <warn@@Base+0x1b14>
   14518:	add	r0, r4, #208	; 0xd0
   1451c:	bl	152c4 <warn@@Base+0x28ec>
   14520:	ldr	r3, [r4]
   14524:	tst	r3, #8
   14528:	bne	144f4 <warn@@Base+0x1b1c>
   1452c:	add	r0, r4, #336	; 0x150
   14530:	bl	152d4 <warn@@Base+0x28fc>
   14534:	ldr	r3, [r4]
   14538:	tst	r3, #16
   1453c:	popne	{r4, pc}
   14540:	b	144fc <warn@@Base+0x1b24>
   14544:	ldr	r3, [r0]
   14548:	cmp	r3, #0
   1454c:	ldrne	r0, [r3, r0]
   14550:	moveq	r0, r3
   14554:	bx	lr
   14558:	mov	r0, #9
   1455c:	bx	lr
   14560:	nop	{0}
   14564:	bx	lr
   14568:	push	{r4, r5, r6, lr}
   1456c:	mov	r4, r0
   14570:	mov	r5, r1
   14574:	b	1459c <warn@@Base+0x1bc4>
   14578:	ldr	ip, [r5, #64]	; 0x40
   1457c:	mov	r0, #1
   14580:	ldr	r3, [r4, #16]
   14584:	mov	r1, r4
   14588:	mov	r2, r5
   1458c:	str	ip, [r4, #20]
   14590:	blx	r3
   14594:	cmp	r0, #8
   14598:	bne	145b4 <warn@@Base+0x1bdc>
   1459c:	mov	r0, r4
   145a0:	ldr	r1, [r5, #64]	; 0x40
   145a4:	bl	14390 <warn@@Base+0x19b8>
   145a8:	subs	r6, r0, #0
   145ac:	beq	14578 <warn@@Base+0x1ba0>
   145b0:	bl	10ebc <abort@plt>
   145b4:	cmp	r0, #7
   145b8:	bne	145b0 <warn@@Base+0x1bd8>
   145bc:	mov	r0, r6
   145c0:	ldr	r1, [r5, #64]	; 0x40
   145c4:	bl	14560 <warn@@Base+0x1b88>
   145c8:	add	r0, r5, #4
   145cc:	bl	15290 <warn@@Base+0x28b8>
   145d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   145d4:	add	r5, r1, #4
   145d8:	sub	sp, sp, #980	; 0x3d4
   145dc:	mov	r4, r0
   145e0:	mov	ip, r2
   145e4:	add	r3, sp, #20
   145e8:	str	r3, [sp, #12]
   145ec:	add	lr, sp, #20
   145f0:	ldm	r5!, {r0, r1, r2, r3}
   145f4:	cmp	ip, #0
   145f8:	ldr	r9, [r4, #12]
   145fc:	mov	r8, #0
   14600:	ldr	sl, [r4, #24]
   14604:	movne	fp, #10
   14608:	moveq	fp, #9
   1460c:	add	r6, sp, #16
   14610:	stmia	lr!, {r0, r1, r2, r3}
   14614:	add	r7, sp, #496	; 0x1f0
   14618:	ldm	r5!, {r0, r1, r2, r3}
   1461c:	stmia	lr!, {r0, r1, r2, r3}
   14620:	ldm	r5!, {r0, r1, r2, r3}
   14624:	stmia	lr!, {r0, r1, r2, r3}
   14628:	ldm	r5, {r0, r1, r2, r3}
   1462c:	stm	lr, {r0, r1, r2, r3}
   14630:	mov	r0, r4
   14634:	ldr	r1, [sp, #80]	; 0x50
   14638:	str	r8, [sp, #16]
   1463c:	bl	14390 <warn@@Base+0x19b8>
   14640:	mov	r5, r0
   14644:	cmp	r5, #0
   14648:	beq	14684 <warn@@Base+0x1cac>
   1464c:	ldr	r0, [sp, #72]	; 0x48
   14650:	mov	r2, r4
   14654:	str	r6, [sp]
   14658:	orr	r1, fp, #16
   1465c:	str	sl, [sp, #4]
   14660:	mov	r3, r4
   14664:	str	r0, [sp, #84]	; 0x54
   14668:	mov	r0, #1
   1466c:	blx	r9
   14670:	cmp	r0, #0
   14674:	bne	14718 <warn@@Base+0x1d40>
   14678:	mov	r0, r5
   1467c:	add	sp, sp, #980	; 0x3d4
   14680:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14684:	ldr	r3, [sp, #80]	; 0x50
   14688:	mov	r1, r6
   1468c:	mov	r2, #480	; 0x1e0
   14690:	mov	r0, r7
   14694:	str	r3, [r4, #20]
   14698:	bl	10cf4 <memcpy@plt>
   1469c:	ldr	r3, [r4, #16]
   146a0:	mov	r1, r4
   146a4:	mov	r2, r7
   146a8:	mov	r0, fp
   146ac:	blx	r3
   146b0:	ldr	r3, [sp, #552]	; 0x228
   146b4:	mov	r1, fp
   146b8:	str	r6, [sp]
   146bc:	str	sl, [sp, #4]
   146c0:	mov	r2, r4
   146c4:	str	r3, [sp, #84]	; 0x54
   146c8:	mov	r3, r4
   146cc:	mov	r8, r0
   146d0:	mov	r0, #1
   146d4:	blx	r9
   146d8:	cmp	r0, #0
   146dc:	bne	14718 <warn@@Base+0x1d40>
   146e0:	mov	r0, r6
   146e4:	mov	r1, r7
   146e8:	mov	r2, #480	; 0x1e0
   146ec:	bl	10cf4 <memcpy@plt>
   146f0:	cmp	r8, #8
   146f4:	bne	14710 <warn@@Base+0x1d38>
   146f8:	mov	r0, r4
   146fc:	ldr	r1, [sp, #80]	; 0x50
   14700:	bl	14390 <warn@@Base+0x19b8>
   14704:	mov	fp, #9
   14708:	mov	r5, r0
   1470c:	b	14644 <warn@@Base+0x1c6c>
   14710:	cmp	r8, #7
   14714:	beq	14724 <warn@@Base+0x1d4c>
   14718:	mov	r0, #9
   1471c:	add	sp, sp, #980	; 0x3d4
   14720:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14724:	mov	r0, r5
   14728:	ldr	r1, [sp, #80]	; 0x50
   1472c:	bl	14560 <warn@@Base+0x1b88>
   14730:	add	r0, sp, #20
   14734:	bl	15290 <warn@@Base+0x28b8>
   14738:	ldr	r0, [r0, #68]	; 0x44
   1473c:	bx	lr
   14740:	ldr	r3, [r1, #60]	; 0x3c
   14744:	push	{r4, r5, r6, r7, lr}
   14748:	add	lr, r1, #4
   1474c:	str	r3, [r1, #64]	; 0x40
   14750:	mov	r7, r1
   14754:	mov	r4, r0
   14758:	sub	sp, sp, #484	; 0x1e4
   1475c:	ldm	lr!, {r0, r1, r2, r3}
   14760:	add	ip, sp, #4
   14764:	add	r6, sp, #480	; 0x1e0
   14768:	mvn	r5, #0
   1476c:	stmia	ip!, {r0, r1, r2, r3}
   14770:	ldm	lr!, {r0, r1, r2, r3}
   14774:	stmia	ip!, {r0, r1, r2, r3}
   14778:	ldm	lr!, {r0, r1, r2, r3}
   1477c:	stmia	ip!, {r0, r1, r2, r3}
   14780:	ldm	lr, {r0, r1, r2, r3}
   14784:	stm	ip, {r0, r1, r2, r3}
   14788:	str	r5, [r6, #-480]!	; 0xfffffe20
   1478c:	b	147ac <warn@@Base+0x1dd4>
   14790:	ldr	r3, [r4, #16]
   14794:	mov	r1, r4
   14798:	mov	r2, sp
   1479c:	blx	r3
   147a0:	cmp	r0, #8
   147a4:	mov	r5, r0
   147a8:	bne	147cc <warn@@Base+0x1df4>
   147ac:	mov	r0, r4
   147b0:	ldr	r1, [sp, #64]	; 0x40
   147b4:	bl	14390 <warn@@Base+0x19b8>
   147b8:	cmp	r0, #0
   147bc:	beq	14790 <warn@@Base+0x1db8>
   147c0:	mov	r0, #9
   147c4:	add	sp, sp, #484	; 0x1e4
   147c8:	pop	{r4, r5, r6, r7, pc}
   147cc:	mov	r0, sp
   147d0:	bl	144bc <warn@@Base+0x1ae4>
   147d4:	cmp	r5, #6
   147d8:	bne	147c0 <warn@@Base+0x1de8>
   147dc:	mov	r0, r4
   147e0:	mov	r1, r7
   147e4:	bl	14568 <warn@@Base+0x1b90>
   147e8:	push	{r4}		; (str r4, [sp, #-4]!)
   147ec:	ldr	r4, [r3, #60]	; 0x3c
   147f0:	str	r1, [r0, #12]
   147f4:	mov	r1, r3
   147f8:	str	r2, [r0, #24]
   147fc:	mov	r2, #0
   14800:	str	r4, [r3, #64]	; 0x40
   14804:	pop	{r4}		; (ldr r4, [sp], #4)
   14808:	b	145d0 <warn@@Base+0x1bf8>
   1480c:	push	{r4, r5, r6, lr}
   14810:	mov	r4, r0
   14814:	ldr	r6, [r0, #12]
   14818:	mov	r5, r1
   1481c:	ldr	r3, [r0, #20]
   14820:	cmp	r6, #0
   14824:	str	r3, [r1, #64]	; 0x40
   14828:	beq	14838 <warn@@Base+0x1e60>
   1482c:	mov	r2, #1
   14830:	bl	145d0 <warn@@Base+0x1bf8>
   14834:	bl	10ebc <abort@plt>
   14838:	ldr	r3, [r0, #16]
   1483c:	mov	r1, r4
   14840:	mov	r0, #2
   14844:	mov	r2, r5
   14848:	blx	r3
   1484c:	cmp	r0, #7
   14850:	beq	1486c <warn@@Base+0x1e94>
   14854:	cmp	r0, #8
   14858:	bne	14868 <warn@@Base+0x1e90>
   1485c:	mov	r0, r4
   14860:	mov	r1, r5
   14864:	bl	14568 <warn@@Base+0x1b90>
   14868:	bl	10ebc <abort@plt>
   1486c:	mov	r0, r6
   14870:	ldr	r1, [r5, #64]	; 0x40
   14874:	bl	14560 <warn@@Base+0x1b88>
   14878:	add	r0, r5, #4
   1487c:	bl	15290 <warn@@Base+0x28b8>
   14880:	ldr	r2, [r0, #12]
   14884:	cmp	r2, #0
   14888:	beq	1489c <warn@@Base+0x1ec4>
   1488c:	ldr	ip, [r1, #60]	; 0x3c
   14890:	mov	r2, #0
   14894:	str	ip, [r1, #64]	; 0x40
   14898:	b	145d0 <warn@@Base+0x1bf8>
   1489c:	b	14740 <warn@@Base+0x1d68>
   148a0:	bx	lr
   148a4:	push	{r3, lr}
   148a8:	ldr	r3, [r0, #8]
   148ac:	cmp	r3, #0
   148b0:	popeq	{r3, pc}
   148b4:	mov	r1, r0
   148b8:	mov	r0, #1
   148bc:	blx	r3
   148c0:	pop	{r3, pc}
   148c4:	cmp	r1, #4
   148c8:	addls	pc, pc, r1, lsl #2
   148cc:	b	14900 <warn@@Base+0x1f28>
   148d0:	b	148ec <warn@@Base+0x1f14>
   148d4:	b	148e4 <warn@@Base+0x1f0c>
   148d8:	b	14900 <warn@@Base+0x1f28>
   148dc:	b	148e4 <warn@@Base+0x1f0c>
   148e0:	b	148e4 <warn@@Base+0x1f0c>
   148e4:	mov	r0, #1
   148e8:	bx	lr
   148ec:	cmp	r2, #15
   148f0:	cmpls	r3, #0
   148f4:	moveq	r3, #0
   148f8:	movne	r3, #1
   148fc:	beq	14908 <warn@@Base+0x1f30>
   14900:	mov	r0, #2
   14904:	bx	lr
   14908:	add	r2, r0, r2, lsl #2
   1490c:	mov	r0, r3
   14910:	ldr	r3, [r2, #4]
   14914:	ldr	r2, [sp]
   14918:	str	r3, [r2]
   1491c:	bx	lr
   14920:	push	{lr}		; (str lr, [sp, #-4]!)
   14924:	sub	sp, sp, #20
   14928:	mov	r2, r1
   1492c:	mov	r1, #0
   14930:	add	ip, sp, #12
   14934:	mov	r3, r1
   14938:	str	ip, [sp]
   1493c:	bl	148c4 <warn@@Base+0x1eec>
   14940:	ldr	r0, [sp, #12]
   14944:	add	sp, sp, #20
   14948:	pop	{pc}		; (ldr pc, [sp], #4)
   1494c:	cmp	r1, #4
   14950:	addls	pc, pc, r1, lsl #2
   14954:	b	14988 <warn@@Base+0x1fb0>
   14958:	b	14974 <warn@@Base+0x1f9c>
   1495c:	b	1496c <warn@@Base+0x1f94>
   14960:	b	14988 <warn@@Base+0x1fb0>
   14964:	b	1496c <warn@@Base+0x1f94>
   14968:	b	1496c <warn@@Base+0x1f94>
   1496c:	mov	r0, #1
   14970:	bx	lr
   14974:	cmp	r2, #15
   14978:	cmpls	r3, #0
   1497c:	moveq	r3, #0
   14980:	movne	r3, #1
   14984:	beq	14990 <warn@@Base+0x1fb8>
   14988:	mov	r0, #2
   1498c:	bx	lr
   14990:	ldr	ip, [sp]
   14994:	add	r2, r0, r2, lsl #2
   14998:	mov	r0, r3
   1499c:	ldr	r1, [ip]
   149a0:	str	r1, [r2, #4]
   149a4:	bx	lr
   149a8:	push	{lr}		; (str lr, [sp, #-4]!)
   149ac:	sub	sp, sp, #20
   149b0:	add	ip, sp, #16
   149b4:	mov	lr, r1
   149b8:	mov	r1, #0
   149bc:	str	r2, [ip, #-4]!
   149c0:	mov	r3, r1
   149c4:	str	ip, [sp]
   149c8:	mov	r2, lr
   149cc:	bl	1494c <warn@@Base+0x1f74>
   149d0:	add	sp, sp, #20
   149d4:	pop	{pc}		; (ldr pc, [sp], #4)
   149d8:	ldr	r3, [r2, #60]	; 0x3c
   149dc:	push	{r4, r5, r6, r7, r8, lr}
   149e0:	add	lr, r2, #4
   149e4:	str	r3, [r2, #64]	; 0x40
   149e8:	mov	r8, r0
   149ec:	mov	r7, r1
   149f0:	sub	sp, sp, #568	; 0x238
   149f4:	ldm	lr!, {r0, r1, r2, r3}
   149f8:	add	ip, sp, #92	; 0x5c
   149fc:	mvn	r6, #0
   14a00:	add	r4, sp, #88	; 0x58
   14a04:	stmia	ip!, {r0, r1, r2, r3}
   14a08:	ldm	lr!, {r0, r1, r2, r3}
   14a0c:	stmia	ip!, {r0, r1, r2, r3}
   14a10:	ldm	lr!, {r0, r1, r2, r3}
   14a14:	stmia	ip!, {r0, r1, r2, r3}
   14a18:	ldm	lr, {r0, r1, r2, r3}
   14a1c:	stm	ip, {r0, r1, r2, r3}
   14a20:	str	r6, [sp, #88]	; 0x58
   14a24:	b	14a64 <warn@@Base+0x208c>
   14a28:	bl	149a8 <warn@@Base+0x1fd0>
   14a2c:	mov	r1, r7
   14a30:	mov	r0, r4
   14a34:	blx	r8
   14a38:	mov	r1, sp
   14a3c:	mov	r2, r4
   14a40:	cmp	r0, #0
   14a44:	mov	r0, #8
   14a48:	bne	14a84 <warn@@Base+0x20ac>
   14a4c:	ldr	r3, [sp, #16]
   14a50:	blx	r3
   14a54:	cmp	r0, #9
   14a58:	cmpne	r0, #5
   14a5c:	mov	r6, r0
   14a60:	beq	14a88 <warn@@Base+0x20b0>
   14a64:	ldr	r1, [sp, #152]	; 0x98
   14a68:	mov	r0, sp
   14a6c:	bl	14390 <warn@@Base+0x19b8>
   14a70:	mov	r2, sp
   14a74:	mov	r1, #12
   14a78:	cmp	r0, #0
   14a7c:	mov	r0, r4
   14a80:	beq	14a28 <warn@@Base+0x2050>
   14a84:	mov	r6, #9
   14a88:	mov	r0, r4
   14a8c:	bl	144bc <warn@@Base+0x1ae4>
   14a90:	mov	r0, r6
   14a94:	add	sp, sp, #568	; 0x238
   14a98:	pop	{r4, r5, r6, r7, r8, pc}
   14a9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14aa0:	mov	r4, r1
   14aa4:	ldr	r1, [r1, #76]	; 0x4c
   14aa8:	mov	r8, r2
   14aac:	sub	sp, sp, #44	; 0x2c
   14ab0:	subs	r6, r3, #0
   14ab4:	ldr	ip, [pc, #1064]	; 14ee4 <warn@@Base+0x250c>
   14ab8:	add	r3, r1, #4
   14abc:	ldr	r2, [r1]
   14ac0:	and	r7, r0, #3
   14ac4:	add	ip, pc, ip
   14ac8:	str	r3, [sp, #32]
   14acc:	str	ip, [sp, #4]
   14ad0:	str	r2, [sp, #28]
   14ad4:	bne	14c80 <warn@@Base+0x22a8>
   14ad8:	lsl	r2, r2, #8
   14adc:	strb	r6, [sp, #37]	; 0x25
   14ae0:	str	r2, [sp, #28]
   14ae4:	mov	r2, #3
   14ae8:	strb	r2, [sp, #36]	; 0x24
   14aec:	cmp	r7, #2
   14af0:	ldr	r2, [r4, #80]	; 0x50
   14af4:	ldreq	r3, [r4, #56]	; 0x38
   14af8:	ands	r2, r2, #1
   14afc:	bne	14c54 <warn@@Base+0x227c>
   14b00:	eor	r0, r0, #8
   14b04:	str	r2, [sp, #8]
   14b08:	ubfx	r0, r0, #3, #1
   14b0c:	str	r0, [sp, #12]
   14b10:	ldr	r9, [r3]
   14b14:	cmp	r9, #0
   14b18:	beq	14c5c <warn@@Base+0x2284>
   14b1c:	cmp	r6, #2
   14b20:	mov	r0, r8
   14b24:	addeq	r5, r3, #8
   14b28:	addne	r5, r3, #4
   14b2c:	ldreq	sl, [r3, #4]
   14b30:	mov	r1, #15
   14b34:	ldrhne	sl, [r3, #2]
   14b38:	ldrhne	r9, [r3]
   14b3c:	ldr	r3, [r4, #72]	; 0x48
   14b40:	bic	fp, sl, #1
   14b44:	add	fp, fp, r3
   14b48:	bl	14920 <warn@@Base+0x1f48>
   14b4c:	cmp	fp, r0
   14b50:	movhi	r0, #0
   14b54:	bhi	14b6c <warn@@Base+0x2194>
   14b58:	bic	r3, r9, #1
   14b5c:	add	fp, fp, r3
   14b60:	cmp	r0, fp
   14b64:	movcs	r0, #0
   14b68:	movcc	r0, #1
   14b6c:	and	sl, sl, #1
   14b70:	and	r9, r9, #1
   14b74:	orr	r9, r9, sl, lsl #1
   14b78:	cmp	r9, #1
   14b7c:	beq	14cf8 <warn@@Base+0x2320>
   14b80:	bcc	14cdc <warn@@Base+0x2304>
   14b84:	cmp	r9, #2
   14b88:	bne	14c70 <warn@@Base+0x2298>
   14b8c:	ldr	r3, [r5]
   14b90:	cmp	r7, #0
   14b94:	bic	fp, r3, #-2147483648	; 0x80000000
   14b98:	bne	14cac <warn@@Base+0x22d4>
   14b9c:	cmp	r0, #0
   14ba0:	beq	14cc8 <warn@@Base+0x22f0>
   14ba4:	ldr	r2, [sp, #12]
   14ba8:	cmp	fp, #0
   14bac:	orreq	r2, r2, #1
   14bb0:	cmp	r2, #0
   14bb4:	beq	14cc8 <warn@@Base+0x22f0>
   14bb8:	cmp	fp, #0
   14bbc:	beq	14c30 <warn@@Base+0x2258>
   14bc0:	add	r2, r4, #88	; 0x58
   14bc4:	add	ip, sp, #24
   14bc8:	mov	sl, r7
   14bcc:	str	r7, [sp, #20]
   14bd0:	str	r6, [sp, #16]
   14bd4:	add	r9, r5, #4
   14bd8:	mov	r7, r2
   14bdc:	mov	r6, ip
   14be0:	b	14bf0 <warn@@Base+0x2218>
   14be4:	cmp	r3, fp
   14be8:	mov	sl, r3
   14bec:	beq	14c30 <warn@@Base+0x2258>
   14bf0:	mov	r0, r9
   14bf4:	str	r7, [sp, #24]
   14bf8:	bl	14544 <warn@@Base+0x1b6c>
   14bfc:	mov	r3, r6
   14c00:	mov	r2, #0
   14c04:	add	r9, r9, #4
   14c08:	mov	r1, r0
   14c0c:	mov	r0, r4
   14c10:	bl	10df0 <__cxa_type_match@plt>
   14c14:	add	r3, sl, #1
   14c18:	cmp	r0, #0
   14c1c:	beq	14be4 <warn@@Base+0x220c>
   14c20:	cmp	fp, sl
   14c24:	ldr	r7, [sp, #20]
   14c28:	ldr	r6, [sp, #16]
   14c2c:	bne	14cc4 <warn@@Base+0x22ec>
   14c30:	mov	r0, r8
   14c34:	mov	r1, #13
   14c38:	bl	14920 <warn@@Base+0x1f48>
   14c3c:	ldr	r2, [sp, #24]
   14c40:	str	r5, [r4, #40]	; 0x28
   14c44:	mov	r3, #6
   14c48:	str	r2, [r4, #36]	; 0x24
   14c4c:	str	r0, [r4, #32]
   14c50:	b	14c74 <warn@@Base+0x229c>
   14c54:	mov	ip, #0
   14c58:	str	ip, [sp, #8]
   14c5c:	cmp	r6, #2
   14c60:	ble	14d54 <warn@@Base+0x237c>
   14c64:	bl	14558 <warn@@Base+0x1b80>
   14c68:	cmp	r0, #0
   14c6c:	beq	14d68 <warn@@Base+0x2390>
   14c70:	mov	r3, #9
   14c74:	mov	r0, r3
   14c78:	add	sp, sp, #44	; 0x2c
   14c7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14c80:	cmp	r6, #2
   14c84:	bgt	14aec <warn@@Base+0x2114>
   14c88:	lsr	r1, r2, #16
   14c8c:	strb	r1, [sp, #37]	; 0x25
   14c90:	lsl	r2, r2, #16
   14c94:	mov	ip, #2
   14c98:	uxtb	r1, r1
   14c9c:	str	r2, [sp, #28]
   14ca0:	strb	ip, [sp, #36]	; 0x24
   14ca4:	add	r3, r3, r1, lsl #2
   14ca8:	b	14aec <warn@@Base+0x2114>
   14cac:	mov	r0, r8
   14cb0:	mov	r1, #13
   14cb4:	ldr	r9, [r4, #32]
   14cb8:	bl	14920 <warn@@Base+0x1f48>
   14cbc:	cmp	r9, r0
   14cc0:	beq	14e08 <warn@@Base+0x2430>
   14cc4:	ldr	r3, [r5]
   14cc8:	cmp	r3, #0
   14ccc:	addlt	r5, r5, #4
   14cd0:	add	fp, fp, #1
   14cd4:	add	r3, r5, fp, lsl #2
   14cd8:	b	14b10 <warn@@Base+0x2138>
   14cdc:	cmp	r7, #0
   14ce0:	moveq	r0, #0
   14ce4:	andne	r0, r0, #1
   14ce8:	cmp	r0, #0
   14cec:	bne	14e6c <warn@@Base+0x2494>
   14cf0:	add	r3, r5, #4
   14cf4:	b	14b10 <warn@@Base+0x2138>
   14cf8:	cmp	r7, #0
   14cfc:	bne	14db4 <warn@@Base+0x23dc>
   14d00:	cmp	r0, #0
   14d04:	beq	14d4c <warn@@Base+0x2374>
   14d08:	ldm	r5, {r2, r3}
   14d0c:	cmn	r3, #2
   14d10:	lsr	r9, r2, #31
   14d14:	beq	14c70 <warn@@Base+0x2298>
   14d18:	cmn	r3, #1
   14d1c:	add	r3, r4, #88	; 0x58
   14d20:	str	r3, [sp, #24]
   14d24:	beq	14e48 <warn@@Base+0x2470>
   14d28:	add	r0, r5, #4
   14d2c:	bl	14544 <warn@@Base+0x1b6c>
   14d30:	mov	r2, r9
   14d34:	add	r3, sp, #24
   14d38:	mov	r1, r0
   14d3c:	mov	r0, r4
   14d40:	bl	10df0 <__cxa_type_match@plt>
   14d44:	cmp	r0, #0
   14d48:	bne	14eb4 <warn@@Base+0x24dc>
   14d4c:	add	r3, r5, #8
   14d50:	b	14b10 <warn@@Base+0x2138>
   14d54:	mov	r0, r8
   14d58:	add	r1, sp, #28
   14d5c:	bl	154cc <warn@@Base+0x2af4>
   14d60:	cmp	r0, #0
   14d64:	bne	14c70 <warn@@Base+0x2298>
   14d68:	ldr	ip, [sp, #8]
   14d6c:	cmp	ip, #0
   14d70:	moveq	r3, #8
   14d74:	beq	14c74 <warn@@Base+0x229c>
   14d78:	mov	r1, #15
   14d7c:	mov	r0, r8
   14d80:	bl	14920 <warn@@Base+0x1f48>
   14d84:	mov	r1, #14
   14d88:	mov	r2, r0
   14d8c:	mov	r0, r8
   14d90:	bl	149a8 <warn@@Base+0x1fd0>
   14d94:	ldr	r3, [pc, #332]	; 14ee8 <warn@@Base+0x2510>
   14d98:	ldr	ip, [sp, #4]
   14d9c:	mov	r0, r8
   14da0:	mov	r1, #15
   14da4:	ldr	r2, [ip, r3]
   14da8:	bl	149a8 <warn@@Base+0x1fd0>
   14dac:	mov	r3, #7
   14db0:	b	14c74 <warn@@Base+0x229c>
   14db4:	mov	r0, r8
   14db8:	mov	r1, #13
   14dbc:	ldr	r9, [r4, #32]
   14dc0:	bl	14920 <warn@@Base+0x1f48>
   14dc4:	cmp	r9, r0
   14dc8:	bne	14d4c <warn@@Base+0x2374>
   14dcc:	ldr	r3, [r4, #40]	; 0x28
   14dd0:	cmp	r5, r3
   14dd4:	bne	14d4c <warn@@Base+0x2374>
   14dd8:	mov	r0, r5
   14ddc:	bl	14274 <warn@@Base+0x189c>
   14de0:	mov	r1, #15
   14de4:	mov	r2, r0
   14de8:	mov	r0, r8
   14dec:	bl	149a8 <warn@@Base+0x1fd0>
   14df0:	mov	r0, r8
   14df4:	mov	r2, r4
   14df8:	mov	r1, #0
   14dfc:	bl	149a8 <warn@@Base+0x1fd0>
   14e00:	mov	r3, #7
   14e04:	b	14c74 <warn@@Base+0x229c>
   14e08:	ldr	r3, [r4, #40]	; 0x28
   14e0c:	cmp	r5, r3
   14e10:	bne	14cc4 <warn@@Base+0x22ec>
   14e14:	mov	r2, #4
   14e18:	mov	r3, #0
   14e1c:	str	fp, [r4, #40]	; 0x28
   14e20:	str	r3, [r4, #44]	; 0x2c
   14e24:	add	r3, r5, r2
   14e28:	str	r2, [r4, #48]	; 0x30
   14e2c:	str	r3, [r4, #52]	; 0x34
   14e30:	ldr	r3, [r5]
   14e34:	cmp	r3, #0
   14e38:	blt	14ea8 <warn@@Base+0x24d0>
   14e3c:	mov	ip, #1
   14e40:	str	ip, [sp, #8]
   14e44:	b	14cd0 <warn@@Base+0x22f8>
   14e48:	mov	r0, r8
   14e4c:	mov	r1, #13
   14e50:	bl	14920 <warn@@Base+0x1f48>
   14e54:	str	r0, [r4, #32]
   14e58:	ldr	r3, [sp, #24]
   14e5c:	str	r3, [r4, #36]	; 0x24
   14e60:	str	r5, [r4, #40]	; 0x28
   14e64:	mov	r3, #6
   14e68:	b	14c74 <warn@@Base+0x229c>
   14e6c:	mov	r0, r5
   14e70:	add	r5, r5, #4
   14e74:	bl	14274 <warn@@Base+0x189c>
   14e78:	str	r5, [r4, #56]	; 0x38
   14e7c:	mov	r6, r0
   14e80:	mov	r0, r4
   14e84:	bl	10d9c <__cxa_begin_cleanup@plt>
   14e88:	cmp	r0, #0
   14e8c:	beq	14c70 <warn@@Base+0x2298>
   14e90:	mov	r0, r8
   14e94:	mov	r2, r6
   14e98:	mov	r1, #15
   14e9c:	bl	149a8 <warn@@Base+0x1fd0>
   14ea0:	mov	r3, #7
   14ea4:	b	14c74 <warn@@Base+0x229c>
   14ea8:	add	r0, fp, #1
   14eac:	add	r0, r5, r0, lsl #2
   14eb0:	b	14ddc <warn@@Base+0x2404>
   14eb4:	mov	r9, r0
   14eb8:	mov	r1, #13
   14ebc:	mov	r0, r8
   14ec0:	bl	14920 <warn@@Base+0x1f48>
   14ec4:	cmp	r9, #2
   14ec8:	str	r0, [r4, #32]
   14ecc:	bne	14e58 <warn@@Base+0x2480>
   14ed0:	ldr	r2, [sp, #24]
   14ed4:	mov	r3, r4
   14ed8:	str	r2, [r3, #44]!	; 0x2c
   14edc:	str	r3, [r4, #36]	; 0x24
   14ee0:	b	14e60 <warn@@Base+0x2488>
   14ee4:	andeq	r2, r1, r4, lsr r5
   14ee8:	ldrdeq	r0, [r0], -r8
   14eec:	mov	r3, #0
   14ef0:	b	14a9c <warn@@Base+0x20c4>
   14ef4:	mov	r3, #1
   14ef8:	b	14a9c <warn@@Base+0x20c4>
   14efc:	mov	r3, #2
   14f00:	b	14a9c <warn@@Base+0x20c4>
   14f04:	push	{r4, r5, r6, r7, r8, lr}
   14f08:	mov	r4, r0
   14f0c:	sub	sp, sp, #272	; 0x110
   14f10:	cmp	r1, #4
   14f14:	addls	pc, pc, r1, lsl #2
   14f18:	b	14f38 <warn@@Base+0x2560>
   14f1c:	b	1512c <warn@@Base+0x2754>
   14f20:	b	14fac <warn@@Base+0x25d4>
   14f24:	b	14f38 <warn@@Base+0x2560>
   14f28:	b	14f30 <warn@@Base+0x2558>
   14f2c:	b	14f44 <warn@@Base+0x256c>
   14f30:	cmp	r3, #3
   14f34:	beq	15170 <warn@@Base+0x2798>
   14f38:	mov	r0, #2
   14f3c:	add	sp, sp, #272	; 0x110
   14f40:	pop	{r4, r5, r6, r7, r8, pc}
   14f44:	cmp	r2, #16
   14f48:	cmpls	r3, #0
   14f4c:	bne	14f38 <warn@@Base+0x2560>
   14f50:	ldr	r3, [r0]
   14f54:	tst	r3, #16
   14f58:	bne	151ec <warn@@Base+0x2814>
   14f5c:	add	r5, sp, #136	; 0x88
   14f60:	str	r2, [sp, #4]
   14f64:	mov	r0, r5
   14f68:	bl	15370 <warn@@Base+0x2998>
   14f6c:	ldr	r1, [r4, #56]	; 0x38
   14f70:	ldr	r2, [sp, #4]
   14f74:	mov	r3, #0
   14f78:	mov	r0, #1
   14f7c:	ands	ip, r2, r0, lsl r3
   14f80:	ldrne	ip, [r1]
   14f84:	addne	r1, r1, #4
   14f88:	strne	ip, [r5, r3, lsl #2]
   14f8c:	add	r3, r3, #1
   14f90:	cmp	r3, #4
   14f94:	bne	14f7c <warn@@Base+0x25a4>
   14f98:	mov	r0, r5
   14f9c:	str	r1, [r4, #56]	; 0x38
   14fa0:	bl	1535c <warn@@Base+0x2984>
   14fa4:	mov	r0, #0
   14fa8:	b	14f3c <warn@@Base+0x2564>
   14fac:	bic	r1, r3, #4
   14fb0:	cmp	r1, #1
   14fb4:	bne	14f38 <warn@@Base+0x2560>
   14fb8:	cmp	r3, #1
   14fbc:	lsr	r5, r2, #16
   14fc0:	uxth	r6, r2
   14fc4:	add	r2, r6, r5
   14fc8:	movne	r1, #32
   14fcc:	moveq	r1, #16
   14fd0:	cmp	r1, r2
   14fd4:	bcc	14f38 <warn@@Base+0x2560>
   14fd8:	subs	r0, r3, #1
   14fdc:	rsbs	r7, r0, #0
   14fe0:	adcs	r7, r7, r0
   14fe4:	cmp	r5, #15
   14fe8:	movls	r1, #0
   14fec:	movhi	r1, #1
   14ff0:	tst	r7, r1
   14ff4:	bne	14f38 <warn@@Base+0x2560>
   14ff8:	cmp	r1, #0
   14ffc:	movne	r8, r6
   15000:	bne	15010 <warn@@Base+0x2638>
   15004:	cmp	r2, #16
   15008:	bls	15214 <warn@@Base+0x283c>
   1500c:	sub	r8, r2, #16
   15010:	cmp	r8, #0
   15014:	cmpne	r3, #5
   15018:	bne	14f38 <warn@@Base+0x2560>
   1501c:	cmp	r5, #15
   15020:	bhi	15050 <warn@@Base+0x2678>
   15024:	ldr	r2, [r4]
   15028:	tst	r2, #1
   1502c:	beq	15050 <warn@@Base+0x2678>
   15030:	cmp	r3, #5
   15034:	mov	r0, r4
   15038:	bic	r3, r2, #1
   1503c:	str	r3, [r4]
   15040:	beq	15280 <warn@@Base+0x28a8>
   15044:	bic	r2, r2, #3
   15048:	str	r2, [r0], #72	; 0x48
   1504c:	bl	152ac <warn@@Base+0x28d4>
   15050:	cmp	r8, #0
   15054:	beq	15064 <warn@@Base+0x268c>
   15058:	ldr	r3, [r4]
   1505c:	tst	r3, #4
   15060:	bne	15258 <warn@@Base+0x2880>
   15064:	cmp	r7, #0
   15068:	bne	1526c <warn@@Base+0x2894>
   1506c:	cmp	r5, #15
   15070:	bls	1523c <warn@@Base+0x2864>
   15074:	cmp	r8, #0
   15078:	bne	15248 <warn@@Base+0x2870>
   1507c:	ldr	ip, [r4, #56]	; 0x38
   15080:	cmp	r6, #0
   15084:	mov	r2, ip
   15088:	ble	150bc <warn@@Base+0x26e4>
   1508c:	add	r0, sp, #136	; 0x88
   15090:	lsl	r6, r6, #1
   15094:	add	r0, r0, r5, lsl #3
   15098:	sub	r1, r6, #1
   1509c:	rsb	r0, ip, r0
   150a0:	sub	r3, ip, #4
   150a4:	sub	r1, r1, #1
   150a8:	ldr	r2, [r3, #4]!
   150ac:	cmn	r1, #1
   150b0:	str	r2, [r0, r3]
   150b4:	bne	150a4 <warn@@Base+0x26cc>
   150b8:	add	r2, ip, r6, lsl #2
   150bc:	cmp	r8, #0
   150c0:	beq	15100 <warn@@Base+0x2728>
   150c4:	cmp	r5, #16
   150c8:	movcs	r0, r5
   150cc:	movcc	r0, #16
   150d0:	add	r6, sp, #272	; 0x110
   150d4:	lsl	r1, r8, #1
   150d8:	mov	ip, r2
   150dc:	add	r0, r6, r0, lsl #3
   150e0:	sub	r3, r1, #1
   150e4:	sub	r0, r0, #392	; 0x188
   150e8:	sub	r3, r3, #1
   150ec:	ldr	r6, [ip], #4
   150f0:	cmn	r3, #1
   150f4:	str	r6, [r0], #4
   150f8:	bne	150e8 <warn@@Base+0x2710>
   150fc:	add	r2, r2, r1, lsl #2
   15100:	cmp	r7, #0
   15104:	bne	1521c <warn@@Base+0x2844>
   15108:	cmp	r5, #15
   1510c:	str	r2, [r4, #56]	; 0x38
   15110:	bls	15230 <warn@@Base+0x2858>
   15114:	cmp	r8, #0
   15118:	beq	15124 <warn@@Base+0x274c>
   1511c:	add	r0, sp, #8
   15120:	bl	152c4 <warn@@Base+0x28ec>
   15124:	mov	r0, #0
   15128:	b	14f3c <warn@@Base+0x2564>
   1512c:	cmp	r3, #0
   15130:	bne	14f38 <warn@@Base+0x2560>
   15134:	ldr	r1, [r0, #56]	; 0x38
   15138:	uxth	r5, r2
   1513c:	mov	ip, #1
   15140:	ands	r0, r5, ip, lsl r3
   15144:	add	r0, r4, r3, lsl #2
   15148:	add	r3, r3, #1
   1514c:	ldrne	r6, [r1]
   15150:	addne	r1, r1, #4
   15154:	strne	r6, [r0, #4]
   15158:	cmp	r3, #16
   1515c:	bne	15140 <warn@@Base+0x2768>
   15160:	ands	r0, r2, #8192	; 0x2000
   15164:	streq	r1, [r4, #56]	; 0x38
   15168:	beq	14f3c <warn@@Base+0x2564>
   1516c:	b	15124 <warn@@Base+0x274c>
   15170:	lsr	r6, r2, #16
   15174:	uxth	r7, r2
   15178:	add	r3, r7, r6
   1517c:	cmp	r3, #16
   15180:	bhi	14f38 <warn@@Base+0x2560>
   15184:	ldr	r3, [r0]
   15188:	tst	r3, #8
   1518c:	bne	15204 <warn@@Base+0x282c>
   15190:	add	r5, sp, #136	; 0x88
   15194:	lsl	r7, r7, #1
   15198:	mov	r0, r5
   1519c:	bl	15318 <warn@@Base+0x2940>
   151a0:	ldr	ip, [r4, #56]	; 0x38
   151a4:	cmp	r7, #0
   151a8:	add	r0, r5, r6, lsl #3
   151ac:	sub	r3, r7, #1
   151b0:	mov	r2, ip
   151b4:	beq	151d8 <warn@@Base+0x2800>
   151b8:	rsb	r0, ip, r0
   151bc:	sub	r2, ip, #4
   151c0:	sub	r3, r3, #1
   151c4:	ldr	r1, [r2, #4]!
   151c8:	cmn	r3, #1
   151cc:	str	r1, [r0, r2]
   151d0:	bne	151c0 <warn@@Base+0x27e8>
   151d4:	add	r2, ip, r7, lsl #2
   151d8:	mov	r0, r5
   151dc:	str	r2, [r4, #56]	; 0x38
   151e0:	bl	152d4 <warn@@Base+0x28fc>
   151e4:	mov	r0, #0
   151e8:	b	14f3c <warn@@Base+0x2564>
   151ec:	bic	r3, r3, #16
   151f0:	str	r3, [r0], #464	; 0x1d0
   151f4:	str	r2, [sp, #4]
   151f8:	bl	15370 <warn@@Base+0x2998>
   151fc:	ldr	r2, [sp, #4]
   15200:	b	14f5c <warn@@Base+0x2584>
   15204:	bic	r3, r3, #8
   15208:	str	r3, [r0], #336	; 0x150
   1520c:	bl	15318 <warn@@Base+0x2940>
   15210:	b	15190 <warn@@Base+0x27b8>
   15214:	mov	r8, r1
   15218:	b	1501c <warn@@Base+0x2644>
   1521c:	add	r2, r2, #4
   15220:	add	r0, sp, #136	; 0x88
   15224:	str	r2, [r4, #56]	; 0x38
   15228:	bl	152a4 <warn@@Base+0x28cc>
   1522c:	b	15124 <warn@@Base+0x274c>
   15230:	add	r0, sp, #136	; 0x88
   15234:	bl	152b4 <warn@@Base+0x28dc>
   15238:	b	15114 <warn@@Base+0x273c>
   1523c:	add	r0, sp, #136	; 0x88
   15240:	bl	152bc <warn@@Base+0x28e4>
   15244:	b	15074 <warn@@Base+0x269c>
   15248:	add	r0, sp, #8
   1524c:	bl	152cc <warn@@Base+0x28f4>
   15250:	rsb	r6, r5, #16
   15254:	b	1507c <warn@@Base+0x26a4>
   15258:	mov	r0, r4
   1525c:	bic	r3, r3, #4
   15260:	str	r3, [r0], #208	; 0xd0
   15264:	bl	152cc <warn@@Base+0x28f4>
   15268:	b	15064 <warn@@Base+0x268c>
   1526c:	add	r0, sp, #136	; 0x88
   15270:	bl	152ac <warn@@Base+0x28d4>
   15274:	cmp	r8, #0
   15278:	bne	15250 <warn@@Base+0x2878>
   1527c:	b	1507c <warn@@Base+0x26a4>
   15280:	orr	r3, r3, #2
   15284:	str	r3, [r0], #72	; 0x48
   15288:	bl	152bc <warn@@Base+0x28e4>
   1528c:	b	15050 <warn@@Base+0x2678>
   15290:	add	r1, r0, #52	; 0x34
   15294:	ldm	r1, {r3, r4, r5}
   15298:	push	{r3, r4, r5}
   1529c:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
   152a0:	ldm	sp, {sp, lr, pc}
   152a4:	fldmiax	r0, {d0-d15}	;@ Deprecated
   152a8:	bx	lr
   152ac:	fstmiax	r0, {d0-d15}	;@ Deprecated
   152b0:	bx	lr
   152b4:	vldmia	r0, {d0-d15}
   152b8:	bx	lr
   152bc:	vstmia	r0, {d0-d15}
   152c0:	bx	lr
   152c4:	vldmia	r0, {d16-d31}
   152c8:	bx	lr
   152cc:	vstmia	r0, {d16-d31}
   152d0:	bx	lr
   152d4:	ldfe	f0, [r0], #8
   152d8:	ldfe	f1, [r0], #8
   152dc:	ldfe	f2, [r0], #8
   152e0:	ldfe	f3, [r0], #8
   152e4:	ldfe	f4, [r0], #8
   152e8:	ldfe	f5, [r0], #8
   152ec:	ldfe	f6, [r0], #8
   152f0:	ldfe	f7, [r0], #8
   152f4:	ldfp	f0, [r0], #8
   152f8:	ldfp	f1, [r0], #8
   152fc:	ldfp	f2, [r0], #8
   15300:	ldfp	f3, [r0], #8
   15304:	ldfp	f4, [r0], #8
   15308:	ldfp	f5, [r0], #8
   1530c:	ldfp	f6, [r0], #8
   15310:	ldfp	f7, [r0], #8
   15314:	bx	lr
   15318:	stfe	f0, [r0], #8
   1531c:	stfe	f1, [r0], #8
   15320:	stfe	f2, [r0], #8
   15324:	stfe	f3, [r0], #8
   15328:	stfe	f4, [r0], #8
   1532c:	stfe	f5, [r0], #8
   15330:	stfe	f6, [r0], #8
   15334:	stfe	f7, [r0], #8
   15338:	stfp	f0, [r0], #8
   1533c:	stfp	f1, [r0], #8
   15340:	stfp	f2, [r0], #8
   15344:	stfp	f3, [r0], #8
   15348:	stfp	f4, [r0], #8
   1534c:	stfp	f5, [r0], #8
   15350:	stfp	f6, [r0], #8
   15354:	stfp	f7, [r0], #8
   15358:	bx	lr
   1535c:	ldc2	1, cr8, [r0], #4
   15360:	ldc2	1, cr9, [r0], #4
   15364:	ldc2	1, cr10, [r0], #4
   15368:	ldc2	1, cr11, [r0], #4
   1536c:	bx	lr
   15370:	stc2	1, cr8, [r0], #4
   15374:	stc2	1, cr9, [r0], #4
   15378:	stc2	1, cr10, [r0], #4
   1537c:	stc2	1, cr11, [r0], #4
   15380:	bx	lr
   15384:	push	{sp, lr, pc}
   15388:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
   1538c:	mov	r3, #0
   15390:	push	{r2, r3}
   15394:	add	r1, sp, #4
   15398:	bl	14740 <warn@@Base+0x1d68>
   1539c:	ldr	lr, [sp, #64]	; 0x40
   153a0:	add	sp, sp, #72	; 0x48
   153a4:	bx	lr
   153a8:	push	{sp, lr, pc}
   153ac:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
   153b0:	mov	r3, #0
   153b4:	push	{r2, r3}
   153b8:	add	r1, sp, #4
   153bc:	bl	1480c <warn@@Base+0x1e34>
   153c0:	ldr	lr, [sp, #64]	; 0x40
   153c4:	add	sp, sp, #72	; 0x48
   153c8:	bx	lr
   153cc:	push	{sp, lr, pc}
   153d0:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
   153d4:	mov	r3, #0
   153d8:	push	{r2, r3}
   153dc:	add	r1, sp, #4
   153e0:	bl	14880 <warn@@Base+0x1ea8>
   153e4:	ldr	lr, [sp, #64]	; 0x40
   153e8:	add	sp, sp, #72	; 0x48
   153ec:	bx	lr
   153f0:	push	{sp, lr, pc}
   153f4:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
   153f8:	mov	r3, #0
   153fc:	push	{r2, r3}
   15400:	add	r3, sp, #4
   15404:	bl	147e8 <warn@@Base+0x1e10>
   15408:	ldr	lr, [sp, #64]	; 0x40
   1540c:	add	sp, sp, #72	; 0x48
   15410:	bx	lr
   15414:	push	{sp, lr, pc}
   15418:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
   1541c:	mov	r3, #0
   15420:	push	{r2, r3}
   15424:	add	r2, sp, #4
   15428:	bl	149d8 <warn@@Base+0x2000>
   1542c:	ldr	lr, [sp, #64]	; 0x40
   15430:	add	sp, sp, #72	; 0x48
   15434:	bx	lr
   15438:	ldrb	r2, [r0, #8]
   1543c:	mov	r3, r0
   15440:	cmp	r2, #0
   15444:	bne	1545c <warn@@Base+0x2a84>
   15448:	ldrb	r2, [r0, #9]
   1544c:	cmp	r2, #0
   15450:	bne	15478 <warn@@Base+0x2aa0>
   15454:	mov	r0, #176	; 0xb0
   15458:	bx	lr
   1545c:	ldr	r0, [r0]
   15460:	sub	r2, r2, #1
   15464:	strb	r2, [r3, #8]
   15468:	lsl	r2, r0, #8
   1546c:	lsr	r0, r0, #24
   15470:	str	r2, [r3]
   15474:	bx	lr
   15478:	ldr	r1, [r0, #4]
   1547c:	sub	r2, r2, #1
   15480:	strb	r2, [r0, #9]
   15484:	mov	r2, #3
   15488:	add	r0, r1, #4
   1548c:	str	r0, [r3, #4]
   15490:	ldr	r0, [r1]
   15494:	strb	r2, [r3, #8]
   15498:	b	15468 <warn@@Base+0x2a90>
   1549c:	push	{lr}		; (str lr, [sp, #-4]!)
   154a0:	sub	sp, sp, #20
   154a4:	mov	r1, #0
   154a8:	add	r2, sp, #12
   154ac:	mov	r3, r1
   154b0:	str	r2, [sp]
   154b4:	mov	r2, #12
   154b8:	bl	148c4 <warn@@Base+0x1eec>
   154bc:	ldr	r0, [sp, #12]
   154c0:	add	sp, sp, #20
   154c4:	pop	{pc}		; (ldr pc, [sp], #4)
   154c8:	b	1549c <warn@@Base+0x2ac4>
   154cc:	push	{r4, r5, r6, r7, r8, r9, lr}
   154d0:	sub	sp, sp, #20
   154d4:	add	r7, sp, #12
   154d8:	mov	r6, r0
   154dc:	mov	r5, r1
   154e0:	mov	r8, #0
   154e4:	mov	r0, r5
   154e8:	bl	15438 <warn@@Base+0x2a60>
   154ec:	cmp	r0, #176	; 0xb0
   154f0:	mov	r4, r0
   154f4:	beq	15710 <warn@@Base+0x2d38>
   154f8:	bic	r2, r0, #127	; 0x7f
   154fc:	ands	r1, r2, #255	; 0xff
   15500:	beq	1556c <warn@@Base+0x2b94>
   15504:	and	r2, r0, #240	; 0xf0
   15508:	cmp	r2, #128	; 0x80
   1550c:	beq	15668 <warn@@Base+0x2c90>
   15510:	cmp	r2, #144	; 0x90
   15514:	beq	155bc <warn@@Base+0x2be4>
   15518:	cmp	r2, #160	; 0xa0
   1551c:	beq	155e4 <warn@@Base+0x2c0c>
   15520:	cmp	r2, #176	; 0xb0
   15524:	beq	1561c <warn@@Base+0x2c44>
   15528:	cmp	r2, #192	; 0xc0
   1552c:	beq	156b0 <warn@@Base+0x2cd8>
   15530:	and	r3, r0, #248	; 0xf8
   15534:	cmp	r3, #208	; 0xd0
   15538:	bne	15560 <warn@@Base+0x2b88>
   1553c:	and	r4, r0, #7
   15540:	mov	r1, #1
   15544:	add	r2, r4, #1
   15548:	mov	r0, r6
   1554c:	orr	r2, r2, #524288	; 0x80000
   15550:	mov	r3, #5
   15554:	bl	14f04 <warn@@Base+0x252c>
   15558:	cmp	r0, #0
   1555c:	beq	154e4 <warn@@Base+0x2b0c>
   15560:	mov	r0, #9
   15564:	add	sp, sp, #20
   15568:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1556c:	lsl	r9, r0, #2
   15570:	mov	r3, r1
   15574:	str	r7, [sp]
   15578:	mov	r0, r6
   1557c:	mov	r2, #13
   15580:	uxtb	r9, r9
   15584:	bl	148c4 <warn@@Base+0x1eec>
   15588:	ldr	r3, [sp, #12]
   1558c:	add	r9, r9, #4
   15590:	tst	r4, #64	; 0x40
   15594:	rsbne	r9, r9, r3
   15598:	addeq	r9, r3, r9
   1559c:	str	r9, [sp, #12]
   155a0:	mov	r1, #0
   155a4:	str	r7, [sp]
   155a8:	mov	r3, r1
   155ac:	mov	r0, r6
   155b0:	mov	r2, #13
   155b4:	bl	1494c <warn@@Base+0x1f74>
   155b8:	b	154e4 <warn@@Base+0x2b0c>
   155bc:	and	r3, r0, #13
   155c0:	cmp	r3, #13
   155c4:	beq	15560 <warn@@Base+0x2b88>
   155c8:	mov	r1, #0
   155cc:	and	r2, r0, #15
   155d0:	str	r7, [sp]
   155d4:	mov	r3, r1
   155d8:	mov	r0, r6
   155dc:	bl	148c4 <warn@@Base+0x1eec>
   155e0:	b	155a0 <warn@@Base+0x2bc8>
   155e4:	mvn	r4, r0
   155e8:	mov	r2, #4080	; 0xff0
   155ec:	and	r4, r4, #7
   155f0:	tst	r0, #8
   155f4:	asr	r2, r2, r4
   155f8:	mov	r1, #0
   155fc:	and	r2, r2, #4080	; 0xff0
   15600:	orrne	r2, r2, #16384	; 0x4000
   15604:	mov	r3, r1
   15608:	mov	r0, r6
   1560c:	bl	14f04 <warn@@Base+0x252c>
   15610:	cmp	r0, #0
   15614:	bne	15560 <warn@@Base+0x2b88>
   15618:	b	154e4 <warn@@Base+0x2b0c>
   1561c:	cmp	r0, #177	; 0xb1
   15620:	beq	15758 <warn@@Base+0x2d80>
   15624:	cmp	r0, #178	; 0xb2
   15628:	beq	15774 <warn@@Base+0x2d9c>
   1562c:	cmp	r0, #179	; 0xb3
   15630:	beq	157f4 <warn@@Base+0x2e1c>
   15634:	and	r3, r0, #252	; 0xfc
   15638:	cmp	r3, #180	; 0xb4
   1563c:	beq	15560 <warn@@Base+0x2b88>
   15640:	and	r2, r0, #7
   15644:	mov	r1, #1
   15648:	add	r2, r2, r1
   1564c:	mov	r3, r1
   15650:	orr	r2, r2, #524288	; 0x80000
   15654:	mov	r0, r6
   15658:	bl	14f04 <warn@@Base+0x252c>
   1565c:	cmp	r0, #0
   15660:	bne	15560 <warn@@Base+0x2b88>
   15664:	b	154e4 <warn@@Base+0x2b0c>
   15668:	mov	r0, r5
   1566c:	lsl	r4, r4, #8
   15670:	bl	15438 <warn@@Base+0x2a60>
   15674:	orr	r0, r0, r4
   15678:	cmp	r0, #32768	; 0x8000
   1567c:	beq	15560 <warn@@Base+0x2b88>
   15680:	lsl	r4, r0, #4
   15684:	mov	r1, #0
   15688:	movw	r2, #65520	; 0xfff0
   1568c:	mov	r3, r1
   15690:	and	r2, r4, r2
   15694:	mov	r0, r6
   15698:	bl	14f04 <warn@@Base+0x252c>
   1569c:	cmp	r0, #0
   156a0:	bne	15560 <warn@@Base+0x2b88>
   156a4:	tst	r4, #32768	; 0x8000
   156a8:	movne	r8, #1
   156ac:	b	154e4 <warn@@Base+0x2b0c>
   156b0:	cmp	r0, #198	; 0xc6
   156b4:	beq	15814 <warn@@Base+0x2e3c>
   156b8:	cmp	r0, #199	; 0xc7
   156bc:	beq	15830 <warn@@Base+0x2e58>
   156c0:	and	r3, r0, #248	; 0xf8
   156c4:	cmp	r3, #192	; 0xc0
   156c8:	beq	15860 <warn@@Base+0x2e88>
   156cc:	cmp	r0, #200	; 0xc8
   156d0:	beq	15888 <warn@@Base+0x2eb0>
   156d4:	cmp	r0, #201	; 0xc9
   156d8:	bne	15560 <warn@@Base+0x2b88>
   156dc:	mov	r0, r5
   156e0:	bl	15438 <warn@@Base+0x2a60>
   156e4:	mov	r1, #1
   156e8:	and	r3, r0, #15
   156ec:	and	r2, r0, #240	; 0xf0
   156f0:	add	r3, r3, #1
   156f4:	mov	r0, r6
   156f8:	orr	r2, r3, r2, lsl #12
   156fc:	mov	r3, #5
   15700:	bl	14f04 <warn@@Base+0x252c>
   15704:	cmp	r0, #0
   15708:	bne	15560 <warn@@Base+0x2b88>
   1570c:	b	154e4 <warn@@Base+0x2b0c>
   15710:	cmp	r8, #0
   15714:	movne	r0, #0
   15718:	bne	15564 <warn@@Base+0x2b8c>
   1571c:	add	r4, sp, #12
   15720:	mov	r1, r8
   15724:	mov	r2, #14
   15728:	mov	r3, r8
   1572c:	mov	r0, r6
   15730:	str	r4, [sp]
   15734:	bl	148c4 <warn@@Base+0x1eec>
   15738:	str	r4, [sp]
   1573c:	mov	r0, r6
   15740:	mov	r1, r8
   15744:	mov	r2, #15
   15748:	mov	r3, r8
   1574c:	bl	1494c <warn@@Base+0x1f74>
   15750:	mov	r0, r8
   15754:	b	15564 <warn@@Base+0x2b8c>
   15758:	mov	r0, r5
   1575c:	bl	15438 <warn@@Base+0x2a60>
   15760:	subs	r2, r0, #0
   15764:	beq	15560 <warn@@Base+0x2b88>
   15768:	ands	r1, r2, #240	; 0xf0
   1576c:	beq	15604 <warn@@Base+0x2c2c>
   15770:	b	15560 <warn@@Base+0x2b88>
   15774:	mov	r1, #0
   15778:	mov	r2, #13
   1577c:	mov	r3, r1
   15780:	str	r7, [sp]
   15784:	mov	r0, r6
   15788:	mov	r4, #2
   1578c:	bl	148c4 <warn@@Base+0x1eec>
   15790:	mov	r0, r5
   15794:	bl	15438 <warn@@Base+0x2a60>
   15798:	tst	r0, #128	; 0x80
   1579c:	beq	157c4 <warn@@Base+0x2dec>
   157a0:	and	r2, r0, #127	; 0x7f
   157a4:	ldr	r3, [sp, #12]
   157a8:	mov	r0, r5
   157ac:	add	r3, r3, r2, lsl r4
   157b0:	str	r3, [sp, #12]
   157b4:	bl	15438 <warn@@Base+0x2a60>
   157b8:	add	r4, r4, #7
   157bc:	tst	r0, #128	; 0x80
   157c0:	bne	157a0 <warn@@Base+0x2dc8>
   157c4:	ldr	ip, [sp, #12]
   157c8:	and	lr, r0, #127	; 0x7f
   157cc:	mov	r1, #0
   157d0:	str	r7, [sp]
   157d4:	add	ip, ip, #516	; 0x204
   157d8:	mov	r3, r1
   157dc:	mov	r0, r6
   157e0:	mov	r2, #13
   157e4:	add	r4, ip, lr, lsl r4
   157e8:	str	r4, [sp, #12]
   157ec:	bl	1494c <warn@@Base+0x1f74>
   157f0:	b	154e4 <warn@@Base+0x2b0c>
   157f4:	mov	r0, r5
   157f8:	bl	15438 <warn@@Base+0x2a60>
   157fc:	mov	r1, #1
   15800:	and	r3, r0, #15
   15804:	and	r2, r0, #240	; 0xf0
   15808:	add	r3, r3, #1
   1580c:	orr	r2, r3, r2, lsl #12
   15810:	b	15604 <warn@@Base+0x2c2c>
   15814:	mov	r0, r5
   15818:	bl	15438 <warn@@Base+0x2a60>
   1581c:	mov	r1, #3
   15820:	and	r3, r0, #15
   15824:	and	r2, r0, #240	; 0xf0
   15828:	add	r3, r3, #1
   1582c:	b	1580c <warn@@Base+0x2e34>
   15830:	mov	r0, r5
   15834:	bl	15438 <warn@@Base+0x2a60>
   15838:	subs	r2, r0, #0
   1583c:	beq	15560 <warn@@Base+0x2b88>
   15840:	ands	r3, r2, #240	; 0xf0
   15844:	bne	15560 <warn@@Base+0x2b88>
   15848:	mov	r0, r6
   1584c:	mov	r1, #4
   15850:	bl	14f04 <warn@@Base+0x252c>
   15854:	cmp	r0, #0
   15858:	bne	15560 <warn@@Base+0x2b88>
   1585c:	b	154e4 <warn@@Base+0x2b0c>
   15860:	and	r2, r0, #15
   15864:	mov	r1, #3
   15868:	add	r2, r2, #1
   1586c:	mov	r3, r1
   15870:	orr	r2, r2, #655360	; 0xa0000
   15874:	mov	r0, r6
   15878:	bl	14f04 <warn@@Base+0x252c>
   1587c:	cmp	r0, #0
   15880:	bne	15560 <warn@@Base+0x2b88>
   15884:	b	154e4 <warn@@Base+0x2b0c>
   15888:	mov	r0, r5
   1588c:	bl	15438 <warn@@Base+0x2a60>
   15890:	mov	r1, #1
   15894:	and	r2, r0, #240	; 0xf0
   15898:	and	r3, r0, #15
   1589c:	add	r2, r2, #16
   158a0:	add	r3, r3, #1
   158a4:	mov	r0, r6
   158a8:	orr	r2, r3, r2, lsl #12
   158ac:	mov	r3, #5
   158b0:	bl	14f04 <warn@@Base+0x252c>
   158b4:	cmp	r0, #0
   158b8:	bne	15560 <warn@@Base+0x2b88>
   158bc:	b	154e4 <warn@@Base+0x2b0c>
   158c0:	ldr	r3, [r0, #76]	; 0x4c
   158c4:	mov	r0, r1
   158c8:	push	{lr}		; (str lr, [sp, #-4]!)
   158cc:	sub	sp, sp, #20
   158d0:	ldr	r2, [r3, #4]
   158d4:	add	ip, r3, #8
   158d8:	mov	lr, #3
   158dc:	strb	lr, [sp, #12]
   158e0:	ldrb	r3, [r3, #7]
   158e4:	add	r1, sp, #4
   158e8:	lsl	r2, r2, #8
   158ec:	stmib	sp, {r2, ip}
   158f0:	strb	r3, [sp, #13]
   158f4:	bl	154cc <warn@@Base+0x2af4>
   158f8:	add	sp, sp, #20
   158fc:	pop	{pc}		; (ldr pc, [sp], #4)
   15900:	push	{r3, lr}
   15904:	bl	154c8 <warn@@Base+0x2af0>
   15908:	ldr	r0, [r0, #72]	; 0x48
   1590c:	pop	{r3, pc}
   15910:	push	{r3, lr}
   15914:	bl	154c8 <warn@@Base+0x2af0>
   15918:	ldr	r3, [r0, #76]	; 0x4c
   1591c:	ldrb	r2, [r3, #7]
   15920:	add	r0, r3, r2, lsl #2
   15924:	add	r0, r0, #8
   15928:	pop	{r3, pc}
   1592c:	push	{r3, lr}
   15930:	bl	10ebc <abort@plt>
   15934:	push	{r3, lr}
   15938:	bl	10ebc <abort@plt>
   1593c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   15940:	mov	r7, r0
   15944:	ldr	r6, [pc, #76]	; 15998 <warn@@Base+0x2fc0>
   15948:	mov	r8, r1
   1594c:	ldr	r5, [pc, #72]	; 1599c <warn@@Base+0x2fc4>
   15950:	mov	r9, r2
   15954:	add	r6, pc, r6
   15958:	bl	10c8c <calloc@plt-0x20>
   1595c:	add	r5, pc, r5
   15960:	rsb	r6, r5, r6
   15964:	asrs	r6, r6, #2
   15968:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1596c:	sub	r5, r5, #4
   15970:	mov	r4, #0
   15974:	add	r4, r4, #1
   15978:	ldr	r3, [r5, #4]!
   1597c:	mov	r0, r7
   15980:	mov	r1, r8
   15984:	mov	r2, r9
   15988:	blx	r3
   1598c:	cmp	r4, r6
   15990:	bne	15974 <warn@@Base+0x2f9c>
   15994:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   15998:	andeq	r1, r1, r4, lsr #11
   1599c:	muleq	r1, r8, r5
   159a0:	bx	lr

Disassembly of section .fini:

000159a4 <.fini>:
   159a4:	push	{r3, lr}
   159a8:	pop	{r3, pc}
