{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635048616425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635048616429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 23 22:10:16 2021 " "Processing started: Sat Oct 23 22:10:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635048616429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048616429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048616429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635048617719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635048617719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/tests/eqcmp_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/tests/eqcmp_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eqcmp_test " "Found entity 1: eqcmp_test" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/tests/eqcmp_test.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/tests/eqcmp_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048629819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048629819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/microprocessor/conditional.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/microprocessor/conditional.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conditional " "Found entity 1: conditional" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/conditional.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/conditional.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048629866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048629866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/floppc.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/floppc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopPC " "Found entity 1: flopPC" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/flopPC.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/flopPC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048629917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048629917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/tests/hazard_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/tests/hazard_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_test " "Found entity 1: hazard_test" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/tests/hazard_test.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/tests/hazard_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048629969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048629969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/microprocessor/hazard.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/microprocessor/hazard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/hazard.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/hazard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048630020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/tests/toparm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/tests/toparm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toparm_tb " "Found entity 1: toparm_tb" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/tests/toparm_tb.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/tests/toparm_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048630071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/main.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/main.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048630125 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/vga_controller/VGA.sv " "Can't analyze file -- file //wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/vga_controller/VGA.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1635048630131 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/vga_controller/character_writer.sv " "Can't analyze file -- file //wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/vga_controller/character_writer.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1635048630136 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/vga_controller/character_selector.sv " "Can't analyze file -- file //wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/vga_controller/character_selector.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1635048630140 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/vga_controller/character_rom.sv " "Can't analyze file -- file //wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/vga_controller/character_rom.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1635048630144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/microprocessor/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/microprocessor/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048630199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/microprocessor/arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/microprocessor/arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048630252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/register_file.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048630313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/mux2.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048630365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/flopr.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048630429 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(17) " "Verilog HDL warning at extend.sv(17): extended using \"x\" or \"z\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/extend.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/extend.sv" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635048630474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/extend.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048630481 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.sv(22) " "Verilog HDL information at alu.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/alu.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/alu.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1635048630532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/alu.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048630539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/adder.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048630589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/top_arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/top_arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_arm " "Found entity 1: top_arm" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048630641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/mem_blocks/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/mem_blocks/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/dmem.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048630703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/mem_blocks/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/mem_blocks/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/imem.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048630753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/flopenr.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048630810 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(35) " "Verilog HDL warning at decoder.sv(35): extended using \"x\" or \"z\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/decoder.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/decoder.sv" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635048630856 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(55) " "Verilog HDL warning at decoder.sv(55): extended using \"x\" or \"z\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/decoder.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/decoder.sv" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635048630857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/microprocessor/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/microprocessor/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/decoder.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048630863 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller.sv(26) " "Verilog HDL warning at controller.sv(26): extended using \"x\" or \"z\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/controller.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/controller.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635048630910 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller.sv(44) " "Verilog HDL warning at controller.sv(44): extended using \"x\" or \"z\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/controller.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/controller.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635048630911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/microprocessor/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/microprocessor/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/controller.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048630917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/microprocessor/condlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/microprocessor/condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/condlogic.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630973 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/condlogic.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/condlogic.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048630973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048630973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/flopif_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/flopif_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopIF_ID " "Found entity 1: flopIF_ID" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/flopIF_ID.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/flopIF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048631029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048631029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/flopid_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/flopid_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopID_Ex " "Found entity 1: flopID_Ex" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/flopID_Ex.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/flopID_Ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048631087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048631087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/flopex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/flopex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopEX_MEM " "Found entity 1: flopEX_MEM" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/flopEX_MEM.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/flopEX_MEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048631141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048631141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/flopmem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/flopmem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopMEM_WB " "Found entity 1: flopMEM_WB" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/flopMEM_WB.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/flopMEM_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048631190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048631190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/mux3.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048631251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048631251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/tests/mux3_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/tests/mux3_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_test " "Found entity 1: mux3_test" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/tests/mux3_test.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/tests/mux3_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048631311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048631311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/tests/flopif_id_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/tests/flopif_id_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopIF_ID_test " "Found entity 1: flopIF_ID_test" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/tests/flopIF_ID_test.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/tests/flopIF_ID_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048631369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048631369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/tests/flopid_ex_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/tests/flopid_ex_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopID_EX_test " "Found entity 1: flopID_EX_test" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/tests/flopID_EX_test.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/tests/flopID_EX_test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048631418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048631418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/tests/flopex_mem_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/tests/flopex_mem_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopEX_MEM_test " "Found entity 1: flopEX_MEM_test" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/tests/flopEX_MEM_test.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/tests/flopEX_MEM_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048631473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048631473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/tests/flopmem_wb_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/tests/flopmem_wb_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopMEM_WB_test " "Found entity 1: flopMEM_WB_test" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/tests/flopMEM_WB_test.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/tests/flopMEM_WB_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048631543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048631543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/eqcmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl.localhost/ubuntu-20.04/home/ealvarado/documents/tec/ce4301-arquitectura-computadores/hdl-armv4-micro-arquitecture/processor/hdl/generic_blocks/eqcmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 eqcmp " "Found entity 1: eqcmp" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/eqcmp.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/eqcmp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048631590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048631590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCNextOne datapath.sv(124) " "Verilog HDL Implicit Net warning at datapath.sv(124): created implicit net for \"PCNextOne\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048631591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcTakenE datapath.sv(184) " "Verilog HDL Implicit Net warning at datapath.sv(184): created implicit net for \"PCSrcTakenE\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048631591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteTakenE datapath.sv(185) " "Verilog HDL Implicit Net warning at datapath.sv(185): created implicit net for \"RegWriteTakenE\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048631591 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteTakenE datapath.sv(186) " "Verilog HDL Implicit Net warning at datapath.sv(186): created implicit net for \"MemWriteTakenE\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048631592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Match_1E_M arm.sv(103) " "Verilog HDL Implicit Net warning at arm.sv(103): created implicit net for \"Match_1E_M\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048631592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Match_1E_W arm.sv(104) " "Verilog HDL Implicit Net warning at arm.sv(104): created implicit net for \"Match_1E_W\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048631592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Match_2E_M arm.sv(105) " "Verilog HDL Implicit Net warning at arm.sv(105): created implicit net for \"Match_2E_M\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048631592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Match_2E_W arm.sv(106) " "Verilog HDL Implicit Net warning at arm.sv(106): created implicit net for \"Match_2E_W\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048631592 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Match_12D_E arm.sv(107) " "Verilog HDL Implicit Net warning at arm.sv(107): created implicit net for \"Match_12D_E\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048631593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchTakenE arm.sv(109) " "Verilog HDL Implicit Net warning at arm.sv(109): created implicit net for \"BranchTakenE\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048631593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcW arm.sv(110) " "Verilog HDL Implicit Net warning at arm.sv(110): created implicit net for \"PCSrcW\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048631593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegE arm.sv(111) " "Verilog HDL Implicit Net warning at arm.sv(111): created implicit net for \"MemtoRegE\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048631593 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCWrPendingF arm.sv(113) " "Verilog HDL Implicit Net warning at arm.sv(113): created implicit net for \"PCWrPendingF\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048631593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_arm " "Elaborating entity \"top_arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635048632080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:processor " "Elaborating entity \"arm\" for hierarchy \"arm:processor\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "processor" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048632147 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MemWrite arm.sv(5) " "Output port \"MemWrite\" at arm.sv(5) has no driver" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1635048632151 "|top_arm|arm:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:processor\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:processor\|controller:c\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" "c" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048632221 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "controller.sv(38) " "Verilog HDL Case Statement warning at controller.sv(38): case item expression covers a value already covered by a previous case item" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/controller.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/controller.sv" 38 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1635048632222 "|top_arm|arm:processor|controller:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:processor\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:processor\|datapath:dp\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" "dp" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048632302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:processor\|datapath:dp\|mux2:firstpcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:processor\|datapath:dp\|mux2:firstpcmux\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "firstpcmux" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048632380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopPC arm:processor\|datapath:dp\|flopPC:PCFlip " "Elaborating entity \"flopPC\" for hierarchy \"arm:processor\|datapath:dp\|flopPC:PCFlip\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "PCFlip" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048632455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:processor\|datapath:dp\|adder:pcadder1 " "Elaborating entity \"adder\" for hierarchy \"arm:processor\|datapath:dp\|adder:pcadder1\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "pcadder1" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048632534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopIF_ID arm:processor\|datapath:dp\|flopIF_ID:fIF_ID " "Elaborating entity \"flopIF_ID\" for hierarchy \"arm:processor\|datapath:dp\|flopIF_ID:fIF_ID\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "fIF_ID" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048632605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:processor\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:processor\|datapath:dp\|mux2:ra1mux\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "ra1mux" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048632749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file arm:processor\|datapath:dp\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"arm:processor\|datapath:dp\|register_file:rf\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "rf" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048632857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:processor\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:processor\|datapath:dp\|extend:ext\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "ext" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048632984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopID_Ex arm:processor\|datapath:dp\|flopID_Ex:fID_EX " "Elaborating entity \"flopID_Ex\" for hierarchy \"arm:processor\|datapath:dp\|flopID_Ex:fID_EX\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "fID_EX" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048633119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 arm:processor\|datapath:dp\|mux3:rd1mux " "Elaborating entity \"mux3\" for hierarchy \"arm:processor\|datapath:dp\|mux3:rd1mux\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "rd1mux" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048633274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:processor\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"arm:processor\|datapath:dp\|alu:alu\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "alu" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048633420 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.sv(36) " "Verilog HDL assignment warning at alu.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/alu.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/alu.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635048633423 "|top_arm|arm:processor|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditional arm:processor\|datapath:dp\|conditional:condUnit " "Elaborating entity \"conditional\" for hierarchy \"arm:processor\|datapath:dp\|conditional:condUnit\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "condUnit" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048633505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopEX_MEM arm:processor\|datapath:dp\|flopEX_MEM:fEX_MEM " "Elaborating entity \"flopEX_MEM\" for hierarchy \"arm:processor\|datapath:dp\|flopEX_MEM:fEX_MEM\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "fEX_MEM" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048633559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopMEM_WB arm:processor\|datapath:dp\|flopMEM_WB:fMEM_WB " "Elaborating entity \"flopMEM_WB\" for hierarchy \"arm:processor\|datapath:dp\|flopMEM_WB:fMEM_WB\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "fMEM_WB" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048633630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eqcmp arm:processor\|datapath:dp\|eqcmp:m0 " "Elaborating entity \"eqcmp\" for hierarchy \"arm:processor\|datapath:dp\|eqcmp:m0\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" "m0" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/datapath.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048633691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard arm:processor\|hazard:hz " "Elaborating entity \"hazard\" for hierarchy \"arm:processor\|hazard:hz\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" "hz" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/microprocessor/arm.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048633759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "imem" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048633833 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "25 0 63 imem.sv(7) " "Verilog HDL warning at imem.sv(7): number of words (25) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/imem.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/imem.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1635048633855 "|top_arm|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 imem.sv(4) " "Net \"mem.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/imem.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635048633867 "|top_arm|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 imem.sv(4) " "Net \"mem.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/imem.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635048633868 "|top_arm|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 imem.sv(4) " "Net \"mem.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/imem.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635048633868 "|top_arm|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:ram " "Elaborating entity \"dmem\" for hierarchy \"dmem:ram\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ram" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048633956 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr dmem.sv(10) " "Verilog HDL or VHDL warning at dmem.sv(10): object \"addr\" assigned a value but never read" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/dmem.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/dmem.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635048633958 "|top_arm|dmem:ram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done dmem.sv(11) " "Verilog HDL or VHDL warning at dmem.sv(11): object \"done\" assigned a value but never read" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/dmem.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/dmem.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635048633958 "|top_arm|dmem:ram"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 1023 dmem.sv(14) " "Verilog HDL warning at dmem.sv(14): number of words (5) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/dmem.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/dmem.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1635048633978 "|top_arm|dmem:ram"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[31\] " "Net \"ReadData\[31\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[31\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[30\] " "Net \"ReadData\[30\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[30\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[29\] " "Net \"ReadData\[29\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[29\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[28\] " "Net \"ReadData\[28\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[28\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[27\] " "Net \"ReadData\[27\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[27\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[26\] " "Net \"ReadData\[26\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[26\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[25\] " "Net \"ReadData\[25\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[25\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[24\] " "Net \"ReadData\[24\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[24\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[23\] " "Net \"ReadData\[23\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[23\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[22\] " "Net \"ReadData\[22\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[22\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[21\] " "Net \"ReadData\[21\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[21\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[20\] " "Net \"ReadData\[20\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[20\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[19\] " "Net \"ReadData\[19\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[19\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[18\] " "Net \"ReadData\[18\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[18\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[17\] " "Net \"ReadData\[17\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[17\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[16\] " "Net \"ReadData\[16\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[16\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[15\] " "Net \"ReadData\[15\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[15\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[14\] " "Net \"ReadData\[14\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[14\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[13\] " "Net \"ReadData\[13\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[13\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[12\] " "Net \"ReadData\[12\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[12\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[11\] " "Net \"ReadData\[11\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[11\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[10\] " "Net \"ReadData\[10\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[10\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[9\] " "Net \"ReadData\[9\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[9\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[8\] " "Net \"ReadData\[8\]\" is missing source, defaulting to GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "ReadData\[8\]" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1635048634278 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1635048634278 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "imem:imem\|mem " "RAM logic \"imem:imem\|mem\" is uninferred due to inappropriate RAM size" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/imem.sv" "mem" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/mem_blocks/imem.sv" 4 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1635048635102 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "arm:processor\|datapath:dp\|register_file:rf\|rf " "RAM logic \"arm:processor\|datapath:dp\|register_file:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/register_file.sv" "rf" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/generic_blocks/register_file.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1635048635102 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1635048635102 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/syntesis/db/processor.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/syntesis/db/processor.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1635048635110 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 15 //wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/syntesis/db/processor.ram0_register_file_87c776fc.hdl.mif " "Memory depth (16) in the design file differs from memory depth (15) in the Memory Initialization File \"//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/syntesis/db/processor.ram0_register_file_87c776fc.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1635048635426 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmem:ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmem:ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635048635631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635048635631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635048635631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635048635631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635048635631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635048635631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635048635631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635048635631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635048635631 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE //wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/syntesis/db/processor.ram0_dmem_351e6b.hdl.mif " "Parameter INIT_FILE set to //wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/syntesis/db/processor.ram0_dmem_351e6b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1635048635631 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1635048635631 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1635048635631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"dmem:ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048635881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"dmem:ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635048635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635048635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635048635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635048635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635048635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635048635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635048635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635048635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635048635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE //wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/syntesis/db/processor.ram0_dmem_351e6b.hdl.mif " "Parameter \"INIT_FILE\" = \"//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/syntesis/db/processor.ram0_dmem_351e6b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635048635881 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635048635881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a0q1 " "Found entity 1: altsyncram_a0q1" {  } { { "altsyncram_a0q1.tdf" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/syntesis/db/altsyncram_a0q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635048636160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048636160 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1635048636759 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite GND " "Pin \"MemWrite\" is stuck at GND" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635048637406 "|top_arm|MemWrite"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635048637406 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635048637558 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635048638526 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/syntesis/output_files/processor.map.smsg " "Generated suppressed messages file //wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/syntesis/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048638792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635048639985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635048639985 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" "" { Text "//wsl.localhost/Ubuntu-20.04/home/ealvarado/Documents/tec/ce4301-arquitectura-computadores/HDL-ARMv4-micro-arquitecture/Processor/hdl/top_arm.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635048640484 "|top_arm|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1635048640484 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1357 " "Implemented 1357 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635048640489 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635048640489 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1282 " "Implemented 1282 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635048640489 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1635048640489 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635048640489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635048640638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 23 22:10:40 2021 " "Processing ended: Sat Oct 23 22:10:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635048640638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635048640638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635048640638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635048640638 ""}
