"bad DRAW_INDIRECT\n"	,	L_76
"bad SURFACE_SYNC\n"	,	L_94
PACKET3_SET_SAMPLER	,	V_498
CB_COLOR1_CMASK	,	V_292
TD_HS_BORDER_COLOR_BLUE	,	V_592
PACKET3_SET_CTL_CONST	,	V_495
SQ_GSVS_RING_SIZE	,	V_157
CB_COLOR3_CMASK_SLICE	,	V_310
CB_COLOR4_CMASK_SLICE	,	V_311
"CP DMA dst buffer too small (%llu %lu)\n"	,	L_92
CB_COLOR3_ATTRIB	,	V_274
CB_COLOR7_CMASK_SLICE	,	V_314
CB_COLOR6_CMASK_SLICE	,	V_313
CB_COLOR5_CMASK_SLICE	,	V_312
G_028C6C_SLICE_MAX	,	F_14
V_030000_SQ_TEX_DIM_2D_ARRAY_MSAA	,	V_121
evergreen_cs_track_init	,	F_3
SQ_GS_VERT_ITEMSIZE_3	,	V_171
size	,	V_93
TD_GS_BORDER_COLOR_RED	,	V_585
SQ_GS_VERT_ITEMSIZE_2	,	V_170
SQ_GS_VERT_ITEMSIZE_1	,	V_169
PA_SC_LINE_STIPPLE_STATE	,	V_555
TD_LS_BORDER_COLOR_INDEX	,	V_594
cb_shader_mask	,	V_27
palign	,	V_63
CB_COLOR0_FMASK	,	V_283
"CP DMA src buffer too small (%llu %lu)\n"	,	L_87
PACKET3_SET_CONFIG_REG_END	,	V_472
"DMA L2L, byte src buffer too small (%llu %lu)\n"	,	L_133
SQ_PGM_START_LS	,	V_347
CB_COLOR4_PITCH	,	V_251
"bad PACKET3_DEALLOC_STATE\n"	,	L_63
SQ_ESTMP_RING_ITEMSIZE	,	V_165
"Packet3 opcode %x not supported\n"	,	L_122
GET_DMA_SUB_CMD	,	F_107
V_028040_Z_32_FLOAT	,	V_101
PACKET3_MODE_CONTROL	,	V_607
SQ_GSTMP_RING_ITEMSIZE	,	V_166
offset64	,	V_485
d	,	V_126
texdw	,	V_113
h	,	V_125
CB_COLOR6_VIEW	,	V_229
i	,	V_14
CB_COLOR0_CMASK_SLICE	,	V_307
m	,	V_151
CB_COLOR1_CMASK_SLICE	,	V_308
CB_COLOR2_CMASK_SLICE	,	V_309
p	,	V_53
r	,	V_87
"DMA L2L, byte dst buffer too small (%llu %lu)\n"	,	L_134
"DRAW_INDIRECT buffer too small %u + %llu &gt; %lu\n"	,	L_77
TEX_BANK_WIDTH	,	F_95
w	,	V_124
CB_COLOR6_CMASK	,	V_297
"%s:%d %s pitch %d invalid must be aligned with %d\n"	,	L_1
RADEON_TILING_MACRO	,	V_2
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_138
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_135
PACKET3_SET_RESOURCE_INDIRECT	,	V_614
eg_surface	,	V_54
opcode	,	V_435
src_reloc	,	V_519
CB_ARRAY_MODE	,	F_82
"bad EVENT_WRITE_EOS\n"	,	L_97
evergreen_packet0_check	,	F_69
SQ_PGM_START_FS	,	V_341
reg	,	V_145
evergreen_cs_parse	,	F_100
CB_COLOR0_INFO	,	V_235
DB_BANK_WIDTH	,	F_79
"DMA L2T, broadcast src buffer too small (%llu %lu)\n"	,	L_145
halign	,	V_64
CB_COLOR2_BASE	,	V_317
"bad WAIT_REG_MEM\n"	,	L_80
mip_address	,	V_479
ret	,	V_617
SQ_PSTMP_RING_BASE	,	V_186
mtile_ps	,	V_72
mtile_pr	,	V_71
SX_MISC	,	V_431
"DMA L2T, broadcast dst buffer too small (%llu %lu)\n"	,	L_146
evergreen	,	V_510
SQ_PGM_START_GS	,	V_344
CB_COLOR0_SLICE	,	V_259
CB_IMMED4_BASE	,	V_333
CB_COLOR10_VIEW	,	V_233
SQ_ALU_CONST_CACHE_LS_5	,	V_418
SQ_ALU_CONST_CACHE_LS_6	,	V_419
SQ_ALU_CONST_CACHE_LS_7	,	V_420
SQ_ALU_CONST_CACHE_LS_8	,	V_421
SQ_ALU_CONST_CACHE_LS_1	,	V_414
CB_COLOR8_INFO	,	V_243
SQ_ALU_CONST_CACHE_LS_2	,	V_415
SQ_ALU_CONST_CACHE_LS_3	,	V_416
SQ_ALU_CONST_CACHE_LS_4	,	V_417
CB_COLOR11_INFO	,	V_246
"%s:%d %s invalid tile split %d\n"	,	L_10
SQ_ALU_CONST_CACHE_LS_0	,	V_413
"bad CP DMA DST_SEL\n"	,	L_93
CB_COLOR7_INFO	,	V_242
SQ_PGM_START_HS	,	V_346
G_030000_TEX_WIDTH	,	F_47
CB_COLOR1_INFO	,	V_236
SQ_ALU_CONST_CACHE_LS_9	,	V_422
TD_LS_BORDER_COLOR_ALPHA	,	V_598
VGT_STRMOUT_BUFFER_BASE_2	,	V_210
DB_DEBUG2	,	V_570
"%s:%d stencil invalid (0x%08x 0x%08x 0x%08x 0x%08x)\n"	,	L_23
VGT_STRMOUT_BUFFER_BASE_3	,	V_211
"bad SET_LOOP_CONST\n"	,	L_105
DB_DEBUG3	,	V_571
VGT_STRMOUT_BUFFER_BASE_0	,	V_208
DB_DEBUG4	,	V_572
VGT_STRMOUT_BUFFER_BASE_1	,	V_209
"bad L2T, frame to fields DMA_PACKET_COPY\n"	,	L_140
G_03001C_BANK_HEIGHT	,	F_58
"CP DMA Bad SRC register\n"	,	L_156
CB_NUM_BANKS	,	F_83
"%s:%d texture invalid 0x%08x 0x%08x 0x%08x 0x%08x 0x%08x 0x%08x\n"	,	L_37
"0x%04X\n"	,	L_55
llevel	,	V_109
dst_reloc	,	V_520
V_028040_Z_INVALID	,	V_132
evergreen_vm_reg_valid	,	F_109
DB_WATERMARKS	,	V_573
"%s:%d texture bo base %ld not aligned with %ld\n"	,	L_38
ib_chunk	,	V_518
VGT_CACHE_INVALIDATION	,	V_538
family	,	V_114
evergreen_cs_check_reg	,	F_72
"%s:%d invalid array mode %d\n"	,	L_43
"bad STRMOUT_BUFFER_UPDATE dst bo too small: 0x%llx, 0x%lx\n"	,	L_110
"missing reloc for CP_COHER_BASE "	,	L_56
"bad INDEX_BUFFER_SIZE\n"	,	L_66
round_up	,	F_26
CB_COLOR8_ATTRIB	,	V_279
tmp	,	V_91
VGT_VTX_VECT_EJECT_REG	,	V_537
"bad COPY_DW (invalid count)\n"	,	L_117
"%s:%d texture invalid format %d\n"	,	L_34
"DMA L2T, T2L src buffer too small (%llu %lu)\n"	,	L_148
TD_VS_BORDER_COLOR_INDEX	,	V_579
PACKET3_SET_CONFIG_REG_START	,	V_471
PACKET3_COND_WRITE	,	V_615
"%s:%d %s pitch %d invalid must be aligned with %d (%d %d %d)\n"	,	L_2
RADEON_CP_PACKET3_GET_OPCODE	,	F_114
G_028ABC_LINEAR	,	F_25
DB_STENCIL_READ_BASE	,	V_204
CB_COLOR5_VIEW	,	V_228
r600_fmt_get_blocksize	,	F_11
"bad SET PREDICATION\n"	,	L_59
cmd	,	V_523
G_03001C_MACRO_TILE_ASPECT	,	F_59
CP_COHER_SIZE	,	V_536
SQ_ALU_CONST_CACHE_PS_9	,	V_374
CAYMAN_DB_EQAA	,	V_190
nby	,	V_59
radeon_cs_packet_next_reloc	,	F_74
SQ_ALU_CONST_CACHE_PS_7	,	V_372
nbx	,	V_58
MAX	,	F_6
SQ_ALU_CONST_CACHE_PS_8	,	V_373
SQ_ALU_CONST_CACHE_PS_5	,	V_370
SQ_ALU_CONST_CACHE_PS_6	,	V_371
SQ_ALU_CONST_CACHE_PS_3	,	V_368
SQ_ALU_CONST_CACHE_PS_4	,	V_369
CAYMAN_PA_SC_AA_CONFIG	,	V_221
SQ_ALU_CONST_CACHE_PS_1	,	V_366
TEX_ARRAY_MODE	,	F_93
SQ_ALU_CONST_CACHE_PS_2	,	V_367
SQ_ALU_CONST_CACHE_PS_0	,	V_365
G_028C74_TILE_SPLIT	,	F_17
db_z_write_bo	,	V_37
radeon_cs_packet_parse	,	F_102
"DMA L2T, T2L dst buffer too small (%llu %lu)\n"	,	L_149
CB_IMMED3_BASE	,	V_332
"bad STRMOUT_BUFFER_UPDATE src bo too small: 0x%llx, 0x%lx\n"	,	L_112
"bad SET_RESOURCE (tex)\n"	,	L_101
DB_MACRO_TILE_ASPECT	,	F_81
CB_COLOR9_INFO	,	V_244
"CP DMA SAIC only supported for registers\n"	,	L_85
cb_target_mask	,	V_26
"%s:%d depth write bo too small (layer size %d, "	,	L_33
buffer_mask	,	V_127
G_028040_MACRO_TILE_ASPECT	,	F_37
mipmap	,	V_104
SQ_PGM_START_ES	,	V_342
PACKET3_SET_CONTEXT_REG	,	V_473
evergreen_cs_parse_packet0	,	F_71
"bad DMA_PACKET_COPY\n"	,	L_128
PACKET3_DRAW_INDEX_OFFSET_2	,	V_451
VGT_COMPUTE_THREAD_GROUP_SIZE	,	V_551
gpu_offset	,	V_188
TD_CS_BORDER_COLOR_RED	,	V_600
"%s:%d htile enabled without htile surface 0x%08x\n"	,	L_18
mode	,	V_80
"DMA L2T, src buffer too small (%llu %lu)\n"	,	L_131
CB_COLOR4_FMASK	,	V_287
"bad L2L, dw, broadcast DMA_PACKET_COPY\n"	,	L_136
cb_color_fmask_slice	,	V_18
RADEON_CS_KEEP_TILING_FLAGS	,	V_194
VGT_INDEX_TYPE	,	V_541
CB_COLOR9_PITCH	,	V_256
PACKET3_NUM_INSTANCES	,	V_440
tiling_flags	,	V_1
SQ_TEX_VTX_INVALID_TEXTURE	,	V_486
DMA_PACKET_WRITE	,	V_528
"DMA L2T, dst buffer too small (%llu %lu)\n"	,	L_132
CB_COLOR3_BASE	,	V_318
VGT_STRMOUT_BUFFER_SIZE_0	,	V_212
VGT_STRMOUT_BUFFER_SIZE_1	,	V_213
VGT_STRMOUT_BUFFER_SIZE_2	,	V_214
"%s:%d cb invalid format %d for %d (0x%08x)\n"	,	L_11
VGT_STRMOUT_BUFFER_SIZE_3	,	V_215
"%s:%d %s height %d invalid must be aligned with 8\n"	,	L_3
"No buffer for streamout %d\n"	,	L_49
mslice	,	V_85
G_028C70_FORMAT	,	F_16
TD_GS_BORDER_COLOR_BLUE	,	V_587
CB_COLOR8_PITCH	,	V_255
TD_CS_BORDER_COLOR_BLUE	,	V_602
PACKET3_SET_CONTEXT_REG_INDIRECT	,	V_613
G_028C70_ARRAY_MODE	,	F_15
idx_value	,	V_434
TD_CS_BORDER_COLOR_INDEX	,	V_599
pkt	,	V_144
SQ_TEX_VTX_INVALID_BUFFER	,	V_487
"texture"	,	L_36
"bad CP DMA SRC_SEL\n"	,	L_88
db_s_info	,	V_38
PACKET3_DISPATCH_INDIRECT	,	V_457
SQ_ALU_CONST_CACHE_LS_14	,	V_427
SQ_ALU_CONST_CACHE_LS_15	,	V_428
SQ_ALU_CONST_CACHE_LS_12	,	V_425
SQ_ALU_CONST_CACHE_LS_13	,	V_426
SQ_ALU_CONST_CACHE_LS_10	,	V_423
SQ_ALU_CONST_CACHE_LS_11	,	V_424
TD_CS_BORDER_COLOR_ALPHA	,	V_603
CAYMAN_SQ_EX_ALLOC_TABLE_SLOTS	,	V_605
radeon_ib	,	V_616
evergreen_cs_track_validate_htile	,	F_24
"Invalid register 0x%x in CS\n"	,	L_154
V_028C70_COLOR_INVALID	,	V_130
V_030000_SQ_TEX_DIM_2D_ARRAY	,	V_119
CB_COLOR5_FMASK	,	V_288
PACKET3_SET_CONTEXT_REG_START	,	V_474
cb_color_slice_idx	,	V_25
SQ_VSTMP_RING_BASE	,	V_187
CB_COLOR5_ATTRIB	,	V_276
DB_DEBUG	,	V_569
"bad COPY_DW src bo too small: 0x%llx, 0x%lx\n"	,	L_119
db_z_read_offset	,	V_34
SQ_LSTMP_RING_BASE	,	V_185
CB_COLOR9_ATTRIB	,	V_280
PACKET3_CP_DMA_CMD_DAS	,	V_462
TD_LS_BORDER_COLOR_GREEN	,	V_596
CB_COLOR8_BASE	,	V_323
PA_SU_LINE_STIPPLE_VALUE	,	V_554
G_028040_ARRAY_MODE	,	F_31
V_030000_SQ_TEX_DIM_CUBEMAP	,	V_117
CB_IMMED9_BASE	,	V_338
SQ_ALU_CONST_CACHE_PS_13	,	V_378
SQ_ALU_CONST_CACHE_PS_12	,	V_377
SQ_ALU_CONST_CACHE_PS_11	,	V_376
SQ_ALU_CONST_CACHE_PS_10	,	V_375
start_reg	,	V_432
G_028044_TILE_SPLIT	,	F_33
"%s:%i got NULL MIP_ADDRESS relocation\n"	,	L_42
"bad STRMOUT_BUFFER_UPDATE (invalid count)\n"	,	L_108
CB_SHADER_MASK	,	V_218
TEX_BANK_HEIGHT	,	F_96
SQ_ALU_CONST_CACHE_PS_15	,	V_380
SQ_ALU_CONST_CACHE_PS_14	,	V_379
GFP_KERNEL	,	V_505
CB_COLOR2_INFO	,	V_237
"CP DMA DAS not supported\n"	,	L_89
SQ_ALU_CONST_CACHE_HS_0	,	V_397
TD_PS_BORDER_COLOR_GREEN	,	V_576
CB_TILE_SPLIT	,	F_84
SQ_ALU_CONST_CACHE_HS_4	,	V_401
SQ_ALU_CONST_CACHE_HS_3	,	V_400
SQ_ALU_CONST_CACHE_HS_2	,	V_399
SQ_ALU_CONST_CACHE_HS_1	,	V_398
V_030000_SQ_TEX_DIM_2D_MSAA	,	V_120
PACKET3_CP_DMA_CMD_SAS	,	V_463
PACKET3_SET_BOOL_CONST_START	,	V_490
SQ_GS_VERT_ITEMSIZE	,	V_168
dst_offset	,	V_526
SQ_ALU_CONST_CACHE_HS_8	,	V_405
G_030004_ARRAY_MODE	,	F_54
SQ_ALU_CONST_CACHE_HS_7	,	V_404
G_028044_FORMAT	,	F_32
SQ_ALU_CONST_CACHE_HS_6	,	V_403
reloc	,	V_149
SQ_ALU_CONST_CACHE_HS_5	,	V_402
DB_HTILE_SURFACE	,	V_328
SQ_ALU_CONST_CACHE_HS_9	,	V_406
CB_COLOR6_FMASK_SLICE	,	V_305
CB_COLOR1_FMASK	,	V_284
CB_COLOR3_FMASK_SLICE	,	V_302
"No reloc for ib[%d]=0x%04X\n"	,	L_51
CB_COLOR5_FMASK_SLICE	,	V_304
CB_COLOR0_FMASK_SLICE	,	V_299
evergreen_cs_track_validate_texture	,	F_42
"bad CP DMA SRC\n"	,	L_86
CB_COLOR5_PITCH	,	V_252
db_depth_view	,	V_30
"%s:%d stencil write bo base %ld not aligned with %ld\n"	,	L_27
evergreen_dma_ib_parse	,	F_115
CB_IMMED5_BASE	,	V_334
evergreen_cs_get_num_banks	,	F_2
CB_COLOR3_PITCH	,	V_250
CB_COLOR1_BASE	,	V_316
evergreen_ib_parse	,	F_111
"%s:%d mipmap bo base %ld not aligned with %ld\n"	,	L_39
DB_DEPTH_CONTROL	,	V_189
htile_offset	,	V_45
CB_IMMED6_BASE	,	V_335
VGT_PRIMITIVE_TYPE	,	V_540
EVERGREEN_VLINE_START_END	,	V_134
"depth"	,	L_30
SQ_HSTMP_RING_SIZE	,	V_160
CB_COLOR10_INFO	,	V_245
CB_COLOR0_PITCH	,	V_247
"%s:%d depth invalid (0x%08x 0x%08x 0x%08x)\n"	,	L_31
db_s_read_bo	,	V_41
"bad SET PREDICATION operation %d\n"	,	L_60
CB_COLOR0_BASE	,	V_315
V_030000_SQ_TEX_DIM_1D_ARRAY	,	V_118
"Unknown packet type %d at %d !\n"	,	L_153
DB_DEPTH_VIEW	,	V_198
base_align	,	V_62
"%s:%d texture invalid dimension %d\n"	,	L_35
radeon_get_ib_value	,	F_43
PACKET3_DRAW_INDEX_IMMD	,	V_449
SQ_ESGS_RING_BASE	,	V_180
TA_CNTL_AUX	,	V_568
npipes	,	V_76
DB_Z_INFO	,	V_192
CB_COLOR11_VIEW	,	V_234
VGT_NUM_INDICES	,	V_542
VGT_COMPUTE_DIM_Y	,	V_545
VGT_COMPUTE_DIM_Z	,	V_546
VGT_COMPUTE_DIM_X	,	V_544
VGT_NUM_INSTANCES	,	V_543
RADEON_CP_PACKET_GET_TYPE	,	F_112
kzalloc	,	F_101
G_028040_BANK_HEIGHT	,	F_36
radeon_bo	,	V_102
CB_COLOR0_ATTRIB	,	V_271
CB_COLOR11_ATTRIB	,	V_282
vgt_strmout_config	,	V_128
PACKET3_SET_CTL_CONST_START	,	V_496
MSAA_NUM_SAMPLES_MASK	,	V_220
cb_color_cmask_slice	,	V_17
"bad COPY_DW (missing src reloc)\n"	,	L_118
ptr	,	V_90
"%s:%d %s invalid macro tile aspect %d\n"	,	L_9
"bad DMA_PACKET_COPY [%6d] 0x%08x invalid sub cmd\n"	,	L_150
cb_color_bo	,	V_19
CP_COHER_BASE	,	V_216
bsize	,	V_92
CB_COLOR7_BASE	,	V_322
"Can not parse packet at %d after CS end %d !\n"	,	L_124
streamout_dirty	,	V_50
CB_COLOR5_INFO	,	V_240
tex_dim	,	V_480
uint64_t	,	T_4
end_reg	,	V_433
layer_size	,	V_57
CHIP_CAYMAN	,	V_153
db_depth_control	,	V_32
slice	,	V_84
TD_LS_BORDER_COLOR_BLUE	,	V_597
CB_COLOR2_ATTRIB	,	V_273
htile_surface	,	V_46
"%s:%d depth read bo too small (layer size %d, "	,	L_32
VGT_GS_VERTEX_REUSE	,	V_539
cb_color_pitch	,	V_23
"cannot use PFP on REG wait\n"	,	L_81
SQ_VSTMP_RING_SIZE	,	V_163
radeon_cs_chunk	,	V_517
DB_HTILE_DATA_BASE	,	V_327
SX_MEMORY_EXPORT_BASE	,	V_429
__func__	,	V_67
SQ_VSTMP_RING_ITEMSIZE	,	V_178
db_s_write_bo	,	V_42
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_139
"mipmap"	,	L_44
SQ_TEX_DIM_3D	,	V_123
G_03001C_DATA_FORMAT	,	F_50
DMA_PACKET_CONSTANT_FILL	,	V_530
"CP DMA SAS not supported\n"	,	L_84
DB_Z_READ_BASE	,	V_201
SQ_LSTMP_RING_SIZE	,	V_161
ARRAY_2D_TILED_THIN1	,	V_3
"bad DMA_PACKET_WRITE [%6d] 0x%08x sub cmd is not 0 or 8\n"	,	L_126
G_028040_NUM_BANKS	,	F_34
evergreen_surface_check_2d	,	F_9
"bad SET_RESOURCE\n"	,	L_100
"DMA L2T, broadcast dst2 buffer too small (%llu %lu)\n"	,	L_147
ADDR_SURF_2_BANK	,	V_8
V_028040_Z_24	,	V_100
CB_COLOR9_VIEW	,	V_232
TD_HS_BORDER_COLOR_ALPHA	,	V_593
width	,	V_110
CB_MACRO_TILE_ASPECT	,	F_87
evergreen_surface_check_1d	,	F_8
dst2_reloc	,	V_521
db_z_write_offset	,	V_35
G_028058_PITCH_TILE_MAX	,	F_30
GRBM_GFX_INDEX	,	V_533
"DMA L2T, frame to fields buffer too small (%llu %lu)\n"	,	L_142
db_z_read_bo	,	V_36
SQ_ESGS_RING_ITEMSIZE	,	V_164
CB_BANK_WIDTH	,	F_85
"%s:%d stencil invalid format %d\n"	,	L_21
CAYMAN_PACKET3_DEALLOC_STATE	,	V_442
format	,	V_79
chunk_ib	,	V_515
SPI_CONFIG_CNTL_1	,	V_567
G_028800_Z_ENABLE	,	F_66
vline_start_end	,	V_133
r600_fmt_is_valid_color	,	F_22
"bad DRAW_INDEX_2\n"	,	L_68
"bad COPY_DW dst bo too small: 0x%llx, 0x%lx\n"	,	L_121
CB_BANK_HEIGHT	,	F_86
"bad MEM_WRITE (invalid count)\n"	,	L_113
db_s_write_offset	,	V_40
CB_IMMED2_BASE	,	V_331
PACKET3_SET_ALU_CONST	,	V_488
DB_NUM_BANKS	,	F_77
PACKET3_SET_PREDICATION	,	V_436
VGT_HS_OFFCHIP_PARAM	,	V_552
PACKET3_CONTEXT_CONTROL	,	V_438
TD_PS_BORDER_COLOR_BLUE	,	V_577
cayman_reg_safe_bm	,	V_154
SQ_GPR_RESOURCE_MGMT_1	,	V_560
WAIT_UNTIL	,	V_532
cb_dirty	,	V_28
PACKET3_SET_LOOP_CONST_START	,	V_493
SQ_CONST_MEM_BASE	,	V_348
MACRO_TILE_ASPECT	,	F_97
CB_COLOR4_BASE	,	V_319
SQ_PSTMP_RING_SIZE	,	V_162
"%s:%d stencil read bo too small (layer size %d, "	,	L_25
vgt_strmout_bo_offset	,	V_49
"bad DMA_PACKET_WRITE\n"	,	L_125
"%s:%d texture bo too small (layer size %d, "	,	L_40
CB_COLOR6_BASE	,	V_321
upper_32_bits	,	F_91
CB_COLOR7_ATTRIB	,	V_278
dev	,	V_66
CB_COLOR4_INFO	,	V_239
CB_IMMED0_BASE	,	V_329
SQ_HSTMP_RING_ITEMSIZE	,	V_175
SPI_CONFIG_CNTL	,	V_566
TD_HS_BORDER_COLOR_RED	,	V_590
cb_color_cmask_bo	,	V_16
"%s:%d htile surface too small %ld for %ld (%d %d)\n"	,	L_20
surf	,	V_55
ARRAY_SIZE	,	F_73
PACKET3_SET_RESOURCE_OFFSET	,	V_612
"offset %ld, max layer %d, bo size %ld)\n"	,	L_26
"%s:%d problematic surf: (%d %d) (%d %d %d %d %d %d %d)\n"	,	L_17
bankw	,	V_75
"bad SET_CONFIG_REG "	,	L_58
GET_DMA_COUNT	,	F_106
CB_COLOR2_VIEW	,	V_225
SQ_GSTMP_RING_BASE	,	V_183
SQ_DYN_GPR_CNTL_PS_FLUSH_REQ	,	V_557
CP_STRMOUT_CNTL	,	V_534
bankh	,	V_78
G_028C74_BANK_HEIGHT	,	F_20
TEX_NUM_BANKS	,	F_98
"bad STRMOUT_BUFFER_UPDATE (missing src reloc)\n"	,	L_111
"%s:%d %s height %d invalid must be aligned with %d\n"	,	L_4
"bad SET_BASE"	,	L_155
"cb"	,	L_12
SQ_LSTMP_RING_ITEMSIZE	,	V_176
"bad DRAW_INDEX_IMMD\n"	,	L_72
DB_Z_WRITE_BASE	,	V_203
CB_COLOR11_SLICE	,	V_270
V_028044_STENCIL_INVALID	,	V_131
TD_GS_BORDER_COLOR_ALPHA	,	V_588
TD_HS_BORDER_COLOR_INDEX	,	V_589
"vbo resource seems too big for the bo\n"	,	L_103
"bad CP DMA DST\n"	,	L_91
CB_IMMED11_BASE	,	V_340
evergreen_cs_track_validate_depth	,	F_39
evergreen_cs_track_check	,	F_63
PACKET3_CP_DMA_CMD_DAIC	,	V_465
config	,	V_507
"%s:%d cb[%d] invalid (0x%08x 0x%08x 0x%08x 0x%08x)\n"	,	L_13
CB_COLOR10_BASE	,	V_325
V_028040_Z_16	,	V_98
dim	,	V_108
TD_PS_BORDER_COLOR_INDEX	,	V_574
PACKET3_DRAW_INDEX_2	,	V_446
one_reg_wr	,	V_618
DB_STENCIL_INFO	,	V_197
"Forbidden register 0x%04X in cs at %d\n"	,	L_52
info	,	V_461
ADDR_SURF_8_BANK	,	V_10
"bad SET_BOOL_CONST\n"	,	L_104
PA_SC_AA_CONFIG	,	V_219
sx_misc_kill_all_prims	,	V_51
count	,	V_147
vgt_strmout_size	,	V_47
ARRAY_LINEAR_GENERAL	,	V_6
DRM_ERROR	,	F_64
evergreen_dma_cs_parse	,	F_104
TD_PS_BORDER_COLOR_ALPHA	,	V_578
SQ_ESTMP_RING_SIZE	,	V_158
SQ_TEX_VTX_VALID_BUFFER	,	V_484
vgt_strmout_bo	,	V_48
r600_fmt_is_valid_texture	,	F_60
V_028C70_COLOR_8_8_8_8	,	V_97
CB_COLOR1_PITCH	,	V_248
"bad MEM_WRITE (missing reloc)\n"	,	L_114
PACKET3_COPY_DW	,	V_503
CB_COLOR3_CMASK	,	V_294
"%s:%d %s invalid number of banks %d\n"	,	L_6
ADDR_SURF_16_BANK	,	V_11
TD_LS_BORDER_COLOR_RED	,	V_595
indirect_draw_buffer_size	,	V_453
PACKET3_SET_CTL_CONST_END	,	V_497
"%s:%d %s invalid bankh %d\n"	,	L_8
G_03001C_NUM_BANKS	,	F_56
VGT_COMPUTE_START_Y	,	V_548
CB_COLOR2_PITCH	,	V_249
VGT_COMPUTE_START_Z	,	V_549
VGT_COMPUTE_START_X	,	V_547
evergreen_packet3_check	,	F_90
CB_COLOR10_PITCH	,	V_257
R_02805C_DB_DEPTH_SLICE	,	V_200
SQ_CONFIG	,	V_559
V_028C70_COLOR_16	,	V_99
"bad MEM_WRITE bo too small: 0x%llx, 0x%lx\n"	,	L_116
"bad DRAW_INDEX_OFFSET\n"	,	L_73
ENOMEM	,	V_506
"bad SET_SAMPLER\n"	,	L_107
G_030000_DIM	,	F_44
EVERGREEN_VLINE_STATUS	,	V_142
"bad PACKET3_SET_CONFIG_REG\n"	,	L_98
CP_COHER_CNTL	,	V_535
"CP DMA DAIC only supported for registers\n"	,	L_90
"DMA L2L, dw dst buffer too small (%llu %lu)\n"	,	L_130
cb_color_slice	,	V_24
"DMA write buffer too small (%llu %lu)\n"	,	L_127
ib	,	V_89
CB_COLOR4_ATTRIB	,	V_275
id	,	V_82
pitch	,	V_83
cb_color_fmask_bo	,	V_15
"DMA L2L, dw src buffer too small (%llu %lu)\n"	,	L_129
CB_COLOR7_PITCH	,	V_254
"%s:%d mask 0x%08X | 0x%08X no cb for %d\n"	,	L_50
db_depth_size	,	V_31
CB_COLOR5_BASE	,	V_320
PACKET3_EVENT_WRITE_EOP	,	V_468
"bad DRAW_INDEX\n"	,	L_67
"bad CP DMA\n"	,	L_82
"%s:%d cb[%d] bo too small (layer size %d, "	,	L_15
radeon_bo_list	,	V_148
CB_COLOR3_FMASK	,	V_286
CB_IMMED1_BASE	,	V_330
PACKET3_EVENT_WRITE_EOS	,	V_469
"bad DISPATCH_DIRECT\n"	,	L_78
SQ_TEX_DIM_2D_MSAA	,	V_482
"bad SET_CTL_CONST\n"	,	L_106
"offset %ld, max layer %d, depth %d, bo size %ld) (%d %d)\n"	,	L_41
CB_COLOR2_FMASK	,	V_285
SQ_ESTMP_RING_BASE	,	V_182
ALIGN	,	F_61
r600_mip_minify	,	F_62
"%s:%d mipmap [%d] bo too small (layer size %d, "	,	L_45
evergreen_cs_track_validate_cb	,	F_13
"%s:%d %s invalid bankw %d\n"	,	L_7
SQ_ALU_CONST_CACHE_VS_11	,	V_392
SQ_ALU_CONST_CACHE_VS_10	,	V_391
"bad STRMOUT_BUFFER_UPDATE (missing dst reloc)\n"	,	L_109
SQ_ALU_CONST_CACHE_VS_15	,	V_396
SQ_ALU_CONST_CACHE_VS_14	,	V_395
SQ_ALU_CONST_CACHE_VS_13	,	V_394
CB_COLOR3_VIEW	,	V_226
SQ_ALU_CONST_CACHE_VS_12	,	V_393
G_028800_STENCIL_ENABLE	,	F_65
length_dw	,	V_516
RADEON_TILING_MICRO	,	V_4
vgt_strmout_buffer_config	,	V_129
"L2T, T2L Partial is cayman only !\n"	,	L_143
TD_PS_BORDER_COLOR_RED	,	V_575
TD_HS_BORDER_COLOR_GREEN	,	V_591
G_030014_LAST_LEVEL	,	F_45
cb_color_view	,	V_22
toffset	,	V_106
CB_COLOR7_FMASK	,	V_290
"%s:%d invalid cmd stream %d\n"	,	L_70
CB_IMMED10_BASE	,	V_339
VGT_COMPUTE_INDEX	,	V_550
u32	,	T_1
"bad SET_RESOURCE (vtx)\n"	,	L_102
SQ_HSTMP_RING_BASE	,	V_184
radeon_bo_size	,	F_23
CB_COLOR6_PITCH	,	V_253
tile_split	,	V_196
evergreen_cs_get_aray_mode	,	F_1
"bad DRAW_INDEX_AUTO\n"	,	L_69
G_030004_TEX_HEIGHT	,	F_48
SQ_ESGS_RING_SIZE	,	V_156
SQ_GLOBAL_GPR_RESOURCE_MGMT_2	,	V_562
evergreen_is_safe_reg	,	F_89
SQ_GLOBAL_GPR_RESOURCE_MGMT_1	,	V_561
G_028008_SLICE_MAX	,	F_29
group_size	,	V_65
header	,	V_522
cb_color_attrib	,	V_88
G_028C74_NUM_BANKS	,	F_18
r600_cs_common_vline_parse	,	F_68
TD_GS_BORDER_COLOR_INDEX	,	V_584
pred_op	,	V_437
CB_IMMED8_BASE	,	V_337
db_z_info	,	V_33
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_140
G_028040_BANK_WIDTH	,	F_35
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_137
bpe	,	V_60
row_size	,	V_511
PA_SC_ENHANCE	,	V_556
tileb	,	V_69
cayman	,	V_508
SQ_DYN_GPR_SIMD_LOCK_EN	,	V_558
evergreen_surface_value_conv_check	,	F_12
"bad DRAW_INDEX_OFFSET_2\n"	,	L_74
dev_warn	,	F_7
DB_DEPTH_SIZE	,	V_199
u64	,	T_2
r600_dma_cs_next_reloc	,	F_108
G_030000_PITCH	,	F_51
dst2_offset	,	V_527
"streamout %d bo too small: 0x%llx, 0x%lx\n"	,	L_48
CB_COLOR4_VIEW	,	V_227
DMA_PACKET_COPY	,	V_529
TD_CS_BORDER_COLOR_GREEN	,	V_601
CB_COLOR4_SLICE	,	V_263
PACKET3_INDEX_BUFFER_SIZE	,	V_444
CB_COLOR10_SLICE	,	V_269
"%s:%d stencil write bo too small (layer size %d, "	,	L_28
RADEON_CP_PACKET_GET_COUNT	,	F_113
"%s:%d stencil read bo base %ld not aligned with %ld\n"	,	L_24
"Unknown packet type %d !\n"	,	L_123
TD_VS_BORDER_COLOR_ALPHA	,	V_583
sub_cmd	,	V_524
height	,	V_111
CB_COLOR1_ATTRIB	,	V_272
"bad INDEX_BASE\n"	,	L_64
CB_COLOR6_FMASK	,	V_289
"stencil"	,	L_22
nsamples	,	V_61
VGT_TF_RING_SIZE	,	V_179
TEX_TILE_SPLIT	,	F_94
evergreen_cs_track	,	V_12
roundup	,	F_27
"offset %ld, coffset %ld, max layer %d, depth %d, "	,	L_46
CB_COLOR9_SLICE	,	V_268
PACKET3_NOP	,	V_504
PACKET3_EVENT_WRITE	,	V_467
"bad SET_CONTEXT_REG 0x%04X\n"	,	L_57
G_028040_FORMAT	,	F_40
min	,	V_94
G_030004_TEX_DEPTH	,	F_49
PACKET3_SET_RESOURCE_START	,	V_477
rdev	,	V_152
"%s:%d depth invalid format %d\n"	,	L_29
PACKET3_DRAW_INDEX	,	V_445
DB_TILE_SPLIT	,	F_78
PACKET3_SET_RESOURCE_END	,	V_478
CB_COLOR7_CMASK	,	V_298
"offset %d, max layer %d, bo size %ld, slice %d)\n"	,	L_16
last_reg	,	V_150
CB_COLOR4_FMASK_SLICE	,	V_303
texture	,	V_103
CB_COLOR7_FMASK_SLICE	,	V_306
uint32_t	,	T_3
VGT_STRMOUT_BUFFER_CONFIG	,	V_207
PACKET3_WAIT_REG_MEM	,	V_458
G_03001C_BANK_WIDTH	,	F_57
CB_COLOR0_VIEW	,	V_223
radeon_cs_packet	,	V_143
CB_COLOR6_INFO	,	V_241
CB_COLOR0_CMASK	,	V_291
PACKET3_SET_LOOP_CONST_END	,	V_494
cb_color_bo_offset	,	V_20
"bad EVENT_WRITE_EOP\n"	,	L_96
PACKET3_SET_CONFIG_REG	,	V_470
"bad L2T, broadcast DMA_PACKET_COPY\n"	,	L_144
CB_COLOR2_FMASK_SLICE	,	V_301
"bad MEM_WRITE (address not qwords aligned)\n"	,	L_115
moffset	,	V_107
CB_COLOR1_FMASK_SLICE	,	V_300
"forbidden register 0x%08x at %d\n"	,	L_53
PACKET3_DISPATCH_DIRECT	,	V_456
"bo size %ld) level0 (%d %d %d)\n"	,	L_47
SQ_PGM_START_VS	,	V_343
"bad COPY_DW (missing dst reloc)\n"	,	L_120
radeon_device	,	V_606
PA_CL_ENHANCE	,	V_553
"bad INDEX_TYPE/NUM_INSTANCES/CLEAR_STATE\n"	,	L_62
PACKET3_SET_RESOURCE	,	V_476
SQ_STATIC_THREAD_MGMT_3	,	V_565
SQ_STATIC_THREAD_MGMT_1	,	V_563
SQ_STATIC_THREAD_MGMT_2	,	V_564
CB_COLOR5_CMASK	,	V_296
"bad DISPATCH_INDIRECT\n"	,	L_79
ARRAY_1D_TILED_THIN1	,	V_5
cs_flags	,	V_193
evergreen_reg_safe_bm	,	V_155
CB_COLOR2_CMASK	,	V_293
PACKET3_MEM_WRITE	,	V_502
V_030000_SQ_TEX_DIM_1D	,	V_115
CB_COLOR8_VIEW	,	V_231
CB_COLOR11_BASE	,	V_326
"bad DRAW_INDEX_MULTI_AUTO\n"	,	L_71
DB_STENCIL_WRITE_BASE	,	V_205
"bad PACKET3_SET_CONTEXT_REG\n"	,	L_99
"%s:%d %s invalid array mode %d\n"	,	L_5
idx	,	V_105
PACKET3_DRAW_INDIRECT	,	V_454
CB_COLOR1_VIEW	,	V_224
printk	,	F_70
PACKET3_DRAW_INDEX_AUTO	,	V_447
SQ_TEX_DIM_2D_ARRAY_MSAA	,	V_483
dev_err	,	F_88
PACKET3_DRAW_INDEX_OFFSET	,	V_450
CB_COLOR11_PITCH	,	V_258
PACKET3_CP_DMA_CMD_SAIC	,	V_464
V_030000_SQ_TEX_DIM_2D	,	V_116
CAYMAN_SX_SCATTER_EXPORT_BASE	,	V_430
evergreen_surface_check	,	F_10
PACKET3_SET_SAMPLER_END	,	V_500
tile_config	,	V_509
SQ_GSVS_RING_ITEMSIZE	,	V_167
evergreen_surface_check_linear	,	F_4
"bad SET_BASE\n"	,	L_75
PACKET3_STRMOUT_BUFFER_UPDATE	,	V_501
CB_COLOR7_VIEW	,	V_230
SQ_TEX_VTX_VALID_TEXTURE	,	V_481
old_ddx_ok	,	V_95
db_s_read_offset	,	V_39
evergreen_tiling_fields	,	F_76
SQ_ALU_CONST_CACHE_GS_2	,	V_351
SQ_ALU_CONST_CACHE_GS_3	,	V_352
evergreen_surface_check_linear_aligned	,	F_5
SQ_ALU_CONST_CACHE_GS_0	,	V_349
G_028C74_MACRO_TILE_ASPECT	,	F_21
SQ_ALU_CONST_CACHE_GS_1	,	V_350
radeon_cs_parser	,	V_52
"bad CONTEXT_CONTROL\n"	,	L_61
"L2L Partial is cayman only !\n"	,	L_135
G_028040_TILE_SURFACE_ENABLE	,	F_38
V_030000_SQ_TEX_DIM_3D	,	V_122
PACKET3_MPEG_INDEX	,	V_611
SQ_ALU_CONST_CACHE_GS_6	,	V_355
SQ_ALU_CONST_CACHE_GS_7	,	V_356
SQ_ALU_CONST_CACHE_GS_4	,	V_353
SQ_ALU_CONST_CACHE_GS_5	,	V_354
TD_VS_BORDER_COLOR_RED	,	V_580
SQ_GSTMP_RING_SIZE	,	V_159
db_depth_slice	,	V_29
ARRAY_LINEAR_ALIGNED	,	V_81
SQ_ALU_CONST_CACHE_GS_8	,	V_357
SQ_ALU_CONST_CACHE_GS_9	,	V_358
prefix	,	V_56
PACKET3_SET_LOOP_CONST	,	V_492
CB_COLOR7_SLICE	,	V_266
CAYMAN_MSAA_NUM_SAMPLES_MASK	,	V_222
radeon_cs_packet_next_is_pkt3_nop	,	F_99
htile_bo	,	V_44
PACKET3_CLEAR_STATE	,	V_441
"bad DMA_PACKET_CONSTANT_FILL\n"	,	L_151
DB_BANK_HEIGHT	,	F_80
SQ_ALU_CONST_CACHE_VS_4	,	V_385
SQ_ALU_CONST_CACHE_VS_3	,	V_384
PACKET3_DRAW_INDEX_MULTI_ELEMENT	,	V_610
SQ_ALU_CONST_CACHE_VS_6	,	V_387
CB_COLOR6_ATTRIB	,	V_277
SQ_ALU_CONST_CACHE_VS_5	,	V_386
SQ_ALU_CONST_CACHE_VS_8	,	V_389
SQ_ALU_CONST_CACHE_VS_7	,	V_388
SQ_ALU_CONST_CACHE_VS_9	,	V_390
PACKET3_COND_EXEC	,	V_608
PACKET3_SURFACE_SYNC	,	V_466
CB_COLOR1_SLICE	,	V_260
SQ_ALU_CONST_CACHE_GS_15	,	V_364
SQ_ALU_CONST_CACHE_GS_10	,	V_359
SQ_ALU_CONST_CACHE_GS_11	,	V_360
CB_COLOR4_CMASK	,	V_295
SQ_ALU_CONST_CACHE_GS_12	,	V_361
SQ_ALU_CONST_CACHE_GS_13	,	V_362
SQ_ALU_CONST_CACHE_GS_14	,	V_363
PACKET3_INDEX_BASE	,	V_443
G_030014_LAST_ARRAY	,	F_46
"DMA constant fill buffer too small (%llu %lu)\n"	,	L_152
db_dirty	,	V_43
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_136
CB_COLOR2_SLICE	,	V_261
kfree	,	F_103
CAYMAN_VGT_OFFCHIP_LDS_BASE	,	V_604
VGT_STRMOUT_CONFIG	,	V_206
"DMA L2L, dw, broadcast dst buffer too small (%llu %lu)\n"	,	L_138
nbanks	,	V_7
CB_COLOR9_BASE	,	V_324
Z_ARRAY_MODE	,	F_75
"bad EVENT_WRITE\n"	,	L_95
tsplit	,	V_74
"Packet0 not allowed!\n"	,	L_158
G_028C74_BANK_WIDTH	,	F_19
CB_TARGET_MASK	,	V_217
CB_COLOR3_INFO	,	V_238
"bad SET_CONTEXT_REG "	,	L_54
SQ_ALU_CONST_CACHE_VS_0	,	V_381
CB_COLOR8_SLICE	,	V_267
SQ_ALU_CONST_CACHE_VS_2	,	V_383
SQ_ALU_CONST_CACHE_VS_1	,	V_382
EINVAL	,	V_68
robj	,	V_202
PACKET3_SET_CONTEXT_REG_END	,	V_475
depth	,	V_112
PACKET3_SET_BOOL_CONST	,	V_489
src_offset	,	V_525
"DMA L2T, frame to fields src buffer too small (%llu %lu)\n"	,	L_141
r600_fmt_get_nblocksx	,	F_52
r600_fmt_get_nblocksy	,	F_53
SQ_GSVS_RING_OFFSET_2	,	V_173
SQ_GSVS_RING_OFFSET_3	,	V_174
evergreen_vm_packet3_check	,	F_110
cb_color_info	,	V_21
TD_GS_BORDER_COLOR_GREEN	,	V_586
PACKET3_CP_DMA	,	V_459
vline_status	,	V_141
GET_DMA_CMD	,	F_105
"%s:%d invalid num pipes %d\n"	,	L_19
offset	,	V_86
CB_COLOR3_SLICE	,	V_262
CAYMAN_DB_DEPTH_INFO	,	V_191
CB_COLOR10_ATTRIB	,	V_281
evergreen_cs_track_validate_stencil	,	F_28
PACKET3_SET_BASE	,	V_452
SQ_ALU_CONST_CACHE_HS_12	,	V_409
CB_IMMED7_BASE	,	V_336
SQ_ALU_CONST_CACHE_HS_13	,	V_410
PACKET3_DRAW_INDEX_INDIRECT	,	V_455
mtilea	,	V_77
SQ_ALU_CONST_CACHE_HS_10	,	V_407
mtileb	,	V_73
SQ_ALU_CONST_CACHE_HS_11	,	V_408
DMA_PACKET_NOP	,	V_531
SQ_GSVS_RING_OFFSET_1	,	V_172
"%s:%d cb[%d] bo base %ld not aligned with %ld\n"	,	L_14
G__SQ_CONSTANT_TYPE	,	F_92
SQ_PSTMP_RING_ITEMSIZE	,	V_177
PACKET3_PRED_EXEC	,	V_609
SQ_ALU_CONST_CACHE_HS_14	,	V_411
SQ_ALU_CONST_CACHE_HS_15	,	V_412
"DMA L2L, dw, broadcast src buffer too small (%llu %lu)\n"	,	L_137
"DMA L2L, dw, broadcast dst2 buffer too small (%llu %lu)\n"	,	L_139
RADEON_PACKET_TYPE3	,	V_514
"CP DMA command requires dw count alignment\n"	,	L_83
PACKET3_DRAW_INDEX_MULTI_AUTO	,	V_448
RADEON_PACKET_TYPE2	,	V_513
slice_pt	,	V_70
"%s:%d invalid cmd stream\n"	,	L_65
ADDR_SURF_4_BANK	,	V_9
G_030018_TILE_SPLIT	,	F_55
SQ_PGM_START_PS	,	V_345
V_028C70_COLOR_8	,	V_96
PACKET3_INDEX_TYPE	,	V_439
TD_VS_BORDER_COLOR_GREEN	,	V_581
TD_VS_BORDER_COLOR_BLUE	,	V_582
"CP DMA Bad DST register\n"	,	L_157
track	,	V_13
CB_COLOR6_SLICE	,	V_265
RADEON_PACKET_TYPE0	,	V_512
evergreen_cs_packet_parse_vline	,	F_67
PACKET3_SET_BOOL_CONST_END	,	V_491
G_028040_TILE_SPLIT	,	F_41
SQ_GSVS_RING_BASE	,	V_181
command	,	V_460
PACKET3_SET_SAMPLER_START	,	V_499
KERN_ERR	,	V_146
CB_COLOR5_SLICE	,	V_264
mtaspect	,	V_195
