Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 04:11:51 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_65/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.097        0.000                      0                 2000        0.010        0.000                      0                 2000        2.030        0.000                       0                  2001  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.306}        4.611           216.873         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.097        0.000                      0                 2000        0.010        0.000                      0                 2000        2.030        0.000                       0                  2001  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 demux/sel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.306ns period=4.611ns})
  Destination:            demux/sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.306ns period=4.611ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.611ns  (vclock rise@4.611ns - vclock rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 1.822ns (40.815%)  route 2.642ns (59.185%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 6.348 - 4.611 ) 
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.415ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.245ns (routing 0.171ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.155ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2000, routed)        1.245     2.191    demux/CLK
    SLICE_X134Y469       FDRE                                         r  demux/sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y469       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.270 r  demux/sel_reg[3]/Q
                         net (fo=23, routed)          0.231     2.501    demux/sel[3]
    SLICE_X133Y469       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     2.701 f  demux/sel_reg[8]_i_6/O[5]
                         net (fo=41, routed)          0.221     2.922    demux/sel_reg[0]_0[5]
    SLICE_X131Y467       LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.105     3.027 f  demux/sel[8]_i_226/O
                         net (fo=1, routed)           0.239     3.266    demux/sel[8]_i_226_n_0
    SLICE_X131Y464       CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     3.372 f  demux/sel_reg[8]_i_196/CO[7]
                         net (fo=1, routed)           0.026     3.398    demux/sel_reg[8]_i_196_n_0
    SLICE_X131Y465       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.475 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, routed)          0.212     3.687    demux_n_10
    SLICE_X130Y465       LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.118     3.805 r  sel[8]_i_136/O
                         net (fo=2, routed)           0.207     4.012    sel[8]_i_136_n_0
    SLICE_X130Y465       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.062 r  sel[8]_i_143/O
                         net (fo=1, routed)           0.008     4.070    demux/sel[8]_i_73_0[5]
    SLICE_X130Y465       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.185 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.211    demux/sel_reg[8]_i_81_n_0
    SLICE_X130Y466       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.287 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.253     4.540    demux_n_89
    SLICE_X132Y466       LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.070     4.610 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.138     4.748    sel[8]_i_32_n_0
    SLICE_X132Y466       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.797 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     4.808    demux/sel[8]_i_25_0[5]
    SLICE_X132Y466       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.963 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     4.989    demux/sel_reg[8]_i_19_n_0
    SLICE_X132Y467       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.045 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.369     5.414    demux_n_104
    SLICE_X131Y469       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     5.548 r  sel_reg[8]_i_18/O[2]
                         net (fo=1, routed)           0.183     5.731    sel_reg[8]_i_18_n_13
    SLICE_X132Y469       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     5.766 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.011     5.777    demux/sel_reg[5]_0[4]
    SLICE_X132Y469       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.932 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     5.958    demux/sel_reg[8]_i_4_n_0
    SLICE_X132Y470       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.014 f  demux/sel_reg[8]_i_5/O[0]
                         net (fo=10, routed)          0.201     6.215    demux/sel_reg[8]_i_5_n_15
    SLICE_X134Y471       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     6.303 r  demux/sel[3]_i_3/O
                         net (fo=4, routed)           0.091     6.394    demux/sel[3]_i_3_n_0
    SLICE_X134Y470       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     6.492 r  demux/sel[0]_i_1/O
                         net (fo=1, routed)           0.163     6.655    demux/sel20_in[0]
    SLICE_X133Y470       FDRE                                         r  demux/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.611     4.611 r  
    AP13                                              0.000     4.611 r  clk (IN)
                         net (fo=0)                   0.000     4.611    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.956 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.956    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.956 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.243    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.267 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2000, routed)        1.081     6.348    demux/CLK
    SLICE_X133Y470       FDRE                                         r  demux/sel_reg[0]/C
                         clock pessimism              0.415     6.763    
                         clock uncertainty           -0.035     6.727    
    SLICE_X133Y470       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     6.752    demux/sel_reg[0]
  -------------------------------------------------------------------
                         required time                          6.752    
                         arrival time                          -6.655    
  -------------------------------------------------------------------
                         slack                                  0.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 demux/genblk1[207].z_reg[207][1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.306ns period=4.611ns})
  Destination:            genblk1[207].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.306ns period=4.611ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.058ns (41.727%)  route 0.081ns (58.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Net Delay (Source):      1.082ns (routing 0.155ns, distribution 0.927ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.171ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2000, routed)        1.082     1.738    demux/CLK
    SLICE_X127Y487       FDRE                                         r  demux/genblk1[207].z_reg[207][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y487       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.796 r  demux/genblk1[207].z_reg[207][1]/Q
                         net (fo=1, routed)           0.081     1.877    genblk1[207].reg_in/D[1]
    SLICE_X126Y487       FDRE                                         r  genblk1[207].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2000, routed)        1.220     2.166    genblk1[207].reg_in/CLK
    SLICE_X126Y487       FDRE                                         r  genblk1[207].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.359     1.807    
    SLICE_X126Y487       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.867    genblk1[207].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.306 }
Period(ns):         4.611
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.611       3.321      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.305       2.030      SLICE_X129Y503  demux/genblk1[70].z_reg[70][1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.305       2.030      SLICE_X118Y491  demux/genblk1[174].z_reg[174][0]/C



