
sinking-clock_master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ee0  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08004f9c  08004f9c  00005f9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005044  08005044  00007054  2**0
                  CONTENTS
  4 .ARM          00000000  08005044  08005044  00007054  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005044  08005044  00007054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005044  08005044  00006044  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005048  08005048  00006048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000054  20000000  0800504c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d8  20000054  080050a0  00007054  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000022c  080050a0  0000722c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007054  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012f41  00000000  00000000  0000707c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bcd  00000000  00000000  00019fbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001390  00000000  00000000  0001cb90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f3c  00000000  00000000  0001df20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018f3d  00000000  00000000  0001ee5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001785e  00000000  00000000  00037d99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a115f  00000000  00000000  0004f5f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f0756  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004748  00000000  00000000  000f079c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000f4ee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000054 	.word	0x20000054
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08004f84 	.word	0x08004f84

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000058 	.word	0x20000058
 8000100:	08004f84 	.word	0x08004f84

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <getRTCTime>:
				internalAlarm_initTest.AlarmTime.Minutes, internalAlarm_initTest.AlarmTime.Seconds);
	}

}

void getRTCTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 800021c:	b580      	push	{r7, lr}
 800021e:	b084      	sub	sp, #16
 8000220:	af00      	add	r7, sp, #0
 8000222:	60f8      	str	r0, [r7, #12]
 8000224:	60b9      	str	r1, [r7, #8]
 8000226:	607a      	str	r2, [r7, #4]

	// Store both current time and current date in time and date pointers.
	HAL_RTC_GetTime(hrtc, currTime, RTCTimeFormat);
 8000228:	68b9      	ldr	r1, [r7, #8]
 800022a:	68fb      	ldr	r3, [r7, #12]
 800022c:	2200      	movs	r2, #0
 800022e:	0018      	movs	r0, r3
 8000230:	f003 fbd4 	bl	80039dc <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, currDate, RTCTimeFormat);
 8000234:	6879      	ldr	r1, [r7, #4]
 8000236:	68fb      	ldr	r3, [r7, #12]
 8000238:	2200      	movs	r2, #0
 800023a:	0018      	movs	r0, r3
 800023c:	f003 fcbc 	bl	8003bb8 <HAL_RTC_GetDate>

}
 8000240:	46c0      	nop			@ (mov r8, r8)
 8000242:	46bd      	mov	sp, r7
 8000244:	b004      	add	sp, #16
 8000246:	bd80      	pop	{r7, pc}

08000248 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800024a:	b089      	sub	sp, #36	@ 0x24
 800024c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800024e:	f001 fb01 	bl	8001854 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000252:	f000 f847 	bl	80002e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000256:	f000 fa91 	bl	800077c <MX_GPIO_Init>
  MX_ADC1_Init();
 800025a:	f000 f8af 	bl	80003bc <MX_ADC1_Init>
  MX_RTC_Init();
 800025e:	f000 f959 	bl	8000514 <MX_RTC_Init>
  MX_I2C1_Init();
 8000262:	f000 f917 	bl	8000494 <MX_I2C1_Init>
  MX_TIM14_Init();
 8000266:	f000 fa63 	bl	8000730 <MX_TIM14_Init>
  MX_TIM2_Init();
 800026a:	f000 fa01 	bl	8000670 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // Initialize all GPIOs to be used with 7 segment display
    sevSeg_Init(shiftDataPin, shiftDataClockPin, shiftStoreClockPin,
 800026e:	2380      	movs	r3, #128	@ 0x80
 8000270:	009c      	lsls	r4, r3, #2
 8000272:	2380      	movs	r3, #128	@ 0x80
 8000274:	00dd      	lsls	r5, r3, #3
 8000276:	2680      	movs	r6, #128	@ 0x80
 8000278:	2340      	movs	r3, #64	@ 0x40
 800027a:	469c      	mov	ip, r3
 800027c:	2380      	movs	r3, #128	@ 0x80
 800027e:	011a      	lsls	r2, r3, #4
 8000280:	4b12      	ldr	r3, [pc, #72]	@ (80002cc <main+0x84>)
 8000282:	6819      	ldr	r1, [r3, #0]
 8000284:	4b12      	ldr	r3, [pc, #72]	@ (80002d0 <main+0x88>)
 8000286:	6818      	ldr	r0, [r3, #0]
 8000288:	4b12      	ldr	r3, [pc, #72]	@ (80002d4 <main+0x8c>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	9304      	str	r3, [sp, #16]
 800028e:	9003      	str	r0, [sp, #12]
 8000290:	9102      	str	r1, [sp, #8]
 8000292:	4b11      	ldr	r3, [pc, #68]	@ (80002d8 <main+0x90>)
 8000294:	9301      	str	r3, [sp, #4]
 8000296:	9200      	str	r2, [sp, #0]
 8000298:	4663      	mov	r3, ip
 800029a:	0032      	movs	r2, r6
 800029c:	0029      	movs	r1, r5
 800029e:	0020      	movs	r0, r4
 80002a0:	f000 fecc 	bl	800103c <sevSeg_Init>
				shiftOutputEnablePin, shiftMCLRPin,
				GPIOPortArray, timerDelay, timerPWM, tim_PWM_CHANNEL);

	HAL_StatusTypeDef halRet = updateAndDisplayTime();
 80002a4:	1dfc      	adds	r4, r7, #7
 80002a6:	f000 fb3b 	bl	8000920 <updateAndDisplayTime>
 80002aa:	0003      	movs	r3, r0
 80002ac:	7023      	strb	r3, [r4, #0]
		//printf("HAL Error - TX current time\n\r");
	} else {
		//printf("Display Updated with current time\n\r");
	}

	userAlarmToggle = false;			//Default to off
 80002ae:	4b0b      	ldr	r3, [pc, #44]	@ (80002dc <main+0x94>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	701a      	strb	r2, [r3, #0]

    // User alarm default value
    userAlarmTime.Hours = 1;
 80002b4:	4b0a      	ldr	r3, [pc, #40]	@ (80002e0 <main+0x98>)
 80002b6:	2201      	movs	r2, #1
 80002b8:	701a      	strb	r2, [r3, #0]
    userAlarmTime.Minutes = 1;
 80002ba:	4b09      	ldr	r3, [pc, #36]	@ (80002e0 <main+0x98>)
 80002bc:	2201      	movs	r2, #1
 80002be:	705a      	strb	r2, [r3, #1]
    userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80002c0:	4b07      	ldr	r3, [pc, #28]	@ (80002e0 <main+0x98>)
 80002c2:	2200      	movs	r2, #0
 80002c4:	70da      	strb	r2, [r3, #3]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80002c6:	46c0      	nop			@ (mov r8, r8)
 80002c8:	e7fd      	b.n	80002c6 <main+0x7e>
 80002ca:	46c0      	nop			@ (mov r8, r8)
 80002cc:	20000024 	.word	0x20000024
 80002d0:	20000028 	.word	0x20000028
 80002d4:	2000002c 	.word	0x2000002c
 80002d8:	2000000c 	.word	0x2000000c
 80002dc:	20000071 	.word	0x20000071
 80002e0:	20000208 	.word	0x20000208

080002e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002e4:	b590      	push	{r4, r7, lr}
 80002e6:	b093      	sub	sp, #76	@ 0x4c
 80002e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ea:	2410      	movs	r4, #16
 80002ec:	193b      	adds	r3, r7, r4
 80002ee:	0018      	movs	r0, r3
 80002f0:	2338      	movs	r3, #56	@ 0x38
 80002f2:	001a      	movs	r2, r3
 80002f4:	2100      	movs	r1, #0
 80002f6:	f004 fe19 	bl	8004f2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002fa:	003b      	movs	r3, r7
 80002fc:	0018      	movs	r0, r3
 80002fe:	2310      	movs	r3, #16
 8000300:	001a      	movs	r2, r3
 8000302:	2100      	movs	r1, #0
 8000304:	f004 fe12 	bl	8004f2c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000308:	2380      	movs	r3, #128	@ 0x80
 800030a:	009b      	lsls	r3, r3, #2
 800030c:	0018      	movs	r0, r3
 800030e:	f002 fbbd 	bl	8002a8c <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000312:	f002 fbad 	bl	8002a70 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000316:	4b28      	ldr	r3, [pc, #160]	@ (80003b8 <SystemClock_Config+0xd4>)
 8000318:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800031a:	4b27      	ldr	r3, [pc, #156]	@ (80003b8 <SystemClock_Config+0xd4>)
 800031c:	2118      	movs	r1, #24
 800031e:	438a      	bics	r2, r1
 8000320:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000322:	193b      	adds	r3, r7, r4
 8000324:	2206      	movs	r2, #6
 8000326:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000328:	193b      	adds	r3, r7, r4
 800032a:	2201      	movs	r2, #1
 800032c:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800032e:	193b      	adds	r3, r7, r4
 8000330:	2280      	movs	r2, #128	@ 0x80
 8000332:	0052      	lsls	r2, r2, #1
 8000334:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000336:	0021      	movs	r1, r4
 8000338:	187b      	adds	r3, r7, r1
 800033a:	2200      	movs	r2, #0
 800033c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800033e:	187b      	adds	r3, r7, r1
 8000340:	2240      	movs	r2, #64	@ 0x40
 8000342:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000344:	187b      	adds	r3, r7, r1
 8000346:	2202      	movs	r2, #2
 8000348:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800034a:	187b      	adds	r3, r7, r1
 800034c:	2202      	movs	r2, #2
 800034e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000350:	187b      	adds	r3, r7, r1
 8000352:	2200      	movs	r2, #0
 8000354:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000356:	187b      	adds	r3, r7, r1
 8000358:	2208      	movs	r2, #8
 800035a:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800035c:	187b      	adds	r3, r7, r1
 800035e:	2280      	movs	r2, #128	@ 0x80
 8000360:	0292      	lsls	r2, r2, #10
 8000362:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000364:	187b      	adds	r3, r7, r1
 8000366:	2280      	movs	r2, #128	@ 0x80
 8000368:	0492      	lsls	r2, r2, #18
 800036a:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800036c:	187b      	adds	r3, r7, r1
 800036e:	2280      	movs	r2, #128	@ 0x80
 8000370:	0592      	lsls	r2, r2, #22
 8000372:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000374:	187b      	adds	r3, r7, r1
 8000376:	0018      	movs	r0, r3
 8000378:	f002 fbc8 	bl	8002b0c <HAL_RCC_OscConfig>
 800037c:	1e03      	subs	r3, r0, #0
 800037e:	d001      	beq.n	8000384 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000380:	f000 fe56 	bl	8001030 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000384:	003b      	movs	r3, r7
 8000386:	2207      	movs	r2, #7
 8000388:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800038a:	003b      	movs	r3, r7
 800038c:	2202      	movs	r2, #2
 800038e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000390:	003b      	movs	r3, r7
 8000392:	2200      	movs	r2, #0
 8000394:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000396:	003b      	movs	r3, r7
 8000398:	2200      	movs	r2, #0
 800039a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800039c:	003b      	movs	r3, r7
 800039e:	2102      	movs	r1, #2
 80003a0:	0018      	movs	r0, r3
 80003a2:	f002 fecd 	bl	8003140 <HAL_RCC_ClockConfig>
 80003a6:	1e03      	subs	r3, r0, #0
 80003a8:	d001      	beq.n	80003ae <SystemClock_Config+0xca>
  {
    Error_Handler();
 80003aa:	f000 fe41 	bl	8001030 <Error_Handler>
  }
}
 80003ae:	46c0      	nop			@ (mov r8, r8)
 80003b0:	46bd      	mov	sp, r7
 80003b2:	b013      	add	sp, #76	@ 0x4c
 80003b4:	bd90      	pop	{r4, r7, pc}
 80003b6:	46c0      	nop			@ (mov r8, r8)
 80003b8:	40021000 	.word	0x40021000

080003bc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b084      	sub	sp, #16
 80003c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003c2:	1d3b      	adds	r3, r7, #4
 80003c4:	0018      	movs	r0, r3
 80003c6:	230c      	movs	r3, #12
 80003c8:	001a      	movs	r2, r3
 80003ca:	2100      	movs	r1, #0
 80003cc:	f004 fdae 	bl	8004f2c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80003d0:	4b2d      	ldr	r3, [pc, #180]	@ (8000488 <MX_ADC1_Init+0xcc>)
 80003d2:	4a2e      	ldr	r2, [pc, #184]	@ (800048c <MX_ADC1_Init+0xd0>)
 80003d4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80003d6:	4b2c      	ldr	r3, [pc, #176]	@ (8000488 <MX_ADC1_Init+0xcc>)
 80003d8:	2280      	movs	r2, #128	@ 0x80
 80003da:	05d2      	lsls	r2, r2, #23
 80003dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80003de:	4b2a      	ldr	r3, [pc, #168]	@ (8000488 <MX_ADC1_Init+0xcc>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003e4:	4b28      	ldr	r3, [pc, #160]	@ (8000488 <MX_ADC1_Init+0xcc>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80003ea:	4b27      	ldr	r3, [pc, #156]	@ (8000488 <MX_ADC1_Init+0xcc>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003f0:	4b25      	ldr	r3, [pc, #148]	@ (8000488 <MX_ADC1_Init+0xcc>)
 80003f2:	2204      	movs	r2, #4
 80003f4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80003f6:	4b24      	ldr	r3, [pc, #144]	@ (8000488 <MX_ADC1_Init+0xcc>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80003fc:	4b22      	ldr	r3, [pc, #136]	@ (8000488 <MX_ADC1_Init+0xcc>)
 80003fe:	2200      	movs	r2, #0
 8000400:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000402:	4b21      	ldr	r3, [pc, #132]	@ (8000488 <MX_ADC1_Init+0xcc>)
 8000404:	2200      	movs	r2, #0
 8000406:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000408:	4b1f      	ldr	r3, [pc, #124]	@ (8000488 <MX_ADC1_Init+0xcc>)
 800040a:	2201      	movs	r2, #1
 800040c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800040e:	4b1e      	ldr	r3, [pc, #120]	@ (8000488 <MX_ADC1_Init+0xcc>)
 8000410:	2220      	movs	r2, #32
 8000412:	2100      	movs	r1, #0
 8000414:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000416:	4b1c      	ldr	r3, [pc, #112]	@ (8000488 <MX_ADC1_Init+0xcc>)
 8000418:	2200      	movs	r2, #0
 800041a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800041c:	4b1a      	ldr	r3, [pc, #104]	@ (8000488 <MX_ADC1_Init+0xcc>)
 800041e:	2200      	movs	r2, #0
 8000420:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000422:	4b19      	ldr	r3, [pc, #100]	@ (8000488 <MX_ADC1_Init+0xcc>)
 8000424:	222c      	movs	r2, #44	@ 0x2c
 8000426:	2100      	movs	r1, #0
 8000428:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800042a:	4b17      	ldr	r3, [pc, #92]	@ (8000488 <MX_ADC1_Init+0xcc>)
 800042c:	2200      	movs	r2, #0
 800042e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000430:	4b15      	ldr	r3, [pc, #84]	@ (8000488 <MX_ADC1_Init+0xcc>)
 8000432:	2200      	movs	r2, #0
 8000434:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000436:	4b14      	ldr	r3, [pc, #80]	@ (8000488 <MX_ADC1_Init+0xcc>)
 8000438:	2200      	movs	r2, #0
 800043a:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800043c:	4b12      	ldr	r3, [pc, #72]	@ (8000488 <MX_ADC1_Init+0xcc>)
 800043e:	223c      	movs	r2, #60	@ 0x3c
 8000440:	2100      	movs	r1, #0
 8000442:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000444:	4b10      	ldr	r3, [pc, #64]	@ (8000488 <MX_ADC1_Init+0xcc>)
 8000446:	2200      	movs	r2, #0
 8000448:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800044a:	4b0f      	ldr	r3, [pc, #60]	@ (8000488 <MX_ADC1_Init+0xcc>)
 800044c:	0018      	movs	r0, r3
 800044e:	f001 fb85 	bl	8001b5c <HAL_ADC_Init>
 8000452:	1e03      	subs	r3, r0, #0
 8000454:	d001      	beq.n	800045a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8000456:	f000 fdeb 	bl	8001030 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800045a:	1d3b      	adds	r3, r7, #4
 800045c:	4a0c      	ldr	r2, [pc, #48]	@ (8000490 <MX_ADC1_Init+0xd4>)
 800045e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000460:	1d3b      	adds	r3, r7, #4
 8000462:	2200      	movs	r2, #0
 8000464:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000466:	1d3b      	adds	r3, r7, #4
 8000468:	2200      	movs	r2, #0
 800046a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800046c:	1d3a      	adds	r2, r7, #4
 800046e:	4b06      	ldr	r3, [pc, #24]	@ (8000488 <MX_ADC1_Init+0xcc>)
 8000470:	0011      	movs	r1, r2
 8000472:	0018      	movs	r0, r3
 8000474:	f001 fd1a 	bl	8001eac <HAL_ADC_ConfigChannel>
 8000478:	1e03      	subs	r3, r0, #0
 800047a:	d001      	beq.n	8000480 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 800047c:	f000 fdd8 	bl	8001030 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000480:	46c0      	nop			@ (mov r8, r8)
 8000482:	46bd      	mov	sp, r7
 8000484:	b004      	add	sp, #16
 8000486:	bd80      	pop	{r7, pc}
 8000488:	20000074 	.word	0x20000074
 800048c:	40012400 	.word	0x40012400
 8000490:	08000004 	.word	0x08000004

08000494 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000498:	4b1b      	ldr	r3, [pc, #108]	@ (8000508 <MX_I2C1_Init+0x74>)
 800049a:	4a1c      	ldr	r2, [pc, #112]	@ (800050c <MX_I2C1_Init+0x78>)
 800049c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 800049e:	4b1a      	ldr	r3, [pc, #104]	@ (8000508 <MX_I2C1_Init+0x74>)
 80004a0:	4a1b      	ldr	r2, [pc, #108]	@ (8000510 <MX_I2C1_Init+0x7c>)
 80004a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80004a4:	4b18      	ldr	r3, [pc, #96]	@ (8000508 <MX_I2C1_Init+0x74>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004aa:	4b17      	ldr	r3, [pc, #92]	@ (8000508 <MX_I2C1_Init+0x74>)
 80004ac:	2201      	movs	r2, #1
 80004ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004b0:	4b15      	ldr	r3, [pc, #84]	@ (8000508 <MX_I2C1_Init+0x74>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80004b6:	4b14      	ldr	r3, [pc, #80]	@ (8000508 <MX_I2C1_Init+0x74>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80004bc:	4b12      	ldr	r3, [pc, #72]	@ (8000508 <MX_I2C1_Init+0x74>)
 80004be:	2200      	movs	r2, #0
 80004c0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004c2:	4b11      	ldr	r3, [pc, #68]	@ (8000508 <MX_I2C1_Init+0x74>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000508 <MX_I2C1_Init+0x74>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80004ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000508 <MX_I2C1_Init+0x74>)
 80004d0:	0018      	movs	r0, r3
 80004d2:	f002 f98f 	bl	80027f4 <HAL_I2C_Init>
 80004d6:	1e03      	subs	r3, r0, #0
 80004d8:	d001      	beq.n	80004de <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80004da:	f000 fda9 	bl	8001030 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80004de:	4b0a      	ldr	r3, [pc, #40]	@ (8000508 <MX_I2C1_Init+0x74>)
 80004e0:	2100      	movs	r1, #0
 80004e2:	0018      	movs	r0, r3
 80004e4:	f002 fa2c 	bl	8002940 <HAL_I2CEx_ConfigAnalogFilter>
 80004e8:	1e03      	subs	r3, r0, #0
 80004ea:	d001      	beq.n	80004f0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80004ec:	f000 fda0 	bl	8001030 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80004f0:	4b05      	ldr	r3, [pc, #20]	@ (8000508 <MX_I2C1_Init+0x74>)
 80004f2:	2100      	movs	r1, #0
 80004f4:	0018      	movs	r0, r3
 80004f6:	f002 fa6f 	bl	80029d8 <HAL_I2CEx_ConfigDigitalFilter>
 80004fa:	1e03      	subs	r3, r0, #0
 80004fc:	d001      	beq.n	8000502 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80004fe:	f000 fd97 	bl	8001030 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000502:	46c0      	nop			@ (mov r8, r8)
 8000504:	46bd      	mov	sp, r7
 8000506:	bd80      	pop	{r7, pc}
 8000508:	200000d8 	.word	0x200000d8
 800050c:	40005400 	.word	0x40005400
 8000510:	10707dbc 	.word	0x10707dbc

08000514 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b090      	sub	sp, #64	@ 0x40
 8000518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800051a:	232c      	movs	r3, #44	@ 0x2c
 800051c:	18fb      	adds	r3, r7, r3
 800051e:	0018      	movs	r0, r3
 8000520:	2314      	movs	r3, #20
 8000522:	001a      	movs	r2, r3
 8000524:	2100      	movs	r1, #0
 8000526:	f004 fd01 	bl	8004f2c <memset>
  RTC_DateTypeDef sDate = {0};
 800052a:	2328      	movs	r3, #40	@ 0x28
 800052c:	18fb      	adds	r3, r7, r3
 800052e:	2200      	movs	r2, #0
 8000530:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000532:	003b      	movs	r3, r7
 8000534:	0018      	movs	r0, r3
 8000536:	2328      	movs	r3, #40	@ 0x28
 8000538:	001a      	movs	r2, r3
 800053a:	2100      	movs	r1, #0
 800053c:	f004 fcf6 	bl	8004f2c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000540:	4b48      	ldr	r3, [pc, #288]	@ (8000664 <MX_RTC_Init+0x150>)
 8000542:	4a49      	ldr	r2, [pc, #292]	@ (8000668 <MX_RTC_Init+0x154>)
 8000544:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000546:	4b47      	ldr	r3, [pc, #284]	@ (8000664 <MX_RTC_Init+0x150>)
 8000548:	2200      	movs	r2, #0
 800054a:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 800054c:	4b45      	ldr	r3, [pc, #276]	@ (8000664 <MX_RTC_Init+0x150>)
 800054e:	227f      	movs	r2, #127	@ 0x7f
 8000550:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8000552:	4b44      	ldr	r3, [pc, #272]	@ (8000664 <MX_RTC_Init+0x150>)
 8000554:	22ff      	movs	r2, #255	@ 0xff
 8000556:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000558:	4b42      	ldr	r3, [pc, #264]	@ (8000664 <MX_RTC_Init+0x150>)
 800055a:	2200      	movs	r2, #0
 800055c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800055e:	4b41      	ldr	r3, [pc, #260]	@ (8000664 <MX_RTC_Init+0x150>)
 8000560:	2200      	movs	r2, #0
 8000562:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000564:	4b3f      	ldr	r3, [pc, #252]	@ (8000664 <MX_RTC_Init+0x150>)
 8000566:	2200      	movs	r2, #0
 8000568:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800056a:	4b3e      	ldr	r3, [pc, #248]	@ (8000664 <MX_RTC_Init+0x150>)
 800056c:	2280      	movs	r2, #128	@ 0x80
 800056e:	05d2      	lsls	r2, r2, #23
 8000570:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000572:	4b3c      	ldr	r3, [pc, #240]	@ (8000664 <MX_RTC_Init+0x150>)
 8000574:	2200      	movs	r2, #0
 8000576:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000578:	4b3a      	ldr	r3, [pc, #232]	@ (8000664 <MX_RTC_Init+0x150>)
 800057a:	0018      	movs	r0, r3
 800057c:	f003 f8e4 	bl	8003748 <HAL_RTC_Init>
 8000580:	1e03      	subs	r3, r0, #0
 8000582:	d001      	beq.n	8000588 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8000584:	f000 fd54 	bl	8001030 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000588:	212c      	movs	r1, #44	@ 0x2c
 800058a:	187b      	adds	r3, r7, r1
 800058c:	2200      	movs	r2, #0
 800058e:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8000590:	187b      	adds	r3, r7, r1
 8000592:	2200      	movs	r2, #0
 8000594:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 8000596:	187b      	adds	r3, r7, r1
 8000598:	2200      	movs	r2, #0
 800059a:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 800059c:	187b      	adds	r3, r7, r1
 800059e:	2200      	movs	r2, #0
 80005a0:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80005a2:	187b      	adds	r3, r7, r1
 80005a4:	2200      	movs	r2, #0
 80005a6:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80005a8:	187b      	adds	r3, r7, r1
 80005aa:	2200      	movs	r2, #0
 80005ac:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80005ae:	1879      	adds	r1, r7, r1
 80005b0:	4b2c      	ldr	r3, [pc, #176]	@ (8000664 <MX_RTC_Init+0x150>)
 80005b2:	2201      	movs	r2, #1
 80005b4:	0018      	movs	r0, r3
 80005b6:	f003 f969 	bl	800388c <HAL_RTC_SetTime>
 80005ba:	1e03      	subs	r3, r0, #0
 80005bc:	d001      	beq.n	80005c2 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 80005be:	f000 fd37 	bl	8001030 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80005c2:	2128      	movs	r1, #40	@ 0x28
 80005c4:	187b      	adds	r3, r7, r1
 80005c6:	2201      	movs	r2, #1
 80005c8:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80005ca:	187b      	adds	r3, r7, r1
 80005cc:	2201      	movs	r2, #1
 80005ce:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 80005d0:	187b      	adds	r3, r7, r1
 80005d2:	2201      	movs	r2, #1
 80005d4:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 80005d6:	187b      	adds	r3, r7, r1
 80005d8:	2200      	movs	r2, #0
 80005da:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80005dc:	1879      	adds	r1, r7, r1
 80005de:	4b21      	ldr	r3, [pc, #132]	@ (8000664 <MX_RTC_Init+0x150>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	0018      	movs	r0, r3
 80005e4:	f003 fa56 	bl	8003a94 <HAL_RTC_SetDate>
 80005e8:	1e03      	subs	r3, r0, #0
 80005ea:	d001      	beq.n	80005f0 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 80005ec:	f000 fd20 	bl	8001030 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 80005f0:	003b      	movs	r3, r7
 80005f2:	2201      	movs	r2, #1
 80005f4:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 80005f6:	003b      	movs	r3, r7
 80005f8:	2201      	movs	r2, #1
 80005fa:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80005fc:	003b      	movs	r3, r7
 80005fe:	2200      	movs	r2, #0
 8000600:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000602:	003b      	movs	r3, r7
 8000604:	2200      	movs	r2, #0
 8000606:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000608:	003b      	movs	r3, r7
 800060a:	2200      	movs	r2, #0
 800060c:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800060e:	003b      	movs	r3, r7
 8000610:	2200      	movs	r2, #0
 8000612:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000614:	003b      	movs	r3, r7
 8000616:	4a15      	ldr	r2, [pc, #84]	@ (800066c <MX_RTC_Init+0x158>)
 8000618:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800061a:	003b      	movs	r3, r7
 800061c:	2200      	movs	r2, #0
 800061e:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000620:	003b      	movs	r3, r7
 8000622:	2200      	movs	r2, #0
 8000624:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000626:	003b      	movs	r3, r7
 8000628:	2220      	movs	r2, #32
 800062a:	2101      	movs	r1, #1
 800062c:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 800062e:	003b      	movs	r3, r7
 8000630:	2280      	movs	r2, #128	@ 0x80
 8000632:	0052      	lsls	r2, r2, #1
 8000634:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000636:	0039      	movs	r1, r7
 8000638:	4b0a      	ldr	r3, [pc, #40]	@ (8000664 <MX_RTC_Init+0x150>)
 800063a:	2201      	movs	r2, #1
 800063c:	0018      	movs	r0, r3
 800063e:	f003 fb09 	bl	8003c54 <HAL_RTC_SetAlarm_IT>
 8000642:	1e03      	subs	r3, r0, #0
 8000644:	d001      	beq.n	800064a <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8000646:	f000 fcf3 	bl	8001030 <Error_Handler>
  }

  /** Enable Calibration
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_512HZ) != HAL_OK)
 800064a:	4b06      	ldr	r3, [pc, #24]	@ (8000664 <MX_RTC_Init+0x150>)
 800064c:	2100      	movs	r1, #0
 800064e:	0018      	movs	r0, r3
 8000650:	f003 fd70 	bl	8004134 <HAL_RTCEx_SetCalibrationOutPut>
 8000654:	1e03      	subs	r3, r0, #0
 8000656:	d001      	beq.n	800065c <MX_RTC_Init+0x148>
  {
    Error_Handler();
 8000658:	f000 fcea 	bl	8001030 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800065c:	46c0      	nop			@ (mov r8, r8)
 800065e:	46bd      	mov	sp, r7
 8000660:	b010      	add	sp, #64	@ 0x40
 8000662:	bd80      	pop	{r7, pc}
 8000664:	2000012c 	.word	0x2000012c
 8000668:	40002800 	.word	0x40002800
 800066c:	80800080 	.word	0x80800080

08000670 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b08a      	sub	sp, #40	@ 0x28
 8000674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000676:	231c      	movs	r3, #28
 8000678:	18fb      	adds	r3, r7, r3
 800067a:	0018      	movs	r0, r3
 800067c:	230c      	movs	r3, #12
 800067e:	001a      	movs	r2, r3
 8000680:	2100      	movs	r1, #0
 8000682:	f004 fc53 	bl	8004f2c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000686:	003b      	movs	r3, r7
 8000688:	0018      	movs	r0, r3
 800068a:	231c      	movs	r3, #28
 800068c:	001a      	movs	r2, r3
 800068e:	2100      	movs	r1, #0
 8000690:	f004 fc4c 	bl	8004f2c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000694:	4b24      	ldr	r3, [pc, #144]	@ (8000728 <MX_TIM2_Init+0xb8>)
 8000696:	2280      	movs	r2, #128	@ 0x80
 8000698:	05d2      	lsls	r2, r2, #23
 800069a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 800-1;
 800069c:	4b22      	ldr	r3, [pc, #136]	@ (8000728 <MX_TIM2_Init+0xb8>)
 800069e:	4a23      	ldr	r2, [pc, #140]	@ (800072c <MX_TIM2_Init+0xbc>)
 80006a0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006a2:	4b21      	ldr	r3, [pc, #132]	@ (8000728 <MX_TIM2_Init+0xb8>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80006a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000728 <MX_TIM2_Init+0xb8>)
 80006aa:	2263      	movs	r2, #99	@ 0x63
 80006ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006ae:	4b1e      	ldr	r3, [pc, #120]	@ (8000728 <MX_TIM2_Init+0xb8>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000728 <MX_TIM2_Init+0xb8>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80006ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000728 <MX_TIM2_Init+0xb8>)
 80006bc:	0018      	movs	r0, r3
 80006be:	f003 fe53 	bl	8004368 <HAL_TIM_PWM_Init>
 80006c2:	1e03      	subs	r3, r0, #0
 80006c4:	d001      	beq.n	80006ca <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80006c6:	f000 fcb3 	bl	8001030 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006ca:	211c      	movs	r1, #28
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006d2:	187b      	adds	r3, r7, r1
 80006d4:	2200      	movs	r2, #0
 80006d6:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80006d8:	187a      	adds	r2, r7, r1
 80006da:	4b13      	ldr	r3, [pc, #76]	@ (8000728 <MX_TIM2_Init+0xb8>)
 80006dc:	0011      	movs	r1, r2
 80006de:	0018      	movs	r0, r3
 80006e0:	f004 fbbc 	bl	8004e5c <HAL_TIMEx_MasterConfigSynchronization>
 80006e4:	1e03      	subs	r3, r0, #0
 80006e6:	d001      	beq.n	80006ec <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80006e8:	f000 fca2 	bl	8001030 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006ec:	003b      	movs	r3, r7
 80006ee:	2260      	movs	r2, #96	@ 0x60
 80006f0:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80006f2:	003b      	movs	r3, r7
 80006f4:	2200      	movs	r2, #0
 80006f6:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006f8:	003b      	movs	r3, r7
 80006fa:	2200      	movs	r2, #0
 80006fc:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006fe:	003b      	movs	r3, r7
 8000700:	2200      	movs	r2, #0
 8000702:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000704:	0039      	movs	r1, r7
 8000706:	4b08      	ldr	r3, [pc, #32]	@ (8000728 <MX_TIM2_Init+0xb8>)
 8000708:	2208      	movs	r2, #8
 800070a:	0018      	movs	r0, r3
 800070c:	f003 ff62 	bl	80045d4 <HAL_TIM_PWM_ConfigChannel>
 8000710:	1e03      	subs	r3, r0, #0
 8000712:	d001      	beq.n	8000718 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8000714:	f000 fc8c 	bl	8001030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000718:	4b03      	ldr	r3, [pc, #12]	@ (8000728 <MX_TIM2_Init+0xb8>)
 800071a:	0018      	movs	r0, r3
 800071c:	f000 ffe8 	bl	80016f0 <HAL_TIM_MspPostInit>

}
 8000720:	46c0      	nop			@ (mov r8, r8)
 8000722:	46bd      	mov	sp, r7
 8000724:	b00a      	add	sp, #40	@ 0x28
 8000726:	bd80      	pop	{r7, pc}
 8000728:	20000158 	.word	0x20000158
 800072c:	0000031f 	.word	0x0000031f

08000730 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000734:	4b0e      	ldr	r3, [pc, #56]	@ (8000770 <MX_TIM14_Init+0x40>)
 8000736:	4a0f      	ldr	r2, [pc, #60]	@ (8000774 <MX_TIM14_Init+0x44>)
 8000738:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 244*4;
 800073a:	4b0d      	ldr	r3, [pc, #52]	@ (8000770 <MX_TIM14_Init+0x40>)
 800073c:	22f4      	movs	r2, #244	@ 0xf4
 800073e:	0092      	lsls	r2, r2, #2
 8000740:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000742:	4b0b      	ldr	r3, [pc, #44]	@ (8000770 <MX_TIM14_Init+0x40>)
 8000744:	2200      	movs	r2, #0
 8000746:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8000748:	4b09      	ldr	r3, [pc, #36]	@ (8000770 <MX_TIM14_Init+0x40>)
 800074a:	4a0b      	ldr	r2, [pc, #44]	@ (8000778 <MX_TIM14_Init+0x48>)
 800074c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800074e:	4b08      	ldr	r3, [pc, #32]	@ (8000770 <MX_TIM14_Init+0x40>)
 8000750:	2200      	movs	r2, #0
 8000752:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000754:	4b06      	ldr	r3, [pc, #24]	@ (8000770 <MX_TIM14_Init+0x40>)
 8000756:	2200      	movs	r2, #0
 8000758:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800075a:	4b05      	ldr	r3, [pc, #20]	@ (8000770 <MX_TIM14_Init+0x40>)
 800075c:	0018      	movs	r0, r3
 800075e:	f003 fd39 	bl	80041d4 <HAL_TIM_Base_Init>
 8000762:	1e03      	subs	r3, r0, #0
 8000764:	d001      	beq.n	800076a <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8000766:	f000 fc63 	bl	8001030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 800076a:	46c0      	nop			@ (mov r8, r8)
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	200001a4 	.word	0x200001a4
 8000774:	40002000 	.word	0x40002000
 8000778:	0000ffff 	.word	0x0000ffff

0800077c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800077c:	b590      	push	{r4, r7, lr}
 800077e:	b08b      	sub	sp, #44	@ 0x2c
 8000780:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000782:	2414      	movs	r4, #20
 8000784:	193b      	adds	r3, r7, r4
 8000786:	0018      	movs	r0, r3
 8000788:	2314      	movs	r3, #20
 800078a:	001a      	movs	r2, r3
 800078c:	2100      	movs	r1, #0
 800078e:	f004 fbcd 	bl	8004f2c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000792:	4b5e      	ldr	r3, [pc, #376]	@ (800090c <MX_GPIO_Init+0x190>)
 8000794:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000796:	4b5d      	ldr	r3, [pc, #372]	@ (800090c <MX_GPIO_Init+0x190>)
 8000798:	2104      	movs	r1, #4
 800079a:	430a      	orrs	r2, r1
 800079c:	635a      	str	r2, [r3, #52]	@ 0x34
 800079e:	4b5b      	ldr	r3, [pc, #364]	@ (800090c <MX_GPIO_Init+0x190>)
 80007a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007a2:	2204      	movs	r2, #4
 80007a4:	4013      	ands	r3, r2
 80007a6:	613b      	str	r3, [r7, #16]
 80007a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007aa:	4b58      	ldr	r3, [pc, #352]	@ (800090c <MX_GPIO_Init+0x190>)
 80007ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007ae:	4b57      	ldr	r3, [pc, #348]	@ (800090c <MX_GPIO_Init+0x190>)
 80007b0:	2101      	movs	r1, #1
 80007b2:	430a      	orrs	r2, r1
 80007b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80007b6:	4b55      	ldr	r3, [pc, #340]	@ (800090c <MX_GPIO_Init+0x190>)
 80007b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007ba:	2201      	movs	r2, #1
 80007bc:	4013      	ands	r3, r2
 80007be:	60fb      	str	r3, [r7, #12]
 80007c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007c2:	4b52      	ldr	r3, [pc, #328]	@ (800090c <MX_GPIO_Init+0x190>)
 80007c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007c6:	4b51      	ldr	r3, [pc, #324]	@ (800090c <MX_GPIO_Init+0x190>)
 80007c8:	2108      	movs	r1, #8
 80007ca:	430a      	orrs	r2, r1
 80007cc:	635a      	str	r2, [r3, #52]	@ 0x34
 80007ce:	4b4f      	ldr	r3, [pc, #316]	@ (800090c <MX_GPIO_Init+0x190>)
 80007d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007d2:	2208      	movs	r2, #8
 80007d4:	4013      	ands	r3, r2
 80007d6:	60bb      	str	r3, [r7, #8]
 80007d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007da:	4b4c      	ldr	r3, [pc, #304]	@ (800090c <MX_GPIO_Init+0x190>)
 80007dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007de:	4b4b      	ldr	r3, [pc, #300]	@ (800090c <MX_GPIO_Init+0x190>)
 80007e0:	2102      	movs	r1, #2
 80007e2:	430a      	orrs	r2, r1
 80007e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80007e6:	4b49      	ldr	r3, [pc, #292]	@ (800090c <MX_GPIO_Init+0x190>)
 80007e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007ea:	2202      	movs	r2, #2
 80007ec:	4013      	ands	r3, r2
 80007ee:	607b      	str	r3, [r7, #4]
 80007f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 80007f2:	4947      	ldr	r1, [pc, #284]	@ (8000910 <MX_GPIO_Init+0x194>)
 80007f4:	23a0      	movs	r3, #160	@ 0xa0
 80007f6:	05db      	lsls	r3, r3, #23
 80007f8:	2200      	movs	r2, #0
 80007fa:	0018      	movs	r0, r3
 80007fc:	f001 ff8d 	bl	800271a <HAL_GPIO_WritePin>
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHIFT_STORE_CLK_GPIO_Port, SHIFT_STORE_CLK_Pin, GPIO_PIN_RESET);
 8000800:	4b44      	ldr	r3, [pc, #272]	@ (8000914 <MX_GPIO_Init+0x198>)
 8000802:	2200      	movs	r2, #0
 8000804:	2180      	movs	r1, #128	@ 0x80
 8000806:	0018      	movs	r0, r3
 8000808:	f001 ff87 	bl	800271a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CTOUCH_EN_GPIO_Port, CTOUCH_EN_Pin, GPIO_PIN_RESET);
 800080c:	2380      	movs	r3, #128	@ 0x80
 800080e:	009b      	lsls	r3, r3, #2
 8000810:	4841      	ldr	r0, [pc, #260]	@ (8000918 <MX_GPIO_Init+0x19c>)
 8000812:	2200      	movs	r2, #0
 8000814:	0019      	movs	r1, r3
 8000816:	f001 ff80 	bl	800271a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin BUZZER_OUT_Pin SHIFT_DATA_IN_Pin SHIFT_DATA_CLK_Pin
                           SHIFT_MCLR_Pin ALARM_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 800081a:	193b      	adds	r3, r7, r4
 800081c:	4a3c      	ldr	r2, [pc, #240]	@ (8000910 <MX_GPIO_Init+0x194>)
 800081e:	601a      	str	r2, [r3, #0]
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000820:	193b      	adds	r3, r7, r4
 8000822:	2201      	movs	r2, #1
 8000824:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000826:	193b      	adds	r3, r7, r4
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082c:	193b      	adds	r3, r7, r4
 800082e:	2200      	movs	r2, #0
 8000830:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000832:	193a      	adds	r2, r7, r4
 8000834:	23a0      	movs	r3, #160	@ 0xa0
 8000836:	05db      	lsls	r3, r3, #23
 8000838:	0011      	movs	r1, r2
 800083a:	0018      	movs	r0, r3
 800083c:	f001 fdec 	bl	8002418 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHIFT_STORE_CLK_Pin */
  GPIO_InitStruct.Pin = SHIFT_STORE_CLK_Pin;
 8000840:	193b      	adds	r3, r7, r4
 8000842:	2280      	movs	r2, #128	@ 0x80
 8000844:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000846:	193b      	adds	r3, r7, r4
 8000848:	2201      	movs	r2, #1
 800084a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084c:	193b      	adds	r3, r7, r4
 800084e:	2200      	movs	r2, #0
 8000850:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000852:	193b      	adds	r3, r7, r4
 8000854:	2200      	movs	r2, #0
 8000856:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SHIFT_STORE_CLK_GPIO_Port, &GPIO_InitStruct);
 8000858:	193b      	adds	r3, r7, r4
 800085a:	4a2e      	ldr	r2, [pc, #184]	@ (8000914 <MX_GPIO_Init+0x198>)
 800085c:	0019      	movs	r1, r3
 800085e:	0010      	movs	r0, r2
 8000860:	f001 fdda 	bl	8002418 <HAL_GPIO_Init>

  /*Configure GPIO pin : MINUTE_SET_BUTTON_Pin */
  GPIO_InitStruct.Pin = MINUTE_SET_BUTTON_Pin;
 8000864:	193b      	adds	r3, r7, r4
 8000866:	2280      	movs	r2, #128	@ 0x80
 8000868:	0212      	lsls	r2, r2, #8
 800086a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800086c:	193b      	adds	r3, r7, r4
 800086e:	2284      	movs	r2, #132	@ 0x84
 8000870:	0392      	lsls	r2, r2, #14
 8000872:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000874:	193b      	adds	r3, r7, r4
 8000876:	2201      	movs	r2, #1
 8000878:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MINUTE_SET_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800087a:	193a      	adds	r2, r7, r4
 800087c:	23a0      	movs	r3, #160	@ 0xa0
 800087e:	05db      	lsls	r3, r3, #23
 8000880:	0011      	movs	r1, r2
 8000882:	0018      	movs	r0, r3
 8000884:	f001 fdc8 	bl	8002418 <HAL_GPIO_Init>

  /*Configure GPIO pins : HOUR_SET_BUTTON_Pin ALARM_SET_BUTTON_Pin ALARM_EN_BUTTON_Pin DISPLAY_BUTTON_Pin */
  GPIO_InitStruct.Pin = HOUR_SET_BUTTON_Pin|ALARM_SET_BUTTON_Pin|ALARM_EN_BUTTON_Pin|DISPLAY_BUTTON_Pin;
 8000888:	0021      	movs	r1, r4
 800088a:	187b      	adds	r3, r7, r1
 800088c:	220f      	movs	r2, #15
 800088e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000890:	187b      	adds	r3, r7, r1
 8000892:	2284      	movs	r2, #132	@ 0x84
 8000894:	0392      	lsls	r2, r2, #14
 8000896:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000898:	187b      	adds	r3, r7, r1
 800089a:	2201      	movs	r2, #1
 800089c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800089e:	000c      	movs	r4, r1
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	4a1e      	ldr	r2, [pc, #120]	@ (800091c <MX_GPIO_Init+0x1a0>)
 80008a4:	0019      	movs	r1, r3
 80008a6:	0010      	movs	r0, r2
 80008a8:	f001 fdb6 	bl	8002418 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTOUCH_EN_Pin */
  GPIO_InitStruct.Pin = CTOUCH_EN_Pin;
 80008ac:	0021      	movs	r1, r4
 80008ae:	187b      	adds	r3, r7, r1
 80008b0:	2280      	movs	r2, #128	@ 0x80
 80008b2:	0092      	lsls	r2, r2, #2
 80008b4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b6:	187b      	adds	r3, r7, r1
 80008b8:	2201      	movs	r2, #1
 80008ba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008bc:	187b      	adds	r3, r7, r1
 80008be:	2200      	movs	r2, #0
 80008c0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	2200      	movs	r2, #0
 80008c6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CTOUCH_EN_GPIO_Port, &GPIO_InitStruct);
 80008c8:	187b      	adds	r3, r7, r1
 80008ca:	4a13      	ldr	r2, [pc, #76]	@ (8000918 <MX_GPIO_Init+0x19c>)
 80008cc:	0019      	movs	r1, r3
 80008ce:	0010      	movs	r0, r2
 80008d0:	f001 fda2 	bl	8002418 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 1, 0);
 80008d4:	2200      	movs	r2, #0
 80008d6:	2101      	movs	r1, #1
 80008d8:	2005      	movs	r0, #5
 80008da:	f001 fd6b 	bl	80023b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80008de:	2005      	movs	r0, #5
 80008e0:	f001 fd7d 	bl	80023de <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 80008e4:	2200      	movs	r2, #0
 80008e6:	2100      	movs	r1, #0
 80008e8:	2006      	movs	r0, #6
 80008ea:	f001 fd63 	bl	80023b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80008ee:	2006      	movs	r0, #6
 80008f0:	f001 fd75 	bl	80023de <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 80008f4:	2200      	movs	r2, #0
 80008f6:	2101      	movs	r1, #1
 80008f8:	2007      	movs	r0, #7
 80008fa:	f001 fd5b 	bl	80023b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80008fe:	2007      	movs	r0, #7
 8000900:	f001 fd6d 	bl	80023de <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000904:	46c0      	nop			@ (mov r8, r8)
 8000906:	46bd      	mov	sp, r7
 8000908:	b00b      	add	sp, #44	@ 0x2c
 800090a:	bd90      	pop	{r4, r7, pc}
 800090c:	40021000 	.word	0x40021000
 8000910:	00001f01 	.word	0x00001f01
 8000914:	50000800 	.word	0x50000800
 8000918:	50000400 	.word	0x50000400
 800091c:	50000c00 	.word	0x50000c00

08000920 <updateAndDisplayTime>:

/* USER CODE BEGIN 4 */

HAL_StatusTypeDef updateAndDisplayTime(void) {
 8000920:	b580      	push	{r7, lr}
 8000922:	b082      	sub	sp, #8
 8000924:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8000926:	1dfb      	adds	r3, r7, #7
 8000928:	2200      	movs	r2, #0
 800092a:	701a      	strb	r2, [r3, #0]

	getRTCTime(&hrtc, &currTime, &currDate);
 800092c:	4a07      	ldr	r2, [pc, #28]	@ (800094c <updateAndDisplayTime+0x2c>)
 800092e:	4908      	ldr	r1, [pc, #32]	@ (8000950 <updateAndDisplayTime+0x30>)
 8000930:	4b08      	ldr	r3, [pc, #32]	@ (8000954 <updateAndDisplayTime+0x34>)
 8000932:	0018      	movs	r0, r3
 8000934:	f7ff fc72 	bl	800021c <getRTCTime>
	sevSeg_updateDigits(&currTime);
 8000938:	4b05      	ldr	r3, [pc, #20]	@ (8000950 <updateAndDisplayTime+0x30>)
 800093a:	0018      	movs	r0, r3
 800093c:	f000 fc96 	bl	800126c <sevSeg_updateDigits>

	return halRet;
 8000940:	1dfb      	adds	r3, r7, #7
 8000942:	781b      	ldrb	r3, [r3, #0]

}
 8000944:	0018      	movs	r0, r3
 8000946:	46bd      	mov	sp, r7
 8000948:	b002      	add	sp, #8
 800094a:	bd80      	pop	{r7, pc}
 800094c:	20000204 	.word	0x20000204
 8000950:	200001f0 	.word	0x200001f0
 8000954:	2000012c 	.word	0x2000012c

08000958 <updateAndDisplayAlarm>:

HAL_StatusTypeDef updateAndDisplayAlarm(void) {
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 800095e:	1dfb      	adds	r3, r7, #7
 8000960:	2200      	movs	r2, #0
 8000962:	701a      	strb	r2, [r3, #0]

	sevSeg_updateDigits(&userAlarmTime);
 8000964:	4b04      	ldr	r3, [pc, #16]	@ (8000978 <updateAndDisplayAlarm+0x20>)
 8000966:	0018      	movs	r0, r3
 8000968:	f000 fc80 	bl	800126c <sevSeg_updateDigits>

	return halRet;
 800096c:	1dfb      	adds	r3, r7, #7
 800096e:	781b      	ldrb	r3, [r3, #0]

}
 8000970:	0018      	movs	r0, r3
 8000972:	46bd      	mov	sp, r7
 8000974:	b002      	add	sp, #8
 8000976:	bd80      	pop	{r7, pc}
 8000978:	20000208 	.word	0x20000208

0800097c <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 800097c:	b580      	push	{r7, lr}
 800097e:	b08c      	sub	sp, #48	@ 0x30
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]

	  //printf("Enter current time minute increment interrupt\n\r");

	  RTC_AlarmTypeDef sAlarm;
	  getRTCTime(hrtc, &currTime, &currDate);
 8000984:	4a1e      	ldr	r2, [pc, #120]	@ (8000a00 <HAL_RTC_AlarmAEventCallback+0x84>)
 8000986:	491f      	ldr	r1, [pc, #124]	@ (8000a04 <HAL_RTC_AlarmAEventCallback+0x88>)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	0018      	movs	r0, r3
 800098c:	f7ff fc46 	bl	800021c <getRTCTime>

	  if(sAlarm.AlarmTime.Minutes>58) {
 8000990:	2208      	movs	r2, #8
 8000992:	18bb      	adds	r3, r7, r2
 8000994:	785b      	ldrb	r3, [r3, #1]
 8000996:	2b3a      	cmp	r3, #58	@ 0x3a
 8000998:	d903      	bls.n	80009a2 <HAL_RTC_AlarmAEventCallback+0x26>
		sAlarm.AlarmTime.Minutes=0;
 800099a:	18bb      	adds	r3, r7, r2
 800099c:	2200      	movs	r2, #0
 800099e:	705a      	strb	r2, [r3, #1]
 80009a0:	e006      	b.n	80009b0 <HAL_RTC_AlarmAEventCallback+0x34>
		//printf("Reset alarm time\n\r");
	  } else {
		sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 80009a2:	2108      	movs	r1, #8
 80009a4:	187b      	adds	r3, r7, r1
 80009a6:	785b      	ldrb	r3, [r3, #1]
 80009a8:	3301      	adds	r3, #1
 80009aa:	b2da      	uxtb	r2, r3
 80009ac:	187b      	adds	r3, r7, r1
 80009ae:	705a      	strb	r2, [r3, #1]
	  }
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 80009b0:	46c0      	nop			@ (mov r8, r8)
 80009b2:	2308      	movs	r3, #8
 80009b4:	18f9      	adds	r1, r7, r3
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	2200      	movs	r2, #0
 80009ba:	0018      	movs	r0, r3
 80009bc:	f003 f94a 	bl	8003c54 <HAL_RTC_SetAlarm_IT>
 80009c0:	1e03      	subs	r3, r0, #0
 80009c2:	d1f6      	bne.n	80009b2 <HAL_RTC_AlarmAEventCallback+0x36>

	  updateAndDisplayTime();
 80009c4:	f7ff ffac 	bl	8000920 <updateAndDisplayTime>

	  //printf("Current time: %u : %u : %u\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	  // If alarm is enabled and current time matches user alarm time, set off the alarm.
	  if(userAlarmToggle && userAlarmTime.Hours == currTime.Hours
 80009c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000a08 <HAL_RTC_AlarmAEventCallback+0x8c>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d013      	beq.n	80009f8 <HAL_RTC_AlarmAEventCallback+0x7c>
 80009d0:	4b0e      	ldr	r3, [pc, #56]	@ (8000a0c <HAL_RTC_AlarmAEventCallback+0x90>)
 80009d2:	781a      	ldrb	r2, [r3, #0]
 80009d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000a04 <HAL_RTC_AlarmAEventCallback+0x88>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	429a      	cmp	r2, r3
 80009da:	d10d      	bne.n	80009f8 <HAL_RTC_AlarmAEventCallback+0x7c>
			  && userAlarmTime.Minutes == currTime.Minutes && userAlarmTime.TimeFormat == currTime.TimeFormat) {
 80009dc:	4b0b      	ldr	r3, [pc, #44]	@ (8000a0c <HAL_RTC_AlarmAEventCallback+0x90>)
 80009de:	785a      	ldrb	r2, [r3, #1]
 80009e0:	4b08      	ldr	r3, [pc, #32]	@ (8000a04 <HAL_RTC_AlarmAEventCallback+0x88>)
 80009e2:	785b      	ldrb	r3, [r3, #1]
 80009e4:	429a      	cmp	r2, r3
 80009e6:	d107      	bne.n	80009f8 <HAL_RTC_AlarmAEventCallback+0x7c>
 80009e8:	4b08      	ldr	r3, [pc, #32]	@ (8000a0c <HAL_RTC_AlarmAEventCallback+0x90>)
 80009ea:	78da      	ldrb	r2, [r3, #3]
 80009ec:	4b05      	ldr	r3, [pc, #20]	@ (8000a04 <HAL_RTC_AlarmAEventCallback+0x88>)
 80009ee:	78db      	ldrb	r3, [r3, #3]
 80009f0:	429a      	cmp	r2, r3
 80009f2:	d101      	bne.n	80009f8 <HAL_RTC_AlarmAEventCallback+0x7c>
		  userAlarmBeep();
 80009f4:	f000 f80c 	bl	8000a10 <userAlarmBeep>
	  }

}
 80009f8:	46c0      	nop			@ (mov r8, r8)
 80009fa:	46bd      	mov	sp, r7
 80009fc:	b00c      	add	sp, #48	@ 0x30
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	20000204 	.word	0x20000204
 8000a04:	200001f0 	.word	0x200001f0
 8000a08:	20000071 	.word	0x20000071
 8000a0c:	20000208 	.word	0x20000208

08000a10 <userAlarmBeep>:

void userAlarmBeep() {
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop(timerDelay);
 8000a16:	4b2c      	ldr	r3, [pc, #176]	@ (8000ac8 <userAlarmBeep+0xb8>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	f003 fc7e 	bl	800431c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8000a20:	4b29      	ldr	r3, [pc, #164]	@ (8000ac8 <userAlarmBeep+0xb8>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	0018      	movs	r0, r3
 8000a26:	f003 fc2d 	bl	8004284 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8000a2a:	4b27      	ldr	r3, [pc, #156]	@ (8000ac8 <userAlarmBeep+0xb8>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a32:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 8000a34:	1cfb      	adds	r3, r7, #3
 8000a36:	2200      	movs	r2, #0
 8000a38:	701a      	strb	r2, [r3, #0]

	uint8_t i = 0;
 8000a3a:	1cbb      	adds	r3, r7, #2
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	701a      	strb	r2, [r3, #0]

	do {						// Beep buzzer and blink display until snooze button is pressed

		updateAndDisplayTime();				// Update to current time and display
 8000a40:	f7ff ff6e 	bl	8000920 <updateAndDisplayTime>

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 2)) {		// Use hardware timer to blink/beep display
 8000a44:	4b20      	ldr	r3, [pc, #128]	@ (8000ac8 <userAlarmBeep+0xb8>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	1ad3      	subs	r3, r2, r3
 8000a50:	4a1e      	ldr	r2, [pc, #120]	@ (8000acc <userAlarmBeep+0xbc>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d926      	bls.n	8000aa4 <userAlarmBeep+0x94>

			sevSeg_setIntensity(timerPWM, tim_PWM_CHANNEL, sevSeg_intensityDuty[displayBlink]);	// Toggle 0% to 50% duty cycle
 8000a56:	4b1e      	ldr	r3, [pc, #120]	@ (8000ad0 <userAlarmBeep+0xc0>)
 8000a58:	6818      	ldr	r0, [r3, #0]
 8000a5a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ad4 <userAlarmBeep+0xc4>)
 8000a5c:	6819      	ldr	r1, [r3, #0]
 8000a5e:	1cfb      	adds	r3, r7, #3
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	4a1d      	ldr	r2, [pc, #116]	@ (8000ad8 <userAlarmBeep+0xc8>)
 8000a64:	5cd3      	ldrb	r3, [r2, r3]
 8000a66:	001a      	movs	r2, r3
 8000a68:	f000 fcb2 	bl	80013d0 <sevSeg_setIntensity>

			HAL_GPIO_TogglePin(buzzerPort, buzzerPin);					// Toggle Buzzer
 8000a6c:	4b1b      	ldr	r3, [pc, #108]	@ (8000adc <userAlarmBeep+0xcc>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	2280      	movs	r2, #128	@ 0x80
 8000a72:	0052      	lsls	r2, r2, #1
 8000a74:	0011      	movs	r1, r2
 8000a76:	0018      	movs	r0, r3
 8000a78:	f001 fe6c 	bl	8002754 <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 8000a7c:	4b12      	ldr	r3, [pc, #72]	@ (8000ac8 <userAlarmBeep+0xb8>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a84:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 8000a86:	1cfb      	adds	r3, r7, #3
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	1e5a      	subs	r2, r3, #1
 8000a8c:	4193      	sbcs	r3, r2
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	2201      	movs	r2, #1
 8000a92:	4053      	eors	r3, r2
 8000a94:	b2db      	uxtb	r3, r3
 8000a96:	001a      	movs	r2, r3
 8000a98:	1cfb      	adds	r3, r7, #3
 8000a9a:	701a      	strb	r2, [r3, #0]
 8000a9c:	781a      	ldrb	r2, [r3, #0]
 8000a9e:	2101      	movs	r1, #1
 8000aa0:	400a      	ands	r2, r1
 8000aa2:	701a      	strb	r2, [r3, #0]

			//printf("Display Blink = %u\n\r", displayBlink);

		}

		i++;		// Get rid of. This is just for testing.
 8000aa4:	1cbb      	adds	r3, r7, #2
 8000aa6:	781a      	ldrb	r2, [r3, #0]
 8000aa8:	1cbb      	adds	r3, r7, #2
 8000aaa:	3201      	adds	r2, #1
 8000aac:	701a      	strb	r2, [r3, #0]

//	} while(capTouchTrigger(snoozeButtonPin));
	} while(i < 5);
 8000aae:	1cbb      	adds	r3, r7, #2
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	2b04      	cmp	r3, #4
 8000ab4:	d9c4      	bls.n	8000a40 <userAlarmBeep+0x30>

	HAL_TIM_Base_Stop(timerDelay);
 8000ab6:	4b04      	ldr	r3, [pc, #16]	@ (8000ac8 <userAlarmBeep+0xb8>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	0018      	movs	r0, r3
 8000abc:	f003 fc2e 	bl	800431c <HAL_TIM_Base_Stop>

}
 8000ac0:	46c0      	nop			@ (mov r8, r8)
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	b002      	add	sp, #8
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	20000024 	.word	0x20000024
 8000acc:	00007ffe 	.word	0x00007ffe
 8000ad0:	20000028 	.word	0x20000028
 8000ad4:	2000002c 	.word	0x2000002c
 8000ad8:	08004f9c 	.word	0x08004f9c
 8000adc:	20000008 	.word	0x20000008

08000ae0 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8000ae0:	b590      	push	{r4, r7, lr}
 8000ae2:	b085      	sub	sp, #20
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	0002      	movs	r2, r0
 8000ae8:	1dbb      	adds	r3, r7, #6
 8000aea:	801a      	strh	r2, [r3, #0]

	HAL_StatusTypeDef halRet;					// Flag for printing interrupt status

	if(GPIO_Pin == displayButtonPin) {
 8000aec:	2208      	movs	r2, #8
 8000aee:	1dbb      	adds	r3, r7, #6
 8000af0:	881b      	ldrh	r3, [r3, #0]
 8000af2:	4293      	cmp	r3, r2
 8000af4:	d106      	bne.n	8000b04 <HAL_GPIO_EXTI_Falling_Callback+0x24>
		halRet = displayButtonISR();
 8000af6:	230f      	movs	r3, #15
 8000af8:	18fc      	adds	r4, r7, r3
 8000afa:	f000 f839 	bl	8000b70 <displayButtonISR>
 8000afe:	0003      	movs	r3, r0
 8000b00:	7023      	strb	r3, [r4, #0]
	}
	else {			//Code should never reach here, but do nothing if it does.
		__NOP();
	}

}
 8000b02:	e031      	b.n	8000b68 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 8000b04:	2204      	movs	r2, #4
 8000b06:	1dbb      	adds	r3, r7, #6
 8000b08:	881b      	ldrh	r3, [r3, #0]
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d106      	bne.n	8000b1c <HAL_GPIO_EXTI_Falling_Callback+0x3c>
		halRet = alarmEnableISR();
 8000b0e:	230f      	movs	r3, #15
 8000b10:	18fc      	adds	r4, r7, r3
 8000b12:	f000 f85d 	bl	8000bd0 <alarmEnableISR>
 8000b16:	0003      	movs	r3, r0
 8000b18:	7023      	strb	r3, [r4, #0]
}
 8000b1a:	e025      	b.n	8000b68 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == alarmSetButtonPin) {
 8000b1c:	2202      	movs	r2, #2
 8000b1e:	1dbb      	adds	r3, r7, #6
 8000b20:	881b      	ldrh	r3, [r3, #0]
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d106      	bne.n	8000b34 <HAL_GPIO_EXTI_Falling_Callback+0x54>
		halRet = alarmSetISR();
 8000b26:	230f      	movs	r3, #15
 8000b28:	18fc      	adds	r4, r7, r3
 8000b2a:	f000 f885 	bl	8000c38 <alarmSetISR>
 8000b2e:	0003      	movs	r3, r0
 8000b30:	7023      	strb	r3, [r4, #0]
}
 8000b32:	e019      	b.n	8000b68 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == hourSetButtonPin) {
 8000b34:	2201      	movs	r2, #1
 8000b36:	1dbb      	adds	r3, r7, #6
 8000b38:	881b      	ldrh	r3, [r3, #0]
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d106      	bne.n	8000b4c <HAL_GPIO_EXTI_Falling_Callback+0x6c>
		halRet = hourSetISR();
 8000b3e:	230f      	movs	r3, #15
 8000b40:	18fc      	adds	r4, r7, r3
 8000b42:	f000 f95b 	bl	8000dfc <hourSetISR>
 8000b46:	0003      	movs	r3, r0
 8000b48:	7023      	strb	r3, [r4, #0]
}
 8000b4a:	e00d      	b.n	8000b68 <HAL_GPIO_EXTI_Falling_Callback+0x88>
	else if(GPIO_Pin == minuteSetButtonPin) {
 8000b4c:	2380      	movs	r3, #128	@ 0x80
 8000b4e:	021b      	lsls	r3, r3, #8
 8000b50:	1dba      	adds	r2, r7, #6
 8000b52:	8812      	ldrh	r2, [r2, #0]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	d106      	bne.n	8000b66 <HAL_GPIO_EXTI_Falling_Callback+0x86>
		halRet = minuteSetISR();
 8000b58:	230f      	movs	r3, #15
 8000b5a:	18fc      	adds	r4, r7, r3
 8000b5c:	f000 f9c4 	bl	8000ee8 <minuteSetISR>
 8000b60:	0003      	movs	r3, r0
 8000b62:	7023      	strb	r3, [r4, #0]
}
 8000b64:	e000      	b.n	8000b68 <HAL_GPIO_EXTI_Falling_Callback+0x88>
		__NOP();
 8000b66:	46c0      	nop			@ (mov r8, r8)
}
 8000b68:	46c0      	nop			@ (mov r8, r8)
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	b005      	add	sp, #20
 8000b6e:	bd90      	pop	{r4, r7, pc}

08000b70 <displayButtonISR>:

HAL_StatusTypeDef displayButtonISR(void) {
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0

	//printf("Entered display toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 8000b76:	1dfb      	adds	r3, r7, #7
 8000b78:	2200      	movs	r2, #0
 8000b7a:	701a      	strb	r2, [r3, #0]

	updateAndDisplayTime();
 8000b7c:	f7ff fed0 	bl	8000920 <updateAndDisplayTime>

	sevSeg_setIntensity(timerPWM, tim_PWM_CHANNEL, sevSeg_intensityDuty[displayToggle]);		//Turn display to proper duty cycle
 8000b80:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc0 <displayButtonISR+0x50>)
 8000b82:	6818      	ldr	r0, [r3, #0]
 8000b84:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc4 <displayButtonISR+0x54>)
 8000b86:	6819      	ldr	r1, [r3, #0]
 8000b88:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc8 <displayButtonISR+0x58>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	001a      	movs	r2, r3
 8000b8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000bcc <displayButtonISR+0x5c>)
 8000b90:	5c9b      	ldrb	r3, [r3, r2]
 8000b92:	001a      	movs	r2, r3
 8000b94:	f000 fc1c 	bl	80013d0 <sevSeg_setIntensity>

	if(displayToggle >= 2) {			// Increment display toggle or reset back down to 0;
 8000b98:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc8 <displayButtonISR+0x58>)
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	2b01      	cmp	r3, #1
 8000b9e:	d903      	bls.n	8000ba8 <displayButtonISR+0x38>
		displayToggle = 0;
 8000ba0:	4b09      	ldr	r3, [pc, #36]	@ (8000bc8 <displayButtonISR+0x58>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	701a      	strb	r2, [r3, #0]
 8000ba6:	e005      	b.n	8000bb4 <displayButtonISR+0x44>
//		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_RESET);		// If display is off, turn off AM/PM LED
	} else {
		displayToggle++;
 8000ba8:	4b07      	ldr	r3, [pc, #28]	@ (8000bc8 <displayButtonISR+0x58>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	3301      	adds	r3, #1
 8000bae:	b2da      	uxtb	r2, r3
 8000bb0:	4b05      	ldr	r3, [pc, #20]	@ (8000bc8 <displayButtonISR+0x58>)
 8000bb2:	701a      	strb	r2, [r3, #0]
	}

	return halRet;				// Return HAL status
 8000bb4:	1dfb      	adds	r3, r7, #7
 8000bb6:	781b      	ldrb	r3, [r3, #0]

}
 8000bb8:	0018      	movs	r0, r3
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	b002      	add	sp, #8
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	20000028 	.word	0x20000028
 8000bc4:	2000002c 	.word	0x2000002c
 8000bc8:	20000070 	.word	0x20000070
 8000bcc:	08004f9c 	.word	0x08004f9c

08000bd0 <alarmEnableISR>:

HAL_StatusTypeDef alarmEnableISR(void) {
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0

	//printf("Entered alarm toggle ISR\n\r");
	HAL_StatusTypeDef halRet = HAL_OK;
 8000bd6:	1dfb      	adds	r3, r7, #7
 8000bd8:	2200      	movs	r2, #0
 8000bda:	701a      	strb	r2, [r3, #0]

	if(!userAlarmToggle) {					// If alarm is disabled, enable it.
 8000bdc:	4b14      	ldr	r3, [pc, #80]	@ (8000c30 <alarmEnableISR+0x60>)
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	2201      	movs	r2, #1
 8000be2:	4053      	eors	r3, r2
 8000be4:	b2db      	uxtb	r3, r3
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d00b      	beq.n	8000c02 <alarmEnableISR+0x32>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_SET);			// Turn on alarm LED
 8000bea:	4b12      	ldr	r3, [pc, #72]	@ (8000c34 <alarmEnableISR+0x64>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	2280      	movs	r2, #128	@ 0x80
 8000bf0:	0151      	lsls	r1, r2, #5
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	f001 fd90 	bl	800271a <HAL_GPIO_WritePin>
		userAlarmToggle = true;								// Toggle internal flag to true
 8000bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8000c30 <alarmEnableISR+0x60>)
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	701a      	strb	r2, [r3, #0]
 8000c00:	e010      	b.n	8000c24 <alarmEnableISR+0x54>

		//printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
								//userAlarmTime.Minutes, userAlarmTime.Seconds);

	}
	else if (userAlarmToggle) {				// If alarm is enabled, disable it.
 8000c02:	4b0b      	ldr	r3, [pc, #44]	@ (8000c30 <alarmEnableISR+0x60>)
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d00b      	beq.n	8000c22 <alarmEnableISR+0x52>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_RESET);			// Turn off alarm LED
 8000c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c34 <alarmEnableISR+0x64>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	2280      	movs	r2, #128	@ 0x80
 8000c10:	0151      	lsls	r1, r2, #5
 8000c12:	2200      	movs	r2, #0
 8000c14:	0018      	movs	r0, r3
 8000c16:	f001 fd80 	bl	800271a <HAL_GPIO_WritePin>
		userAlarmToggle = false;							// Toggle internal flag to false
 8000c1a:	4b05      	ldr	r3, [pc, #20]	@ (8000c30 <alarmEnableISR+0x60>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	701a      	strb	r2, [r3, #0]
 8000c20:	e000      	b.n	8000c24 <alarmEnableISR+0x54>

		//printf("User alarm disabled.\n\r");
	}
	else {
		__NOP();							//Code should never reach here.
 8000c22:	46c0      	nop			@ (mov r8, r8)
	}

	return halRet;
 8000c24:	1dfb      	adds	r3, r7, #7
 8000c26:	781b      	ldrb	r3, [r3, #0]

}
 8000c28:	0018      	movs	r0, r3
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	b002      	add	sp, #8
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	20000071 	.word	0x20000071
 8000c34:	20000004 	.word	0x20000004

08000c38 <alarmSetISR>:

HAL_StatusTypeDef alarmSetISR(void) {
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
	//printf("Enter user alarm set ISR.\n\r");

	//printf("User alarm currently set to %u:%u:%u.\n\r", userAlarmTime.Hours,
			//userAlarmTime.Minutes, userAlarmTime.Seconds);

	HAL_StatusTypeDef halRet = HAL_OK;
 8000c3e:	1cbb      	adds	r3, r7, #2
 8000c40:	2200      	movs	r2, #0
 8000c42:	701a      	strb	r2, [r3, #0]
	/*
	 * Wait for switch debounce
	 */

	// First wait for button to deactivate again
	while(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_SET);
 8000c44:	46c0      	nop			@ (mov r8, r8)
 8000c46:	4b66      	ldr	r3, [pc, #408]	@ (8000de0 <alarmSetISR+0x1a8>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	2202      	movs	r2, #2
 8000c4c:	0011      	movs	r1, r2
 8000c4e:	0018      	movs	r0, r3
 8000c50:	f001 fd46 	bl	80026e0 <HAL_GPIO_ReadPin>
 8000c54:	0003      	movs	r3, r0
 8000c56:	2b01      	cmp	r3, #1
 8000c58:	d1f5      	bne.n	8000c46 <alarmSetISR+0xe>

	// Go through debounce
	HAL_TIM_Base_Stop(timerDelay);
 8000c5a:	4b62      	ldr	r3, [pc, #392]	@ (8000de4 <alarmSetISR+0x1ac>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	0018      	movs	r0, r3
 8000c60:	f003 fb5c 	bl	800431c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8000c64:	4b5f      	ldr	r3, [pc, #380]	@ (8000de4 <alarmSetISR+0x1ac>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	0018      	movs	r0, r3
 8000c6a:	f003 fb0b 	bl	8004284 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8000c6e:	4b5d      	ldr	r3, [pc, #372]	@ (8000de4 <alarmSetISR+0x1ac>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c76:	607b      	str	r3, [r7, #4]

	do {

	}while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536 / 8));
 8000c78:	4b5a      	ldr	r3, [pc, #360]	@ (8000de4 <alarmSetISR+0x1ac>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	1ad2      	subs	r2, r2, r3
 8000c84:	2380      	movs	r3, #128	@ 0x80
 8000c86:	019b      	lsls	r3, r3, #6
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	d9f5      	bls.n	8000c78 <alarmSetISR+0x40>


	/*
	 *  Poll for 1 second to see if the alarm set button is pressed again
	 */
	HAL_TIM_Base_Stop(timerDelay);
 8000c8c:	4b55      	ldr	r3, [pc, #340]	@ (8000de4 <alarmSetISR+0x1ac>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	0018      	movs	r0, r3
 8000c92:	f003 fb43 	bl	800431c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8000c96:	4b53      	ldr	r3, [pc, #332]	@ (8000de4 <alarmSetISR+0x1ac>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	0018      	movs	r0, r3
 8000c9c:	f003 faf2 	bl	8004284 <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8000ca0:	4b50      	ldr	r3, [pc, #320]	@ (8000de4 <alarmSetISR+0x1ac>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ca8:	607b      	str	r3, [r7, #4]

	while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536)) {
 8000caa:	e00c      	b.n	8000cc6 <alarmSetISR+0x8e>

		if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_RESET) {
 8000cac:	4b4c      	ldr	r3, [pc, #304]	@ (8000de0 <alarmSetISR+0x1a8>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	2202      	movs	r2, #2
 8000cb2:	0011      	movs	r1, r2
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	f001 fd13 	bl	80026e0 <HAL_GPIO_ReadPin>
 8000cba:	1e03      	subs	r3, r0, #0
 8000cbc:	d103      	bne.n	8000cc6 <alarmSetISR+0x8e>
			alarmSetMode = true;
 8000cbe:	4b4a      	ldr	r3, [pc, #296]	@ (8000de8 <alarmSetISR+0x1b0>)
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	701a      	strb	r2, [r3, #0]
//			HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_SET);
			break;
 8000cc4:	e009      	b.n	8000cda <alarmSetISR+0xa2>
	while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536)) {
 8000cc6:	4b47      	ldr	r3, [pc, #284]	@ (8000de4 <alarmSetISR+0x1ac>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	1ad2      	subs	r2, r2, r3
 8000cd2:	2380      	movs	r3, #128	@ 0x80
 8000cd4:	025b      	lsls	r3, r3, #9
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	d9e8      	bls.n	8000cac <alarmSetISR+0x74>
		}

	}

	// Go through debounce once again
	HAL_TIM_Base_Stop(timerDelay);
 8000cda:	4b42      	ldr	r3, [pc, #264]	@ (8000de4 <alarmSetISR+0x1ac>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	0018      	movs	r0, r3
 8000ce0:	f003 fb1c 	bl	800431c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8000ce4:	4b3f      	ldr	r3, [pc, #252]	@ (8000de4 <alarmSetISR+0x1ac>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	0018      	movs	r0, r3
 8000cea:	f003 facb 	bl	8004284 <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8000cee:	4b3d      	ldr	r3, [pc, #244]	@ (8000de4 <alarmSetISR+0x1ac>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cf6:	607b      	str	r3, [r7, #4]

	do {

	}while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536 / 4));
 8000cf8:	4b3a      	ldr	r3, [pc, #232]	@ (8000de4 <alarmSetISR+0x1ac>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	1ad2      	subs	r2, r2, r3
 8000d04:	2380      	movs	r3, #128	@ 0x80
 8000d06:	01db      	lsls	r3, r3, #7
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d9f5      	bls.n	8000cf8 <alarmSetISR+0xc0>
	/*
	 * Then, if we are in alarm set mode, go through the
	 * alarm set process until the button is pressed again
	 */

	HAL_TIM_Base_Stop(timerDelay);
 8000d0c:	4b35      	ldr	r3, [pc, #212]	@ (8000de4 <alarmSetISR+0x1ac>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	0018      	movs	r0, r3
 8000d12:	f003 fb03 	bl	800431c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8000d16:	4b33      	ldr	r3, [pc, #204]	@ (8000de4 <alarmSetISR+0x1ac>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	f003 fab2 	bl	8004284 <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8000d20:	4b30      	ldr	r3, [pc, #192]	@ (8000de4 <alarmSetISR+0x1ac>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d28:	607b      	str	r3, [r7, #4]

	if(alarmSetMode) {
 8000d2a:	4b2f      	ldr	r3, [pc, #188]	@ (8000de8 <alarmSetISR+0x1b0>)
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d04c      	beq.n	8000dcc <alarmSetISR+0x194>

		bool displayBlink = false;
 8000d32:	1cfb      	adds	r3, r7, #3
 8000d34:	2200      	movs	r2, #0
 8000d36:	701a      	strb	r2, [r3, #0]

		do {											// while the alarm set button is not held down, blink display.

			updateAndDisplayAlarm();
 8000d38:	f7ff fe0e 	bl	8000958 <updateAndDisplayAlarm>

			if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65536 / 2)) {
 8000d3c:	4b29      	ldr	r3, [pc, #164]	@ (8000de4 <alarmSetISR+0x1ac>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	1ad2      	subs	r2, r2, r3
 8000d48:	2380      	movs	r3, #128	@ 0x80
 8000d4a:	021b      	lsls	r3, r3, #8
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	d31e      	bcc.n	8000d8e <alarmSetISR+0x156>

//				HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);

				sevSeg_setIntensity(timerPWM, tim_PWM_CHANNEL, sevSeg_intensityDuty[displayBlink]);		// Initialize to whatever duty cycle
 8000d50:	4b26      	ldr	r3, [pc, #152]	@ (8000dec <alarmSetISR+0x1b4>)
 8000d52:	6818      	ldr	r0, [r3, #0]
 8000d54:	4b26      	ldr	r3, [pc, #152]	@ (8000df0 <alarmSetISR+0x1b8>)
 8000d56:	6819      	ldr	r1, [r3, #0]
 8000d58:	1cfb      	adds	r3, r7, #3
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	4a25      	ldr	r2, [pc, #148]	@ (8000df4 <alarmSetISR+0x1bc>)
 8000d5e:	5cd3      	ldrb	r3, [r2, r3]
 8000d60:	001a      	movs	r2, r3
 8000d62:	f000 fb35 	bl	80013d0 <sevSeg_setIntensity>

				timerVal = __HAL_TIM_GET_COUNTER(timerDelay);
 8000d66:	4b1f      	ldr	r3, [pc, #124]	@ (8000de4 <alarmSetISR+0x1ac>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d6e:	607b      	str	r3, [r7, #4]
				displayBlink = !displayBlink;
 8000d70:	1cfb      	adds	r3, r7, #3
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	1e5a      	subs	r2, r3, #1
 8000d76:	4193      	sbcs	r3, r2
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	4053      	eors	r3, r2
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	001a      	movs	r2, r3
 8000d82:	1cfb      	adds	r3, r7, #3
 8000d84:	701a      	strb	r2, [r3, #0]
 8000d86:	781a      	ldrb	r2, [r3, #0]
 8000d88:	2101      	movs	r1, #1
 8000d8a:	400a      	ands	r2, r1
 8000d8c:	701a      	strb	r2, [r3, #0]

			}

		}while(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_RESET);
 8000d8e:	4b14      	ldr	r3, [pc, #80]	@ (8000de0 <alarmSetISR+0x1a8>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	2202      	movs	r2, #2
 8000d94:	0011      	movs	r1, r2
 8000d96:	0018      	movs	r0, r3
 8000d98:	f001 fca2 	bl	80026e0 <HAL_GPIO_ReadPin>
 8000d9c:	1e03      	subs	r3, r0, #0
 8000d9e:	d1cb      	bne.n	8000d38 <alarmSetISR+0x100>

		HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_RESET);
 8000da0:	4b15      	ldr	r3, [pc, #84]	@ (8000df8 <alarmSetISR+0x1c0>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2101      	movs	r1, #1
 8000da6:	2200      	movs	r2, #0
 8000da8:	0018      	movs	r0, r3
 8000daa:	f001 fcb6 	bl	800271a <HAL_GPIO_WritePin>

		sevSeg_setIntensity(timerPWM, tim_PWM_CHANNEL, sevSeg_intensityDuty[1]);			// Turn display back to 50% intensity
 8000dae:	4b0f      	ldr	r3, [pc, #60]	@ (8000dec <alarmSetISR+0x1b4>)
 8000db0:	6818      	ldr	r0, [r3, #0]
 8000db2:	4b0f      	ldr	r3, [pc, #60]	@ (8000df0 <alarmSetISR+0x1b8>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	225a      	movs	r2, #90	@ 0x5a
 8000db8:	0019      	movs	r1, r3
 8000dba:	f000 fb09 	bl	80013d0 <sevSeg_setIntensity>

		HAL_TIM_Base_Stop(timerDelay);
 8000dbe:	4b09      	ldr	r3, [pc, #36]	@ (8000de4 <alarmSetISR+0x1ac>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	0018      	movs	r0, r3
 8000dc4:	f003 faaa 	bl	800431c <HAL_TIM_Base_Stop>

		updateAndDisplayTime();
 8000dc8:	f7ff fdaa 	bl	8000920 <updateAndDisplayTime>

	}

	alarmSetMode = false;		// We have exited alarm set mode
 8000dcc:	4b06      	ldr	r3, [pc, #24]	@ (8000de8 <alarmSetISR+0x1b0>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	701a      	strb	r2, [r3, #0]

	//printf("Current time back to %u:%u:%u.\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);

	return halRet;
 8000dd2:	1cbb      	adds	r3, r7, #2
 8000dd4:	781b      	ldrb	r3, [r3, #0]

}
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	b002      	add	sp, #8
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	46c0      	nop			@ (mov r8, r8)
 8000de0:	20000000 	.word	0x20000000
 8000de4:	20000024 	.word	0x20000024
 8000de8:	2000021c 	.word	0x2000021c
 8000dec:	20000028 	.word	0x20000028
 8000df0:	2000002c 	.word	0x2000002c
 8000df4:	08004f9c 	.word	0x08004f9c
 8000df8:	20000020 	.word	0x20000020

08000dfc <hourSetISR>:

HAL_StatusTypeDef hourSetISR(void) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0

//	printf("Entered hour set ISR.\n\r");
//	HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);

	HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);
 8000e02:	4b33      	ldr	r3, [pc, #204]	@ (8000ed0 <hourSetISR+0xd4>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	2201      	movs	r2, #1
 8000e08:	0011      	movs	r1, r2
 8000e0a:	0018      	movs	r0, r3
 8000e0c:	f001 fca2 	bl	8002754 <HAL_GPIO_TogglePin>

	HAL_StatusTypeDef halRet = HAL_OK;
 8000e10:	1dfb      	adds	r3, r7, #7
 8000e12:	2200      	movs	r2, #0
 8000e14:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 8000e16:	4b2f      	ldr	r3, [pc, #188]	@ (8000ed4 <hourSetISR+0xd8>)
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d01f      	beq.n	8000e5e <hourSetISR+0x62>


		if(userAlarmTime.Hours >= 12) {
 8000e1e:	4b2e      	ldr	r3, [pc, #184]	@ (8000ed8 <hourSetISR+0xdc>)
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	2b0b      	cmp	r3, #11
 8000e24:	d90e      	bls.n	8000e44 <hourSetISR+0x48>
			userAlarmTime.Hours = 1;
 8000e26:	4b2c      	ldr	r3, [pc, #176]	@ (8000ed8 <hourSetISR+0xdc>)
 8000e28:	2201      	movs	r2, #1
 8000e2a:	701a      	strb	r2, [r3, #0]
			if(userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8000e2c:	4b2a      	ldr	r3, [pc, #168]	@ (8000ed8 <hourSetISR+0xdc>)
 8000e2e:	78db      	ldrb	r3, [r3, #3]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d103      	bne.n	8000e3c <hourSetISR+0x40>
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8000e34:	4b28      	ldr	r3, [pc, #160]	@ (8000ed8 <hourSetISR+0xdc>)
 8000e36:	2201      	movs	r2, #1
 8000e38:	70da      	strb	r2, [r3, #3]
 8000e3a:	e043      	b.n	8000ec4 <hourSetISR+0xc8>
			} else {
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000e3c:	4b26      	ldr	r3, [pc, #152]	@ (8000ed8 <hourSetISR+0xdc>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	70da      	strb	r2, [r3, #3]
 8000e42:	e03f      	b.n	8000ec4 <hourSetISR+0xc8>
			}
		}
		else if(userAlarmTime.Hours < 12) {
 8000e44:	4b24      	ldr	r3, [pc, #144]	@ (8000ed8 <hourSetISR+0xdc>)
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	2b0b      	cmp	r3, #11
 8000e4a:	d806      	bhi.n	8000e5a <hourSetISR+0x5e>
			userAlarmTime.Hours = userAlarmTime.Hours + 1;
 8000e4c:	4b22      	ldr	r3, [pc, #136]	@ (8000ed8 <hourSetISR+0xdc>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	3301      	adds	r3, #1
 8000e52:	b2da      	uxtb	r2, r3
 8000e54:	4b20      	ldr	r3, [pc, #128]	@ (8000ed8 <hourSetISR+0xdc>)
 8000e56:	701a      	strb	r2, [r3, #0]
 8000e58:	e034      	b.n	8000ec4 <hourSetISR+0xc8>
		}
		else {
			__NOP();
 8000e5a:	46c0      	nop			@ (mov r8, r8)
 8000e5c:	e032      	b.n	8000ec4 <hourSetISR+0xc8>
				//userAlarmTime.Minutes, userAlarmTime.Seconds);

	}
	else {									// Otherwise, change current time hour.

		getRTCTime(&hrtc, &currTime, &currDate);
 8000e5e:	4a1f      	ldr	r2, [pc, #124]	@ (8000edc <hourSetISR+0xe0>)
 8000e60:	491f      	ldr	r1, [pc, #124]	@ (8000ee0 <hourSetISR+0xe4>)
 8000e62:	4b20      	ldr	r3, [pc, #128]	@ (8000ee4 <hourSetISR+0xe8>)
 8000e64:	0018      	movs	r0, r3
 8000e66:	f7ff f9d9 	bl	800021c <getRTCTime>
		if(currTime.Hours >= 12) {
 8000e6a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ee0 <hourSetISR+0xe4>)
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	2b0b      	cmp	r3, #11
 8000e70:	d90e      	bls.n	8000e90 <hourSetISR+0x94>
			currTime.Hours = 1;
 8000e72:	4b1b      	ldr	r3, [pc, #108]	@ (8000ee0 <hourSetISR+0xe4>)
 8000e74:	2201      	movs	r2, #1
 8000e76:	701a      	strb	r2, [r3, #0]
			if(currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8000e78:	4b19      	ldr	r3, [pc, #100]	@ (8000ee0 <hourSetISR+0xe4>)
 8000e7a:	78db      	ldrb	r3, [r3, #3]
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d103      	bne.n	8000e88 <hourSetISR+0x8c>
				currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8000e80:	4b17      	ldr	r3, [pc, #92]	@ (8000ee0 <hourSetISR+0xe4>)
 8000e82:	2201      	movs	r2, #1
 8000e84:	70da      	strb	r2, [r3, #3]
 8000e86:	e00f      	b.n	8000ea8 <hourSetISR+0xac>
			} else {
				currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000e88:	4b15      	ldr	r3, [pc, #84]	@ (8000ee0 <hourSetISR+0xe4>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	70da      	strb	r2, [r3, #3]
 8000e8e:	e00b      	b.n	8000ea8 <hourSetISR+0xac>
			}
		}
		else if(currTime.Hours < 12) {
 8000e90:	4b13      	ldr	r3, [pc, #76]	@ (8000ee0 <hourSetISR+0xe4>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	2b0b      	cmp	r3, #11
 8000e96:	d806      	bhi.n	8000ea6 <hourSetISR+0xaa>
			currTime.Hours = currTime.Hours + 1;
 8000e98:	4b11      	ldr	r3, [pc, #68]	@ (8000ee0 <hourSetISR+0xe4>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	3301      	adds	r3, #1
 8000e9e:	b2da      	uxtb	r2, r3
 8000ea0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ee0 <hourSetISR+0xe4>)
 8000ea2:	701a      	strb	r2, [r3, #0]
 8000ea4:	e000      	b.n	8000ea8 <hourSetISR+0xac>
		}
		else {
			__NOP();
 8000ea6:	46c0      	nop			@ (mov r8, r8)
		}
		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 8000ea8:	490d      	ldr	r1, [pc, #52]	@ (8000ee0 <hourSetISR+0xe4>)
 8000eaa:	4b0e      	ldr	r3, [pc, #56]	@ (8000ee4 <hourSetISR+0xe8>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	0018      	movs	r0, r3
 8000eb0:	f002 fcec 	bl	800388c <HAL_RTC_SetTime>

		updateAndDisplayTime();
 8000eb4:	f7ff fd34 	bl	8000920 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 8000eb8:	4a08      	ldr	r2, [pc, #32]	@ (8000edc <hourSetISR+0xe0>)
 8000eba:	4909      	ldr	r1, [pc, #36]	@ (8000ee0 <hourSetISR+0xe4>)
 8000ebc:	4b09      	ldr	r3, [pc, #36]	@ (8000ee4 <hourSetISR+0xe8>)
 8000ebe:	0018      	movs	r0, r3
 8000ec0:	f7ff f9ac 	bl	800021c <getRTCTime>

		//printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}

	return halRet;
 8000ec4:	1dfb      	adds	r3, r7, #7
 8000ec6:	781b      	ldrb	r3, [r3, #0]

}
 8000ec8:	0018      	movs	r0, r3
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	b002      	add	sp, #8
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	20000020 	.word	0x20000020
 8000ed4:	2000021c 	.word	0x2000021c
 8000ed8:	20000208 	.word	0x20000208
 8000edc:	20000204 	.word	0x20000204
 8000ee0:	200001f0 	.word	0x200001f0
 8000ee4:	2000012c 	.word	0x2000012c

08000ee8 <minuteSetISR>:

HAL_StatusTypeDef minuteSetISR(void) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0

//	printf("Entered minute set ISR.\n\r");
//	HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);

	HAL_StatusTypeDef halRet = HAL_OK;
 8000eee:	1dfb      	adds	r3, r7, #7
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 8000ef4:	4b49      	ldr	r3, [pc, #292]	@ (800101c <minuteSetISR+0x134>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d03a      	beq.n	8000f72 <minuteSetISR+0x8a>

		if(userAlarmTime.Minutes >= 59) {
 8000efc:	4b48      	ldr	r3, [pc, #288]	@ (8001020 <minuteSetISR+0x138>)
 8000efe:	785b      	ldrb	r3, [r3, #1]
 8000f00:	2b3a      	cmp	r3, #58	@ 0x3a
 8000f02:	d929      	bls.n	8000f58 <minuteSetISR+0x70>
			userAlarmTime.Minutes = 0;
 8000f04:	4b46      	ldr	r3, [pc, #280]	@ (8001020 <minuteSetISR+0x138>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	705a      	strb	r2, [r3, #1]
			userAlarmTime.Hours = userAlarmTime.Hours + 1;
 8000f0a:	4b45      	ldr	r3, [pc, #276]	@ (8001020 <minuteSetISR+0x138>)
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	3301      	adds	r3, #1
 8000f10:	b2da      	uxtb	r2, r3
 8000f12:	4b43      	ldr	r3, [pc, #268]	@ (8001020 <minuteSetISR+0x138>)
 8000f14:	701a      	strb	r2, [r3, #0]
			if(userAlarmTime.Hours > 12) {
 8000f16:	4b42      	ldr	r3, [pc, #264]	@ (8001020 <minuteSetISR+0x138>)
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	2b0c      	cmp	r3, #12
 8000f1c:	d902      	bls.n	8000f24 <minuteSetISR+0x3c>
				userAlarmTime.Hours = 1;
 8000f1e:	4b40      	ldr	r3, [pc, #256]	@ (8001020 <minuteSetISR+0x138>)
 8000f20:	2201      	movs	r2, #1
 8000f22:	701a      	strb	r2, [r3, #0]
			}
			if(userAlarmTime.Hours == 12 && userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8000f24:	4b3e      	ldr	r3, [pc, #248]	@ (8001020 <minuteSetISR+0x138>)
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	2b0c      	cmp	r3, #12
 8000f2a:	d107      	bne.n	8000f3c <minuteSetISR+0x54>
 8000f2c:	4b3c      	ldr	r3, [pc, #240]	@ (8001020 <minuteSetISR+0x138>)
 8000f2e:	78db      	ldrb	r3, [r3, #3]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d103      	bne.n	8000f3c <minuteSetISR+0x54>
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8000f34:	4b3a      	ldr	r3, [pc, #232]	@ (8001020 <minuteSetISR+0x138>)
 8000f36:	2201      	movs	r2, #1
 8000f38:	70da      	strb	r2, [r3, #3]
 8000f3a:	e068      	b.n	800100e <minuteSetISR+0x126>
			} else if(userAlarmTime.Hours == 12 && userAlarmTime.TimeFormat == RTC_HOURFORMAT12_PM) {
 8000f3c:	4b38      	ldr	r3, [pc, #224]	@ (8001020 <minuteSetISR+0x138>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	2b0c      	cmp	r3, #12
 8000f42:	d107      	bne.n	8000f54 <minuteSetISR+0x6c>
 8000f44:	4b36      	ldr	r3, [pc, #216]	@ (8001020 <minuteSetISR+0x138>)
 8000f46:	78db      	ldrb	r3, [r3, #3]
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d103      	bne.n	8000f54 <minuteSetISR+0x6c>
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000f4c:	4b34      	ldr	r3, [pc, #208]	@ (8001020 <minuteSetISR+0x138>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	70da      	strb	r2, [r3, #3]
 8000f52:	e05c      	b.n	800100e <minuteSetISR+0x126>
			}
			else {
				__NOP();
 8000f54:	46c0      	nop			@ (mov r8, r8)
 8000f56:	e05a      	b.n	800100e <minuteSetISR+0x126>
			}
		}
		else if(userAlarmTime.Minutes < 59) {
 8000f58:	4b31      	ldr	r3, [pc, #196]	@ (8001020 <minuteSetISR+0x138>)
 8000f5a:	785b      	ldrb	r3, [r3, #1]
 8000f5c:	2b3a      	cmp	r3, #58	@ 0x3a
 8000f5e:	d806      	bhi.n	8000f6e <minuteSetISR+0x86>
			userAlarmTime.Minutes = userAlarmTime.Minutes + 1;
 8000f60:	4b2f      	ldr	r3, [pc, #188]	@ (8001020 <minuteSetISR+0x138>)
 8000f62:	785b      	ldrb	r3, [r3, #1]
 8000f64:	3301      	adds	r3, #1
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	4b2d      	ldr	r3, [pc, #180]	@ (8001020 <minuteSetISR+0x138>)
 8000f6a:	705a      	strb	r2, [r3, #1]
 8000f6c:	e04f      	b.n	800100e <minuteSetISR+0x126>
		}
		else {
			__NOP();
 8000f6e:	46c0      	nop			@ (mov r8, r8)
 8000f70:	e04d      	b.n	800100e <minuteSetISR+0x126>
				//userAlarmTime.Minutes, userAlarmTime.Seconds);

	}
	else {									// Otherwise, change current time hour.

		getRTCTime(&hrtc, &currTime, &currDate);
 8000f72:	4a2c      	ldr	r2, [pc, #176]	@ (8001024 <minuteSetISR+0x13c>)
 8000f74:	492c      	ldr	r1, [pc, #176]	@ (8001028 <minuteSetISR+0x140>)
 8000f76:	4b2d      	ldr	r3, [pc, #180]	@ (800102c <minuteSetISR+0x144>)
 8000f78:	0018      	movs	r0, r3
 8000f7a:	f7ff f94f 	bl	800021c <getRTCTime>

		if(currTime.Minutes >= 59) {
 8000f7e:	4b2a      	ldr	r3, [pc, #168]	@ (8001028 <minuteSetISR+0x140>)
 8000f80:	785b      	ldrb	r3, [r3, #1]
 8000f82:	2b3a      	cmp	r3, #58	@ 0x3a
 8000f84:	d929      	bls.n	8000fda <minuteSetISR+0xf2>
			currTime.Minutes = 0;
 8000f86:	4b28      	ldr	r3, [pc, #160]	@ (8001028 <minuteSetISR+0x140>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	705a      	strb	r2, [r3, #1]
			currTime.Hours = currTime.Hours + 1;
 8000f8c:	4b26      	ldr	r3, [pc, #152]	@ (8001028 <minuteSetISR+0x140>)
 8000f8e:	781b      	ldrb	r3, [r3, #0]
 8000f90:	3301      	adds	r3, #1
 8000f92:	b2da      	uxtb	r2, r3
 8000f94:	4b24      	ldr	r3, [pc, #144]	@ (8001028 <minuteSetISR+0x140>)
 8000f96:	701a      	strb	r2, [r3, #0]
			if(currTime.Hours > 12) {
 8000f98:	4b23      	ldr	r3, [pc, #140]	@ (8001028 <minuteSetISR+0x140>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	2b0c      	cmp	r3, #12
 8000f9e:	d902      	bls.n	8000fa6 <minuteSetISR+0xbe>
				currTime.Hours = 1;
 8000fa0:	4b21      	ldr	r3, [pc, #132]	@ (8001028 <minuteSetISR+0x140>)
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	701a      	strb	r2, [r3, #0]
			}
			if(currTime.Hours == 12 && currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8000fa6:	4b20      	ldr	r3, [pc, #128]	@ (8001028 <minuteSetISR+0x140>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	2b0c      	cmp	r3, #12
 8000fac:	d107      	bne.n	8000fbe <minuteSetISR+0xd6>
 8000fae:	4b1e      	ldr	r3, [pc, #120]	@ (8001028 <minuteSetISR+0x140>)
 8000fb0:	78db      	ldrb	r3, [r3, #3]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d103      	bne.n	8000fbe <minuteSetISR+0xd6>
				currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8000fb6:	4b1c      	ldr	r3, [pc, #112]	@ (8001028 <minuteSetISR+0x140>)
 8000fb8:	2201      	movs	r2, #1
 8000fba:	70da      	strb	r2, [r3, #3]
 8000fbc:	e019      	b.n	8000ff2 <minuteSetISR+0x10a>
			} else if(currTime.Hours == 12 && currTime.TimeFormat == RTC_HOURFORMAT12_PM) {
 8000fbe:	4b1a      	ldr	r3, [pc, #104]	@ (8001028 <minuteSetISR+0x140>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	2b0c      	cmp	r3, #12
 8000fc4:	d107      	bne.n	8000fd6 <minuteSetISR+0xee>
 8000fc6:	4b18      	ldr	r3, [pc, #96]	@ (8001028 <minuteSetISR+0x140>)
 8000fc8:	78db      	ldrb	r3, [r3, #3]
 8000fca:	2b01      	cmp	r3, #1
 8000fcc:	d103      	bne.n	8000fd6 <minuteSetISR+0xee>
				currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000fce:	4b16      	ldr	r3, [pc, #88]	@ (8001028 <minuteSetISR+0x140>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	70da      	strb	r2, [r3, #3]
 8000fd4:	e00d      	b.n	8000ff2 <minuteSetISR+0x10a>
			}
			else {
				__NOP();
 8000fd6:	46c0      	nop			@ (mov r8, r8)
 8000fd8:	e00b      	b.n	8000ff2 <minuteSetISR+0x10a>
			}
		}
		else if(currTime.Minutes < 59) {
 8000fda:	4b13      	ldr	r3, [pc, #76]	@ (8001028 <minuteSetISR+0x140>)
 8000fdc:	785b      	ldrb	r3, [r3, #1]
 8000fde:	2b3a      	cmp	r3, #58	@ 0x3a
 8000fe0:	d806      	bhi.n	8000ff0 <minuteSetISR+0x108>
			currTime.Minutes = currTime.Minutes + 1;
 8000fe2:	4b11      	ldr	r3, [pc, #68]	@ (8001028 <minuteSetISR+0x140>)
 8000fe4:	785b      	ldrb	r3, [r3, #1]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	b2da      	uxtb	r2, r3
 8000fea:	4b0f      	ldr	r3, [pc, #60]	@ (8001028 <minuteSetISR+0x140>)
 8000fec:	705a      	strb	r2, [r3, #1]
 8000fee:	e000      	b.n	8000ff2 <minuteSetISR+0x10a>
		}
		else {
			__NOP();
 8000ff0:	46c0      	nop			@ (mov r8, r8)
		}
		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 8000ff2:	490d      	ldr	r1, [pc, #52]	@ (8001028 <minuteSetISR+0x140>)
 8000ff4:	4b0d      	ldr	r3, [pc, #52]	@ (800102c <minuteSetISR+0x144>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	f002 fc47 	bl	800388c <HAL_RTC_SetTime>

		updateAndDisplayTime();
 8000ffe:	f7ff fc8f 	bl	8000920 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 8001002:	4a08      	ldr	r2, [pc, #32]	@ (8001024 <minuteSetISR+0x13c>)
 8001004:	4908      	ldr	r1, [pc, #32]	@ (8001028 <minuteSetISR+0x140>)
 8001006:	4b09      	ldr	r3, [pc, #36]	@ (800102c <minuteSetISR+0x144>)
 8001008:	0018      	movs	r0, r3
 800100a:	f7ff f907 	bl	800021c <getRTCTime>

		//printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
				//currTime.Minutes, currTime.Seconds);
	}

	return halRet;
 800100e:	1dfb      	adds	r3, r7, #7
 8001010:	781b      	ldrb	r3, [r3, #0]
}
 8001012:	0018      	movs	r0, r3
 8001014:	46bd      	mov	sp, r7
 8001016:	b002      	add	sp, #8
 8001018:	bd80      	pop	{r7, pc}
 800101a:	46c0      	nop			@ (mov r8, r8)
 800101c:	2000021c 	.word	0x2000021c
 8001020:	20000208 	.word	0x20000208
 8001024:	20000204 	.word	0x20000204
 8001028:	200001f0 	.word	0x200001f0
 800102c:	2000012c 	.word	0x2000012c

08001030 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001034:	b672      	cpsid	i
}
 8001036:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001038:	46c0      	nop			@ (mov r8, r8)
 800103a:	e7fd      	b.n	8001038 <Error_Handler+0x8>

0800103c <sevSeg_Init>:


void sevSeg_Init(uint16_t shiftDataPin, uint16_t shiftDataClockPin, uint16_t shiftStoreClockPin,
					uint16_t shiftOutputEnablePin, uint16_t shiftMCLRPin,
					GPIO_TypeDef **GPIOPortArray, TIM_HandleTypeDef *htim, TIM_HandleTypeDef *htim_PWM,
					uint32_t tim_PWM_CHANNEL) {
 800103c:	b5b0      	push	{r4, r5, r7, lr}
 800103e:	b088      	sub	sp, #32
 8001040:	af00      	add	r7, sp, #0
 8001042:	0005      	movs	r5, r0
 8001044:	000c      	movs	r4, r1
 8001046:	0010      	movs	r0, r2
 8001048:	0019      	movs	r1, r3
 800104a:	1dbb      	adds	r3, r7, #6
 800104c:	1c2a      	adds	r2, r5, #0
 800104e:	801a      	strh	r2, [r3, #0]
 8001050:	1d3b      	adds	r3, r7, #4
 8001052:	1c22      	adds	r2, r4, #0
 8001054:	801a      	strh	r2, [r3, #0]
 8001056:	1cbb      	adds	r3, r7, #2
 8001058:	1c02      	adds	r2, r0, #0
 800105a:	801a      	strh	r2, [r3, #0]
 800105c:	003b      	movs	r3, r7
 800105e:	1c0a      	adds	r2, r1, #0
 8001060:	801a      	strh	r2, [r3, #0]

	shiftData = shiftDataPin;
 8001062:	4b7a      	ldr	r3, [pc, #488]	@ (800124c <sevSeg_Init+0x210>)
 8001064:	1dba      	adds	r2, r7, #6
 8001066:	8812      	ldrh	r2, [r2, #0]
 8001068:	801a      	strh	r2, [r3, #0]
	shiftDataClock = shiftDataClockPin;
 800106a:	4b79      	ldr	r3, [pc, #484]	@ (8001250 <sevSeg_Init+0x214>)
 800106c:	1d3a      	adds	r2, r7, #4
 800106e:	8812      	ldrh	r2, [r2, #0]
 8001070:	801a      	strh	r2, [r3, #0]
	shiftStoreClock = shiftStoreClockPin;
 8001072:	4b78      	ldr	r3, [pc, #480]	@ (8001254 <sevSeg_Init+0x218>)
 8001074:	1cba      	adds	r2, r7, #2
 8001076:	8812      	ldrh	r2, [r2, #0]
 8001078:	801a      	strh	r2, [r3, #0]
	shiftOutputEnable = shiftOutputEnablePin;
 800107a:	4b77      	ldr	r3, [pc, #476]	@ (8001258 <sevSeg_Init+0x21c>)
 800107c:	003a      	movs	r2, r7
 800107e:	8812      	ldrh	r2, [r2, #0]
 8001080:	801a      	strh	r2, [r3, #0]
	shiftMCLR = shiftMCLRPin;
 8001082:	4a76      	ldr	r2, [pc, #472]	@ (800125c <sevSeg_Init+0x220>)
 8001084:	2330      	movs	r3, #48	@ 0x30
 8001086:	18fb      	adds	r3, r7, r3
 8001088:	881b      	ldrh	r3, [r3, #0]
 800108a:	8013      	strh	r3, [r2, #0]

	for(int i = 0; i < 5; i++) {
 800108c:	2300      	movs	r3, #0
 800108e:	61fb      	str	r3, [r7, #28]
 8001090:	e00b      	b.n	80010aa <sevSeg_Init+0x6e>
		portArray[i] = GPIOPortArray[i];
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001098:	18d3      	adds	r3, r2, r3
 800109a:	6819      	ldr	r1, [r3, #0]
 800109c:	4b70      	ldr	r3, [pc, #448]	@ (8001260 <sevSeg_Init+0x224>)
 800109e:	69fa      	ldr	r2, [r7, #28]
 80010a0:	0092      	lsls	r2, r2, #2
 80010a2:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < 5; i++) {
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	3301      	adds	r3, #1
 80010a8:	61fb      	str	r3, [r7, #28]
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	2b04      	cmp	r3, #4
 80010ae:	ddf0      	ble.n	8001092 <sevSeg_Init+0x56>
	}

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 80010b0:	4b6b      	ldr	r3, [pc, #428]	@ (8001260 <sevSeg_Init+0x224>)
 80010b2:	6918      	ldr	r0, [r3, #16]
 80010b4:	4b69      	ldr	r3, [pc, #420]	@ (800125c <sevSeg_Init+0x220>)
 80010b6:	8819      	ldrh	r1, [r3, #0]
 80010b8:	4b6a      	ldr	r3, [pc, #424]	@ (8001264 <sevSeg_Init+0x228>)
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	001a      	movs	r2, r3
 80010be:	f001 fb2c 	bl	800271a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 80010c2:	4b67      	ldr	r3, [pc, #412]	@ (8001260 <sevSeg_Init+0x224>)
 80010c4:	6918      	ldr	r0, [r3, #16]
 80010c6:	4b65      	ldr	r3, [pc, #404]	@ (800125c <sevSeg_Init+0x220>)
 80010c8:	8819      	ldrh	r1, [r3, #0]
 80010ca:	4b66      	ldr	r3, [pc, #408]	@ (8001264 <sevSeg_Init+0x228>)
 80010cc:	785b      	ldrb	r3, [r3, #1]
 80010ce:	001a      	movs	r2, r3
 80010d0:	f001 fb23 	bl	800271a <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 80010d4:	4b62      	ldr	r3, [pc, #392]	@ (8001260 <sevSeg_Init+0x224>)
 80010d6:	6898      	ldr	r0, [r3, #8]
 80010d8:	4b5e      	ldr	r3, [pc, #376]	@ (8001254 <sevSeg_Init+0x218>)
 80010da:	8819      	ldrh	r1, [r3, #0]
 80010dc:	4b61      	ldr	r3, [pc, #388]	@ (8001264 <sevSeg_Init+0x228>)
 80010de:	785b      	ldrb	r3, [r3, #1]
 80010e0:	001a      	movs	r2, r3
 80010e2:	f001 fb1a 	bl	800271a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 80010e6:	4b5e      	ldr	r3, [pc, #376]	@ (8001260 <sevSeg_Init+0x224>)
 80010e8:	6898      	ldr	r0, [r3, #8]
 80010ea:	4b5a      	ldr	r3, [pc, #360]	@ (8001254 <sevSeg_Init+0x218>)
 80010ec:	8819      	ldrh	r1, [r3, #0]
 80010ee:	4b5d      	ldr	r3, [pc, #372]	@ (8001264 <sevSeg_Init+0x228>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	001a      	movs	r2, r3
 80010f4:	f001 fb11 	bl	800271a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[3], shiftOutputEnable, GPIOPinSet[0]);
 80010f8:	4b59      	ldr	r3, [pc, #356]	@ (8001260 <sevSeg_Init+0x224>)
 80010fa:	68d8      	ldr	r0, [r3, #12]
 80010fc:	4b56      	ldr	r3, [pc, #344]	@ (8001258 <sevSeg_Init+0x21c>)
 80010fe:	8819      	ldrh	r1, [r3, #0]
 8001100:	4b58      	ldr	r3, [pc, #352]	@ (8001264 <sevSeg_Init+0x228>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	001a      	movs	r2, r3
 8001106:	f001 fb08 	bl	800271a <HAL_GPIO_WritePin>

	// Set duty cycle to 50%

	sevSeg_setIntensity(htim_PWM, tim_PWM_CHANNEL, 50);
 800110a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800110c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800110e:	2232      	movs	r2, #50	@ 0x32
 8001110:	0018      	movs	r0, r3
 8001112:	f000 f95d 	bl	80013d0 <sevSeg_setIntensity>

	//Flash an initializing "Hof" symbol
	uint8_t hofSymb[4] = {0b00000000, 0b00110111, 0b00011101, 0b01000111};
 8001116:	2308      	movs	r3, #8
 8001118:	18fb      	adds	r3, r7, r3
 800111a:	4a53      	ldr	r2, [pc, #332]	@ (8001268 <sevSeg_Init+0x22c>)
 800111c:	601a      	str	r2, [r3, #0]

	uint8_t sendByte;					// To be used to shift bits

	for(int i = 0; i <= 3; i++) {
 800111e:	2300      	movs	r3, #0
 8001120:	617b      	str	r3, [r7, #20]
 8001122:	e038      	b.n	8001196 <sevSeg_Init+0x15a>

		sendByte = hofSymb[i];
 8001124:	231b      	movs	r3, #27
 8001126:	18fb      	adds	r3, r7, r3
 8001128:	2208      	movs	r2, #8
 800112a:	18b9      	adds	r1, r7, r2
 800112c:	697a      	ldr	r2, [r7, #20]
 800112e:	188a      	adds	r2, r1, r2
 8001130:	7812      	ldrb	r2, [r2, #0]
 8001132:	701a      	strb	r2, [r3, #0]

		for(int j = 0; j < 8; j++) {
 8001134:	2300      	movs	r3, #0
 8001136:	613b      	str	r3, [r7, #16]
 8001138:	e027      	b.n	800118a <sevSeg_Init+0x14e>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 800113a:	4b49      	ldr	r3, [pc, #292]	@ (8001260 <sevSeg_Init+0x224>)
 800113c:	6818      	ldr	r0, [r3, #0]
 800113e:	4b43      	ldr	r3, [pc, #268]	@ (800124c <sevSeg_Init+0x210>)
 8001140:	8819      	ldrh	r1, [r3, #0]
 8001142:	241b      	movs	r4, #27
 8001144:	193b      	adds	r3, r7, r4
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2201      	movs	r2, #1
 800114a:	4013      	ands	r3, r2
 800114c:	4a45      	ldr	r2, [pc, #276]	@ (8001264 <sevSeg_Init+0x228>)
 800114e:	5cd3      	ldrb	r3, [r2, r3]
 8001150:	001a      	movs	r2, r3
 8001152:	f001 fae2 	bl	800271a <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8001156:	4b42      	ldr	r3, [pc, #264]	@ (8001260 <sevSeg_Init+0x224>)
 8001158:	6858      	ldr	r0, [r3, #4]
 800115a:	4b3d      	ldr	r3, [pc, #244]	@ (8001250 <sevSeg_Init+0x214>)
 800115c:	8819      	ldrh	r1, [r3, #0]
 800115e:	4b41      	ldr	r3, [pc, #260]	@ (8001264 <sevSeg_Init+0x228>)
 8001160:	785b      	ldrb	r3, [r3, #1]
 8001162:	001a      	movs	r2, r3
 8001164:	f001 fad9 	bl	800271a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8001168:	4b3d      	ldr	r3, [pc, #244]	@ (8001260 <sevSeg_Init+0x224>)
 800116a:	6858      	ldr	r0, [r3, #4]
 800116c:	4b38      	ldr	r3, [pc, #224]	@ (8001250 <sevSeg_Init+0x214>)
 800116e:	8819      	ldrh	r1, [r3, #0]
 8001170:	4b3c      	ldr	r3, [pc, #240]	@ (8001264 <sevSeg_Init+0x228>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	001a      	movs	r2, r3
 8001176:	f001 fad0 	bl	800271a <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 800117a:	193b      	adds	r3, r7, r4
 800117c:	193a      	adds	r2, r7, r4
 800117e:	7812      	ldrb	r2, [r2, #0]
 8001180:	0852      	lsrs	r2, r2, #1
 8001182:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	3301      	adds	r3, #1
 8001188:	613b      	str	r3, [r7, #16]
 800118a:	693b      	ldr	r3, [r7, #16]
 800118c:	2b07      	cmp	r3, #7
 800118e:	ddd4      	ble.n	800113a <sevSeg_Init+0xfe>
	for(int i = 0; i <= 3; i++) {
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	3301      	adds	r3, #1
 8001194:	617b      	str	r3, [r7, #20]
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	2b03      	cmp	r3, #3
 800119a:	ddc3      	ble.n	8001124 <sevSeg_Init+0xe8>

		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 800119c:	4b30      	ldr	r3, [pc, #192]	@ (8001260 <sevSeg_Init+0x224>)
 800119e:	6898      	ldr	r0, [r3, #8]
 80011a0:	4b2c      	ldr	r3, [pc, #176]	@ (8001254 <sevSeg_Init+0x218>)
 80011a2:	8819      	ldrh	r1, [r3, #0]
 80011a4:	4b2f      	ldr	r3, [pc, #188]	@ (8001264 <sevSeg_Init+0x228>)
 80011a6:	785b      	ldrb	r3, [r3, #1]
 80011a8:	001a      	movs	r2, r3
 80011aa:	f001 fab6 	bl	800271a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 80011ae:	4b2c      	ldr	r3, [pc, #176]	@ (8001260 <sevSeg_Init+0x224>)
 80011b0:	6898      	ldr	r0, [r3, #8]
 80011b2:	4b28      	ldr	r3, [pc, #160]	@ (8001254 <sevSeg_Init+0x218>)
 80011b4:	8819      	ldrh	r1, [r3, #0]
 80011b6:	4b2b      	ldr	r3, [pc, #172]	@ (8001264 <sevSeg_Init+0x228>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	001a      	movs	r2, r3
 80011bc:	f001 faad 	bl	800271a <HAL_GPIO_WritePin>

	// Delay for 500 ms using hardware timer
	HAL_TIM_Base_Stop(htim);
 80011c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011c2:	0018      	movs	r0, r3
 80011c4:	f003 f8aa 	bl	800431c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(htim);							// Begin timer counting
 80011c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011ca:	0018      	movs	r0, r3
 80011cc:	f003 f85a 	bl	8004284 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(htim);	// Get initial timer value to compare to
 80011d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011d6:	60fb      	str	r3, [r7, #12]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(htim) - timerVal <= (65535 / 2)){ timerVal = __HAL_TIM_GET_COUNTER(htim); }
 80011d8:	e003      	b.n	80011e2 <sevSeg_Init+0x1a6>
 80011da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011e0:	60fb      	str	r3, [r7, #12]
 80011e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	1ad2      	subs	r2, r2, r3
 80011ec:	2380      	movs	r3, #128	@ 0x80
 80011ee:	021b      	lsls	r3, r3, #8
 80011f0:	429a      	cmp	r2, r3
 80011f2:	d3f2      	bcc.n	80011da <sevSeg_Init+0x19e>

	HAL_TIM_Base_Stop(htim);
 80011f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80011f6:	0018      	movs	r0, r3
 80011f8:	f003 f890 	bl	800431c <HAL_TIM_Base_Stop>

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 80011fc:	4b18      	ldr	r3, [pc, #96]	@ (8001260 <sevSeg_Init+0x224>)
 80011fe:	6918      	ldr	r0, [r3, #16]
 8001200:	4b16      	ldr	r3, [pc, #88]	@ (800125c <sevSeg_Init+0x220>)
 8001202:	8819      	ldrh	r1, [r3, #0]
 8001204:	4b17      	ldr	r3, [pc, #92]	@ (8001264 <sevSeg_Init+0x228>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	001a      	movs	r2, r3
 800120a:	f001 fa86 	bl	800271a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 800120e:	4b14      	ldr	r3, [pc, #80]	@ (8001260 <sevSeg_Init+0x224>)
 8001210:	6918      	ldr	r0, [r3, #16]
 8001212:	4b12      	ldr	r3, [pc, #72]	@ (800125c <sevSeg_Init+0x220>)
 8001214:	8819      	ldrh	r1, [r3, #0]
 8001216:	4b13      	ldr	r3, [pc, #76]	@ (8001264 <sevSeg_Init+0x228>)
 8001218:	785b      	ldrb	r3, [r3, #1]
 800121a:	001a      	movs	r2, r3
 800121c:	f001 fa7d 	bl	800271a <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001220:	4b0f      	ldr	r3, [pc, #60]	@ (8001260 <sevSeg_Init+0x224>)
 8001222:	6898      	ldr	r0, [r3, #8]
 8001224:	4b0b      	ldr	r3, [pc, #44]	@ (8001254 <sevSeg_Init+0x218>)
 8001226:	8819      	ldrh	r1, [r3, #0]
 8001228:	4b0e      	ldr	r3, [pc, #56]	@ (8001264 <sevSeg_Init+0x228>)
 800122a:	785b      	ldrb	r3, [r3, #1]
 800122c:	001a      	movs	r2, r3
 800122e:	f001 fa74 	bl	800271a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 8001232:	4b0b      	ldr	r3, [pc, #44]	@ (8001260 <sevSeg_Init+0x224>)
 8001234:	6898      	ldr	r0, [r3, #8]
 8001236:	4b07      	ldr	r3, [pc, #28]	@ (8001254 <sevSeg_Init+0x218>)
 8001238:	8819      	ldrh	r1, [r3, #0]
 800123a:	4b0a      	ldr	r3, [pc, #40]	@ (8001264 <sevSeg_Init+0x228>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	001a      	movs	r2, r3
 8001240:	f001 fa6b 	bl	800271a <HAL_GPIO_WritePin>

}
 8001244:	46c0      	nop			@ (mov r8, r8)
 8001246:	46bd      	mov	sp, r7
 8001248:	b008      	add	sp, #32
 800124a:	bdb0      	pop	{r4, r5, r7, pc}
 800124c:	2000021e 	.word	0x2000021e
 8001250:	20000220 	.word	0x20000220
 8001254:	20000222 	.word	0x20000222
 8001258:	20000224 	.word	0x20000224
 800125c:	20000226 	.word	0x20000226
 8001260:	20000030 	.word	0x20000030
 8001264:	20000044 	.word	0x20000044
 8001268:	471d3700 	.word	0x471d3700

0800126c <sevSeg_updateDigits>:

void sevSeg_updateDigits(RTC_TimeTypeDef *updateTime) {
 800126c:	b590      	push	{r4, r7, lr}
 800126e:	b087      	sub	sp, #28
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
	/*
	 * Determine what time to send to shift registers
	 * digit 3 is a special case - the colons are always on, but the one can be on/off.
	 * Therefore, use array indexing to decide what to send.
	 */
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	210a      	movs	r1, #10
 800127a:	0018      	movs	r0, r3
 800127c:	f7fe ff42 	bl	8000104 <__udivsi3>
 8001280:	0003      	movs	r3, r0
 8001282:	b2da      	uxtb	r2, r3
 8001284:	2408      	movs	r4, #8
 8001286:	193b      	adds	r3, r7, r4
 8001288:	701a      	strb	r2, [r3, #0]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	210a      	movs	r1, #10
 8001290:	0018      	movs	r0, r3
 8001292:	f7fe ffbd 	bl	8000210 <__aeabi_uidivmod>
 8001296:	000b      	movs	r3, r1
 8001298:	b2da      	uxtb	r2, r3
 800129a:	193b      	adds	r3, r7, r4
 800129c:	705a      	strb	r2, [r3, #1]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 80012a2:	210a      	movs	r1, #10
 80012a4:	0018      	movs	r0, r3
 80012a6:	f7fe ff2d 	bl	8000104 <__udivsi3>
 80012aa:	0003      	movs	r3, r0
 80012ac:	b2da      	uxtb	r2, r3
 80012ae:	193b      	adds	r3, r7, r4
 80012b0:	709a      	strb	r2, [r3, #2]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 80012b6:	210a      	movs	r1, #10
 80012b8:	0018      	movs	r0, r3
 80012ba:	f7fe ffa9 	bl	8000210 <__aeabi_uidivmod>
 80012be:	000b      	movs	r3, r1
 80012c0:	b2da      	uxtb	r2, r3
 80012c2:	193b      	adds	r3, r7, r4
 80012c4:	70da      	strb	r2, [r3, #3]

	/*
	 * If we are in PM, we should reflect this in the PM LED.
	 * This offset will update the digit 3 shift register value with the correct sequence.
	 */
	uint8_t dig3Offset = 0;
 80012c6:	2116      	movs	r1, #22
 80012c8:	187b      	adds	r3, r7, r1
 80012ca:	2200      	movs	r2, #0
 80012cc:	701a      	strb	r2, [r3, #0]

	if(updateTime->TimeFormat == RTC_HOURFORMAT12_PM) {
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	78db      	ldrb	r3, [r3, #3]
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d102      	bne.n	80012dc <sevSeg_updateDigits+0x70>
		dig3Offset = 2;
 80012d6:	187b      	adds	r3, r7, r1
 80012d8:	2202      	movs	r2, #2
 80012da:	701a      	strb	r2, [r3, #0]
	}

	for(int i = 0; i < 4; i++) {
 80012dc:	2300      	movs	r3, #0
 80012de:	613b      	str	r3, [r7, #16]
 80012e0:	e04f      	b.n	8001382 <sevSeg_updateDigits+0x116>

		sendByte = dispDigits[sendTime[i]];
 80012e2:	2308      	movs	r3, #8
 80012e4:	18fa      	adds	r2, r7, r3
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	18d3      	adds	r3, r2, r3
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	0019      	movs	r1, r3
 80012ee:	2417      	movs	r4, #23
 80012f0:	193b      	adds	r3, r7, r4
 80012f2:	4a30      	ldr	r2, [pc, #192]	@ (80013b4 <sevSeg_updateDigits+0x148>)
 80012f4:	5c52      	ldrb	r2, [r2, r1]
 80012f6:	701a      	strb	r2, [r3, #0]

		if(i == 0) {		// If tenth's place of hour, use special values
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d110      	bne.n	8001320 <sevSeg_updateDigits+0xb4>
			sendByte = dig3Seg[(updateTime->Hours / 10) + dig3Offset];
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	210a      	movs	r1, #10
 8001304:	0018      	movs	r0, r3
 8001306:	f7fe fefd 	bl	8000104 <__udivsi3>
 800130a:	0003      	movs	r3, r0
 800130c:	b2db      	uxtb	r3, r3
 800130e:	001a      	movs	r2, r3
 8001310:	2316      	movs	r3, #22
 8001312:	18fb      	adds	r3, r7, r3
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	18d2      	adds	r2, r2, r3
 8001318:	193b      	adds	r3, r7, r4
 800131a:	4927      	ldr	r1, [pc, #156]	@ (80013b8 <sevSeg_updateDigits+0x14c>)
 800131c:	5c8a      	ldrb	r2, [r1, r2]
 800131e:	701a      	strb	r2, [r3, #0]
		}

		for(int j = 0; j < 8; j++) {
 8001320:	2300      	movs	r3, #0
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	e027      	b.n	8001376 <sevSeg_updateDigits+0x10a>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 8001326:	4b25      	ldr	r3, [pc, #148]	@ (80013bc <sevSeg_updateDigits+0x150>)
 8001328:	6818      	ldr	r0, [r3, #0]
 800132a:	4b25      	ldr	r3, [pc, #148]	@ (80013c0 <sevSeg_updateDigits+0x154>)
 800132c:	8819      	ldrh	r1, [r3, #0]
 800132e:	2417      	movs	r4, #23
 8001330:	193b      	adds	r3, r7, r4
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2201      	movs	r2, #1
 8001336:	4013      	ands	r3, r2
 8001338:	4a22      	ldr	r2, [pc, #136]	@ (80013c4 <sevSeg_updateDigits+0x158>)
 800133a:	5cd3      	ldrb	r3, [r2, r3]
 800133c:	001a      	movs	r2, r3
 800133e:	f001 f9ec 	bl	800271a <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 8001342:	4b1e      	ldr	r3, [pc, #120]	@ (80013bc <sevSeg_updateDigits+0x150>)
 8001344:	6858      	ldr	r0, [r3, #4]
 8001346:	4b20      	ldr	r3, [pc, #128]	@ (80013c8 <sevSeg_updateDigits+0x15c>)
 8001348:	8819      	ldrh	r1, [r3, #0]
 800134a:	4b1e      	ldr	r3, [pc, #120]	@ (80013c4 <sevSeg_updateDigits+0x158>)
 800134c:	785b      	ldrb	r3, [r3, #1]
 800134e:	001a      	movs	r2, r3
 8001350:	f001 f9e3 	bl	800271a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8001354:	4b19      	ldr	r3, [pc, #100]	@ (80013bc <sevSeg_updateDigits+0x150>)
 8001356:	6858      	ldr	r0, [r3, #4]
 8001358:	4b1b      	ldr	r3, [pc, #108]	@ (80013c8 <sevSeg_updateDigits+0x15c>)
 800135a:	8819      	ldrh	r1, [r3, #0]
 800135c:	4b19      	ldr	r3, [pc, #100]	@ (80013c4 <sevSeg_updateDigits+0x158>)
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	001a      	movs	r2, r3
 8001362:	f001 f9da 	bl	800271a <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8001366:	193b      	adds	r3, r7, r4
 8001368:	193a      	adds	r2, r7, r4
 800136a:	7812      	ldrb	r2, [r2, #0]
 800136c:	0852      	lsrs	r2, r2, #1
 800136e:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	3301      	adds	r3, #1
 8001374:	60fb      	str	r3, [r7, #12]
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	2b07      	cmp	r3, #7
 800137a:	ddd4      	ble.n	8001326 <sevSeg_updateDigits+0xba>
	for(int i = 0; i < 4; i++) {
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	3301      	adds	r3, #1
 8001380:	613b      	str	r3, [r7, #16]
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	2b03      	cmp	r3, #3
 8001386:	ddac      	ble.n	80012e2 <sevSeg_updateDigits+0x76>
		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.

	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001388:	4b0c      	ldr	r3, [pc, #48]	@ (80013bc <sevSeg_updateDigits+0x150>)
 800138a:	6898      	ldr	r0, [r3, #8]
 800138c:	4b0f      	ldr	r3, [pc, #60]	@ (80013cc <sevSeg_updateDigits+0x160>)
 800138e:	8819      	ldrh	r1, [r3, #0]
 8001390:	4b0c      	ldr	r3, [pc, #48]	@ (80013c4 <sevSeg_updateDigits+0x158>)
 8001392:	785b      	ldrb	r3, [r3, #1]
 8001394:	001a      	movs	r2, r3
 8001396:	f001 f9c0 	bl	800271a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 800139a:	4b08      	ldr	r3, [pc, #32]	@ (80013bc <sevSeg_updateDigits+0x150>)
 800139c:	6898      	ldr	r0, [r3, #8]
 800139e:	4b0b      	ldr	r3, [pc, #44]	@ (80013cc <sevSeg_updateDigits+0x160>)
 80013a0:	8819      	ldrh	r1, [r3, #0]
 80013a2:	4b08      	ldr	r3, [pc, #32]	@ (80013c4 <sevSeg_updateDigits+0x158>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	001a      	movs	r2, r3
 80013a8:	f001 f9b7 	bl	800271a <HAL_GPIO_WritePin>

	return;
 80013ac:	46c0      	nop			@ (mov r8, r8)

}
 80013ae:	46bd      	mov	sp, r7
 80013b0:	b007      	add	sp, #28
 80013b2:	bd90      	pop	{r4, r7, pc}
 80013b4:	08004fa0 	.word	0x08004fa0
 80013b8:	08004fac 	.word	0x08004fac
 80013bc:	20000030 	.word	0x20000030
 80013c0:	2000021e 	.word	0x2000021e
 80013c4:	20000044 	.word	0x20000044
 80013c8:	20000220 	.word	0x20000220
 80013cc:	20000222 	.word	0x20000222

080013d0 <sevSeg_setIntensity>:

void sevSeg_setIntensity(TIM_HandleTypeDef *htim_PWM, uint32_t tim_PWM_CHANNEL, uint16_t dutyCycle) {
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	60f8      	str	r0, [r7, #12]
 80013d8:	60b9      	str	r1, [r7, #8]
 80013da:	1dbb      	adds	r3, r7, #6
 80013dc:	801a      	strh	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(htim_PWM, tim_PWM_CHANNEL, dutyCycle);
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d105      	bne.n	80013f0 <sevSeg_setIntensity+0x20>
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	1dba      	adds	r2, r7, #6
 80013ea:	8812      	ldrh	r2, [r2, #0]
 80013ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80013ee:	e028      	b.n	8001442 <sevSeg_setIntensity+0x72>
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	2b04      	cmp	r3, #4
 80013f4:	d105      	bne.n	8001402 <sevSeg_setIntensity+0x32>
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	1dbb      	adds	r3, r7, #6
 80013fc:	881b      	ldrh	r3, [r3, #0]
 80013fe:	6393      	str	r3, [r2, #56]	@ 0x38
 8001400:	e01f      	b.n	8001442 <sevSeg_setIntensity+0x72>
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	2b08      	cmp	r3, #8
 8001406:	d105      	bne.n	8001414 <sevSeg_setIntensity+0x44>
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	1dbb      	adds	r3, r7, #6
 800140e:	881b      	ldrh	r3, [r3, #0]
 8001410:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001412:	e016      	b.n	8001442 <sevSeg_setIntensity+0x72>
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	2b0c      	cmp	r3, #12
 8001418:	d105      	bne.n	8001426 <sevSeg_setIntensity+0x56>
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	1dbb      	adds	r3, r7, #6
 8001420:	881b      	ldrh	r3, [r3, #0]
 8001422:	6413      	str	r3, [r2, #64]	@ 0x40
 8001424:	e00d      	b.n	8001442 <sevSeg_setIntensity+0x72>
 8001426:	68bb      	ldr	r3, [r7, #8]
 8001428:	2b10      	cmp	r3, #16
 800142a:	d105      	bne.n	8001438 <sevSeg_setIntensity+0x68>
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	1dbb      	adds	r3, r7, #6
 8001432:	881b      	ldrh	r3, [r3, #0]
 8001434:	6593      	str	r3, [r2, #88]	@ 0x58
 8001436:	e004      	b.n	8001442 <sevSeg_setIntensity+0x72>
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	681a      	ldr	r2, [r3, #0]
 800143c:	1dbb      	adds	r3, r7, #6
 800143e:	881b      	ldrh	r3, [r3, #0]
 8001440:	65d3      	str	r3, [r2, #92]	@ 0x5c
	HAL_TIM_PWM_Start(htim_PWM, tim_PWM_CHANNEL);
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	0011      	movs	r1, r2
 8001448:	0018      	movs	r0, r3
 800144a:	f002 ffe5 	bl	8004418 <HAL_TIM_PWM_Start>

}
 800144e:	46c0      	nop			@ (mov r8, r8)
 8001450:	46bd      	mov	sp, r7
 8001452:	b004      	add	sp, #16
 8001454:	bd80      	pop	{r7, pc}
	...

08001458 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800145e:	4b0f      	ldr	r3, [pc, #60]	@ (800149c <HAL_MspInit+0x44>)
 8001460:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001462:	4b0e      	ldr	r3, [pc, #56]	@ (800149c <HAL_MspInit+0x44>)
 8001464:	2101      	movs	r1, #1
 8001466:	430a      	orrs	r2, r1
 8001468:	641a      	str	r2, [r3, #64]	@ 0x40
 800146a:	4b0c      	ldr	r3, [pc, #48]	@ (800149c <HAL_MspInit+0x44>)
 800146c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800146e:	2201      	movs	r2, #1
 8001470:	4013      	ands	r3, r2
 8001472:	607b      	str	r3, [r7, #4]
 8001474:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001476:	4b09      	ldr	r3, [pc, #36]	@ (800149c <HAL_MspInit+0x44>)
 8001478:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800147a:	4b08      	ldr	r3, [pc, #32]	@ (800149c <HAL_MspInit+0x44>)
 800147c:	2180      	movs	r1, #128	@ 0x80
 800147e:	0549      	lsls	r1, r1, #21
 8001480:	430a      	orrs	r2, r1
 8001482:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001484:	4b05      	ldr	r3, [pc, #20]	@ (800149c <HAL_MspInit+0x44>)
 8001486:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001488:	2380      	movs	r3, #128	@ 0x80
 800148a:	055b      	lsls	r3, r3, #21
 800148c:	4013      	ands	r3, r2
 800148e:	603b      	str	r3, [r7, #0]
 8001490:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001492:	46c0      	nop			@ (mov r8, r8)
 8001494:	46bd      	mov	sp, r7
 8001496:	b002      	add	sp, #8
 8001498:	bd80      	pop	{r7, pc}
 800149a:	46c0      	nop			@ (mov r8, r8)
 800149c:	40021000 	.word	0x40021000

080014a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80014a0:	b590      	push	{r4, r7, lr}
 80014a2:	b08b      	sub	sp, #44	@ 0x2c
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a8:	2414      	movs	r4, #20
 80014aa:	193b      	adds	r3, r7, r4
 80014ac:	0018      	movs	r0, r3
 80014ae:	2314      	movs	r3, #20
 80014b0:	001a      	movs	r2, r3
 80014b2:	2100      	movs	r1, #0
 80014b4:	f003 fd3a 	bl	8004f2c <memset>
  if(hadc->Instance==ADC1)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a18      	ldr	r2, [pc, #96]	@ (8001520 <HAL_ADC_MspInit+0x80>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d129      	bne.n	8001516 <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80014c2:	4b18      	ldr	r3, [pc, #96]	@ (8001524 <HAL_ADC_MspInit+0x84>)
 80014c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80014c6:	4b17      	ldr	r3, [pc, #92]	@ (8001524 <HAL_ADC_MspInit+0x84>)
 80014c8:	2180      	movs	r1, #128	@ 0x80
 80014ca:	0349      	lsls	r1, r1, #13
 80014cc:	430a      	orrs	r2, r1
 80014ce:	641a      	str	r2, [r3, #64]	@ 0x40
 80014d0:	4b14      	ldr	r3, [pc, #80]	@ (8001524 <HAL_ADC_MspInit+0x84>)
 80014d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80014d4:	2380      	movs	r3, #128	@ 0x80
 80014d6:	035b      	lsls	r3, r3, #13
 80014d8:	4013      	ands	r3, r2
 80014da:	613b      	str	r3, [r7, #16]
 80014dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014de:	4b11      	ldr	r3, [pc, #68]	@ (8001524 <HAL_ADC_MspInit+0x84>)
 80014e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80014e2:	4b10      	ldr	r3, [pc, #64]	@ (8001524 <HAL_ADC_MspInit+0x84>)
 80014e4:	2101      	movs	r1, #1
 80014e6:	430a      	orrs	r2, r1
 80014e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80014ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001524 <HAL_ADC_MspInit+0x84>)
 80014ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014ee:	2201      	movs	r2, #1
 80014f0:	4013      	ands	r3, r2
 80014f2:	60fb      	str	r3, [r7, #12]
 80014f4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80014f6:	193b      	adds	r3, r7, r4
 80014f8:	2204      	movs	r2, #4
 80014fa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014fc:	193b      	adds	r3, r7, r4
 80014fe:	2203      	movs	r2, #3
 8001500:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001502:	193b      	adds	r3, r7, r4
 8001504:	2200      	movs	r2, #0
 8001506:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001508:	193a      	adds	r2, r7, r4
 800150a:	23a0      	movs	r3, #160	@ 0xa0
 800150c:	05db      	lsls	r3, r3, #23
 800150e:	0011      	movs	r1, r2
 8001510:	0018      	movs	r0, r3
 8001512:	f000 ff81 	bl	8002418 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001516:	46c0      	nop			@ (mov r8, r8)
 8001518:	46bd      	mov	sp, r7
 800151a:	b00b      	add	sp, #44	@ 0x2c
 800151c:	bd90      	pop	{r4, r7, pc}
 800151e:	46c0      	nop			@ (mov r8, r8)
 8001520:	40012400 	.word	0x40012400
 8001524:	40021000 	.word	0x40021000

08001528 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001528:	b590      	push	{r4, r7, lr}
 800152a:	b095      	sub	sp, #84	@ 0x54
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001530:	233c      	movs	r3, #60	@ 0x3c
 8001532:	18fb      	adds	r3, r7, r3
 8001534:	0018      	movs	r0, r3
 8001536:	2314      	movs	r3, #20
 8001538:	001a      	movs	r2, r3
 800153a:	2100      	movs	r1, #0
 800153c:	f003 fcf6 	bl	8004f2c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001540:	2414      	movs	r4, #20
 8001542:	193b      	adds	r3, r7, r4
 8001544:	0018      	movs	r0, r3
 8001546:	2328      	movs	r3, #40	@ 0x28
 8001548:	001a      	movs	r2, r3
 800154a:	2100      	movs	r1, #0
 800154c:	f003 fcee 	bl	8004f2c <memset>
  if(hi2c->Instance==I2C1)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a22      	ldr	r2, [pc, #136]	@ (80015e0 <HAL_I2C_MspInit+0xb8>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d13d      	bne.n	80015d6 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800155a:	193b      	adds	r3, r7, r4
 800155c:	2220      	movs	r2, #32
 800155e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001560:	193b      	adds	r3, r7, r4
 8001562:	2200      	movs	r2, #0
 8001564:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001566:	193b      	adds	r3, r7, r4
 8001568:	0018      	movs	r0, r3
 800156a:	f001 ff73 	bl	8003454 <HAL_RCCEx_PeriphCLKConfig>
 800156e:	1e03      	subs	r3, r0, #0
 8001570:	d001      	beq.n	8001576 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001572:	f7ff fd5d 	bl	8001030 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001576:	4b1b      	ldr	r3, [pc, #108]	@ (80015e4 <HAL_I2C_MspInit+0xbc>)
 8001578:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800157a:	4b1a      	ldr	r3, [pc, #104]	@ (80015e4 <HAL_I2C_MspInit+0xbc>)
 800157c:	2102      	movs	r1, #2
 800157e:	430a      	orrs	r2, r1
 8001580:	635a      	str	r2, [r3, #52]	@ 0x34
 8001582:	4b18      	ldr	r3, [pc, #96]	@ (80015e4 <HAL_I2C_MspInit+0xbc>)
 8001584:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001586:	2202      	movs	r2, #2
 8001588:	4013      	ands	r3, r2
 800158a:	613b      	str	r3, [r7, #16]
 800158c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800158e:	213c      	movs	r1, #60	@ 0x3c
 8001590:	187b      	adds	r3, r7, r1
 8001592:	22c0      	movs	r2, #192	@ 0xc0
 8001594:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001596:	187b      	adds	r3, r7, r1
 8001598:	2212      	movs	r2, #18
 800159a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159c:	187b      	adds	r3, r7, r1
 800159e:	2200      	movs	r2, #0
 80015a0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a2:	187b      	adds	r3, r7, r1
 80015a4:	2200      	movs	r2, #0
 80015a6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80015a8:	187b      	adds	r3, r7, r1
 80015aa:	2206      	movs	r2, #6
 80015ac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ae:	187b      	adds	r3, r7, r1
 80015b0:	4a0d      	ldr	r2, [pc, #52]	@ (80015e8 <HAL_I2C_MspInit+0xc0>)
 80015b2:	0019      	movs	r1, r3
 80015b4:	0010      	movs	r0, r2
 80015b6:	f000 ff2f 	bl	8002418 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015ba:	4b0a      	ldr	r3, [pc, #40]	@ (80015e4 <HAL_I2C_MspInit+0xbc>)
 80015bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015be:	4b09      	ldr	r3, [pc, #36]	@ (80015e4 <HAL_I2C_MspInit+0xbc>)
 80015c0:	2180      	movs	r1, #128	@ 0x80
 80015c2:	0389      	lsls	r1, r1, #14
 80015c4:	430a      	orrs	r2, r1
 80015c6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80015c8:	4b06      	ldr	r3, [pc, #24]	@ (80015e4 <HAL_I2C_MspInit+0xbc>)
 80015ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015cc:	2380      	movs	r3, #128	@ 0x80
 80015ce:	039b      	lsls	r3, r3, #14
 80015d0:	4013      	ands	r3, r2
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80015d6:	46c0      	nop			@ (mov r8, r8)
 80015d8:	46bd      	mov	sp, r7
 80015da:	b015      	add	sp, #84	@ 0x54
 80015dc:	bd90      	pop	{r4, r7, pc}
 80015de:	46c0      	nop			@ (mov r8, r8)
 80015e0:	40005400 	.word	0x40005400
 80015e4:	40021000 	.word	0x40021000
 80015e8:	50000400 	.word	0x50000400

080015ec <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80015ec:	b590      	push	{r4, r7, lr}
 80015ee:	b08f      	sub	sp, #60	@ 0x3c
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015f4:	2410      	movs	r4, #16
 80015f6:	193b      	adds	r3, r7, r4
 80015f8:	0018      	movs	r0, r3
 80015fa:	2328      	movs	r3, #40	@ 0x28
 80015fc:	001a      	movs	r2, r3
 80015fe:	2100      	movs	r1, #0
 8001600:	f003 fc94 	bl	8004f2c <memset>
  if(hrtc->Instance==RTC)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a19      	ldr	r2, [pc, #100]	@ (8001670 <HAL_RTC_MspInit+0x84>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d12c      	bne.n	8001668 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800160e:	193b      	adds	r3, r7, r4
 8001610:	2280      	movs	r2, #128	@ 0x80
 8001612:	0292      	lsls	r2, r2, #10
 8001614:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001616:	193b      	adds	r3, r7, r4
 8001618:	2280      	movs	r2, #128	@ 0x80
 800161a:	0052      	lsls	r2, r2, #1
 800161c:	625a      	str	r2, [r3, #36]	@ 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800161e:	193b      	adds	r3, r7, r4
 8001620:	0018      	movs	r0, r3
 8001622:	f001 ff17 	bl	8003454 <HAL_RCCEx_PeriphCLKConfig>
 8001626:	1e03      	subs	r3, r0, #0
 8001628:	d001      	beq.n	800162e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800162a:	f7ff fd01 	bl	8001030 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800162e:	4b11      	ldr	r3, [pc, #68]	@ (8001674 <HAL_RTC_MspInit+0x88>)
 8001630:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001632:	4b10      	ldr	r3, [pc, #64]	@ (8001674 <HAL_RTC_MspInit+0x88>)
 8001634:	2180      	movs	r1, #128	@ 0x80
 8001636:	0209      	lsls	r1, r1, #8
 8001638:	430a      	orrs	r2, r1
 800163a:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800163c:	4b0d      	ldr	r3, [pc, #52]	@ (8001674 <HAL_RTC_MspInit+0x88>)
 800163e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001640:	4b0c      	ldr	r3, [pc, #48]	@ (8001674 <HAL_RTC_MspInit+0x88>)
 8001642:	2180      	movs	r1, #128	@ 0x80
 8001644:	00c9      	lsls	r1, r1, #3
 8001646:	430a      	orrs	r2, r1
 8001648:	63da      	str	r2, [r3, #60]	@ 0x3c
 800164a:	4b0a      	ldr	r3, [pc, #40]	@ (8001674 <HAL_RTC_MspInit+0x88>)
 800164c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800164e:	2380      	movs	r3, #128	@ 0x80
 8001650:	00db      	lsls	r3, r3, #3
 8001652:	4013      	ands	r3, r2
 8001654:	60fb      	str	r3, [r7, #12]
 8001656:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8001658:	2200      	movs	r2, #0
 800165a:	2100      	movs	r1, #0
 800165c:	2002      	movs	r0, #2
 800165e:	f000 fea9 	bl	80023b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8001662:	2002      	movs	r0, #2
 8001664:	f000 febb 	bl	80023de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001668:	46c0      	nop			@ (mov r8, r8)
 800166a:	46bd      	mov	sp, r7
 800166c:	b00f      	add	sp, #60	@ 0x3c
 800166e:	bd90      	pop	{r4, r7, pc}
 8001670:	40002800 	.word	0x40002800
 8001674:	40021000 	.word	0x40021000

08001678 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	2380      	movs	r3, #128	@ 0x80
 8001686:	05db      	lsls	r3, r3, #23
 8001688:	429a      	cmp	r2, r3
 800168a:	d10b      	bne.n	80016a4 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800168c:	4b07      	ldr	r3, [pc, #28]	@ (80016ac <HAL_TIM_PWM_MspInit+0x34>)
 800168e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001690:	4b06      	ldr	r3, [pc, #24]	@ (80016ac <HAL_TIM_PWM_MspInit+0x34>)
 8001692:	2101      	movs	r1, #1
 8001694:	430a      	orrs	r2, r1
 8001696:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001698:	4b04      	ldr	r3, [pc, #16]	@ (80016ac <HAL_TIM_PWM_MspInit+0x34>)
 800169a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800169c:	2201      	movs	r2, #1
 800169e:	4013      	ands	r3, r2
 80016a0:	60fb      	str	r3, [r7, #12]
 80016a2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80016a4:	46c0      	nop			@ (mov r8, r8)
 80016a6:	46bd      	mov	sp, r7
 80016a8:	b004      	add	sp, #16
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40021000 	.word	0x40021000

080016b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a0a      	ldr	r2, [pc, #40]	@ (80016e8 <HAL_TIM_Base_MspInit+0x38>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d10d      	bne.n	80016de <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 80016c2:	4b0a      	ldr	r3, [pc, #40]	@ (80016ec <HAL_TIM_Base_MspInit+0x3c>)
 80016c4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016c6:	4b09      	ldr	r3, [pc, #36]	@ (80016ec <HAL_TIM_Base_MspInit+0x3c>)
 80016c8:	2180      	movs	r1, #128	@ 0x80
 80016ca:	0209      	lsls	r1, r1, #8
 80016cc:	430a      	orrs	r2, r1
 80016ce:	641a      	str	r2, [r3, #64]	@ 0x40
 80016d0:	4b06      	ldr	r3, [pc, #24]	@ (80016ec <HAL_TIM_Base_MspInit+0x3c>)
 80016d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016d4:	2380      	movs	r3, #128	@ 0x80
 80016d6:	021b      	lsls	r3, r3, #8
 80016d8:	4013      	ands	r3, r2
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 80016de:	46c0      	nop			@ (mov r8, r8)
 80016e0:	46bd      	mov	sp, r7
 80016e2:	b004      	add	sp, #16
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	46c0      	nop			@ (mov r8, r8)
 80016e8:	40002000 	.word	0x40002000
 80016ec:	40021000 	.word	0x40021000

080016f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80016f0:	b590      	push	{r4, r7, lr}
 80016f2:	b089      	sub	sp, #36	@ 0x24
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f8:	240c      	movs	r4, #12
 80016fa:	193b      	adds	r3, r7, r4
 80016fc:	0018      	movs	r0, r3
 80016fe:	2314      	movs	r3, #20
 8001700:	001a      	movs	r2, r3
 8001702:	2100      	movs	r1, #0
 8001704:	f003 fc12 	bl	8004f2c <memset>
  if(htim->Instance==TIM2)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	2380      	movs	r3, #128	@ 0x80
 800170e:	05db      	lsls	r3, r3, #23
 8001710:	429a      	cmp	r2, r3
 8001712:	d121      	bne.n	8001758 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001714:	4b12      	ldr	r3, [pc, #72]	@ (8001760 <HAL_TIM_MspPostInit+0x70>)
 8001716:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001718:	4b11      	ldr	r3, [pc, #68]	@ (8001760 <HAL_TIM_MspPostInit+0x70>)
 800171a:	2104      	movs	r1, #4
 800171c:	430a      	orrs	r2, r1
 800171e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001720:	4b0f      	ldr	r3, [pc, #60]	@ (8001760 <HAL_TIM_MspPostInit+0x70>)
 8001722:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001724:	2204      	movs	r2, #4
 8001726:	4013      	ands	r3, r2
 8001728:	60bb      	str	r3, [r7, #8]
 800172a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PC6     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = SHIFT_OUTPUT_EN_PWM_Pin;
 800172c:	0021      	movs	r1, r4
 800172e:	187b      	adds	r3, r7, r1
 8001730:	2240      	movs	r2, #64	@ 0x40
 8001732:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001734:	187b      	adds	r3, r7, r1
 8001736:	2202      	movs	r2, #2
 8001738:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173a:	187b      	adds	r3, r7, r1
 800173c:	2200      	movs	r2, #0
 800173e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001740:	187b      	adds	r3, r7, r1
 8001742:	2200      	movs	r2, #0
 8001744:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8001746:	187b      	adds	r3, r7, r1
 8001748:	2202      	movs	r2, #2
 800174a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SHIFT_OUTPUT_EN_PWM_GPIO_Port, &GPIO_InitStruct);
 800174c:	187b      	adds	r3, r7, r1
 800174e:	4a05      	ldr	r2, [pc, #20]	@ (8001764 <HAL_TIM_MspPostInit+0x74>)
 8001750:	0019      	movs	r1, r3
 8001752:	0010      	movs	r0, r2
 8001754:	f000 fe60 	bl	8002418 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001758:	46c0      	nop			@ (mov r8, r8)
 800175a:	46bd      	mov	sp, r7
 800175c:	b009      	add	sp, #36	@ 0x24
 800175e:	bd90      	pop	{r4, r7, pc}
 8001760:	40021000 	.word	0x40021000
 8001764:	50000800 	.word	0x50000800

08001768 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800176c:	46c0      	nop			@ (mov r8, r8)
 800176e:	e7fd      	b.n	800176c <NMI_Handler+0x4>

08001770 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001774:	46c0      	nop			@ (mov r8, r8)
 8001776:	e7fd      	b.n	8001774 <HardFault_Handler+0x4>

08001778 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800177c:	46c0      	nop			@ (mov r8, r8)
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001786:	46c0      	nop			@ (mov r8, r8)
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}

0800178c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001790:	f000 f8ca 	bl	8001928 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001794:	46c0      	nop			@ (mov r8, r8)
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
	...

0800179c <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80017a0:	4b03      	ldr	r3, [pc, #12]	@ (80017b0 <RTC_TAMP_IRQHandler+0x14>)
 80017a2:	0018      	movs	r0, r3
 80017a4:	f002 fb96 	bl	8003ed4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 80017a8:	46c0      	nop			@ (mov r8, r8)
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	46c0      	nop			@ (mov r8, r8)
 80017b0:	2000012c 	.word	0x2000012c

080017b4 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HOUR_SET_BUTTON_Pin);
 80017b8:	2001      	movs	r0, #1
 80017ba:	f000 ffe7 	bl	800278c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALARM_SET_BUTTON_Pin);
 80017be:	2002      	movs	r0, #2
 80017c0:	f000 ffe4 	bl	800278c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80017c4:	46c0      	nop			@ (mov r8, r8)
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}

080017ca <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80017ca:	b580      	push	{r7, lr}
 80017cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ALARM_EN_BUTTON_Pin);
 80017ce:	2004      	movs	r0, #4
 80017d0:	f000 ffdc 	bl	800278c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DISPLAY_BUTTON_Pin);
 80017d4:	2008      	movs	r0, #8
 80017d6:	f000 ffd9 	bl	800278c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80017da:	46c0      	nop			@ (mov r8, r8)
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}

080017e0 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MINUTE_SET_BUTTON_Pin);
 80017e4:	2380      	movs	r3, #128	@ 0x80
 80017e6:	021b      	lsls	r3, r3, #8
 80017e8:	0018      	movs	r0, r3
 80017ea:	f000 ffcf 	bl	800278c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80017ee:	46c0      	nop			@ (mov r8, r8)
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017f8:	46c0      	nop			@ (mov r8, r8)
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
	...

08001800 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001800:	480d      	ldr	r0, [pc, #52]	@ (8001838 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001802:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001804:	f7ff fff6 	bl	80017f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001808:	480c      	ldr	r0, [pc, #48]	@ (800183c <LoopForever+0x6>)
  ldr r1, =_edata
 800180a:	490d      	ldr	r1, [pc, #52]	@ (8001840 <LoopForever+0xa>)
  ldr r2, =_sidata
 800180c:	4a0d      	ldr	r2, [pc, #52]	@ (8001844 <LoopForever+0xe>)
  movs r3, #0
 800180e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001810:	e002      	b.n	8001818 <LoopCopyDataInit>

08001812 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001812:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001814:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001816:	3304      	adds	r3, #4

08001818 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001818:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800181a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800181c:	d3f9      	bcc.n	8001812 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800181e:	4a0a      	ldr	r2, [pc, #40]	@ (8001848 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001820:	4c0a      	ldr	r4, [pc, #40]	@ (800184c <LoopForever+0x16>)
  movs r3, #0
 8001822:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001824:	e001      	b.n	800182a <LoopFillZerobss>

08001826 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001826:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001828:	3204      	adds	r2, #4

0800182a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800182a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800182c:	d3fb      	bcc.n	8001826 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800182e:	f003 fb85 	bl	8004f3c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001832:	f7fe fd09 	bl	8000248 <main>

08001836 <LoopForever>:

LoopForever:
  b LoopForever
 8001836:	e7fe      	b.n	8001836 <LoopForever>
  ldr   r0, =_estack
 8001838:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800183c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001840:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8001844:	0800504c 	.word	0x0800504c
  ldr r2, =_sbss
 8001848:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 800184c:	2000022c 	.word	0x2000022c

08001850 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001850:	e7fe      	b.n	8001850 <ADC1_IRQHandler>
	...

08001854 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800185a:	1dfb      	adds	r3, r7, #7
 800185c:	2200      	movs	r2, #0
 800185e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001860:	4b0b      	ldr	r3, [pc, #44]	@ (8001890 <HAL_Init+0x3c>)
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	4b0a      	ldr	r3, [pc, #40]	@ (8001890 <HAL_Init+0x3c>)
 8001866:	2180      	movs	r1, #128	@ 0x80
 8001868:	0049      	lsls	r1, r1, #1
 800186a:	430a      	orrs	r2, r1
 800186c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800186e:	2003      	movs	r0, #3
 8001870:	f000 f810 	bl	8001894 <HAL_InitTick>
 8001874:	1e03      	subs	r3, r0, #0
 8001876:	d003      	beq.n	8001880 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001878:	1dfb      	adds	r3, r7, #7
 800187a:	2201      	movs	r2, #1
 800187c:	701a      	strb	r2, [r3, #0]
 800187e:	e001      	b.n	8001884 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001880:	f7ff fdea 	bl	8001458 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001884:	1dfb      	adds	r3, r7, #7
 8001886:	781b      	ldrb	r3, [r3, #0]
}
 8001888:	0018      	movs	r0, r3
 800188a:	46bd      	mov	sp, r7
 800188c:	b002      	add	sp, #8
 800188e:	bd80      	pop	{r7, pc}
 8001890:	40022000 	.word	0x40022000

08001894 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001894:	b590      	push	{r4, r7, lr}
 8001896:	b085      	sub	sp, #20
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800189c:	230f      	movs	r3, #15
 800189e:	18fb      	adds	r3, r7, r3
 80018a0:	2200      	movs	r2, #0
 80018a2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80018a4:	4b1d      	ldr	r3, [pc, #116]	@ (800191c <HAL_InitTick+0x88>)
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d02b      	beq.n	8001904 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80018ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001920 <HAL_InitTick+0x8c>)
 80018ae:	681c      	ldr	r4, [r3, #0]
 80018b0:	4b1a      	ldr	r3, [pc, #104]	@ (800191c <HAL_InitTick+0x88>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	0019      	movs	r1, r3
 80018b6:	23fa      	movs	r3, #250	@ 0xfa
 80018b8:	0098      	lsls	r0, r3, #2
 80018ba:	f7fe fc23 	bl	8000104 <__udivsi3>
 80018be:	0003      	movs	r3, r0
 80018c0:	0019      	movs	r1, r3
 80018c2:	0020      	movs	r0, r4
 80018c4:	f7fe fc1e 	bl	8000104 <__udivsi3>
 80018c8:	0003      	movs	r3, r0
 80018ca:	0018      	movs	r0, r3
 80018cc:	f000 fd97 	bl	80023fe <HAL_SYSTICK_Config>
 80018d0:	1e03      	subs	r3, r0, #0
 80018d2:	d112      	bne.n	80018fa <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2b03      	cmp	r3, #3
 80018d8:	d80a      	bhi.n	80018f0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018da:	6879      	ldr	r1, [r7, #4]
 80018dc:	2301      	movs	r3, #1
 80018de:	425b      	negs	r3, r3
 80018e0:	2200      	movs	r2, #0
 80018e2:	0018      	movs	r0, r3
 80018e4:	f000 fd66 	bl	80023b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80018e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001924 <HAL_InitTick+0x90>)
 80018ea:	687a      	ldr	r2, [r7, #4]
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	e00d      	b.n	800190c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80018f0:	230f      	movs	r3, #15
 80018f2:	18fb      	adds	r3, r7, r3
 80018f4:	2201      	movs	r2, #1
 80018f6:	701a      	strb	r2, [r3, #0]
 80018f8:	e008      	b.n	800190c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80018fa:	230f      	movs	r3, #15
 80018fc:	18fb      	adds	r3, r7, r3
 80018fe:	2201      	movs	r2, #1
 8001900:	701a      	strb	r2, [r3, #0]
 8001902:	e003      	b.n	800190c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001904:	230f      	movs	r3, #15
 8001906:	18fb      	adds	r3, r7, r3
 8001908:	2201      	movs	r2, #1
 800190a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800190c:	230f      	movs	r3, #15
 800190e:	18fb      	adds	r3, r7, r3
 8001910:	781b      	ldrb	r3, [r3, #0]
}
 8001912:	0018      	movs	r0, r3
 8001914:	46bd      	mov	sp, r7
 8001916:	b005      	add	sp, #20
 8001918:	bd90      	pop	{r4, r7, pc}
 800191a:	46c0      	nop			@ (mov r8, r8)
 800191c:	20000050 	.word	0x20000050
 8001920:	20000048 	.word	0x20000048
 8001924:	2000004c 	.word	0x2000004c

08001928 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800192c:	4b05      	ldr	r3, [pc, #20]	@ (8001944 <HAL_IncTick+0x1c>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	001a      	movs	r2, r3
 8001932:	4b05      	ldr	r3, [pc, #20]	@ (8001948 <HAL_IncTick+0x20>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	18d2      	adds	r2, r2, r3
 8001938:	4b03      	ldr	r3, [pc, #12]	@ (8001948 <HAL_IncTick+0x20>)
 800193a:	601a      	str	r2, [r3, #0]
}
 800193c:	46c0      	nop			@ (mov r8, r8)
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
 8001942:	46c0      	nop			@ (mov r8, r8)
 8001944:	20000050 	.word	0x20000050
 8001948:	20000228 	.word	0x20000228

0800194c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  return uwTick;
 8001950:	4b02      	ldr	r3, [pc, #8]	@ (800195c <HAL_GetTick+0x10>)
 8001952:	681b      	ldr	r3, [r3, #0]
}
 8001954:	0018      	movs	r0, r3
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	46c0      	nop			@ (mov r8, r8)
 800195c:	20000228 	.word	0x20000228

08001960 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a05      	ldr	r2, [pc, #20]	@ (8001984 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001970:	401a      	ands	r2, r3
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	431a      	orrs	r2, r3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	601a      	str	r2, [r3, #0]
}
 800197a:	46c0      	nop			@ (mov r8, r8)
 800197c:	46bd      	mov	sp, r7
 800197e:	b002      	add	sp, #8
 8001980:	bd80      	pop	{r7, pc}
 8001982:	46c0      	nop			@ (mov r8, r8)
 8001984:	fe3fffff 	.word	0xfe3fffff

08001988 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b082      	sub	sp, #8
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	23e0      	movs	r3, #224	@ 0xe0
 8001996:	045b      	lsls	r3, r3, #17
 8001998:	4013      	ands	r3, r2
}
 800199a:	0018      	movs	r0, r3
 800199c:	46bd      	mov	sp, r7
 800199e:	b002      	add	sp, #8
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80019a2:	b580      	push	{r7, lr}
 80019a4:	b084      	sub	sp, #16
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	60f8      	str	r0, [r7, #12]
 80019aa:	60b9      	str	r1, [r7, #8]
 80019ac:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	695b      	ldr	r3, [r3, #20]
 80019b2:	68ba      	ldr	r2, [r7, #8]
 80019b4:	2104      	movs	r1, #4
 80019b6:	400a      	ands	r2, r1
 80019b8:	2107      	movs	r1, #7
 80019ba:	4091      	lsls	r1, r2
 80019bc:	000a      	movs	r2, r1
 80019be:	43d2      	mvns	r2, r2
 80019c0:	401a      	ands	r2, r3
 80019c2:	68bb      	ldr	r3, [r7, #8]
 80019c4:	2104      	movs	r1, #4
 80019c6:	400b      	ands	r3, r1
 80019c8:	6879      	ldr	r1, [r7, #4]
 80019ca:	4099      	lsls	r1, r3
 80019cc:	000b      	movs	r3, r1
 80019ce:	431a      	orrs	r2, r3
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80019d4:	46c0      	nop			@ (mov r8, r8)
 80019d6:	46bd      	mov	sp, r7
 80019d8:	b004      	add	sp, #16
 80019da:	bd80      	pop	{r7, pc}

080019dc <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	695b      	ldr	r3, [r3, #20]
 80019ea:	683a      	ldr	r2, [r7, #0]
 80019ec:	2104      	movs	r1, #4
 80019ee:	400a      	ands	r2, r1
 80019f0:	2107      	movs	r1, #7
 80019f2:	4091      	lsls	r1, r2
 80019f4:	000a      	movs	r2, r1
 80019f6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	2104      	movs	r1, #4
 80019fc:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80019fe:	40da      	lsrs	r2, r3
 8001a00:	0013      	movs	r3, r2
}
 8001a02:	0018      	movs	r0, r3
 8001a04:	46bd      	mov	sp, r7
 8001a06:	b002      	add	sp, #8
 8001a08:	bd80      	pop	{r7, pc}

08001a0a <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001a0a:	b580      	push	{r7, lr}
 8001a0c:	b084      	sub	sp, #16
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	60f8      	str	r0, [r7, #12]
 8001a12:	60b9      	str	r1, [r7, #8]
 8001a14:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a1a:	68ba      	ldr	r2, [r7, #8]
 8001a1c:	211f      	movs	r1, #31
 8001a1e:	400a      	ands	r2, r1
 8001a20:	210f      	movs	r1, #15
 8001a22:	4091      	lsls	r1, r2
 8001a24:	000a      	movs	r2, r1
 8001a26:	43d2      	mvns	r2, r2
 8001a28:	401a      	ands	r2, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	0e9b      	lsrs	r3, r3, #26
 8001a2e:	210f      	movs	r1, #15
 8001a30:	4019      	ands	r1, r3
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	201f      	movs	r0, #31
 8001a36:	4003      	ands	r3, r0
 8001a38:	4099      	lsls	r1, r3
 8001a3a:	000b      	movs	r3, r1
 8001a3c:	431a      	orrs	r2, r3
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001a42:	46c0      	nop			@ (mov r8, r8)
 8001a44:	46bd      	mov	sp, r7
 8001a46:	b004      	add	sp, #16
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b082      	sub	sp, #8
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
 8001a52:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	035b      	lsls	r3, r3, #13
 8001a5c:	0b5b      	lsrs	r3, r3, #13
 8001a5e:	431a      	orrs	r2, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001a64:	46c0      	nop			@ (mov r8, r8)
 8001a66:	46bd      	mov	sp, r7
 8001a68:	b002      	add	sp, #8
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a7a:	683a      	ldr	r2, [r7, #0]
 8001a7c:	0352      	lsls	r2, r2, #13
 8001a7e:	0b52      	lsrs	r2, r2, #13
 8001a80:	43d2      	mvns	r2, r2
 8001a82:	401a      	ands	r2, r3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001a88:	46c0      	nop			@ (mov r8, r8)
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	b002      	add	sp, #8
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	60b9      	str	r1, [r7, #8]
 8001a9a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	695b      	ldr	r3, [r3, #20]
 8001aa0:	68ba      	ldr	r2, [r7, #8]
 8001aa2:	0212      	lsls	r2, r2, #8
 8001aa4:	43d2      	mvns	r2, r2
 8001aa6:	401a      	ands	r2, r3
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	021b      	lsls	r3, r3, #8
 8001aac:	6879      	ldr	r1, [r7, #4]
 8001aae:	400b      	ands	r3, r1
 8001ab0:	4904      	ldr	r1, [pc, #16]	@ (8001ac4 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001ab2:	400b      	ands	r3, r1
 8001ab4:	431a      	orrs	r2, r3
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001aba:	46c0      	nop			@ (mov r8, r8)
 8001abc:	46bd      	mov	sp, r7
 8001abe:	b004      	add	sp, #16
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	46c0      	nop			@ (mov r8, r8)
 8001ac4:	07ffff00 	.word	0x07ffff00

08001ac8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	4a05      	ldr	r2, [pc, #20]	@ (8001aec <LL_ADC_EnableInternalRegulator+0x24>)
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	2280      	movs	r2, #128	@ 0x80
 8001ada:	0552      	lsls	r2, r2, #21
 8001adc:	431a      	orrs	r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001ae2:	46c0      	nop			@ (mov r8, r8)
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	b002      	add	sp, #8
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	46c0      	nop			@ (mov r8, r8)
 8001aec:	6fffffe8 	.word	0x6fffffe8

08001af0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	689a      	ldr	r2, [r3, #8]
 8001afc:	2380      	movs	r3, #128	@ 0x80
 8001afe:	055b      	lsls	r3, r3, #21
 8001b00:	401a      	ands	r2, r3
 8001b02:	2380      	movs	r3, #128	@ 0x80
 8001b04:	055b      	lsls	r3, r3, #21
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d101      	bne.n	8001b0e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e000      	b.n	8001b10 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001b0e:	2300      	movs	r3, #0
}
 8001b10:	0018      	movs	r0, r3
 8001b12:	46bd      	mov	sp, r7
 8001b14:	b002      	add	sp, #8
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	2201      	movs	r2, #1
 8001b26:	4013      	ands	r3, r2
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d101      	bne.n	8001b30 <LL_ADC_IsEnabled+0x18>
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e000      	b.n	8001b32 <LL_ADC_IsEnabled+0x1a>
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	0018      	movs	r0, r3
 8001b34:	46bd      	mov	sp, r7
 8001b36:	b002      	add	sp, #8
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b082      	sub	sp, #8
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	2204      	movs	r2, #4
 8001b48:	4013      	ands	r3, r2
 8001b4a:	2b04      	cmp	r3, #4
 8001b4c:	d101      	bne.n	8001b52 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e000      	b.n	8001b54 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001b52:	2300      	movs	r3, #0
}
 8001b54:	0018      	movs	r0, r3
 8001b56:	46bd      	mov	sp, r7
 8001b58:	b002      	add	sp, #8
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b088      	sub	sp, #32
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b64:	231f      	movs	r3, #31
 8001b66:	18fb      	adds	r3, r7, r3
 8001b68:	2200      	movs	r2, #0
 8001b6a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001b70:	2300      	movs	r3, #0
 8001b72:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001b74:	2300      	movs	r3, #0
 8001b76:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d101      	bne.n	8001b82 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e17f      	b.n	8001e82 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d10a      	bne.n	8001ba0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	0018      	movs	r0, r3
 8001b8e:	f7ff fc87 	bl	80014a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2200      	movs	r2, #0
 8001b96:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2254      	movs	r2, #84	@ 0x54
 8001b9c:	2100      	movs	r1, #0
 8001b9e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	0018      	movs	r0, r3
 8001ba6:	f7ff ffa3 	bl	8001af0 <LL_ADC_IsInternalRegulatorEnabled>
 8001baa:	1e03      	subs	r3, r0, #0
 8001bac:	d115      	bne.n	8001bda <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	0018      	movs	r0, r3
 8001bb4:	f7ff ff88 	bl	8001ac8 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001bb8:	4bb4      	ldr	r3, [pc, #720]	@ (8001e8c <HAL_ADC_Init+0x330>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	49b4      	ldr	r1, [pc, #720]	@ (8001e90 <HAL_ADC_Init+0x334>)
 8001bbe:	0018      	movs	r0, r3
 8001bc0:	f7fe faa0 	bl	8000104 <__udivsi3>
 8001bc4:	0003      	movs	r3, r0
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	005b      	lsls	r3, r3, #1
 8001bca:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001bcc:	e002      	b.n	8001bd4 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	3b01      	subs	r3, #1
 8001bd2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d1f9      	bne.n	8001bce <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	0018      	movs	r0, r3
 8001be0:	f7ff ff86 	bl	8001af0 <LL_ADC_IsInternalRegulatorEnabled>
 8001be4:	1e03      	subs	r3, r0, #0
 8001be6:	d10f      	bne.n	8001c08 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bec:	2210      	movs	r2, #16
 8001bee:	431a      	orrs	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	431a      	orrs	r2, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001c00:	231f      	movs	r3, #31
 8001c02:	18fb      	adds	r3, r7, r3
 8001c04:	2201      	movs	r2, #1
 8001c06:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	f7ff ff94 	bl	8001b3a <LL_ADC_REG_IsConversionOngoing>
 8001c12:	0003      	movs	r3, r0
 8001c14:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c1a:	2210      	movs	r2, #16
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	d000      	beq.n	8001c22 <HAL_ADC_Init+0xc6>
 8001c20:	e122      	b.n	8001e68 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d000      	beq.n	8001c2a <HAL_ADC_Init+0xce>
 8001c28:	e11e      	b.n	8001e68 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c2e:	4a99      	ldr	r2, [pc, #612]	@ (8001e94 <HAL_ADC_Init+0x338>)
 8001c30:	4013      	ands	r3, r2
 8001c32:	2202      	movs	r2, #2
 8001c34:	431a      	orrs	r2, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	0018      	movs	r0, r3
 8001c40:	f7ff ff6a 	bl	8001b18 <LL_ADC_IsEnabled>
 8001c44:	1e03      	subs	r3, r0, #0
 8001c46:	d000      	beq.n	8001c4a <HAL_ADC_Init+0xee>
 8001c48:	e0ad      	b.n	8001da6 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	7e1b      	ldrb	r3, [r3, #24]
 8001c52:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001c54:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	7e5b      	ldrb	r3, [r3, #25]
 8001c5a:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001c5c:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	7e9b      	ldrb	r3, [r3, #26]
 8001c62:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001c64:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d002      	beq.n	8001c74 <HAL_ADC_Init+0x118>
 8001c6e:	2380      	movs	r3, #128	@ 0x80
 8001c70:	015b      	lsls	r3, r3, #5
 8001c72:	e000      	b.n	8001c76 <HAL_ADC_Init+0x11a>
 8001c74:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001c76:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001c7c:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	da04      	bge.n	8001c90 <HAL_ADC_Init+0x134>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	691b      	ldr	r3, [r3, #16]
 8001c8a:	005b      	lsls	r3, r3, #1
 8001c8c:	085b      	lsrs	r3, r3, #1
 8001c8e:	e001      	b.n	8001c94 <HAL_ADC_Init+0x138>
 8001c90:	2380      	movs	r3, #128	@ 0x80
 8001c92:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8001c94:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	212c      	movs	r1, #44	@ 0x2c
 8001c9a:	5c5b      	ldrb	r3, [r3, r1]
 8001c9c:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001c9e:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001ca0:	69ba      	ldr	r2, [r7, #24]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2220      	movs	r2, #32
 8001caa:	5c9b      	ldrb	r3, [r3, r2]
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d115      	bne.n	8001cdc <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	7e9b      	ldrb	r3, [r3, #26]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d105      	bne.n	8001cc4 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001cb8:	69bb      	ldr	r3, [r7, #24]
 8001cba:	2280      	movs	r2, #128	@ 0x80
 8001cbc:	0252      	lsls	r2, r2, #9
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	61bb      	str	r3, [r7, #24]
 8001cc2:	e00b      	b.n	8001cdc <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cc8:	2220      	movs	r2, #32
 8001cca:	431a      	orrs	r2, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	431a      	orrs	r2, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d00a      	beq.n	8001cfa <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ce8:	23e0      	movs	r3, #224	@ 0xe0
 8001cea:	005b      	lsls	r3, r3, #1
 8001cec:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	69ba      	ldr	r2, [r7, #24]
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	4a65      	ldr	r2, [pc, #404]	@ (8001e98 <HAL_ADC_Init+0x33c>)
 8001d02:	4013      	ands	r3, r2
 8001d04:	0019      	movs	r1, r3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	69ba      	ldr	r2, [r7, #24]
 8001d0c:	430a      	orrs	r2, r1
 8001d0e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	0f9b      	lsrs	r3, r3, #30
 8001d16:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	697a      	ldr	r2, [r7, #20]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	223c      	movs	r2, #60	@ 0x3c
 8001d28:	5c9b      	ldrb	r3, [r3, r2]
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d111      	bne.n	8001d52 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	0f9b      	lsrs	r3, r3, #30
 8001d34:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001d3a:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001d40:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8001d46:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	691b      	ldr	r3, [r3, #16]
 8001d58:	4a50      	ldr	r2, [pc, #320]	@ (8001e9c <HAL_ADC_Init+0x340>)
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	0019      	movs	r1, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	697a      	ldr	r2, [r7, #20]
 8001d64:	430a      	orrs	r2, r1
 8001d66:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	685a      	ldr	r2, [r3, #4]
 8001d6c:	23c0      	movs	r3, #192	@ 0xc0
 8001d6e:	061b      	lsls	r3, r3, #24
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d018      	beq.n	8001da6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001d78:	2380      	movs	r3, #128	@ 0x80
 8001d7a:	05db      	lsls	r3, r3, #23
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d012      	beq.n	8001da6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001d84:	2380      	movs	r3, #128	@ 0x80
 8001d86:	061b      	lsls	r3, r3, #24
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d00c      	beq.n	8001da6 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001d8c:	4b44      	ldr	r3, [pc, #272]	@ (8001ea0 <HAL_ADC_Init+0x344>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a44      	ldr	r2, [pc, #272]	@ (8001ea4 <HAL_ADC_Init+0x348>)
 8001d92:	4013      	ands	r3, r2
 8001d94:	0019      	movs	r1, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685a      	ldr	r2, [r3, #4]
 8001d9a:	23f0      	movs	r3, #240	@ 0xf0
 8001d9c:	039b      	lsls	r3, r3, #14
 8001d9e:	401a      	ands	r2, r3
 8001da0:	4b3f      	ldr	r3, [pc, #252]	@ (8001ea0 <HAL_ADC_Init+0x344>)
 8001da2:	430a      	orrs	r2, r1
 8001da4:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6818      	ldr	r0, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dae:	001a      	movs	r2, r3
 8001db0:	2100      	movs	r1, #0
 8001db2:	f7ff fdf6 	bl	80019a2 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6818      	ldr	r0, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001dbe:	493a      	ldr	r1, [pc, #232]	@ (8001ea8 <HAL_ADC_Init+0x34c>)
 8001dc0:	001a      	movs	r2, r3
 8001dc2:	f7ff fdee 	bl	80019a2 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	691b      	ldr	r3, [r3, #16]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d109      	bne.n	8001de2 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2110      	movs	r1, #16
 8001dda:	4249      	negs	r1, r1
 8001ddc:	430a      	orrs	r2, r1
 8001dde:	629a      	str	r2, [r3, #40]	@ 0x28
 8001de0:	e018      	b.n	8001e14 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	691a      	ldr	r2, [r3, #16]
 8001de6:	2380      	movs	r3, #128	@ 0x80
 8001de8:	039b      	lsls	r3, r3, #14
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d112      	bne.n	8001e14 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	69db      	ldr	r3, [r3, #28]
 8001df8:	3b01      	subs	r3, #1
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	221c      	movs	r2, #28
 8001dfe:	4013      	ands	r3, r2
 8001e00:	2210      	movs	r2, #16
 8001e02:	4252      	negs	r2, r2
 8001e04:	409a      	lsls	r2, r3
 8001e06:	0011      	movs	r1, r2
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	430a      	orrs	r2, r1
 8001e12:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2100      	movs	r1, #0
 8001e1a:	0018      	movs	r0, r3
 8001e1c:	f7ff fdde 	bl	80019dc <LL_ADC_GetSamplingTimeCommonChannels>
 8001e20:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d10b      	bne.n	8001e42 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e34:	2203      	movs	r2, #3
 8001e36:	4393      	bics	r3, r2
 8001e38:	2201      	movs	r2, #1
 8001e3a:	431a      	orrs	r2, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001e40:	e01c      	b.n	8001e7c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e46:	2212      	movs	r2, #18
 8001e48:	4393      	bics	r3, r2
 8001e4a:	2210      	movs	r2, #16
 8001e4c:	431a      	orrs	r2, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e56:	2201      	movs	r2, #1
 8001e58:	431a      	orrs	r2, r3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001e5e:	231f      	movs	r3, #31
 8001e60:	18fb      	adds	r3, r7, r3
 8001e62:	2201      	movs	r2, #1
 8001e64:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001e66:	e009      	b.n	8001e7c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e6c:	2210      	movs	r2, #16
 8001e6e:	431a      	orrs	r2, r3
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001e74:	231f      	movs	r3, #31
 8001e76:	18fb      	adds	r3, r7, r3
 8001e78:	2201      	movs	r2, #1
 8001e7a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001e7c:	231f      	movs	r3, #31
 8001e7e:	18fb      	adds	r3, r7, r3
 8001e80:	781b      	ldrb	r3, [r3, #0]
}
 8001e82:	0018      	movs	r0, r3
 8001e84:	46bd      	mov	sp, r7
 8001e86:	b008      	add	sp, #32
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	46c0      	nop			@ (mov r8, r8)
 8001e8c:	20000048 	.word	0x20000048
 8001e90:	00030d40 	.word	0x00030d40
 8001e94:	fffffefd 	.word	0xfffffefd
 8001e98:	ffde0201 	.word	0xffde0201
 8001e9c:	1ffffc02 	.word	0x1ffffc02
 8001ea0:	40012708 	.word	0x40012708
 8001ea4:	ffc3ffff 	.word	0xffc3ffff
 8001ea8:	07ffff04 	.word	0x07ffff04

08001eac <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b086      	sub	sp, #24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eb6:	2317      	movs	r3, #23
 8001eb8:	18fb      	adds	r3, r7, r3
 8001eba:	2200      	movs	r2, #0
 8001ebc:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2254      	movs	r2, #84	@ 0x54
 8001ec6:	5c9b      	ldrb	r3, [r3, r2]
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d101      	bne.n	8001ed0 <HAL_ADC_ConfigChannel+0x24>
 8001ecc:	2302      	movs	r3, #2
 8001ece:	e1c0      	b.n	8002252 <HAL_ADC_ConfigChannel+0x3a6>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2254      	movs	r2, #84	@ 0x54
 8001ed4:	2101      	movs	r1, #1
 8001ed6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	0018      	movs	r0, r3
 8001ede:	f7ff fe2c 	bl	8001b3a <LL_ADC_REG_IsConversionOngoing>
 8001ee2:	1e03      	subs	r3, r0, #0
 8001ee4:	d000      	beq.n	8001ee8 <HAL_ADC_ConfigChannel+0x3c>
 8001ee6:	e1a3      	b.n	8002230 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	2b02      	cmp	r3, #2
 8001eee:	d100      	bne.n	8001ef2 <HAL_ADC_ConfigChannel+0x46>
 8001ef0:	e143      	b.n	800217a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	691a      	ldr	r2, [r3, #16]
 8001ef6:	2380      	movs	r3, #128	@ 0x80
 8001ef8:	061b      	lsls	r3, r3, #24
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d004      	beq.n	8001f08 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001f02:	4ac1      	ldr	r2, [pc, #772]	@ (8002208 <HAL_ADC_ConfigChannel+0x35c>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d108      	bne.n	8001f1a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	0019      	movs	r1, r3
 8001f12:	0010      	movs	r0, r2
 8001f14:	f7ff fd99 	bl	8001a4a <LL_ADC_REG_SetSequencerChAdd>
 8001f18:	e0c9      	b.n	80020ae <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	211f      	movs	r1, #31
 8001f24:	400b      	ands	r3, r1
 8001f26:	210f      	movs	r1, #15
 8001f28:	4099      	lsls	r1, r3
 8001f2a:	000b      	movs	r3, r1
 8001f2c:	43db      	mvns	r3, r3
 8001f2e:	4013      	ands	r3, r2
 8001f30:	0019      	movs	r1, r3
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	035b      	lsls	r3, r3, #13
 8001f38:	0b5b      	lsrs	r3, r3, #13
 8001f3a:	d105      	bne.n	8001f48 <HAL_ADC_ConfigChannel+0x9c>
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	0e9b      	lsrs	r3, r3, #26
 8001f42:	221f      	movs	r2, #31
 8001f44:	4013      	ands	r3, r2
 8001f46:	e098      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	4013      	ands	r3, r2
 8001f50:	d000      	beq.n	8001f54 <HAL_ADC_ConfigChannel+0xa8>
 8001f52:	e091      	b.n	8002078 <HAL_ADC_ConfigChannel+0x1cc>
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	2202      	movs	r2, #2
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	d000      	beq.n	8001f60 <HAL_ADC_ConfigChannel+0xb4>
 8001f5e:	e089      	b.n	8002074 <HAL_ADC_ConfigChannel+0x1c8>
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2204      	movs	r2, #4
 8001f66:	4013      	ands	r3, r2
 8001f68:	d000      	beq.n	8001f6c <HAL_ADC_ConfigChannel+0xc0>
 8001f6a:	e081      	b.n	8002070 <HAL_ADC_ConfigChannel+0x1c4>
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2208      	movs	r2, #8
 8001f72:	4013      	ands	r3, r2
 8001f74:	d000      	beq.n	8001f78 <HAL_ADC_ConfigChannel+0xcc>
 8001f76:	e079      	b.n	800206c <HAL_ADC_ConfigChannel+0x1c0>
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	2210      	movs	r2, #16
 8001f7e:	4013      	ands	r3, r2
 8001f80:	d000      	beq.n	8001f84 <HAL_ADC_ConfigChannel+0xd8>
 8001f82:	e071      	b.n	8002068 <HAL_ADC_ConfigChannel+0x1bc>
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	2220      	movs	r2, #32
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	d000      	beq.n	8001f90 <HAL_ADC_ConfigChannel+0xe4>
 8001f8e:	e069      	b.n	8002064 <HAL_ADC_ConfigChannel+0x1b8>
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2240      	movs	r2, #64	@ 0x40
 8001f96:	4013      	ands	r3, r2
 8001f98:	d000      	beq.n	8001f9c <HAL_ADC_ConfigChannel+0xf0>
 8001f9a:	e061      	b.n	8002060 <HAL_ADC_ConfigChannel+0x1b4>
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2280      	movs	r2, #128	@ 0x80
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	d000      	beq.n	8001fa8 <HAL_ADC_ConfigChannel+0xfc>
 8001fa6:	e059      	b.n	800205c <HAL_ADC_ConfigChannel+0x1b0>
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	2380      	movs	r3, #128	@ 0x80
 8001fae:	005b      	lsls	r3, r3, #1
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	d151      	bne.n	8002058 <HAL_ADC_ConfigChannel+0x1ac>
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	2380      	movs	r3, #128	@ 0x80
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	d149      	bne.n	8002054 <HAL_ADC_ConfigChannel+0x1a8>
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	2380      	movs	r3, #128	@ 0x80
 8001fc6:	00db      	lsls	r3, r3, #3
 8001fc8:	4013      	ands	r3, r2
 8001fca:	d141      	bne.n	8002050 <HAL_ADC_ConfigChannel+0x1a4>
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	2380      	movs	r3, #128	@ 0x80
 8001fd2:	011b      	lsls	r3, r3, #4
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	d139      	bne.n	800204c <HAL_ADC_ConfigChannel+0x1a0>
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	2380      	movs	r3, #128	@ 0x80
 8001fde:	015b      	lsls	r3, r3, #5
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	d131      	bne.n	8002048 <HAL_ADC_ConfigChannel+0x19c>
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	2380      	movs	r3, #128	@ 0x80
 8001fea:	019b      	lsls	r3, r3, #6
 8001fec:	4013      	ands	r3, r2
 8001fee:	d129      	bne.n	8002044 <HAL_ADC_ConfigChannel+0x198>
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	2380      	movs	r3, #128	@ 0x80
 8001ff6:	01db      	lsls	r3, r3, #7
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	d121      	bne.n	8002040 <HAL_ADC_ConfigChannel+0x194>
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	2380      	movs	r3, #128	@ 0x80
 8002002:	021b      	lsls	r3, r3, #8
 8002004:	4013      	ands	r3, r2
 8002006:	d119      	bne.n	800203c <HAL_ADC_ConfigChannel+0x190>
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	2380      	movs	r3, #128	@ 0x80
 800200e:	025b      	lsls	r3, r3, #9
 8002010:	4013      	ands	r3, r2
 8002012:	d111      	bne.n	8002038 <HAL_ADC_ConfigChannel+0x18c>
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	2380      	movs	r3, #128	@ 0x80
 800201a:	029b      	lsls	r3, r3, #10
 800201c:	4013      	ands	r3, r2
 800201e:	d109      	bne.n	8002034 <HAL_ADC_ConfigChannel+0x188>
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	2380      	movs	r3, #128	@ 0x80
 8002026:	02db      	lsls	r3, r3, #11
 8002028:	4013      	ands	r3, r2
 800202a:	d001      	beq.n	8002030 <HAL_ADC_ConfigChannel+0x184>
 800202c:	2312      	movs	r3, #18
 800202e:	e024      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 8002030:	2300      	movs	r3, #0
 8002032:	e022      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 8002034:	2311      	movs	r3, #17
 8002036:	e020      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 8002038:	2310      	movs	r3, #16
 800203a:	e01e      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 800203c:	230f      	movs	r3, #15
 800203e:	e01c      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 8002040:	230e      	movs	r3, #14
 8002042:	e01a      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 8002044:	230d      	movs	r3, #13
 8002046:	e018      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 8002048:	230c      	movs	r3, #12
 800204a:	e016      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 800204c:	230b      	movs	r3, #11
 800204e:	e014      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 8002050:	230a      	movs	r3, #10
 8002052:	e012      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 8002054:	2309      	movs	r3, #9
 8002056:	e010      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 8002058:	2308      	movs	r3, #8
 800205a:	e00e      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 800205c:	2307      	movs	r3, #7
 800205e:	e00c      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 8002060:	2306      	movs	r3, #6
 8002062:	e00a      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 8002064:	2305      	movs	r3, #5
 8002066:	e008      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 8002068:	2304      	movs	r3, #4
 800206a:	e006      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 800206c:	2303      	movs	r3, #3
 800206e:	e004      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 8002070:	2302      	movs	r3, #2
 8002072:	e002      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 8002074:	2301      	movs	r3, #1
 8002076:	e000      	b.n	800207a <HAL_ADC_ConfigChannel+0x1ce>
 8002078:	2300      	movs	r3, #0
 800207a:	683a      	ldr	r2, [r7, #0]
 800207c:	6852      	ldr	r2, [r2, #4]
 800207e:	201f      	movs	r0, #31
 8002080:	4002      	ands	r2, r0
 8002082:	4093      	lsls	r3, r2
 8002084:	000a      	movs	r2, r1
 8002086:	431a      	orrs	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	089b      	lsrs	r3, r3, #2
 8002092:	1c5a      	adds	r2, r3, #1
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	69db      	ldr	r3, [r3, #28]
 8002098:	429a      	cmp	r2, r3
 800209a:	d808      	bhi.n	80020ae <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6818      	ldr	r0, [r3, #0]
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	6859      	ldr	r1, [r3, #4]
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	001a      	movs	r2, r3
 80020aa:	f7ff fcae 	bl	8001a0a <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6818      	ldr	r0, [r3, #0]
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	6819      	ldr	r1, [r3, #0]
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	001a      	movs	r2, r3
 80020bc:	f7ff fce8 	bl	8001a90 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	db00      	blt.n	80020ca <HAL_ADC_ConfigChannel+0x21e>
 80020c8:	e0bc      	b.n	8002244 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80020ca:	4b50      	ldr	r3, [pc, #320]	@ (800220c <HAL_ADC_ConfigChannel+0x360>)
 80020cc:	0018      	movs	r0, r3
 80020ce:	f7ff fc5b 	bl	8001988 <LL_ADC_GetCommonPathInternalCh>
 80020d2:	0003      	movs	r3, r0
 80020d4:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a4d      	ldr	r2, [pc, #308]	@ (8002210 <HAL_ADC_ConfigChannel+0x364>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d122      	bne.n	8002126 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80020e0:	693a      	ldr	r2, [r7, #16]
 80020e2:	2380      	movs	r3, #128	@ 0x80
 80020e4:	041b      	lsls	r3, r3, #16
 80020e6:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80020e8:	d11d      	bne.n	8002126 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	2280      	movs	r2, #128	@ 0x80
 80020ee:	0412      	lsls	r2, r2, #16
 80020f0:	4313      	orrs	r3, r2
 80020f2:	4a46      	ldr	r2, [pc, #280]	@ (800220c <HAL_ADC_ConfigChannel+0x360>)
 80020f4:	0019      	movs	r1, r3
 80020f6:	0010      	movs	r0, r2
 80020f8:	f7ff fc32 	bl	8001960 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80020fc:	4b45      	ldr	r3, [pc, #276]	@ (8002214 <HAL_ADC_ConfigChannel+0x368>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4945      	ldr	r1, [pc, #276]	@ (8002218 <HAL_ADC_ConfigChannel+0x36c>)
 8002102:	0018      	movs	r0, r3
 8002104:	f7fd fffe 	bl	8000104 <__udivsi3>
 8002108:	0003      	movs	r3, r0
 800210a:	1c5a      	adds	r2, r3, #1
 800210c:	0013      	movs	r3, r2
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	189b      	adds	r3, r3, r2
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002116:	e002      	b.n	800211e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	3b01      	subs	r3, #1
 800211c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d1f9      	bne.n	8002118 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002124:	e08e      	b.n	8002244 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a3c      	ldr	r2, [pc, #240]	@ (800221c <HAL_ADC_ConfigChannel+0x370>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d10e      	bne.n	800214e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002130:	693a      	ldr	r2, [r7, #16]
 8002132:	2380      	movs	r3, #128	@ 0x80
 8002134:	045b      	lsls	r3, r3, #17
 8002136:	4013      	ands	r3, r2
 8002138:	d109      	bne.n	800214e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	2280      	movs	r2, #128	@ 0x80
 800213e:	0452      	lsls	r2, r2, #17
 8002140:	4313      	orrs	r3, r2
 8002142:	4a32      	ldr	r2, [pc, #200]	@ (800220c <HAL_ADC_ConfigChannel+0x360>)
 8002144:	0019      	movs	r1, r3
 8002146:	0010      	movs	r0, r2
 8002148:	f7ff fc0a 	bl	8001960 <LL_ADC_SetCommonPathInternalCh>
 800214c:	e07a      	b.n	8002244 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a33      	ldr	r2, [pc, #204]	@ (8002220 <HAL_ADC_ConfigChannel+0x374>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d000      	beq.n	800215a <HAL_ADC_ConfigChannel+0x2ae>
 8002158:	e074      	b.n	8002244 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800215a:	693a      	ldr	r2, [r7, #16]
 800215c:	2380      	movs	r3, #128	@ 0x80
 800215e:	03db      	lsls	r3, r3, #15
 8002160:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002162:	d000      	beq.n	8002166 <HAL_ADC_ConfigChannel+0x2ba>
 8002164:	e06e      	b.n	8002244 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	2280      	movs	r2, #128	@ 0x80
 800216a:	03d2      	lsls	r2, r2, #15
 800216c:	4313      	orrs	r3, r2
 800216e:	4a27      	ldr	r2, [pc, #156]	@ (800220c <HAL_ADC_ConfigChannel+0x360>)
 8002170:	0019      	movs	r1, r3
 8002172:	0010      	movs	r0, r2
 8002174:	f7ff fbf4 	bl	8001960 <LL_ADC_SetCommonPathInternalCh>
 8002178:	e064      	b.n	8002244 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	691a      	ldr	r2, [r3, #16]
 800217e:	2380      	movs	r3, #128	@ 0x80
 8002180:	061b      	lsls	r3, r3, #24
 8002182:	429a      	cmp	r2, r3
 8002184:	d004      	beq.n	8002190 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800218a:	4a1f      	ldr	r2, [pc, #124]	@ (8002208 <HAL_ADC_ConfigChannel+0x35c>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d107      	bne.n	80021a0 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	0019      	movs	r1, r3
 800219a:	0010      	movs	r0, r2
 800219c:	f7ff fc66 	bl	8001a6c <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	da4d      	bge.n	8002244 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021a8:	4b18      	ldr	r3, [pc, #96]	@ (800220c <HAL_ADC_ConfigChannel+0x360>)
 80021aa:	0018      	movs	r0, r3
 80021ac:	f7ff fbec 	bl	8001988 <LL_ADC_GetCommonPathInternalCh>
 80021b0:	0003      	movs	r3, r0
 80021b2:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a15      	ldr	r2, [pc, #84]	@ (8002210 <HAL_ADC_ConfigChannel+0x364>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d108      	bne.n	80021d0 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	4a18      	ldr	r2, [pc, #96]	@ (8002224 <HAL_ADC_ConfigChannel+0x378>)
 80021c2:	4013      	ands	r3, r2
 80021c4:	4a11      	ldr	r2, [pc, #68]	@ (800220c <HAL_ADC_ConfigChannel+0x360>)
 80021c6:	0019      	movs	r1, r3
 80021c8:	0010      	movs	r0, r2
 80021ca:	f7ff fbc9 	bl	8001960 <LL_ADC_SetCommonPathInternalCh>
 80021ce:	e039      	b.n	8002244 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a11      	ldr	r2, [pc, #68]	@ (800221c <HAL_ADC_ConfigChannel+0x370>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d108      	bne.n	80021ec <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	4a12      	ldr	r2, [pc, #72]	@ (8002228 <HAL_ADC_ConfigChannel+0x37c>)
 80021de:	4013      	ands	r3, r2
 80021e0:	4a0a      	ldr	r2, [pc, #40]	@ (800220c <HAL_ADC_ConfigChannel+0x360>)
 80021e2:	0019      	movs	r1, r3
 80021e4:	0010      	movs	r0, r2
 80021e6:	f7ff fbbb 	bl	8001960 <LL_ADC_SetCommonPathInternalCh>
 80021ea:	e02b      	b.n	8002244 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a0b      	ldr	r2, [pc, #44]	@ (8002220 <HAL_ADC_ConfigChannel+0x374>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d126      	bne.n	8002244 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	4a0c      	ldr	r2, [pc, #48]	@ (800222c <HAL_ADC_ConfigChannel+0x380>)
 80021fa:	4013      	ands	r3, r2
 80021fc:	4a03      	ldr	r2, [pc, #12]	@ (800220c <HAL_ADC_ConfigChannel+0x360>)
 80021fe:	0019      	movs	r1, r3
 8002200:	0010      	movs	r0, r2
 8002202:	f7ff fbad 	bl	8001960 <LL_ADC_SetCommonPathInternalCh>
 8002206:	e01d      	b.n	8002244 <HAL_ADC_ConfigChannel+0x398>
 8002208:	80000004 	.word	0x80000004
 800220c:	40012708 	.word	0x40012708
 8002210:	b0001000 	.word	0xb0001000
 8002214:	20000048 	.word	0x20000048
 8002218:	00030d40 	.word	0x00030d40
 800221c:	b8004000 	.word	0xb8004000
 8002220:	b4002000 	.word	0xb4002000
 8002224:	ff7fffff 	.word	0xff7fffff
 8002228:	feffffff 	.word	0xfeffffff
 800222c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002234:	2220      	movs	r2, #32
 8002236:	431a      	orrs	r2, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800223c:	2317      	movs	r3, #23
 800223e:	18fb      	adds	r3, r7, r3
 8002240:	2201      	movs	r2, #1
 8002242:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2254      	movs	r2, #84	@ 0x54
 8002248:	2100      	movs	r1, #0
 800224a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800224c:	2317      	movs	r3, #23
 800224e:	18fb      	adds	r3, r7, r3
 8002250:	781b      	ldrb	r3, [r3, #0]
}
 8002252:	0018      	movs	r0, r3
 8002254:	46bd      	mov	sp, r7
 8002256:	b006      	add	sp, #24
 8002258:	bd80      	pop	{r7, pc}
 800225a:	46c0      	nop			@ (mov r8, r8)

0800225c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	0002      	movs	r2, r0
 8002264:	1dfb      	adds	r3, r7, #7
 8002266:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002268:	1dfb      	adds	r3, r7, #7
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	2b7f      	cmp	r3, #127	@ 0x7f
 800226e:	d809      	bhi.n	8002284 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002270:	1dfb      	adds	r3, r7, #7
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	001a      	movs	r2, r3
 8002276:	231f      	movs	r3, #31
 8002278:	401a      	ands	r2, r3
 800227a:	4b04      	ldr	r3, [pc, #16]	@ (800228c <__NVIC_EnableIRQ+0x30>)
 800227c:	2101      	movs	r1, #1
 800227e:	4091      	lsls	r1, r2
 8002280:	000a      	movs	r2, r1
 8002282:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002284:	46c0      	nop			@ (mov r8, r8)
 8002286:	46bd      	mov	sp, r7
 8002288:	b002      	add	sp, #8
 800228a:	bd80      	pop	{r7, pc}
 800228c:	e000e100 	.word	0xe000e100

08002290 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002290:	b590      	push	{r4, r7, lr}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	0002      	movs	r2, r0
 8002298:	6039      	str	r1, [r7, #0]
 800229a:	1dfb      	adds	r3, r7, #7
 800229c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800229e:	1dfb      	adds	r3, r7, #7
 80022a0:	781b      	ldrb	r3, [r3, #0]
 80022a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80022a4:	d828      	bhi.n	80022f8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022a6:	4a2f      	ldr	r2, [pc, #188]	@ (8002364 <__NVIC_SetPriority+0xd4>)
 80022a8:	1dfb      	adds	r3, r7, #7
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	b25b      	sxtb	r3, r3
 80022ae:	089b      	lsrs	r3, r3, #2
 80022b0:	33c0      	adds	r3, #192	@ 0xc0
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	589b      	ldr	r3, [r3, r2]
 80022b6:	1dfa      	adds	r2, r7, #7
 80022b8:	7812      	ldrb	r2, [r2, #0]
 80022ba:	0011      	movs	r1, r2
 80022bc:	2203      	movs	r2, #3
 80022be:	400a      	ands	r2, r1
 80022c0:	00d2      	lsls	r2, r2, #3
 80022c2:	21ff      	movs	r1, #255	@ 0xff
 80022c4:	4091      	lsls	r1, r2
 80022c6:	000a      	movs	r2, r1
 80022c8:	43d2      	mvns	r2, r2
 80022ca:	401a      	ands	r2, r3
 80022cc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	019b      	lsls	r3, r3, #6
 80022d2:	22ff      	movs	r2, #255	@ 0xff
 80022d4:	401a      	ands	r2, r3
 80022d6:	1dfb      	adds	r3, r7, #7
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	0018      	movs	r0, r3
 80022dc:	2303      	movs	r3, #3
 80022de:	4003      	ands	r3, r0
 80022e0:	00db      	lsls	r3, r3, #3
 80022e2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022e4:	481f      	ldr	r0, [pc, #124]	@ (8002364 <__NVIC_SetPriority+0xd4>)
 80022e6:	1dfb      	adds	r3, r7, #7
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	b25b      	sxtb	r3, r3
 80022ec:	089b      	lsrs	r3, r3, #2
 80022ee:	430a      	orrs	r2, r1
 80022f0:	33c0      	adds	r3, #192	@ 0xc0
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80022f6:	e031      	b.n	800235c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022f8:	4a1b      	ldr	r2, [pc, #108]	@ (8002368 <__NVIC_SetPriority+0xd8>)
 80022fa:	1dfb      	adds	r3, r7, #7
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	0019      	movs	r1, r3
 8002300:	230f      	movs	r3, #15
 8002302:	400b      	ands	r3, r1
 8002304:	3b08      	subs	r3, #8
 8002306:	089b      	lsrs	r3, r3, #2
 8002308:	3306      	adds	r3, #6
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	18d3      	adds	r3, r2, r3
 800230e:	3304      	adds	r3, #4
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	1dfa      	adds	r2, r7, #7
 8002314:	7812      	ldrb	r2, [r2, #0]
 8002316:	0011      	movs	r1, r2
 8002318:	2203      	movs	r2, #3
 800231a:	400a      	ands	r2, r1
 800231c:	00d2      	lsls	r2, r2, #3
 800231e:	21ff      	movs	r1, #255	@ 0xff
 8002320:	4091      	lsls	r1, r2
 8002322:	000a      	movs	r2, r1
 8002324:	43d2      	mvns	r2, r2
 8002326:	401a      	ands	r2, r3
 8002328:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	019b      	lsls	r3, r3, #6
 800232e:	22ff      	movs	r2, #255	@ 0xff
 8002330:	401a      	ands	r2, r3
 8002332:	1dfb      	adds	r3, r7, #7
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	0018      	movs	r0, r3
 8002338:	2303      	movs	r3, #3
 800233a:	4003      	ands	r3, r0
 800233c:	00db      	lsls	r3, r3, #3
 800233e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002340:	4809      	ldr	r0, [pc, #36]	@ (8002368 <__NVIC_SetPriority+0xd8>)
 8002342:	1dfb      	adds	r3, r7, #7
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	001c      	movs	r4, r3
 8002348:	230f      	movs	r3, #15
 800234a:	4023      	ands	r3, r4
 800234c:	3b08      	subs	r3, #8
 800234e:	089b      	lsrs	r3, r3, #2
 8002350:	430a      	orrs	r2, r1
 8002352:	3306      	adds	r3, #6
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	18c3      	adds	r3, r0, r3
 8002358:	3304      	adds	r3, #4
 800235a:	601a      	str	r2, [r3, #0]
}
 800235c:	46c0      	nop			@ (mov r8, r8)
 800235e:	46bd      	mov	sp, r7
 8002360:	b003      	add	sp, #12
 8002362:	bd90      	pop	{r4, r7, pc}
 8002364:	e000e100 	.word	0xe000e100
 8002368:	e000ed00 	.word	0xe000ed00

0800236c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	1e5a      	subs	r2, r3, #1
 8002378:	2380      	movs	r3, #128	@ 0x80
 800237a:	045b      	lsls	r3, r3, #17
 800237c:	429a      	cmp	r2, r3
 800237e:	d301      	bcc.n	8002384 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002380:	2301      	movs	r3, #1
 8002382:	e010      	b.n	80023a6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002384:	4b0a      	ldr	r3, [pc, #40]	@ (80023b0 <SysTick_Config+0x44>)
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	3a01      	subs	r2, #1
 800238a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800238c:	2301      	movs	r3, #1
 800238e:	425b      	negs	r3, r3
 8002390:	2103      	movs	r1, #3
 8002392:	0018      	movs	r0, r3
 8002394:	f7ff ff7c 	bl	8002290 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002398:	4b05      	ldr	r3, [pc, #20]	@ (80023b0 <SysTick_Config+0x44>)
 800239a:	2200      	movs	r2, #0
 800239c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800239e:	4b04      	ldr	r3, [pc, #16]	@ (80023b0 <SysTick_Config+0x44>)
 80023a0:	2207      	movs	r2, #7
 80023a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	0018      	movs	r0, r3
 80023a8:	46bd      	mov	sp, r7
 80023aa:	b002      	add	sp, #8
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	46c0      	nop			@ (mov r8, r8)
 80023b0:	e000e010 	.word	0xe000e010

080023b4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	60b9      	str	r1, [r7, #8]
 80023bc:	607a      	str	r2, [r7, #4]
 80023be:	210f      	movs	r1, #15
 80023c0:	187b      	adds	r3, r7, r1
 80023c2:	1c02      	adds	r2, r0, #0
 80023c4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80023c6:	68ba      	ldr	r2, [r7, #8]
 80023c8:	187b      	adds	r3, r7, r1
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	b25b      	sxtb	r3, r3
 80023ce:	0011      	movs	r1, r2
 80023d0:	0018      	movs	r0, r3
 80023d2:	f7ff ff5d 	bl	8002290 <__NVIC_SetPriority>
}
 80023d6:	46c0      	nop			@ (mov r8, r8)
 80023d8:	46bd      	mov	sp, r7
 80023da:	b004      	add	sp, #16
 80023dc:	bd80      	pop	{r7, pc}

080023de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023de:	b580      	push	{r7, lr}
 80023e0:	b082      	sub	sp, #8
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	0002      	movs	r2, r0
 80023e6:	1dfb      	adds	r3, r7, #7
 80023e8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023ea:	1dfb      	adds	r3, r7, #7
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	b25b      	sxtb	r3, r3
 80023f0:	0018      	movs	r0, r3
 80023f2:	f7ff ff33 	bl	800225c <__NVIC_EnableIRQ>
}
 80023f6:	46c0      	nop			@ (mov r8, r8)
 80023f8:	46bd      	mov	sp, r7
 80023fa:	b002      	add	sp, #8
 80023fc:	bd80      	pop	{r7, pc}

080023fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b082      	sub	sp, #8
 8002402:	af00      	add	r7, sp, #0
 8002404:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	0018      	movs	r0, r3
 800240a:	f7ff ffaf 	bl	800236c <SysTick_Config>
 800240e:	0003      	movs	r3, r0
}
 8002410:	0018      	movs	r0, r3
 8002412:	46bd      	mov	sp, r7
 8002414:	b002      	add	sp, #8
 8002416:	bd80      	pop	{r7, pc}

08002418 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b086      	sub	sp, #24
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002422:	2300      	movs	r3, #0
 8002424:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002426:	e147      	b.n	80026b8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2101      	movs	r1, #1
 800242e:	697a      	ldr	r2, [r7, #20]
 8002430:	4091      	lsls	r1, r2
 8002432:	000a      	movs	r2, r1
 8002434:	4013      	ands	r3, r2
 8002436:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d100      	bne.n	8002440 <HAL_GPIO_Init+0x28>
 800243e:	e138      	b.n	80026b2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	2203      	movs	r2, #3
 8002446:	4013      	ands	r3, r2
 8002448:	2b01      	cmp	r3, #1
 800244a:	d005      	beq.n	8002458 <HAL_GPIO_Init+0x40>
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	2203      	movs	r2, #3
 8002452:	4013      	ands	r3, r2
 8002454:	2b02      	cmp	r3, #2
 8002456:	d130      	bne.n	80024ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	2203      	movs	r2, #3
 8002464:	409a      	lsls	r2, r3
 8002466:	0013      	movs	r3, r2
 8002468:	43da      	mvns	r2, r3
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	4013      	ands	r3, r2
 800246e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	68da      	ldr	r2, [r3, #12]
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	409a      	lsls	r2, r3
 800247a:	0013      	movs	r3, r2
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	4313      	orrs	r3, r2
 8002480:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	693a      	ldr	r2, [r7, #16]
 8002486:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800248e:	2201      	movs	r2, #1
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	409a      	lsls	r2, r3
 8002494:	0013      	movs	r3, r2
 8002496:	43da      	mvns	r2, r3
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	4013      	ands	r3, r2
 800249c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	091b      	lsrs	r3, r3, #4
 80024a4:	2201      	movs	r2, #1
 80024a6:	401a      	ands	r2, r3
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	409a      	lsls	r2, r3
 80024ac:	0013      	movs	r3, r2
 80024ae:	693a      	ldr	r2, [r7, #16]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	2203      	movs	r2, #3
 80024c0:	4013      	ands	r3, r2
 80024c2:	2b03      	cmp	r3, #3
 80024c4:	d017      	beq.n	80024f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	2203      	movs	r2, #3
 80024d2:	409a      	lsls	r2, r3
 80024d4:	0013      	movs	r3, r2
 80024d6:	43da      	mvns	r2, r3
 80024d8:	693b      	ldr	r3, [r7, #16]
 80024da:	4013      	ands	r3, r2
 80024dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	689a      	ldr	r2, [r3, #8]
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	409a      	lsls	r2, r3
 80024e8:	0013      	movs	r3, r2
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	2203      	movs	r2, #3
 80024fc:	4013      	ands	r3, r2
 80024fe:	2b02      	cmp	r3, #2
 8002500:	d123      	bne.n	800254a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	08da      	lsrs	r2, r3, #3
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	3208      	adds	r2, #8
 800250a:	0092      	lsls	r2, r2, #2
 800250c:	58d3      	ldr	r3, [r2, r3]
 800250e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	2207      	movs	r2, #7
 8002514:	4013      	ands	r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	220f      	movs	r2, #15
 800251a:	409a      	lsls	r2, r3
 800251c:	0013      	movs	r3, r2
 800251e:	43da      	mvns	r2, r3
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	4013      	ands	r3, r2
 8002524:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	691a      	ldr	r2, [r3, #16]
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	2107      	movs	r1, #7
 800252e:	400b      	ands	r3, r1
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	409a      	lsls	r2, r3
 8002534:	0013      	movs	r3, r2
 8002536:	693a      	ldr	r2, [r7, #16]
 8002538:	4313      	orrs	r3, r2
 800253a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	08da      	lsrs	r2, r3, #3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	3208      	adds	r2, #8
 8002544:	0092      	lsls	r2, r2, #2
 8002546:	6939      	ldr	r1, [r7, #16]
 8002548:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	2203      	movs	r2, #3
 8002556:	409a      	lsls	r2, r3
 8002558:	0013      	movs	r3, r2
 800255a:	43da      	mvns	r2, r3
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	4013      	ands	r3, r2
 8002560:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	2203      	movs	r2, #3
 8002568:	401a      	ands	r2, r3
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	409a      	lsls	r2, r3
 8002570:	0013      	movs	r3, r2
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	4313      	orrs	r3, r2
 8002576:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	693a      	ldr	r2, [r7, #16]
 800257c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	685a      	ldr	r2, [r3, #4]
 8002582:	23c0      	movs	r3, #192	@ 0xc0
 8002584:	029b      	lsls	r3, r3, #10
 8002586:	4013      	ands	r3, r2
 8002588:	d100      	bne.n	800258c <HAL_GPIO_Init+0x174>
 800258a:	e092      	b.n	80026b2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800258c:	4a50      	ldr	r2, [pc, #320]	@ (80026d0 <HAL_GPIO_Init+0x2b8>)
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	089b      	lsrs	r3, r3, #2
 8002592:	3318      	adds	r3, #24
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	589b      	ldr	r3, [r3, r2]
 8002598:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	2203      	movs	r2, #3
 800259e:	4013      	ands	r3, r2
 80025a0:	00db      	lsls	r3, r3, #3
 80025a2:	220f      	movs	r2, #15
 80025a4:	409a      	lsls	r2, r3
 80025a6:	0013      	movs	r3, r2
 80025a8:	43da      	mvns	r2, r3
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	4013      	ands	r3, r2
 80025ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80025b0:	687a      	ldr	r2, [r7, #4]
 80025b2:	23a0      	movs	r3, #160	@ 0xa0
 80025b4:	05db      	lsls	r3, r3, #23
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d013      	beq.n	80025e2 <HAL_GPIO_Init+0x1ca>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4a45      	ldr	r2, [pc, #276]	@ (80026d4 <HAL_GPIO_Init+0x2bc>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d00d      	beq.n	80025de <HAL_GPIO_Init+0x1c6>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a44      	ldr	r2, [pc, #272]	@ (80026d8 <HAL_GPIO_Init+0x2c0>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d007      	beq.n	80025da <HAL_GPIO_Init+0x1c2>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a43      	ldr	r2, [pc, #268]	@ (80026dc <HAL_GPIO_Init+0x2c4>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d101      	bne.n	80025d6 <HAL_GPIO_Init+0x1be>
 80025d2:	2303      	movs	r3, #3
 80025d4:	e006      	b.n	80025e4 <HAL_GPIO_Init+0x1cc>
 80025d6:	2305      	movs	r3, #5
 80025d8:	e004      	b.n	80025e4 <HAL_GPIO_Init+0x1cc>
 80025da:	2302      	movs	r3, #2
 80025dc:	e002      	b.n	80025e4 <HAL_GPIO_Init+0x1cc>
 80025de:	2301      	movs	r3, #1
 80025e0:	e000      	b.n	80025e4 <HAL_GPIO_Init+0x1cc>
 80025e2:	2300      	movs	r3, #0
 80025e4:	697a      	ldr	r2, [r7, #20]
 80025e6:	2103      	movs	r1, #3
 80025e8:	400a      	ands	r2, r1
 80025ea:	00d2      	lsls	r2, r2, #3
 80025ec:	4093      	lsls	r3, r2
 80025ee:	693a      	ldr	r2, [r7, #16]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80025f4:	4936      	ldr	r1, [pc, #216]	@ (80026d0 <HAL_GPIO_Init+0x2b8>)
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	089b      	lsrs	r3, r3, #2
 80025fa:	3318      	adds	r3, #24
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	693a      	ldr	r2, [r7, #16]
 8002600:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002602:	4b33      	ldr	r3, [pc, #204]	@ (80026d0 <HAL_GPIO_Init+0x2b8>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	43da      	mvns	r2, r3
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	4013      	ands	r3, r2
 8002610:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	685a      	ldr	r2, [r3, #4]
 8002616:	2380      	movs	r3, #128	@ 0x80
 8002618:	035b      	lsls	r3, r3, #13
 800261a:	4013      	ands	r3, r2
 800261c:	d003      	beq.n	8002626 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800261e:	693a      	ldr	r2, [r7, #16]
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	4313      	orrs	r3, r2
 8002624:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002626:	4b2a      	ldr	r3, [pc, #168]	@ (80026d0 <HAL_GPIO_Init+0x2b8>)
 8002628:	693a      	ldr	r2, [r7, #16]
 800262a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800262c:	4b28      	ldr	r3, [pc, #160]	@ (80026d0 <HAL_GPIO_Init+0x2b8>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	43da      	mvns	r2, r3
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	4013      	ands	r3, r2
 800263a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685a      	ldr	r2, [r3, #4]
 8002640:	2380      	movs	r3, #128	@ 0x80
 8002642:	039b      	lsls	r3, r3, #14
 8002644:	4013      	ands	r3, r2
 8002646:	d003      	beq.n	8002650 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002648:	693a      	ldr	r2, [r7, #16]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	4313      	orrs	r3, r2
 800264e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002650:	4b1f      	ldr	r3, [pc, #124]	@ (80026d0 <HAL_GPIO_Init+0x2b8>)
 8002652:	693a      	ldr	r2, [r7, #16]
 8002654:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002656:	4a1e      	ldr	r2, [pc, #120]	@ (80026d0 <HAL_GPIO_Init+0x2b8>)
 8002658:	2384      	movs	r3, #132	@ 0x84
 800265a:	58d3      	ldr	r3, [r2, r3]
 800265c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	43da      	mvns	r2, r3
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	4013      	ands	r3, r2
 8002666:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	685a      	ldr	r2, [r3, #4]
 800266c:	2380      	movs	r3, #128	@ 0x80
 800266e:	029b      	lsls	r3, r3, #10
 8002670:	4013      	ands	r3, r2
 8002672:	d003      	beq.n	800267c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002674:	693a      	ldr	r2, [r7, #16]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	4313      	orrs	r3, r2
 800267a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800267c:	4914      	ldr	r1, [pc, #80]	@ (80026d0 <HAL_GPIO_Init+0x2b8>)
 800267e:	2284      	movs	r2, #132	@ 0x84
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002684:	4a12      	ldr	r2, [pc, #72]	@ (80026d0 <HAL_GPIO_Init+0x2b8>)
 8002686:	2380      	movs	r3, #128	@ 0x80
 8002688:	58d3      	ldr	r3, [r2, r3]
 800268a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	43da      	mvns	r2, r3
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	4013      	ands	r3, r2
 8002694:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	685a      	ldr	r2, [r3, #4]
 800269a:	2380      	movs	r3, #128	@ 0x80
 800269c:	025b      	lsls	r3, r3, #9
 800269e:	4013      	ands	r3, r2
 80026a0:	d003      	beq.n	80026aa <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	4313      	orrs	r3, r2
 80026a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80026aa:	4909      	ldr	r1, [pc, #36]	@ (80026d0 <HAL_GPIO_Init+0x2b8>)
 80026ac:	2280      	movs	r2, #128	@ 0x80
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	3301      	adds	r3, #1
 80026b6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	40da      	lsrs	r2, r3
 80026c0:	1e13      	subs	r3, r2, #0
 80026c2:	d000      	beq.n	80026c6 <HAL_GPIO_Init+0x2ae>
 80026c4:	e6b0      	b.n	8002428 <HAL_GPIO_Init+0x10>
  }
}
 80026c6:	46c0      	nop			@ (mov r8, r8)
 80026c8:	46c0      	nop			@ (mov r8, r8)
 80026ca:	46bd      	mov	sp, r7
 80026cc:	b006      	add	sp, #24
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40021800 	.word	0x40021800
 80026d4:	50000400 	.word	0x50000400
 80026d8:	50000800 	.word	0x50000800
 80026dc:	50000c00 	.word	0x50000c00

080026e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	000a      	movs	r2, r1
 80026ea:	1cbb      	adds	r3, r7, #2
 80026ec:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	691b      	ldr	r3, [r3, #16]
 80026f2:	1cba      	adds	r2, r7, #2
 80026f4:	8812      	ldrh	r2, [r2, #0]
 80026f6:	4013      	ands	r3, r2
 80026f8:	d004      	beq.n	8002704 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80026fa:	230f      	movs	r3, #15
 80026fc:	18fb      	adds	r3, r7, r3
 80026fe:	2201      	movs	r2, #1
 8002700:	701a      	strb	r2, [r3, #0]
 8002702:	e003      	b.n	800270c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002704:	230f      	movs	r3, #15
 8002706:	18fb      	adds	r3, r7, r3
 8002708:	2200      	movs	r2, #0
 800270a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800270c:	230f      	movs	r3, #15
 800270e:	18fb      	adds	r3, r7, r3
 8002710:	781b      	ldrb	r3, [r3, #0]
}
 8002712:	0018      	movs	r0, r3
 8002714:	46bd      	mov	sp, r7
 8002716:	b004      	add	sp, #16
 8002718:	bd80      	pop	{r7, pc}

0800271a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800271a:	b580      	push	{r7, lr}
 800271c:	b082      	sub	sp, #8
 800271e:	af00      	add	r7, sp, #0
 8002720:	6078      	str	r0, [r7, #4]
 8002722:	0008      	movs	r0, r1
 8002724:	0011      	movs	r1, r2
 8002726:	1cbb      	adds	r3, r7, #2
 8002728:	1c02      	adds	r2, r0, #0
 800272a:	801a      	strh	r2, [r3, #0]
 800272c:	1c7b      	adds	r3, r7, #1
 800272e:	1c0a      	adds	r2, r1, #0
 8002730:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002732:	1c7b      	adds	r3, r7, #1
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d004      	beq.n	8002744 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800273a:	1cbb      	adds	r3, r7, #2
 800273c:	881a      	ldrh	r2, [r3, #0]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002742:	e003      	b.n	800274c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002744:	1cbb      	adds	r3, r7, #2
 8002746:	881a      	ldrh	r2, [r3, #0]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800274c:	46c0      	nop			@ (mov r8, r8)
 800274e:	46bd      	mov	sp, r7
 8002750:	b002      	add	sp, #8
 8002752:	bd80      	pop	{r7, pc}

08002754 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	000a      	movs	r2, r1
 800275e:	1cbb      	adds	r3, r7, #2
 8002760:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	695b      	ldr	r3, [r3, #20]
 8002766:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002768:	1cbb      	adds	r3, r7, #2
 800276a:	881b      	ldrh	r3, [r3, #0]
 800276c:	68fa      	ldr	r2, [r7, #12]
 800276e:	4013      	ands	r3, r2
 8002770:	041a      	lsls	r2, r3, #16
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	43db      	mvns	r3, r3
 8002776:	1cb9      	adds	r1, r7, #2
 8002778:	8809      	ldrh	r1, [r1, #0]
 800277a:	400b      	ands	r3, r1
 800277c:	431a      	orrs	r2, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	619a      	str	r2, [r3, #24]
}
 8002782:	46c0      	nop			@ (mov r8, r8)
 8002784:	46bd      	mov	sp, r7
 8002786:	b004      	add	sp, #16
 8002788:	bd80      	pop	{r7, pc}
	...

0800278c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	0002      	movs	r2, r0
 8002794:	1dbb      	adds	r3, r7, #6
 8002796:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8002798:	4b10      	ldr	r3, [pc, #64]	@ (80027dc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	1dba      	adds	r2, r7, #6
 800279e:	8812      	ldrh	r2, [r2, #0]
 80027a0:	4013      	ands	r3, r2
 80027a2:	d008      	beq.n	80027b6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80027a4:	4b0d      	ldr	r3, [pc, #52]	@ (80027dc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80027a6:	1dba      	adds	r2, r7, #6
 80027a8:	8812      	ldrh	r2, [r2, #0]
 80027aa:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80027ac:	1dbb      	adds	r3, r7, #6
 80027ae:	881b      	ldrh	r3, [r3, #0]
 80027b0:	0018      	movs	r0, r3
 80027b2:	f000 f815 	bl	80027e0 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 80027b6:	4b09      	ldr	r3, [pc, #36]	@ (80027dc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	1dba      	adds	r2, r7, #6
 80027bc:	8812      	ldrh	r2, [r2, #0]
 80027be:	4013      	ands	r3, r2
 80027c0:	d008      	beq.n	80027d4 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80027c2:	4b06      	ldr	r3, [pc, #24]	@ (80027dc <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80027c4:	1dba      	adds	r2, r7, #6
 80027c6:	8812      	ldrh	r2, [r2, #0]
 80027c8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80027ca:	1dbb      	adds	r3, r7, #6
 80027cc:	881b      	ldrh	r3, [r3, #0]
 80027ce:	0018      	movs	r0, r3
 80027d0:	f7fe f986 	bl	8000ae0 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80027d4:	46c0      	nop			@ (mov r8, r8)
 80027d6:	46bd      	mov	sp, r7
 80027d8:	b002      	add	sp, #8
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	40021800 	.word	0x40021800

080027e0 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	0002      	movs	r2, r0
 80027e8:	1dbb      	adds	r3, r7, #6
 80027ea:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 80027ec:	46c0      	nop			@ (mov r8, r8)
 80027ee:	46bd      	mov	sp, r7
 80027f0:	b002      	add	sp, #8
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e08f      	b.n	8002926 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2241      	movs	r2, #65	@ 0x41
 800280a:	5c9b      	ldrb	r3, [r3, r2]
 800280c:	b2db      	uxtb	r3, r3
 800280e:	2b00      	cmp	r3, #0
 8002810:	d107      	bne.n	8002822 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2240      	movs	r2, #64	@ 0x40
 8002816:	2100      	movs	r1, #0
 8002818:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	0018      	movs	r0, r3
 800281e:	f7fe fe83 	bl	8001528 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2241      	movs	r2, #65	@ 0x41
 8002826:	2124      	movs	r1, #36	@ 0x24
 8002828:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2101      	movs	r1, #1
 8002836:	438a      	bics	r2, r1
 8002838:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	685a      	ldr	r2, [r3, #4]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	493b      	ldr	r1, [pc, #236]	@ (8002930 <HAL_I2C_Init+0x13c>)
 8002844:	400a      	ands	r2, r1
 8002846:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	689a      	ldr	r2, [r3, #8]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4938      	ldr	r1, [pc, #224]	@ (8002934 <HAL_I2C_Init+0x140>)
 8002854:	400a      	ands	r2, r1
 8002856:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	2b01      	cmp	r3, #1
 800285e:	d108      	bne.n	8002872 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	689a      	ldr	r2, [r3, #8]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	2180      	movs	r1, #128	@ 0x80
 800286a:	0209      	lsls	r1, r1, #8
 800286c:	430a      	orrs	r2, r1
 800286e:	609a      	str	r2, [r3, #8]
 8002870:	e007      	b.n	8002882 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	689a      	ldr	r2, [r3, #8]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2184      	movs	r1, #132	@ 0x84
 800287c:	0209      	lsls	r1, r1, #8
 800287e:	430a      	orrs	r2, r1
 8002880:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	2b02      	cmp	r3, #2
 8002888:	d109      	bne.n	800289e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	685a      	ldr	r2, [r3, #4]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2180      	movs	r1, #128	@ 0x80
 8002896:	0109      	lsls	r1, r1, #4
 8002898:	430a      	orrs	r2, r1
 800289a:	605a      	str	r2, [r3, #4]
 800289c:	e007      	b.n	80028ae <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	685a      	ldr	r2, [r3, #4]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4923      	ldr	r1, [pc, #140]	@ (8002938 <HAL_I2C_Init+0x144>)
 80028aa:	400a      	ands	r2, r1
 80028ac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	685a      	ldr	r2, [r3, #4]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4920      	ldr	r1, [pc, #128]	@ (800293c <HAL_I2C_Init+0x148>)
 80028ba:	430a      	orrs	r2, r1
 80028bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	68da      	ldr	r2, [r3, #12]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	491a      	ldr	r1, [pc, #104]	@ (8002934 <HAL_I2C_Init+0x140>)
 80028ca:	400a      	ands	r2, r1
 80028cc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	691a      	ldr	r2, [r3, #16]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	695b      	ldr	r3, [r3, #20]
 80028d6:	431a      	orrs	r2, r3
 80028d8:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	699b      	ldr	r3, [r3, #24]
 80028de:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	430a      	orrs	r2, r1
 80028e6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	69d9      	ldr	r1, [r3, #28]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a1a      	ldr	r2, [r3, #32]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	430a      	orrs	r2, r1
 80028f6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2101      	movs	r1, #1
 8002904:	430a      	orrs	r2, r1
 8002906:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2200      	movs	r2, #0
 800290c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2241      	movs	r2, #65	@ 0x41
 8002912:	2120      	movs	r1, #32
 8002914:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2200      	movs	r2, #0
 800291a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2242      	movs	r2, #66	@ 0x42
 8002920:	2100      	movs	r1, #0
 8002922:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002924:	2300      	movs	r3, #0
}
 8002926:	0018      	movs	r0, r3
 8002928:	46bd      	mov	sp, r7
 800292a:	b002      	add	sp, #8
 800292c:	bd80      	pop	{r7, pc}
 800292e:	46c0      	nop			@ (mov r8, r8)
 8002930:	f0ffffff 	.word	0xf0ffffff
 8002934:	ffff7fff 	.word	0xffff7fff
 8002938:	fffff7ff 	.word	0xfffff7ff
 800293c:	02008000 	.word	0x02008000

08002940 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2241      	movs	r2, #65	@ 0x41
 800294e:	5c9b      	ldrb	r3, [r3, r2]
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2b20      	cmp	r3, #32
 8002954:	d138      	bne.n	80029c8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2240      	movs	r2, #64	@ 0x40
 800295a:	5c9b      	ldrb	r3, [r3, r2]
 800295c:	2b01      	cmp	r3, #1
 800295e:	d101      	bne.n	8002964 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002960:	2302      	movs	r3, #2
 8002962:	e032      	b.n	80029ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2240      	movs	r2, #64	@ 0x40
 8002968:	2101      	movs	r1, #1
 800296a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2241      	movs	r2, #65	@ 0x41
 8002970:	2124      	movs	r1, #36	@ 0x24
 8002972:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2101      	movs	r1, #1
 8002980:	438a      	bics	r2, r1
 8002982:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4911      	ldr	r1, [pc, #68]	@ (80029d4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002990:	400a      	ands	r2, r1
 8002992:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	6819      	ldr	r1, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	683a      	ldr	r2, [r7, #0]
 80029a0:	430a      	orrs	r2, r1
 80029a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	2101      	movs	r1, #1
 80029b0:	430a      	orrs	r2, r1
 80029b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2241      	movs	r2, #65	@ 0x41
 80029b8:	2120      	movs	r1, #32
 80029ba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2240      	movs	r2, #64	@ 0x40
 80029c0:	2100      	movs	r1, #0
 80029c2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80029c4:	2300      	movs	r3, #0
 80029c6:	e000      	b.n	80029ca <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80029c8:	2302      	movs	r3, #2
  }
}
 80029ca:	0018      	movs	r0, r3
 80029cc:	46bd      	mov	sp, r7
 80029ce:	b002      	add	sp, #8
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	46c0      	nop			@ (mov r8, r8)
 80029d4:	ffffefff 	.word	0xffffefff

080029d8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2241      	movs	r2, #65	@ 0x41
 80029e6:	5c9b      	ldrb	r3, [r3, r2]
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	2b20      	cmp	r3, #32
 80029ec:	d139      	bne.n	8002a62 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2240      	movs	r2, #64	@ 0x40
 80029f2:	5c9b      	ldrb	r3, [r3, r2]
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d101      	bne.n	80029fc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80029f8:	2302      	movs	r3, #2
 80029fa:	e033      	b.n	8002a64 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2240      	movs	r2, #64	@ 0x40
 8002a00:	2101      	movs	r1, #1
 8002a02:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2241      	movs	r2, #65	@ 0x41
 8002a08:	2124      	movs	r1, #36	@ 0x24
 8002a0a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2101      	movs	r1, #1
 8002a18:	438a      	bics	r2, r1
 8002a1a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	4a11      	ldr	r2, [pc, #68]	@ (8002a6c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002a28:	4013      	ands	r3, r2
 8002a2a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	021b      	lsls	r3, r3, #8
 8002a30:	68fa      	ldr	r2, [r7, #12]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	68fa      	ldr	r2, [r7, #12]
 8002a3c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	2101      	movs	r1, #1
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2241      	movs	r2, #65	@ 0x41
 8002a52:	2120      	movs	r1, #32
 8002a54:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2240      	movs	r2, #64	@ 0x40
 8002a5a:	2100      	movs	r1, #0
 8002a5c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002a5e:	2300      	movs	r3, #0
 8002a60:	e000      	b.n	8002a64 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002a62:	2302      	movs	r3, #2
  }
}
 8002a64:	0018      	movs	r0, r3
 8002a66:	46bd      	mov	sp, r7
 8002a68:	b004      	add	sp, #16
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	fffff0ff 	.word	0xfffff0ff

08002a70 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a74:	4b04      	ldr	r3, [pc, #16]	@ (8002a88 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	4b03      	ldr	r3, [pc, #12]	@ (8002a88 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002a7a:	2180      	movs	r1, #128	@ 0x80
 8002a7c:	0049      	lsls	r1, r1, #1
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	601a      	str	r2, [r3, #0]
}
 8002a82:	46c0      	nop			@ (mov r8, r8)
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	40007000 	.word	0x40007000

08002a8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b084      	sub	sp, #16
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002a94:	4b19      	ldr	r3, [pc, #100]	@ (8002afc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a19      	ldr	r2, [pc, #100]	@ (8002b00 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	0019      	movs	r1, r3
 8002a9e:	4b17      	ldr	r3, [pc, #92]	@ (8002afc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002aa0:	687a      	ldr	r2, [r7, #4]
 8002aa2:	430a      	orrs	r2, r1
 8002aa4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	2380      	movs	r3, #128	@ 0x80
 8002aaa:	009b      	lsls	r3, r3, #2
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d11f      	bne.n	8002af0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002ab0:	4b14      	ldr	r3, [pc, #80]	@ (8002b04 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	0013      	movs	r3, r2
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	189b      	adds	r3, r3, r2
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	4912      	ldr	r1, [pc, #72]	@ (8002b08 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002abe:	0018      	movs	r0, r3
 8002ac0:	f7fd fb20 	bl	8000104 <__udivsi3>
 8002ac4:	0003      	movs	r3, r0
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002aca:	e008      	b.n	8002ade <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d003      	beq.n	8002ada <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	3b01      	subs	r3, #1
 8002ad6:	60fb      	str	r3, [r7, #12]
 8002ad8:	e001      	b.n	8002ade <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e009      	b.n	8002af2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ade:	4b07      	ldr	r3, [pc, #28]	@ (8002afc <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002ae0:	695a      	ldr	r2, [r3, #20]
 8002ae2:	2380      	movs	r3, #128	@ 0x80
 8002ae4:	00db      	lsls	r3, r3, #3
 8002ae6:	401a      	ands	r2, r3
 8002ae8:	2380      	movs	r3, #128	@ 0x80
 8002aea:	00db      	lsls	r3, r3, #3
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d0ed      	beq.n	8002acc <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	0018      	movs	r0, r3
 8002af4:	46bd      	mov	sp, r7
 8002af6:	b004      	add	sp, #16
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	46c0      	nop			@ (mov r8, r8)
 8002afc:	40007000 	.word	0x40007000
 8002b00:	fffff9ff 	.word	0xfffff9ff
 8002b04:	20000048 	.word	0x20000048
 8002b08:	000f4240 	.word	0x000f4240

08002b0c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b088      	sub	sp, #32
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d101      	bne.n	8002b1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e2fe      	b.n	800311c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2201      	movs	r2, #1
 8002b24:	4013      	ands	r3, r2
 8002b26:	d100      	bne.n	8002b2a <HAL_RCC_OscConfig+0x1e>
 8002b28:	e07c      	b.n	8002c24 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b2a:	4bc3      	ldr	r3, [pc, #780]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	2238      	movs	r2, #56	@ 0x38
 8002b30:	4013      	ands	r3, r2
 8002b32:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b34:	4bc0      	ldr	r3, [pc, #768]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	2203      	movs	r2, #3
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	2b10      	cmp	r3, #16
 8002b42:	d102      	bne.n	8002b4a <HAL_RCC_OscConfig+0x3e>
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	2b03      	cmp	r3, #3
 8002b48:	d002      	beq.n	8002b50 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	2b08      	cmp	r3, #8
 8002b4e:	d10b      	bne.n	8002b68 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b50:	4bb9      	ldr	r3, [pc, #740]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	2380      	movs	r3, #128	@ 0x80
 8002b56:	029b      	lsls	r3, r3, #10
 8002b58:	4013      	ands	r3, r2
 8002b5a:	d062      	beq.n	8002c22 <HAL_RCC_OscConfig+0x116>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d15e      	bne.n	8002c22 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e2d9      	b.n	800311c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	685a      	ldr	r2, [r3, #4]
 8002b6c:	2380      	movs	r3, #128	@ 0x80
 8002b6e:	025b      	lsls	r3, r3, #9
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d107      	bne.n	8002b84 <HAL_RCC_OscConfig+0x78>
 8002b74:	4bb0      	ldr	r3, [pc, #704]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	4baf      	ldr	r3, [pc, #700]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002b7a:	2180      	movs	r1, #128	@ 0x80
 8002b7c:	0249      	lsls	r1, r1, #9
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	601a      	str	r2, [r3, #0]
 8002b82:	e020      	b.n	8002bc6 <HAL_RCC_OscConfig+0xba>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685a      	ldr	r2, [r3, #4]
 8002b88:	23a0      	movs	r3, #160	@ 0xa0
 8002b8a:	02db      	lsls	r3, r3, #11
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d10e      	bne.n	8002bae <HAL_RCC_OscConfig+0xa2>
 8002b90:	4ba9      	ldr	r3, [pc, #676]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	4ba8      	ldr	r3, [pc, #672]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002b96:	2180      	movs	r1, #128	@ 0x80
 8002b98:	02c9      	lsls	r1, r1, #11
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	601a      	str	r2, [r3, #0]
 8002b9e:	4ba6      	ldr	r3, [pc, #664]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	4ba5      	ldr	r3, [pc, #660]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002ba4:	2180      	movs	r1, #128	@ 0x80
 8002ba6:	0249      	lsls	r1, r1, #9
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	601a      	str	r2, [r3, #0]
 8002bac:	e00b      	b.n	8002bc6 <HAL_RCC_OscConfig+0xba>
 8002bae:	4ba2      	ldr	r3, [pc, #648]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	4ba1      	ldr	r3, [pc, #644]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002bb4:	49a1      	ldr	r1, [pc, #644]	@ (8002e3c <HAL_RCC_OscConfig+0x330>)
 8002bb6:	400a      	ands	r2, r1
 8002bb8:	601a      	str	r2, [r3, #0]
 8002bba:	4b9f      	ldr	r3, [pc, #636]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	4b9e      	ldr	r3, [pc, #632]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002bc0:	499f      	ldr	r1, [pc, #636]	@ (8002e40 <HAL_RCC_OscConfig+0x334>)
 8002bc2:	400a      	ands	r2, r1
 8002bc4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d014      	beq.n	8002bf8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bce:	f7fe febd 	bl	800194c <HAL_GetTick>
 8002bd2:	0003      	movs	r3, r0
 8002bd4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bd6:	e008      	b.n	8002bea <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bd8:	f7fe feb8 	bl	800194c <HAL_GetTick>
 8002bdc:	0002      	movs	r2, r0
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b64      	cmp	r3, #100	@ 0x64
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e298      	b.n	800311c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bea:	4b93      	ldr	r3, [pc, #588]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	2380      	movs	r3, #128	@ 0x80
 8002bf0:	029b      	lsls	r3, r3, #10
 8002bf2:	4013      	ands	r3, r2
 8002bf4:	d0f0      	beq.n	8002bd8 <HAL_RCC_OscConfig+0xcc>
 8002bf6:	e015      	b.n	8002c24 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf8:	f7fe fea8 	bl	800194c <HAL_GetTick>
 8002bfc:	0003      	movs	r3, r0
 8002bfe:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c00:	e008      	b.n	8002c14 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c02:	f7fe fea3 	bl	800194c <HAL_GetTick>
 8002c06:	0002      	movs	r2, r0
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	2b64      	cmp	r3, #100	@ 0x64
 8002c0e:	d901      	bls.n	8002c14 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002c10:	2303      	movs	r3, #3
 8002c12:	e283      	b.n	800311c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c14:	4b88      	ldr	r3, [pc, #544]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	2380      	movs	r3, #128	@ 0x80
 8002c1a:	029b      	lsls	r3, r3, #10
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	d1f0      	bne.n	8002c02 <HAL_RCC_OscConfig+0xf6>
 8002c20:	e000      	b.n	8002c24 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c22:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2202      	movs	r2, #2
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	d100      	bne.n	8002c30 <HAL_RCC_OscConfig+0x124>
 8002c2e:	e099      	b.n	8002d64 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c30:	4b81      	ldr	r3, [pc, #516]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	2238      	movs	r2, #56	@ 0x38
 8002c36:	4013      	ands	r3, r2
 8002c38:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c3a:	4b7f      	ldr	r3, [pc, #508]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002c3c:	68db      	ldr	r3, [r3, #12]
 8002c3e:	2203      	movs	r2, #3
 8002c40:	4013      	ands	r3, r2
 8002c42:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002c44:	69bb      	ldr	r3, [r7, #24]
 8002c46:	2b10      	cmp	r3, #16
 8002c48:	d102      	bne.n	8002c50 <HAL_RCC_OscConfig+0x144>
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d002      	beq.n	8002c56 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002c50:	69bb      	ldr	r3, [r7, #24]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d135      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c56:	4b78      	ldr	r3, [pc, #480]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	2380      	movs	r3, #128	@ 0x80
 8002c5c:	00db      	lsls	r3, r3, #3
 8002c5e:	4013      	ands	r3, r2
 8002c60:	d005      	beq.n	8002c6e <HAL_RCC_OscConfig+0x162>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d101      	bne.n	8002c6e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e256      	b.n	800311c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c6e:	4b72      	ldr	r3, [pc, #456]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	4a74      	ldr	r2, [pc, #464]	@ (8002e44 <HAL_RCC_OscConfig+0x338>)
 8002c74:	4013      	ands	r3, r2
 8002c76:	0019      	movs	r1, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	695b      	ldr	r3, [r3, #20]
 8002c7c:	021a      	lsls	r2, r3, #8
 8002c7e:	4b6e      	ldr	r3, [pc, #440]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002c80:	430a      	orrs	r2, r1
 8002c82:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c84:	69bb      	ldr	r3, [r7, #24]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d112      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002c8a:	4b6b      	ldr	r3, [pc, #428]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a6e      	ldr	r2, [pc, #440]	@ (8002e48 <HAL_RCC_OscConfig+0x33c>)
 8002c90:	4013      	ands	r3, r2
 8002c92:	0019      	movs	r1, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	691a      	ldr	r2, [r3, #16]
 8002c98:	4b67      	ldr	r3, [pc, #412]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002c9e:	4b66      	ldr	r3, [pc, #408]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	0adb      	lsrs	r3, r3, #11
 8002ca4:	2207      	movs	r2, #7
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	4a68      	ldr	r2, [pc, #416]	@ (8002e4c <HAL_RCC_OscConfig+0x340>)
 8002caa:	40da      	lsrs	r2, r3
 8002cac:	4b68      	ldr	r3, [pc, #416]	@ (8002e50 <HAL_RCC_OscConfig+0x344>)
 8002cae:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002cb0:	4b68      	ldr	r3, [pc, #416]	@ (8002e54 <HAL_RCC_OscConfig+0x348>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	0018      	movs	r0, r3
 8002cb6:	f7fe fded 	bl	8001894 <HAL_InitTick>
 8002cba:	1e03      	subs	r3, r0, #0
 8002cbc:	d051      	beq.n	8002d62 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e22c      	b.n	800311c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d030      	beq.n	8002d2c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002cca:	4b5b      	ldr	r3, [pc, #364]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a5e      	ldr	r2, [pc, #376]	@ (8002e48 <HAL_RCC_OscConfig+0x33c>)
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	0019      	movs	r1, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	691a      	ldr	r2, [r3, #16]
 8002cd8:	4b57      	ldr	r3, [pc, #348]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002cde:	4b56      	ldr	r3, [pc, #344]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	4b55      	ldr	r3, [pc, #340]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002ce4:	2180      	movs	r1, #128	@ 0x80
 8002ce6:	0049      	lsls	r1, r1, #1
 8002ce8:	430a      	orrs	r2, r1
 8002cea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cec:	f7fe fe2e 	bl	800194c <HAL_GetTick>
 8002cf0:	0003      	movs	r3, r0
 8002cf2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cf4:	e008      	b.n	8002d08 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cf6:	f7fe fe29 	bl	800194c <HAL_GetTick>
 8002cfa:	0002      	movs	r2, r0
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d901      	bls.n	8002d08 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e209      	b.n	800311c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d08:	4b4b      	ldr	r3, [pc, #300]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	2380      	movs	r3, #128	@ 0x80
 8002d0e:	00db      	lsls	r3, r3, #3
 8002d10:	4013      	ands	r3, r2
 8002d12:	d0f0      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d14:	4b48      	ldr	r3, [pc, #288]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	4a4a      	ldr	r2, [pc, #296]	@ (8002e44 <HAL_RCC_OscConfig+0x338>)
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	0019      	movs	r1, r3
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	695b      	ldr	r3, [r3, #20]
 8002d22:	021a      	lsls	r2, r3, #8
 8002d24:	4b44      	ldr	r3, [pc, #272]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002d26:	430a      	orrs	r2, r1
 8002d28:	605a      	str	r2, [r3, #4]
 8002d2a:	e01b      	b.n	8002d64 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002d2c:	4b42      	ldr	r3, [pc, #264]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	4b41      	ldr	r3, [pc, #260]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002d32:	4949      	ldr	r1, [pc, #292]	@ (8002e58 <HAL_RCC_OscConfig+0x34c>)
 8002d34:	400a      	ands	r2, r1
 8002d36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d38:	f7fe fe08 	bl	800194c <HAL_GetTick>
 8002d3c:	0003      	movs	r3, r0
 8002d3e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d40:	e008      	b.n	8002d54 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d42:	f7fe fe03 	bl	800194c <HAL_GetTick>
 8002d46:	0002      	movs	r2, r0
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	2b02      	cmp	r3, #2
 8002d4e:	d901      	bls.n	8002d54 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e1e3      	b.n	800311c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d54:	4b38      	ldr	r3, [pc, #224]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	2380      	movs	r3, #128	@ 0x80
 8002d5a:	00db      	lsls	r3, r3, #3
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	d1f0      	bne.n	8002d42 <HAL_RCC_OscConfig+0x236>
 8002d60:	e000      	b.n	8002d64 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d62:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2208      	movs	r2, #8
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	d047      	beq.n	8002dfe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002d6e:	4b32      	ldr	r3, [pc, #200]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	2238      	movs	r2, #56	@ 0x38
 8002d74:	4013      	ands	r3, r2
 8002d76:	2b18      	cmp	r3, #24
 8002d78:	d10a      	bne.n	8002d90 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002d7a:	4b2f      	ldr	r3, [pc, #188]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002d7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d7e:	2202      	movs	r2, #2
 8002d80:	4013      	ands	r3, r2
 8002d82:	d03c      	beq.n	8002dfe <HAL_RCC_OscConfig+0x2f2>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	699b      	ldr	r3, [r3, #24]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d138      	bne.n	8002dfe <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e1c5      	b.n	800311c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	699b      	ldr	r3, [r3, #24]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d019      	beq.n	8002dcc <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002d98:	4b27      	ldr	r3, [pc, #156]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002d9a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002d9c:	4b26      	ldr	r3, [pc, #152]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002d9e:	2101      	movs	r1, #1
 8002da0:	430a      	orrs	r2, r1
 8002da2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da4:	f7fe fdd2 	bl	800194c <HAL_GetTick>
 8002da8:	0003      	movs	r3, r0
 8002daa:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002dac:	e008      	b.n	8002dc0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dae:	f7fe fdcd 	bl	800194c <HAL_GetTick>
 8002db2:	0002      	movs	r2, r0
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	2b02      	cmp	r3, #2
 8002dba:	d901      	bls.n	8002dc0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	e1ad      	b.n	800311c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002dc0:	4b1d      	ldr	r3, [pc, #116]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002dc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dc4:	2202      	movs	r2, #2
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	d0f1      	beq.n	8002dae <HAL_RCC_OscConfig+0x2a2>
 8002dca:	e018      	b.n	8002dfe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002dcc:	4b1a      	ldr	r3, [pc, #104]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002dce:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002dd0:	4b19      	ldr	r3, [pc, #100]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002dd2:	2101      	movs	r1, #1
 8002dd4:	438a      	bics	r2, r1
 8002dd6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd8:	f7fe fdb8 	bl	800194c <HAL_GetTick>
 8002ddc:	0003      	movs	r3, r0
 8002dde:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002de0:	e008      	b.n	8002df4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002de2:	f7fe fdb3 	bl	800194c <HAL_GetTick>
 8002de6:	0002      	movs	r2, r0
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d901      	bls.n	8002df4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e193      	b.n	800311c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002df4:	4b10      	ldr	r3, [pc, #64]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002df6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002df8:	2202      	movs	r2, #2
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	d1f1      	bne.n	8002de2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2204      	movs	r2, #4
 8002e04:	4013      	ands	r3, r2
 8002e06:	d100      	bne.n	8002e0a <HAL_RCC_OscConfig+0x2fe>
 8002e08:	e0c6      	b.n	8002f98 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e0a:	231f      	movs	r3, #31
 8002e0c:	18fb      	adds	r3, r7, r3
 8002e0e:	2200      	movs	r2, #0
 8002e10:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002e12:	4b09      	ldr	r3, [pc, #36]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	2238      	movs	r2, #56	@ 0x38
 8002e18:	4013      	ands	r3, r2
 8002e1a:	2b20      	cmp	r3, #32
 8002e1c:	d11e      	bne.n	8002e5c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002e1e:	4b06      	ldr	r3, [pc, #24]	@ (8002e38 <HAL_RCC_OscConfig+0x32c>)
 8002e20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e22:	2202      	movs	r2, #2
 8002e24:	4013      	ands	r3, r2
 8002e26:	d100      	bne.n	8002e2a <HAL_RCC_OscConfig+0x31e>
 8002e28:	e0b6      	b.n	8002f98 <HAL_RCC_OscConfig+0x48c>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d000      	beq.n	8002e34 <HAL_RCC_OscConfig+0x328>
 8002e32:	e0b1      	b.n	8002f98 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e171      	b.n	800311c <HAL_RCC_OscConfig+0x610>
 8002e38:	40021000 	.word	0x40021000
 8002e3c:	fffeffff 	.word	0xfffeffff
 8002e40:	fffbffff 	.word	0xfffbffff
 8002e44:	ffff80ff 	.word	0xffff80ff
 8002e48:	ffffc7ff 	.word	0xffffc7ff
 8002e4c:	00f42400 	.word	0x00f42400
 8002e50:	20000048 	.word	0x20000048
 8002e54:	2000004c 	.word	0x2000004c
 8002e58:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e5c:	4bb1      	ldr	r3, [pc, #708]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002e5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e60:	2380      	movs	r3, #128	@ 0x80
 8002e62:	055b      	lsls	r3, r3, #21
 8002e64:	4013      	ands	r3, r2
 8002e66:	d101      	bne.n	8002e6c <HAL_RCC_OscConfig+0x360>
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e000      	b.n	8002e6e <HAL_RCC_OscConfig+0x362>
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d011      	beq.n	8002e96 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002e72:	4bac      	ldr	r3, [pc, #688]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002e74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e76:	4bab      	ldr	r3, [pc, #684]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002e78:	2180      	movs	r1, #128	@ 0x80
 8002e7a:	0549      	lsls	r1, r1, #21
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002e80:	4ba8      	ldr	r3, [pc, #672]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002e82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e84:	2380      	movs	r3, #128	@ 0x80
 8002e86:	055b      	lsls	r3, r3, #21
 8002e88:	4013      	ands	r3, r2
 8002e8a:	60fb      	str	r3, [r7, #12]
 8002e8c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002e8e:	231f      	movs	r3, #31
 8002e90:	18fb      	adds	r3, r7, r3
 8002e92:	2201      	movs	r2, #1
 8002e94:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e96:	4ba4      	ldr	r3, [pc, #656]	@ (8003128 <HAL_RCC_OscConfig+0x61c>)
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	2380      	movs	r3, #128	@ 0x80
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	d11a      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ea2:	4ba1      	ldr	r3, [pc, #644]	@ (8003128 <HAL_RCC_OscConfig+0x61c>)
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	4ba0      	ldr	r3, [pc, #640]	@ (8003128 <HAL_RCC_OscConfig+0x61c>)
 8002ea8:	2180      	movs	r1, #128	@ 0x80
 8002eaa:	0049      	lsls	r1, r1, #1
 8002eac:	430a      	orrs	r2, r1
 8002eae:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002eb0:	f7fe fd4c 	bl	800194c <HAL_GetTick>
 8002eb4:	0003      	movs	r3, r0
 8002eb6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002eb8:	e008      	b.n	8002ecc <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002eba:	f7fe fd47 	bl	800194c <HAL_GetTick>
 8002ebe:	0002      	movs	r2, r0
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	1ad3      	subs	r3, r2, r3
 8002ec4:	2b02      	cmp	r3, #2
 8002ec6:	d901      	bls.n	8002ecc <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e127      	b.n	800311c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ecc:	4b96      	ldr	r3, [pc, #600]	@ (8003128 <HAL_RCC_OscConfig+0x61c>)
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	2380      	movs	r3, #128	@ 0x80
 8002ed2:	005b      	lsls	r3, r3, #1
 8002ed4:	4013      	ands	r3, r2
 8002ed6:	d0f0      	beq.n	8002eba <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d106      	bne.n	8002eee <HAL_RCC_OscConfig+0x3e2>
 8002ee0:	4b90      	ldr	r3, [pc, #576]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002ee2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002ee4:	4b8f      	ldr	r3, [pc, #572]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002ee6:	2101      	movs	r1, #1
 8002ee8:	430a      	orrs	r2, r1
 8002eea:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002eec:	e01c      	b.n	8002f28 <HAL_RCC_OscConfig+0x41c>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	2b05      	cmp	r3, #5
 8002ef4:	d10c      	bne.n	8002f10 <HAL_RCC_OscConfig+0x404>
 8002ef6:	4b8b      	ldr	r3, [pc, #556]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002ef8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002efa:	4b8a      	ldr	r3, [pc, #552]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002efc:	2104      	movs	r1, #4
 8002efe:	430a      	orrs	r2, r1
 8002f00:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002f02:	4b88      	ldr	r3, [pc, #544]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002f04:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f06:	4b87      	ldr	r3, [pc, #540]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002f08:	2101      	movs	r1, #1
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002f0e:	e00b      	b.n	8002f28 <HAL_RCC_OscConfig+0x41c>
 8002f10:	4b84      	ldr	r3, [pc, #528]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002f12:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f14:	4b83      	ldr	r3, [pc, #524]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002f16:	2101      	movs	r1, #1
 8002f18:	438a      	bics	r2, r1
 8002f1a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002f1c:	4b81      	ldr	r3, [pc, #516]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002f1e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f20:	4b80      	ldr	r3, [pc, #512]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002f22:	2104      	movs	r1, #4
 8002f24:	438a      	bics	r2, r1
 8002f26:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d014      	beq.n	8002f5a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f30:	f7fe fd0c 	bl	800194c <HAL_GetTick>
 8002f34:	0003      	movs	r3, r0
 8002f36:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f38:	e009      	b.n	8002f4e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f3a:	f7fe fd07 	bl	800194c <HAL_GetTick>
 8002f3e:	0002      	movs	r2, r0
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	1ad3      	subs	r3, r2, r3
 8002f44:	4a79      	ldr	r2, [pc, #484]	@ (800312c <HAL_RCC_OscConfig+0x620>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d901      	bls.n	8002f4e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e0e6      	b.n	800311c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002f4e:	4b75      	ldr	r3, [pc, #468]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002f50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f52:	2202      	movs	r2, #2
 8002f54:	4013      	ands	r3, r2
 8002f56:	d0f0      	beq.n	8002f3a <HAL_RCC_OscConfig+0x42e>
 8002f58:	e013      	b.n	8002f82 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f5a:	f7fe fcf7 	bl	800194c <HAL_GetTick>
 8002f5e:	0003      	movs	r3, r0
 8002f60:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f62:	e009      	b.n	8002f78 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f64:	f7fe fcf2 	bl	800194c <HAL_GetTick>
 8002f68:	0002      	movs	r2, r0
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	4a6f      	ldr	r2, [pc, #444]	@ (800312c <HAL_RCC_OscConfig+0x620>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d901      	bls.n	8002f78 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002f74:	2303      	movs	r3, #3
 8002f76:	e0d1      	b.n	800311c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f78:	4b6a      	ldr	r3, [pc, #424]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002f7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f7c:	2202      	movs	r2, #2
 8002f7e:	4013      	ands	r3, r2
 8002f80:	d1f0      	bne.n	8002f64 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002f82:	231f      	movs	r3, #31
 8002f84:	18fb      	adds	r3, r7, r3
 8002f86:	781b      	ldrb	r3, [r3, #0]
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d105      	bne.n	8002f98 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002f8c:	4b65      	ldr	r3, [pc, #404]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002f8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f90:	4b64      	ldr	r3, [pc, #400]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002f92:	4967      	ldr	r1, [pc, #412]	@ (8003130 <HAL_RCC_OscConfig+0x624>)
 8002f94:	400a      	ands	r2, r1
 8002f96:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	69db      	ldr	r3, [r3, #28]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d100      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x496>
 8002fa0:	e0bb      	b.n	800311a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fa2:	4b60      	ldr	r3, [pc, #384]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	2238      	movs	r2, #56	@ 0x38
 8002fa8:	4013      	ands	r3, r2
 8002faa:	2b10      	cmp	r3, #16
 8002fac:	d100      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x4a4>
 8002fae:	e07b      	b.n	80030a8 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	69db      	ldr	r3, [r3, #28]
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d156      	bne.n	8003066 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fb8:	4b5a      	ldr	r3, [pc, #360]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	4b59      	ldr	r3, [pc, #356]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002fbe:	495d      	ldr	r1, [pc, #372]	@ (8003134 <HAL_RCC_OscConfig+0x628>)
 8002fc0:	400a      	ands	r2, r1
 8002fc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fc4:	f7fe fcc2 	bl	800194c <HAL_GetTick>
 8002fc8:	0003      	movs	r3, r0
 8002fca:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fcc:	e008      	b.n	8002fe0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fce:	f7fe fcbd 	bl	800194c <HAL_GetTick>
 8002fd2:	0002      	movs	r2, r0
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	2b02      	cmp	r3, #2
 8002fda:	d901      	bls.n	8002fe0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e09d      	b.n	800311c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fe0:	4b50      	ldr	r3, [pc, #320]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	2380      	movs	r3, #128	@ 0x80
 8002fe6:	049b      	lsls	r3, r3, #18
 8002fe8:	4013      	ands	r3, r2
 8002fea:	d1f0      	bne.n	8002fce <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002fec:	4b4d      	ldr	r3, [pc, #308]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	4a51      	ldr	r2, [pc, #324]	@ (8003138 <HAL_RCC_OscConfig+0x62c>)
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	0019      	movs	r1, r3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a1a      	ldr	r2, [r3, #32]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ffe:	431a      	orrs	r2, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003004:	021b      	lsls	r3, r3, #8
 8003006:	431a      	orrs	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800300c:	431a      	orrs	r2, r3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003012:	431a      	orrs	r2, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003018:	431a      	orrs	r2, r3
 800301a:	4b42      	ldr	r3, [pc, #264]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 800301c:	430a      	orrs	r2, r1
 800301e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003020:	4b40      	ldr	r3, [pc, #256]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	4b3f      	ldr	r3, [pc, #252]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8003026:	2180      	movs	r1, #128	@ 0x80
 8003028:	0449      	lsls	r1, r1, #17
 800302a:	430a      	orrs	r2, r1
 800302c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800302e:	4b3d      	ldr	r3, [pc, #244]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8003030:	68da      	ldr	r2, [r3, #12]
 8003032:	4b3c      	ldr	r3, [pc, #240]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8003034:	2180      	movs	r1, #128	@ 0x80
 8003036:	0549      	lsls	r1, r1, #21
 8003038:	430a      	orrs	r2, r1
 800303a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800303c:	f7fe fc86 	bl	800194c <HAL_GetTick>
 8003040:	0003      	movs	r3, r0
 8003042:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003044:	e008      	b.n	8003058 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003046:	f7fe fc81 	bl	800194c <HAL_GetTick>
 800304a:	0002      	movs	r2, r0
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	2b02      	cmp	r3, #2
 8003052:	d901      	bls.n	8003058 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e061      	b.n	800311c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003058:	4b32      	ldr	r3, [pc, #200]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	2380      	movs	r3, #128	@ 0x80
 800305e:	049b      	lsls	r3, r3, #18
 8003060:	4013      	ands	r3, r2
 8003062:	d0f0      	beq.n	8003046 <HAL_RCC_OscConfig+0x53a>
 8003064:	e059      	b.n	800311a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003066:	4b2f      	ldr	r3, [pc, #188]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	4b2e      	ldr	r3, [pc, #184]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 800306c:	4931      	ldr	r1, [pc, #196]	@ (8003134 <HAL_RCC_OscConfig+0x628>)
 800306e:	400a      	ands	r2, r1
 8003070:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003072:	f7fe fc6b 	bl	800194c <HAL_GetTick>
 8003076:	0003      	movs	r3, r0
 8003078:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800307a:	e008      	b.n	800308e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800307c:	f7fe fc66 	bl	800194c <HAL_GetTick>
 8003080:	0002      	movs	r2, r0
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b02      	cmp	r3, #2
 8003088:	d901      	bls.n	800308e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e046      	b.n	800311c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800308e:	4b25      	ldr	r3, [pc, #148]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	2380      	movs	r3, #128	@ 0x80
 8003094:	049b      	lsls	r3, r3, #18
 8003096:	4013      	ands	r3, r2
 8003098:	d1f0      	bne.n	800307c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800309a:	4b22      	ldr	r3, [pc, #136]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 800309c:	68da      	ldr	r2, [r3, #12]
 800309e:	4b21      	ldr	r3, [pc, #132]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 80030a0:	4926      	ldr	r1, [pc, #152]	@ (800313c <HAL_RCC_OscConfig+0x630>)
 80030a2:	400a      	ands	r2, r1
 80030a4:	60da      	str	r2, [r3, #12]
 80030a6:	e038      	b.n	800311a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	69db      	ldr	r3, [r3, #28]
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d101      	bne.n	80030b4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e033      	b.n	800311c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80030b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003124 <HAL_RCC_OscConfig+0x618>)
 80030b6:	68db      	ldr	r3, [r3, #12]
 80030b8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	2203      	movs	r2, #3
 80030be:	401a      	ands	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a1b      	ldr	r3, [r3, #32]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d126      	bne.n	8003116 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	2270      	movs	r2, #112	@ 0x70
 80030cc:	401a      	ands	r2, r3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d11f      	bne.n	8003116 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030d6:	697a      	ldr	r2, [r7, #20]
 80030d8:	23fe      	movs	r3, #254	@ 0xfe
 80030da:	01db      	lsls	r3, r3, #7
 80030dc:	401a      	ands	r2, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d116      	bne.n	8003116 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80030e8:	697a      	ldr	r2, [r7, #20]
 80030ea:	23f8      	movs	r3, #248	@ 0xf8
 80030ec:	039b      	lsls	r3, r3, #14
 80030ee:	401a      	ands	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d10e      	bne.n	8003116 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80030f8:	697a      	ldr	r2, [r7, #20]
 80030fa:	23e0      	movs	r3, #224	@ 0xe0
 80030fc:	051b      	lsls	r3, r3, #20
 80030fe:	401a      	ands	r2, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003104:	429a      	cmp	r2, r3
 8003106:	d106      	bne.n	8003116 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	0f5b      	lsrs	r3, r3, #29
 800310c:	075a      	lsls	r2, r3, #29
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003112:	429a      	cmp	r2, r3
 8003114:	d001      	beq.n	800311a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e000      	b.n	800311c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800311a:	2300      	movs	r3, #0
}
 800311c:	0018      	movs	r0, r3
 800311e:	46bd      	mov	sp, r7
 8003120:	b008      	add	sp, #32
 8003122:	bd80      	pop	{r7, pc}
 8003124:	40021000 	.word	0x40021000
 8003128:	40007000 	.word	0x40007000
 800312c:	00001388 	.word	0x00001388
 8003130:	efffffff 	.word	0xefffffff
 8003134:	feffffff 	.word	0xfeffffff
 8003138:	11c1808c 	.word	0x11c1808c
 800313c:	eefefffc 	.word	0xeefefffc

08003140 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d101      	bne.n	8003154 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	e0e9      	b.n	8003328 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003154:	4b76      	ldr	r3, [pc, #472]	@ (8003330 <HAL_RCC_ClockConfig+0x1f0>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	2207      	movs	r2, #7
 800315a:	4013      	ands	r3, r2
 800315c:	683a      	ldr	r2, [r7, #0]
 800315e:	429a      	cmp	r2, r3
 8003160:	d91e      	bls.n	80031a0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003162:	4b73      	ldr	r3, [pc, #460]	@ (8003330 <HAL_RCC_ClockConfig+0x1f0>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	2207      	movs	r2, #7
 8003168:	4393      	bics	r3, r2
 800316a:	0019      	movs	r1, r3
 800316c:	4b70      	ldr	r3, [pc, #448]	@ (8003330 <HAL_RCC_ClockConfig+0x1f0>)
 800316e:	683a      	ldr	r2, [r7, #0]
 8003170:	430a      	orrs	r2, r1
 8003172:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003174:	f7fe fbea 	bl	800194c <HAL_GetTick>
 8003178:	0003      	movs	r3, r0
 800317a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800317c:	e009      	b.n	8003192 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800317e:	f7fe fbe5 	bl	800194c <HAL_GetTick>
 8003182:	0002      	movs	r2, r0
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	4a6a      	ldr	r2, [pc, #424]	@ (8003334 <HAL_RCC_ClockConfig+0x1f4>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d901      	bls.n	8003192 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e0ca      	b.n	8003328 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003192:	4b67      	ldr	r3, [pc, #412]	@ (8003330 <HAL_RCC_ClockConfig+0x1f0>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2207      	movs	r2, #7
 8003198:	4013      	ands	r3, r2
 800319a:	683a      	ldr	r2, [r7, #0]
 800319c:	429a      	cmp	r2, r3
 800319e:	d1ee      	bne.n	800317e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2202      	movs	r2, #2
 80031a6:	4013      	ands	r3, r2
 80031a8:	d015      	beq.n	80031d6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	2204      	movs	r2, #4
 80031b0:	4013      	ands	r3, r2
 80031b2:	d006      	beq.n	80031c2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80031b4:	4b60      	ldr	r3, [pc, #384]	@ (8003338 <HAL_RCC_ClockConfig+0x1f8>)
 80031b6:	689a      	ldr	r2, [r3, #8]
 80031b8:	4b5f      	ldr	r3, [pc, #380]	@ (8003338 <HAL_RCC_ClockConfig+0x1f8>)
 80031ba:	21e0      	movs	r1, #224	@ 0xe0
 80031bc:	01c9      	lsls	r1, r1, #7
 80031be:	430a      	orrs	r2, r1
 80031c0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031c2:	4b5d      	ldr	r3, [pc, #372]	@ (8003338 <HAL_RCC_ClockConfig+0x1f8>)
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	4a5d      	ldr	r2, [pc, #372]	@ (800333c <HAL_RCC_ClockConfig+0x1fc>)
 80031c8:	4013      	ands	r3, r2
 80031ca:	0019      	movs	r1, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	689a      	ldr	r2, [r3, #8]
 80031d0:	4b59      	ldr	r3, [pc, #356]	@ (8003338 <HAL_RCC_ClockConfig+0x1f8>)
 80031d2:	430a      	orrs	r2, r1
 80031d4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2201      	movs	r2, #1
 80031dc:	4013      	ands	r3, r2
 80031de:	d057      	beq.n	8003290 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d107      	bne.n	80031f8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031e8:	4b53      	ldr	r3, [pc, #332]	@ (8003338 <HAL_RCC_ClockConfig+0x1f8>)
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	2380      	movs	r3, #128	@ 0x80
 80031ee:	029b      	lsls	r3, r3, #10
 80031f0:	4013      	ands	r3, r2
 80031f2:	d12b      	bne.n	800324c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e097      	b.n	8003328 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d107      	bne.n	8003210 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003200:	4b4d      	ldr	r3, [pc, #308]	@ (8003338 <HAL_RCC_ClockConfig+0x1f8>)
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	2380      	movs	r3, #128	@ 0x80
 8003206:	049b      	lsls	r3, r3, #18
 8003208:	4013      	ands	r3, r2
 800320a:	d11f      	bne.n	800324c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e08b      	b.n	8003328 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d107      	bne.n	8003228 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003218:	4b47      	ldr	r3, [pc, #284]	@ (8003338 <HAL_RCC_ClockConfig+0x1f8>)
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	2380      	movs	r3, #128	@ 0x80
 800321e:	00db      	lsls	r3, r3, #3
 8003220:	4013      	ands	r3, r2
 8003222:	d113      	bne.n	800324c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e07f      	b.n	8003328 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	2b03      	cmp	r3, #3
 800322e:	d106      	bne.n	800323e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003230:	4b41      	ldr	r3, [pc, #260]	@ (8003338 <HAL_RCC_ClockConfig+0x1f8>)
 8003232:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003234:	2202      	movs	r2, #2
 8003236:	4013      	ands	r3, r2
 8003238:	d108      	bne.n	800324c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e074      	b.n	8003328 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800323e:	4b3e      	ldr	r3, [pc, #248]	@ (8003338 <HAL_RCC_ClockConfig+0x1f8>)
 8003240:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003242:	2202      	movs	r2, #2
 8003244:	4013      	ands	r3, r2
 8003246:	d101      	bne.n	800324c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e06d      	b.n	8003328 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800324c:	4b3a      	ldr	r3, [pc, #232]	@ (8003338 <HAL_RCC_ClockConfig+0x1f8>)
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	2207      	movs	r2, #7
 8003252:	4393      	bics	r3, r2
 8003254:	0019      	movs	r1, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	685a      	ldr	r2, [r3, #4]
 800325a:	4b37      	ldr	r3, [pc, #220]	@ (8003338 <HAL_RCC_ClockConfig+0x1f8>)
 800325c:	430a      	orrs	r2, r1
 800325e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003260:	f7fe fb74 	bl	800194c <HAL_GetTick>
 8003264:	0003      	movs	r3, r0
 8003266:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003268:	e009      	b.n	800327e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800326a:	f7fe fb6f 	bl	800194c <HAL_GetTick>
 800326e:	0002      	movs	r2, r0
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	4a2f      	ldr	r2, [pc, #188]	@ (8003334 <HAL_RCC_ClockConfig+0x1f4>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d901      	bls.n	800327e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800327a:	2303      	movs	r3, #3
 800327c:	e054      	b.n	8003328 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800327e:	4b2e      	ldr	r3, [pc, #184]	@ (8003338 <HAL_RCC_ClockConfig+0x1f8>)
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	2238      	movs	r2, #56	@ 0x38
 8003284:	401a      	ands	r2, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	00db      	lsls	r3, r3, #3
 800328c:	429a      	cmp	r2, r3
 800328e:	d1ec      	bne.n	800326a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003290:	4b27      	ldr	r3, [pc, #156]	@ (8003330 <HAL_RCC_ClockConfig+0x1f0>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2207      	movs	r2, #7
 8003296:	4013      	ands	r3, r2
 8003298:	683a      	ldr	r2, [r7, #0]
 800329a:	429a      	cmp	r2, r3
 800329c:	d21e      	bcs.n	80032dc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800329e:	4b24      	ldr	r3, [pc, #144]	@ (8003330 <HAL_RCC_ClockConfig+0x1f0>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	2207      	movs	r2, #7
 80032a4:	4393      	bics	r3, r2
 80032a6:	0019      	movs	r1, r3
 80032a8:	4b21      	ldr	r3, [pc, #132]	@ (8003330 <HAL_RCC_ClockConfig+0x1f0>)
 80032aa:	683a      	ldr	r2, [r7, #0]
 80032ac:	430a      	orrs	r2, r1
 80032ae:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80032b0:	f7fe fb4c 	bl	800194c <HAL_GetTick>
 80032b4:	0003      	movs	r3, r0
 80032b6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80032b8:	e009      	b.n	80032ce <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032ba:	f7fe fb47 	bl	800194c <HAL_GetTick>
 80032be:	0002      	movs	r2, r0
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	4a1b      	ldr	r2, [pc, #108]	@ (8003334 <HAL_RCC_ClockConfig+0x1f4>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e02c      	b.n	8003328 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80032ce:	4b18      	ldr	r3, [pc, #96]	@ (8003330 <HAL_RCC_ClockConfig+0x1f0>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	2207      	movs	r2, #7
 80032d4:	4013      	ands	r3, r2
 80032d6:	683a      	ldr	r2, [r7, #0]
 80032d8:	429a      	cmp	r2, r3
 80032da:	d1ee      	bne.n	80032ba <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2204      	movs	r2, #4
 80032e2:	4013      	ands	r3, r2
 80032e4:	d009      	beq.n	80032fa <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80032e6:	4b14      	ldr	r3, [pc, #80]	@ (8003338 <HAL_RCC_ClockConfig+0x1f8>)
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	4a15      	ldr	r2, [pc, #84]	@ (8003340 <HAL_RCC_ClockConfig+0x200>)
 80032ec:	4013      	ands	r3, r2
 80032ee:	0019      	movs	r1, r3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	68da      	ldr	r2, [r3, #12]
 80032f4:	4b10      	ldr	r3, [pc, #64]	@ (8003338 <HAL_RCC_ClockConfig+0x1f8>)
 80032f6:	430a      	orrs	r2, r1
 80032f8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80032fa:	f000 f829 	bl	8003350 <HAL_RCC_GetSysClockFreq>
 80032fe:	0001      	movs	r1, r0
 8003300:	4b0d      	ldr	r3, [pc, #52]	@ (8003338 <HAL_RCC_ClockConfig+0x1f8>)
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	0a1b      	lsrs	r3, r3, #8
 8003306:	220f      	movs	r2, #15
 8003308:	401a      	ands	r2, r3
 800330a:	4b0e      	ldr	r3, [pc, #56]	@ (8003344 <HAL_RCC_ClockConfig+0x204>)
 800330c:	0092      	lsls	r2, r2, #2
 800330e:	58d3      	ldr	r3, [r2, r3]
 8003310:	221f      	movs	r2, #31
 8003312:	4013      	ands	r3, r2
 8003314:	000a      	movs	r2, r1
 8003316:	40da      	lsrs	r2, r3
 8003318:	4b0b      	ldr	r3, [pc, #44]	@ (8003348 <HAL_RCC_ClockConfig+0x208>)
 800331a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800331c:	4b0b      	ldr	r3, [pc, #44]	@ (800334c <HAL_RCC_ClockConfig+0x20c>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	0018      	movs	r0, r3
 8003322:	f7fe fab7 	bl	8001894 <HAL_InitTick>
 8003326:	0003      	movs	r3, r0
}
 8003328:	0018      	movs	r0, r3
 800332a:	46bd      	mov	sp, r7
 800332c:	b004      	add	sp, #16
 800332e:	bd80      	pop	{r7, pc}
 8003330:	40022000 	.word	0x40022000
 8003334:	00001388 	.word	0x00001388
 8003338:	40021000 	.word	0x40021000
 800333c:	fffff0ff 	.word	0xfffff0ff
 8003340:	ffff8fff 	.word	0xffff8fff
 8003344:	08004fb0 	.word	0x08004fb0
 8003348:	20000048 	.word	0x20000048
 800334c:	2000004c 	.word	0x2000004c

08003350 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b086      	sub	sp, #24
 8003354:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003356:	4b3c      	ldr	r3, [pc, #240]	@ (8003448 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	2238      	movs	r2, #56	@ 0x38
 800335c:	4013      	ands	r3, r2
 800335e:	d10f      	bne.n	8003380 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003360:	4b39      	ldr	r3, [pc, #228]	@ (8003448 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	0adb      	lsrs	r3, r3, #11
 8003366:	2207      	movs	r2, #7
 8003368:	4013      	ands	r3, r2
 800336a:	2201      	movs	r2, #1
 800336c:	409a      	lsls	r2, r3
 800336e:	0013      	movs	r3, r2
 8003370:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003372:	6839      	ldr	r1, [r7, #0]
 8003374:	4835      	ldr	r0, [pc, #212]	@ (800344c <HAL_RCC_GetSysClockFreq+0xfc>)
 8003376:	f7fc fec5 	bl	8000104 <__udivsi3>
 800337a:	0003      	movs	r3, r0
 800337c:	613b      	str	r3, [r7, #16]
 800337e:	e05d      	b.n	800343c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003380:	4b31      	ldr	r3, [pc, #196]	@ (8003448 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	2238      	movs	r2, #56	@ 0x38
 8003386:	4013      	ands	r3, r2
 8003388:	2b08      	cmp	r3, #8
 800338a:	d102      	bne.n	8003392 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800338c:	4b30      	ldr	r3, [pc, #192]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x100>)
 800338e:	613b      	str	r3, [r7, #16]
 8003390:	e054      	b.n	800343c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003392:	4b2d      	ldr	r3, [pc, #180]	@ (8003448 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	2238      	movs	r2, #56	@ 0x38
 8003398:	4013      	ands	r3, r2
 800339a:	2b10      	cmp	r3, #16
 800339c:	d138      	bne.n	8003410 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800339e:	4b2a      	ldr	r3, [pc, #168]	@ (8003448 <HAL_RCC_GetSysClockFreq+0xf8>)
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	2203      	movs	r2, #3
 80033a4:	4013      	ands	r3, r2
 80033a6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80033a8:	4b27      	ldr	r3, [pc, #156]	@ (8003448 <HAL_RCC_GetSysClockFreq+0xf8>)
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	091b      	lsrs	r3, r3, #4
 80033ae:	2207      	movs	r2, #7
 80033b0:	4013      	ands	r3, r2
 80033b2:	3301      	adds	r3, #1
 80033b4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2b03      	cmp	r3, #3
 80033ba:	d10d      	bne.n	80033d8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80033bc:	68b9      	ldr	r1, [r7, #8]
 80033be:	4824      	ldr	r0, [pc, #144]	@ (8003450 <HAL_RCC_GetSysClockFreq+0x100>)
 80033c0:	f7fc fea0 	bl	8000104 <__udivsi3>
 80033c4:	0003      	movs	r3, r0
 80033c6:	0019      	movs	r1, r3
 80033c8:	4b1f      	ldr	r3, [pc, #124]	@ (8003448 <HAL_RCC_GetSysClockFreq+0xf8>)
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	0a1b      	lsrs	r3, r3, #8
 80033ce:	227f      	movs	r2, #127	@ 0x7f
 80033d0:	4013      	ands	r3, r2
 80033d2:	434b      	muls	r3, r1
 80033d4:	617b      	str	r3, [r7, #20]
        break;
 80033d6:	e00d      	b.n	80033f4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80033d8:	68b9      	ldr	r1, [r7, #8]
 80033da:	481c      	ldr	r0, [pc, #112]	@ (800344c <HAL_RCC_GetSysClockFreq+0xfc>)
 80033dc:	f7fc fe92 	bl	8000104 <__udivsi3>
 80033e0:	0003      	movs	r3, r0
 80033e2:	0019      	movs	r1, r3
 80033e4:	4b18      	ldr	r3, [pc, #96]	@ (8003448 <HAL_RCC_GetSysClockFreq+0xf8>)
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	0a1b      	lsrs	r3, r3, #8
 80033ea:	227f      	movs	r2, #127	@ 0x7f
 80033ec:	4013      	ands	r3, r2
 80033ee:	434b      	muls	r3, r1
 80033f0:	617b      	str	r3, [r7, #20]
        break;
 80033f2:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80033f4:	4b14      	ldr	r3, [pc, #80]	@ (8003448 <HAL_RCC_GetSysClockFreq+0xf8>)
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	0f5b      	lsrs	r3, r3, #29
 80033fa:	2207      	movs	r2, #7
 80033fc:	4013      	ands	r3, r2
 80033fe:	3301      	adds	r3, #1
 8003400:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003402:	6879      	ldr	r1, [r7, #4]
 8003404:	6978      	ldr	r0, [r7, #20]
 8003406:	f7fc fe7d 	bl	8000104 <__udivsi3>
 800340a:	0003      	movs	r3, r0
 800340c:	613b      	str	r3, [r7, #16]
 800340e:	e015      	b.n	800343c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003410:	4b0d      	ldr	r3, [pc, #52]	@ (8003448 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	2238      	movs	r2, #56	@ 0x38
 8003416:	4013      	ands	r3, r2
 8003418:	2b20      	cmp	r3, #32
 800341a:	d103      	bne.n	8003424 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800341c:	2380      	movs	r3, #128	@ 0x80
 800341e:	021b      	lsls	r3, r3, #8
 8003420:	613b      	str	r3, [r7, #16]
 8003422:	e00b      	b.n	800343c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003424:	4b08      	ldr	r3, [pc, #32]	@ (8003448 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	2238      	movs	r2, #56	@ 0x38
 800342a:	4013      	ands	r3, r2
 800342c:	2b18      	cmp	r3, #24
 800342e:	d103      	bne.n	8003438 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003430:	23fa      	movs	r3, #250	@ 0xfa
 8003432:	01db      	lsls	r3, r3, #7
 8003434:	613b      	str	r3, [r7, #16]
 8003436:	e001      	b.n	800343c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003438:	2300      	movs	r3, #0
 800343a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800343c:	693b      	ldr	r3, [r7, #16]
}
 800343e:	0018      	movs	r0, r3
 8003440:	46bd      	mov	sp, r7
 8003442:	b006      	add	sp, #24
 8003444:	bd80      	pop	{r7, pc}
 8003446:	46c0      	nop			@ (mov r8, r8)
 8003448:	40021000 	.word	0x40021000
 800344c:	00f42400 	.word	0x00f42400
 8003450:	007a1200 	.word	0x007a1200

08003454 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b086      	sub	sp, #24
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800345c:	2313      	movs	r3, #19
 800345e:	18fb      	adds	r3, r7, r3
 8003460:	2200      	movs	r2, #0
 8003462:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003464:	2312      	movs	r3, #18
 8003466:	18fb      	adds	r3, r7, r3
 8003468:	2200      	movs	r2, #0
 800346a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	2380      	movs	r3, #128	@ 0x80
 8003472:	029b      	lsls	r3, r3, #10
 8003474:	4013      	ands	r3, r2
 8003476:	d100      	bne.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003478:	e0a3      	b.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800347a:	2011      	movs	r0, #17
 800347c:	183b      	adds	r3, r7, r0
 800347e:	2200      	movs	r2, #0
 8003480:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003482:	4ba5      	ldr	r3, [pc, #660]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003484:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003486:	2380      	movs	r3, #128	@ 0x80
 8003488:	055b      	lsls	r3, r3, #21
 800348a:	4013      	ands	r3, r2
 800348c:	d110      	bne.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800348e:	4ba2      	ldr	r3, [pc, #648]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003490:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003492:	4ba1      	ldr	r3, [pc, #644]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003494:	2180      	movs	r1, #128	@ 0x80
 8003496:	0549      	lsls	r1, r1, #21
 8003498:	430a      	orrs	r2, r1
 800349a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800349c:	4b9e      	ldr	r3, [pc, #632]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800349e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034a0:	2380      	movs	r3, #128	@ 0x80
 80034a2:	055b      	lsls	r3, r3, #21
 80034a4:	4013      	ands	r3, r2
 80034a6:	60bb      	str	r3, [r7, #8]
 80034a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034aa:	183b      	adds	r3, r7, r0
 80034ac:	2201      	movs	r2, #1
 80034ae:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034b0:	4b9a      	ldr	r3, [pc, #616]	@ (800371c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	4b99      	ldr	r3, [pc, #612]	@ (800371c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80034b6:	2180      	movs	r1, #128	@ 0x80
 80034b8:	0049      	lsls	r1, r1, #1
 80034ba:	430a      	orrs	r2, r1
 80034bc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80034be:	f7fe fa45 	bl	800194c <HAL_GetTick>
 80034c2:	0003      	movs	r3, r0
 80034c4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80034c6:	e00b      	b.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034c8:	f7fe fa40 	bl	800194c <HAL_GetTick>
 80034cc:	0002      	movs	r2, r0
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	2b02      	cmp	r3, #2
 80034d4:	d904      	bls.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80034d6:	2313      	movs	r3, #19
 80034d8:	18fb      	adds	r3, r7, r3
 80034da:	2203      	movs	r2, #3
 80034dc:	701a      	strb	r2, [r3, #0]
        break;
 80034de:	e005      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80034e0:	4b8e      	ldr	r3, [pc, #568]	@ (800371c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	2380      	movs	r3, #128	@ 0x80
 80034e6:	005b      	lsls	r3, r3, #1
 80034e8:	4013      	ands	r3, r2
 80034ea:	d0ed      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80034ec:	2313      	movs	r3, #19
 80034ee:	18fb      	adds	r3, r7, r3
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d154      	bne.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80034f6:	4b88      	ldr	r3, [pc, #544]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80034f8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80034fa:	23c0      	movs	r3, #192	@ 0xc0
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	4013      	ands	r3, r2
 8003500:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d019      	beq.n	800353c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800350c:	697a      	ldr	r2, [r7, #20]
 800350e:	429a      	cmp	r2, r3
 8003510:	d014      	beq.n	800353c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003512:	4b81      	ldr	r3, [pc, #516]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003514:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003516:	4a82      	ldr	r2, [pc, #520]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003518:	4013      	ands	r3, r2
 800351a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800351c:	4b7e      	ldr	r3, [pc, #504]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800351e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003520:	4b7d      	ldr	r3, [pc, #500]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003522:	2180      	movs	r1, #128	@ 0x80
 8003524:	0249      	lsls	r1, r1, #9
 8003526:	430a      	orrs	r2, r1
 8003528:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800352a:	4b7b      	ldr	r3, [pc, #492]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800352c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800352e:	4b7a      	ldr	r3, [pc, #488]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003530:	497c      	ldr	r1, [pc, #496]	@ (8003724 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8003532:	400a      	ands	r2, r1
 8003534:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003536:	4b78      	ldr	r3, [pc, #480]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003538:	697a      	ldr	r2, [r7, #20]
 800353a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	2201      	movs	r2, #1
 8003540:	4013      	ands	r3, r2
 8003542:	d016      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003544:	f7fe fa02 	bl	800194c <HAL_GetTick>
 8003548:	0003      	movs	r3, r0
 800354a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800354c:	e00c      	b.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800354e:	f7fe f9fd 	bl	800194c <HAL_GetTick>
 8003552:	0002      	movs	r2, r0
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	1ad3      	subs	r3, r2, r3
 8003558:	4a73      	ldr	r2, [pc, #460]	@ (8003728 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d904      	bls.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800355e:	2313      	movs	r3, #19
 8003560:	18fb      	adds	r3, r7, r3
 8003562:	2203      	movs	r2, #3
 8003564:	701a      	strb	r2, [r3, #0]
            break;
 8003566:	e004      	b.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003568:	4b6b      	ldr	r3, [pc, #428]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800356a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800356c:	2202      	movs	r2, #2
 800356e:	4013      	ands	r3, r2
 8003570:	d0ed      	beq.n	800354e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8003572:	2313      	movs	r3, #19
 8003574:	18fb      	adds	r3, r7, r3
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d10a      	bne.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800357c:	4b66      	ldr	r3, [pc, #408]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800357e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003580:	4a67      	ldr	r2, [pc, #412]	@ (8003720 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003582:	4013      	ands	r3, r2
 8003584:	0019      	movs	r1, r3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800358a:	4b63      	ldr	r3, [pc, #396]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800358c:	430a      	orrs	r2, r1
 800358e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003590:	e00c      	b.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003592:	2312      	movs	r3, #18
 8003594:	18fb      	adds	r3, r7, r3
 8003596:	2213      	movs	r2, #19
 8003598:	18ba      	adds	r2, r7, r2
 800359a:	7812      	ldrb	r2, [r2, #0]
 800359c:	701a      	strb	r2, [r3, #0]
 800359e:	e005      	b.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035a0:	2312      	movs	r3, #18
 80035a2:	18fb      	adds	r3, r7, r3
 80035a4:	2213      	movs	r2, #19
 80035a6:	18ba      	adds	r2, r7, r2
 80035a8:	7812      	ldrb	r2, [r2, #0]
 80035aa:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80035ac:	2311      	movs	r3, #17
 80035ae:	18fb      	adds	r3, r7, r3
 80035b0:	781b      	ldrb	r3, [r3, #0]
 80035b2:	2b01      	cmp	r3, #1
 80035b4:	d105      	bne.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035b6:	4b58      	ldr	r3, [pc, #352]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80035ba:	4b57      	ldr	r3, [pc, #348]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035bc:	495b      	ldr	r1, [pc, #364]	@ (800372c <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80035be:	400a      	ands	r2, r1
 80035c0:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	2201      	movs	r2, #1
 80035c8:	4013      	ands	r3, r2
 80035ca:	d009      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80035cc:	4b52      	ldr	r3, [pc, #328]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035d0:	2203      	movs	r2, #3
 80035d2:	4393      	bics	r3, r2
 80035d4:	0019      	movs	r1, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	685a      	ldr	r2, [r3, #4]
 80035da:	4b4f      	ldr	r3, [pc, #316]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035dc:	430a      	orrs	r2, r1
 80035de:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2210      	movs	r2, #16
 80035e6:	4013      	ands	r3, r2
 80035e8:	d009      	beq.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80035ea:	4b4b      	ldr	r3, [pc, #300]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035ee:	4a50      	ldr	r2, [pc, #320]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 80035f0:	4013      	ands	r3, r2
 80035f2:	0019      	movs	r1, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	689a      	ldr	r2, [r3, #8]
 80035f8:	4b47      	ldr	r3, [pc, #284]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80035fa:	430a      	orrs	r2, r1
 80035fc:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	2380      	movs	r3, #128	@ 0x80
 8003604:	009b      	lsls	r3, r3, #2
 8003606:	4013      	ands	r3, r2
 8003608:	d009      	beq.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800360a:	4b43      	ldr	r3, [pc, #268]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800360c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800360e:	4a49      	ldr	r2, [pc, #292]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003610:	4013      	ands	r3, r2
 8003612:	0019      	movs	r1, r3
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	695a      	ldr	r2, [r3, #20]
 8003618:	4b3f      	ldr	r3, [pc, #252]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800361a:	430a      	orrs	r2, r1
 800361c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	2380      	movs	r3, #128	@ 0x80
 8003624:	00db      	lsls	r3, r3, #3
 8003626:	4013      	ands	r3, r2
 8003628:	d009      	beq.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800362a:	4b3b      	ldr	r3, [pc, #236]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800362c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800362e:	4a42      	ldr	r2, [pc, #264]	@ (8003738 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003630:	4013      	ands	r3, r2
 8003632:	0019      	movs	r1, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	699a      	ldr	r2, [r3, #24]
 8003638:	4b37      	ldr	r3, [pc, #220]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800363a:	430a      	orrs	r2, r1
 800363c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	2220      	movs	r2, #32
 8003644:	4013      	ands	r3, r2
 8003646:	d009      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003648:	4b33      	ldr	r3, [pc, #204]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800364a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800364c:	4a3b      	ldr	r2, [pc, #236]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800364e:	4013      	ands	r3, r2
 8003650:	0019      	movs	r1, r3
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	68da      	ldr	r2, [r3, #12]
 8003656:	4b30      	ldr	r3, [pc, #192]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003658:	430a      	orrs	r2, r1
 800365a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	2380      	movs	r3, #128	@ 0x80
 8003662:	01db      	lsls	r3, r3, #7
 8003664:	4013      	ands	r3, r2
 8003666:	d015      	beq.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003668:	4b2b      	ldr	r3, [pc, #172]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800366a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	0899      	lsrs	r1, r3, #2
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	69da      	ldr	r2, [r3, #28]
 8003674:	4b28      	ldr	r3, [pc, #160]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003676:	430a      	orrs	r2, r1
 8003678:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	69da      	ldr	r2, [r3, #28]
 800367e:	2380      	movs	r3, #128	@ 0x80
 8003680:	05db      	lsls	r3, r3, #23
 8003682:	429a      	cmp	r2, r3
 8003684:	d106      	bne.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003686:	4b24      	ldr	r3, [pc, #144]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003688:	68da      	ldr	r2, [r3, #12]
 800368a:	4b23      	ldr	r3, [pc, #140]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800368c:	2180      	movs	r1, #128	@ 0x80
 800368e:	0249      	lsls	r1, r1, #9
 8003690:	430a      	orrs	r2, r1
 8003692:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	2380      	movs	r3, #128	@ 0x80
 800369a:	039b      	lsls	r3, r3, #14
 800369c:	4013      	ands	r3, r2
 800369e:	d016      	beq.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80036a0:	4b1d      	ldr	r3, [pc, #116]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036a4:	4a26      	ldr	r2, [pc, #152]	@ (8003740 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80036a6:	4013      	ands	r3, r2
 80036a8:	0019      	movs	r1, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a1a      	ldr	r2, [r3, #32]
 80036ae:	4b1a      	ldr	r3, [pc, #104]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036b0:	430a      	orrs	r2, r1
 80036b2:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a1a      	ldr	r2, [r3, #32]
 80036b8:	2380      	movs	r3, #128	@ 0x80
 80036ba:	03db      	lsls	r3, r3, #15
 80036bc:	429a      	cmp	r2, r3
 80036be:	d106      	bne.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80036c0:	4b15      	ldr	r3, [pc, #84]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036c2:	68da      	ldr	r2, [r3, #12]
 80036c4:	4b14      	ldr	r3, [pc, #80]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036c6:	2180      	movs	r1, #128	@ 0x80
 80036c8:	0449      	lsls	r1, r1, #17
 80036ca:	430a      	orrs	r2, r1
 80036cc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	2380      	movs	r3, #128	@ 0x80
 80036d4:	011b      	lsls	r3, r3, #4
 80036d6:	4013      	ands	r3, r2
 80036d8:	d016      	beq.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80036da:	4b0f      	ldr	r3, [pc, #60]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036de:	4a19      	ldr	r2, [pc, #100]	@ (8003744 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80036e0:	4013      	ands	r3, r2
 80036e2:	0019      	movs	r1, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	691a      	ldr	r2, [r3, #16]
 80036e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036ea:	430a      	orrs	r2, r1
 80036ec:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	691a      	ldr	r2, [r3, #16]
 80036f2:	2380      	movs	r3, #128	@ 0x80
 80036f4:	01db      	lsls	r3, r3, #7
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d106      	bne.n	8003708 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80036fa:	4b07      	ldr	r3, [pc, #28]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80036fc:	68da      	ldr	r2, [r3, #12]
 80036fe:	4b06      	ldr	r3, [pc, #24]	@ (8003718 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003700:	2180      	movs	r1, #128	@ 0x80
 8003702:	0249      	lsls	r1, r1, #9
 8003704:	430a      	orrs	r2, r1
 8003706:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003708:	2312      	movs	r3, #18
 800370a:	18fb      	adds	r3, r7, r3
 800370c:	781b      	ldrb	r3, [r3, #0]
}
 800370e:	0018      	movs	r0, r3
 8003710:	46bd      	mov	sp, r7
 8003712:	b006      	add	sp, #24
 8003714:	bd80      	pop	{r7, pc}
 8003716:	46c0      	nop			@ (mov r8, r8)
 8003718:	40021000 	.word	0x40021000
 800371c:	40007000 	.word	0x40007000
 8003720:	fffffcff 	.word	0xfffffcff
 8003724:	fffeffff 	.word	0xfffeffff
 8003728:	00001388 	.word	0x00001388
 800372c:	efffffff 	.word	0xefffffff
 8003730:	fffff3ff 	.word	0xfffff3ff
 8003734:	fff3ffff 	.word	0xfff3ffff
 8003738:	ffcfffff 	.word	0xffcfffff
 800373c:	ffffcfff 	.word	0xffffcfff
 8003740:	ffbfffff 	.word	0xffbfffff
 8003744:	ffff3fff 	.word	0xffff3fff

08003748 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003748:	b5b0      	push	{r4, r5, r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003750:	230f      	movs	r3, #15
 8003752:	18fb      	adds	r3, r7, r3
 8003754:	2201      	movs	r2, #1
 8003756:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d100      	bne.n	8003760 <HAL_RTC_Init+0x18>
 800375e:	e08c      	b.n	800387a <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2229      	movs	r2, #41	@ 0x29
 8003764:	5c9b      	ldrb	r3, [r3, r2]
 8003766:	b2db      	uxtb	r3, r3
 8003768:	2b00      	cmp	r3, #0
 800376a:	d10b      	bne.n	8003784 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2228      	movs	r2, #40	@ 0x28
 8003770:	2100      	movs	r1, #0
 8003772:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2288      	movs	r2, #136	@ 0x88
 8003778:	0212      	lsls	r2, r2, #8
 800377a:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	0018      	movs	r0, r3
 8003780:	f7fd ff34 	bl	80015ec <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2229      	movs	r2, #41	@ 0x29
 8003788:	2102      	movs	r1, #2
 800378a:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	2210      	movs	r2, #16
 8003794:	4013      	ands	r3, r2
 8003796:	2b10      	cmp	r3, #16
 8003798:	d062      	beq.n	8003860 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	22ca      	movs	r2, #202	@ 0xca
 80037a0:	625a      	str	r2, [r3, #36]	@ 0x24
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2253      	movs	r2, #83	@ 0x53
 80037a8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80037aa:	250f      	movs	r5, #15
 80037ac:	197c      	adds	r4, r7, r5
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	0018      	movs	r0, r3
 80037b2:	f000 fbf3 	bl	8003f9c <RTC_EnterInitMode>
 80037b6:	0003      	movs	r3, r0
 80037b8:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80037ba:	0028      	movs	r0, r5
 80037bc:	183b      	adds	r3, r7, r0
 80037be:	781b      	ldrb	r3, [r3, #0]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d12c      	bne.n	800381e <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	699a      	ldr	r2, [r3, #24]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	492e      	ldr	r1, [pc, #184]	@ (8003888 <HAL_RTC_Init+0x140>)
 80037d0:	400a      	ands	r2, r1
 80037d2:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	6999      	ldr	r1, [r3, #24]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	689a      	ldr	r2, [r3, #8]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	695b      	ldr	r3, [r3, #20]
 80037e2:	431a      	orrs	r2, r3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	69db      	ldr	r3, [r3, #28]
 80037e8:	431a      	orrs	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	430a      	orrs	r2, r1
 80037f0:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	6912      	ldr	r2, [r2, #16]
 80037fa:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	6919      	ldr	r1, [r3, #16]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	041a      	lsls	r2, r3, #16
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	430a      	orrs	r2, r1
 800380e:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8003810:	183c      	adds	r4, r7, r0
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	0018      	movs	r0, r3
 8003816:	f000 fc03 	bl	8004020 <RTC_ExitInitMode>
 800381a:	0003      	movs	r3, r0
 800381c:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 800381e:	230f      	movs	r3, #15
 8003820:	18fb      	adds	r3, r7, r3
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d116      	bne.n	8003856 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	699a      	ldr	r2, [r3, #24]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	00d2      	lsls	r2, r2, #3
 8003834:	08d2      	lsrs	r2, r2, #3
 8003836:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	6999      	ldr	r1, [r3, #24]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6a1b      	ldr	r3, [r3, #32]
 8003846:	431a      	orrs	r2, r3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	699b      	ldr	r3, [r3, #24]
 800384c:	431a      	orrs	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	430a      	orrs	r2, r1
 8003854:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	22ff      	movs	r2, #255	@ 0xff
 800385c:	625a      	str	r2, [r3, #36]	@ 0x24
 800385e:	e003      	b.n	8003868 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8003860:	230f      	movs	r3, #15
 8003862:	18fb      	adds	r3, r7, r3
 8003864:	2200      	movs	r2, #0
 8003866:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8003868:	230f      	movs	r3, #15
 800386a:	18fb      	adds	r3, r7, r3
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d103      	bne.n	800387a <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2229      	movs	r2, #41	@ 0x29
 8003876:	2101      	movs	r1, #1
 8003878:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800387a:	230f      	movs	r3, #15
 800387c:	18fb      	adds	r3, r7, r3
 800387e:	781b      	ldrb	r3, [r3, #0]
}
 8003880:	0018      	movs	r0, r3
 8003882:	46bd      	mov	sp, r7
 8003884:	b004      	add	sp, #16
 8003886:	bdb0      	pop	{r4, r5, r7, pc}
 8003888:	fb8fffbf 	.word	0xfb8fffbf

0800388c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800388c:	b5b0      	push	{r4, r5, r7, lr}
 800388e:	b086      	sub	sp, #24
 8003890:	af00      	add	r7, sp, #0
 8003892:	60f8      	str	r0, [r7, #12]
 8003894:	60b9      	str	r1, [r7, #8]
 8003896:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2228      	movs	r2, #40	@ 0x28
 800389c:	5c9b      	ldrb	r3, [r3, r2]
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d101      	bne.n	80038a6 <HAL_RTC_SetTime+0x1a>
 80038a2:	2302      	movs	r3, #2
 80038a4:	e092      	b.n	80039cc <HAL_RTC_SetTime+0x140>
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2228      	movs	r2, #40	@ 0x28
 80038aa:	2101      	movs	r1, #1
 80038ac:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2229      	movs	r2, #41	@ 0x29
 80038b2:	2102      	movs	r1, #2
 80038b4:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	22ca      	movs	r2, #202	@ 0xca
 80038bc:	625a      	str	r2, [r3, #36]	@ 0x24
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	2253      	movs	r2, #83	@ 0x53
 80038c4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80038c6:	2513      	movs	r5, #19
 80038c8:	197c      	adds	r4, r7, r5
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	0018      	movs	r0, r3
 80038ce:	f000 fb65 	bl	8003f9c <RTC_EnterInitMode>
 80038d2:	0003      	movs	r3, r0
 80038d4:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80038d6:	197b      	adds	r3, r7, r5
 80038d8:	781b      	ldrb	r3, [r3, #0]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d162      	bne.n	80039a4 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d125      	bne.n	8003930 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	699b      	ldr	r3, [r3, #24]
 80038ea:	2240      	movs	r2, #64	@ 0x40
 80038ec:	4013      	ands	r3, r2
 80038ee:	d102      	bne.n	80038f6 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	2200      	movs	r2, #0
 80038f4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	781b      	ldrb	r3, [r3, #0]
 80038fa:	0018      	movs	r0, r3
 80038fc:	f000 fbd4 	bl	80040a8 <RTC_ByteToBcd2>
 8003900:	0003      	movs	r3, r0
 8003902:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	785b      	ldrb	r3, [r3, #1]
 8003908:	0018      	movs	r0, r3
 800390a:	f000 fbcd 	bl	80040a8 <RTC_ByteToBcd2>
 800390e:	0003      	movs	r3, r0
 8003910:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003912:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	789b      	ldrb	r3, [r3, #2]
 8003918:	0018      	movs	r0, r3
 800391a:	f000 fbc5 	bl	80040a8 <RTC_ByteToBcd2>
 800391e:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003920:	0022      	movs	r2, r4
 8003922:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	78db      	ldrb	r3, [r3, #3]
 8003928:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800392a:	4313      	orrs	r3, r2
 800392c:	617b      	str	r3, [r7, #20]
 800392e:	e017      	b.n	8003960 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	2240      	movs	r2, #64	@ 0x40
 8003938:	4013      	ands	r3, r2
 800393a:	d102      	bne.n	8003942 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	2200      	movs	r2, #0
 8003940:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	785b      	ldrb	r3, [r3, #1]
 800394c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800394e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003950:	68ba      	ldr	r2, [r7, #8]
 8003952:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003954:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	78db      	ldrb	r3, [r3, #3]
 800395a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800395c:	4313      	orrs	r3, r2
 800395e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	697a      	ldr	r2, [r7, #20]
 8003966:	491b      	ldr	r1, [pc, #108]	@ (80039d4 <HAL_RTC_SetTime+0x148>)
 8003968:	400a      	ands	r2, r1
 800396a:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	699a      	ldr	r2, [r3, #24]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4918      	ldr	r1, [pc, #96]	@ (80039d8 <HAL_RTC_SetTime+0x14c>)
 8003978:	400a      	ands	r2, r1
 800397a:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	6999      	ldr	r1, [r3, #24]
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	68da      	ldr	r2, [r3, #12]
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	431a      	orrs	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	430a      	orrs	r2, r1
 8003992:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003994:	2313      	movs	r3, #19
 8003996:	18fc      	adds	r4, r7, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	0018      	movs	r0, r3
 800399c:	f000 fb40 	bl	8004020 <RTC_ExitInitMode>
 80039a0:	0003      	movs	r3, r0
 80039a2:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	22ff      	movs	r2, #255	@ 0xff
 80039aa:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 80039ac:	2313      	movs	r3, #19
 80039ae:	18fb      	adds	r3, r7, r3
 80039b0:	781b      	ldrb	r3, [r3, #0]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d103      	bne.n	80039be <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2229      	movs	r2, #41	@ 0x29
 80039ba:	2101      	movs	r1, #1
 80039bc:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2228      	movs	r2, #40	@ 0x28
 80039c2:	2100      	movs	r1, #0
 80039c4:	5499      	strb	r1, [r3, r2]

  return status;
 80039c6:	2313      	movs	r3, #19
 80039c8:	18fb      	adds	r3, r7, r3
 80039ca:	781b      	ldrb	r3, [r3, #0]
}
 80039cc:	0018      	movs	r0, r3
 80039ce:	46bd      	mov	sp, r7
 80039d0:	b006      	add	sp, #24
 80039d2:	bdb0      	pop	{r4, r5, r7, pc}
 80039d4:	007f7f7f 	.word	0x007f7f7f
 80039d8:	fffbffff 	.word	0xfffbffff

080039dc <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b086      	sub	sp, #24
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	689a      	ldr	r2, [r3, #8]
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	691b      	ldr	r3, [r3, #16]
 80039f8:	045b      	lsls	r3, r3, #17
 80039fa:	0c5a      	lsrs	r2, r3, #17
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a22      	ldr	r2, [pc, #136]	@ (8003a90 <HAL_RTC_GetTime+0xb4>)
 8003a08:	4013      	ands	r3, r2
 8003a0a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	0c1b      	lsrs	r3, r3, #16
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	223f      	movs	r2, #63	@ 0x3f
 8003a14:	4013      	ands	r3, r2
 8003a16:	b2da      	uxtb	r2, r3
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	0a1b      	lsrs	r3, r3, #8
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	227f      	movs	r2, #127	@ 0x7f
 8003a24:	4013      	ands	r3, r2
 8003a26:	b2da      	uxtb	r2, r3
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	227f      	movs	r2, #127	@ 0x7f
 8003a32:	4013      	ands	r3, r2
 8003a34:	b2da      	uxtb	r2, r3
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	0d9b      	lsrs	r3, r3, #22
 8003a3e:	b2db      	uxtb	r3, r3
 8003a40:	2201      	movs	r2, #1
 8003a42:	4013      	ands	r3, r2
 8003a44:	b2da      	uxtb	r2, r3
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d11a      	bne.n	8003a86 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	0018      	movs	r0, r3
 8003a56:	f000 fb4f 	bl	80040f8 <RTC_Bcd2ToByte>
 8003a5a:	0003      	movs	r3, r0
 8003a5c:	001a      	movs	r2, r3
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	785b      	ldrb	r3, [r3, #1]
 8003a66:	0018      	movs	r0, r3
 8003a68:	f000 fb46 	bl	80040f8 <RTC_Bcd2ToByte>
 8003a6c:	0003      	movs	r3, r0
 8003a6e:	001a      	movs	r2, r3
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	789b      	ldrb	r3, [r3, #2]
 8003a78:	0018      	movs	r0, r3
 8003a7a:	f000 fb3d 	bl	80040f8 <RTC_Bcd2ToByte>
 8003a7e:	0003      	movs	r3, r0
 8003a80:	001a      	movs	r2, r3
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	0018      	movs	r0, r3
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	b006      	add	sp, #24
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	007f7f7f 	.word	0x007f7f7f

08003a94 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003a94:	b5b0      	push	{r4, r5, r7, lr}
 8003a96:	b086      	sub	sp, #24
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2228      	movs	r2, #40	@ 0x28
 8003aa4:	5c9b      	ldrb	r3, [r3, r2]
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	d101      	bne.n	8003aae <HAL_RTC_SetDate+0x1a>
 8003aaa:	2302      	movs	r3, #2
 8003aac:	e07e      	b.n	8003bac <HAL_RTC_SetDate+0x118>
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2228      	movs	r2, #40	@ 0x28
 8003ab2:	2101      	movs	r1, #1
 8003ab4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2229      	movs	r2, #41	@ 0x29
 8003aba:	2102      	movs	r1, #2
 8003abc:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d10e      	bne.n	8003ae2 <HAL_RTC_SetDate+0x4e>
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	785b      	ldrb	r3, [r3, #1]
 8003ac8:	001a      	movs	r2, r3
 8003aca:	2310      	movs	r3, #16
 8003acc:	4013      	ands	r3, r2
 8003ace:	d008      	beq.n	8003ae2 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	785b      	ldrb	r3, [r3, #1]
 8003ad4:	2210      	movs	r2, #16
 8003ad6:	4393      	bics	r3, r2
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	330a      	adds	r3, #10
 8003adc:	b2da      	uxtb	r2, r3
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d11c      	bne.n	8003b22 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	78db      	ldrb	r3, [r3, #3]
 8003aec:	0018      	movs	r0, r3
 8003aee:	f000 fadb 	bl	80040a8 <RTC_ByteToBcd2>
 8003af2:	0003      	movs	r3, r0
 8003af4:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	785b      	ldrb	r3, [r3, #1]
 8003afa:	0018      	movs	r0, r3
 8003afc:	f000 fad4 	bl	80040a8 <RTC_ByteToBcd2>
 8003b00:	0003      	movs	r3, r0
 8003b02:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003b04:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	789b      	ldrb	r3, [r3, #2]
 8003b0a:	0018      	movs	r0, r3
 8003b0c:	f000 facc 	bl	80040a8 <RTC_ByteToBcd2>
 8003b10:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003b12:	0022      	movs	r2, r4
 8003b14:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	617b      	str	r3, [r7, #20]
 8003b20:	e00e      	b.n	8003b40 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	78db      	ldrb	r3, [r3, #3]
 8003b26:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	785b      	ldrb	r3, [r3, #1]
 8003b2c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003b2e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8003b30:	68ba      	ldr	r2, [r7, #8]
 8003b32:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003b34:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	22ca      	movs	r2, #202	@ 0xca
 8003b46:	625a      	str	r2, [r3, #36]	@ 0x24
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2253      	movs	r2, #83	@ 0x53
 8003b4e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003b50:	2513      	movs	r5, #19
 8003b52:	197c      	adds	r4, r7, r5
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	0018      	movs	r0, r3
 8003b58:	f000 fa20 	bl	8003f9c <RTC_EnterInitMode>
 8003b5c:	0003      	movs	r3, r0
 8003b5e:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8003b60:	0028      	movs	r0, r5
 8003b62:	183b      	adds	r3, r7, r0
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d10c      	bne.n	8003b84 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	697a      	ldr	r2, [r7, #20]
 8003b70:	4910      	ldr	r1, [pc, #64]	@ (8003bb4 <HAL_RTC_SetDate+0x120>)
 8003b72:	400a      	ands	r2, r1
 8003b74:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003b76:	183c      	adds	r4, r7, r0
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	0018      	movs	r0, r3
 8003b7c:	f000 fa50 	bl	8004020 <RTC_ExitInitMode>
 8003b80:	0003      	movs	r3, r0
 8003b82:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	22ff      	movs	r2, #255	@ 0xff
 8003b8a:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8003b8c:	2313      	movs	r3, #19
 8003b8e:	18fb      	adds	r3, r7, r3
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d103      	bne.n	8003b9e <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2229      	movs	r2, #41	@ 0x29
 8003b9a:	2101      	movs	r1, #1
 8003b9c:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2228      	movs	r2, #40	@ 0x28
 8003ba2:	2100      	movs	r1, #0
 8003ba4:	5499      	strb	r1, [r3, r2]

  return status;
 8003ba6:	2313      	movs	r3, #19
 8003ba8:	18fb      	adds	r3, r7, r3
 8003baa:	781b      	ldrb	r3, [r3, #0]
}
 8003bac:	0018      	movs	r0, r3
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	b006      	add	sp, #24
 8003bb2:	bdb0      	pop	{r4, r5, r7, pc}
 8003bb4:	00ffff3f 	.word	0x00ffff3f

08003bb8 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b086      	sub	sp, #24
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	60b9      	str	r1, [r7, #8]
 8003bc2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	4a21      	ldr	r2, [pc, #132]	@ (8003c50 <HAL_RTC_GetDate+0x98>)
 8003bcc:	4013      	ands	r3, r2
 8003bce:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003bd0:	697b      	ldr	r3, [r7, #20]
 8003bd2:	0c1b      	lsrs	r3, r3, #16
 8003bd4:	b2da      	uxtb	r2, r3
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	0a1b      	lsrs	r3, r3, #8
 8003bde:	b2db      	uxtb	r3, r3
 8003be0:	221f      	movs	r2, #31
 8003be2:	4013      	ands	r3, r2
 8003be4:	b2da      	uxtb	r2, r3
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	223f      	movs	r2, #63	@ 0x3f
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	b2da      	uxtb	r2, r3
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	0b5b      	lsrs	r3, r3, #13
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	2207      	movs	r2, #7
 8003c00:	4013      	ands	r3, r2
 8003c02:	b2da      	uxtb	r2, r3
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d11a      	bne.n	8003c44 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	78db      	ldrb	r3, [r3, #3]
 8003c12:	0018      	movs	r0, r3
 8003c14:	f000 fa70 	bl	80040f8 <RTC_Bcd2ToByte>
 8003c18:	0003      	movs	r3, r0
 8003c1a:	001a      	movs	r2, r3
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	785b      	ldrb	r3, [r3, #1]
 8003c24:	0018      	movs	r0, r3
 8003c26:	f000 fa67 	bl	80040f8 <RTC_Bcd2ToByte>
 8003c2a:	0003      	movs	r3, r0
 8003c2c:	001a      	movs	r2, r3
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	789b      	ldrb	r3, [r3, #2]
 8003c36:	0018      	movs	r0, r3
 8003c38:	f000 fa5e 	bl	80040f8 <RTC_Bcd2ToByte>
 8003c3c:	0003      	movs	r3, r0
 8003c3e:	001a      	movs	r2, r3
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	0018      	movs	r0, r3
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	b006      	add	sp, #24
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	46c0      	nop			@ (mov r8, r8)
 8003c50:	00ffff3f 	.word	0x00ffff3f

08003c54 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003c54:	b590      	push	{r4, r7, lr}
 8003c56:	b089      	sub	sp, #36	@ 0x24
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	60b9      	str	r1, [r7, #8]
 8003c5e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2228      	movs	r2, #40	@ 0x28
 8003c64:	5c9b      	ldrb	r3, [r3, r2]
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d101      	bne.n	8003c6e <HAL_RTC_SetAlarm_IT+0x1a>
 8003c6a:	2302      	movs	r3, #2
 8003c6c:	e127      	b.n	8003ebe <HAL_RTC_SetAlarm_IT+0x26a>
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2228      	movs	r2, #40	@ 0x28
 8003c72:	2101      	movs	r1, #1
 8003c74:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2229      	movs	r2, #41	@ 0x29
 8003c7a:	2102      	movs	r1, #2
 8003c7c:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d136      	bne.n	8003cf2 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	2240      	movs	r2, #64	@ 0x40
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	d102      	bne.n	8003c96 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	2200      	movs	r2, #0
 8003c94:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	0018      	movs	r0, r3
 8003c9c:	f000 fa04 	bl	80040a8 <RTC_ByteToBcd2>
 8003ca0:	0003      	movs	r3, r0
 8003ca2:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	785b      	ldrb	r3, [r3, #1]
 8003ca8:	0018      	movs	r0, r3
 8003caa:	f000 f9fd 	bl	80040a8 <RTC_ByteToBcd2>
 8003cae:	0003      	movs	r3, r0
 8003cb0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003cb2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	789b      	ldrb	r3, [r3, #2]
 8003cb8:	0018      	movs	r0, r3
 8003cba:	f000 f9f5 	bl	80040a8 <RTC_ByteToBcd2>
 8003cbe:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003cc0:	0022      	movs	r2, r4
 8003cc2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	78db      	ldrb	r3, [r3, #3]
 8003cc8:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003cca:	431a      	orrs	r2, r3
 8003ccc:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	2220      	movs	r2, #32
 8003cd2:	5c9b      	ldrb	r3, [r3, r2]
 8003cd4:	0018      	movs	r0, r3
 8003cd6:	f000 f9e7 	bl	80040a8 <RTC_ByteToBcd2>
 8003cda:	0003      	movs	r3, r0
 8003cdc:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003cde:	0022      	movs	r2, r4
 8003ce0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003ce6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003cec:	4313      	orrs	r3, r2
 8003cee:	61fb      	str	r3, [r7, #28]
 8003cf0:	e022      	b.n	8003d38 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	2240      	movs	r2, #64	@ 0x40
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	d102      	bne.n	8003d04 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	2200      	movs	r2, #0
 8003d02:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	781b      	ldrb	r3, [r3, #0]
 8003d08:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	785b      	ldrb	r3, [r3, #1]
 8003d0e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003d10:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003d12:	68ba      	ldr	r2, [r7, #8]
 8003d14:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003d16:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	78db      	ldrb	r3, [r3, #3]
 8003d1c:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003d1e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	2120      	movs	r1, #32
 8003d24:	5c5b      	ldrb	r3, [r3, r1]
 8003d26:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003d28:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003d2e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003d34:	4313      	orrs	r3, r2
 8003d36:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	685a      	ldr	r2, [r3, #4]
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	22ca      	movs	r2, #202	@ 0xca
 8003d4a:	625a      	str	r2, [r3, #36]	@ 0x24
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	2253      	movs	r2, #83	@ 0x53
 8003d52:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d58:	2380      	movs	r3, #128	@ 0x80
 8003d5a:	005b      	lsls	r3, r3, #1
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d14c      	bne.n	8003dfa <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	699a      	ldr	r2, [r3, #24]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4957      	ldr	r1, [pc, #348]	@ (8003ec8 <HAL_RTC_SetAlarm_IT+0x274>)
 8003d6c:	400a      	ands	r2, r1
 8003d6e:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	2101      	movs	r1, #1
 8003d7c:	430a      	orrs	r2, r1
 8003d7e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8003d80:	f7fd fde4 	bl	800194c <HAL_GetTick>
 8003d84:	0003      	movs	r3, r0
 8003d86:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003d88:	e016      	b.n	8003db8 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003d8a:	f7fd fddf 	bl	800194c <HAL_GetTick>
 8003d8e:	0002      	movs	r2, r0
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	1ad2      	subs	r2, r2, r3
 8003d94:	23fa      	movs	r3, #250	@ 0xfa
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d90d      	bls.n	8003db8 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	22ff      	movs	r2, #255	@ 0xff
 8003da2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2229      	movs	r2, #41	@ 0x29
 8003da8:	2103      	movs	r1, #3
 8003daa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2228      	movs	r2, #40	@ 0x28
 8003db0:	2100      	movs	r1, #0
 8003db2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003db4:	2303      	movs	r3, #3
 8003db6:	e082      	b.n	8003ebe <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	d0e2      	beq.n	8003d8a <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	69fa      	ldr	r2, [r7, #28]
 8003dca:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	69ba      	ldr	r2, [r7, #24]
 8003dd2:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	699a      	ldr	r2, [r3, #24]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	2180      	movs	r1, #128	@ 0x80
 8003de0:	0049      	lsls	r1, r1, #1
 8003de2:	430a      	orrs	r2, r1
 8003de4:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	699a      	ldr	r2, [r3, #24]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2180      	movs	r1, #128	@ 0x80
 8003df2:	0149      	lsls	r1, r1, #5
 8003df4:	430a      	orrs	r2, r1
 8003df6:	619a      	str	r2, [r3, #24]
 8003df8:	e04b      	b.n	8003e92 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	699a      	ldr	r2, [r3, #24]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4931      	ldr	r1, [pc, #196]	@ (8003ecc <HAL_RTC_SetAlarm_IT+0x278>)
 8003e06:	400a      	ands	r2, r1
 8003e08:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2102      	movs	r1, #2
 8003e16:	430a      	orrs	r2, r1
 8003e18:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 8003e1a:	f7fd fd97 	bl	800194c <HAL_GetTick>
 8003e1e:	0003      	movs	r3, r0
 8003e20:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003e22:	e016      	b.n	8003e52 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003e24:	f7fd fd92 	bl	800194c <HAL_GetTick>
 8003e28:	0002      	movs	r2, r0
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	1ad2      	subs	r2, r2, r3
 8003e2e:	23fa      	movs	r3, #250	@ 0xfa
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d90d      	bls.n	8003e52 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	22ff      	movs	r2, #255	@ 0xff
 8003e3c:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2229      	movs	r2, #41	@ 0x29
 8003e42:	2103      	movs	r1, #3
 8003e44:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2228      	movs	r2, #40	@ 0x28
 8003e4a:	2100      	movs	r1, #0
 8003e4c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e035      	b.n	8003ebe <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	2202      	movs	r2, #2
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	d0e2      	beq.n	8003e24 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	69fa      	ldr	r2, [r7, #28]
 8003e64:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	69ba      	ldr	r2, [r7, #24]
 8003e6c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	699a      	ldr	r2, [r3, #24]
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2180      	movs	r1, #128	@ 0x80
 8003e7a:	0089      	lsls	r1, r1, #2
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	699a      	ldr	r2, [r3, #24]
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	2180      	movs	r1, #128	@ 0x80
 8003e8c:	0189      	lsls	r1, r1, #6
 8003e8e:	430a      	orrs	r2, r1
 8003e90:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003e92:	4a0f      	ldr	r2, [pc, #60]	@ (8003ed0 <HAL_RTC_SetAlarm_IT+0x27c>)
 8003e94:	2380      	movs	r3, #128	@ 0x80
 8003e96:	58d3      	ldr	r3, [r2, r3]
 8003e98:	490d      	ldr	r1, [pc, #52]	@ (8003ed0 <HAL_RTC_SetAlarm_IT+0x27c>)
 8003e9a:	2280      	movs	r2, #128	@ 0x80
 8003e9c:	0312      	lsls	r2, r2, #12
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	2280      	movs	r2, #128	@ 0x80
 8003ea2:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	22ff      	movs	r2, #255	@ 0xff
 8003eaa:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2229      	movs	r2, #41	@ 0x29
 8003eb0:	2101      	movs	r1, #1
 8003eb2:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2228      	movs	r2, #40	@ 0x28
 8003eb8:	2100      	movs	r1, #0
 8003eba:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	0018      	movs	r0, r3
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	b009      	add	sp, #36	@ 0x24
 8003ec4:	bd90      	pop	{r4, r7, pc}
 8003ec6:	46c0      	nop			@ (mov r8, r8)
 8003ec8:	fffffeff 	.word	0xfffffeff
 8003ecc:	fffffdff 	.word	0xfffffdff
 8003ed0:	40021800 	.word	0x40021800

08003ed4 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	699a      	ldr	r2, [r3, #24]
 8003ee2:	2380      	movs	r3, #128	@ 0x80
 8003ee4:	015b      	lsls	r3, r3, #5
 8003ee6:	4013      	ands	r3, r2
 8003ee8:	d011      	beq.n	8003f0e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	d00b      	beq.n	8003f0e <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	2101      	movs	r1, #1
 8003f02:	430a      	orrs	r2, r1
 8003f04:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	0018      	movs	r0, r3
 8003f0a:	f7fc fd37 	bl	800097c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	699a      	ldr	r2, [r3, #24]
 8003f14:	2380      	movs	r3, #128	@ 0x80
 8003f16:	019b      	lsls	r3, r3, #6
 8003f18:	4013      	ands	r3, r2
 8003f1a:	d011      	beq.n	8003f40 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f22:	2202      	movs	r2, #2
 8003f24:	4013      	ands	r3, r2
 8003f26:	d00b      	beq.n	8003f40 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	2102      	movs	r1, #2
 8003f34:	430a      	orrs	r2, r1
 8003f36:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	0018      	movs	r0, r3
 8003f3c:	f000 f942 	bl	80041c4 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2229      	movs	r2, #41	@ 0x29
 8003f44:	2101      	movs	r1, #1
 8003f46:	5499      	strb	r1, [r3, r2]
}
 8003f48:	46c0      	nop			@ (mov r8, r8)
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	b002      	add	sp, #8
 8003f4e:	bd80      	pop	{r7, pc}

08003f50 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a0e      	ldr	r2, [pc, #56]	@ (8003f98 <HAL_RTC_WaitForSynchro+0x48>)
 8003f5e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003f60:	f7fd fcf4 	bl	800194c <HAL_GetTick>
 8003f64:	0003      	movs	r3, r0
 8003f66:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8003f68:	e00a      	b.n	8003f80 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003f6a:	f7fd fcef 	bl	800194c <HAL_GetTick>
 8003f6e:	0002      	movs	r2, r0
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	1ad2      	subs	r2, r2, r3
 8003f74:	23fa      	movs	r3, #250	@ 0xfa
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d901      	bls.n	8003f80 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	e006      	b.n	8003f8e <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	2220      	movs	r2, #32
 8003f88:	4013      	ands	r3, r2
 8003f8a:	d0ee      	beq.n	8003f6a <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8003f8c:	2300      	movs	r3, #0
}
 8003f8e:	0018      	movs	r0, r3
 8003f90:	46bd      	mov	sp, r7
 8003f92:	b004      	add	sp, #16
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	46c0      	nop			@ (mov r8, r8)
 8003f98:	0001005f 	.word	0x0001005f

08003f9c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8003fa4:	230f      	movs	r3, #15
 8003fa6:	18fb      	adds	r3, r7, r3
 8003fa8:	2200      	movs	r2, #0
 8003faa:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	2240      	movs	r2, #64	@ 0x40
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	d12c      	bne.n	8004012 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	68da      	ldr	r2, [r3, #12]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	2180      	movs	r1, #128	@ 0x80
 8003fc4:	430a      	orrs	r2, r1
 8003fc6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8003fc8:	f7fd fcc0 	bl	800194c <HAL_GetTick>
 8003fcc:	0003      	movs	r3, r0
 8003fce:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003fd0:	e014      	b.n	8003ffc <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8003fd2:	f7fd fcbb 	bl	800194c <HAL_GetTick>
 8003fd6:	0002      	movs	r2, r0
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	1ad2      	subs	r2, r2, r3
 8003fdc:	200f      	movs	r0, #15
 8003fde:	183b      	adds	r3, r7, r0
 8003fe0:	1839      	adds	r1, r7, r0
 8003fe2:	7809      	ldrb	r1, [r1, #0]
 8003fe4:	7019      	strb	r1, [r3, #0]
 8003fe6:	23fa      	movs	r3, #250	@ 0xfa
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d906      	bls.n	8003ffc <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8003fee:	183b      	adds	r3, r7, r0
 8003ff0:	2203      	movs	r2, #3
 8003ff2:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2229      	movs	r2, #41	@ 0x29
 8003ff8:	2103      	movs	r1, #3
 8003ffa:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	2240      	movs	r2, #64	@ 0x40
 8004004:	4013      	ands	r3, r2
 8004006:	d104      	bne.n	8004012 <RTC_EnterInitMode+0x76>
 8004008:	230f      	movs	r3, #15
 800400a:	18fb      	adds	r3, r7, r3
 800400c:	781b      	ldrb	r3, [r3, #0]
 800400e:	2b03      	cmp	r3, #3
 8004010:	d1df      	bne.n	8003fd2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004012:	230f      	movs	r3, #15
 8004014:	18fb      	adds	r3, r7, r3
 8004016:	781b      	ldrb	r3, [r3, #0]
}
 8004018:	0018      	movs	r0, r3
 800401a:	46bd      	mov	sp, r7
 800401c:	b004      	add	sp, #16
 800401e:	bd80      	pop	{r7, pc}

08004020 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004020:	b590      	push	{r4, r7, lr}
 8004022:	b085      	sub	sp, #20
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004028:	240f      	movs	r4, #15
 800402a:	193b      	adds	r3, r7, r4
 800402c:	2200      	movs	r2, #0
 800402e:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004030:	4b1c      	ldr	r3, [pc, #112]	@ (80040a4 <RTC_ExitInitMode+0x84>)
 8004032:	68da      	ldr	r2, [r3, #12]
 8004034:	4b1b      	ldr	r3, [pc, #108]	@ (80040a4 <RTC_ExitInitMode+0x84>)
 8004036:	2180      	movs	r1, #128	@ 0x80
 8004038:	438a      	bics	r2, r1
 800403a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800403c:	4b19      	ldr	r3, [pc, #100]	@ (80040a4 <RTC_ExitInitMode+0x84>)
 800403e:	699b      	ldr	r3, [r3, #24]
 8004040:	2220      	movs	r2, #32
 8004042:	4013      	ands	r3, r2
 8004044:	d10d      	bne.n	8004062 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	0018      	movs	r0, r3
 800404a:	f7ff ff81 	bl	8003f50 <HAL_RTC_WaitForSynchro>
 800404e:	1e03      	subs	r3, r0, #0
 8004050:	d021      	beq.n	8004096 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2229      	movs	r2, #41	@ 0x29
 8004056:	2103      	movs	r1, #3
 8004058:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800405a:	193b      	adds	r3, r7, r4
 800405c:	2203      	movs	r2, #3
 800405e:	701a      	strb	r2, [r3, #0]
 8004060:	e019      	b.n	8004096 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004062:	4b10      	ldr	r3, [pc, #64]	@ (80040a4 <RTC_ExitInitMode+0x84>)
 8004064:	699a      	ldr	r2, [r3, #24]
 8004066:	4b0f      	ldr	r3, [pc, #60]	@ (80040a4 <RTC_ExitInitMode+0x84>)
 8004068:	2120      	movs	r1, #32
 800406a:	438a      	bics	r2, r1
 800406c:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	0018      	movs	r0, r3
 8004072:	f7ff ff6d 	bl	8003f50 <HAL_RTC_WaitForSynchro>
 8004076:	1e03      	subs	r3, r0, #0
 8004078:	d007      	beq.n	800408a <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2229      	movs	r2, #41	@ 0x29
 800407e:	2103      	movs	r1, #3
 8004080:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8004082:	230f      	movs	r3, #15
 8004084:	18fb      	adds	r3, r7, r3
 8004086:	2203      	movs	r2, #3
 8004088:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800408a:	4b06      	ldr	r3, [pc, #24]	@ (80040a4 <RTC_ExitInitMode+0x84>)
 800408c:	699a      	ldr	r2, [r3, #24]
 800408e:	4b05      	ldr	r3, [pc, #20]	@ (80040a4 <RTC_ExitInitMode+0x84>)
 8004090:	2120      	movs	r1, #32
 8004092:	430a      	orrs	r2, r1
 8004094:	619a      	str	r2, [r3, #24]
  }

  return status;
 8004096:	230f      	movs	r3, #15
 8004098:	18fb      	adds	r3, r7, r3
 800409a:	781b      	ldrb	r3, [r3, #0]
}
 800409c:	0018      	movs	r0, r3
 800409e:	46bd      	mov	sp, r7
 80040a0:	b005      	add	sp, #20
 80040a2:	bd90      	pop	{r4, r7, pc}
 80040a4:	40002800 	.word	0x40002800

080040a8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b084      	sub	sp, #16
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	0002      	movs	r2, r0
 80040b0:	1dfb      	adds	r3, r7, #7
 80040b2:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80040b4:	2300      	movs	r3, #0
 80040b6:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 80040b8:	230b      	movs	r3, #11
 80040ba:	18fb      	adds	r3, r7, r3
 80040bc:	1dfa      	adds	r2, r7, #7
 80040be:	7812      	ldrb	r2, [r2, #0]
 80040c0:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 80040c2:	e008      	b.n	80040d6 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	3301      	adds	r3, #1
 80040c8:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 80040ca:	220b      	movs	r2, #11
 80040cc:	18bb      	adds	r3, r7, r2
 80040ce:	18ba      	adds	r2, r7, r2
 80040d0:	7812      	ldrb	r2, [r2, #0]
 80040d2:	3a0a      	subs	r2, #10
 80040d4:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 80040d6:	210b      	movs	r1, #11
 80040d8:	187b      	adds	r3, r7, r1
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	2b09      	cmp	r3, #9
 80040de:	d8f1      	bhi.n	80040c4 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	011b      	lsls	r3, r3, #4
 80040e6:	b2da      	uxtb	r2, r3
 80040e8:	187b      	adds	r3, r7, r1
 80040ea:	781b      	ldrb	r3, [r3, #0]
 80040ec:	4313      	orrs	r3, r2
 80040ee:	b2db      	uxtb	r3, r3
}
 80040f0:	0018      	movs	r0, r3
 80040f2:	46bd      	mov	sp, r7
 80040f4:	b004      	add	sp, #16
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	0002      	movs	r2, r0
 8004100:	1dfb      	adds	r3, r7, #7
 8004102:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8004104:	1dfb      	adds	r3, r7, #7
 8004106:	781b      	ldrb	r3, [r3, #0]
 8004108:	091b      	lsrs	r3, r3, #4
 800410a:	b2db      	uxtb	r3, r3
 800410c:	001a      	movs	r2, r3
 800410e:	0013      	movs	r3, r2
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	189b      	adds	r3, r3, r2
 8004114:	005b      	lsls	r3, r3, #1
 8004116:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	b2da      	uxtb	r2, r3
 800411c:	1dfb      	adds	r3, r7, #7
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	210f      	movs	r1, #15
 8004122:	400b      	ands	r3, r1
 8004124:	b2db      	uxtb	r3, r3
 8004126:	18d3      	adds	r3, r2, r3
 8004128:	b2db      	uxtb	r3, r3
}
 800412a:	0018      	movs	r0, r3
 800412c:	46bd      	mov	sp, r7
 800412e:	b004      	add	sp, #16
 8004130:	bd80      	pop	{r7, pc}
	...

08004134 <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b082      	sub	sp, #8
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
 800413c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2228      	movs	r2, #40	@ 0x28
 8004142:	5c9b      	ldrb	r3, [r3, r2]
 8004144:	2b01      	cmp	r3, #1
 8004146:	d101      	bne.n	800414c <HAL_RTCEx_SetCalibrationOutPut+0x18>
 8004148:	2302      	movs	r3, #2
 800414a:	e035      	b.n	80041b8 <HAL_RTCEx_SetCalibrationOutPut+0x84>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2228      	movs	r2, #40	@ 0x28
 8004150:	2101      	movs	r1, #1
 8004152:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2229      	movs	r2, #41	@ 0x29
 8004158:	2102      	movs	r1, #2
 800415a:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	22ca      	movs	r2, #202	@ 0xca
 8004162:	625a      	str	r2, [r3, #36]	@ 0x24
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	2253      	movs	r2, #83	@ 0x53
 800416a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	699a      	ldr	r2, [r3, #24]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4912      	ldr	r1, [pc, #72]	@ (80041c0 <HAL_RTCEx_SetCalibrationOutPut+0x8c>)
 8004178:	400a      	ands	r2, r1
 800417a:	619a      	str	r2, [r3, #24]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	6999      	ldr	r1, [r3, #24]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	683a      	ldr	r2, [r7, #0]
 8004188:	430a      	orrs	r2, r1
 800418a:	619a      	str	r2, [r3, #24]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	699a      	ldr	r2, [r3, #24]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2180      	movs	r1, #128	@ 0x80
 8004198:	0409      	lsls	r1, r1, #16
 800419a:	430a      	orrs	r2, r1
 800419c:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	22ff      	movs	r2, #255	@ 0xff
 80041a4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2229      	movs	r2, #41	@ 0x29
 80041aa:	2101      	movs	r1, #1
 80041ac:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2228      	movs	r2, #40	@ 0x28
 80041b2:	2100      	movs	r1, #0
 80041b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80041b6:	2300      	movs	r3, #0
}
 80041b8:	0018      	movs	r0, r3
 80041ba:	46bd      	mov	sp, r7
 80041bc:	b002      	add	sp, #8
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	fff7ffff 	.word	0xfff7ffff

080041c4 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b082      	sub	sp, #8
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80041cc:	46c0      	nop			@ (mov r8, r8)
 80041ce:	46bd      	mov	sp, r7
 80041d0:	b002      	add	sp, #8
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d101      	bne.n	80041e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041e2:	2301      	movs	r3, #1
 80041e4:	e04a      	b.n	800427c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	223d      	movs	r2, #61	@ 0x3d
 80041ea:	5c9b      	ldrb	r3, [r3, r2]
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d107      	bne.n	8004202 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	223c      	movs	r2, #60	@ 0x3c
 80041f6:	2100      	movs	r1, #0
 80041f8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	0018      	movs	r0, r3
 80041fe:	f7fd fa57 	bl	80016b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	223d      	movs	r2, #61	@ 0x3d
 8004206:	2102      	movs	r1, #2
 8004208:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	3304      	adds	r3, #4
 8004212:	0019      	movs	r1, r3
 8004214:	0010      	movs	r0, r2
 8004216:	f000 fadd 	bl	80047d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2248      	movs	r2, #72	@ 0x48
 800421e:	2101      	movs	r1, #1
 8004220:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	223e      	movs	r2, #62	@ 0x3e
 8004226:	2101      	movs	r1, #1
 8004228:	5499      	strb	r1, [r3, r2]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	223f      	movs	r2, #63	@ 0x3f
 800422e:	2101      	movs	r1, #1
 8004230:	5499      	strb	r1, [r3, r2]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2240      	movs	r2, #64	@ 0x40
 8004236:	2101      	movs	r1, #1
 8004238:	5499      	strb	r1, [r3, r2]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2241      	movs	r2, #65	@ 0x41
 800423e:	2101      	movs	r1, #1
 8004240:	5499      	strb	r1, [r3, r2]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2242      	movs	r2, #66	@ 0x42
 8004246:	2101      	movs	r1, #1
 8004248:	5499      	strb	r1, [r3, r2]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2243      	movs	r2, #67	@ 0x43
 800424e:	2101      	movs	r1, #1
 8004250:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2244      	movs	r2, #68	@ 0x44
 8004256:	2101      	movs	r1, #1
 8004258:	5499      	strb	r1, [r3, r2]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2245      	movs	r2, #69	@ 0x45
 800425e:	2101      	movs	r1, #1
 8004260:	5499      	strb	r1, [r3, r2]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2246      	movs	r2, #70	@ 0x46
 8004266:	2101      	movs	r1, #1
 8004268:	5499      	strb	r1, [r3, r2]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2247      	movs	r2, #71	@ 0x47
 800426e:	2101      	movs	r1, #1
 8004270:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	223d      	movs	r2, #61	@ 0x3d
 8004276:	2101      	movs	r1, #1
 8004278:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	0018      	movs	r0, r3
 800427e:	46bd      	mov	sp, r7
 8004280:	b002      	add	sp, #8
 8004282:	bd80      	pop	{r7, pc}

08004284 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	223d      	movs	r2, #61	@ 0x3d
 8004290:	5c9b      	ldrb	r3, [r3, r2]
 8004292:	b2db      	uxtb	r3, r3
 8004294:	2b01      	cmp	r3, #1
 8004296:	d001      	beq.n	800429c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	e035      	b.n	8004308 <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	223d      	movs	r2, #61	@ 0x3d
 80042a0:	2102      	movs	r1, #2
 80042a2:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a19      	ldr	r2, [pc, #100]	@ (8004310 <HAL_TIM_Base_Start+0x8c>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d00a      	beq.n	80042c4 <HAL_TIM_Base_Start+0x40>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	2380      	movs	r3, #128	@ 0x80
 80042b4:	05db      	lsls	r3, r3, #23
 80042b6:	429a      	cmp	r2, r3
 80042b8:	d004      	beq.n	80042c4 <HAL_TIM_Base_Start+0x40>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a15      	ldr	r2, [pc, #84]	@ (8004314 <HAL_TIM_Base_Start+0x90>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d116      	bne.n	80042f2 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	4a13      	ldr	r2, [pc, #76]	@ (8004318 <HAL_TIM_Base_Start+0x94>)
 80042cc:	4013      	ands	r3, r2
 80042ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2b06      	cmp	r3, #6
 80042d4:	d016      	beq.n	8004304 <HAL_TIM_Base_Start+0x80>
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	2380      	movs	r3, #128	@ 0x80
 80042da:	025b      	lsls	r3, r3, #9
 80042dc:	429a      	cmp	r2, r3
 80042de:	d011      	beq.n	8004304 <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	2101      	movs	r1, #1
 80042ec:	430a      	orrs	r2, r1
 80042ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042f0:	e008      	b.n	8004304 <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2101      	movs	r1, #1
 80042fe:	430a      	orrs	r2, r1
 8004300:	601a      	str	r2, [r3, #0]
 8004302:	e000      	b.n	8004306 <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004304:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004306:	2300      	movs	r3, #0
}
 8004308:	0018      	movs	r0, r3
 800430a:	46bd      	mov	sp, r7
 800430c:	b004      	add	sp, #16
 800430e:	bd80      	pop	{r7, pc}
 8004310:	40012c00 	.word	0x40012c00
 8004314:	40000400 	.word	0x40000400
 8004318:	00010007 	.word	0x00010007

0800431c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	6a1b      	ldr	r3, [r3, #32]
 800432a:	4a0d      	ldr	r2, [pc, #52]	@ (8004360 <HAL_TIM_Base_Stop+0x44>)
 800432c:	4013      	ands	r3, r2
 800432e:	d10d      	bne.n	800434c <HAL_TIM_Base_Stop+0x30>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	6a1b      	ldr	r3, [r3, #32]
 8004336:	4a0b      	ldr	r2, [pc, #44]	@ (8004364 <HAL_TIM_Base_Stop+0x48>)
 8004338:	4013      	ands	r3, r2
 800433a:	d107      	bne.n	800434c <HAL_TIM_Base_Stop+0x30>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	2101      	movs	r1, #1
 8004348:	438a      	bics	r2, r1
 800434a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	223d      	movs	r2, #61	@ 0x3d
 8004350:	2101      	movs	r1, #1
 8004352:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004354:	2300      	movs	r3, #0
}
 8004356:	0018      	movs	r0, r3
 8004358:	46bd      	mov	sp, r7
 800435a:	b002      	add	sp, #8
 800435c:	bd80      	pop	{r7, pc}
 800435e:	46c0      	nop			@ (mov r8, r8)
 8004360:	00001111 	.word	0x00001111
 8004364:	00000444 	.word	0x00000444

08004368 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b082      	sub	sp, #8
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d101      	bne.n	800437a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e04a      	b.n	8004410 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	223d      	movs	r2, #61	@ 0x3d
 800437e:	5c9b      	ldrb	r3, [r3, r2]
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b00      	cmp	r3, #0
 8004384:	d107      	bne.n	8004396 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	223c      	movs	r2, #60	@ 0x3c
 800438a:	2100      	movs	r1, #0
 800438c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	0018      	movs	r0, r3
 8004392:	f7fd f971 	bl	8001678 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	223d      	movs	r2, #61	@ 0x3d
 800439a:	2102      	movs	r1, #2
 800439c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	3304      	adds	r3, #4
 80043a6:	0019      	movs	r1, r3
 80043a8:	0010      	movs	r0, r2
 80043aa:	f000 fa13 	bl	80047d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2248      	movs	r2, #72	@ 0x48
 80043b2:	2101      	movs	r1, #1
 80043b4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	223e      	movs	r2, #62	@ 0x3e
 80043ba:	2101      	movs	r1, #1
 80043bc:	5499      	strb	r1, [r3, r2]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	223f      	movs	r2, #63	@ 0x3f
 80043c2:	2101      	movs	r1, #1
 80043c4:	5499      	strb	r1, [r3, r2]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2240      	movs	r2, #64	@ 0x40
 80043ca:	2101      	movs	r1, #1
 80043cc:	5499      	strb	r1, [r3, r2]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2241      	movs	r2, #65	@ 0x41
 80043d2:	2101      	movs	r1, #1
 80043d4:	5499      	strb	r1, [r3, r2]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2242      	movs	r2, #66	@ 0x42
 80043da:	2101      	movs	r1, #1
 80043dc:	5499      	strb	r1, [r3, r2]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2243      	movs	r2, #67	@ 0x43
 80043e2:	2101      	movs	r1, #1
 80043e4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2244      	movs	r2, #68	@ 0x44
 80043ea:	2101      	movs	r1, #1
 80043ec:	5499      	strb	r1, [r3, r2]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2245      	movs	r2, #69	@ 0x45
 80043f2:	2101      	movs	r1, #1
 80043f4:	5499      	strb	r1, [r3, r2]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2246      	movs	r2, #70	@ 0x46
 80043fa:	2101      	movs	r1, #1
 80043fc:	5499      	strb	r1, [r3, r2]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2247      	movs	r2, #71	@ 0x47
 8004402:	2101      	movs	r1, #1
 8004404:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	223d      	movs	r2, #61	@ 0x3d
 800440a:	2101      	movs	r1, #1
 800440c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800440e:	2300      	movs	r3, #0
}
 8004410:	0018      	movs	r0, r3
 8004412:	46bd      	mov	sp, r7
 8004414:	b002      	add	sp, #8
 8004416:	bd80      	pop	{r7, pc}

08004418 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d108      	bne.n	800443a <HAL_TIM_PWM_Start+0x22>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	223e      	movs	r2, #62	@ 0x3e
 800442c:	5c9b      	ldrb	r3, [r3, r2]
 800442e:	b2db      	uxtb	r3, r3
 8004430:	3b01      	subs	r3, #1
 8004432:	1e5a      	subs	r2, r3, #1
 8004434:	4193      	sbcs	r3, r2
 8004436:	b2db      	uxtb	r3, r3
 8004438:	e037      	b.n	80044aa <HAL_TIM_PWM_Start+0x92>
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	2b04      	cmp	r3, #4
 800443e:	d108      	bne.n	8004452 <HAL_TIM_PWM_Start+0x3a>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	223f      	movs	r2, #63	@ 0x3f
 8004444:	5c9b      	ldrb	r3, [r3, r2]
 8004446:	b2db      	uxtb	r3, r3
 8004448:	3b01      	subs	r3, #1
 800444a:	1e5a      	subs	r2, r3, #1
 800444c:	4193      	sbcs	r3, r2
 800444e:	b2db      	uxtb	r3, r3
 8004450:	e02b      	b.n	80044aa <HAL_TIM_PWM_Start+0x92>
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	2b08      	cmp	r3, #8
 8004456:	d108      	bne.n	800446a <HAL_TIM_PWM_Start+0x52>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2240      	movs	r2, #64	@ 0x40
 800445c:	5c9b      	ldrb	r3, [r3, r2]
 800445e:	b2db      	uxtb	r3, r3
 8004460:	3b01      	subs	r3, #1
 8004462:	1e5a      	subs	r2, r3, #1
 8004464:	4193      	sbcs	r3, r2
 8004466:	b2db      	uxtb	r3, r3
 8004468:	e01f      	b.n	80044aa <HAL_TIM_PWM_Start+0x92>
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	2b0c      	cmp	r3, #12
 800446e:	d108      	bne.n	8004482 <HAL_TIM_PWM_Start+0x6a>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2241      	movs	r2, #65	@ 0x41
 8004474:	5c9b      	ldrb	r3, [r3, r2]
 8004476:	b2db      	uxtb	r3, r3
 8004478:	3b01      	subs	r3, #1
 800447a:	1e5a      	subs	r2, r3, #1
 800447c:	4193      	sbcs	r3, r2
 800447e:	b2db      	uxtb	r3, r3
 8004480:	e013      	b.n	80044aa <HAL_TIM_PWM_Start+0x92>
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	2b10      	cmp	r3, #16
 8004486:	d108      	bne.n	800449a <HAL_TIM_PWM_Start+0x82>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2242      	movs	r2, #66	@ 0x42
 800448c:	5c9b      	ldrb	r3, [r3, r2]
 800448e:	b2db      	uxtb	r3, r3
 8004490:	3b01      	subs	r3, #1
 8004492:	1e5a      	subs	r2, r3, #1
 8004494:	4193      	sbcs	r3, r2
 8004496:	b2db      	uxtb	r3, r3
 8004498:	e007      	b.n	80044aa <HAL_TIM_PWM_Start+0x92>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2243      	movs	r2, #67	@ 0x43
 800449e:	5c9b      	ldrb	r3, [r3, r2]
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	3b01      	subs	r3, #1
 80044a4:	1e5a      	subs	r2, r3, #1
 80044a6:	4193      	sbcs	r3, r2
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d001      	beq.n	80044b2 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e081      	b.n	80045b6 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d104      	bne.n	80044c2 <HAL_TIM_PWM_Start+0xaa>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	223e      	movs	r2, #62	@ 0x3e
 80044bc:	2102      	movs	r1, #2
 80044be:	5499      	strb	r1, [r3, r2]
 80044c0:	e023      	b.n	800450a <HAL_TIM_PWM_Start+0xf2>
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	2b04      	cmp	r3, #4
 80044c6:	d104      	bne.n	80044d2 <HAL_TIM_PWM_Start+0xba>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	223f      	movs	r2, #63	@ 0x3f
 80044cc:	2102      	movs	r1, #2
 80044ce:	5499      	strb	r1, [r3, r2]
 80044d0:	e01b      	b.n	800450a <HAL_TIM_PWM_Start+0xf2>
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	2b08      	cmp	r3, #8
 80044d6:	d104      	bne.n	80044e2 <HAL_TIM_PWM_Start+0xca>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2240      	movs	r2, #64	@ 0x40
 80044dc:	2102      	movs	r1, #2
 80044de:	5499      	strb	r1, [r3, r2]
 80044e0:	e013      	b.n	800450a <HAL_TIM_PWM_Start+0xf2>
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	2b0c      	cmp	r3, #12
 80044e6:	d104      	bne.n	80044f2 <HAL_TIM_PWM_Start+0xda>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2241      	movs	r2, #65	@ 0x41
 80044ec:	2102      	movs	r1, #2
 80044ee:	5499      	strb	r1, [r3, r2]
 80044f0:	e00b      	b.n	800450a <HAL_TIM_PWM_Start+0xf2>
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	2b10      	cmp	r3, #16
 80044f6:	d104      	bne.n	8004502 <HAL_TIM_PWM_Start+0xea>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2242      	movs	r2, #66	@ 0x42
 80044fc:	2102      	movs	r1, #2
 80044fe:	5499      	strb	r1, [r3, r2]
 8004500:	e003      	b.n	800450a <HAL_TIM_PWM_Start+0xf2>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2243      	movs	r2, #67	@ 0x43
 8004506:	2102      	movs	r1, #2
 8004508:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	6839      	ldr	r1, [r7, #0]
 8004510:	2201      	movs	r2, #1
 8004512:	0018      	movs	r0, r3
 8004514:	f000 fc7e 	bl	8004e14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a28      	ldr	r2, [pc, #160]	@ (80045c0 <HAL_TIM_PWM_Start+0x1a8>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d009      	beq.n	8004536 <HAL_TIM_PWM_Start+0x11e>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a27      	ldr	r2, [pc, #156]	@ (80045c4 <HAL_TIM_PWM_Start+0x1ac>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d004      	beq.n	8004536 <HAL_TIM_PWM_Start+0x11e>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a25      	ldr	r2, [pc, #148]	@ (80045c8 <HAL_TIM_PWM_Start+0x1b0>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d101      	bne.n	800453a <HAL_TIM_PWM_Start+0x122>
 8004536:	2301      	movs	r3, #1
 8004538:	e000      	b.n	800453c <HAL_TIM_PWM_Start+0x124>
 800453a:	2300      	movs	r3, #0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d008      	beq.n	8004552 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	2180      	movs	r1, #128	@ 0x80
 800454c:	0209      	lsls	r1, r1, #8
 800454e:	430a      	orrs	r2, r1
 8004550:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a1a      	ldr	r2, [pc, #104]	@ (80045c0 <HAL_TIM_PWM_Start+0x1a8>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d00a      	beq.n	8004572 <HAL_TIM_PWM_Start+0x15a>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	2380      	movs	r3, #128	@ 0x80
 8004562:	05db      	lsls	r3, r3, #23
 8004564:	429a      	cmp	r2, r3
 8004566:	d004      	beq.n	8004572 <HAL_TIM_PWM_Start+0x15a>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a17      	ldr	r2, [pc, #92]	@ (80045cc <HAL_TIM_PWM_Start+0x1b4>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d116      	bne.n	80045a0 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	4a15      	ldr	r2, [pc, #84]	@ (80045d0 <HAL_TIM_PWM_Start+0x1b8>)
 800457a:	4013      	ands	r3, r2
 800457c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2b06      	cmp	r3, #6
 8004582:	d016      	beq.n	80045b2 <HAL_TIM_PWM_Start+0x19a>
 8004584:	68fa      	ldr	r2, [r7, #12]
 8004586:	2380      	movs	r3, #128	@ 0x80
 8004588:	025b      	lsls	r3, r3, #9
 800458a:	429a      	cmp	r2, r3
 800458c:	d011      	beq.n	80045b2 <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2101      	movs	r1, #1
 800459a:	430a      	orrs	r2, r1
 800459c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800459e:	e008      	b.n	80045b2 <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2101      	movs	r1, #1
 80045ac:	430a      	orrs	r2, r1
 80045ae:	601a      	str	r2, [r3, #0]
 80045b0:	e000      	b.n	80045b4 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045b2:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80045b4:	2300      	movs	r3, #0
}
 80045b6:	0018      	movs	r0, r3
 80045b8:	46bd      	mov	sp, r7
 80045ba:	b004      	add	sp, #16
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	46c0      	nop			@ (mov r8, r8)
 80045c0:	40012c00 	.word	0x40012c00
 80045c4:	40014400 	.word	0x40014400
 80045c8:	40014800 	.word	0x40014800
 80045cc:	40000400 	.word	0x40000400
 80045d0:	00010007 	.word	0x00010007

080045d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b086      	sub	sp, #24
 80045d8:	af00      	add	r7, sp, #0
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	60b9      	str	r1, [r7, #8]
 80045de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045e0:	2317      	movs	r3, #23
 80045e2:	18fb      	adds	r3, r7, r3
 80045e4:	2200      	movs	r2, #0
 80045e6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	223c      	movs	r2, #60	@ 0x3c
 80045ec:	5c9b      	ldrb	r3, [r3, r2]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d101      	bne.n	80045f6 <HAL_TIM_PWM_ConfigChannel+0x22>
 80045f2:	2302      	movs	r3, #2
 80045f4:	e0e5      	b.n	80047c2 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	223c      	movs	r2, #60	@ 0x3c
 80045fa:	2101      	movs	r1, #1
 80045fc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2b14      	cmp	r3, #20
 8004602:	d900      	bls.n	8004606 <HAL_TIM_PWM_ConfigChannel+0x32>
 8004604:	e0d1      	b.n	80047aa <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	009a      	lsls	r2, r3, #2
 800460a:	4b70      	ldr	r3, [pc, #448]	@ (80047cc <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800460c:	18d3      	adds	r3, r2, r3
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	68ba      	ldr	r2, [r7, #8]
 8004618:	0011      	movs	r1, r2
 800461a:	0018      	movs	r0, r3
 800461c:	f000 f95e 	bl	80048dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	699a      	ldr	r2, [r3, #24]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2108      	movs	r1, #8
 800462c:	430a      	orrs	r2, r1
 800462e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	699a      	ldr	r2, [r3, #24]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2104      	movs	r1, #4
 800463c:	438a      	bics	r2, r1
 800463e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	6999      	ldr	r1, [r3, #24]
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	691a      	ldr	r2, [r3, #16]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	430a      	orrs	r2, r1
 8004650:	619a      	str	r2, [r3, #24]
      break;
 8004652:	e0af      	b.n	80047b4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68ba      	ldr	r2, [r7, #8]
 800465a:	0011      	movs	r1, r2
 800465c:	0018      	movs	r0, r3
 800465e:	f000 f9bd 	bl	80049dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	699a      	ldr	r2, [r3, #24]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2180      	movs	r1, #128	@ 0x80
 800466e:	0109      	lsls	r1, r1, #4
 8004670:	430a      	orrs	r2, r1
 8004672:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	699a      	ldr	r2, [r3, #24]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4954      	ldr	r1, [pc, #336]	@ (80047d0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004680:	400a      	ands	r2, r1
 8004682:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	6999      	ldr	r1, [r3, #24]
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	021a      	lsls	r2, r3, #8
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	430a      	orrs	r2, r1
 8004696:	619a      	str	r2, [r3, #24]
      break;
 8004698:	e08c      	b.n	80047b4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	68ba      	ldr	r2, [r7, #8]
 80046a0:	0011      	movs	r1, r2
 80046a2:	0018      	movs	r0, r3
 80046a4:	f000 fa18 	bl	8004ad8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	69da      	ldr	r2, [r3, #28]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	2108      	movs	r1, #8
 80046b4:	430a      	orrs	r2, r1
 80046b6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	69da      	ldr	r2, [r3, #28]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	2104      	movs	r1, #4
 80046c4:	438a      	bics	r2, r1
 80046c6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	69d9      	ldr	r1, [r3, #28]
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	691a      	ldr	r2, [r3, #16]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	430a      	orrs	r2, r1
 80046d8:	61da      	str	r2, [r3, #28]
      break;
 80046da:	e06b      	b.n	80047b4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	68ba      	ldr	r2, [r7, #8]
 80046e2:	0011      	movs	r1, r2
 80046e4:	0018      	movs	r0, r3
 80046e6:	f000 fa79 	bl	8004bdc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	69da      	ldr	r2, [r3, #28]
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	2180      	movs	r1, #128	@ 0x80
 80046f6:	0109      	lsls	r1, r1, #4
 80046f8:	430a      	orrs	r2, r1
 80046fa:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	69da      	ldr	r2, [r3, #28]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4932      	ldr	r1, [pc, #200]	@ (80047d0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004708:	400a      	ands	r2, r1
 800470a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	69d9      	ldr	r1, [r3, #28]
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	021a      	lsls	r2, r3, #8
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	430a      	orrs	r2, r1
 800471e:	61da      	str	r2, [r3, #28]
      break;
 8004720:	e048      	b.n	80047b4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	68ba      	ldr	r2, [r7, #8]
 8004728:	0011      	movs	r1, r2
 800472a:	0018      	movs	r0, r3
 800472c:	f000 faba 	bl	8004ca4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	2108      	movs	r1, #8
 800473c:	430a      	orrs	r2, r1
 800473e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	2104      	movs	r1, #4
 800474c:	438a      	bics	r2, r1
 800474e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	691a      	ldr	r2, [r3, #16]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	430a      	orrs	r2, r1
 8004760:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004762:	e027      	b.n	80047b4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	0011      	movs	r1, r2
 800476c:	0018      	movs	r0, r3
 800476e:	f000 faf3 	bl	8004d58 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	2180      	movs	r1, #128	@ 0x80
 800477e:	0109      	lsls	r1, r1, #4
 8004780:	430a      	orrs	r2, r1
 8004782:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4910      	ldr	r1, [pc, #64]	@ (80047d0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004790:	400a      	ands	r2, r1
 8004792:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	691b      	ldr	r3, [r3, #16]
 800479e:	021a      	lsls	r2, r3, #8
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	430a      	orrs	r2, r1
 80047a6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80047a8:	e004      	b.n	80047b4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80047aa:	2317      	movs	r3, #23
 80047ac:	18fb      	adds	r3, r7, r3
 80047ae:	2201      	movs	r2, #1
 80047b0:	701a      	strb	r2, [r3, #0]
      break;
 80047b2:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	223c      	movs	r2, #60	@ 0x3c
 80047b8:	2100      	movs	r1, #0
 80047ba:	5499      	strb	r1, [r3, r2]

  return status;
 80047bc:	2317      	movs	r3, #23
 80047be:	18fb      	adds	r3, r7, r3
 80047c0:	781b      	ldrb	r3, [r3, #0]
}
 80047c2:	0018      	movs	r0, r3
 80047c4:	46bd      	mov	sp, r7
 80047c6:	b006      	add	sp, #24
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	46c0      	nop			@ (mov r8, r8)
 80047cc:	08004ff0 	.word	0x08004ff0
 80047d0:	fffffbff 	.word	0xfffffbff

080047d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	4a37      	ldr	r2, [pc, #220]	@ (80048c4 <TIM_Base_SetConfig+0xf0>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d008      	beq.n	80047fe <TIM_Base_SetConfig+0x2a>
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	2380      	movs	r3, #128	@ 0x80
 80047f0:	05db      	lsls	r3, r3, #23
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d003      	beq.n	80047fe <TIM_Base_SetConfig+0x2a>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a33      	ldr	r2, [pc, #204]	@ (80048c8 <TIM_Base_SetConfig+0xf4>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d108      	bne.n	8004810 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2270      	movs	r2, #112	@ 0x70
 8004802:	4393      	bics	r3, r2
 8004804:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	68fa      	ldr	r2, [r7, #12]
 800480c:	4313      	orrs	r3, r2
 800480e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	4a2c      	ldr	r2, [pc, #176]	@ (80048c4 <TIM_Base_SetConfig+0xf0>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d014      	beq.n	8004842 <TIM_Base_SetConfig+0x6e>
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	2380      	movs	r3, #128	@ 0x80
 800481c:	05db      	lsls	r3, r3, #23
 800481e:	429a      	cmp	r2, r3
 8004820:	d00f      	beq.n	8004842 <TIM_Base_SetConfig+0x6e>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a28      	ldr	r2, [pc, #160]	@ (80048c8 <TIM_Base_SetConfig+0xf4>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d00b      	beq.n	8004842 <TIM_Base_SetConfig+0x6e>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a27      	ldr	r2, [pc, #156]	@ (80048cc <TIM_Base_SetConfig+0xf8>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d007      	beq.n	8004842 <TIM_Base_SetConfig+0x6e>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a26      	ldr	r2, [pc, #152]	@ (80048d0 <TIM_Base_SetConfig+0xfc>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d003      	beq.n	8004842 <TIM_Base_SetConfig+0x6e>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a25      	ldr	r2, [pc, #148]	@ (80048d4 <TIM_Base_SetConfig+0x100>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d108      	bne.n	8004854 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	4a24      	ldr	r2, [pc, #144]	@ (80048d8 <TIM_Base_SetConfig+0x104>)
 8004846:	4013      	ands	r3, r2
 8004848:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	68fa      	ldr	r2, [r7, #12]
 8004850:	4313      	orrs	r3, r2
 8004852:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2280      	movs	r2, #128	@ 0x80
 8004858:	4393      	bics	r3, r2
 800485a:	001a      	movs	r2, r3
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	695b      	ldr	r3, [r3, #20]
 8004860:	4313      	orrs	r3, r2
 8004862:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	68fa      	ldr	r2, [r7, #12]
 8004868:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	689a      	ldr	r2, [r3, #8]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a11      	ldr	r2, [pc, #68]	@ (80048c4 <TIM_Base_SetConfig+0xf0>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d007      	beq.n	8004892 <TIM_Base_SetConfig+0xbe>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4a12      	ldr	r2, [pc, #72]	@ (80048d0 <TIM_Base_SetConfig+0xfc>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d003      	beq.n	8004892 <TIM_Base_SetConfig+0xbe>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a11      	ldr	r2, [pc, #68]	@ (80048d4 <TIM_Base_SetConfig+0x100>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d103      	bne.n	800489a <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	691a      	ldr	r2, [r3, #16]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2201      	movs	r2, #1
 800489e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	691b      	ldr	r3, [r3, #16]
 80048a4:	2201      	movs	r2, #1
 80048a6:	4013      	ands	r3, r2
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d106      	bne.n	80048ba <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	691b      	ldr	r3, [r3, #16]
 80048b0:	2201      	movs	r2, #1
 80048b2:	4393      	bics	r3, r2
 80048b4:	001a      	movs	r2, r3
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	611a      	str	r2, [r3, #16]
  }
}
 80048ba:	46c0      	nop			@ (mov r8, r8)
 80048bc:	46bd      	mov	sp, r7
 80048be:	b004      	add	sp, #16
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	46c0      	nop			@ (mov r8, r8)
 80048c4:	40012c00 	.word	0x40012c00
 80048c8:	40000400 	.word	0x40000400
 80048cc:	40002000 	.word	0x40002000
 80048d0:	40014400 	.word	0x40014400
 80048d4:	40014800 	.word	0x40014800
 80048d8:	fffffcff 	.word	0xfffffcff

080048dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b086      	sub	sp, #24
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
 80048e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6a1b      	ldr	r3, [r3, #32]
 80048f0:	2201      	movs	r2, #1
 80048f2:	4393      	bics	r3, r2
 80048f4:	001a      	movs	r2, r3
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	699b      	ldr	r3, [r3, #24]
 8004904:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	4a2e      	ldr	r2, [pc, #184]	@ (80049c4 <TIM_OC1_SetConfig+0xe8>)
 800490a:	4013      	ands	r3, r2
 800490c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2203      	movs	r2, #3
 8004912:	4393      	bics	r3, r2
 8004914:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68fa      	ldr	r2, [r7, #12]
 800491c:	4313      	orrs	r3, r2
 800491e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	2202      	movs	r2, #2
 8004924:	4393      	bics	r3, r2
 8004926:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	697a      	ldr	r2, [r7, #20]
 800492e:	4313      	orrs	r3, r2
 8004930:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	4a24      	ldr	r2, [pc, #144]	@ (80049c8 <TIM_OC1_SetConfig+0xec>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d007      	beq.n	800494a <TIM_OC1_SetConfig+0x6e>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	4a23      	ldr	r2, [pc, #140]	@ (80049cc <TIM_OC1_SetConfig+0xf0>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d003      	beq.n	800494a <TIM_OC1_SetConfig+0x6e>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	4a22      	ldr	r2, [pc, #136]	@ (80049d0 <TIM_OC1_SetConfig+0xf4>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d10c      	bne.n	8004964 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	2208      	movs	r2, #8
 800494e:	4393      	bics	r3, r2
 8004950:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	68db      	ldr	r3, [r3, #12]
 8004956:	697a      	ldr	r2, [r7, #20]
 8004958:	4313      	orrs	r3, r2
 800495a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	2204      	movs	r2, #4
 8004960:	4393      	bics	r3, r2
 8004962:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a18      	ldr	r2, [pc, #96]	@ (80049c8 <TIM_OC1_SetConfig+0xec>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d007      	beq.n	800497c <TIM_OC1_SetConfig+0xa0>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a17      	ldr	r2, [pc, #92]	@ (80049cc <TIM_OC1_SetConfig+0xf0>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d003      	beq.n	800497c <TIM_OC1_SetConfig+0xa0>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	4a16      	ldr	r2, [pc, #88]	@ (80049d0 <TIM_OC1_SetConfig+0xf4>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d111      	bne.n	80049a0 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	4a15      	ldr	r2, [pc, #84]	@ (80049d4 <TIM_OC1_SetConfig+0xf8>)
 8004980:	4013      	ands	r3, r2
 8004982:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	4a14      	ldr	r2, [pc, #80]	@ (80049d8 <TIM_OC1_SetConfig+0xfc>)
 8004988:	4013      	ands	r3, r2
 800498a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	695b      	ldr	r3, [r3, #20]
 8004990:	693a      	ldr	r2, [r7, #16]
 8004992:	4313      	orrs	r3, r2
 8004994:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	699b      	ldr	r3, [r3, #24]
 800499a:	693a      	ldr	r2, [r7, #16]
 800499c:	4313      	orrs	r3, r2
 800499e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	693a      	ldr	r2, [r7, #16]
 80049a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	68fa      	ldr	r2, [r7, #12]
 80049aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	685a      	ldr	r2, [r3, #4]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	697a      	ldr	r2, [r7, #20]
 80049b8:	621a      	str	r2, [r3, #32]
}
 80049ba:	46c0      	nop			@ (mov r8, r8)
 80049bc:	46bd      	mov	sp, r7
 80049be:	b006      	add	sp, #24
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	46c0      	nop			@ (mov r8, r8)
 80049c4:	fffeff8f 	.word	0xfffeff8f
 80049c8:	40012c00 	.word	0x40012c00
 80049cc:	40014400 	.word	0x40014400
 80049d0:	40014800 	.word	0x40014800
 80049d4:	fffffeff 	.word	0xfffffeff
 80049d8:	fffffdff 	.word	0xfffffdff

080049dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b086      	sub	sp, #24
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a1b      	ldr	r3, [r3, #32]
 80049ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6a1b      	ldr	r3, [r3, #32]
 80049f0:	2210      	movs	r2, #16
 80049f2:	4393      	bics	r3, r2
 80049f4:	001a      	movs	r2, r3
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	699b      	ldr	r3, [r3, #24]
 8004a04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	4a2c      	ldr	r2, [pc, #176]	@ (8004abc <TIM_OC2_SetConfig+0xe0>)
 8004a0a:	4013      	ands	r3, r2
 8004a0c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	4a2b      	ldr	r2, [pc, #172]	@ (8004ac0 <TIM_OC2_SetConfig+0xe4>)
 8004a12:	4013      	ands	r3, r2
 8004a14:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	021b      	lsls	r3, r3, #8
 8004a1c:	68fa      	ldr	r2, [r7, #12]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	2220      	movs	r2, #32
 8004a26:	4393      	bics	r3, r2
 8004a28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	011b      	lsls	r3, r3, #4
 8004a30:	697a      	ldr	r2, [r7, #20]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a22      	ldr	r2, [pc, #136]	@ (8004ac4 <TIM_OC2_SetConfig+0xe8>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d10d      	bne.n	8004a5a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	2280      	movs	r2, #128	@ 0x80
 8004a42:	4393      	bics	r3, r2
 8004a44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	011b      	lsls	r3, r3, #4
 8004a4c:	697a      	ldr	r2, [r7, #20]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	2240      	movs	r2, #64	@ 0x40
 8004a56:	4393      	bics	r3, r2
 8004a58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	4a19      	ldr	r2, [pc, #100]	@ (8004ac4 <TIM_OC2_SetConfig+0xe8>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d007      	beq.n	8004a72 <TIM_OC2_SetConfig+0x96>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	4a18      	ldr	r2, [pc, #96]	@ (8004ac8 <TIM_OC2_SetConfig+0xec>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d003      	beq.n	8004a72 <TIM_OC2_SetConfig+0x96>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	4a17      	ldr	r2, [pc, #92]	@ (8004acc <TIM_OC2_SetConfig+0xf0>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d113      	bne.n	8004a9a <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	4a16      	ldr	r2, [pc, #88]	@ (8004ad0 <TIM_OC2_SetConfig+0xf4>)
 8004a76:	4013      	ands	r3, r2
 8004a78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a7a:	693b      	ldr	r3, [r7, #16]
 8004a7c:	4a15      	ldr	r2, [pc, #84]	@ (8004ad4 <TIM_OC2_SetConfig+0xf8>)
 8004a7e:	4013      	ands	r3, r2
 8004a80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	695b      	ldr	r3, [r3, #20]
 8004a86:	009b      	lsls	r3, r3, #2
 8004a88:	693a      	ldr	r2, [r7, #16]
 8004a8a:	4313      	orrs	r3, r2
 8004a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	699b      	ldr	r3, [r3, #24]
 8004a92:	009b      	lsls	r3, r3, #2
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	693a      	ldr	r2, [r7, #16]
 8004a9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	68fa      	ldr	r2, [r7, #12]
 8004aa4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	685a      	ldr	r2, [r3, #4]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	697a      	ldr	r2, [r7, #20]
 8004ab2:	621a      	str	r2, [r3, #32]
}
 8004ab4:	46c0      	nop			@ (mov r8, r8)
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	b006      	add	sp, #24
 8004aba:	bd80      	pop	{r7, pc}
 8004abc:	feff8fff 	.word	0xfeff8fff
 8004ac0:	fffffcff 	.word	0xfffffcff
 8004ac4:	40012c00 	.word	0x40012c00
 8004ac8:	40014400 	.word	0x40014400
 8004acc:	40014800 	.word	0x40014800
 8004ad0:	fffffbff 	.word	0xfffffbff
 8004ad4:	fffff7ff 	.word	0xfffff7ff

08004ad8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b086      	sub	sp, #24
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6a1b      	ldr	r3, [r3, #32]
 8004ae6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6a1b      	ldr	r3, [r3, #32]
 8004aec:	4a31      	ldr	r2, [pc, #196]	@ (8004bb4 <TIM_OC3_SetConfig+0xdc>)
 8004aee:	401a      	ands	r2, r3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	69db      	ldr	r3, [r3, #28]
 8004afe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	4a2d      	ldr	r2, [pc, #180]	@ (8004bb8 <TIM_OC3_SetConfig+0xe0>)
 8004b04:	4013      	ands	r3, r2
 8004b06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2203      	movs	r2, #3
 8004b0c:	4393      	bics	r3, r2
 8004b0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68fa      	ldr	r2, [r7, #12]
 8004b16:	4313      	orrs	r3, r2
 8004b18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	4a27      	ldr	r2, [pc, #156]	@ (8004bbc <TIM_OC3_SetConfig+0xe4>)
 8004b1e:	4013      	ands	r3, r2
 8004b20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	021b      	lsls	r3, r3, #8
 8004b28:	697a      	ldr	r2, [r7, #20]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a23      	ldr	r2, [pc, #140]	@ (8004bc0 <TIM_OC3_SetConfig+0xe8>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d10d      	bne.n	8004b52 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	4a22      	ldr	r2, [pc, #136]	@ (8004bc4 <TIM_OC3_SetConfig+0xec>)
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	021b      	lsls	r3, r3, #8
 8004b44:	697a      	ldr	r2, [r7, #20]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	4a1e      	ldr	r2, [pc, #120]	@ (8004bc8 <TIM_OC3_SetConfig+0xf0>)
 8004b4e:	4013      	ands	r3, r2
 8004b50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	4a1a      	ldr	r2, [pc, #104]	@ (8004bc0 <TIM_OC3_SetConfig+0xe8>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d007      	beq.n	8004b6a <TIM_OC3_SetConfig+0x92>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a1b      	ldr	r2, [pc, #108]	@ (8004bcc <TIM_OC3_SetConfig+0xf4>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d003      	beq.n	8004b6a <TIM_OC3_SetConfig+0x92>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a1a      	ldr	r2, [pc, #104]	@ (8004bd0 <TIM_OC3_SetConfig+0xf8>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d113      	bne.n	8004b92 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	4a19      	ldr	r2, [pc, #100]	@ (8004bd4 <TIM_OC3_SetConfig+0xfc>)
 8004b6e:	4013      	ands	r3, r2
 8004b70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	4a18      	ldr	r2, [pc, #96]	@ (8004bd8 <TIM_OC3_SetConfig+0x100>)
 8004b76:	4013      	ands	r3, r2
 8004b78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	695b      	ldr	r3, [r3, #20]
 8004b7e:	011b      	lsls	r3, r3, #4
 8004b80:	693a      	ldr	r2, [r7, #16]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	699b      	ldr	r3, [r3, #24]
 8004b8a:	011b      	lsls	r3, r3, #4
 8004b8c:	693a      	ldr	r2, [r7, #16]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	693a      	ldr	r2, [r7, #16]
 8004b96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	685a      	ldr	r2, [r3, #4]
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	697a      	ldr	r2, [r7, #20]
 8004baa:	621a      	str	r2, [r3, #32]
}
 8004bac:	46c0      	nop			@ (mov r8, r8)
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	b006      	add	sp, #24
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	fffffeff 	.word	0xfffffeff
 8004bb8:	fffeff8f 	.word	0xfffeff8f
 8004bbc:	fffffdff 	.word	0xfffffdff
 8004bc0:	40012c00 	.word	0x40012c00
 8004bc4:	fffff7ff 	.word	0xfffff7ff
 8004bc8:	fffffbff 	.word	0xfffffbff
 8004bcc:	40014400 	.word	0x40014400
 8004bd0:	40014800 	.word	0x40014800
 8004bd4:	ffffefff 	.word	0xffffefff
 8004bd8:	ffffdfff 	.word	0xffffdfff

08004bdc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b086      	sub	sp, #24
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6a1b      	ldr	r3, [r3, #32]
 8004bea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6a1b      	ldr	r3, [r3, #32]
 8004bf0:	4a24      	ldr	r2, [pc, #144]	@ (8004c84 <TIM_OC4_SetConfig+0xa8>)
 8004bf2:	401a      	ands	r2, r3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	69db      	ldr	r3, [r3, #28]
 8004c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	4a20      	ldr	r2, [pc, #128]	@ (8004c88 <TIM_OC4_SetConfig+0xac>)
 8004c08:	4013      	ands	r3, r2
 8004c0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	4a1f      	ldr	r2, [pc, #124]	@ (8004c8c <TIM_OC4_SetConfig+0xb0>)
 8004c10:	4013      	ands	r3, r2
 8004c12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	021b      	lsls	r3, r3, #8
 8004c1a:	68fa      	ldr	r2, [r7, #12]
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	4a1b      	ldr	r2, [pc, #108]	@ (8004c90 <TIM_OC4_SetConfig+0xb4>)
 8004c24:	4013      	ands	r3, r2
 8004c26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	031b      	lsls	r3, r3, #12
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	4a17      	ldr	r2, [pc, #92]	@ (8004c94 <TIM_OC4_SetConfig+0xb8>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d007      	beq.n	8004c4c <TIM_OC4_SetConfig+0x70>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a16      	ldr	r2, [pc, #88]	@ (8004c98 <TIM_OC4_SetConfig+0xbc>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d003      	beq.n	8004c4c <TIM_OC4_SetConfig+0x70>
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	4a15      	ldr	r2, [pc, #84]	@ (8004c9c <TIM_OC4_SetConfig+0xc0>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d109      	bne.n	8004c60 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	4a14      	ldr	r2, [pc, #80]	@ (8004ca0 <TIM_OC4_SetConfig+0xc4>)
 8004c50:	4013      	ands	r3, r2
 8004c52:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	695b      	ldr	r3, [r3, #20]
 8004c58:	019b      	lsls	r3, r3, #6
 8004c5a:	697a      	ldr	r2, [r7, #20]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	697a      	ldr	r2, [r7, #20]
 8004c64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	68fa      	ldr	r2, [r7, #12]
 8004c6a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	685a      	ldr	r2, [r3, #4]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	693a      	ldr	r2, [r7, #16]
 8004c78:	621a      	str	r2, [r3, #32]
}
 8004c7a:	46c0      	nop			@ (mov r8, r8)
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	b006      	add	sp, #24
 8004c80:	bd80      	pop	{r7, pc}
 8004c82:	46c0      	nop			@ (mov r8, r8)
 8004c84:	ffffefff 	.word	0xffffefff
 8004c88:	feff8fff 	.word	0xfeff8fff
 8004c8c:	fffffcff 	.word	0xfffffcff
 8004c90:	ffffdfff 	.word	0xffffdfff
 8004c94:	40012c00 	.word	0x40012c00
 8004c98:	40014400 	.word	0x40014400
 8004c9c:	40014800 	.word	0x40014800
 8004ca0:	ffffbfff 	.word	0xffffbfff

08004ca4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b086      	sub	sp, #24
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
 8004cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6a1b      	ldr	r3, [r3, #32]
 8004cb2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6a1b      	ldr	r3, [r3, #32]
 8004cb8:	4a21      	ldr	r2, [pc, #132]	@ (8004d40 <TIM_OC5_SetConfig+0x9c>)
 8004cba:	401a      	ands	r2, r3
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	4a1d      	ldr	r2, [pc, #116]	@ (8004d44 <TIM_OC5_SetConfig+0xa0>)
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	68fa      	ldr	r2, [r7, #12]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	4a19      	ldr	r2, [pc, #100]	@ (8004d48 <TIM_OC5_SetConfig+0xa4>)
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	041b      	lsls	r3, r3, #16
 8004cec:	693a      	ldr	r2, [r7, #16]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a15      	ldr	r2, [pc, #84]	@ (8004d4c <TIM_OC5_SetConfig+0xa8>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d007      	beq.n	8004d0a <TIM_OC5_SetConfig+0x66>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a14      	ldr	r2, [pc, #80]	@ (8004d50 <TIM_OC5_SetConfig+0xac>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d003      	beq.n	8004d0a <TIM_OC5_SetConfig+0x66>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a13      	ldr	r2, [pc, #76]	@ (8004d54 <TIM_OC5_SetConfig+0xb0>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d109      	bne.n	8004d1e <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	4a0c      	ldr	r2, [pc, #48]	@ (8004d40 <TIM_OC5_SetConfig+0x9c>)
 8004d0e:	4013      	ands	r3, r2
 8004d10:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	695b      	ldr	r3, [r3, #20]
 8004d16:	021b      	lsls	r3, r3, #8
 8004d18:	697a      	ldr	r2, [r7, #20]
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	697a      	ldr	r2, [r7, #20]
 8004d22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	68fa      	ldr	r2, [r7, #12]
 8004d28:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	685a      	ldr	r2, [r3, #4]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	693a      	ldr	r2, [r7, #16]
 8004d36:	621a      	str	r2, [r3, #32]
}
 8004d38:	46c0      	nop			@ (mov r8, r8)
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	b006      	add	sp, #24
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	fffeffff 	.word	0xfffeffff
 8004d44:	fffeff8f 	.word	0xfffeff8f
 8004d48:	fffdffff 	.word	0xfffdffff
 8004d4c:	40012c00 	.word	0x40012c00
 8004d50:	40014400 	.word	0x40014400
 8004d54:	40014800 	.word	0x40014800

08004d58 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b086      	sub	sp, #24
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
 8004d60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a1b      	ldr	r3, [r3, #32]
 8004d66:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6a1b      	ldr	r3, [r3, #32]
 8004d6c:	4a22      	ldr	r2, [pc, #136]	@ (8004df8 <TIM_OC6_SetConfig+0xa0>)
 8004d6e:	401a      	ands	r2, r3
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	4a1e      	ldr	r2, [pc, #120]	@ (8004dfc <TIM_OC6_SetConfig+0xa4>)
 8004d84:	4013      	ands	r3, r2
 8004d86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	021b      	lsls	r3, r3, #8
 8004d8e:	68fa      	ldr	r2, [r7, #12]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	4a1a      	ldr	r2, [pc, #104]	@ (8004e00 <TIM_OC6_SetConfig+0xa8>)
 8004d98:	4013      	ands	r3, r2
 8004d9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	051b      	lsls	r3, r3, #20
 8004da2:	693a      	ldr	r2, [r7, #16]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a16      	ldr	r2, [pc, #88]	@ (8004e04 <TIM_OC6_SetConfig+0xac>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d007      	beq.n	8004dc0 <TIM_OC6_SetConfig+0x68>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4a15      	ldr	r2, [pc, #84]	@ (8004e08 <TIM_OC6_SetConfig+0xb0>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d003      	beq.n	8004dc0 <TIM_OC6_SetConfig+0x68>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	4a14      	ldr	r2, [pc, #80]	@ (8004e0c <TIM_OC6_SetConfig+0xb4>)
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	d109      	bne.n	8004dd4 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	4a13      	ldr	r2, [pc, #76]	@ (8004e10 <TIM_OC6_SetConfig+0xb8>)
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	695b      	ldr	r3, [r3, #20]
 8004dcc:	029b      	lsls	r3, r3, #10
 8004dce:	697a      	ldr	r2, [r7, #20]
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	697a      	ldr	r2, [r7, #20]
 8004dd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	68fa      	ldr	r2, [r7, #12]
 8004dde:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	685a      	ldr	r2, [r3, #4]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	693a      	ldr	r2, [r7, #16]
 8004dec:	621a      	str	r2, [r3, #32]
}
 8004dee:	46c0      	nop			@ (mov r8, r8)
 8004df0:	46bd      	mov	sp, r7
 8004df2:	b006      	add	sp, #24
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	46c0      	nop			@ (mov r8, r8)
 8004df8:	ffefffff 	.word	0xffefffff
 8004dfc:	feff8fff 	.word	0xfeff8fff
 8004e00:	ffdfffff 	.word	0xffdfffff
 8004e04:	40012c00 	.word	0x40012c00
 8004e08:	40014400 	.word	0x40014400
 8004e0c:	40014800 	.word	0x40014800
 8004e10:	fffbffff 	.word	0xfffbffff

08004e14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b086      	sub	sp, #24
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	60f8      	str	r0, [r7, #12]
 8004e1c:	60b9      	str	r1, [r7, #8]
 8004e1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	221f      	movs	r2, #31
 8004e24:	4013      	ands	r3, r2
 8004e26:	2201      	movs	r2, #1
 8004e28:	409a      	lsls	r2, r3
 8004e2a:	0013      	movs	r3, r2
 8004e2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6a1b      	ldr	r3, [r3, #32]
 8004e32:	697a      	ldr	r2, [r7, #20]
 8004e34:	43d2      	mvns	r2, r2
 8004e36:	401a      	ands	r2, r3
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6a1a      	ldr	r2, [r3, #32]
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	211f      	movs	r1, #31
 8004e44:	400b      	ands	r3, r1
 8004e46:	6879      	ldr	r1, [r7, #4]
 8004e48:	4099      	lsls	r1, r3
 8004e4a:	000b      	movs	r3, r1
 8004e4c:	431a      	orrs	r2, r3
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	621a      	str	r2, [r3, #32]
}
 8004e52:	46c0      	nop			@ (mov r8, r8)
 8004e54:	46bd      	mov	sp, r7
 8004e56:	b006      	add	sp, #24
 8004e58:	bd80      	pop	{r7, pc}
	...

08004e5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	223c      	movs	r2, #60	@ 0x3c
 8004e6a:	5c9b      	ldrb	r3, [r3, r2]
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d101      	bne.n	8004e74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e70:	2302      	movs	r3, #2
 8004e72:	e050      	b.n	8004f16 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	223c      	movs	r2, #60	@ 0x3c
 8004e78:	2101      	movs	r1, #1
 8004e7a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	223d      	movs	r2, #61	@ 0x3d
 8004e80:	2102      	movs	r1, #2
 8004e82:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a21      	ldr	r2, [pc, #132]	@ (8004f20 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d108      	bne.n	8004eb0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	4a20      	ldr	r2, [pc, #128]	@ (8004f24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004ea2:	4013      	ands	r3, r2
 8004ea4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	68fa      	ldr	r2, [r7, #12]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2270      	movs	r2, #112	@ 0x70
 8004eb4:	4393      	bics	r3, r2
 8004eb6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	68fa      	ldr	r2, [r7, #12]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	68fa      	ldr	r2, [r7, #12]
 8004ec8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a14      	ldr	r2, [pc, #80]	@ (8004f20 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d00a      	beq.n	8004eea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	2380      	movs	r3, #128	@ 0x80
 8004eda:	05db      	lsls	r3, r3, #23
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d004      	beq.n	8004eea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a10      	ldr	r2, [pc, #64]	@ (8004f28 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d10c      	bne.n	8004f04 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	2280      	movs	r2, #128	@ 0x80
 8004eee:	4393      	bics	r3, r2
 8004ef0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	68ba      	ldr	r2, [r7, #8]
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	68ba      	ldr	r2, [r7, #8]
 8004f02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	223d      	movs	r2, #61	@ 0x3d
 8004f08:	2101      	movs	r1, #1
 8004f0a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	223c      	movs	r2, #60	@ 0x3c
 8004f10:	2100      	movs	r1, #0
 8004f12:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f14:	2300      	movs	r3, #0
}
 8004f16:	0018      	movs	r0, r3
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	b004      	add	sp, #16
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	46c0      	nop			@ (mov r8, r8)
 8004f20:	40012c00 	.word	0x40012c00
 8004f24:	ff0fffff 	.word	0xff0fffff
 8004f28:	40000400 	.word	0x40000400

08004f2c <memset>:
 8004f2c:	0003      	movs	r3, r0
 8004f2e:	1882      	adds	r2, r0, r2
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d100      	bne.n	8004f36 <memset+0xa>
 8004f34:	4770      	bx	lr
 8004f36:	7019      	strb	r1, [r3, #0]
 8004f38:	3301      	adds	r3, #1
 8004f3a:	e7f9      	b.n	8004f30 <memset+0x4>

08004f3c <__libc_init_array>:
 8004f3c:	b570      	push	{r4, r5, r6, lr}
 8004f3e:	2600      	movs	r6, #0
 8004f40:	4c0c      	ldr	r4, [pc, #48]	@ (8004f74 <__libc_init_array+0x38>)
 8004f42:	4d0d      	ldr	r5, [pc, #52]	@ (8004f78 <__libc_init_array+0x3c>)
 8004f44:	1b64      	subs	r4, r4, r5
 8004f46:	10a4      	asrs	r4, r4, #2
 8004f48:	42a6      	cmp	r6, r4
 8004f4a:	d109      	bne.n	8004f60 <__libc_init_array+0x24>
 8004f4c:	2600      	movs	r6, #0
 8004f4e:	f000 f819 	bl	8004f84 <_init>
 8004f52:	4c0a      	ldr	r4, [pc, #40]	@ (8004f7c <__libc_init_array+0x40>)
 8004f54:	4d0a      	ldr	r5, [pc, #40]	@ (8004f80 <__libc_init_array+0x44>)
 8004f56:	1b64      	subs	r4, r4, r5
 8004f58:	10a4      	asrs	r4, r4, #2
 8004f5a:	42a6      	cmp	r6, r4
 8004f5c:	d105      	bne.n	8004f6a <__libc_init_array+0x2e>
 8004f5e:	bd70      	pop	{r4, r5, r6, pc}
 8004f60:	00b3      	lsls	r3, r6, #2
 8004f62:	58eb      	ldr	r3, [r5, r3]
 8004f64:	4798      	blx	r3
 8004f66:	3601      	adds	r6, #1
 8004f68:	e7ee      	b.n	8004f48 <__libc_init_array+0xc>
 8004f6a:	00b3      	lsls	r3, r6, #2
 8004f6c:	58eb      	ldr	r3, [r5, r3]
 8004f6e:	4798      	blx	r3
 8004f70:	3601      	adds	r6, #1
 8004f72:	e7f2      	b.n	8004f5a <__libc_init_array+0x1e>
 8004f74:	08005044 	.word	0x08005044
 8004f78:	08005044 	.word	0x08005044
 8004f7c:	08005048 	.word	0x08005048
 8004f80:	08005044 	.word	0x08005044

08004f84 <_init>:
 8004f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f86:	46c0      	nop			@ (mov r8, r8)
 8004f88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f8a:	bc08      	pop	{r3}
 8004f8c:	469e      	mov	lr, r3
 8004f8e:	4770      	bx	lr

08004f90 <_fini>:
 8004f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f92:	46c0      	nop			@ (mov r8, r8)
 8004f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f96:	bc08      	pop	{r3}
 8004f98:	469e      	mov	lr, r3
 8004f9a:	4770      	bx	lr
