<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HALCoGen TMS570LS12x: generated_launchpad/include/sys_core.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HALCoGen TMS570LS12x
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('sys__core_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">sys_core.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>System Core Header File.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="sys__common_8h_source.html">sys_common.h</a>&quot;</code><br />
</div>
<p><a href="sys__core_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad7459d992fb4a93e1a27b32efa0a3ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#ad7459d992fb4a93e1a27b32efa0a3ae9">USER_STACK_LENGTH</a>&#160;&#160;&#160;0x00000300U</td></tr>
<tr class="memdesc:ad7459d992fb4a93e1a27b32efa0a3ae9"><td class="mdescLeft">&#160;</td><td class="mdescRight">USER Mode Stack length (in bytes)  <a href="#ad7459d992fb4a93e1a27b32efa0a3ae9">More...</a><br /></td></tr>
<tr class="separator:ad7459d992fb4a93e1a27b32efa0a3ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f8b8522d66ed4c88bea8794b7c4722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#af7f8b8522d66ed4c88bea8794b7c4722">SVC_STACK_LENGTH</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="memdesc:af7f8b8522d66ed4c88bea8794b7c4722"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVC Mode Stack length (in bytes)  <a href="#af7f8b8522d66ed4c88bea8794b7c4722">More...</a><br /></td></tr>
<tr class="separator:af7f8b8522d66ed4c88bea8794b7c4722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaba33fdbc02c73828ea33ac17045e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#aeaba33fdbc02c73828ea33ac17045e91">FIQ_STACK_LENGTH</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="memdesc:aeaba33fdbc02c73828ea33ac17045e91"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIQ Mode Stack length (in bytes)  <a href="#aeaba33fdbc02c73828ea33ac17045e91">More...</a><br /></td></tr>
<tr class="separator:aeaba33fdbc02c73828ea33ac17045e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a550815ce1edcfbf841a47cfee2dccf42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a550815ce1edcfbf841a47cfee2dccf42">IRQ_STACK_LENGTH</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="memdesc:a550815ce1edcfbf841a47cfee2dccf42"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ Mode Stack length (in bytes)  <a href="#a550815ce1edcfbf841a47cfee2dccf42">More...</a><br /></td></tr>
<tr class="separator:a550815ce1edcfbf841a47cfee2dccf42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab23f4a0885c00185030f6c71460249c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#ab23f4a0885c00185030f6c71460249c1">ABORT_STACK_LENGTH</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="memdesc:ab23f4a0885c00185030f6c71460249c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ABORT Mode Stack length (in bytes)  <a href="#ab23f4a0885c00185030f6c71460249c1">More...</a><br /></td></tr>
<tr class="separator:ab23f4a0885c00185030f6c71460249c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa8492366c021ada12ea09f5ce86f831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#afa8492366c021ada12ea09f5ce86f831">UNDEF_STACK_LENGTH</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="memdesc:afa8492366c021ada12ea09f5ce86f831"><td class="mdescLeft">&#160;</td><td class="mdescRight">UNDEF Mode Stack length (in bytes)  <a href="#afa8492366c021ada12ea09f5ce86f831">More...</a><br /></td></tr>
<tr class="separator:afa8492366c021ada12ea09f5ce86f831"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ace84e011af7f2ca1ec1b090daf07ff80"><td class="memItemLeft" align="right" valign="top"><a id="ace84e011af7f2ca1ec1b090daf07ff80"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#ace84e011af7f2ca1ec1b090daf07ff80">_coreInitRegisters_</a> (void)</td></tr>
<tr class="memdesc:ace84e011af7f2ca1ec1b090daf07ff80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize Core register. <br /></td></tr>
<tr class="separator:ace84e011af7f2ca1ec1b090daf07ff80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d1ff5263e206536a363a3aa822629dc"><td class="memItemLeft" align="right" valign="top"><a id="a0d1ff5263e206536a363a3aa822629dc"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a0d1ff5263e206536a363a3aa822629dc">_coreInitStackPointer_</a> (void)</td></tr>
<tr class="memdesc:a0d1ff5263e206536a363a3aa822629dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize Core stack pointer. <br /></td></tr>
<tr class="separator:a0d1ff5263e206536a363a3aa822629dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a279a170e08931509b2d62848fda3eacd"><td class="memItemLeft" align="right" valign="top"><a id="a279a170e08931509b2d62848fda3eacd"></a>
uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a279a170e08931509b2d62848fda3eacd">_getCPSRValue_</a> (void)</td></tr>
<tr class="memdesc:a279a170e08931509b2d62848fda3eacd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get CPSR Value. <br /></td></tr>
<tr class="separator:a279a170e08931509b2d62848fda3eacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac3ba78e1c8af4d0b6a5381b11858b2"><td class="memItemLeft" align="right" valign="top"><a id="a9ac3ba78e1c8af4d0b6a5381b11858b2"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a9ac3ba78e1c8af4d0b6a5381b11858b2">_gotoCPUIdle_</a> (void)</td></tr>
<tr class="memdesc:a9ac3ba78e1c8af4d0b6a5381b11858b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Take CPU to Idle state. <br /></td></tr>
<tr class="separator:a9ac3ba78e1c8af4d0b6a5381b11858b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb52868522528dab172c3c1e3286fbc3"><td class="memItemLeft" align="right" valign="top"><a id="acb52868522528dab172c3c1e3286fbc3"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#acb52868522528dab172c3c1e3286fbc3">_coreEnableIrqVicOffset_</a> (void)</td></tr>
<tr class="memdesc:acb52868522528dab172c3c1e3286fbc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Irq offset propagation via Vic controller. <br /></td></tr>
<tr class="separator:acb52868522528dab172c3c1e3286fbc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae13f9a9ccf77dd1cecc67f03d271a537"><td class="memItemLeft" align="right" valign="top"><a id="ae13f9a9ccf77dd1cecc67f03d271a537"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#ae13f9a9ccf77dd1cecc67f03d271a537">_coreEnableVfp_</a> (void)</td></tr>
<tr class="memdesc:ae13f9a9ccf77dd1cecc67f03d271a537"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable vector floating point unit. <br /></td></tr>
<tr class="separator:ae13f9a9ccf77dd1cecc67f03d271a537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e087d887d4b7158cac63c2b7e3b2c7d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a1e087d887d4b7158cac63c2b7e3b2c7d">_coreEnableEventBusExport_</a> (void)</td></tr>
<tr class="memdesc:a1e087d887d4b7158cac63c2b7e3b2c7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable event bus export for external monitoring modules.  <a href="#a1e087d887d4b7158cac63c2b7e3b2c7d">More...</a><br /></td></tr>
<tr class="separator:a1e087d887d4b7158cac63c2b7e3b2c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefcf37b494b9f7dad1937e1291ce91e3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#aefcf37b494b9f7dad1937e1291ce91e3">_coreDisableEventBusExport_</a> (void)</td></tr>
<tr class="memdesc:aefcf37b494b9f7dad1937e1291ce91e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable event bus export for external monitoring modules.  <a href="#aefcf37b494b9f7dad1937e1291ce91e3">More...</a><br /></td></tr>
<tr class="separator:aefcf37b494b9f7dad1937e1291ce91e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a058f0ace94e7ff9afbd9590568a3da99"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a058f0ace94e7ff9afbd9590568a3da99">_coreEnableRamEcc_</a> (void)</td></tr>
<tr class="memdesc:a058f0ace94e7ff9afbd9590568a3da99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable external ecc error for RAM odd and even bank.  <a href="#a058f0ace94e7ff9afbd9590568a3da99">More...</a><br /></td></tr>
<tr class="separator:a058f0ace94e7ff9afbd9590568a3da99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099bf5e5169755b08ae68126dec3172e"><td class="memItemLeft" align="right" valign="top"><a id="a099bf5e5169755b08ae68126dec3172e"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a099bf5e5169755b08ae68126dec3172e">_coreDisableRamEcc_</a> (void)</td></tr>
<tr class="memdesc:a099bf5e5169755b08ae68126dec3172e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable external ecc error for RAM odd and even bank. <br /></td></tr>
<tr class="separator:a099bf5e5169755b08ae68126dec3172e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15d067f037762a1689da3e8c852ded8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#af15d067f037762a1689da3e8c852ded8">_coreEnableFlashEcc_</a> (void)</td></tr>
<tr class="memdesc:af15d067f037762a1689da3e8c852ded8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable external ecc error for the Flash.  <a href="#af15d067f037762a1689da3e8c852ded8">More...</a><br /></td></tr>
<tr class="separator:af15d067f037762a1689da3e8c852ded8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45114f6b771649caedd4468733fd903"><td class="memItemLeft" align="right" valign="top"><a id="aa45114f6b771649caedd4468733fd903"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#aa45114f6b771649caedd4468733fd903">_coreDisableFlashEcc_</a> (void)</td></tr>
<tr class="memdesc:aa45114f6b771649caedd4468733fd903"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable external ecc error for the Flash. <br /></td></tr>
<tr class="separator:aa45114f6b771649caedd4468733fd903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a381fac5107244ffabc8cd922573f40a9"><td class="memItemLeft" align="right" valign="top">uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a381fac5107244ffabc8cd922573f40a9">_coreGetDataFault_</a> (void)</td></tr>
<tr class="memdesc:a381fac5107244ffabc8cd922573f40a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get core data fault status register.  <a href="#a381fac5107244ffabc8cd922573f40a9">More...</a><br /></td></tr>
<tr class="separator:a381fac5107244ffabc8cd922573f40a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bac9616a47752dccbbd20ffabd567a2"><td class="memItemLeft" align="right" valign="top"><a id="a9bac9616a47752dccbbd20ffabd567a2"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a9bac9616a47752dccbbd20ffabd567a2">_coreClearDataFault_</a> (void)</td></tr>
<tr class="memdesc:a9bac9616a47752dccbbd20ffabd567a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear core data fault status register. <br /></td></tr>
<tr class="separator:a9bac9616a47752dccbbd20ffabd567a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91724fbfd4f462ddfd13b4e06bfd30f1"><td class="memItemLeft" align="right" valign="top">uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a91724fbfd4f462ddfd13b4e06bfd30f1">_coreGetInstructionFault_</a> (void)</td></tr>
<tr class="memdesc:a91724fbfd4f462ddfd13b4e06bfd30f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get core instruction fault status register.  <a href="#a91724fbfd4f462ddfd13b4e06bfd30f1">More...</a><br /></td></tr>
<tr class="separator:a91724fbfd4f462ddfd13b4e06bfd30f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a156b5a1caa835901b7f14fa3ed578f19"><td class="memItemLeft" align="right" valign="top"><a id="a156b5a1caa835901b7f14fa3ed578f19"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a156b5a1caa835901b7f14fa3ed578f19">_coreClearInstructionFault_</a> (void)</td></tr>
<tr class="memdesc:a156b5a1caa835901b7f14fa3ed578f19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear core instruction fault status register. <br /></td></tr>
<tr class="separator:a156b5a1caa835901b7f14fa3ed578f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1c18a027ee5d18323f1aa190a1cbc6c"><td class="memItemLeft" align="right" valign="top">uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#ac1c18a027ee5d18323f1aa190a1cbc6c">_coreGetDataFaultAddress_</a> (void)</td></tr>
<tr class="memdesc:ac1c18a027ee5d18323f1aa190a1cbc6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get core data fault address register.  <a href="#ac1c18a027ee5d18323f1aa190a1cbc6c">More...</a><br /></td></tr>
<tr class="separator:ac1c18a027ee5d18323f1aa190a1cbc6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a121f0f2c2b54c8765c3bafcf983a9158"><td class="memItemLeft" align="right" valign="top"><a id="a121f0f2c2b54c8765c3bafcf983a9158"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a121f0f2c2b54c8765c3bafcf983a9158">_coreClearDataFaultAddress_</a> (void)</td></tr>
<tr class="memdesc:a121f0f2c2b54c8765c3bafcf983a9158"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear core data fault address register. <br /></td></tr>
<tr class="separator:a121f0f2c2b54c8765c3bafcf983a9158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78caf621393ff723bd7bd14ce35a4fd3"><td class="memItemLeft" align="right" valign="top">uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a78caf621393ff723bd7bd14ce35a4fd3">_coreGetInstructionFaultAddress_</a> (void)</td></tr>
<tr class="memdesc:a78caf621393ff723bd7bd14ce35a4fd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get core instruction fault address register.  <a href="#a78caf621393ff723bd7bd14ce35a4fd3">More...</a><br /></td></tr>
<tr class="separator:a78caf621393ff723bd7bd14ce35a4fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ebc29b8391806a992f045d112f93c09"><td class="memItemLeft" align="right" valign="top"><a id="a4ebc29b8391806a992f045d112f93c09"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a4ebc29b8391806a992f045d112f93c09">_coreClearInstructionFaultAddress_</a> (void)</td></tr>
<tr class="memdesc:a4ebc29b8391806a992f045d112f93c09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear core instruction fault address register. <br /></td></tr>
<tr class="separator:a4ebc29b8391806a992f045d112f93c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac66bf5ebd2ec779e781603e9c93d8ac1"><td class="memItemLeft" align="right" valign="top">uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#ac66bf5ebd2ec779e781603e9c93d8ac1">_coreGetAuxiliaryDataFault_</a> (void)</td></tr>
<tr class="memdesc:ac66bf5ebd2ec779e781603e9c93d8ac1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get core auxiliary data fault status register.  <a href="#ac66bf5ebd2ec779e781603e9c93d8ac1">More...</a><br /></td></tr>
<tr class="separator:ac66bf5ebd2ec779e781603e9c93d8ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55eda7cacbe4d0b34134d648266bde59"><td class="memItemLeft" align="right" valign="top"><a id="a55eda7cacbe4d0b34134d648266bde59"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a55eda7cacbe4d0b34134d648266bde59">_coreClearAuxiliaryDataFault_</a> (void)</td></tr>
<tr class="memdesc:a55eda7cacbe4d0b34134d648266bde59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear core auxiliary data fault status register. <br /></td></tr>
<tr class="separator:a55eda7cacbe4d0b34134d648266bde59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512bb945804e5388297b952423abbe27"><td class="memItemLeft" align="right" valign="top">uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a512bb945804e5388297b952423abbe27">_coreGetAuxiliaryInstructionFault_</a> (void)</td></tr>
<tr class="memdesc:a512bb945804e5388297b952423abbe27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get core auxiliary instruction fault status register.  <a href="#a512bb945804e5388297b952423abbe27">More...</a><br /></td></tr>
<tr class="separator:a512bb945804e5388297b952423abbe27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95d9d6f4bcc67021dae06384792a8332"><td class="memItemLeft" align="right" valign="top"><a id="a95d9d6f4bcc67021dae06384792a8332"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a95d9d6f4bcc67021dae06384792a8332">_coreClearAuxiliaryInstructionFault_</a> (void)</td></tr>
<tr class="memdesc:a95d9d6f4bcc67021dae06384792a8332"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear core auxiliary instruction fault status register. <br /></td></tr>
<tr class="separator:a95d9d6f4bcc67021dae06384792a8332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acac495075d094804ae0e691ee8045785"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#acac495075d094804ae0e691ee8045785">_disable_interrupt_</a> (void)</td></tr>
<tr class="memdesc:acac495075d094804ae0e691ee8045785"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable IRQ and FIQ Interrupt mode in CPSR register.  <a href="#acac495075d094804ae0e691ee8045785">More...</a><br /></td></tr>
<tr class="separator:acac495075d094804ae0e691ee8045785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091b86fe6f21080606847cc482817dd6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a091b86fe6f21080606847cc482817dd6">_disable_IRQ_interrupt_</a> (void)</td></tr>
<tr class="memdesc:a091b86fe6f21080606847cc482817dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable IRQ Interrupt mode in CPSR register.  <a href="#a091b86fe6f21080606847cc482817dd6">More...</a><br /></td></tr>
<tr class="separator:a091b86fe6f21080606847cc482817dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c2fd615301237797f5bba9fb8ee68a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a4c2fd615301237797f5bba9fb8ee68a7">_disable_FIQ_interrupt_</a> (void)</td></tr>
<tr class="memdesc:a4c2fd615301237797f5bba9fb8ee68a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable FIQ Interrupt mode in CPSR register.  <a href="#a4c2fd615301237797f5bba9fb8ee68a7">More...</a><br /></td></tr>
<tr class="separator:a4c2fd615301237797f5bba9fb8ee68a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6bb41a73c651e85ebb47f15e7acf33e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#ac6bb41a73c651e85ebb47f15e7acf33e">_enable_interrupt_</a> (void)</td></tr>
<tr class="memdesc:ac6bb41a73c651e85ebb47f15e7acf33e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable IRQ and FIQ Interrupt mode in CPSR register.  <a href="#ac6bb41a73c651e85ebb47f15e7acf33e">More...</a><br /></td></tr>
<tr class="separator:ac6bb41a73c651e85ebb47f15e7acf33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e8e4dc7ef2ed7eaf51e5db53a39697"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a41e8e4dc7ef2ed7eaf51e5db53a39697">_esmCcmErrorsClear_</a> (void)</td></tr>
<tr class="memdesc:a41e8e4dc7ef2ed7eaf51e5db53a39697"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears ESM Error caused due to CCM Errata in RevA Silicon.  <a href="#a41e8e4dc7ef2ed7eaf51e5db53a39697">More...</a><br /></td></tr>
<tr class="separator:a41e8e4dc7ef2ed7eaf51e5db53a39697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6677e111798acb3b452b56c197e5b881"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a6677e111798acb3b452b56c197e5b881">_errata_CORTEXR4_66_</a> (void)</td></tr>
<tr class="memdesc:a6677e111798acb3b452b56c197e5b881"><td class="mdescLeft">&#160;</td><td class="mdescRight">Work Around for Errata CORTEX-R4#66.  <a href="#a6677e111798acb3b452b56c197e5b881">More...</a><br /></td></tr>
<tr class="separator:a6677e111798acb3b452b56c197e5b881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4061392dca6693f25e76131c6081c99a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__core_8h.html#a4061392dca6693f25e76131c6081c99a">_errata_CORTEXR4_57_</a> (void)</td></tr>
<tr class="memdesc:a4061392dca6693f25e76131c6081c99a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Work Around for Errata CORTEX-R4#57.  <a href="#a4061392dca6693f25e76131c6081c99a">More...</a><br /></td></tr>
<tr class="separator:a4061392dca6693f25e76131c6081c99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>System Core Header File. </p>
<dl class="section date"><dt>Date</dt><dd>07-July-2017 </dd></dl>
<dl class="section version"><dt>Version</dt><dd>04.07.00</dd></dl>
<p>This file contains:</p><ul>
<li>Core Interface Functions</li>
</ul>
<p>which are relevant for the System driver. </p>

<p class="definition">Definition in file <a class="el" href="sys__core_8h_source.html">sys_core.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ab23f4a0885c00185030f6c71460249c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab23f4a0885c00185030f6c71460249c1">&#9670;&nbsp;</a></span>ABORT_STACK_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ABORT_STACK_LENGTH&#160;&#160;&#160;0x00000100U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ABORT Mode Stack length (in bytes) </p>
<p>Alias for ABORT Mode Stack length (in bytes)</p>
<dl class="section note"><dt>Note</dt><dd>: Use this macro for ABORT Mode Stack length (in bytes) </dd></dl>

<p class="definition">Definition at line <a class="el" href="sys__core_8h_source.html#l00102">102</a> of file <a class="el" href="sys__core_8h_source.html">sys_core.h</a>.</p>

</div>
</div>
<a id="aeaba33fdbc02c73828ea33ac17045e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaba33fdbc02c73828ea33ac17045e91">&#9670;&nbsp;</a></span>FIQ_STACK_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIQ_STACK_LENGTH&#160;&#160;&#160;0x00000100U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIQ Mode Stack length (in bytes) </p>
<p>Alias for FIQ Mode Stack length (in bytes)</p>
<dl class="section note"><dt>Note</dt><dd>: Use this macro for FIQ Mode Stack length (in bytes) </dd></dl>

<p class="definition">Definition at line <a class="el" href="sys__core_8h_source.html#l00084">84</a> of file <a class="el" href="sys__core_8h_source.html">sys_core.h</a>.</p>

</div>
</div>
<a id="a550815ce1edcfbf841a47cfee2dccf42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a550815ce1edcfbf841a47cfee2dccf42">&#9670;&nbsp;</a></span>IRQ_STACK_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRQ_STACK_LENGTH&#160;&#160;&#160;0x00000100U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRQ Mode Stack length (in bytes) </p>
<p>Alias for IRQ Mode Stack length (in bytes)</p>
<dl class="section note"><dt>Note</dt><dd>: Use this macro for IRQ Mode Stack length (in bytes) </dd></dl>

<p class="definition">Definition at line <a class="el" href="sys__core_8h_source.html#l00093">93</a> of file <a class="el" href="sys__core_8h_source.html">sys_core.h</a>.</p>

</div>
</div>
<a id="af7f8b8522d66ed4c88bea8794b7c4722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7f8b8522d66ed4c88bea8794b7c4722">&#9670;&nbsp;</a></span>SVC_STACK_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SVC_STACK_LENGTH&#160;&#160;&#160;0x00000100U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SVC Mode Stack length (in bytes) </p>
<p>Alias for SVC Mode Stack length (in bytes)</p>
<dl class="section note"><dt>Note</dt><dd>: Use this macro for SVC Mode Stack length (in bytes) </dd></dl>

<p class="definition">Definition at line <a class="el" href="sys__core_8h_source.html#l00075">75</a> of file <a class="el" href="sys__core_8h_source.html">sys_core.h</a>.</p>

</div>
</div>
<a id="afa8492366c021ada12ea09f5ce86f831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa8492366c021ada12ea09f5ce86f831">&#9670;&nbsp;</a></span>UNDEF_STACK_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UNDEF_STACK_LENGTH&#160;&#160;&#160;0x00000100U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UNDEF Mode Stack length (in bytes) </p>
<p>Alias for UNDEF Mode Stack length (in bytes)</p>
<dl class="section note"><dt>Note</dt><dd>: Use this macro for UNDEF Mode Stack length (in bytes) </dd></dl>

<p class="definition">Definition at line <a class="el" href="sys__core_8h_source.html#l00111">111</a> of file <a class="el" href="sys__core_8h_source.html">sys_core.h</a>.</p>

</div>
</div>
<a id="ad7459d992fb4a93e1a27b32efa0a3ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7459d992fb4a93e1a27b32efa0a3ae9">&#9670;&nbsp;</a></span>USER_STACK_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USER_STACK_LENGTH&#160;&#160;&#160;0x00000300U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USER Mode Stack length (in bytes) </p>
<p>Alias for USER Mode Stack length (in bytes)</p>
<dl class="section note"><dt>Note</dt><dd>: Use this macro for USER Mode Stack length (in bytes) </dd></dl>

<p class="definition">Definition at line <a class="el" href="sys__core_8h_source.html#l00066">66</a> of file <a class="el" href="sys__core_8h_source.html">sys_core.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aefcf37b494b9f7dad1937e1291ce91e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefcf37b494b9f7dad1937e1291ce91e3">&#9670;&nbsp;</a></span>_coreDisableEventBusExport_()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _coreDisableEventBusExport_ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable event bus export for external monitoring modules. </p>
<p>This function disables event bus exports to external monitoring modules like tightly coupled RAM wrapper, Flash wrapper and error signaling module. </p>

</div>
</div>
<a id="a1e087d887d4b7158cac63c2b7e3b2c7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e087d887d4b7158cac63c2b7e3b2c7d">&#9670;&nbsp;</a></span>_coreEnableEventBusExport_()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _coreEnableEventBusExport_ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable event bus export for external monitoring modules. </p>
<dl class="section note"><dt>Note</dt><dd>It is required to enable event bus export to process ecc issues.</dd></dl>
<p>This function enables event bus exports to external monitoring modules like tightly coupled RAM wrapper, Flash wrapper and error signaling module. </p>

</div>
</div>
<a id="af15d067f037762a1689da3e8c852ded8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15d067f037762a1689da3e8c852ded8">&#9670;&nbsp;</a></span>_coreEnableFlashEcc_()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _coreEnableFlashEcc_ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable external ecc error for the Flash. </p>
<dl class="section note"><dt>Note</dt><dd>It is required to enable event bus export to process ecc issues. </dd></dl>

</div>
</div>
<a id="a058f0ace94e7ff9afbd9590568a3da99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a058f0ace94e7ff9afbd9590568a3da99">&#9670;&nbsp;</a></span>_coreEnableRamEcc_()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _coreEnableRamEcc_ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable external ecc error for RAM odd and even bank. </p>
<dl class="section note"><dt>Note</dt><dd>It is required to enable event bus export to process ecc issues. </dd></dl>

</div>
</div>
<a id="ac66bf5ebd2ec779e781603e9c93d8ac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac66bf5ebd2ec779e781603e9c93d8ac1">&#9670;&nbsp;</a></span>_coreGetAuxiliaryDataFault_()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32 _coreGetAuxiliaryDataFault_ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get core auxiliary data fault status register. </p>
<dl class="section return"><dt>Returns</dt><dd>The function will return the auxiliary data fault status register value:<ul>
<li>bit [13..5]:<ul>
<li>Index value for access giving error</li>
</ul>
</li>
<li>bit [21]:<ul>
<li>0: Unrecoverable error</li>
<li>1: Recoverable error</li>
</ul>
</li>
<li>bit [23..22]:<ul>
<li>0: Side cache</li>
<li>1: Side ATCM (Flash)</li>
<li>2: Side BTCM (RAM)</li>
<li>3: Reserved</li>
</ul>
</li>
<li>bit [27..24]:<ul>
<li>Cache way or way in which error occurred </li>
</ul>
</li>
</ul>
</dd></dl>

</div>
</div>
<a id="a512bb945804e5388297b952423abbe27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512bb945804e5388297b952423abbe27">&#9670;&nbsp;</a></span>_coreGetAuxiliaryInstructionFault_()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32 _coreGetAuxiliaryInstructionFault_ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get core auxiliary instruction fault status register. </p>
<dl class="section return"><dt>Returns</dt><dd>The function will return the auxiliary instruction fault status register value:<ul>
<li>bit [13..5]:<ul>
<li>Index value for access giving error</li>
</ul>
</li>
<li>bit [21]:<ul>
<li>0: Unrecoverable error</li>
<li>1: Recoverable error</li>
</ul>
</li>
<li>bit [23..22]:<ul>
<li>0: Side cache</li>
<li>1: Side ATCM (Flash)</li>
<li>2: Side BTCM (RAM)</li>
<li>3: Reserved</li>
</ul>
</li>
<li>bit [27..24]:<ul>
<li>Cache way or way in which error occurred </li>
</ul>
</li>
</ul>
</dd></dl>

</div>
</div>
<a id="a381fac5107244ffabc8cd922573f40a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a381fac5107244ffabc8cd922573f40a9">&#9670;&nbsp;</a></span>_coreGetDataFault_()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32 _coreGetDataFault_ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get core data fault status register. </p>
<dl class="section return"><dt>Returns</dt><dd>The function will return the data fault status register value:<ul>
<li>bit [10,3..0]:<ul>
<li>0b00001: Alignment -&gt; address is valid</li>
<li>0b00000: Background -&gt; address is valid</li>
<li>0b01101: Permission -&gt; address is valid</li>
<li>0b01000: Precise External Abort -&gt; address is valid</li>
<li>0b10110: Imprecise External Abort -&gt; address is unpredictable</li>
<li>0b11001: Precise ECC Error -&gt; address is valid</li>
<li>0b11000: Imprecise ECC Error -&gt; address is unpredictable</li>
<li>0b00010: Debug -&gt; address is unchanged</li>
</ul>
</li>
<li>bit [11]:<ul>
<li>0: Read</li>
<li>1: Write</li>
</ul>
</li>
<li>bit [12]:<ul>
<li>0: AXI Decode Error (DECERR)</li>
<li>1: AXI Slave Error (SLVERR) </li>
</ul>
</li>
</ul>
</dd></dl>

</div>
</div>
<a id="ac1c18a027ee5d18323f1aa190a1cbc6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1c18a027ee5d18323f1aa190a1cbc6c">&#9670;&nbsp;</a></span>_coreGetDataFaultAddress_()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32 _coreGetDataFaultAddress_ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get core data fault address register. </p>
<dl class="section return"><dt>Returns</dt><dd>The function will return the data fault address: </dd></dl>

</div>
</div>
<a id="a91724fbfd4f462ddfd13b4e06bfd30f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91724fbfd4f462ddfd13b4e06bfd30f1">&#9670;&nbsp;</a></span>_coreGetInstructionFault_()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32 _coreGetInstructionFault_ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get core instruction fault status register. </p>
<dl class="section return"><dt>Returns</dt><dd>The function will return the instruction fault status register value:<ul>
<li>bit [10,3..0]:<ul>
<li>0b00001: Alignment -&gt; address is valid</li>
<li>0b00000: Background -&gt; address is valid</li>
<li>0b01101: Permission -&gt; address is valid</li>
<li>0b01000: Precise External Abort -&gt; address is valid</li>
<li>0b10110: Imprecise External Abort -&gt; address is unpredictable</li>
<li>0b11001: Precise ECC Error -&gt; address is valid</li>
<li>0b11000: Imprecise ECC Error -&gt; address is unpredictable</li>
<li>0b00010: Debug -&gt; address is unchanged</li>
</ul>
</li>
<li>bit [12]:<ul>
<li>0: AXI Decode Error (DECERR)</li>
<li>1: AXI Slave Error (SLVERR) </li>
</ul>
</li>
</ul>
</dd></dl>

</div>
</div>
<a id="a78caf621393ff723bd7bd14ce35a4fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78caf621393ff723bd7bd14ce35a4fd3">&#9670;&nbsp;</a></span>_coreGetInstructionFaultAddress_()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32 _coreGetInstructionFaultAddress_ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get core instruction fault address register. </p>
<dl class="section return"><dt>Returns</dt><dd>The function will return the instruction fault address: </dd></dl>

</div>
</div>
<a id="a4c2fd615301237797f5bba9fb8ee68a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c2fd615301237797f5bba9fb8ee68a7">&#9670;&nbsp;</a></span>_disable_FIQ_interrupt_()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _disable_FIQ_interrupt_ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable FIQ Interrupt mode in CPSR register. </p>
<p>This function disables IRQ Interrupt mode in CPSR register. </p>

</div>
</div>
<a id="acac495075d094804ae0e691ee8045785"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acac495075d094804ae0e691ee8045785">&#9670;&nbsp;</a></span>_disable_interrupt_()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _disable_interrupt_ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable IRQ and FIQ Interrupt mode in CPSR register. </p>
<p>This function disables IRQ and FIQ Interrupt mode in CPSR register. </p>

</div>
</div>
<a id="a091b86fe6f21080606847cc482817dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a091b86fe6f21080606847cc482817dd6">&#9670;&nbsp;</a></span>_disable_IRQ_interrupt_()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _disable_IRQ_interrupt_ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable IRQ Interrupt mode in CPSR register. </p>
<p>This function disables IRQ Interrupt mode in CPSR register. </p>

</div>
</div>
<a id="ac6bb41a73c651e85ebb47f15e7acf33e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6bb41a73c651e85ebb47f15e7acf33e">&#9670;&nbsp;</a></span>_enable_interrupt_()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _enable_interrupt_ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable IRQ and FIQ Interrupt mode in CPSR register. </p>
<p>This function Enables IRQ and FIQ Interrupt mode in CPSR register. User must call this function to enable Interrupts in non-OS environments. </p>

</div>
</div>
<a id="a4061392dca6693f25e76131c6081c99a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4061392dca6693f25e76131c6081c99a">&#9670;&nbsp;</a></span>_errata_CORTEXR4_57_()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _errata_CORTEXR4_57_ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Work Around for Errata CORTEX-R4#57. </p>
<p>Disable out-of-order single-precision floating point <br />
multiply-accumulate instruction completion. </p>

</div>
</div>
<a id="a6677e111798acb3b452b56c197e5b881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6677e111798acb3b452b56c197e5b881">&#9670;&nbsp;</a></span>_errata_CORTEXR4_66_()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _errata_CORTEXR4_66_ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Work Around for Errata CORTEX-R4#66. </p>
<p>This function Disable out-of-order completion for divide instructions in Auxiliary Control register. </p>

</div>
</div>
<a id="a41e8e4dc7ef2ed7eaf51e5db53a39697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41e8e4dc7ef2ed7eaf51e5db53a39697">&#9670;&nbsp;</a></span>_esmCcmErrorsClear_()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _esmCcmErrorsClear_ </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears ESM Error caused due to CCM Errata in RevA Silicon. </p>
<p>This function Clears ESM Error caused due to CCM Errata in RevA Silicon immediately after powerup. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_3430a47058fd6ee03bd31270d620505a.html">generated_launchpad</a></li><li class="navelem"><a class="el" href="dir_65742af5713a45c26eff379706b6389d.html">include</a></li><li class="navelem"><a class="el" href="sys__core_8h.html">sys_core.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
