
../repos/sgerbino-table-2fdd8d0/bin/table_row_test:     file format elf32-littlearm


Disassembly of section .init:

00011ad8 <.init>:
   11ad8:	push	{r3, lr}
   11adc:	bl	11bf4 <_start@@Base+0x3c>
   11ae0:	pop	{r3, pc}

Disassembly of section .plt:

00011ae4 <raise@plt-0x14>:
   11ae4:	push	{lr}		; (str lr, [sp, #-4]!)
   11ae8:	ldr	lr, [pc, #4]	; 11af4 <raise@plt-0x4>
   11aec:	add	lr, pc, lr
   11af0:	ldr	pc, [lr, #8]!
   11af4:	andeq	r4, r1, ip, lsl #10

00011af8 <raise@plt>:
   11af8:	add	ip, pc, #0, 12
   11afc:	add	ip, ip, #20, 20	; 0x14000
   11b00:	ldr	pc, [ip, #1292]!	; 0x50c

00011b04 <strcmp@plt>:
   11b04:	add	ip, pc, #0, 12
   11b08:	add	ip, ip, #20, 20	; 0x14000
   11b0c:	ldr	pc, [ip, #1284]!	; 0x504

00011b10 <printf@plt>:
   11b10:	add	ip, pc, #0, 12
   11b14:	add	ip, ip, #20, 20	; 0x14000
   11b18:	ldr	pc, [ip, #1276]!	; 0x4fc

00011b1c <free@plt>:
   11b1c:	add	ip, pc, #0, 12
   11b20:	add	ip, ip, #20, 20	; 0x14000
   11b24:	ldr	pc, [ip, #1268]!	; 0x4f4

00011b28 <time@plt>:
   11b28:	add	ip, pc, #0, 12
   11b2c:	add	ip, ip, #20, 20	; 0x14000
   11b30:	ldr	pc, [ip, #1260]!	; 0x4ec

00011b34 <realloc@plt>:
   11b34:	add	ip, pc, #0, 12
   11b38:	add	ip, ip, #20, 20	; 0x14000
   11b3c:	ldr	pc, [ip, #1252]!	; 0x4e4

00011b40 <strcpy@plt>:
   11b40:	add	ip, pc, #0, 12
   11b44:	add	ip, ip, #20, 20	; 0x14000
   11b48:	ldr	pc, [ip, #1244]!	; 0x4dc

00011b4c <malloc@plt>:
   11b4c:	add	ip, pc, #0, 12
   11b50:	add	ip, ip, #20, 20	; 0x14000
   11b54:	ldr	pc, [ip, #1236]!	; 0x4d4

00011b58 <__libc_start_main@plt>:
   11b58:	add	ip, pc, #0, 12
   11b5c:	add	ip, ip, #20, 20	; 0x14000
   11b60:	ldr	pc, [ip, #1228]!	; 0x4cc

00011b64 <__gmon_start__@plt>:
   11b64:	add	ip, pc, #0, 12
   11b68:	add	ip, ip, #20, 20	; 0x14000
   11b6c:	ldr	pc, [ip, #1220]!	; 0x4c4

00011b70 <strlen@plt>:
   11b70:	add	ip, pc, #0, 12
   11b74:	add	ip, ip, #20, 20	; 0x14000
   11b78:	ldr	pc, [ip, #1212]!	; 0x4bc

00011b7c <srand@plt>:
   11b7c:	add	ip, pc, #0, 12
   11b80:	add	ip, ip, #20, 20	; 0x14000
   11b84:	ldr	pc, [ip, #1204]!	; 0x4b4

00011b88 <snprintf@plt>:
   11b88:	add	ip, pc, #0, 12
   11b8c:	add	ip, ip, #20, 20	; 0x14000
   11b90:	ldr	pc, [ip, #1196]!	; 0x4ac

00011b94 <__isoc99_sscanf@plt>:
   11b94:	add	ip, pc, #0, 12
   11b98:	add	ip, ip, #20, 20	; 0x14000
   11b9c:	ldr	pc, [ip, #1188]!	; 0x4a4

00011ba0 <rand@plt>:
   11ba0:	add	ip, pc, #0, 12
   11ba4:	add	ip, ip, #20, 20	; 0x14000
   11ba8:	ldr	pc, [ip, #1180]!	; 0x49c

00011bac <abort@plt>:
   11bac:	add	ip, pc, #0, 12
   11bb0:	add	ip, ip, #20, 20	; 0x14000
   11bb4:	ldr	pc, [ip, #1172]!	; 0x494

Disassembly of section .text:

00011bb8 <_start@@Base>:
   11bb8:	mov	fp, #0
   11bbc:	mov	lr, #0
   11bc0:	pop	{r1}		; (ldr r1, [sp], #4)
   11bc4:	mov	r2, sp
   11bc8:	push	{r2}		; (str r2, [sp, #-4]!)
   11bcc:	push	{r0}		; (str r0, [sp, #-4]!)
   11bd0:	ldr	ip, [pc, #16]	; 11be8 <_start@@Base+0x30>
   11bd4:	push	{ip}		; (str ip, [sp, #-4]!)
   11bd8:	ldr	r0, [pc, #12]	; 11bec <_start@@Base+0x34>
   11bdc:	ldr	r3, [pc, #12]	; 11bf0 <_start@@Base+0x38>
   11be0:	bl	11b58 <__libc_start_main@plt>
   11be4:	bl	11bac <abort@plt>
   11be8:	muleq	r1, r8, lr
   11bec:	andeq	r1, r1, r0, ror #25
   11bf0:	andeq	r4, r1, r8, lsr lr
   11bf4:	ldr	r3, [pc, #20]	; 11c10 <_start@@Base+0x58>
   11bf8:	ldr	r2, [pc, #20]	; 11c14 <_start@@Base+0x5c>
   11bfc:	add	r3, pc, r3
   11c00:	ldr	r2, [r3, r2]
   11c04:	cmp	r2, #0
   11c08:	bxeq	lr
   11c0c:	b	11b64 <__gmon_start__@plt>
   11c10:	strdeq	r4, [r1], -ip
   11c14:	andeq	r0, r0, ip, asr #32
   11c18:	ldr	r3, [pc, #28]	; 11c3c <_start@@Base+0x84>
   11c1c:	ldr	r0, [pc, #28]	; 11c40 <_start@@Base+0x88>
   11c20:	sub	r3, r3, r0
   11c24:	cmp	r3, #6
   11c28:	bxls	lr
   11c2c:	ldr	r3, [pc, #16]	; 11c44 <_start@@Base+0x8c>
   11c30:	cmp	r3, #0
   11c34:	bxeq	lr
   11c38:	bx	r3
   11c3c:	andeq	r6, r2, fp, asr r0
   11c40:	andeq	r6, r2, r8, asr r0
   11c44:	andeq	r0, r0, r0
   11c48:	ldr	r1, [pc, #36]	; 11c74 <_start@@Base+0xbc>
   11c4c:	ldr	r0, [pc, #36]	; 11c78 <_start@@Base+0xc0>
   11c50:	sub	r1, r1, r0
   11c54:	asr	r1, r1, #2
   11c58:	add	r1, r1, r1, lsr #31
   11c5c:	asrs	r1, r1, #1
   11c60:	bxeq	lr
   11c64:	ldr	r3, [pc, #16]	; 11c7c <_start@@Base+0xc4>
   11c68:	cmp	r3, #0
   11c6c:	bxeq	lr
   11c70:	bx	r3
   11c74:	andeq	r6, r2, r8, asr r0
   11c78:	andeq	r6, r2, r8, asr r0
   11c7c:	andeq	r0, r0, r0
   11c80:	push	{r4, lr}
   11c84:	ldr	r4, [pc, #24]	; 11ca4 <_start@@Base+0xec>
   11c88:	ldrb	r3, [r4]
   11c8c:	cmp	r3, #0
   11c90:	popne	{r4, pc}
   11c94:	bl	11c18 <_start@@Base+0x60>
   11c98:	mov	r3, #1
   11c9c:	strb	r3, [r4]
   11ca0:	pop	{r4, pc}
   11ca4:	andeq	r6, r2, r8, asr r0
   11ca8:	ldr	r0, [pc, #40]	; 11cd8 <_start@@Base+0x120>
   11cac:	ldr	r3, [r0]
   11cb0:	cmp	r3, #0
   11cb4:	bne	11cbc <_start@@Base+0x104>
   11cb8:	b	11c48 <_start@@Base+0x90>
   11cbc:	ldr	r3, [pc, #24]	; 11cdc <_start@@Base+0x124>
   11cc0:	cmp	r3, #0
   11cc4:	beq	11cb8 <_start@@Base+0x100>
   11cc8:	push	{r4, lr}
   11ccc:	blx	r3
   11cd0:	pop	{r4, lr}
   11cd4:	b	11c48 <_start@@Base+0x90>
   11cd8:	andeq	r5, r2, r4, lsl pc
   11cdc:	andeq	r0, r0, r0

00011ce0 <main@@Base>:
   11ce0:	push	{r4, r5, lr}
   11ce4:	sub	sp, sp, #68	; 0x44
   11ce8:	add	r0, sp, #4
   11cec:	bl	11b28 <time@plt>
   11cf0:	bl	11b7c <srand@plt>
   11cf4:	bl	11ba0 <rand@plt>
   11cf8:	ldr	r3, [pc, #124]	; 11d7c <main@@Base+0x9c>
   11cfc:	umull	r2, r3, r3, r0
   11d00:	lsr	r3, r3, #5
   11d04:	mov	r5, #100	; 0x64
   11d08:	mul	r5, r5, r3
   11d0c:	sub	r0, r0, r5
   11d10:	add	r5, r0, #100	; 0x64
   11d14:	add	r0, sp, #8
   11d18:	bl	11d84 <table_init@@Base>
   11d1c:	cmp	r5, #0
   11d20:	ble	11d3c <main@@Base+0x5c>
   11d24:	mov	r4, #0
   11d28:	add	r0, sp, #8
   11d2c:	bl	134ec <table_add_row@@Base>
   11d30:	add	r4, r4, #1
   11d34:	cmp	r5, r4
   11d38:	bne	11d28 <main@@Base+0x48>
   11d3c:	add	r0, sp, #8
   11d40:	bl	134e4 <table_get_row_length@@Base>
   11d44:	cmp	r5, r0
   11d48:	moveq	r4, #0
   11d4c:	bne	11d64 <main@@Base+0x84>
   11d50:	add	r0, sp, #8
   11d54:	bl	11de8 <table_destroy@@Base>
   11d58:	mov	r0, r4
   11d5c:	add	sp, sp, #68	; 0x44
   11d60:	pop	{r4, r5, pc}
   11d64:	mov	r2, r0
   11d68:	mov	r1, r5
   11d6c:	ldr	r0, [pc, #12]	; 11d80 <main@@Base+0xa0>
   11d70:	bl	11b10 <printf@plt>
   11d74:	mvn	r4, #0
   11d78:	b	11d50 <main@@Base+0x70>
   11d7c:	mvnpl	r8, pc, lsl r5
   11d80:	andeq	r4, r1, r8, lsr #29

00011d84 <table_init@@Base>:
   11d84:	mov	r3, #0
   11d88:	str	r3, [r0]
   11d8c:	str	r3, [r0, #4]
   11d90:	str	r3, [r0, #12]
   11d94:	mov	r2, #10
   11d98:	str	r2, [r0, #8]
   11d9c:	str	r3, [r0, #16]
   11da0:	str	r3, [r0, #20]
   11da4:	str	r3, [r0, #28]
   11da8:	mov	r1, #20
   11dac:	str	r1, [r0, #24]
   11db0:	str	r3, [r0, #36]	; 0x24
   11db4:	str	r3, [r0, #40]	; 0x28
   11db8:	str	r3, [r0, #44]	; 0x2c
   11dbc:	str	r3, [r0, #32]
   11dc0:	str	r3, [r0, #52]	; 0x34
   11dc4:	str	r2, [r0, #48]	; 0x30
   11dc8:	bx	lr

00011dcc <table_new@@Base>:
   11dcc:	push	{r4, lr}
   11dd0:	mov	r0, #56	; 0x38
   11dd4:	bl	11b4c <malloc@plt>
   11dd8:	mov	r4, r0
   11ddc:	bl	11d84 <table_init@@Base>
   11de0:	mov	r0, r4
   11de4:	pop	{r4, pc}

00011de8 <table_destroy@@Base>:
   11de8:	push	{r4, r5, r6, lr}
   11dec:	subs	r5, r0, #0
   11df0:	popeq	{r4, r5, r6, pc}
   11df4:	mov	r3, #64	; 0x40
   11df8:	mvn	r2, #0
   11dfc:	mov	r1, r2
   11e00:	mov	r0, r5
   11e04:	bl	12620 <table_notify@@Base>
   11e08:	mov	r0, r5
   11e0c:	bl	134e4 <table_get_row_length@@Base>
   11e10:	subs	r6, r0, #0
   11e14:	ble	11e34 <table_destroy@@Base+0x4c>
   11e18:	mov	r4, #0
   11e1c:	mov	r1, r4
   11e20:	mov	r0, r5
   11e24:	bl	13494 <table_row_destroy@@Base>
   11e28:	add	r4, r4, #1
   11e2c:	cmp	r6, r4
   11e30:	bne	11e1c <table_destroy@@Base+0x34>
   11e34:	ldr	r0, [r5, #16]
   11e38:	cmp	r0, #0
   11e3c:	beq	11e44 <table_destroy@@Base+0x5c>
   11e40:	bl	11b1c <free@plt>
   11e44:	mov	r0, r5
   11e48:	bl	12710 <table_get_column_length@@Base>
   11e4c:	subs	r6, r0, #0
   11e50:	ble	11e70 <table_destroy@@Base+0x88>
   11e54:	mov	r4, #0
   11e58:	mov	r1, r4
   11e5c:	mov	r0, r5
   11e60:	bl	126f0 <table_column_destroy@@Base>
   11e64:	add	r4, r4, #1
   11e68:	cmp	r6, r4
   11e6c:	bne	11e58 <table_destroy@@Base+0x70>
   11e70:	ldr	r0, [r5]
   11e74:	cmp	r0, #0
   11e78:	beq	11e80 <table_destroy@@Base+0x98>
   11e7c:	bl	11b1c <free@plt>
   11e80:	ldr	r0, [r5, #36]	; 0x24
   11e84:	cmp	r0, #0
   11e88:	beq	11e90 <table_destroy@@Base+0xa8>
   11e8c:	bl	11b1c <free@plt>
   11e90:	ldr	r0, [r5, #40]	; 0x28
   11e94:	cmp	r0, #0
   11e98:	beq	11ea0 <table_destroy@@Base+0xb8>
   11e9c:	bl	11b1c <free@plt>
   11ea0:	ldr	r0, [r5, #44]	; 0x2c
   11ea4:	cmp	r0, #0
   11ea8:	popeq	{r4, r5, r6, pc}
   11eac:	bl	11b1c <free@plt>
   11eb0:	pop	{r4, r5, r6, pc}

00011eb4 <table_delete@@Base>:
   11eb4:	push	{r4, lr}
   11eb8:	mov	r4, r0
   11ebc:	bl	11de8 <table_destroy@@Base>
   11ec0:	mov	r0, r4
   11ec4:	bl	11b1c <free@plt>
   11ec8:	pop	{r4, pc}

00011ecc <table_dupe@@Base>:
   11ecc:	push	{r4, r5, r6, r7, r8, r9, lr}
   11ed0:	sub	sp, sp, #20
   11ed4:	mov	r6, r0
   11ed8:	bl	134e4 <table_get_row_length@@Base>
   11edc:	mov	r9, r0
   11ee0:	mov	r0, r6
   11ee4:	bl	12710 <table_get_column_length@@Base>
   11ee8:	mov	r7, r0
   11eec:	bl	11dcc <table_new@@Base>
   11ef0:	mov	r8, r0
   11ef4:	cmp	r7, #0
   11ef8:	ble	11f38 <table_dupe@@Base+0x6c>
   11efc:	mov	r4, #0
   11f00:	mov	r1, r4
   11f04:	mov	r0, r6
   11f08:	bl	12a1c <table_get_column_name@@Base>
   11f0c:	mov	r5, r0
   11f10:	mov	r1, r4
   11f14:	mov	r0, r6
   11f18:	bl	12778 <table_get_column_data_type@@Base>
   11f1c:	mov	r2, r0
   11f20:	mov	r1, r5
   11f24:	mov	r0, r8
   11f28:	bl	1278c <table_add_column@@Base>
   11f2c:	add	r4, r4, #1
   11f30:	cmp	r7, r4
   11f34:	bne	11f00 <table_dupe@@Base+0x34>
   11f38:	cmp	r9, #0
   11f3c:	ble	123a4 <table_dupe@@Base+0x4d8>
   11f40:	mov	r5, #0
   11f44:	b	1238c <table_dupe@@Base+0x4c0>
   11f48:	mov	r2, r4
   11f4c:	mov	r1, r5
   11f50:	mov	r0, r6
   11f54:	bl	1330c <table_get_int@@Base>
   11f58:	mov	r3, r0
   11f5c:	mov	r2, r4
   11f60:	mov	r1, r5
   11f64:	mov	r0, r8
   11f68:	bl	13d48 <table_set_int@@Base>
   11f6c:	add	r4, r4, #1
   11f70:	cmp	r7, r4
   11f74:	beq	12380 <table_dupe@@Base+0x4b4>
   11f78:	mov	r1, r4
   11f7c:	mov	r0, r6
   11f80:	bl	12778 <table_get_column_data_type@@Base>
   11f84:	cmp	r0, #23
   11f88:	ldrls	pc, [pc, r0, lsl #2]
   11f8c:	b	11f6c <table_dupe@@Base+0xa0>
   11f90:	andeq	r1, r1, r8, asr #30
   11f94:	strdeq	r1, [r1], -r0
   11f98:	andeq	r2, r1, r8, lsl r0
   11f9c:	andeq	r2, r1, r0, asr #32
   11fa0:	andeq	r2, r1, r8, rrx
   11fa4:	muleq	r1, r0, r0
   11fa8:	strheq	r2, [r1], -r8
   11fac:	andeq	r2, r1, r0, ror #1
   11fb0:	andeq	r2, r1, r8, lsl #2
   11fb4:	andeq	r2, r1, r0, lsr r1
   11fb8:	andeq	r2, r1, r8, asr r1
   11fbc:	andeq	r2, r1, r0, lsl #3
   11fc0:	andeq	r2, r1, r8, lsr #3
   11fc4:	ldrdeq	r2, [r1], -r0
   11fc8:	strdeq	r2, [r1], -r8
   11fcc:	andeq	r2, r1, r0, lsr #4
   11fd0:	andeq	r2, r1, r0, ror r2
   11fd4:	muleq	r1, r4, r2
   11fd8:			; <UNDEFINED> instruction: 0x000122b8
   11fdc:	andeq	r2, r1, r4, lsl #6
   11fe0:	andeq	r2, r1, ip, lsr #6
   11fe4:	andeq	r2, r1, r8, asr #4
   11fe8:	ldrdeq	r2, [r1], -ip
   11fec:	andeq	r2, r1, r4, asr r3
   11ff0:	mov	r2, r4
   11ff4:	mov	r1, r5
   11ff8:	mov	r0, r6
   11ffc:	bl	1331c <table_get_uint@@Base>
   12000:	mov	r3, r0
   12004:	mov	r2, r4
   12008:	mov	r1, r5
   1200c:	mov	r0, r8
   12010:	bl	13d70 <table_set_uint@@Base>
   12014:	b	11f6c <table_dupe@@Base+0xa0>
   12018:	mov	r2, r4
   1201c:	mov	r1, r5
   12020:	mov	r0, r6
   12024:	bl	1332c <table_get_int8@@Base>
   12028:	mov	r3, r0
   1202c:	mov	r2, r4
   12030:	mov	r1, r5
   12034:	mov	r0, r8
   12038:	bl	13d98 <table_set_int8@@Base>
   1203c:	b	11f6c <table_dupe@@Base+0xa0>
   12040:	mov	r2, r4
   12044:	mov	r1, r5
   12048:	mov	r0, r6
   1204c:	bl	1333c <table_get_uint8@@Base>
   12050:	mov	r3, r0
   12054:	mov	r2, r4
   12058:	mov	r1, r5
   1205c:	mov	r0, r8
   12060:	bl	13dc0 <table_set_uint8@@Base>
   12064:	b	11f6c <table_dupe@@Base+0xa0>
   12068:	mov	r2, r4
   1206c:	mov	r1, r5
   12070:	mov	r0, r6
   12074:	bl	1334c <table_get_int16@@Base>
   12078:	mov	r3, r0
   1207c:	mov	r2, r4
   12080:	mov	r1, r5
   12084:	mov	r0, r8
   12088:	bl	13de8 <table_set_int16@@Base>
   1208c:	b	11f6c <table_dupe@@Base+0xa0>
   12090:	mov	r2, r4
   12094:	mov	r1, r5
   12098:	mov	r0, r6
   1209c:	bl	1335c <table_get_uint16@@Base>
   120a0:	mov	r3, r0
   120a4:	mov	r2, r4
   120a8:	mov	r1, r5
   120ac:	mov	r0, r8
   120b0:	bl	13e10 <table_set_uint16@@Base>
   120b4:	b	11f6c <table_dupe@@Base+0xa0>
   120b8:	mov	r2, r4
   120bc:	mov	r1, r5
   120c0:	mov	r0, r6
   120c4:	bl	1336c <table_get_int32@@Base>
   120c8:	mov	r3, r0
   120cc:	mov	r2, r4
   120d0:	mov	r1, r5
   120d4:	mov	r0, r8
   120d8:	bl	13e38 <table_set_int32@@Base>
   120dc:	b	11f6c <table_dupe@@Base+0xa0>
   120e0:	mov	r2, r4
   120e4:	mov	r1, r5
   120e8:	mov	r0, r6
   120ec:	bl	1337c <table_get_uint32@@Base>
   120f0:	mov	r3, r0
   120f4:	mov	r2, r4
   120f8:	mov	r1, r5
   120fc:	mov	r0, r8
   12100:	bl	13e60 <table_set_uint32@@Base>
   12104:	b	11f6c <table_dupe@@Base+0xa0>
   12108:	mov	r2, r4
   1210c:	mov	r1, r5
   12110:	mov	r0, r6
   12114:	bl	1338c <table_get_int64@@Base>
   12118:	strd	r0, [sp]
   1211c:	mov	r2, r4
   12120:	mov	r1, r5
   12124:	mov	r0, r8
   12128:	bl	13e88 <table_set_int64@@Base>
   1212c:	b	11f6c <table_dupe@@Base+0xa0>
   12130:	mov	r2, r4
   12134:	mov	r1, r5
   12138:	mov	r0, r6
   1213c:	bl	1339c <table_get_uint64@@Base>
   12140:	strd	r0, [sp]
   12144:	mov	r2, r4
   12148:	mov	r1, r5
   1214c:	mov	r0, r8
   12150:	bl	13ea8 <table_set_uint64@@Base>
   12154:	b	11f6c <table_dupe@@Base+0xa0>
   12158:	mov	r2, r4
   1215c:	mov	r1, r5
   12160:	mov	r0, r6
   12164:	bl	133ac <table_get_short@@Base>
   12168:	mov	r3, r0
   1216c:	mov	r2, r4
   12170:	mov	r1, r5
   12174:	mov	r0, r8
   12178:	bl	13ec8 <table_set_short@@Base>
   1217c:	b	11f6c <table_dupe@@Base+0xa0>
   12180:	mov	r2, r4
   12184:	mov	r1, r5
   12188:	mov	r0, r6
   1218c:	bl	133bc <table_get_ushort@@Base>
   12190:	mov	r3, r0
   12194:	mov	r2, r4
   12198:	mov	r1, r5
   1219c:	mov	r0, r8
   121a0:	bl	13ef0 <table_set_ushort@@Base>
   121a4:	b	11f6c <table_dupe@@Base+0xa0>
   121a8:	mov	r2, r4
   121ac:	mov	r1, r5
   121b0:	mov	r0, r6
   121b4:	bl	133cc <table_get_long@@Base>
   121b8:	mov	r3, r0
   121bc:	mov	r2, r4
   121c0:	mov	r1, r5
   121c4:	mov	r0, r8
   121c8:	bl	13f18 <table_set_long@@Base>
   121cc:	b	11f6c <table_dupe@@Base+0xa0>
   121d0:	mov	r2, r4
   121d4:	mov	r1, r5
   121d8:	mov	r0, r6
   121dc:	bl	133dc <table_get_ulong@@Base>
   121e0:	mov	r3, r0
   121e4:	mov	r2, r4
   121e8:	mov	r1, r5
   121ec:	mov	r0, r8
   121f0:	bl	13f40 <table_set_ulong@@Base>
   121f4:	b	11f6c <table_dupe@@Base+0xa0>
   121f8:	mov	r2, r4
   121fc:	mov	r1, r5
   12200:	mov	r0, r6
   12204:	bl	133ec <table_get_llong@@Base>
   12208:	strd	r0, [sp]
   1220c:	mov	r2, r4
   12210:	mov	r1, r5
   12214:	mov	r0, r8
   12218:	bl	13f68 <table_set_llong@@Base>
   1221c:	b	11f6c <table_dupe@@Base+0xa0>
   12220:	mov	r2, r4
   12224:	mov	r1, r5
   12228:	mov	r0, r6
   1222c:	bl	133fc <table_get_ullong@@Base>
   12230:	strd	r0, [sp]
   12234:	mov	r2, r4
   12238:	mov	r1, r5
   1223c:	mov	r0, r8
   12240:	bl	13f88 <table_set_ullong@@Base>
   12244:	b	11f6c <table_dupe@@Base+0xa0>
   12248:	mov	r2, r4
   1224c:	mov	r1, r5
   12250:	mov	r0, r6
   12254:	bl	1345c <table_get_string@@Base>
   12258:	mov	r3, r0
   1225c:	mov	r2, r4
   12260:	mov	r1, r5
   12264:	mov	r0, r8
   12268:	bl	14014 <table_set_string@@Base>
   1226c:	b	11f6c <table_dupe@@Base+0xa0>
   12270:	mov	r2, r4
   12274:	mov	r1, r5
   12278:	mov	r0, r6
   1227c:	bl	1340c <table_get_float@@Base>
   12280:	mov	r2, r4
   12284:	mov	r1, r5
   12288:	mov	r0, r8
   1228c:	bl	13fa8 <table_set_float@@Base>
   12290:	b	11f6c <table_dupe@@Base+0xa0>
   12294:	mov	r2, r4
   12298:	mov	r1, r5
   1229c:	mov	r0, r6
   122a0:	bl	1341c <table_get_double@@Base>
   122a4:	mov	r2, r4
   122a8:	mov	r1, r5
   122ac:	mov	r0, r8
   122b0:	bl	13fcc <table_set_double@@Base>
   122b4:	b	11f6c <table_dupe@@Base+0xa0>
   122b8:	mov	r2, r4
   122bc:	mov	r1, r5
   122c0:	mov	r0, r6
   122c4:	bl	1342c <table_get_ldouble@@Base>
   122c8:	mov	r2, r4
   122cc:	mov	r1, r5
   122d0:	mov	r0, r8
   122d4:	bl	13ff0 <table_set_ldouble@@Base>
   122d8:	b	11f6c <table_dupe@@Base+0xa0>
   122dc:	mov	r2, r4
   122e0:	mov	r1, r5
   122e4:	mov	r0, r6
   122e8:	bl	132fc <table_get_bool@@Base>
   122ec:	mov	r3, r0
   122f0:	mov	r2, r4
   122f4:	mov	r1, r5
   122f8:	mov	r0, r8
   122fc:	bl	13d20 <table_set_bool@@Base>
   12300:	b	11f6c <table_dupe@@Base+0xa0>
   12304:	mov	r2, r4
   12308:	mov	r1, r5
   1230c:	mov	r0, r6
   12310:	bl	1343c <table_get_char@@Base>
   12314:	mov	r3, r0
   12318:	mov	r2, r4
   1231c:	mov	r1, r5
   12320:	mov	r0, r8
   12324:	bl	14030 <table_set_char@@Base>
   12328:	b	11f6c <table_dupe@@Base+0xa0>
   1232c:	mov	r2, r4
   12330:	mov	r1, r5
   12334:	mov	r0, r6
   12338:	bl	1344c <table_get_uchar@@Base>
   1233c:	mov	r3, r0
   12340:	mov	r2, r4
   12344:	mov	r1, r5
   12348:	mov	r0, r8
   1234c:	bl	14058 <table_set_uchar@@Base>
   12350:	b	11f6c <table_dupe@@Base+0xa0>
   12354:	mov	r2, r4
   12358:	mov	r1, r5
   1235c:	mov	r0, r6
   12360:	bl	13468 <table_get_ptr@@Base>
   12364:	str	r0, [sp, #12]
   12368:	add	r3, sp, #12
   1236c:	mov	r2, r4
   12370:	mov	r1, r5
   12374:	mov	r0, r8
   12378:	bl	14080 <table_set_ptr@@Base>
   1237c:	b	11f6c <table_dupe@@Base+0xa0>
   12380:	add	r5, r5, #1
   12384:	cmp	r9, r5
   12388:	beq	123a4 <table_dupe@@Base+0x4d8>
   1238c:	mov	r0, r8
   12390:	bl	134ec <table_add_row@@Base>
   12394:	cmp	r7, #0
   12398:	ble	12380 <table_dupe@@Base+0x4b4>
   1239c:	mov	r4, #0
   123a0:	b	11f78 <table_dupe@@Base+0xac>
   123a4:	mov	r0, r8
   123a8:	add	sp, sp, #20
   123ac:	pop	{r4, r5, r6, r7, r8, r9, pc}

000123b0 <table_get_major_version@@Base>:
   123b0:	mov	r0, #0
   123b4:	bx	lr

000123b8 <table_get_minor_version@@Base>:
   123b8:	mov	r0, #0
   123bc:	bx	lr

000123c0 <table_get_patch_version@@Base>:
   123c0:	mov	r0, #0
   123c4:	bx	lr

000123c8 <table_get_version@@Base>:
   123c8:	ldr	r0, [pc]	; 123d0 <table_get_version@@Base+0x8>
   123cc:	bx	lr
   123d0:	andeq	r4, r1, r4, lsr #30

000123d4 <table_get_callback_length@@Base>:
   123d4:	ldr	r0, [r0, #32]
   123d8:	bx	lr

000123dc <table_register_callback@@Base>:
   123dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   123e0:	ldr	r5, [r0, #32]
   123e4:	cmp	r5, #0
   123e8:	ble	12444 <table_register_callback@@Base+0x68>
   123ec:	ldr	lr, [r0, #36]	; 0x24
   123f0:	sub	lr, lr, #4
   123f4:	mov	ip, #0
   123f8:	b	12408 <table_register_callback@@Base+0x2c>
   123fc:	add	ip, ip, #1
   12400:	cmp	ip, r5
   12404:	beq	12444 <table_register_callback@@Base+0x68>
   12408:	lsl	r6, ip, #2
   1240c:	ldr	r4, [lr, #4]!
   12410:	cmp	r1, r4
   12414:	bne	123fc <table_register_callback@@Base+0x20>
   12418:	ldr	r4, [r0, #40]	; 0x28
   1241c:	ldr	r4, [r4, ip, lsl #2]
   12420:	cmp	r2, r4
   12424:	bne	123fc <table_register_callback@@Base+0x20>
   12428:	cmp	ip, #0
   1242c:	ble	12444 <table_register_callback@@Base+0x68>
   12430:	ldr	r1, [r0, #44]	; 0x2c
   12434:	ldr	r2, [r1, r6]
   12438:	orr	r3, r2, r3
   1243c:	str	r3, [r1, r6]
   12440:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12444:	mov	r7, r3
   12448:	mov	r4, r2
   1244c:	mov	r9, r1
   12450:	mov	r6, r0
   12454:	ldr	r8, [r0, #48]	; 0x30
   12458:	mov	r1, r8
   1245c:	mov	r0, r5
   12460:	bl	14e08 <table_cell_nullify@@Base+0x218>
   12464:	cmp	r1, #0
   12468:	beq	12498 <table_register_callback@@Base+0xbc>
   1246c:	ldr	r3, [r6, #32]
   12470:	ldr	r2, [r6, #36]	; 0x24
   12474:	str	r9, [r2, r3, lsl #2]
   12478:	ldr	r2, [r6, #40]	; 0x28
   1247c:	str	r4, [r2, r3, lsl #2]
   12480:	ldr	r2, [r6, #44]	; 0x2c
   12484:	str	r7, [r2, r3, lsl #2]
   12488:	ldr	r3, [r6, #32]
   1248c:	add	r3, r3, #1
   12490:	str	r3, [r6, #32]
   12494:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12498:	ldr	r1, [r6, #52]	; 0x34
   1249c:	add	r1, r8, r1
   124a0:	str	r1, [r6, #52]	; 0x34
   124a4:	lsl	r1, r1, #2
   124a8:	ldr	r0, [r6, #36]	; 0x24
   124ac:	bl	11b34 <realloc@plt>
   124b0:	str	r0, [r6, #36]	; 0x24
   124b4:	ldr	r1, [r6, #52]	; 0x34
   124b8:	lsl	r1, r1, #2
   124bc:	ldr	r0, [r6, #40]	; 0x28
   124c0:	bl	11b34 <realloc@plt>
   124c4:	str	r0, [r6, #40]	; 0x28
   124c8:	ldr	r1, [r6, #52]	; 0x34
   124cc:	lsl	r1, r1, #2
   124d0:	ldr	r0, [r6, #44]	; 0x2c
   124d4:	bl	11b34 <realloc@plt>
   124d8:	str	r0, [r6, #44]	; 0x2c
   124dc:	b	1246c <table_register_callback@@Base+0x90>

000124e0 <table_unregister_callback@@Base>:
   124e0:	push	{r4, r5, r6, lr}
   124e4:	ldr	lr, [r0, #32]
   124e8:	cmp	lr, #0
   124ec:	pople	{r4, r5, r6, pc}
   124f0:	ldr	r4, [r0, #36]	; 0x24
   124f4:	sub	r4, r4, #4
   124f8:	mov	r3, #0
   124fc:	b	1250c <table_unregister_callback@@Base+0x2c>
   12500:	add	r3, r3, #1
   12504:	cmp	r3, lr
   12508:	beq	125e0 <table_unregister_callback@@Base+0x100>
   1250c:	lsl	ip, r3, #2
   12510:	ldr	r5, [r4, #4]!
   12514:	cmp	r1, r5
   12518:	bne	12500 <table_unregister_callback@@Base+0x20>
   1251c:	ldr	r5, [r0, #40]	; 0x28
   12520:	ldr	r5, [r5, r3, lsl #2]
   12524:	cmp	r2, r5
   12528:	bne	12500 <table_unregister_callback@@Base+0x20>
   1252c:	cmn	r3, #1
   12530:	popeq	{r4, r5, r6, pc}
   12534:	sub	lr, lr, #1
   12538:	cmp	lr, r3
   1253c:	ble	12580 <table_unregister_callback@@Base+0xa0>
   12540:	ldr	r1, [r0, #36]	; 0x24
   12544:	add	r2, ip, #4
   12548:	ldr	lr, [r1, r2]
   1254c:	str	lr, [r1, ip]
   12550:	ldr	r1, [r0, #40]	; 0x28
   12554:	ldr	lr, [r1, r2]
   12558:	str	lr, [r1, ip]
   1255c:	ldr	r1, [r0, #44]	; 0x2c
   12560:	ldr	lr, [r1, r2]
   12564:	str	lr, [r1, ip]
   12568:	add	r3, r3, #1
   1256c:	ldr	lr, [r0, #32]
   12570:	sub	lr, lr, #1
   12574:	mov	ip, r2
   12578:	cmp	lr, r3
   1257c:	bgt	12540 <table_unregister_callback@@Base+0x60>
   12580:	mov	r4, r0
   12584:	str	lr, [r0, #32]
   12588:	ldr	r5, [r0, #48]	; 0x30
   1258c:	mov	r1, r5
   12590:	mov	r0, lr
   12594:	bl	14e08 <table_cell_nullify@@Base+0x218>
   12598:	cmp	r1, #0
   1259c:	popne	{r4, r5, r6, pc}
   125a0:	ldr	r1, [r4, #52]	; 0x34
   125a4:	sub	r1, r1, r5
   125a8:	str	r1, [r4, #52]	; 0x34
   125ac:	cmp	r1, #0
   125b0:	bne	125e4 <table_unregister_callback@@Base+0x104>
   125b4:	ldr	r0, [r4, #36]	; 0x24
   125b8:	bl	11b1c <free@plt>
   125bc:	ldr	r0, [r4, #40]	; 0x28
   125c0:	bl	11b1c <free@plt>
   125c4:	ldr	r0, [r4, #44]	; 0x2c
   125c8:	bl	11b1c <free@plt>
   125cc:	mov	r3, #0
   125d0:	str	r3, [r4, #36]	; 0x24
   125d4:	str	r3, [r4, #40]	; 0x28
   125d8:	str	r3, [r4, #44]	; 0x2c
   125dc:	pop	{r4, r5, r6, pc}
   125e0:	pop	{r4, r5, r6, pc}
   125e4:	lsl	r1, r1, #2
   125e8:	ldr	r0, [r4, #36]	; 0x24
   125ec:	bl	11b34 <realloc@plt>
   125f0:	str	r0, [r4, #36]	; 0x24
   125f4:	ldr	r1, [r4, #52]	; 0x34
   125f8:	lsl	r1, r1, #2
   125fc:	ldr	r0, [r4, #40]	; 0x28
   12600:	bl	11b34 <realloc@plt>
   12604:	str	r0, [r4, #40]	; 0x28
   12608:	ldr	r1, [r4, #52]	; 0x34
   1260c:	lsl	r1, r1, #2
   12610:	ldr	r0, [r4, #44]	; 0x2c
   12614:	bl	11b34 <realloc@plt>
   12618:	str	r0, [r4, #44]	; 0x2c
   1261c:	pop	{r4, r5, r6, pc}

00012620 <table_notify@@Base>:
   12620:	ldr	ip, [r0, #32]
   12624:	cmp	ip, #0
   12628:	bxle	lr
   1262c:	push	{r4, r5, r6, r7, r8, r9, lr}
   12630:	sub	sp, sp, #12
   12634:	mov	r6, r3
   12638:	mov	r8, r2
   1263c:	mov	r7, r1
   12640:	mov	r5, r0
   12644:	mov	r4, #0
   12648:	b	1265c <table_notify@@Base+0x3c>
   1264c:	add	r4, r4, #1
   12650:	ldr	r0, [r5, #32]
   12654:	cmp	r0, r4
   12658:	ble	12698 <table_notify@@Base+0x78>
   1265c:	ldr	r0, [r5, #44]	; 0x2c
   12660:	ldr	r0, [r0, r4, lsl #2]
   12664:	tst	r6, r0
   12668:	beq	1264c <table_notify@@Base+0x2c>
   1266c:	ldr	r3, [r5, #36]	; 0x24
   12670:	ldr	r2, [r5, #40]	; 0x28
   12674:	ldr	r2, [r2, r4, lsl #2]
   12678:	str	r2, [sp]
   1267c:	ldr	r9, [r3, r4, lsl #2]
   12680:	mov	r3, r6
   12684:	mov	r2, r8
   12688:	mov	r1, r7
   1268c:	mov	r0, r5
   12690:	blx	r9
   12694:	b	1264c <table_notify@@Base+0x2c>
   12698:	add	sp, sp, #12
   1269c:	pop	{r4, r5, r6, r7, r8, r9, pc}

000126a0 <table_column_init@@Base>:
   126a0:	push	{r4, r5, r6, r7, r8, lr}
   126a4:	mov	r7, r2
   126a8:	mov	r8, r3
   126ac:	add	r1, r1, r1, lsl #1
   126b0:	lsl	r4, r1, #2
   126b4:	ldr	r6, [r0]
   126b8:	add	r5, r6, r4
   126bc:	mov	r0, r2
   126c0:	bl	11b70 <strlen@plt>
   126c4:	add	r0, r0, #1
   126c8:	bl	11b4c <malloc@plt>
   126cc:	str	r0, [r6, r4]
   126d0:	cmp	r0, #0
   126d4:	beq	126e0 <table_column_init@@Base+0x40>
   126d8:	mov	r1, r7
   126dc:	bl	11b40 <strcpy@plt>
   126e0:	str	r8, [r5, #4]
   126e4:	ldr	r3, [sp, #24]
   126e8:	str	r3, [r5, #8]
   126ec:	pop	{r4, r5, r6, r7, r8, pc}

000126f0 <table_column_destroy@@Base>:
   126f0:	ldr	r3, [r0]
   126f4:	add	r1, r1, r1, lsl #1
   126f8:	ldr	r0, [r3, r1, lsl #2]
   126fc:	cmp	r0, #0
   12700:	bxeq	lr
   12704:	push	{r4, lr}
   12708:	bl	11b1c <free@plt>
   1270c:	pop	{r4, pc}

00012710 <table_get_column_length@@Base>:
   12710:	ldr	r0, [r0, #4]
   12714:	bx	lr

00012718 <table_get_column@@Base>:
   12718:	push	{r4, r5, r6, r7, r8, lr}
   1271c:	ldr	r7, [r0, #4]
   12720:	cmp	r7, #0
   12724:	ble	12764 <table_get_column@@Base+0x4c>
   12728:	mov	r6, r1
   1272c:	ldr	r8, [r0]
   12730:	mov	r5, #0
   12734:	mov	r4, r5
   12738:	mov	r1, r6
   1273c:	ldr	r0, [r8, r5]
   12740:	bl	11b04 <strcmp@plt>
   12744:	cmp	r0, #0
   12748:	beq	12768 <table_get_column@@Base+0x50>
   1274c:	add	r4, r4, #1
   12750:	add	r5, r5, #12
   12754:	cmp	r4, r7
   12758:	bne	12738 <table_get_column@@Base+0x20>
   1275c:	mvn	r4, #0
   12760:	b	12770 <table_get_column@@Base+0x58>
   12764:	mov	r4, #0
   12768:	cmp	r7, r4
   1276c:	mvneq	r4, #0
   12770:	mov	r0, r4
   12774:	pop	{r4, r5, r6, r7, r8, pc}

00012778 <table_get_column_data_type@@Base>:
   12778:	ldr	r3, [r0]
   1277c:	add	r1, r1, r1, lsl #1
   12780:	add	r3, r3, r1, lsl #2
   12784:	ldr	r0, [r3, #4]
   12788:	bx	lr

0001278c <table_add_column@@Base>:
   1278c:	push	{r4, r5, r6, r7, r8, r9, lr}
   12790:	sub	sp, sp, #12
   12794:	mov	r5, r0
   12798:	mov	r9, r1
   1279c:	mov	r8, r2
   127a0:	ldr	r4, [r0, #8]
   127a4:	mov	r1, r4
   127a8:	ldr	r0, [r0, #4]
   127ac:	bl	14e08 <table_cell_nullify@@Base+0x218>
   127b0:	cmp	r1, #0
   127b4:	beq	12838 <table_add_column@@Base+0xac>
   127b8:	mov	r0, r5
   127bc:	bl	134e4 <table_get_row_length@@Base>
   127c0:	mov	r6, r0
   127c4:	ldr	r7, [r5, #4]
   127c8:	mov	r0, r8
   127cc:	bl	13158 <table_get_default_compare_function_for_data_type@@Base>
   127d0:	str	r0, [sp]
   127d4:	mov	r3, r8
   127d8:	mov	r2, r9
   127dc:	mov	r1, r7
   127e0:	mov	r0, r5
   127e4:	bl	126a0 <table_column_init@@Base>
   127e8:	cmp	r6, #0
   127ec:	ble	12810 <table_add_column@@Base+0x84>
   127f0:	mov	r4, #0
   127f4:	mov	r2, r7
   127f8:	mov	r1, r4
   127fc:	mov	r0, r5
   12800:	bl	14b98 <table_cell_init@@Base>
   12804:	add	r4, r4, #1
   12808:	cmp	r6, r4
   1280c:	bne	127f4 <table_add_column@@Base+0x68>
   12810:	mov	r3, #8
   12814:	ldr	r2, [r5, #4]
   12818:	mvn	r1, #0
   1281c:	mov	r0, r5
   12820:	bl	12620 <table_notify@@Base>
   12824:	ldr	r0, [r5, #4]
   12828:	add	r3, r0, #1
   1282c:	str	r3, [r5, #4]
   12830:	add	sp, sp, #12
   12834:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12838:	ldr	r1, [r5, #12]
   1283c:	add	r4, r4, r1
   12840:	str	r4, [r5, #12]
   12844:	add	r4, r4, r4, lsl #1
   12848:	lsl	r1, r4, #2
   1284c:	ldr	r0, [r5]
   12850:	bl	11b34 <realloc@plt>
   12854:	str	r0, [r5]
   12858:	mov	r0, r5
   1285c:	bl	134e4 <table_get_row_length@@Base>
   12860:	subs	r7, r0, #0
   12864:	ble	127b8 <table_add_column@@Base+0x2c>
   12868:	mov	r4, #0
   1286c:	mov	r1, r4
   12870:	mov	r0, r5
   12874:	bl	136a4 <table_get_row_ptr@@Base>
   12878:	mov	r6, r0
   1287c:	ldr	r1, [r5, #12]
   12880:	lsl	r1, r1, #2
   12884:	ldr	r0, [r0]
   12888:	bl	11b34 <realloc@plt>
   1288c:	str	r0, [r6]
   12890:	add	r4, r4, #1
   12894:	cmp	r7, r4
   12898:	bne	1286c <table_add_column@@Base+0xe0>
   1289c:	b	127b8 <table_add_column@@Base+0x2c>

000128a0 <table_remove_column@@Base>:
   128a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   128a4:	mov	r6, r0
   128a8:	mov	r7, r1
   128ac:	bl	126f0 <table_column_destroy@@Base>
   128b0:	ldr	r4, [r6, #4]
   128b4:	sub	r8, r4, #1
   128b8:	cmp	r7, r8
   128bc:	bge	12904 <table_remove_column@@Base+0x64>
   128c0:	add	r3, r7, r7, lsl #1
   128c4:	lsl	r3, r3, #2
   128c8:	mov	r0, r7
   128cc:	ldr	r2, [r6]
   128d0:	add	ip, r3, #12
   128d4:	add	lr, r2, r3
   128d8:	add	r1, r2, ip
   128dc:	ldr	r9, [r1]
   128e0:	ldr	r5, [r1, #4]
   128e4:	ldr	r1, [r1, #8]
   128e8:	str	r9, [r2, r3]
   128ec:	str	r5, [lr, #4]
   128f0:	str	r1, [lr, #8]
   128f4:	add	r0, r0, #1
   128f8:	mov	r3, ip
   128fc:	cmp	r8, r0
   12900:	bgt	128cc <table_remove_column@@Base+0x2c>
   12904:	mov	r0, r6
   12908:	bl	134e4 <table_get_row_length@@Base>
   1290c:	subs	r9, r0, #0
   12910:	ble	12978 <table_remove_column@@Base+0xd8>
   12914:	lsl	sl, r7, #2
   12918:	mov	r5, #0
   1291c:	sub	r4, r4, #1
   12920:	mov	r2, r7
   12924:	mov	r1, r5
   12928:	mov	r0, r6
   1292c:	bl	14bac <table_cell_destroy@@Base>
   12930:	mov	r1, r5
   12934:	mov	r0, r6
   12938:	bl	136a4 <table_get_row_ptr@@Base>
   1293c:	cmp	r7, r8
   12940:	bge	1296c <table_remove_column@@Base+0xcc>
   12944:	mov	r2, sl
   12948:	mov	r3, r7
   1294c:	ldr	ip, [r0]
   12950:	add	r1, r2, #4
   12954:	ldr	lr, [ip, r1]
   12958:	str	lr, [ip, r2]
   1295c:	add	r3, r3, #1
   12960:	mov	r2, r1
   12964:	cmp	r3, r4
   12968:	bne	1294c <table_remove_column@@Base+0xac>
   1296c:	add	r5, r5, #1
   12970:	cmp	r9, r5
   12974:	bne	12920 <table_remove_column@@Base+0x80>
   12978:	ldr	r0, [r6, #4]
   1297c:	sub	r0, r0, #1
   12980:	str	r0, [r6, #4]
   12984:	ldr	r4, [r6, #8]
   12988:	mov	r1, r4
   1298c:	bl	14e08 <table_cell_nullify@@Base+0x218>
   12990:	cmp	r1, #0
   12994:	beq	129b4 <table_remove_column@@Base+0x114>
   12998:	mov	r3, #16
   1299c:	mov	r2, r7
   129a0:	mvn	r1, #0
   129a4:	mov	r0, r6
   129a8:	bl	12620 <table_notify@@Base>
   129ac:	mov	r0, #0
   129b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   129b4:	ldr	r1, [r6, #12]
   129b8:	sub	r1, r1, r4
   129bc:	str	r1, [r6, #12]
   129c0:	add	r1, r1, r1, lsl #1
   129c4:	lsl	r1, r1, #2
   129c8:	ldr	r0, [r6]
   129cc:	bl	11b34 <realloc@plt>
   129d0:	str	r0, [r6]
   129d4:	mov	r0, r6
   129d8:	bl	134e4 <table_get_row_length@@Base>
   129dc:	subs	r8, r0, #0
   129e0:	ble	12998 <table_remove_column@@Base+0xf8>
   129e4:	mov	r4, #0
   129e8:	mov	r1, r4
   129ec:	mov	r0, r6
   129f0:	bl	136a4 <table_get_row_ptr@@Base>
   129f4:	mov	r5, r0
   129f8:	ldr	r1, [r6, #12]
   129fc:	lsl	r1, r1, #2
   12a00:	ldr	r0, [r0]
   12a04:	bl	11b34 <realloc@plt>
   12a08:	str	r0, [r5]
   12a0c:	add	r4, r4, #1
   12a10:	cmp	r8, r4
   12a14:	bne	129e8 <table_remove_column@@Base+0x148>
   12a18:	b	12998 <table_remove_column@@Base+0xf8>

00012a1c <table_get_column_name@@Base>:
   12a1c:	ldr	r3, [r0]
   12a20:	add	r1, r1, r1, lsl #1
   12a24:	ldr	r0, [r3, r1, lsl #2]
   12a28:	bx	lr

00012a2c <table_get_col_ptr@@Base>:
   12a2c:	add	r1, r1, r1, lsl #1
   12a30:	ldr	r0, [r0]
   12a34:	add	r0, r0, r1, lsl #2
   12a38:	bx	lr

00012a3c <table_get_column_compare_function@@Base>:
   12a3c:	ldr	r3, [r0]
   12a40:	add	r1, r1, r1, lsl #1
   12a44:	add	r3, r3, r1, lsl #2
   12a48:	ldr	r0, [r3, #8]
   12a4c:	bx	lr

00012a50 <table_set_column_compare_function@@Base>:
   12a50:	ldr	r3, [r0]
   12a54:	add	r1, r1, r1, lsl #1
   12a58:	add	r3, r3, r1, lsl #2
   12a5c:	str	r2, [r3, #8]
   12a60:	bx	lr

00012a64 <table_compare_bool@@Base>:
   12a64:	cmp	r0, #0
   12a68:	beq	12a94 <table_compare_bool@@Base+0x30>
   12a6c:	cmp	r1, #0
   12a70:	beq	12aa0 <table_compare_bool@@Base+0x3c>
   12a74:	ldrb	r0, [r0]
   12a78:	ldrb	r1, [r1]
   12a7c:	cmp	r0, r1
   12a80:	bgt	12aa8 <table_compare_bool@@Base+0x44>
   12a84:	cmp	r0, r1
   12a88:	movge	r0, #0
   12a8c:	mvnlt	r0, #0
   12a90:	bx	lr
   12a94:	adds	r0, r1, #0
   12a98:	mvnne	r0, #0
   12a9c:	bx	lr
   12aa0:	mov	r0, #1
   12aa4:	bx	lr
   12aa8:	mov	r0, #1
   12aac:	bx	lr

00012ab0 <table_compare_int@@Base>:
   12ab0:	cmp	r0, #0
   12ab4:	beq	12ae0 <table_compare_int@@Base+0x30>
   12ab8:	cmp	r1, #0
   12abc:	beq	12aec <table_compare_int@@Base+0x3c>
   12ac0:	ldr	r0, [r0]
   12ac4:	ldr	r1, [r1]
   12ac8:	cmp	r0, r1
   12acc:	bgt	12af4 <table_compare_int@@Base+0x44>
   12ad0:	cmp	r0, r1
   12ad4:	movge	r0, #0
   12ad8:	mvnlt	r0, #0
   12adc:	bx	lr
   12ae0:	adds	r0, r1, #0
   12ae4:	mvnne	r0, #0
   12ae8:	bx	lr
   12aec:	mov	r0, #1
   12af0:	bx	lr
   12af4:	mov	r0, #1
   12af8:	bx	lr

00012afc <table_compare_uint@@Base>:
   12afc:	cmp	r0, #0
   12b00:	beq	12b2c <table_compare_uint@@Base+0x30>
   12b04:	cmp	r1, #0
   12b08:	beq	12b38 <table_compare_uint@@Base+0x3c>
   12b0c:	ldr	r0, [r0]
   12b10:	ldr	r1, [r1]
   12b14:	cmp	r0, r1
   12b18:	bhi	12b40 <table_compare_uint@@Base+0x44>
   12b1c:	cmp	r0, r1
   12b20:	movcs	r0, #0
   12b24:	mvncc	r0, #0
   12b28:	bx	lr
   12b2c:	adds	r0, r1, #0
   12b30:	mvnne	r0, #0
   12b34:	bx	lr
   12b38:	mov	r0, #1
   12b3c:	bx	lr
   12b40:	mov	r0, #1
   12b44:	bx	lr

00012b48 <table_compare_int8@@Base>:
   12b48:	cmp	r0, #0
   12b4c:	beq	12b78 <table_compare_int8@@Base+0x30>
   12b50:	cmp	r1, #0
   12b54:	beq	12b84 <table_compare_int8@@Base+0x3c>
   12b58:	ldrsb	r0, [r0]
   12b5c:	ldrsb	r1, [r1]
   12b60:	cmp	r0, r1
   12b64:	bgt	12b8c <table_compare_int8@@Base+0x44>
   12b68:	cmp	r0, r1
   12b6c:	movge	r0, #0
   12b70:	mvnlt	r0, #0
   12b74:	bx	lr
   12b78:	adds	r0, r1, #0
   12b7c:	mvnne	r0, #0
   12b80:	bx	lr
   12b84:	mov	r0, #1
   12b88:	bx	lr
   12b8c:	mov	r0, #1
   12b90:	bx	lr

00012b94 <table_compare_uint8@@Base>:
   12b94:	cmp	r0, #0
   12b98:	beq	12bc4 <table_compare_uint8@@Base+0x30>
   12b9c:	cmp	r1, #0
   12ba0:	beq	12bd0 <table_compare_uint8@@Base+0x3c>
   12ba4:	ldrb	r0, [r0]
   12ba8:	ldrb	r1, [r1]
   12bac:	cmp	r0, r1
   12bb0:	bhi	12bd8 <table_compare_uint8@@Base+0x44>
   12bb4:	cmp	r0, r1
   12bb8:	movcs	r0, #0
   12bbc:	mvncc	r0, #0
   12bc0:	bx	lr
   12bc4:	adds	r0, r1, #0
   12bc8:	mvnne	r0, #0
   12bcc:	bx	lr
   12bd0:	mov	r0, #1
   12bd4:	bx	lr
   12bd8:	mov	r0, #1
   12bdc:	bx	lr

00012be0 <table_compare_int16@@Base>:
   12be0:	cmp	r0, #0
   12be4:	beq	12c10 <table_compare_int16@@Base+0x30>
   12be8:	cmp	r1, #0
   12bec:	beq	12c1c <table_compare_int16@@Base+0x3c>
   12bf0:	ldrsh	r0, [r0]
   12bf4:	ldrsh	r1, [r1]
   12bf8:	cmp	r0, r1
   12bfc:	bgt	12c24 <table_compare_int16@@Base+0x44>
   12c00:	cmp	r0, r1
   12c04:	movge	r0, #0
   12c08:	mvnlt	r0, #0
   12c0c:	bx	lr
   12c10:	adds	r0, r1, #0
   12c14:	mvnne	r0, #0
   12c18:	bx	lr
   12c1c:	mov	r0, #1
   12c20:	bx	lr
   12c24:	mov	r0, #1
   12c28:	bx	lr

00012c2c <table_compare_uint16@@Base>:
   12c2c:	cmp	r0, #0
   12c30:	beq	12c5c <table_compare_uint16@@Base+0x30>
   12c34:	cmp	r1, #0
   12c38:	beq	12c68 <table_compare_uint16@@Base+0x3c>
   12c3c:	ldrh	r0, [r0]
   12c40:	ldrh	r1, [r1]
   12c44:	cmp	r0, r1
   12c48:	bhi	12c70 <table_compare_uint16@@Base+0x44>
   12c4c:	cmp	r0, r1
   12c50:	movcs	r0, #0
   12c54:	mvncc	r0, #0
   12c58:	bx	lr
   12c5c:	adds	r0, r1, #0
   12c60:	mvnne	r0, #0
   12c64:	bx	lr
   12c68:	mov	r0, #1
   12c6c:	bx	lr
   12c70:	mov	r0, #1
   12c74:	bx	lr

00012c78 <table_compare_int32@@Base>:
   12c78:	cmp	r0, #0
   12c7c:	beq	12ca8 <table_compare_int32@@Base+0x30>
   12c80:	cmp	r1, #0
   12c84:	beq	12cb4 <table_compare_int32@@Base+0x3c>
   12c88:	ldr	r0, [r0]
   12c8c:	ldr	r1, [r1]
   12c90:	cmp	r0, r1
   12c94:	bgt	12cbc <table_compare_int32@@Base+0x44>
   12c98:	cmp	r0, r1
   12c9c:	movge	r0, #0
   12ca0:	mvnlt	r0, #0
   12ca4:	bx	lr
   12ca8:	adds	r0, r1, #0
   12cac:	mvnne	r0, #0
   12cb0:	bx	lr
   12cb4:	mov	r0, #1
   12cb8:	bx	lr
   12cbc:	mov	r0, #1
   12cc0:	bx	lr

00012cc4 <table_compare_uint32@@Base>:
   12cc4:	cmp	r0, #0
   12cc8:	beq	12cf4 <table_compare_uint32@@Base+0x30>
   12ccc:	cmp	r1, #0
   12cd0:	beq	12d00 <table_compare_uint32@@Base+0x3c>
   12cd4:	ldr	r0, [r0]
   12cd8:	ldr	r1, [r1]
   12cdc:	cmp	r0, r1
   12ce0:	bhi	12d08 <table_compare_uint32@@Base+0x44>
   12ce4:	cmp	r0, r1
   12ce8:	movcs	r0, #0
   12cec:	mvncc	r0, #0
   12cf0:	bx	lr
   12cf4:	adds	r0, r1, #0
   12cf8:	mvnne	r0, #0
   12cfc:	bx	lr
   12d00:	mov	r0, #1
   12d04:	bx	lr
   12d08:	mov	r0, #1
   12d0c:	bx	lr

00012d10 <table_compare_int64@@Base>:
   12d10:	cmp	r0, #0
   12d14:	beq	12d54 <table_compare_int64@@Base+0x44>
   12d18:	cmp	r1, #0
   12d1c:	beq	12d60 <table_compare_int64@@Base+0x50>
   12d20:	push	{r4, r5}
   12d24:	ldrd	r4, [r0]
   12d28:	ldrd	r2, [r1]
   12d2c:	cmp	r2, r4
   12d30:	sbcs	r1, r3, r5
   12d34:	movlt	r0, #1
   12d38:	blt	12d4c <table_compare_int64@@Base+0x3c>
   12d3c:	cmp	r4, r2
   12d40:	sbcs	r3, r5, r3
   12d44:	mvnlt	r0, #0
   12d48:	movge	r0, #0
   12d4c:	pop	{r4, r5}
   12d50:	bx	lr
   12d54:	adds	r0, r1, #0
   12d58:	mvnne	r0, #0
   12d5c:	bx	lr
   12d60:	mov	r0, #1
   12d64:	bx	lr

00012d68 <table_compare_uint64@@Base>:
   12d68:	cmp	r0, #0
   12d6c:	beq	12da4 <table_compare_uint64@@Base+0x3c>
   12d70:	cmp	r1, #0
   12d74:	beq	12db0 <table_compare_uint64@@Base+0x48>
   12d78:	push	{r4, r5}
   12d7c:	ldrd	r4, [r0]
   12d80:	ldrd	r2, [r1]
   12d84:	cmp	r5, r3
   12d88:	cmpeq	r4, r2
   12d8c:	movhi	r0, #1
   12d90:	bhi	12d9c <table_compare_uint64@@Base+0x34>
   12d94:	mvncc	r0, #0
   12d98:	movcs	r0, #0
   12d9c:	pop	{r4, r5}
   12da0:	bx	lr
   12da4:	adds	r0, r1, #0
   12da8:	mvnne	r0, #0
   12dac:	bx	lr
   12db0:	mov	r0, #1
   12db4:	bx	lr

00012db8 <table_compare_short@@Base>:
   12db8:	cmp	r0, #0
   12dbc:	beq	12de8 <table_compare_short@@Base+0x30>
   12dc0:	cmp	r1, #0
   12dc4:	beq	12df4 <table_compare_short@@Base+0x3c>
   12dc8:	ldrsh	r0, [r0]
   12dcc:	ldrsh	r1, [r1]
   12dd0:	cmp	r0, r1
   12dd4:	bgt	12dfc <table_compare_short@@Base+0x44>
   12dd8:	cmp	r0, r1
   12ddc:	movge	r0, #0
   12de0:	mvnlt	r0, #0
   12de4:	bx	lr
   12de8:	adds	r0, r1, #0
   12dec:	mvnne	r0, #0
   12df0:	bx	lr
   12df4:	mov	r0, #1
   12df8:	bx	lr
   12dfc:	mov	r0, #1
   12e00:	bx	lr

00012e04 <table_compare_ushort@@Base>:
   12e04:	cmp	r0, #0
   12e08:	beq	12e34 <table_compare_ushort@@Base+0x30>
   12e0c:	cmp	r1, #0
   12e10:	beq	12e40 <table_compare_ushort@@Base+0x3c>
   12e14:	ldrh	r0, [r0]
   12e18:	ldrh	r1, [r1]
   12e1c:	cmp	r0, r1
   12e20:	bhi	12e48 <table_compare_ushort@@Base+0x44>
   12e24:	cmp	r0, r1
   12e28:	movcs	r0, #0
   12e2c:	mvncc	r0, #0
   12e30:	bx	lr
   12e34:	adds	r0, r1, #0
   12e38:	mvnne	r0, #0
   12e3c:	bx	lr
   12e40:	mov	r0, #1
   12e44:	bx	lr
   12e48:	mov	r0, #1
   12e4c:	bx	lr

00012e50 <table_compare_long@@Base>:
   12e50:	cmp	r0, #0
   12e54:	beq	12e80 <table_compare_long@@Base+0x30>
   12e58:	cmp	r1, #0
   12e5c:	beq	12e8c <table_compare_long@@Base+0x3c>
   12e60:	ldr	r0, [r0]
   12e64:	ldr	r1, [r1]
   12e68:	cmp	r0, r1
   12e6c:	bgt	12e94 <table_compare_long@@Base+0x44>
   12e70:	cmp	r0, r1
   12e74:	movge	r0, #0
   12e78:	mvnlt	r0, #0
   12e7c:	bx	lr
   12e80:	adds	r0, r1, #0
   12e84:	mvnne	r0, #0
   12e88:	bx	lr
   12e8c:	mov	r0, #1
   12e90:	bx	lr
   12e94:	mov	r0, #1
   12e98:	bx	lr

00012e9c <table_compare_ulong@@Base>:
   12e9c:	cmp	r0, #0
   12ea0:	beq	12ecc <table_compare_ulong@@Base+0x30>
   12ea4:	cmp	r1, #0
   12ea8:	beq	12ed8 <table_compare_ulong@@Base+0x3c>
   12eac:	ldr	r0, [r0]
   12eb0:	ldr	r1, [r1]
   12eb4:	cmp	r0, r1
   12eb8:	bhi	12ee0 <table_compare_ulong@@Base+0x44>
   12ebc:	cmp	r0, r1
   12ec0:	movcs	r0, #0
   12ec4:	mvncc	r0, #0
   12ec8:	bx	lr
   12ecc:	adds	r0, r1, #0
   12ed0:	mvnne	r0, #0
   12ed4:	bx	lr
   12ed8:	mov	r0, #1
   12edc:	bx	lr
   12ee0:	mov	r0, #1
   12ee4:	bx	lr

00012ee8 <table_compare_llong@@Base>:
   12ee8:	cmp	r0, #0
   12eec:	beq	12f2c <table_compare_llong@@Base+0x44>
   12ef0:	cmp	r1, #0
   12ef4:	beq	12f38 <table_compare_llong@@Base+0x50>
   12ef8:	push	{r4, r5}
   12efc:	ldrd	r4, [r0]
   12f00:	ldrd	r2, [r1]
   12f04:	cmp	r2, r4
   12f08:	sbcs	r1, r3, r5
   12f0c:	movlt	r0, #1
   12f10:	blt	12f24 <table_compare_llong@@Base+0x3c>
   12f14:	cmp	r4, r2
   12f18:	sbcs	r3, r5, r3
   12f1c:	mvnlt	r0, #0
   12f20:	movge	r0, #0
   12f24:	pop	{r4, r5}
   12f28:	bx	lr
   12f2c:	adds	r0, r1, #0
   12f30:	mvnne	r0, #0
   12f34:	bx	lr
   12f38:	mov	r0, #1
   12f3c:	bx	lr

00012f40 <table_compare_ullong@@Base>:
   12f40:	cmp	r0, #0
   12f44:	beq	12f70 <table_compare_ullong@@Base+0x30>
   12f48:	cmp	r1, #0
   12f4c:	beq	12f7c <table_compare_ullong@@Base+0x3c>
   12f50:	ldr	r0, [r0]
   12f54:	ldr	r1, [r1]
   12f58:	cmp	r0, r1
   12f5c:	bhi	12f84 <table_compare_ullong@@Base+0x44>
   12f60:	cmp	r0, r1
   12f64:	movcs	r0, #0
   12f68:	mvncc	r0, #0
   12f6c:	bx	lr
   12f70:	adds	r0, r1, #0
   12f74:	mvnne	r0, #0
   12f78:	bx	lr
   12f7c:	mov	r0, #1
   12f80:	bx	lr
   12f84:	mov	r0, #1
   12f88:	bx	lr

00012f8c <table_compare_float@@Base>:
   12f8c:	cmp	r0, #0
   12f90:	beq	12fbc <table_compare_float@@Base+0x30>
   12f94:	cmp	r1, #0
   12f98:	beq	12fc8 <table_compare_float@@Base+0x3c>
   12f9c:	vldr	s14, [r0]
   12fa0:	vldr	s15, [r1]
   12fa4:	vcmpe.f32	s14, s15
   12fa8:	vmrs	APSR_nzcv, fpscr
   12fac:	bgt	12fd0 <table_compare_float@@Base+0x44>
   12fb0:	mvnmi	r0, #0
   12fb4:	movpl	r0, #0
   12fb8:	bx	lr
   12fbc:	adds	r0, r1, #0
   12fc0:	mvnne	r0, #0
   12fc4:	bx	lr
   12fc8:	mov	r0, #1
   12fcc:	bx	lr
   12fd0:	mov	r0, #1
   12fd4:	bx	lr

00012fd8 <table_compare_double@@Base>:
   12fd8:	cmp	r0, #0
   12fdc:	beq	13008 <table_compare_double@@Base+0x30>
   12fe0:	cmp	r1, #0
   12fe4:	beq	13014 <table_compare_double@@Base+0x3c>
   12fe8:	vldr	d6, [r0]
   12fec:	vldr	d7, [r1]
   12ff0:	vcmpe.f64	d6, d7
   12ff4:	vmrs	APSR_nzcv, fpscr
   12ff8:	bgt	1301c <table_compare_double@@Base+0x44>
   12ffc:	mvnmi	r0, #0
   13000:	movpl	r0, #0
   13004:	bx	lr
   13008:	adds	r0, r1, #0
   1300c:	mvnne	r0, #0
   13010:	bx	lr
   13014:	mov	r0, #1
   13018:	bx	lr
   1301c:	mov	r0, #1
   13020:	bx	lr

00013024 <table_compare_ldouble@@Base>:
   13024:	cmp	r0, #0
   13028:	beq	13054 <table_compare_ldouble@@Base+0x30>
   1302c:	cmp	r1, #0
   13030:	beq	13060 <table_compare_ldouble@@Base+0x3c>
   13034:	vldr	d6, [r0]
   13038:	vldr	d7, [r1]
   1303c:	vcmpe.f64	d6, d7
   13040:	vmrs	APSR_nzcv, fpscr
   13044:	bgt	13068 <table_compare_ldouble@@Base+0x44>
   13048:	mvnmi	r0, #0
   1304c:	movpl	r0, #0
   13050:	bx	lr
   13054:	adds	r0, r1, #0
   13058:	mvnne	r0, #0
   1305c:	bx	lr
   13060:	mov	r0, #1
   13064:	bx	lr
   13068:	mov	r0, #1
   1306c:	bx	lr

00013070 <table_compare_char@@Base>:
   13070:	cmp	r0, #0
   13074:	beq	130a0 <table_compare_char@@Base+0x30>
   13078:	cmp	r1, #0
   1307c:	beq	130ac <table_compare_char@@Base+0x3c>
   13080:	ldrb	r0, [r0]
   13084:	ldrb	r1, [r1]
   13088:	cmp	r0, r1
   1308c:	bhi	130b4 <table_compare_char@@Base+0x44>
   13090:	cmp	r0, r1
   13094:	movcs	r0, #0
   13098:	mvncc	r0, #0
   1309c:	bx	lr
   130a0:	adds	r0, r1, #0
   130a4:	mvnne	r0, #0
   130a8:	bx	lr
   130ac:	mov	r0, #1
   130b0:	bx	lr
   130b4:	mov	r0, #1
   130b8:	bx	lr

000130bc <table_compare_uchar@@Base>:
   130bc:	cmp	r0, #0
   130c0:	beq	130ec <table_compare_uchar@@Base+0x30>
   130c4:	cmp	r1, #0
   130c8:	beq	130f8 <table_compare_uchar@@Base+0x3c>
   130cc:	ldrb	r0, [r0]
   130d0:	ldrb	r1, [r1]
   130d4:	cmp	r0, r1
   130d8:	bhi	13100 <table_compare_uchar@@Base+0x44>
   130dc:	cmp	r0, r1
   130e0:	movcs	r0, #0
   130e4:	mvncc	r0, #0
   130e8:	bx	lr
   130ec:	adds	r0, r1, #0
   130f0:	mvnne	r0, #0
   130f4:	bx	lr
   130f8:	mov	r0, #1
   130fc:	bx	lr
   13100:	mov	r0, #1
   13104:	bx	lr

00013108 <table_compare_ptr@@Base>:
   13108:	cmp	r0, r1
   1310c:	bhi	13120 <table_compare_ptr@@Base+0x18>
   13110:	cmp	r0, r1
   13114:	movcs	r0, #0
   13118:	mvncc	r0, #0
   1311c:	bx	lr
   13120:	mov	r0, #1
   13124:	bx	lr

00013128 <table_compare_string@@Base>:
   13128:	cmp	r0, #0
   1312c:	beq	13144 <table_compare_string@@Base+0x1c>
   13130:	cmp	r1, #0
   13134:	beq	13150 <table_compare_string@@Base+0x28>
   13138:	push	{r4, lr}
   1313c:	bl	11b04 <strcmp@plt>
   13140:	pop	{r4, pc}
   13144:	adds	r0, r1, #0
   13148:	mvnne	r0, #0
   1314c:	bx	lr
   13150:	mov	r0, #1
   13154:	bx	lr

00013158 <table_get_default_compare_function_for_data_type@@Base>:
   13158:	cmp	r0, #23
   1315c:	ldrls	pc, [pc, r0, lsl #2]
   13160:	b	13284 <table_get_default_compare_function_for_data_type@@Base+0x12c>
   13164:	andeq	r3, r1, r4, asr #3
   13168:	andeq	r3, r1, ip, asr #3
   1316c:	ldrdeq	r3, [r1], -r4
   13170:	ldrdeq	r3, [r1], -ip
   13174:	andeq	r3, r1, r4, ror #3
   13178:	andeq	r3, r1, ip, ror #3
   1317c:	strdeq	r3, [r1], -r4
   13180:	strdeq	r3, [r1], -ip
   13184:	andeq	r3, r1, r4, lsl #4
   13188:	andeq	r3, r1, ip, lsl #4
   1318c:	andeq	r3, r1, r4, lsl r2
   13190:	andeq	r3, r1, ip, lsl r2
   13194:	andeq	r3, r1, r4, lsr #4
   13198:	andeq	r3, r1, ip, lsr #4
   1319c:	andeq	r3, r1, r4, lsr r2
   131a0:	andeq	r3, r1, ip, lsr r2
   131a4:	andeq	r3, r1, ip, asr #4
   131a8:	andeq	r3, r1, r4, asr r2
   131ac:	andeq	r3, r1, ip, asr r2
   131b0:	andeq	r3, r1, ip, ror #4
   131b4:	andeq	r3, r1, r4, ror r2
   131b8:	andeq	r3, r1, r4, asr #4
   131bc:	andeq	r3, r1, r4, ror #4
   131c0:	andeq	r3, r1, ip, ror r2
   131c4:	ldr	r0, [pc, #192]	; 1328c <table_get_default_compare_function_for_data_type@@Base+0x134>
   131c8:	bx	lr
   131cc:	ldr	r0, [pc, #188]	; 13290 <table_get_default_compare_function_for_data_type@@Base+0x138>
   131d0:	bx	lr
   131d4:	ldr	r0, [pc, #184]	; 13294 <table_get_default_compare_function_for_data_type@@Base+0x13c>
   131d8:	bx	lr
   131dc:	ldr	r0, [pc, #180]	; 13298 <table_get_default_compare_function_for_data_type@@Base+0x140>
   131e0:	bx	lr
   131e4:	ldr	r0, [pc, #176]	; 1329c <table_get_default_compare_function_for_data_type@@Base+0x144>
   131e8:	bx	lr
   131ec:	ldr	r0, [pc, #172]	; 132a0 <table_get_default_compare_function_for_data_type@@Base+0x148>
   131f0:	bx	lr
   131f4:	ldr	r0, [pc, #168]	; 132a4 <table_get_default_compare_function_for_data_type@@Base+0x14c>
   131f8:	bx	lr
   131fc:	ldr	r0, [pc, #164]	; 132a8 <table_get_default_compare_function_for_data_type@@Base+0x150>
   13200:	bx	lr
   13204:	ldr	r0, [pc, #160]	; 132ac <table_get_default_compare_function_for_data_type@@Base+0x154>
   13208:	bx	lr
   1320c:	ldr	r0, [pc, #156]	; 132b0 <table_get_default_compare_function_for_data_type@@Base+0x158>
   13210:	bx	lr
   13214:	ldr	r0, [pc, #152]	; 132b4 <table_get_default_compare_function_for_data_type@@Base+0x15c>
   13218:	bx	lr
   1321c:	ldr	r0, [pc, #148]	; 132b8 <table_get_default_compare_function_for_data_type@@Base+0x160>
   13220:	bx	lr
   13224:	ldr	r0, [pc, #144]	; 132bc <table_get_default_compare_function_for_data_type@@Base+0x164>
   13228:	bx	lr
   1322c:	ldr	r0, [pc, #140]	; 132c0 <table_get_default_compare_function_for_data_type@@Base+0x168>
   13230:	bx	lr
   13234:	ldr	r0, [pc, #136]	; 132c4 <table_get_default_compare_function_for_data_type@@Base+0x16c>
   13238:	bx	lr
   1323c:	ldr	r0, [pc, #132]	; 132c8 <table_get_default_compare_function_for_data_type@@Base+0x170>
   13240:	bx	lr
   13244:	ldr	r0, [pc, #128]	; 132cc <table_get_default_compare_function_for_data_type@@Base+0x174>
   13248:	bx	lr
   1324c:	ldr	r0, [pc, #124]	; 132d0 <table_get_default_compare_function_for_data_type@@Base+0x178>
   13250:	bx	lr
   13254:	ldr	r0, [pc, #120]	; 132d4 <table_get_default_compare_function_for_data_type@@Base+0x17c>
   13258:	bx	lr
   1325c:	ldr	r0, [pc, #116]	; 132d8 <table_get_default_compare_function_for_data_type@@Base+0x180>
   13260:	bx	lr
   13264:	ldr	r0, [pc, #112]	; 132dc <table_get_default_compare_function_for_data_type@@Base+0x184>
   13268:	bx	lr
   1326c:	ldr	r0, [pc, #108]	; 132e0 <table_get_default_compare_function_for_data_type@@Base+0x188>
   13270:	bx	lr
   13274:	ldr	r0, [pc, #104]	; 132e4 <table_get_default_compare_function_for_data_type@@Base+0x18c>
   13278:	bx	lr
   1327c:	ldr	r0, [pc, #100]	; 132e8 <table_get_default_compare_function_for_data_type@@Base+0x190>
   13280:	bx	lr
   13284:	mov	r0, #0
   13288:	bx	lr
   1328c:			; <UNDEFINED> instruction: 0x00012ab0
   13290:	strdeq	r2, [r1], -ip
   13294:	andeq	r2, r1, r8, asr #22
   13298:	muleq	r1, r4, fp
   1329c:	andeq	r2, r1, r0, ror #23
   132a0:	andeq	r2, r1, ip, lsr #24
   132a4:	andeq	r2, r1, r8, ror ip
   132a8:	andeq	r2, r1, r4, asr #25
   132ac:	andeq	r2, r1, r0, lsl sp
   132b0:	andeq	r2, r1, r8, ror #26
   132b4:			; <UNDEFINED> instruction: 0x00012db8
   132b8:	andeq	r2, r1, r4, lsl #28
   132bc:	andeq	r2, r1, r0, asr lr
   132c0:	muleq	r1, ip, lr
   132c4:	andeq	r2, r1, r8, ror #29
   132c8:	andeq	r2, r1, r0, asr #30
   132cc:	andeq	r3, r1, r8, lsr #2
   132d0:	andeq	r2, r1, ip, lsl #31
   132d4:	ldrdeq	r2, [r1], -r8
   132d8:	andeq	r3, r1, r4, lsr #32
   132dc:	andeq	r2, r1, r4, ror #20
   132e0:	andeq	r3, r1, r0, ror r0
   132e4:	strheq	r3, [r1], -ip
   132e8:	andeq	r3, r1, r8, lsl #2

000132ec <table_get@@Base>:
   132ec:	push	{r4, lr}
   132f0:	bl	14b80 <table_get_cell_ptr@@Base>
   132f4:	ldr	r0, [r0]
   132f8:	pop	{r4, pc}

000132fc <table_get_bool@@Base>:
   132fc:	push	{r4, lr}
   13300:	bl	132ec <table_get@@Base>
   13304:	ldrb	r0, [r0]
   13308:	pop	{r4, pc}

0001330c <table_get_int@@Base>:
   1330c:	push	{r4, lr}
   13310:	bl	132ec <table_get@@Base>
   13314:	ldr	r0, [r0]
   13318:	pop	{r4, pc}

0001331c <table_get_uint@@Base>:
   1331c:	push	{r4, lr}
   13320:	bl	132ec <table_get@@Base>
   13324:	ldr	r0, [r0]
   13328:	pop	{r4, pc}

0001332c <table_get_int8@@Base>:
   1332c:	push	{r4, lr}
   13330:	bl	132ec <table_get@@Base>
   13334:	ldrsb	r0, [r0]
   13338:	pop	{r4, pc}

0001333c <table_get_uint8@@Base>:
   1333c:	push	{r4, lr}
   13340:	bl	132ec <table_get@@Base>
   13344:	ldrb	r0, [r0]
   13348:	pop	{r4, pc}

0001334c <table_get_int16@@Base>:
   1334c:	push	{r4, lr}
   13350:	bl	132ec <table_get@@Base>
   13354:	ldrsh	r0, [r0]
   13358:	pop	{r4, pc}

0001335c <table_get_uint16@@Base>:
   1335c:	push	{r4, lr}
   13360:	bl	132ec <table_get@@Base>
   13364:	ldrh	r0, [r0]
   13368:	pop	{r4, pc}

0001336c <table_get_int32@@Base>:
   1336c:	push	{r4, lr}
   13370:	bl	132ec <table_get@@Base>
   13374:	ldr	r0, [r0]
   13378:	pop	{r4, pc}

0001337c <table_get_uint32@@Base>:
   1337c:	push	{r4, lr}
   13380:	bl	132ec <table_get@@Base>
   13384:	ldr	r0, [r0]
   13388:	pop	{r4, pc}

0001338c <table_get_int64@@Base>:
   1338c:	push	{r4, lr}
   13390:	bl	132ec <table_get@@Base>
   13394:	ldrd	r0, [r0]
   13398:	pop	{r4, pc}

0001339c <table_get_uint64@@Base>:
   1339c:	push	{r4, lr}
   133a0:	bl	132ec <table_get@@Base>
   133a4:	ldrd	r0, [r0]
   133a8:	pop	{r4, pc}

000133ac <table_get_short@@Base>:
   133ac:	push	{r4, lr}
   133b0:	bl	132ec <table_get@@Base>
   133b4:	ldrsh	r0, [r0]
   133b8:	pop	{r4, pc}

000133bc <table_get_ushort@@Base>:
   133bc:	push	{r4, lr}
   133c0:	bl	132ec <table_get@@Base>
   133c4:	ldrh	r0, [r0]
   133c8:	pop	{r4, pc}

000133cc <table_get_long@@Base>:
   133cc:	push	{r4, lr}
   133d0:	bl	132ec <table_get@@Base>
   133d4:	ldr	r0, [r0]
   133d8:	pop	{r4, pc}

000133dc <table_get_ulong@@Base>:
   133dc:	push	{r4, lr}
   133e0:	bl	132ec <table_get@@Base>
   133e4:	ldr	r0, [r0]
   133e8:	pop	{r4, pc}

000133ec <table_get_llong@@Base>:
   133ec:	push	{r4, lr}
   133f0:	bl	132ec <table_get@@Base>
   133f4:	ldrd	r0, [r0]
   133f8:	pop	{r4, pc}

000133fc <table_get_ullong@@Base>:
   133fc:	push	{r4, lr}
   13400:	bl	132ec <table_get@@Base>
   13404:	ldrd	r0, [r0]
   13408:	pop	{r4, pc}

0001340c <table_get_float@@Base>:
   1340c:	push	{r4, lr}
   13410:	bl	132ec <table_get@@Base>
   13414:	vldr	s0, [r0]
   13418:	pop	{r4, pc}

0001341c <table_get_double@@Base>:
   1341c:	push	{r4, lr}
   13420:	bl	132ec <table_get@@Base>
   13424:	vldr	d0, [r0]
   13428:	pop	{r4, pc}

0001342c <table_get_ldouble@@Base>:
   1342c:	push	{r4, lr}
   13430:	bl	132ec <table_get@@Base>
   13434:	vldr	d0, [r0]
   13438:	pop	{r4, pc}

0001343c <table_get_char@@Base>:
   1343c:	push	{r4, lr}
   13440:	bl	132ec <table_get@@Base>
   13444:	ldrb	r0, [r0]
   13448:	pop	{r4, pc}

0001344c <table_get_uchar@@Base>:
   1344c:	push	{r4, lr}
   13450:	bl	132ec <table_get@@Base>
   13454:	ldrb	r0, [r0]
   13458:	pop	{r4, pc}

0001345c <table_get_string@@Base>:
   1345c:	push	{r4, lr}
   13460:	bl	132ec <table_get@@Base>
   13464:	pop	{r4, pc}

00013468 <table_get_ptr@@Base>:
   13468:	push	{r4, lr}
   1346c:	bl	132ec <table_get@@Base>
   13470:	pop	{r4, pc}

00013474 <table_row_init@@Base>:
   13474:	push	{r4, r5, r6, lr}
   13478:	mov	r5, r1
   1347c:	ldr	r4, [r0, #16]
   13480:	ldr	r0, [r0, #12]
   13484:	lsl	r0, r0, #2
   13488:	bl	11b4c <malloc@plt>
   1348c:	str	r0, [r4, r5, lsl #2]
   13490:	pop	{r4, r5, r6, pc}

00013494 <table_row_destroy@@Base>:
   13494:	push	{r4, r5, r6, r7, r8, lr}
   13498:	mov	r6, r0
   1349c:	mov	r5, r1
   134a0:	bl	12710 <table_get_column_length@@Base>
   134a4:	ldr	r8, [r6, #16]
   134a8:	subs	r7, r0, #0
   134ac:	ble	134d0 <table_row_destroy@@Base+0x3c>
   134b0:	mov	r4, #0
   134b4:	mov	r2, r4
   134b8:	mov	r1, r5
   134bc:	mov	r0, r6
   134c0:	bl	14bac <table_cell_destroy@@Base>
   134c4:	add	r4, r4, #1
   134c8:	cmp	r7, r4
   134cc:	bne	134b4 <table_row_destroy@@Base+0x20>
   134d0:	ldr	r0, [r8, r5, lsl #2]
   134d4:	cmp	r0, #0
   134d8:	popeq	{r4, r5, r6, r7, r8, pc}
   134dc:	bl	11b1c <free@plt>
   134e0:	pop	{r4, r5, r6, r7, r8, pc}

000134e4 <table_get_row_length@@Base>:
   134e4:	ldr	r0, [r0, #20]
   134e8:	bx	lr

000134ec <table_add_row@@Base>:
   134ec:	push	{r4, r5, r6, r7, r8, lr}
   134f0:	mov	r5, r0
   134f4:	ldr	r4, [r0, #24]
   134f8:	mov	r1, r4
   134fc:	ldr	r0, [r0, #20]
   13500:	bl	14e08 <table_cell_nullify@@Base+0x218>
   13504:	cmp	r1, #0
   13508:	beq	13574 <table_add_row@@Base+0x88>
   1350c:	ldr	r7, [r5, #20]
   13510:	mov	r0, r5
   13514:	bl	12710 <table_get_column_length@@Base>
   13518:	mov	r6, r0
   1351c:	mov	r1, r7
   13520:	mov	r0, r5
   13524:	bl	13474 <table_row_init@@Base>
   13528:	cmp	r6, #0
   1352c:	ble	13550 <table_add_row@@Base+0x64>
   13530:	mov	r4, #0
   13534:	mov	r2, r4
   13538:	mov	r1, r7
   1353c:	mov	r0, r5
   13540:	bl	14b98 <table_cell_init@@Base>
   13544:	add	r4, r4, #1
   13548:	cmp	r6, r4
   1354c:	bne	13534 <table_add_row@@Base+0x48>
   13550:	mov	r3, #2
   13554:	mvn	r2, #0
   13558:	ldr	r1, [r5, #20]
   1355c:	mov	r0, r5
   13560:	bl	12620 <table_notify@@Base>
   13564:	ldr	r0, [r5, #20]
   13568:	add	r3, r0, #1
   1356c:	str	r3, [r5, #20]
   13570:	pop	{r4, r5, r6, r7, r8, pc}
   13574:	ldr	r1, [r5, #28]
   13578:	add	r1, r4, r1
   1357c:	str	r1, [r5, #28]
   13580:	lsl	r1, r1, #2
   13584:	ldr	r0, [r5, #16]
   13588:	bl	11b34 <realloc@plt>
   1358c:	str	r0, [r5, #16]
   13590:	b	1350c <table_add_row@@Base+0x20>

00013594 <table_remove_row@@Base>:
   13594:	push	{r4, r5, r6, r7, r8, lr}
   13598:	mov	r5, r0
   1359c:	mov	r6, r1
   135a0:	ldr	r7, [r0, #20]
   135a4:	bl	12710 <table_get_column_length@@Base>
   135a8:	subs	r8, r0, #0
   135ac:	ble	135fc <table_remove_row@@Base+0x68>
   135b0:	mov	r4, #0
   135b4:	b	135c4 <table_remove_row@@Base+0x30>
   135b8:	add	r4, r4, #1
   135bc:	cmp	r8, r4
   135c0:	beq	135fc <table_remove_row@@Base+0x68>
   135c4:	mov	r1, r4
   135c8:	mov	r0, r5
   135cc:	bl	12778 <table_get_column_data_type@@Base>
   135d0:	cmp	r0, #23
   135d4:	beq	135b8 <table_remove_row@@Base+0x24>
   135d8:	mov	r2, r4
   135dc:	mov	r1, r6
   135e0:	mov	r0, r5
   135e4:	bl	14b80 <table_get_cell_ptr@@Base>
   135e8:	ldr	r0, [r0]
   135ec:	cmp	r0, #0
   135f0:	beq	135b8 <table_remove_row@@Base+0x24>
   135f4:	bl	11b1c <free@plt>
   135f8:	b	135b8 <table_remove_row@@Base+0x24>
   135fc:	lsl	r4, r6, #2
   13600:	ldr	r3, [r5, #16]
   13604:	ldr	r0, [r3, r6, lsl #2]
   13608:	cmp	r0, #0
   1360c:	beq	13614 <table_remove_row@@Base+0x80>
   13610:	bl	11b1c <free@plt>
   13614:	sub	r3, r7, #1
   13618:	cmp	r6, r3
   1361c:	bge	13648 <table_remove_row@@Base+0xb4>
   13620:	mov	ip, r3
   13624:	mov	r3, r6
   13628:	ldr	r1, [r5, #16]
   1362c:	add	r2, r4, #4
   13630:	ldr	r0, [r1, r2]
   13634:	str	r0, [r1, r4]
   13638:	add	r3, r3, #1
   1363c:	mov	r4, r2
   13640:	cmp	ip, r3
   13644:	bne	13628 <table_remove_row@@Base+0x94>
   13648:	ldr	r0, [r5, #20]
   1364c:	sub	r0, r0, #1
   13650:	str	r0, [r5, #20]
   13654:	ldr	r4, [r5, #24]
   13658:	mov	r1, r4
   1365c:	bl	14e08 <table_cell_nullify@@Base+0x218>
   13660:	cmp	r1, #0
   13664:	beq	13684 <table_remove_row@@Base+0xf0>
   13668:	mov	r3, #4
   1366c:	mvn	r2, #0
   13670:	mov	r1, r6
   13674:	mov	r0, r5
   13678:	bl	12620 <table_notify@@Base>
   1367c:	mov	r0, #0
   13680:	pop	{r4, r5, r6, r7, r8, pc}
   13684:	ldr	r1, [r5, #28]
   13688:	sub	r1, r1, r4
   1368c:	str	r1, [r5, #28]
   13690:	lsl	r1, r1, #2
   13694:	ldr	r0, [r5, #16]
   13698:	bl	11b34 <realloc@plt>
   1369c:	str	r0, [r5, #16]
   136a0:	b	13668 <table_remove_row@@Base+0xd4>

000136a4 <table_get_row_ptr@@Base>:
   136a4:	ldr	r0, [r0, #16]
   136a8:	add	r0, r0, r1, lsl #2
   136ac:	bx	lr

000136b0 <table_set_row_ptr@@Base>:
   136b0:	ldr	r3, [r0, #16]
   136b4:	ldr	r2, [r2]
   136b8:	str	r2, [r3, r1, lsl #2]
   136bc:	bx	lr

000136c0 <table_set@@Base>:
   136c0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   136c4:	mov	r5, r0
   136c8:	mov	r9, r1
   136cc:	mov	r6, r2
   136d0:	mov	r7, r3
   136d4:	ldr	r4, [sp, #32]
   136d8:	bl	14b80 <table_get_cell_ptr@@Base>
   136dc:	mov	r8, r0
   136e0:	mov	r1, r6
   136e4:	mov	r0, r5
   136e8:	bl	12a2c <table_get_col_ptr@@Base>
   136ec:	cmp	r4, #23
   136f0:	ldrls	pc, [pc, r4, lsl #2]
   136f4:	b	13d18 <table_set@@Base+0x658>
   136f8:	muleq	r1, r4, r7
   136fc:	ldrdeq	r3, [r1], -r0
   13700:	andeq	r3, r1, ip, lsl #16
   13704:	andeq	r3, r1, r8, asr #16
   13708:	andeq	r3, r1, r4, lsl #17
   1370c:	andeq	r3, r1, r0, asr #17
   13710:	strdeq	r3, [r1], -ip
   13714:	andeq	r3, r1, r8, lsr r9
   13718:	andeq	r3, r1, r4, ror r9
   1371c:			; <UNDEFINED> instruction: 0x000139bc
   13720:	andeq	r3, r1, r0, lsl #20
   13724:	andeq	r3, r1, ip, lsr sl
   13728:	andeq	r3, r1, r8, ror sl
   1372c:			; <UNDEFINED> instruction: 0x00013ab4
   13730:	strdeq	r3, [r1], -r0
   13734:	andeq	r3, r1, r4, lsr fp
   13738:	andeq	r3, r1, r8, ror fp
   1373c:			; <UNDEFINED> instruction: 0x00013bb4
   13740:	strdeq	r3, [r1], -r8
   13744:	andeq	r3, r1, r4, ror ip
   13748:			; <UNDEFINED> instruction: 0x00013cb0
   1374c:	andeq	r3, r1, ip, lsr ip
   13750:	andeq	r3, r1, r8, asr r7
   13754:	andeq	r3, r1, ip, ror #25
   13758:	ldr	r3, [r0, #4]
   1375c:	cmp	r3, #22
   13760:	bne	139b4 <table_set@@Base+0x2f4>
   13764:	ldr	r0, [r8]
   13768:	cmp	r0, #0
   1376c:	beq	1377c <table_set@@Base+0xbc>
   13770:	ldrb	r3, [r7]
   13774:	strb	r3, [r0]
   13778:	b	13cfc <table_set@@Base+0x63c>
   1377c:	mov	r0, #1
   13780:	bl	11b4c <malloc@plt>
   13784:	str	r0, [r8]
   13788:	cmp	r0, #0
   1378c:	bne	13770 <table_set@@Base+0xb0>
   13790:	b	139b4 <table_set@@Base+0x2f4>
   13794:	ldr	r3, [r0, #4]
   13798:	cmp	r3, #0
   1379c:	bne	139b4 <table_set@@Base+0x2f4>
   137a0:	ldr	r0, [r8]
   137a4:	cmp	r0, #0
   137a8:	beq	137b8 <table_set@@Base+0xf8>
   137ac:	ldr	r3, [r7]
   137b0:	str	r3, [r0]
   137b4:	b	13cfc <table_set@@Base+0x63c>
   137b8:	mov	r0, #4
   137bc:	bl	11b4c <malloc@plt>
   137c0:	str	r0, [r8]
   137c4:	cmp	r0, #0
   137c8:	bne	137ac <table_set@@Base+0xec>
   137cc:	b	139b4 <table_set@@Base+0x2f4>
   137d0:	ldr	r3, [r0, #4]
   137d4:	cmp	r3, #1
   137d8:	bne	139b4 <table_set@@Base+0x2f4>
   137dc:	ldr	r0, [r8]
   137e0:	cmp	r0, #0
   137e4:	beq	137f4 <table_set@@Base+0x134>
   137e8:	ldr	r3, [r7]
   137ec:	str	r3, [r0]
   137f0:	b	13cfc <table_set@@Base+0x63c>
   137f4:	mov	r0, #4
   137f8:	bl	11b4c <malloc@plt>
   137fc:	str	r0, [r8]
   13800:	cmp	r0, #0
   13804:	bne	137e8 <table_set@@Base+0x128>
   13808:	b	139b4 <table_set@@Base+0x2f4>
   1380c:	ldr	r3, [r0, #4]
   13810:	cmp	r3, #2
   13814:	bne	139b4 <table_set@@Base+0x2f4>
   13818:	ldr	r0, [r8]
   1381c:	cmp	r0, #0
   13820:	beq	13830 <table_set@@Base+0x170>
   13824:	ldrb	r3, [r7]
   13828:	strb	r3, [r0]
   1382c:	b	13cfc <table_set@@Base+0x63c>
   13830:	mov	r0, #1
   13834:	bl	11b4c <malloc@plt>
   13838:	str	r0, [r8]
   1383c:	cmp	r0, #0
   13840:	bne	13824 <table_set@@Base+0x164>
   13844:	b	139b4 <table_set@@Base+0x2f4>
   13848:	ldr	r3, [r0, #4]
   1384c:	cmp	r3, #3
   13850:	bne	139b4 <table_set@@Base+0x2f4>
   13854:	ldr	r0, [r8]
   13858:	cmp	r0, #0
   1385c:	beq	1386c <table_set@@Base+0x1ac>
   13860:	ldrb	r3, [r7]
   13864:	strb	r3, [r0]
   13868:	b	13cfc <table_set@@Base+0x63c>
   1386c:	mov	r0, #1
   13870:	bl	11b4c <malloc@plt>
   13874:	str	r0, [r8]
   13878:	cmp	r0, #0
   1387c:	bne	13860 <table_set@@Base+0x1a0>
   13880:	b	139b4 <table_set@@Base+0x2f4>
   13884:	ldr	r3, [r0, #4]
   13888:	cmp	r3, #4
   1388c:	bne	139b4 <table_set@@Base+0x2f4>
   13890:	ldr	r0, [r8]
   13894:	cmp	r0, #0
   13898:	beq	138a8 <table_set@@Base+0x1e8>
   1389c:	ldrh	r3, [r7]
   138a0:	strh	r3, [r0]
   138a4:	b	13cfc <table_set@@Base+0x63c>
   138a8:	mov	r0, #2
   138ac:	bl	11b4c <malloc@plt>
   138b0:	str	r0, [r8]
   138b4:	cmp	r0, #0
   138b8:	bne	1389c <table_set@@Base+0x1dc>
   138bc:	b	139b4 <table_set@@Base+0x2f4>
   138c0:	ldr	r3, [r0, #4]
   138c4:	cmp	r3, #5
   138c8:	bne	139b4 <table_set@@Base+0x2f4>
   138cc:	ldr	r0, [r8]
   138d0:	cmp	r0, #0
   138d4:	beq	138e4 <table_set@@Base+0x224>
   138d8:	ldrh	r3, [r7]
   138dc:	strh	r3, [r0]
   138e0:	b	13cfc <table_set@@Base+0x63c>
   138e4:	mov	r0, #2
   138e8:	bl	11b4c <malloc@plt>
   138ec:	str	r0, [r8]
   138f0:	cmp	r0, #0
   138f4:	bne	138d8 <table_set@@Base+0x218>
   138f8:	b	139b4 <table_set@@Base+0x2f4>
   138fc:	ldr	r3, [r0, #4]
   13900:	cmp	r3, #6
   13904:	bne	139b4 <table_set@@Base+0x2f4>
   13908:	ldr	r0, [r8]
   1390c:	cmp	r0, #0
   13910:	beq	13920 <table_set@@Base+0x260>
   13914:	ldr	r3, [r7]
   13918:	str	r3, [r0]
   1391c:	b	13cfc <table_set@@Base+0x63c>
   13920:	mov	r0, #4
   13924:	bl	11b4c <malloc@plt>
   13928:	str	r0, [r8]
   1392c:	cmp	r0, #0
   13930:	bne	13914 <table_set@@Base+0x254>
   13934:	b	139b4 <table_set@@Base+0x2f4>
   13938:	ldr	r3, [r0, #4]
   1393c:	cmp	r3, #7
   13940:	bne	139b4 <table_set@@Base+0x2f4>
   13944:	ldr	r0, [r8]
   13948:	cmp	r0, #0
   1394c:	beq	1395c <table_set@@Base+0x29c>
   13950:	ldr	r3, [r7]
   13954:	str	r3, [r0]
   13958:	b	13cfc <table_set@@Base+0x63c>
   1395c:	mov	r0, #4
   13960:	bl	11b4c <malloc@plt>
   13964:	str	r0, [r8]
   13968:	cmp	r0, #0
   1396c:	bne	13950 <table_set@@Base+0x290>
   13970:	b	139b4 <table_set@@Base+0x2f4>
   13974:	ldr	r3, [r0, #4]
   13978:	cmp	r3, #8
   1397c:	bne	139b4 <table_set@@Base+0x2f4>
   13980:	ldr	r0, [r8]
   13984:	cmp	r0, #0
   13988:	beq	139a0 <table_set@@Base+0x2e0>
   1398c:	ldr	r2, [r7]
   13990:	ldr	r3, [r7, #4]
   13994:	str	r2, [r0]
   13998:	str	r3, [r0, #4]
   1399c:	b	13cfc <table_set@@Base+0x63c>
   139a0:	mov	r0, #8
   139a4:	bl	11b4c <malloc@plt>
   139a8:	str	r0, [r8]
   139ac:	cmp	r0, #0
   139b0:	bne	1398c <table_set@@Base+0x2cc>
   139b4:	mvn	r0, #0
   139b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   139bc:	ldr	r3, [r0, #4]
   139c0:	cmp	r3, #9
   139c4:	bne	139b4 <table_set@@Base+0x2f4>
   139c8:	ldr	r0, [r8]
   139cc:	cmp	r0, #0
   139d0:	beq	139e8 <table_set@@Base+0x328>
   139d4:	ldr	r2, [r7]
   139d8:	ldr	r3, [r7, #4]
   139dc:	str	r2, [r0]
   139e0:	str	r3, [r0, #4]
   139e4:	b	13cfc <table_set@@Base+0x63c>
   139e8:	mov	r0, #8
   139ec:	bl	11b4c <malloc@plt>
   139f0:	str	r0, [r8]
   139f4:	cmp	r0, #0
   139f8:	bne	139d4 <table_set@@Base+0x314>
   139fc:	b	139b4 <table_set@@Base+0x2f4>
   13a00:	ldr	r3, [r0, #4]
   13a04:	cmp	r3, #10
   13a08:	bne	139b4 <table_set@@Base+0x2f4>
   13a0c:	ldr	r0, [r8]
   13a10:	cmp	r0, #0
   13a14:	beq	13a24 <table_set@@Base+0x364>
   13a18:	ldrh	r3, [r7]
   13a1c:	strh	r3, [r0]
   13a20:	b	13cfc <table_set@@Base+0x63c>
   13a24:	mov	r0, #2
   13a28:	bl	11b4c <malloc@plt>
   13a2c:	str	r0, [r8]
   13a30:	cmp	r0, #0
   13a34:	bne	13a18 <table_set@@Base+0x358>
   13a38:	b	139b4 <table_set@@Base+0x2f4>
   13a3c:	ldr	r3, [r0, #4]
   13a40:	cmp	r3, #11
   13a44:	bne	139b4 <table_set@@Base+0x2f4>
   13a48:	ldr	r0, [r8]
   13a4c:	cmp	r0, #0
   13a50:	beq	13a60 <table_set@@Base+0x3a0>
   13a54:	ldrh	r3, [r7]
   13a58:	strh	r3, [r0]
   13a5c:	b	13cfc <table_set@@Base+0x63c>
   13a60:	mov	r0, #2
   13a64:	bl	11b4c <malloc@plt>
   13a68:	str	r0, [r8]
   13a6c:	cmp	r0, #0
   13a70:	bne	13a54 <table_set@@Base+0x394>
   13a74:	b	139b4 <table_set@@Base+0x2f4>
   13a78:	ldr	r3, [r0, #4]
   13a7c:	cmp	r3, #12
   13a80:	bne	139b4 <table_set@@Base+0x2f4>
   13a84:	ldr	r0, [r8]
   13a88:	cmp	r0, #0
   13a8c:	beq	13a9c <table_set@@Base+0x3dc>
   13a90:	ldr	r3, [r7]
   13a94:	str	r3, [r0]
   13a98:	b	13cfc <table_set@@Base+0x63c>
   13a9c:	mov	r0, #4
   13aa0:	bl	11b4c <malloc@plt>
   13aa4:	str	r0, [r8]
   13aa8:	cmp	r0, #0
   13aac:	bne	13a90 <table_set@@Base+0x3d0>
   13ab0:	b	139b4 <table_set@@Base+0x2f4>
   13ab4:	ldr	r3, [r0, #4]
   13ab8:	cmp	r3, #13
   13abc:	bne	139b4 <table_set@@Base+0x2f4>
   13ac0:	ldr	r0, [r8]
   13ac4:	cmp	r0, #0
   13ac8:	beq	13ad8 <table_set@@Base+0x418>
   13acc:	ldr	r3, [r7]
   13ad0:	str	r3, [r0]
   13ad4:	b	13cfc <table_set@@Base+0x63c>
   13ad8:	mov	r0, #4
   13adc:	bl	11b4c <malloc@plt>
   13ae0:	str	r0, [r8]
   13ae4:	cmp	r0, #0
   13ae8:	bne	13acc <table_set@@Base+0x40c>
   13aec:	b	139b4 <table_set@@Base+0x2f4>
   13af0:	ldr	r3, [r0, #4]
   13af4:	cmp	r3, #14
   13af8:	bne	139b4 <table_set@@Base+0x2f4>
   13afc:	ldr	r0, [r8]
   13b00:	cmp	r0, #0
   13b04:	beq	13b1c <table_set@@Base+0x45c>
   13b08:	ldr	r2, [r7]
   13b0c:	ldr	r3, [r7, #4]
   13b10:	str	r2, [r0]
   13b14:	str	r3, [r0, #4]
   13b18:	b	13cfc <table_set@@Base+0x63c>
   13b1c:	mov	r0, #8
   13b20:	bl	11b4c <malloc@plt>
   13b24:	str	r0, [r8]
   13b28:	cmp	r0, #0
   13b2c:	bne	13b08 <table_set@@Base+0x448>
   13b30:	b	139b4 <table_set@@Base+0x2f4>
   13b34:	ldr	r3, [r0, #4]
   13b38:	cmp	r3, #15
   13b3c:	bne	139b4 <table_set@@Base+0x2f4>
   13b40:	ldr	r0, [r8]
   13b44:	cmp	r0, #0
   13b48:	beq	13b60 <table_set@@Base+0x4a0>
   13b4c:	ldr	r2, [r7]
   13b50:	ldr	r3, [r7, #4]
   13b54:	str	r2, [r0]
   13b58:	str	r3, [r0, #4]
   13b5c:	b	13cfc <table_set@@Base+0x63c>
   13b60:	mov	r0, #8
   13b64:	bl	11b4c <malloc@plt>
   13b68:	str	r0, [r8]
   13b6c:	cmp	r0, #0
   13b70:	bne	13b4c <table_set@@Base+0x48c>
   13b74:	b	139b4 <table_set@@Base+0x2f4>
   13b78:	ldr	r3, [r0, #4]
   13b7c:	cmp	r3, #16
   13b80:	bne	139b4 <table_set@@Base+0x2f4>
   13b84:	ldr	r0, [r8]
   13b88:	cmp	r0, #0
   13b8c:	beq	13b9c <table_set@@Base+0x4dc>
   13b90:	ldr	r3, [r7]
   13b94:	str	r3, [r0]
   13b98:	b	13cfc <table_set@@Base+0x63c>
   13b9c:	mov	r0, #4
   13ba0:	bl	11b4c <malloc@plt>
   13ba4:	str	r0, [r8]
   13ba8:	cmp	r0, #0
   13bac:	bne	13b90 <table_set@@Base+0x4d0>
   13bb0:	b	139b4 <table_set@@Base+0x2f4>
   13bb4:	ldr	r3, [r0, #4]
   13bb8:	cmp	r3, #17
   13bbc:	bne	139b4 <table_set@@Base+0x2f4>
   13bc0:	ldr	r0, [r8]
   13bc4:	cmp	r0, #0
   13bc8:	beq	13be0 <table_set@@Base+0x520>
   13bcc:	ldr	r2, [r7]
   13bd0:	ldr	r3, [r7, #4]
   13bd4:	str	r2, [r0]
   13bd8:	str	r3, [r0, #4]
   13bdc:	b	13cfc <table_set@@Base+0x63c>
   13be0:	mov	r0, #8
   13be4:	bl	11b4c <malloc@plt>
   13be8:	str	r0, [r8]
   13bec:	cmp	r0, #0
   13bf0:	bne	13bcc <table_set@@Base+0x50c>
   13bf4:	b	139b4 <table_set@@Base+0x2f4>
   13bf8:	ldr	r3, [r0, #4]
   13bfc:	cmp	r3, #18
   13c00:	bne	139b4 <table_set@@Base+0x2f4>
   13c04:	ldr	r0, [r8]
   13c08:	cmp	r0, #0
   13c0c:	beq	13c24 <table_set@@Base+0x564>
   13c10:	ldr	r2, [r7]
   13c14:	ldr	r3, [r7, #4]
   13c18:	str	r2, [r0]
   13c1c:	str	r3, [r0, #4]
   13c20:	b	13cfc <table_set@@Base+0x63c>
   13c24:	mov	r0, #8
   13c28:	bl	11b4c <malloc@plt>
   13c2c:	str	r0, [r8]
   13c30:	cmp	r0, #0
   13c34:	bne	13c10 <table_set@@Base+0x550>
   13c38:	b	139b4 <table_set@@Base+0x2f4>
   13c3c:	ldr	r3, [r0, #4]
   13c40:	cmp	r3, #21
   13c44:	bne	139b4 <table_set@@Base+0x2f4>
   13c48:	mov	r0, r7
   13c4c:	bl	11b70 <strlen@plt>
   13c50:	add	r1, r0, #1
   13c54:	ldr	r0, [r8]
   13c58:	bl	11b34 <realloc@plt>
   13c5c:	str	r0, [r8]
   13c60:	cmp	r0, #0
   13c64:	beq	139b4 <table_set@@Base+0x2f4>
   13c68:	mov	r1, r7
   13c6c:	bl	11b40 <strcpy@plt>
   13c70:	b	13cfc <table_set@@Base+0x63c>
   13c74:	ldr	r3, [r0, #4]
   13c78:	cmp	r3, #19
   13c7c:	bne	139b4 <table_set@@Base+0x2f4>
   13c80:	ldr	r0, [r8]
   13c84:	cmp	r0, #0
   13c88:	beq	13c98 <table_set@@Base+0x5d8>
   13c8c:	ldrb	r3, [r7]
   13c90:	strb	r3, [r0]
   13c94:	b	13cfc <table_set@@Base+0x63c>
   13c98:	mov	r0, #1
   13c9c:	bl	11b4c <malloc@plt>
   13ca0:	str	r0, [r8]
   13ca4:	cmp	r0, #0
   13ca8:	bne	13c8c <table_set@@Base+0x5cc>
   13cac:	b	139b4 <table_set@@Base+0x2f4>
   13cb0:	ldr	r3, [r0, #4]
   13cb4:	cmp	r3, #20
   13cb8:	bne	139b4 <table_set@@Base+0x2f4>
   13cbc:	ldr	r0, [r8]
   13cc0:	cmp	r0, #0
   13cc4:	beq	13cd4 <table_set@@Base+0x614>
   13cc8:	ldrb	r3, [r7]
   13ccc:	strb	r3, [r0]
   13cd0:	b	13cfc <table_set@@Base+0x63c>
   13cd4:	mov	r0, #1
   13cd8:	bl	11b4c <malloc@plt>
   13cdc:	str	r0, [r8]
   13ce0:	cmp	r0, #0
   13ce4:	bne	13cc8 <table_set@@Base+0x608>
   13ce8:	b	139b4 <table_set@@Base+0x2f4>
   13cec:	ldr	r3, [r0, #4]
   13cf0:	cmp	r3, #23
   13cf4:	bne	139b4 <table_set@@Base+0x2f4>
   13cf8:	str	r7, [r8]
   13cfc:	mov	r3, #1
   13d00:	mov	r2, r6
   13d04:	mov	r1, r9
   13d08:	mov	r0, r5
   13d0c:	bl	12620 <table_notify@@Base>
   13d10:	mov	r0, #0
   13d14:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13d18:	mvn	r0, #0
   13d1c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

00013d20 <table_set_bool@@Base>:
   13d20:	push	{lr}		; (str lr, [sp, #-4]!)
   13d24:	sub	sp, sp, #20
   13d28:	add	ip, sp, #16
   13d2c:	strb	r3, [ip, #-1]!
   13d30:	mov	r3, #22
   13d34:	str	r3, [sp]
   13d38:	mov	r3, ip
   13d3c:	bl	136c0 <table_set@@Base>
   13d40:	add	sp, sp, #20
   13d44:	pop	{pc}		; (ldr pc, [sp], #4)

00013d48 <table_set_int@@Base>:
   13d48:	push	{lr}		; (str lr, [sp, #-4]!)
   13d4c:	sub	sp, sp, #20
   13d50:	add	ip, sp, #16
   13d54:	str	r3, [ip, #-4]!
   13d58:	mov	r3, #0
   13d5c:	str	r3, [sp]
   13d60:	mov	r3, ip
   13d64:	bl	136c0 <table_set@@Base>
   13d68:	add	sp, sp, #20
   13d6c:	pop	{pc}		; (ldr pc, [sp], #4)

00013d70 <table_set_uint@@Base>:
   13d70:	push	{lr}		; (str lr, [sp, #-4]!)
   13d74:	sub	sp, sp, #20
   13d78:	add	ip, sp, #16
   13d7c:	str	r3, [ip, #-4]!
   13d80:	mov	r3, #1
   13d84:	str	r3, [sp]
   13d88:	mov	r3, ip
   13d8c:	bl	136c0 <table_set@@Base>
   13d90:	add	sp, sp, #20
   13d94:	pop	{pc}		; (ldr pc, [sp], #4)

00013d98 <table_set_int8@@Base>:
   13d98:	push	{lr}		; (str lr, [sp, #-4]!)
   13d9c:	sub	sp, sp, #20
   13da0:	add	ip, sp, #16
   13da4:	strb	r3, [ip, #-1]!
   13da8:	mov	r3, #2
   13dac:	str	r3, [sp]
   13db0:	mov	r3, ip
   13db4:	bl	136c0 <table_set@@Base>
   13db8:	add	sp, sp, #20
   13dbc:	pop	{pc}		; (ldr pc, [sp], #4)

00013dc0 <table_set_uint8@@Base>:
   13dc0:	push	{lr}		; (str lr, [sp, #-4]!)
   13dc4:	sub	sp, sp, #20
   13dc8:	add	ip, sp, #16
   13dcc:	strb	r3, [ip, #-1]!
   13dd0:	mov	r3, #3
   13dd4:	str	r3, [sp]
   13dd8:	mov	r3, ip
   13ddc:	bl	136c0 <table_set@@Base>
   13de0:	add	sp, sp, #20
   13de4:	pop	{pc}		; (ldr pc, [sp], #4)

00013de8 <table_set_int16@@Base>:
   13de8:	push	{lr}		; (str lr, [sp, #-4]!)
   13dec:	sub	sp, sp, #20
   13df0:	add	ip, sp, #16
   13df4:	strh	r3, [ip, #-2]!
   13df8:	mov	r3, #4
   13dfc:	str	r3, [sp]
   13e00:	mov	r3, ip
   13e04:	bl	136c0 <table_set@@Base>
   13e08:	add	sp, sp, #20
   13e0c:	pop	{pc}		; (ldr pc, [sp], #4)

00013e10 <table_set_uint16@@Base>:
   13e10:	push	{lr}		; (str lr, [sp, #-4]!)
   13e14:	sub	sp, sp, #20
   13e18:	add	ip, sp, #16
   13e1c:	strh	r3, [ip, #-2]!
   13e20:	mov	r3, #5
   13e24:	str	r3, [sp]
   13e28:	mov	r3, ip
   13e2c:	bl	136c0 <table_set@@Base>
   13e30:	add	sp, sp, #20
   13e34:	pop	{pc}		; (ldr pc, [sp], #4)

00013e38 <table_set_int32@@Base>:
   13e38:	push	{lr}		; (str lr, [sp, #-4]!)
   13e3c:	sub	sp, sp, #20
   13e40:	add	ip, sp, #16
   13e44:	str	r3, [ip, #-4]!
   13e48:	mov	r3, #6
   13e4c:	str	r3, [sp]
   13e50:	mov	r3, ip
   13e54:	bl	136c0 <table_set@@Base>
   13e58:	add	sp, sp, #20
   13e5c:	pop	{pc}		; (ldr pc, [sp], #4)

00013e60 <table_set_uint32@@Base>:
   13e60:	push	{lr}		; (str lr, [sp, #-4]!)
   13e64:	sub	sp, sp, #20
   13e68:	add	ip, sp, #16
   13e6c:	str	r3, [ip, #-4]!
   13e70:	mov	r3, #7
   13e74:	str	r3, [sp]
   13e78:	mov	r3, ip
   13e7c:	bl	136c0 <table_set@@Base>
   13e80:	add	sp, sp, #20
   13e84:	pop	{pc}		; (ldr pc, [sp], #4)

00013e88 <table_set_int64@@Base>:
   13e88:	push	{lr}		; (str lr, [sp, #-4]!)
   13e8c:	sub	sp, sp, #12
   13e90:	mov	r3, #8
   13e94:	str	r3, [sp]
   13e98:	add	r3, sp, #16
   13e9c:	bl	136c0 <table_set@@Base>
   13ea0:	add	sp, sp, #12
   13ea4:	pop	{pc}		; (ldr pc, [sp], #4)

00013ea8 <table_set_uint64@@Base>:
   13ea8:	push	{lr}		; (str lr, [sp, #-4]!)
   13eac:	sub	sp, sp, #12
   13eb0:	mov	r3, #9
   13eb4:	str	r3, [sp]
   13eb8:	add	r3, sp, #16
   13ebc:	bl	136c0 <table_set@@Base>
   13ec0:	add	sp, sp, #12
   13ec4:	pop	{pc}		; (ldr pc, [sp], #4)

00013ec8 <table_set_short@@Base>:
   13ec8:	push	{lr}		; (str lr, [sp, #-4]!)
   13ecc:	sub	sp, sp, #20
   13ed0:	add	ip, sp, #16
   13ed4:	strh	r3, [ip, #-2]!
   13ed8:	mov	r3, #10
   13edc:	str	r3, [sp]
   13ee0:	mov	r3, ip
   13ee4:	bl	136c0 <table_set@@Base>
   13ee8:	add	sp, sp, #20
   13eec:	pop	{pc}		; (ldr pc, [sp], #4)

00013ef0 <table_set_ushort@@Base>:
   13ef0:	push	{lr}		; (str lr, [sp, #-4]!)
   13ef4:	sub	sp, sp, #20
   13ef8:	add	ip, sp, #16
   13efc:	strh	r3, [ip, #-2]!
   13f00:	mov	r3, #11
   13f04:	str	r3, [sp]
   13f08:	mov	r3, ip
   13f0c:	bl	136c0 <table_set@@Base>
   13f10:	add	sp, sp, #20
   13f14:	pop	{pc}		; (ldr pc, [sp], #4)

00013f18 <table_set_long@@Base>:
   13f18:	push	{lr}		; (str lr, [sp, #-4]!)
   13f1c:	sub	sp, sp, #20
   13f20:	add	ip, sp, #16
   13f24:	str	r3, [ip, #-4]!
   13f28:	mov	r3, #12
   13f2c:	str	r3, [sp]
   13f30:	mov	r3, ip
   13f34:	bl	136c0 <table_set@@Base>
   13f38:	add	sp, sp, #20
   13f3c:	pop	{pc}		; (ldr pc, [sp], #4)

00013f40 <table_set_ulong@@Base>:
   13f40:	push	{lr}		; (str lr, [sp, #-4]!)
   13f44:	sub	sp, sp, #20
   13f48:	add	ip, sp, #16
   13f4c:	str	r3, [ip, #-4]!
   13f50:	mov	r3, #13
   13f54:	str	r3, [sp]
   13f58:	mov	r3, ip
   13f5c:	bl	136c0 <table_set@@Base>
   13f60:	add	sp, sp, #20
   13f64:	pop	{pc}		; (ldr pc, [sp], #4)

00013f68 <table_set_llong@@Base>:
   13f68:	push	{lr}		; (str lr, [sp, #-4]!)
   13f6c:	sub	sp, sp, #12
   13f70:	mov	r3, #14
   13f74:	str	r3, [sp]
   13f78:	add	r3, sp, #16
   13f7c:	bl	136c0 <table_set@@Base>
   13f80:	add	sp, sp, #12
   13f84:	pop	{pc}		; (ldr pc, [sp], #4)

00013f88 <table_set_ullong@@Base>:
   13f88:	push	{lr}		; (str lr, [sp, #-4]!)
   13f8c:	sub	sp, sp, #12
   13f90:	mov	r3, #15
   13f94:	str	r3, [sp]
   13f98:	add	r3, sp, #16
   13f9c:	bl	136c0 <table_set@@Base>
   13fa0:	add	sp, sp, #12
   13fa4:	pop	{pc}		; (ldr pc, [sp], #4)

00013fa8 <table_set_float@@Base>:
   13fa8:	push	{lr}		; (str lr, [sp, #-4]!)
   13fac:	sub	sp, sp, #20
   13fb0:	add	r3, sp, #16
   13fb4:	vstmdb	r3!, {s0}
   13fb8:	mov	ip, #16
   13fbc:	str	ip, [sp]
   13fc0:	bl	136c0 <table_set@@Base>
   13fc4:	add	sp, sp, #20
   13fc8:	pop	{pc}		; (ldr pc, [sp], #4)

00013fcc <table_set_double@@Base>:
   13fcc:	push	{lr}		; (str lr, [sp, #-4]!)
   13fd0:	sub	sp, sp, #20
   13fd4:	add	r3, sp, #16
   13fd8:	vstmdb	r3!, {d0}
   13fdc:	mov	ip, #17
   13fe0:	str	ip, [sp]
   13fe4:	bl	136c0 <table_set@@Base>
   13fe8:	add	sp, sp, #20
   13fec:	pop	{pc}		; (ldr pc, [sp], #4)

00013ff0 <table_set_ldouble@@Base>:
   13ff0:	push	{lr}		; (str lr, [sp, #-4]!)
   13ff4:	sub	sp, sp, #20
   13ff8:	add	r3, sp, #16
   13ffc:	vstmdb	r3!, {d0}
   14000:	mov	ip, #18
   14004:	str	ip, [sp]
   14008:	bl	136c0 <table_set@@Base>
   1400c:	add	sp, sp, #20
   14010:	pop	{pc}		; (ldr pc, [sp], #4)

00014014 <table_set_string@@Base>:
   14014:	push	{lr}		; (str lr, [sp, #-4]!)
   14018:	sub	sp, sp, #12
   1401c:	mov	ip, #21
   14020:	str	ip, [sp]
   14024:	bl	136c0 <table_set@@Base>
   14028:	add	sp, sp, #12
   1402c:	pop	{pc}		; (ldr pc, [sp], #4)

00014030 <table_set_char@@Base>:
   14030:	push	{lr}		; (str lr, [sp, #-4]!)
   14034:	sub	sp, sp, #20
   14038:	add	ip, sp, #16
   1403c:	strb	r3, [ip, #-1]!
   14040:	mov	r3, #19
   14044:	str	r3, [sp]
   14048:	mov	r3, ip
   1404c:	bl	136c0 <table_set@@Base>
   14050:	add	sp, sp, #20
   14054:	pop	{pc}		; (ldr pc, [sp], #4)

00014058 <table_set_uchar@@Base>:
   14058:	push	{lr}		; (str lr, [sp, #-4]!)
   1405c:	sub	sp, sp, #20
   14060:	add	ip, sp, #16
   14064:	strb	r3, [ip, #-1]!
   14068:	mov	r3, #20
   1406c:	str	r3, [sp]
   14070:	mov	r3, ip
   14074:	bl	136c0 <table_set@@Base>
   14078:	add	sp, sp, #20
   1407c:	pop	{pc}		; (ldr pc, [sp], #4)

00014080 <table_set_ptr@@Base>:
   14080:	push	{lr}		; (str lr, [sp, #-4]!)
   14084:	sub	sp, sp, #12
   14088:	mov	ip, #23
   1408c:	str	ip, [sp]
   14090:	bl	136c0 <table_set@@Base>
   14094:	add	sp, sp, #12
   14098:	pop	{pc}		; (ldr pc, [sp], #4)

0001409c <table_cell_to_buffer@@Base>:
   1409c:	push	{r4, r5, r6, r7, lr}
   140a0:	sub	sp, sp, #12
   140a4:	mov	r6, r0
   140a8:	mov	r7, r1
   140ac:	mov	r4, r2
   140b0:	mov	r5, r3
   140b4:	mov	r1, r2
   140b8:	bl	12778 <table_get_column_data_type@@Base>
   140bc:	cmp	r0, #23
   140c0:	ldrls	pc, [pc, r0, lsl #2]
   140c4:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   140c8:	andeq	r4, r1, r8, lsr #2
   140cc:	andeq	r4, r1, r8, asr r1
   140d0:	andeq	r4, r1, r0, lsl #3
   140d4:	andeq	r4, r1, r8, lsr #3
   140d8:	ldrdeq	r4, [r1], -r0
   140dc:	strdeq	r4, [r1], -r8
   140e0:	andeq	r4, r1, r0, lsr #4
   140e4:	andeq	r4, r1, r8, asr #4
   140e8:	andeq	r4, r1, r0, ror r2
   140ec:	muleq	r1, r8, r2
   140f0:	andeq	r4, r1, r0, asr #5
   140f4:	andeq	r4, r1, r8, ror #5
   140f8:	andeq	r4, r1, r0, lsl r3
   140fc:	andeq	r4, r1, r8, lsr r3
   14100:	andeq	r4, r1, r0, ror #6
   14104:	andeq	r4, r1, r8, lsl #7
   14108:	ldrdeq	r4, [r1], -r8
   1410c:	andeq	r4, r1, r4, lsl #8
   14110:	andeq	r4, r1, ip, lsr #8
   14114:	andeq	r4, r1, ip, ror r4
   14118:	andeq	r4, r1, r4, lsr #9
   1411c:			; <UNDEFINED> instruction: 0x000143b0
   14120:	andeq	r4, r1, r4, asr r4
   14124:	andeq	r4, r1, ip, asr #9
   14128:	mov	r2, r4
   1412c:	mov	r1, r7
   14130:	mov	r0, r6
   14134:	bl	1330c <table_get_int@@Base>
   14138:	mov	r3, r0
   1413c:	ldr	r2, [pc, #944]	; 144f4 <table_cell_to_buffer@@Base+0x458>
   14140:	ldr	r1, [sp, #32]
   14144:	mov	r0, r5
   14148:	bl	11b88 <snprintf@plt>
   1414c:	mov	r0, #0
   14150:	add	sp, sp, #12
   14154:	pop	{r4, r5, r6, r7, pc}
   14158:	mov	r2, r4
   1415c:	mov	r1, r7
   14160:	mov	r0, r6
   14164:	bl	1331c <table_get_uint@@Base>
   14168:	mov	r3, r0
   1416c:	ldr	r2, [pc, #900]	; 144f8 <table_cell_to_buffer@@Base+0x45c>
   14170:	ldr	r1, [sp, #32]
   14174:	mov	r0, r5
   14178:	bl	11b88 <snprintf@plt>
   1417c:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   14180:	mov	r2, r4
   14184:	mov	r1, r7
   14188:	mov	r0, r6
   1418c:	bl	1332c <table_get_int8@@Base>
   14190:	mov	r3, r0
   14194:	ldr	r2, [pc, #856]	; 144f4 <table_cell_to_buffer@@Base+0x458>
   14198:	ldr	r1, [sp, #32]
   1419c:	mov	r0, r5
   141a0:	bl	11b88 <snprintf@plt>
   141a4:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   141a8:	mov	r2, r4
   141ac:	mov	r1, r7
   141b0:	mov	r0, r6
   141b4:	bl	1333c <table_get_uint8@@Base>
   141b8:	mov	r3, r0
   141bc:	ldr	r2, [pc, #820]	; 144f8 <table_cell_to_buffer@@Base+0x45c>
   141c0:	ldr	r1, [sp, #32]
   141c4:	mov	r0, r5
   141c8:	bl	11b88 <snprintf@plt>
   141cc:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   141d0:	mov	r2, r4
   141d4:	mov	r1, r7
   141d8:	mov	r0, r6
   141dc:	bl	1334c <table_get_int16@@Base>
   141e0:	mov	r3, r0
   141e4:	ldr	r2, [pc, #776]	; 144f4 <table_cell_to_buffer@@Base+0x458>
   141e8:	ldr	r1, [sp, #32]
   141ec:	mov	r0, r5
   141f0:	bl	11b88 <snprintf@plt>
   141f4:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   141f8:	mov	r2, r4
   141fc:	mov	r1, r7
   14200:	mov	r0, r6
   14204:	bl	1335c <table_get_uint16@@Base>
   14208:	mov	r3, r0
   1420c:	ldr	r2, [pc, #740]	; 144f8 <table_cell_to_buffer@@Base+0x45c>
   14210:	ldr	r1, [sp, #32]
   14214:	mov	r0, r5
   14218:	bl	11b88 <snprintf@plt>
   1421c:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   14220:	mov	r2, r4
   14224:	mov	r1, r7
   14228:	mov	r0, r6
   1422c:	bl	1336c <table_get_int32@@Base>
   14230:	mov	r3, r0
   14234:	ldr	r2, [pc, #696]	; 144f4 <table_cell_to_buffer@@Base+0x458>
   14238:	ldr	r1, [sp, #32]
   1423c:	mov	r0, r5
   14240:	bl	11b88 <snprintf@plt>
   14244:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   14248:	mov	r2, r4
   1424c:	mov	r1, r7
   14250:	mov	r0, r6
   14254:	bl	1337c <table_get_uint32@@Base>
   14258:	mov	r3, r0
   1425c:	ldr	r2, [pc, #660]	; 144f8 <table_cell_to_buffer@@Base+0x45c>
   14260:	ldr	r1, [sp, #32]
   14264:	mov	r0, r5
   14268:	bl	11b88 <snprintf@plt>
   1426c:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   14270:	mov	r2, r4
   14274:	mov	r1, r7
   14278:	mov	r0, r6
   1427c:	bl	1338c <table_get_int64@@Base>
   14280:	strd	r0, [sp]
   14284:	ldr	r2, [pc, #624]	; 144fc <table_cell_to_buffer@@Base+0x460>
   14288:	ldr	r1, [sp, #32]
   1428c:	mov	r0, r5
   14290:	bl	11b88 <snprintf@plt>
   14294:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   14298:	mov	r2, r4
   1429c:	mov	r1, r7
   142a0:	mov	r0, r6
   142a4:	bl	1339c <table_get_uint64@@Base>
   142a8:	strd	r0, [sp]
   142ac:	ldr	r2, [pc, #588]	; 14500 <table_cell_to_buffer@@Base+0x464>
   142b0:	ldr	r1, [sp, #32]
   142b4:	mov	r0, r5
   142b8:	bl	11b88 <snprintf@plt>
   142bc:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   142c0:	mov	r2, r4
   142c4:	mov	r1, r7
   142c8:	mov	r0, r6
   142cc:	bl	133ac <table_get_short@@Base>
   142d0:	mov	r3, r0
   142d4:	ldr	r2, [pc, #552]	; 14504 <table_cell_to_buffer@@Base+0x468>
   142d8:	ldr	r1, [sp, #32]
   142dc:	mov	r0, r5
   142e0:	bl	11b88 <snprintf@plt>
   142e4:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   142e8:	mov	r2, r4
   142ec:	mov	r1, r7
   142f0:	mov	r0, r6
   142f4:	bl	133bc <table_get_ushort@@Base>
   142f8:	mov	r3, r0
   142fc:	ldr	r2, [pc, #516]	; 14508 <table_cell_to_buffer@@Base+0x46c>
   14300:	ldr	r1, [sp, #32]
   14304:	mov	r0, r5
   14308:	bl	11b88 <snprintf@plt>
   1430c:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   14310:	mov	r2, r4
   14314:	mov	r1, r7
   14318:	mov	r0, r6
   1431c:	bl	133cc <table_get_long@@Base>
   14320:	mov	r3, r0
   14324:	ldr	r2, [pc, #480]	; 1450c <table_cell_to_buffer@@Base+0x470>
   14328:	ldr	r1, [sp, #32]
   1432c:	mov	r0, r5
   14330:	bl	11b88 <snprintf@plt>
   14334:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   14338:	mov	r2, r4
   1433c:	mov	r1, r7
   14340:	mov	r0, r6
   14344:	bl	133dc <table_get_ulong@@Base>
   14348:	mov	r3, r0
   1434c:	ldr	r2, [pc, #444]	; 14510 <table_cell_to_buffer@@Base+0x474>
   14350:	ldr	r1, [sp, #32]
   14354:	mov	r0, r5
   14358:	bl	11b88 <snprintf@plt>
   1435c:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   14360:	mov	r2, r4
   14364:	mov	r1, r7
   14368:	mov	r0, r6
   1436c:	bl	133ec <table_get_llong@@Base>
   14370:	strd	r0, [sp]
   14374:	ldr	r2, [pc, #384]	; 144fc <table_cell_to_buffer@@Base+0x460>
   14378:	ldr	r1, [sp, #32]
   1437c:	mov	r0, r5
   14380:	bl	11b88 <snprintf@plt>
   14384:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   14388:	mov	r2, r4
   1438c:	mov	r1, r7
   14390:	mov	r0, r6
   14394:	bl	133fc <table_get_ullong@@Base>
   14398:	strd	r0, [sp]
   1439c:	ldr	r2, [pc, #348]	; 14500 <table_cell_to_buffer@@Base+0x464>
   143a0:	ldr	r1, [sp, #32]
   143a4:	mov	r0, r5
   143a8:	bl	11b88 <snprintf@plt>
   143ac:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   143b0:	mov	r2, r4
   143b4:	mov	r1, r7
   143b8:	mov	r0, r6
   143bc:	bl	1345c <table_get_string@@Base>
   143c0:	mov	r3, r0
   143c4:	ldr	r2, [pc, #328]	; 14514 <table_cell_to_buffer@@Base+0x478>
   143c8:	ldr	r1, [sp, #32]
   143cc:	mov	r0, r5
   143d0:	bl	11b88 <snprintf@plt>
   143d4:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   143d8:	mov	r2, r4
   143dc:	mov	r1, r7
   143e0:	mov	r0, r6
   143e4:	bl	1340c <table_get_float@@Base>
   143e8:	vcvt.f64.f32	d0, s0
   143ec:	vstr	d0, [sp]
   143f0:	ldr	r2, [pc, #288]	; 14518 <table_cell_to_buffer@@Base+0x47c>
   143f4:	ldr	r1, [sp, #32]
   143f8:	mov	r0, r5
   143fc:	bl	11b88 <snprintf@plt>
   14400:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   14404:	mov	r2, r4
   14408:	mov	r1, r7
   1440c:	mov	r0, r6
   14410:	bl	1341c <table_get_double@@Base>
   14414:	vstr	d0, [sp]
   14418:	ldr	r2, [pc, #252]	; 1451c <table_cell_to_buffer@@Base+0x480>
   1441c:	ldr	r1, [sp, #32]
   14420:	mov	r0, r5
   14424:	bl	11b88 <snprintf@plt>
   14428:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   1442c:	mov	r2, r4
   14430:	mov	r1, r7
   14434:	mov	r0, r6
   14438:	bl	1342c <table_get_ldouble@@Base>
   1443c:	vstr	d0, [sp]
   14440:	ldr	r2, [pc, #216]	; 14520 <table_cell_to_buffer@@Base+0x484>
   14444:	ldr	r1, [sp, #32]
   14448:	mov	r0, r5
   1444c:	bl	11b88 <snprintf@plt>
   14450:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   14454:	mov	r2, r4
   14458:	mov	r1, r7
   1445c:	mov	r0, r6
   14460:	bl	132fc <table_get_bool@@Base>
   14464:	mov	r3, r0
   14468:	ldr	r2, [pc, #132]	; 144f4 <table_cell_to_buffer@@Base+0x458>
   1446c:	ldr	r1, [sp, #32]
   14470:	mov	r0, r5
   14474:	bl	11b88 <snprintf@plt>
   14478:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   1447c:	mov	r2, r4
   14480:	mov	r1, r7
   14484:	mov	r0, r6
   14488:	bl	1343c <table_get_char@@Base>
   1448c:	mov	r3, r0
   14490:	ldr	r2, [pc, #140]	; 14524 <table_cell_to_buffer@@Base+0x488>
   14494:	ldr	r1, [sp, #32]
   14498:	mov	r0, r5
   1449c:	bl	11b88 <snprintf@plt>
   144a0:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   144a4:	mov	r2, r4
   144a8:	mov	r1, r7
   144ac:	mov	r0, r6
   144b0:	bl	1344c <table_get_uchar@@Base>
   144b4:	mov	r3, r0
   144b8:	ldr	r2, [pc, #100]	; 14524 <table_cell_to_buffer@@Base+0x488>
   144bc:	ldr	r1, [sp, #32]
   144c0:	mov	r0, r5
   144c4:	bl	11b88 <snprintf@plt>
   144c8:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   144cc:	mov	r2, r4
   144d0:	mov	r1, r7
   144d4:	mov	r0, r6
   144d8:	bl	13468 <table_get_ptr@@Base>
   144dc:	mov	r3, r0
   144e0:	ldr	r2, [pc, #64]	; 14528 <table_cell_to_buffer@@Base+0x48c>
   144e4:	ldr	r1, [sp, #32]
   144e8:	mov	r0, r5
   144ec:	bl	11b88 <snprintf@plt>
   144f0:	b	1414c <table_cell_to_buffer@@Base+0xb0>
   144f4:	andeq	r4, r1, r0, ror #29
   144f8:	andeq	r4, r1, r4, ror #29
   144fc:	andeq	r4, r1, r8, ror #29
   14500:	strdeq	r4, [r1], -r0
   14504:	strdeq	r4, [r1], -r8
   14508:	strdeq	r4, [r1], -ip
   1450c:	andeq	r4, r1, r0, lsl #30
   14510:	andeq	r4, r1, r4, lsl #30
   14514:	andeq	r4, r1, r8, lsl #30
   14518:	andeq	r4, r1, ip, lsl #30
   1451c:	andeq	r4, r1, r0, lsl pc
   14520:	andeq	r4, r1, r4, lsl pc
   14524:	andeq	r4, r1, r8, lsl pc
   14528:	andeq	r4, r1, ip, lsl pc

0001452c <table_cell_from_buffer@@Base>:
   1452c:	push	{r4, r5, r6, r7, lr}
   14530:	sub	sp, sp, #268	; 0x10c
   14534:	mov	r6, r0
   14538:	mov	r7, r1
   1453c:	mov	r4, r2
   14540:	mov	r5, r3
   14544:	mov	r1, r2
   14548:	bl	12778 <table_get_column_data_type@@Base>
   1454c:	cmp	r0, #23
   14550:	ldrls	pc, [pc, r0, lsl #2]
   14554:	b	14b38 <table_cell_from_buffer@@Base+0x60c>
   14558:			; <UNDEFINED> instruction: 0x000145b8
   1455c:	strdeq	r4, [r1], -r0
   14560:	andeq	r4, r1, r8, lsr #12
   14564:	andeq	r4, r1, r0, ror #12
   14568:	muleq	r1, r8, r6
   1456c:	ldrdeq	r4, [r1], -r0
   14570:	andeq	r4, r1, r8, lsl #14
   14574:	andeq	r4, r1, r0, asr #14
   14578:	andeq	r4, r1, r8, ror r7
   1457c:			; <UNDEFINED> instruction: 0x000147b4
   14580:	strdeq	r4, [r1], -r0
   14584:	andeq	r4, r1, r8, lsr #16
   14588:	andeq	r4, r1, r0, ror #16
   1458c:	muleq	r1, r8, r8
   14590:	ldrdeq	r4, [r1], -r0
   14594:	andeq	r4, r1, ip, lsl #18
   14598:	andeq	r4, r1, r0, lsl #19
   1459c:			; <UNDEFINED> instruction: 0x000149b8
   145a0:	strdeq	r4, [r1], -r0
   145a4:	andeq	r4, r1, r4, lsl #21
   145a8:			; <UNDEFINED> instruction: 0x00014abc
   145ac:	andeq	r4, r1, r8, asr #18
   145b0:	andeq	r4, r1, r8, lsr #20
   145b4:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   145b8:	add	r2, sp, #8
   145bc:	ldr	r1, [pc, #1404]	; 14b40 <table_cell_from_buffer@@Base+0x614>
   145c0:	mov	r0, r5
   145c4:	bl	11b94 <__isoc99_sscanf@plt>
   145c8:	cmp	r0, #1
   145cc:	mvnne	r5, #0
   145d0:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   145d4:	ldr	r3, [sp, #8]
   145d8:	mov	r2, r4
   145dc:	mov	r1, r7
   145e0:	mov	r0, r6
   145e4:	bl	13d48 <table_set_int@@Base>
   145e8:	mov	r5, #0
   145ec:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   145f0:	add	r2, sp, #8
   145f4:	ldr	r1, [pc, #1352]	; 14b44 <table_cell_from_buffer@@Base+0x618>
   145f8:	mov	r0, r5
   145fc:	bl	11b94 <__isoc99_sscanf@plt>
   14600:	cmp	r0, #1
   14604:	mvnne	r5, #0
   14608:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   1460c:	ldr	r3, [sp, #8]
   14610:	mov	r2, r4
   14614:	mov	r1, r7
   14618:	mov	r0, r6
   1461c:	bl	13d70 <table_set_uint@@Base>
   14620:	mov	r5, #0
   14624:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14628:	add	r2, sp, #8
   1462c:	ldr	r1, [pc, #1300]	; 14b48 <table_cell_from_buffer@@Base+0x61c>
   14630:	mov	r0, r5
   14634:	bl	11b94 <__isoc99_sscanf@plt>
   14638:	cmp	r0, #1
   1463c:	mvnne	r5, #0
   14640:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14644:	ldrsb	r3, [sp, #8]
   14648:	mov	r2, r4
   1464c:	mov	r1, r7
   14650:	mov	r0, r6
   14654:	bl	13d98 <table_set_int8@@Base>
   14658:	mov	r5, #0
   1465c:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14660:	add	r2, sp, #8
   14664:	ldr	r1, [pc, #1248]	; 14b4c <table_cell_from_buffer@@Base+0x620>
   14668:	mov	r0, r5
   1466c:	bl	11b94 <__isoc99_sscanf@plt>
   14670:	cmp	r0, #1
   14674:	mvnne	r5, #0
   14678:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   1467c:	ldrb	r3, [sp, #8]
   14680:	mov	r2, r4
   14684:	mov	r1, r7
   14688:	mov	r0, r6
   1468c:	bl	13dc0 <table_set_uint8@@Base>
   14690:	mov	r5, #0
   14694:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14698:	add	r2, sp, #8
   1469c:	ldr	r1, [pc, #1196]	; 14b50 <table_cell_from_buffer@@Base+0x624>
   146a0:	mov	r0, r5
   146a4:	bl	11b94 <__isoc99_sscanf@plt>
   146a8:	cmp	r0, #1
   146ac:	mvnne	r5, #0
   146b0:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   146b4:	ldrsh	r3, [sp, #8]
   146b8:	mov	r2, r4
   146bc:	mov	r1, r7
   146c0:	mov	r0, r6
   146c4:	bl	13de8 <table_set_int16@@Base>
   146c8:	mov	r5, #0
   146cc:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   146d0:	add	r2, sp, #8
   146d4:	ldr	r1, [pc, #1144]	; 14b54 <table_cell_from_buffer@@Base+0x628>
   146d8:	mov	r0, r5
   146dc:	bl	11b94 <__isoc99_sscanf@plt>
   146e0:	cmp	r0, #1
   146e4:	mvnne	r5, #0
   146e8:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   146ec:	ldrh	r3, [sp, #8]
   146f0:	mov	r2, r4
   146f4:	mov	r1, r7
   146f8:	mov	r0, r6
   146fc:	bl	13e10 <table_set_uint16@@Base>
   14700:	mov	r5, #0
   14704:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14708:	add	r2, sp, #8
   1470c:	ldr	r1, [pc, #1068]	; 14b40 <table_cell_from_buffer@@Base+0x614>
   14710:	mov	r0, r5
   14714:	bl	11b94 <__isoc99_sscanf@plt>
   14718:	cmp	r0, #1
   1471c:	mvnne	r5, #0
   14720:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14724:	ldr	r3, [sp, #8]
   14728:	mov	r2, r4
   1472c:	mov	r1, r7
   14730:	mov	r0, r6
   14734:	bl	13e38 <table_set_int32@@Base>
   14738:	mov	r5, #0
   1473c:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14740:	add	r2, sp, #8
   14744:	ldr	r1, [pc, #1016]	; 14b44 <table_cell_from_buffer@@Base+0x618>
   14748:	mov	r0, r5
   1474c:	bl	11b94 <__isoc99_sscanf@plt>
   14750:	cmp	r0, #1
   14754:	mvnne	r5, #0
   14758:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   1475c:	ldr	r3, [sp, #8]
   14760:	mov	r2, r4
   14764:	mov	r1, r7
   14768:	mov	r0, r6
   1476c:	bl	13e60 <table_set_uint32@@Base>
   14770:	mov	r5, #0
   14774:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14778:	add	r2, sp, #8
   1477c:	ldr	r1, [pc, #980]	; 14b58 <table_cell_from_buffer@@Base+0x62c>
   14780:	mov	r0, r5
   14784:	bl	11b94 <__isoc99_sscanf@plt>
   14788:	cmp	r0, #1
   1478c:	mvnne	r5, #0
   14790:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14794:	ldrd	r2, [sp, #8]
   14798:	strd	r2, [sp]
   1479c:	mov	r2, r4
   147a0:	mov	r1, r7
   147a4:	mov	r0, r6
   147a8:	bl	13e88 <table_set_int64@@Base>
   147ac:	mov	r5, #0
   147b0:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   147b4:	add	r2, sp, #8
   147b8:	ldr	r1, [pc, #924]	; 14b5c <table_cell_from_buffer@@Base+0x630>
   147bc:	mov	r0, r5
   147c0:	bl	11b94 <__isoc99_sscanf@plt>
   147c4:	cmp	r0, #1
   147c8:	mvnne	r5, #0
   147cc:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   147d0:	ldrd	r2, [sp, #8]
   147d4:	strd	r2, [sp]
   147d8:	mov	r2, r4
   147dc:	mov	r1, r7
   147e0:	mov	r0, r6
   147e4:	bl	13ea8 <table_set_uint64@@Base>
   147e8:	mov	r5, #0
   147ec:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   147f0:	add	r2, sp, #8
   147f4:	ldr	r1, [pc, #852]	; 14b50 <table_cell_from_buffer@@Base+0x624>
   147f8:	mov	r0, r5
   147fc:	bl	11b94 <__isoc99_sscanf@plt>
   14800:	cmp	r0, #1
   14804:	mvnne	r5, #0
   14808:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   1480c:	ldrsh	r3, [sp, #8]
   14810:	mov	r2, r4
   14814:	mov	r1, r7
   14818:	mov	r0, r6
   1481c:	bl	13ec8 <table_set_short@@Base>
   14820:	mov	r5, #0
   14824:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14828:	add	r2, sp, #8
   1482c:	ldr	r1, [pc, #800]	; 14b54 <table_cell_from_buffer@@Base+0x628>
   14830:	mov	r0, r5
   14834:	bl	11b94 <__isoc99_sscanf@plt>
   14838:	cmp	r0, #1
   1483c:	mvnne	r5, #0
   14840:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14844:	ldrh	r3, [sp, #8]
   14848:	mov	r2, r4
   1484c:	mov	r1, r7
   14850:	mov	r0, r6
   14854:	bl	13ef0 <table_set_ushort@@Base>
   14858:	mov	r5, #0
   1485c:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14860:	add	r2, sp, #8
   14864:	ldr	r1, [pc, #756]	; 14b60 <table_cell_from_buffer@@Base+0x634>
   14868:	mov	r0, r5
   1486c:	bl	11b94 <__isoc99_sscanf@plt>
   14870:	cmp	r0, #1
   14874:	mvnne	r5, #0
   14878:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   1487c:	ldr	r3, [sp, #8]
   14880:	mov	r2, r4
   14884:	mov	r1, r7
   14888:	mov	r0, r6
   1488c:	bl	13f18 <table_set_long@@Base>
   14890:	mov	r5, #0
   14894:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14898:	add	r2, sp, #8
   1489c:	ldr	r1, [pc, #704]	; 14b64 <table_cell_from_buffer@@Base+0x638>
   148a0:	mov	r0, r5
   148a4:	bl	11b94 <__isoc99_sscanf@plt>
   148a8:	cmp	r0, #1
   148ac:	mvnne	r5, #0
   148b0:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   148b4:	ldr	r3, [sp, #8]
   148b8:	mov	r2, r4
   148bc:	mov	r1, r7
   148c0:	mov	r0, r6
   148c4:	bl	13f40 <table_set_ulong@@Base>
   148c8:	mov	r5, #0
   148cc:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   148d0:	add	r2, sp, #8
   148d4:	ldr	r1, [pc, #636]	; 14b58 <table_cell_from_buffer@@Base+0x62c>
   148d8:	mov	r0, r5
   148dc:	bl	11b94 <__isoc99_sscanf@plt>
   148e0:	cmp	r0, #1
   148e4:	mvnne	r5, #0
   148e8:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   148ec:	ldrd	r2, [sp, #8]
   148f0:	strd	r2, [sp]
   148f4:	mov	r2, r4
   148f8:	mov	r1, r7
   148fc:	mov	r0, r6
   14900:	bl	13f68 <table_set_llong@@Base>
   14904:	mov	r5, #0
   14908:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   1490c:	add	r2, sp, #8
   14910:	ldr	r1, [pc, #580]	; 14b5c <table_cell_from_buffer@@Base+0x630>
   14914:	mov	r0, r5
   14918:	bl	11b94 <__isoc99_sscanf@plt>
   1491c:	cmp	r0, #1
   14920:	mvnne	r5, #0
   14924:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14928:	ldrd	r2, [sp, #8]
   1492c:	strd	r2, [sp]
   14930:	mov	r2, r4
   14934:	mov	r1, r7
   14938:	mov	r0, r6
   1493c:	bl	13f88 <table_set_ullong@@Base>
   14940:	mov	r5, #0
   14944:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14948:	add	r2, sp, #8
   1494c:	ldr	r1, [pc, #532]	; 14b68 <table_cell_from_buffer@@Base+0x63c>
   14950:	mov	r0, r5
   14954:	bl	11b94 <__isoc99_sscanf@plt>
   14958:	cmp	r0, #1
   1495c:	mvnne	r5, #0
   14960:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14964:	add	r3, sp, #8
   14968:	mov	r2, r4
   1496c:	mov	r1, r7
   14970:	mov	r0, r6
   14974:	bl	14014 <table_set_string@@Base>
   14978:	mov	r5, #0
   1497c:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14980:	add	r2, sp, #8
   14984:	ldr	r1, [pc, #480]	; 14b6c <table_cell_from_buffer@@Base+0x640>
   14988:	mov	r0, r5
   1498c:	bl	11b94 <__isoc99_sscanf@plt>
   14990:	cmp	r0, #1
   14994:	mvnne	r5, #0
   14998:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   1499c:	vldr	s0, [sp, #8]
   149a0:	mov	r2, r4
   149a4:	mov	r1, r7
   149a8:	mov	r0, r6
   149ac:	bl	13fa8 <table_set_float@@Base>
   149b0:	mov	r5, #0
   149b4:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   149b8:	add	r2, sp, #8
   149bc:	ldr	r1, [pc, #428]	; 14b70 <table_cell_from_buffer@@Base+0x644>
   149c0:	mov	r0, r5
   149c4:	bl	11b94 <__isoc99_sscanf@plt>
   149c8:	cmp	r0, #1
   149cc:	mvnne	r5, #0
   149d0:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   149d4:	vldr	d0, [sp, #8]
   149d8:	mov	r2, r4
   149dc:	mov	r1, r7
   149e0:	mov	r0, r6
   149e4:	bl	13fcc <table_set_double@@Base>
   149e8:	mov	r5, #0
   149ec:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   149f0:	add	r2, sp, #8
   149f4:	ldr	r1, [pc, #376]	; 14b74 <table_cell_from_buffer@@Base+0x648>
   149f8:	mov	r0, r5
   149fc:	bl	11b94 <__isoc99_sscanf@plt>
   14a00:	cmp	r0, #1
   14a04:	mvnne	r5, #0
   14a08:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14a0c:	vldr	d0, [sp, #8]
   14a10:	mov	r2, r4
   14a14:	mov	r1, r7
   14a18:	mov	r0, r6
   14a1c:	bl	13ff0 <table_set_ldouble@@Base>
   14a20:	mov	r5, #0
   14a24:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14a28:	add	r2, sp, #8
   14a2c:	ldr	r1, [pc, #268]	; 14b40 <table_cell_from_buffer@@Base+0x614>
   14a30:	mov	r0, r5
   14a34:	bl	11b94 <__isoc99_sscanf@plt>
   14a38:	cmp	r0, #1
   14a3c:	mvnne	r5, #0
   14a40:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14a44:	ldr	r5, [sp, #8]
   14a48:	cmp	r5, #0
   14a4c:	beq	14a6c <table_cell_from_buffer@@Base+0x540>
   14a50:	mov	r3, #1
   14a54:	mov	r2, r4
   14a58:	mov	r1, r7
   14a5c:	mov	r0, r6
   14a60:	bl	13d20 <table_set_bool@@Base>
   14a64:	mov	r5, #0
   14a68:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14a6c:	mov	r3, #0
   14a70:	mov	r2, r4
   14a74:	mov	r1, r7
   14a78:	mov	r0, r6
   14a7c:	bl	13d20 <table_set_bool@@Base>
   14a80:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14a84:	add	r2, sp, #8
   14a88:	ldr	r1, [pc, #232]	; 14b78 <table_cell_from_buffer@@Base+0x64c>
   14a8c:	mov	r0, r5
   14a90:	bl	11b94 <__isoc99_sscanf@plt>
   14a94:	cmp	r0, #1
   14a98:	mvnne	r5, #0
   14a9c:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14aa0:	ldrb	r3, [sp, #8]
   14aa4:	mov	r2, r4
   14aa8:	mov	r1, r7
   14aac:	mov	r0, r6
   14ab0:	bl	14030 <table_set_char@@Base>
   14ab4:	mov	r5, #0
   14ab8:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14abc:	add	r2, sp, #8
   14ac0:	ldr	r1, [pc, #176]	; 14b78 <table_cell_from_buffer@@Base+0x64c>
   14ac4:	mov	r0, r5
   14ac8:	bl	11b94 <__isoc99_sscanf@plt>
   14acc:	cmp	r0, #1
   14ad0:	mvnne	r5, #0
   14ad4:	bne	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14ad8:	ldrb	r3, [sp, #8]
   14adc:	mov	r2, r4
   14ae0:	mov	r1, r7
   14ae4:	mov	r0, r6
   14ae8:	bl	14058 <table_set_uchar@@Base>
   14aec:	mov	r5, #0
   14af0:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14af4:	add	r2, sp, #8
   14af8:	ldr	r1, [pc, #124]	; 14b7c <table_cell_from_buffer@@Base+0x650>
   14afc:	mov	r0, r5
   14b00:	bl	11b94 <__isoc99_sscanf@plt>
   14b04:	cmp	r0, #1
   14b08:	mvnne	r5, #0
   14b0c:	beq	14b1c <table_cell_from_buffer@@Base+0x5f0>
   14b10:	mov	r0, r5
   14b14:	add	sp, sp, #268	; 0x10c
   14b18:	pop	{r4, r5, r6, r7, pc}
   14b1c:	ldr	r3, [sp, #8]
   14b20:	mov	r2, r4
   14b24:	mov	r1, r7
   14b28:	mov	r0, r6
   14b2c:	bl	14080 <table_set_ptr@@Base>
   14b30:	mov	r5, #0
   14b34:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14b38:	mov	r5, #0
   14b3c:	b	14b10 <table_cell_from_buffer@@Base+0x5e4>
   14b40:	andeq	r4, r1, r0, ror #29
   14b44:	andeq	r4, r1, r4, ror #29
   14b48:	andeq	r4, r1, r0, lsr #30
   14b4c:	andeq	r4, r1, r8, lsr #30
   14b50:	strdeq	r4, [r1], -r8
   14b54:	strdeq	r4, [r1], -ip
   14b58:	andeq	r4, r1, r8, ror #29
   14b5c:	strdeq	r4, [r1], -r0
   14b60:	andeq	r4, r1, r0, lsl #30
   14b64:	andeq	r4, r1, r4, lsl #30
   14b68:	andeq	r4, r1, r8, lsl #30
   14b6c:	andeq	r4, r1, ip, lsl #30
   14b70:	andeq	r4, r1, r0, lsl pc
   14b74:	andeq	r4, r1, r4, lsl pc
   14b78:	andeq	r4, r1, r8, lsl pc
   14b7c:	andeq	r4, r1, ip, lsl pc

00014b80 <table_get_cell_ptr@@Base>:
   14b80:	push	{r4, lr}
   14b84:	mov	r4, r2
   14b88:	bl	136a4 <table_get_row_ptr@@Base>
   14b8c:	ldr	r0, [r0]
   14b90:	add	r0, r0, r4, lsl #2
   14b94:	pop	{r4, pc}

00014b98 <table_cell_init@@Base>:
   14b98:	push	{r4, lr}
   14b9c:	bl	14b80 <table_get_cell_ptr@@Base>
   14ba0:	mov	r3, #0
   14ba4:	str	r3, [r0]
   14ba8:	pop	{r4, pc}

00014bac <table_cell_destroy@@Base>:
   14bac:	push	{r4, r5, r6, lr}
   14bb0:	mov	r5, r0
   14bb4:	mov	r6, r1
   14bb8:	mov	r4, r2
   14bbc:	mov	r1, r2
   14bc0:	bl	12778 <table_get_column_data_type@@Base>
   14bc4:	cmp	r0, #23
   14bc8:	popeq	{r4, r5, r6, pc}
   14bcc:	mov	r2, r4
   14bd0:	mov	r1, r6
   14bd4:	mov	r0, r5
   14bd8:	bl	14b80 <table_get_cell_ptr@@Base>
   14bdc:	ldr	r0, [r0]
   14be0:	cmp	r0, #0
   14be4:	popeq	{r4, r5, r6, pc}
   14be8:	bl	11b1c <free@plt>
   14bec:	pop	{r4, r5, r6, pc}

00014bf0 <table_cell_nullify@@Base>:
   14bf0:	push	{r4, lr}
   14bf4:	bl	14b80 <table_get_cell_ptr@@Base>
   14bf8:	mov	r4, r0
   14bfc:	ldr	r0, [r0]
   14c00:	cmp	r0, #0
   14c04:	beq	14c14 <table_cell_nullify@@Base+0x24>
   14c08:	bl	11b1c <free@plt>
   14c0c:	mov	r3, #0
   14c10:	str	r3, [r4]
   14c14:	mov	r0, #0
   14c18:	pop	{r4, pc}
   14c1c:	subs	r2, r1, #1
   14c20:	bxeq	lr
   14c24:	bcc	14dfc <table_cell_nullify@@Base+0x20c>
   14c28:	cmp	r0, r1
   14c2c:	bls	14de0 <table_cell_nullify@@Base+0x1f0>
   14c30:	tst	r1, r2
   14c34:	beq	14dec <table_cell_nullify@@Base+0x1fc>
   14c38:	clz	r3, r0
   14c3c:	clz	r2, r1
   14c40:	sub	r3, r2, r3
   14c44:	rsbs	r3, r3, #31
   14c48:	addne	r3, r3, r3, lsl #1
   14c4c:	mov	r2, #0
   14c50:	addne	pc, pc, r3, lsl #2
   14c54:	nop			; (mov r0, r0)
   14c58:	cmp	r0, r1, lsl #31
   14c5c:	adc	r2, r2, r2
   14c60:	subcs	r0, r0, r1, lsl #31
   14c64:	cmp	r0, r1, lsl #30
   14c68:	adc	r2, r2, r2
   14c6c:	subcs	r0, r0, r1, lsl #30
   14c70:	cmp	r0, r1, lsl #29
   14c74:	adc	r2, r2, r2
   14c78:	subcs	r0, r0, r1, lsl #29
   14c7c:	cmp	r0, r1, lsl #28
   14c80:	adc	r2, r2, r2
   14c84:	subcs	r0, r0, r1, lsl #28
   14c88:	cmp	r0, r1, lsl #27
   14c8c:	adc	r2, r2, r2
   14c90:	subcs	r0, r0, r1, lsl #27
   14c94:	cmp	r0, r1, lsl #26
   14c98:	adc	r2, r2, r2
   14c9c:	subcs	r0, r0, r1, lsl #26
   14ca0:	cmp	r0, r1, lsl #25
   14ca4:	adc	r2, r2, r2
   14ca8:	subcs	r0, r0, r1, lsl #25
   14cac:	cmp	r0, r1, lsl #24
   14cb0:	adc	r2, r2, r2
   14cb4:	subcs	r0, r0, r1, lsl #24
   14cb8:	cmp	r0, r1, lsl #23
   14cbc:	adc	r2, r2, r2
   14cc0:	subcs	r0, r0, r1, lsl #23
   14cc4:	cmp	r0, r1, lsl #22
   14cc8:	adc	r2, r2, r2
   14ccc:	subcs	r0, r0, r1, lsl #22
   14cd0:	cmp	r0, r1, lsl #21
   14cd4:	adc	r2, r2, r2
   14cd8:	subcs	r0, r0, r1, lsl #21
   14cdc:	cmp	r0, r1, lsl #20
   14ce0:	adc	r2, r2, r2
   14ce4:	subcs	r0, r0, r1, lsl #20
   14ce8:	cmp	r0, r1, lsl #19
   14cec:	adc	r2, r2, r2
   14cf0:	subcs	r0, r0, r1, lsl #19
   14cf4:	cmp	r0, r1, lsl #18
   14cf8:	adc	r2, r2, r2
   14cfc:	subcs	r0, r0, r1, lsl #18
   14d00:	cmp	r0, r1, lsl #17
   14d04:	adc	r2, r2, r2
   14d08:	subcs	r0, r0, r1, lsl #17
   14d0c:	cmp	r0, r1, lsl #16
   14d10:	adc	r2, r2, r2
   14d14:	subcs	r0, r0, r1, lsl #16
   14d18:	cmp	r0, r1, lsl #15
   14d1c:	adc	r2, r2, r2
   14d20:	subcs	r0, r0, r1, lsl #15
   14d24:	cmp	r0, r1, lsl #14
   14d28:	adc	r2, r2, r2
   14d2c:	subcs	r0, r0, r1, lsl #14
   14d30:	cmp	r0, r1, lsl #13
   14d34:	adc	r2, r2, r2
   14d38:	subcs	r0, r0, r1, lsl #13
   14d3c:	cmp	r0, r1, lsl #12
   14d40:	adc	r2, r2, r2
   14d44:	subcs	r0, r0, r1, lsl #12
   14d48:	cmp	r0, r1, lsl #11
   14d4c:	adc	r2, r2, r2
   14d50:	subcs	r0, r0, r1, lsl #11
   14d54:	cmp	r0, r1, lsl #10
   14d58:	adc	r2, r2, r2
   14d5c:	subcs	r0, r0, r1, lsl #10
   14d60:	cmp	r0, r1, lsl #9
   14d64:	adc	r2, r2, r2
   14d68:	subcs	r0, r0, r1, lsl #9
   14d6c:	cmp	r0, r1, lsl #8
   14d70:	adc	r2, r2, r2
   14d74:	subcs	r0, r0, r1, lsl #8
   14d78:	cmp	r0, r1, lsl #7
   14d7c:	adc	r2, r2, r2
   14d80:	subcs	r0, r0, r1, lsl #7
   14d84:	cmp	r0, r1, lsl #6
   14d88:	adc	r2, r2, r2
   14d8c:	subcs	r0, r0, r1, lsl #6
   14d90:	cmp	r0, r1, lsl #5
   14d94:	adc	r2, r2, r2
   14d98:	subcs	r0, r0, r1, lsl #5
   14d9c:	cmp	r0, r1, lsl #4
   14da0:	adc	r2, r2, r2
   14da4:	subcs	r0, r0, r1, lsl #4
   14da8:	cmp	r0, r1, lsl #3
   14dac:	adc	r2, r2, r2
   14db0:	subcs	r0, r0, r1, lsl #3
   14db4:	cmp	r0, r1, lsl #2
   14db8:	adc	r2, r2, r2
   14dbc:	subcs	r0, r0, r1, lsl #2
   14dc0:	cmp	r0, r1, lsl #1
   14dc4:	adc	r2, r2, r2
   14dc8:	subcs	r0, r0, r1, lsl #1
   14dcc:	cmp	r0, r1
   14dd0:	adc	r2, r2, r2
   14dd4:	subcs	r0, r0, r1
   14dd8:	mov	r0, r2
   14ddc:	bx	lr
   14de0:	moveq	r0, #1
   14de4:	movne	r0, #0
   14de8:	bx	lr
   14dec:	clz	r2, r1
   14df0:	rsb	r2, r2, #31
   14df4:	lsr	r0, r0, r2
   14df8:	bx	lr
   14dfc:	cmp	r0, #0
   14e00:	mvnne	r0, #0
   14e04:	b	14e28 <table_cell_nullify@@Base+0x238>
   14e08:	cmp	r1, #0
   14e0c:	beq	14dfc <table_cell_nullify@@Base+0x20c>
   14e10:	push	{r0, r1, lr}
   14e14:	bl	14c1c <table_cell_nullify@@Base+0x2c>
   14e18:	pop	{r1, r2, lr}
   14e1c:	mul	r3, r2, r0
   14e20:	sub	r1, r1, r3
   14e24:	bx	lr
   14e28:	push	{r1, lr}
   14e2c:	mov	r0, #8
   14e30:	bl	11af8 <raise@plt>
   14e34:	pop	{r1, pc}

00014e38 <__libc_csu_init@@Base>:
   14e38:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14e3c:	mov	r7, r0
   14e40:	ldr	r6, [pc, #72]	; 14e90 <__libc_csu_init@@Base+0x58>
   14e44:	ldr	r5, [pc, #72]	; 14e94 <__libc_csu_init@@Base+0x5c>
   14e48:	add	r6, pc, r6
   14e4c:	add	r5, pc, r5
   14e50:	sub	r6, r6, r5
   14e54:	mov	r8, r1
   14e58:	mov	r9, r2
   14e5c:	bl	11ad8 <raise@plt-0x20>
   14e60:	asrs	r6, r6, #2
   14e64:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14e68:	mov	r4, #0
   14e6c:	add	r4, r4, #1
   14e70:	ldr	r3, [r5], #4
   14e74:	mov	r2, r9
   14e78:	mov	r1, r8
   14e7c:	mov	r0, r7
   14e80:	blx	r3
   14e84:	cmp	r6, r4
   14e88:	bne	14e6c <__libc_csu_init@@Base+0x34>
   14e8c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14e90:	andeq	r1, r1, r0, asr #1
   14e94:	strheq	r1, [r1], -r8

00014e98 <__libc_csu_fini@@Base>:
   14e98:	bx	lr

Disassembly of section .fini:

00014e9c <.fini>:
   14e9c:	push	{r3, lr}
   14ea0:	pop	{r3, pc}
