Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Oct 19 01:50:51 2021
| Host         : LAPTOP-97HEA2HM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab4_2_timing_summary_routed.rpt -pb lab4_2_timing_summary_routed.pb -rpx lab4_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  6           
TIMING-20  Warning           Non-clocked latch              26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (74)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (74)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk_div16/num_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: machine_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: machine_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: value_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: value_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: value_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: value_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.297        0.000                      0                  165        0.194        0.000                      0                  165        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.297        0.000                      0                  126        0.194        0.000                      0                  126        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.328        0.000                      0                   39        0.428        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 clk_01second/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_01second/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 1.014ns (24.599%)  route 3.108ns (75.401%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.081    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  clk_01second/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  clk_01second/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.277    clk_01second/cnt[20]
    SLICE_X57Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.401 f  clk_01second/clock_i_5/O
                         net (fo=1, routed)           0.401     6.802    clk_01second/clock_i_5_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.926 f  clk_01second/clock_i_4/O
                         net (fo=2, routed)           0.418     7.344    clk_01second/clock_i_4_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.468 f  clk_01second/cnt[26]_i_5/O
                         net (fo=1, routed)           0.573     8.041    clk_01second/cnt[26]_i_5_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  clk_01second/cnt[26]_i_1/O
                         net (fo=26, routed)          1.039     9.203    clk_01second/clock
    SLICE_X56Y33         FDRE                                         r  clk_01second/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.446    14.787    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  clk_01second/cnt_reg[25]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X56Y33         FDRE (Setup_fdre_C_R)       -0.524    14.501    clk_01second/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 clk_01second/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_01second/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 1.014ns (24.599%)  route 3.108ns (75.401%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.081    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  clk_01second/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  clk_01second/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.277    clk_01second/cnt[20]
    SLICE_X57Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.401 f  clk_01second/clock_i_5/O
                         net (fo=1, routed)           0.401     6.802    clk_01second/clock_i_5_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.926 f  clk_01second/clock_i_4/O
                         net (fo=2, routed)           0.418     7.344    clk_01second/clock_i_4_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.468 f  clk_01second/cnt[26]_i_5/O
                         net (fo=1, routed)           0.573     8.041    clk_01second/cnt[26]_i_5_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  clk_01second/cnt[26]_i_1/O
                         net (fo=26, routed)          1.039     9.203    clk_01second/clock
    SLICE_X56Y33         FDRE                                         r  clk_01second/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.446    14.787    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  clk_01second/cnt_reg[26]/C
                         clock pessimism              0.273    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X56Y33         FDRE (Setup_fdre_C_R)       -0.524    14.501    clk_01second/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 clk_01second/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_01second/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 1.014ns (25.453%)  route 2.970ns (74.547%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.081    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  clk_01second/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  clk_01second/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.277    clk_01second/cnt[20]
    SLICE_X57Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.401 f  clk_01second/clock_i_5/O
                         net (fo=1, routed)           0.401     6.802    clk_01second/clock_i_5_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.926 f  clk_01second/clock_i_4/O
                         net (fo=2, routed)           0.418     7.344    clk_01second/clock_i_4_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.468 f  clk_01second/cnt[26]_i_5/O
                         net (fo=1, routed)           0.573     8.041    clk_01second/cnt[26]_i_5_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  clk_01second/cnt[26]_i_1/O
                         net (fo=26, routed)          0.900     9.065    clk_01second/clock
    SLICE_X56Y32         FDRE                                         r  clk_01second/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.445    14.786    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y32         FDRE                                         r  clk_01second/cnt_reg[21]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    clk_01second/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 clk_01second/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_01second/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 1.014ns (25.453%)  route 2.970ns (74.547%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.081    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  clk_01second/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  clk_01second/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.277    clk_01second/cnt[20]
    SLICE_X57Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.401 f  clk_01second/clock_i_5/O
                         net (fo=1, routed)           0.401     6.802    clk_01second/clock_i_5_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.926 f  clk_01second/clock_i_4/O
                         net (fo=2, routed)           0.418     7.344    clk_01second/clock_i_4_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.468 f  clk_01second/cnt[26]_i_5/O
                         net (fo=1, routed)           0.573     8.041    clk_01second/cnt[26]_i_5_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  clk_01second/cnt[26]_i_1/O
                         net (fo=26, routed)          0.900     9.065    clk_01second/clock
    SLICE_X56Y32         FDRE                                         r  clk_01second/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.445    14.786    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y32         FDRE                                         r  clk_01second/cnt_reg[22]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    clk_01second/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 clk_01second/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_01second/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 1.014ns (25.453%)  route 2.970ns (74.547%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.081    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  clk_01second/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  clk_01second/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.277    clk_01second/cnt[20]
    SLICE_X57Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.401 f  clk_01second/clock_i_5/O
                         net (fo=1, routed)           0.401     6.802    clk_01second/clock_i_5_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.926 f  clk_01second/clock_i_4/O
                         net (fo=2, routed)           0.418     7.344    clk_01second/clock_i_4_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.468 f  clk_01second/cnt[26]_i_5/O
                         net (fo=1, routed)           0.573     8.041    clk_01second/cnt[26]_i_5_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  clk_01second/cnt[26]_i_1/O
                         net (fo=26, routed)          0.900     9.065    clk_01second/clock
    SLICE_X56Y32         FDRE                                         r  clk_01second/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.445    14.786    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y32         FDRE                                         r  clk_01second/cnt_reg[23]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    clk_01second/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 clk_01second/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_01second/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 1.014ns (25.453%)  route 2.970ns (74.547%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.081    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  clk_01second/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  clk_01second/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.277    clk_01second/cnt[20]
    SLICE_X57Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.401 f  clk_01second/clock_i_5/O
                         net (fo=1, routed)           0.401     6.802    clk_01second/clock_i_5_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.926 f  clk_01second/clock_i_4/O
                         net (fo=2, routed)           0.418     7.344    clk_01second/clock_i_4_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.468 f  clk_01second/cnt[26]_i_5/O
                         net (fo=1, routed)           0.573     8.041    clk_01second/cnt[26]_i_5_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  clk_01second/cnt[26]_i_1/O
                         net (fo=26, routed)          0.900     9.065    clk_01second/clock
    SLICE_X56Y32         FDRE                                         r  clk_01second/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.445    14.786    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y32         FDRE                                         r  clk_01second/cnt_reg[24]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X56Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    clk_01second/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 clk_01second/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_01second/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.014ns (26.437%)  route 2.821ns (73.563%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.081    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  clk_01second/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  clk_01second/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.277    clk_01second/cnt[20]
    SLICE_X57Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.401 f  clk_01second/clock_i_5/O
                         net (fo=1, routed)           0.401     6.802    clk_01second/clock_i_5_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.926 f  clk_01second/clock_i_4/O
                         net (fo=2, routed)           0.418     7.344    clk_01second/clock_i_4_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.468 f  clk_01second/cnt[26]_i_5/O
                         net (fo=1, routed)           0.573     8.041    clk_01second/cnt[26]_i_5_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  clk_01second/cnt[26]_i_1/O
                         net (fo=26, routed)          0.752     8.917    clk_01second/clock
    SLICE_X56Y31         FDRE                                         r  clk_01second/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.443    14.784    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  clk_01second/cnt_reg[17]/C
                         clock pessimism              0.297    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X56Y31         FDRE (Setup_fdre_C_R)       -0.524    14.522    clk_01second/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 clk_01second/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_01second/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.014ns (26.437%)  route 2.821ns (73.563%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.081    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  clk_01second/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  clk_01second/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.277    clk_01second/cnt[20]
    SLICE_X57Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.401 f  clk_01second/clock_i_5/O
                         net (fo=1, routed)           0.401     6.802    clk_01second/clock_i_5_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.926 f  clk_01second/clock_i_4/O
                         net (fo=2, routed)           0.418     7.344    clk_01second/clock_i_4_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.468 f  clk_01second/cnt[26]_i_5/O
                         net (fo=1, routed)           0.573     8.041    clk_01second/cnt[26]_i_5_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  clk_01second/cnt[26]_i_1/O
                         net (fo=26, routed)          0.752     8.917    clk_01second/clock
    SLICE_X56Y31         FDRE                                         r  clk_01second/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.443    14.784    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  clk_01second/cnt_reg[18]/C
                         clock pessimism              0.297    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X56Y31         FDRE (Setup_fdre_C_R)       -0.524    14.522    clk_01second/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 clk_01second/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_01second/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.014ns (26.437%)  route 2.821ns (73.563%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.081    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  clk_01second/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  clk_01second/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.277    clk_01second/cnt[20]
    SLICE_X57Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.401 f  clk_01second/clock_i_5/O
                         net (fo=1, routed)           0.401     6.802    clk_01second/clock_i_5_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.926 f  clk_01second/clock_i_4/O
                         net (fo=2, routed)           0.418     7.344    clk_01second/clock_i_4_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.468 f  clk_01second/cnt[26]_i_5/O
                         net (fo=1, routed)           0.573     8.041    clk_01second/cnt[26]_i_5_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  clk_01second/cnt[26]_i_1/O
                         net (fo=26, routed)          0.752     8.917    clk_01second/clock
    SLICE_X56Y31         FDRE                                         r  clk_01second/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.443    14.784    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  clk_01second/cnt_reg[19]/C
                         clock pessimism              0.297    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X56Y31         FDRE (Setup_fdre_C_R)       -0.524    14.522    clk_01second/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 clk_01second/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_01second/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.014ns (26.437%)  route 2.821ns (73.563%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.081    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  clk_01second/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.518     5.599 f  clk_01second/cnt_reg[20]/Q
                         net (fo=2, routed)           0.677     6.277    clk_01second/cnt[20]
    SLICE_X57Y31         LUT4 (Prop_lut4_I3_O)        0.124     6.401 f  clk_01second/clock_i_5/O
                         net (fo=1, routed)           0.401     6.802    clk_01second/clock_i_5_n_0
    SLICE_X57Y30         LUT5 (Prop_lut5_I4_O)        0.124     6.926 f  clk_01second/clock_i_4/O
                         net (fo=2, routed)           0.418     7.344    clk_01second/clock_i_4_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.468 f  clk_01second/cnt[26]_i_5/O
                         net (fo=1, routed)           0.573     8.041    clk_01second/cnt[26]_i_5_n_0
    SLICE_X57Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.165 r  clk_01second/cnt[26]_i_1/O
                         net (fo=26, routed)          0.752     8.917    clk_01second/clock
    SLICE_X56Y31         FDRE                                         r  clk_01second/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.443    14.784    clk_01second/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  clk_01second/cnt_reg[20]/C
                         clock pessimism              0.297    15.081    
                         clock uncertainty           -0.035    15.046    
    SLICE_X56Y31         FDRE (Setup_fdre_C_R)       -0.524    14.522    clk_01second/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  5.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 debounce_rst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_rst/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.234%)  route 0.124ns (46.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.467    debounce_rst/CLK
    SLICE_X58Y22         FDRE                                         r  debounce_rst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  debounce_rst/shift_reg_reg[2]/Q
                         net (fo=3, routed)           0.124     1.732    debounce_rst/shift_reg[2]
    SLICE_X58Y22         FDRE                                         r  debounce_rst/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.851     1.978    debounce_rst/CLK
    SLICE_X58Y22         FDRE                                         r  debounce_rst/shift_reg_reg[3]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.071     1.538    debounce_rst/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 debounce_enter/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            onpulse_enter/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.325%)  route 0.151ns (44.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.555     1.438    debounce_enter/CLK
    SLICE_X57Y24         FDRE                                         r  debounce_enter/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  debounce_enter/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     1.730    debounce_enter/shift_reg[1]
    SLICE_X56Y24         LUT4 (Prop_lut4_I3_O)        0.046     1.776 r  debounce_enter/pb_debounced/O
                         net (fo=1, routed)           0.000     1.776    onpulse_enter/de_enter
    SLICE_X56Y24         FDRE                                         r  onpulse_enter/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    onpulse_enter/CLK
    SLICE_X56Y24         FDRE                                         r  onpulse_enter/pb_debounced_delay_reg/C
                         clock pessimism             -0.497     1.451    
    SLICE_X56Y24         FDRE (Hold_fdre_C_D)         0.131     1.582    onpulse_enter/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 debounce_dir/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            onpulse_dir/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.325%)  route 0.151ns (44.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    debounce_dir/CLK
    SLICE_X55Y24         FDRE                                         r  debounce_dir/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  debounce_dir/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     1.728    debounce_dir/shift_reg[1]
    SLICE_X54Y24         LUT4 (Prop_lut4_I3_O)        0.046     1.774 r  debounce_dir/pb_debounced/O
                         net (fo=1, routed)           0.000     1.774    onpulse_dir/de_dir
    SLICE_X54Y24         FDRE                                         r  onpulse_dir/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    onpulse_dir/CLK
    SLICE_X54Y24         FDRE                                         r  onpulse_dir/pb_debounced_delay_reg/C
                         clock pessimism             -0.499     1.449    
    SLICE_X54Y24         FDRE (Hold_fdre_C_D)         0.131     1.580    onpulse_dir/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 debounce_enter/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            onpulse_enter/pb_1pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.555     1.438    debounce_enter/CLK
    SLICE_X57Y24         FDRE                                         r  debounce_enter/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  debounce_enter/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     1.730    debounce_enter/shift_reg[1]
    SLICE_X56Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.775 r  debounce_enter/pb_1pulse_i_1__0/O
                         net (fo=1, routed)           0.000     1.775    onpulse_enter/pb_1pulse_reg_0
    SLICE_X56Y24         FDRE                                         r  onpulse_enter/pb_1pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    onpulse_enter/CLK
    SLICE_X56Y24         FDRE                                         r  onpulse_enter/pb_1pulse_reg/C
                         clock pessimism             -0.497     1.451    
    SLICE_X56Y24         FDRE (Hold_fdre_C_D)         0.120     1.571    onpulse_enter/pb_1pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 debounce_dir/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            onpulse_dir/pb_1pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.553     1.436    debounce_dir/CLK
    SLICE_X55Y24         FDRE                                         r  debounce_dir/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  debounce_dir/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.151     1.728    debounce_dir/shift_reg[1]
    SLICE_X54Y24         LUT5 (Prop_lut5_I0_O)        0.045     1.773 r  debounce_dir/pb_1pulse_i_1__1/O
                         net (fo=1, routed)           0.000     1.773    onpulse_dir/pb_1pulse_reg_0
    SLICE_X54Y24         FDRE                                         r  onpulse_dir/pb_1pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.821     1.948    onpulse_dir/CLK
    SLICE_X54Y24         FDRE                                         r  onpulse_dir/pb_1pulse_reg/C
                         clock pessimism             -0.499     1.449    
    SLICE_X54Y24         FDRE (Hold_fdre_C_D)         0.120     1.569    onpulse_dir/pb_1pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 BCD0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.586ns (24.079%)  route 1.848ns (75.921%))
  Logic Levels:           0  
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.142ns
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.970     2.358    clk_01second/clk_IBUF
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.121     2.479 r  clk_01second/BCD1[3]_i_1/O
                         net (fo=16, routed)          0.605     3.084    clk_change
    SLICE_X60Y28         FDCE                                         r  BCD0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.586     3.670 r  BCD0_reg[2]/Q
                         net (fo=14, routed)          1.848     5.518    BCD0[2]
    SLICE_X64Y27         FDCE                                         r  mem0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.621     5.142    clk_IBUF_BUFG
    SLICE_X64Y27         FDCE                                         r  mem0_reg[2]/C
                         clock pessimism             -0.070     5.072    
    SLICE_X64Y27         FDCE (Hold_fdce_C_D)         0.232     5.304    mem0_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.304    
                         arrival time                           5.518    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 debounce_inputnum/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            onpulse_inputnum/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.658%)  route 0.157ns (45.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.582     1.465    debounce_inputnum/CLK
    SLICE_X58Y23         FDRE                                         r  debounce_inputnum/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  debounce_inputnum/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.157     1.763    debounce_inputnum/shift_reg[3]
    SLICE_X58Y23         LUT4 (Prop_lut4_I0_O)        0.048     1.811 r  debounce_inputnum/pb_debounced/O
                         net (fo=1, routed)           0.000     1.811    onpulse_inputnum/de_inputnum
    SLICE_X58Y23         FDRE                                         r  onpulse_inputnum/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.849     1.976    onpulse_inputnum/CLK
    SLICE_X58Y23         FDRE                                         r  onpulse_inputnum/pb_debounced_delay_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.107     1.572    onpulse_inputnum/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 debounce_inputnum/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_inputnum/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.912%)  route 0.188ns (57.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.582     1.465    debounce_inputnum/CLK
    SLICE_X59Y23         FDRE                                         r  debounce_inputnum/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  debounce_inputnum/shift_reg_reg[1]/Q
                         net (fo=3, routed)           0.188     1.794    debounce_inputnum/shift_reg[1]
    SLICE_X58Y23         FDRE                                         r  debounce_inputnum/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.849     1.976    debounce_inputnum/CLK
    SLICE_X58Y23         FDRE                                         r  debounce_inputnum/shift_reg_reg[2]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.066     1.544    debounce_inputnum/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounce_inputnum/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            onpulse_inputnum/pb_1pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.261%)  route 0.157ns (45.739%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.582     1.465    debounce_inputnum/CLK
    SLICE_X58Y23         FDRE                                         r  debounce_inputnum/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  debounce_inputnum/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.157     1.763    debounce_inputnum/shift_reg[3]
    SLICE_X58Y23         LUT5 (Prop_lut5_I3_O)        0.045     1.808 r  debounce_inputnum/pb_1pulse_i_1__2/O
                         net (fo=1, routed)           0.000     1.808    onpulse_inputnum/pb_1pulse_reg_0
    SLICE_X58Y23         FDRE                                         r  onpulse_inputnum/pb_1pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.849     1.976    onpulse_inputnum/CLK
    SLICE_X58Y23         FDRE                                         r  onpulse_inputnum/pb_1pulse_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.091     1.556    onpulse_inputnum/pb_1pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 debounce_rst/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_rst/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.467    debounce_rst/CLK
    SLICE_X58Y22         FDRE                                         r  debounce_rst/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  debounce_rst/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.183     1.791    debounce_rst/shift_reg[0]
    SLICE_X58Y22         FDRE                                         r  debounce_rst/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.851     1.978    debounce_rst/CLK
    SLICE_X58Y22         FDRE                                         r  debounce_rst/shift_reg_reg[1]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.070     1.537    debounce_rst/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   BCD0_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   BCD0_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   BCD0_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   BCD0_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   BCD1_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   BCD1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   BCD1_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   BCD1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   BCD2_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   BCD0_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   BCD0_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   BCD0_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   BCD0_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   BCD0_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   BCD0_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   BCD0_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   BCD0_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   BCD1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   BCD1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   BCD0_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   BCD0_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   BCD0_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   BCD0_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   BCD0_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   BCD0_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   BCD0_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   BCD0_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   BCD1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y25   BCD1_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD3_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 0.456ns (18.009%)  route 2.076ns (81.991%))
  Logic Levels:           0  
  Clock Path Skew:        -1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 13.203 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.620     5.141    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          2.076     7.673    pulse_rst
    SLICE_X62Y29         FDCE                                         f  BCD3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.970    12.358    clk_01second/clk_IBUF
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.121    12.479 r  clk_01second/BCD1[3]_i_1/O
                         net (fo=16, routed)          0.724    13.203    clk_change
    SLICE_X62Y29         FDCE                                         r  BCD3_reg[2]/C
                         clock pessimism              0.070    13.274    
                         clock uncertainty           -0.035    13.238    
    SLICE_X62Y29         FDCE (Recov_fdce_C_CLR)     -0.237    13.001    BCD3_reg[2]
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD3_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.456ns (18.040%)  route 2.072ns (81.960%))
  Logic Levels:           0  
  Clock Path Skew:        -1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 13.203 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.620     5.141    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          2.072     7.669    pulse_rst
    SLICE_X63Y29         FDCE                                         f  BCD3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.970    12.358    clk_01second/clk_IBUF
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.121    12.479 r  clk_01second/BCD1[3]_i_1/O
                         net (fo=16, routed)          0.724    13.203    clk_change
    SLICE_X63Y29         FDCE                                         r  BCD3_reg[0]/C
                         clock pessimism              0.070    13.274    
                         clock uncertainty           -0.035    13.238    
    SLICE_X63Y29         FDCE (Recov_fdce_C_CLR)     -0.237    13.001    BCD3_reg[0]
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD3_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.456ns (18.040%)  route 2.072ns (81.960%))
  Logic Levels:           0  
  Clock Path Skew:        -1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.203ns = ( 13.203 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.620     5.141    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          2.072     7.669    pulse_rst
    SLICE_X63Y29         FDPE                                         f  BCD3_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.970    12.358    clk_01second/clk_IBUF
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.121    12.479 r  clk_01second/BCD1[3]_i_1/O
                         net (fo=16, routed)          0.724    13.203    clk_change
    SLICE_X63Y29         FDPE                                         r  BCD3_reg[1]/C
                         clock pessimism              0.070    13.274    
                         clock uncertainty           -0.035    13.238    
    SLICE_X63Y29         FDPE (Recov_fdpe_C_PRE)     -0.191    13.047    BCD3_reg[1]
  -------------------------------------------------------------------
                         required time                         13.047    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  5.378    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD0_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.456ns (19.353%)  route 1.900ns (80.647%))
  Logic Levels:           0  
  Clock Path Skew:        -1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 13.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.620     5.141    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          1.900     7.497    pulse_rst
    SLICE_X60Y28         FDPE                                         f  BCD0_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.970    12.358    clk_01second/clk_IBUF
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.121    12.479 r  clk_01second/BCD1[3]_i_1/O
                         net (fo=16, routed)          0.605    13.084    clk_change
    SLICE_X60Y28         FDPE                                         r  BCD0_reg[1]/C
                         clock pessimism              0.070    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X60Y28         FDPE (Recov_fdpe_C_PRE)     -0.193    12.926    BCD0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD1_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.456ns (19.353%)  route 1.900ns (80.647%))
  Logic Levels:           0  
  Clock Path Skew:        -1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 13.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.620     5.141    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          1.900     7.497    pulse_rst
    SLICE_X60Y28         FDPE                                         f  BCD1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.970    12.358    clk_01second/clk_IBUF
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.121    12.479 r  clk_01second/BCD1[3]_i_1/O
                         net (fo=16, routed)          0.605    13.084    clk_change
    SLICE_X60Y28         FDPE                                         r  BCD1_reg[1]/C
                         clock pessimism              0.070    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X60Y28         FDPE (Recov_fdpe_C_PRE)     -0.193    12.926    BCD1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.926    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD0_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.456ns (19.353%)  route 1.900ns (80.647%))
  Logic Levels:           0  
  Clock Path Skew:        -1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 13.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.620     5.141    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          1.900     7.497    pulse_rst
    SLICE_X60Y28         FDCE                                         f  BCD0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.970    12.358    clk_01second/clk_IBUF
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.121    12.479 r  clk_01second/BCD1[3]_i_1/O
                         net (fo=16, routed)          0.605    13.084    clk_change
    SLICE_X60Y28         FDCE                                         r  BCD0_reg[0]/C
                         clock pessimism              0.070    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.151    12.968    BCD0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD0_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.456ns (19.353%)  route 1.900ns (80.647%))
  Logic Levels:           0  
  Clock Path Skew:        -1.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.084ns = ( 13.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.620     5.141    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          1.900     7.497    pulse_rst
    SLICE_X60Y28         FDCE                                         f  BCD0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.970    12.358    clk_01second/clk_IBUF
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.121    12.479 r  clk_01second/BCD1[3]_i_1/O
                         net (fo=16, routed)          0.605    13.084    clk_change
    SLICE_X60Y28         FDCE                                         r  BCD0_reg[2]/C
                         clock pessimism              0.070    13.154    
                         clock uncertainty           -0.035    13.119    
    SLICE_X60Y28         FDCE (Recov_fdce_C_CLR)     -0.151    12.968    BCD0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.968    
                         arrival time                          -7.497    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.456ns (20.561%)  route 1.762ns (79.439%))
  Logic Levels:           0  
  Clock Path Skew:        -1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 13.076 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.620     5.141    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          1.762     7.359    pulse_rst
    SLICE_X61Y27         FDCE                                         f  BCD2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.970    12.358    clk_01second/clk_IBUF
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.121    12.479 r  clk_01second/BCD1[3]_i_1/O
                         net (fo=16, routed)          0.597    13.076    clk_change
    SLICE_X61Y27         FDCE                                         r  BCD2_reg[0]/C
                         clock pessimism              0.070    13.147    
                         clock uncertainty           -0.035    13.111    
    SLICE_X61Y27         FDCE (Recov_fdce_C_CLR)     -0.237    12.874    BCD2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD2_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.456ns (20.561%)  route 1.762ns (79.439%))
  Logic Levels:           0  
  Clock Path Skew:        -1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 13.076 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.620     5.141    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          1.762     7.359    pulse_rst
    SLICE_X61Y27         FDPE                                         f  BCD2_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.970    12.358    clk_01second/clk_IBUF
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.121    12.479 r  clk_01second/BCD1[3]_i_1/O
                         net (fo=16, routed)          0.597    13.076    clk_change
    SLICE_X61Y27         FDPE                                         r  BCD2_reg[1]/C
                         clock pessimism              0.070    13.147    
                         clock uncertainty           -0.035    13.111    
    SLICE_X61Y27         FDPE (Recov_fdpe_C_PRE)     -0.191    12.920    BCD2_reg[1]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD2_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.456ns (20.561%)  route 1.762ns (79.439%))
  Logic Levels:           0  
  Clock Path Skew:        -1.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 13.076 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.620     5.141    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          1.762     7.359    pulse_rst
    SLICE_X61Y27         FDPE                                         f  BCD2_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.970    12.358    clk_01second/clk_IBUF
    SLICE_X59Y26         LUT4 (Prop_lut4_I3_O)        0.121    12.479 r  clk_01second/BCD1[3]_i_1/O
                         net (fo=16, routed)          0.597    13.076    clk_change
    SLICE_X61Y27         FDPE                                         r  BCD2_reg[3]/C
                         clock pessimism              0.070    13.147    
                         clock uncertainty           -0.035    13.111    
    SLICE_X61Y27         FDPE (Recov_fdpe_C_PRE)     -0.191    12.920    BCD2_reg[3]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  5.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.418%)  route 0.208ns (59.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.467    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          0.208     1.816    pulse_rst
    SLICE_X59Y22         FDCE                                         f  led0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X59Y22         FDCE                                         r  led0_reg/C
                         clock pessimism             -0.498     1.480    
    SLICE_X59Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.388    led0_reg
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.422%)  route 0.281ns (66.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.467    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          0.281     1.889    pulse_rst
    SLICE_X58Y24         FDCE                                         f  state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X58Y24         FDCE                                         r  state_reg/C
                         clock pessimism             -0.498     1.477    
    SLICE_X58Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    state_reg
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem1_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.358%)  route 0.323ns (69.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.467    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          0.323     1.932    pulse_rst
    SLICE_X60Y24         FDCE                                         f  mem1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  mem1_reg[0]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.410    mem1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.358%)  route 0.323ns (69.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.467    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          0.323     1.932    pulse_rst
    SLICE_X60Y24         FDCE                                         f  mem1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  mem1_reg[1]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.410    mem1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem1_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.358%)  route 0.323ns (69.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.467    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          0.323     1.932    pulse_rst
    SLICE_X60Y24         FDCE                                         f  mem1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  mem1_reg[2]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.410    mem1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem1_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.358%)  route 0.323ns (69.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.467    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          0.323     1.932    pulse_rst
    SLICE_X60Y24         FDCE                                         f  mem1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  mem1_reg[3]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.410    mem1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem0_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.062%)  route 0.422ns (74.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.467    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          0.422     2.030    pulse_rst
    SLICE_X62Y25         FDCE                                         f  mem0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  mem0_reg[3]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    mem0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem3_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.062%)  route 0.422ns (74.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.467    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          0.422     2.030    pulse_rst
    SLICE_X62Y25         FDCE                                         f  mem3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.850     1.977    clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  mem3_reg[3]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.407    mem3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counting_state_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.141ns (22.135%)  route 0.496ns (77.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.467    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          0.496     2.104    pulse_rst
    SLICE_X61Y25         FDCE                                         f  counting_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  counting_state_reg/C
                         clock pessimism             -0.478     1.497    
    SLICE_X61Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.405    counting_state_reg
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 onpulse_rst/pb_1pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            entertimes_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.141ns (22.135%)  route 0.496ns (77.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.584     1.467    onpulse_rst/CLK
    SLICE_X58Y22         FDRE                                         r  onpulse_rst/pb_1pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  onpulse_rst/pb_1pulse_reg/Q
                         net (fo=40, routed)          0.496     2.104    pulse_rst
    SLICE_X61Y25         FDCE                                         f  entertimes_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  entertimes_reg[0]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X61Y25         FDCE (Remov_fdce_C_CLR)     -0.092     1.405    entertimes_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.699    





