# Reading pref.tcl
# do Ejercicio_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {Ejercicio.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:46:30 on Aug 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Ejercicio.vo 
# -- Compiling module Ejercicio
# 
# Top level modules:
# 	Ejercicio
# End time: 15:46:30 on Aug 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nia_0/AppData/Local/quartus {C:/Users/nia_0/AppData/Local/quartus/Ejercicio_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:46:30 on Aug 26,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nia_0/AppData/Local/quartus" C:/Users/nia_0/AppData/Local/quartus/Ejercicio_tb.v 
# -- Compiling module tb_display
# 
# Top level modules:
# 	tb_display
# End time: 15:46:30 on Aug 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  tb_display
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" tb_display 
# Start time: 15:46:30 on Aug 26,2025
# Loading work.tb_display
# Loading work.Ejercicio
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 300 ns
# ** Note: $finish    : C:/Users/nia_0/AppData/Local/quartus/Ejercicio_tb.v(45)
#    Time: 60 ns  Iteration: 0  Instance: /tb_display
# 1
# Break in Module tb_display at C:/Users/nia_0/AppData/Local/quartus/Ejercicio_tb.v line 45
# End time: 16:11:05 on Aug 26,2025, Elapsed time: 0:24:35
# Errors: 0, Warnings: 0
