INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/ascii2seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascii2seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sources_1/new/vendmach_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vendmach_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_EGR680/VENDMACH/VENDMACH.srcs/sim_1/new/vendmach_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vendmach_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_EGR680/VENDMACH/VENDMACH.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
