[13:16:04.466] <TB0>     INFO: *** Welcome to pxar ***
[13:16:04.466] <TB0>     INFO: *** Today: 2016/05/24
[13:16:04.472] <TB0>     INFO: *** Version: b2a7-dirty
[13:16:04.473] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C15.dat
[13:16:04.473] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:16:04.473] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//defaultMaskFile.dat
[13:16:04.473] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters_C15.dat
[13:16:04.548] <TB0>     INFO:         clk: 4
[13:16:04.549] <TB0>     INFO:         ctr: 4
[13:16:04.549] <TB0>     INFO:         sda: 19
[13:16:04.549] <TB0>     INFO:         tin: 9
[13:16:04.549] <TB0>     INFO:         level: 15
[13:16:04.549] <TB0>     INFO:         triggerdelay: 0
[13:16:04.549] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:16:04.549] <TB0>     INFO: Log level: DEBUG
[13:16:04.559] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:16:04.583] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:16:04.587] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:16:04.589] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:16:06.138] <TB0>     INFO: DUT info: 
[13:16:06.138] <TB0>     INFO: The DUT currently contains the following objects:
[13:16:06.138] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:16:06.138] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:16:06.138] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:16:06.138] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:16:06.138] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:06.138] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:06.138] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:06.138] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:06.139] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:06.139] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:06.139] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:06.139] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:06.139] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:06.139] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:06.139] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:06.139] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:06.139] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:06.139] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:06.139] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:06.139] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:16:06.139] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:16:06.140] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:16:06.141] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:16:06.146] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32256000
[13:16:06.146] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x2353d70
[13:16:06.146] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x22c8770
[13:16:06.146] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f8d91d94010
[13:16:06.146] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f8d97fff510
[13:16:06.146] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 32321536 fPxarMemory = 0x7f8d91d94010
[13:16:06.147] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369mA
[13:16:06.148] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 461.4mA
[13:16:06.148] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: -0.1 C
[13:16:06.148] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:16:06.548] <TB0>     INFO: enter 'restricted' command line mode
[13:16:06.548] <TB0>     INFO: enter test to run
[13:16:06.549] <TB0>     INFO:   test: FPIXTest no parameter change
[13:16:06.549] <TB0>     INFO:   running: fpixtest
[13:16:06.549] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:16:06.551] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:16:06.551] <TB0>     INFO: ######################################################################
[13:16:06.551] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:16:06.551] <TB0>     INFO: ######################################################################
[13:16:06.555] <TB0>     INFO: ######################################################################
[13:16:06.555] <TB0>     INFO: PixTestPretest::doTest()
[13:16:06.555] <TB0>     INFO: ######################################################################
[13:16:06.557] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:06.557] <TB0>     INFO:    PixTestPretest::programROC() 
[13:16:06.557] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:24.574] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:16:24.575] <TB0>     INFO: IA differences per ROC:  18.5 19.3 18.5 16.1 18.5 18.5 20.1 15.3 18.5 17.7 20.9 18.5 20.9 17.7 16.1 17.7
[13:16:24.641] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:24.641] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:16:24.642] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:24.745] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[13:16:24.846] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.8187 mA
[13:16:24.946] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  79 Ia 23.8187 mA
[13:16:25.047] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 24.6187 mA
[13:16:25.147] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  77 Ia 23.8187 mA
[13:16:25.248] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  78 Ia 23.8187 mA
[13:16:25.349] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  79 Ia 23.8187 mA
[13:16:25.450] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  80 Ia 24.6187 mA
[13:16:25.550] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  77 Ia 23.8187 mA
[13:16:25.651] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  78 Ia 23.8187 mA
[13:16:25.752] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  79 Ia 23.8187 mA
[13:16:25.852] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  80 Ia 24.6187 mA
[13:16:25.953] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  77 Ia 23.8187 mA
[13:16:26.054] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.6187 mA
[13:16:26.155] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  75 Ia 23.8187 mA
[13:16:26.256] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  76 Ia 23.8187 mA
[13:16:26.356] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  77 Ia 24.6187 mA
[13:16:26.457] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  74 Ia 23.8187 mA
[13:16:26.558] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  75 Ia 23.8187 mA
[13:16:26.659] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  76 Ia 23.8187 mA
[13:16:26.760] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  77 Ia 24.6187 mA
[13:16:26.861] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  74 Ia 23.8187 mA
[13:16:26.961] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  75 Ia 23.8187 mA
[13:16:27.062] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  76 Ia 23.8187 mA
[13:16:27.162] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  77 Ia 23.8187 mA
[13:16:27.264] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 24.6187 mA
[13:16:27.365] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  75 Ia 23.8187 mA
[13:16:27.466] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  76 Ia 23.8187 mA
[13:16:27.566] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  77 Ia 23.8187 mA
[13:16:27.667] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  78 Ia 23.8187 mA
[13:16:27.768] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  79 Ia 23.8187 mA
[13:16:27.868] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  80 Ia 24.6187 mA
[13:16:27.969] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  77 Ia 23.8187 mA
[13:16:28.070] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  78 Ia 23.8187 mA
[13:16:28.171] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  79 Ia 24.6187 mA
[13:16:28.271] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  76 Ia 23.8187 mA
[13:16:28.372] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  77 Ia 23.8187 mA
[13:16:28.473] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.2188 mA
[13:16:28.574] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 23.8187 mA
[13:16:28.675] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  90 Ia 23.8187 mA
[13:16:28.777] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  91 Ia 24.6187 mA
[13:16:28.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  88 Ia 23.8187 mA
[13:16:28.978] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  89 Ia 24.6187 mA
[13:16:29.079] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  86 Ia 23.8187 mA
[13:16:29.179] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  87 Ia 23.8187 mA
[13:16:29.280] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  88 Ia 23.8187 mA
[13:16:29.381] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  89 Ia 23.8187 mA
[13:16:29.482] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  90 Ia 24.6187 mA
[13:16:29.583] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  87 Ia 23.8187 mA
[13:16:29.684] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.8187 mA
[13:16:29.785] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  79 Ia 23.8187 mA
[13:16:29.886] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  80 Ia 23.8187 mA
[13:16:29.987] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  81 Ia 24.6187 mA
[13:16:30.088] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  78 Ia 23.8187 mA
[13:16:30.191] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  79 Ia 23.0188 mA
[13:16:30.292] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  85 Ia 25.4188 mA
[13:16:30.392] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  78 Ia 23.8187 mA
[13:16:30.493] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  79 Ia 23.8187 mA
[13:16:30.594] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  80 Ia 23.8187 mA
[13:16:30.695] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  81 Ia 24.6187 mA
[13:16:30.796] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  78 Ia 23.8187 mA
[13:16:30.897] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.8187 mA
[13:16:30.998] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  79 Ia 23.8187 mA
[13:16:31.098] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  80 Ia 24.6187 mA
[13:16:31.199] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  77 Ia 23.8187 mA
[13:16:31.302] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  78 Ia 23.8187 mA
[13:16:31.402] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  79 Ia 23.8187 mA
[13:16:31.503] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  80 Ia 24.6187 mA
[13:16:31.604] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  77 Ia 23.8187 mA
[13:16:31.705] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  78 Ia 23.8187 mA
[13:16:31.805] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  79 Ia 23.8187 mA
[13:16:31.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  80 Ia 24.6187 mA
[13:16:32.007] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  77 Ia 23.8187 mA
[13:16:32.109] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 25.4188 mA
[13:16:32.209] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  71 Ia 23.8187 mA
[13:16:32.310] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  72 Ia 23.8187 mA
[13:16:32.411] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  73 Ia 23.8187 mA
[13:16:32.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  74 Ia 24.6187 mA
[13:16:32.612] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  71 Ia 23.8187 mA
[13:16:32.713] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  72 Ia 23.8187 mA
[13:16:32.813] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  73 Ia 23.8187 mA
[13:16:32.914] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  74 Ia 23.8187 mA
[13:16:33.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  75 Ia 24.6187 mA
[13:16:33.115] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  72 Ia 23.8187 mA
[13:16:33.217] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  73 Ia 24.6187 mA
[13:16:33.320] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 20.6188 mA
[13:16:33.421] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  98 Ia 24.6187 mA
[13:16:33.521] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  95 Ia 24.6187 mA
[13:16:33.622] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  92 Ia 23.8187 mA
[13:16:33.723] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  93 Ia 23.8187 mA
[13:16:33.824] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  94 Ia 23.8187 mA
[13:16:33.924] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  95 Ia 24.6187 mA
[13:16:34.025] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  92 Ia 23.8187 mA
[13:16:34.126] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  93 Ia 23.8187 mA
[13:16:34.227] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  94 Ia 23.8187 mA
[13:16:34.327] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  95 Ia 23.8187 mA
[13:16:34.428] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  96 Ia 23.8187 mA
[13:16:34.530] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.6187 mA
[13:16:34.633] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  75 Ia 23.8187 mA
[13:16:34.734] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  76 Ia 23.8187 mA
[13:16:34.834] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  77 Ia 23.8187 mA
[13:16:34.935] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  78 Ia 23.8187 mA
[13:16:35.036] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  79 Ia 24.6187 mA
[13:16:35.136] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  76 Ia 23.8187 mA
[13:16:35.237] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  77 Ia 23.8187 mA
[13:16:35.338] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  78 Ia 23.8187 mA
[13:16:35.439] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  79 Ia 23.8187 mA
[13:16:35.539] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  80 Ia 24.6187 mA
[13:16:35.640] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  77 Ia 23.8187 mA
[13:16:35.741] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[13:16:35.842] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  79 Ia 23.8187 mA
[13:16:35.942] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  80 Ia 23.8187 mA
[13:16:36.043] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  81 Ia 23.8187 mA
[13:16:36.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  82 Ia 24.6187 mA
[13:16:36.246] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  79 Ia 23.8187 mA
[13:16:36.347] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  80 Ia 23.8187 mA
[13:16:36.447] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  81 Ia 24.6187 mA
[13:16:36.548] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  78 Ia 23.0188 mA
[13:16:36.649] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  84 Ia 24.6187 mA
[13:16:36.750] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  81 Ia 23.8187 mA
[13:16:36.851] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  82 Ia 24.6187 mA
[13:16:36.952] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 27.0187 mA
[13:16:37.053] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  61 Ia 23.0188 mA
[13:16:37.153] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  67 Ia 23.8187 mA
[13:16:37.254] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  68 Ia 23.8187 mA
[13:16:37.355] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  69 Ia 24.6187 mA
[13:16:37.456] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  66 Ia 23.8187 mA
[13:16:37.556] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  67 Ia 23.8187 mA
[13:16:37.657] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  68 Ia 23.8187 mA
[13:16:37.758] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  69 Ia 24.6187 mA
[13:16:37.860] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  66 Ia 23.8187 mA
[13:16:37.960] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  67 Ia 23.8187 mA
[13:16:38.061] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  68 Ia 23.8187 mA
[13:16:38.162] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.8187 mA
[13:16:38.263] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  79 Ia 24.6187 mA
[13:16:38.364] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  76 Ia 23.0188 mA
[13:16:38.465] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  82 Ia 24.6187 mA
[13:16:38.566] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  79 Ia 23.8187 mA
[13:16:38.667] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  80 Ia 24.6187 mA
[13:16:38.767] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  77 Ia 23.8187 mA
[13:16:38.868] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  78 Ia 23.8187 mA
[13:16:38.969] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  79 Ia 23.8187 mA
[13:16:39.071] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  80 Ia 24.6187 mA
[13:16:39.171] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  77 Ia 23.8187 mA
[13:16:39.272] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  78 Ia 23.8187 mA
[13:16:39.374] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 26.2188 mA
[13:16:39.475] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  66 Ia 23.0188 mA
[13:16:39.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  72 Ia 23.8187 mA
[13:16:39.677] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  73 Ia 24.6187 mA
[13:16:39.778] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  70 Ia 23.8187 mA
[13:16:39.879] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  71 Ia 24.6187 mA
[13:16:39.979] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  68 Ia 23.8187 mA
[13:16:40.080] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  69 Ia 23.8187 mA
[13:16:40.181] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  70 Ia 23.8187 mA
[13:16:40.281] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  71 Ia 24.6187 mA
[13:16:40.382] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  68 Ia 23.8187 mA
[13:16:40.483] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  69 Ia 23.8187 mA
[13:16:40.584] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.2188 mA
[13:16:40.685] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  89 Ia 24.6187 mA
[13:16:40.785] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  86 Ia 23.8187 mA
[13:16:40.887] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  87 Ia 24.6187 mA
[13:16:40.987] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  84 Ia 23.8187 mA
[13:16:41.088] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  85 Ia 23.8187 mA
[13:16:41.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  86 Ia 23.8187 mA
[13:16:41.289] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  87 Ia 24.6187 mA
[13:16:41.390] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  84 Ia 23.8187 mA
[13:16:41.490] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  85 Ia 23.8187 mA
[13:16:41.591] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  86 Ia 24.6187 mA
[13:16:41.691] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  83 Ia 23.8187 mA
[13:16:41.793] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 21.4188 mA
[13:16:41.894] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  94 Ia 25.4188 mA
[13:16:41.994] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  87 Ia 23.8187 mA
[13:16:42.095] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  88 Ia 23.8187 mA
[13:16:42.196] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  89 Ia 23.8187 mA
[13:16:42.296] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  90 Ia 24.6187 mA
[13:16:42.397] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  87 Ia 23.8187 mA
[13:16:42.499] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  88 Ia 23.8187 mA
[13:16:42.599] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  89 Ia 23.8187 mA
[13:16:42.701] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  90 Ia 24.6187 mA
[13:16:42.801] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  87 Ia 23.8187 mA
[13:16:42.902] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  88 Ia 23.8187 mA
[13:16:42.003] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.0188 mA
[13:16:43.104] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  84 Ia 23.8187 mA
[13:16:43.205] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  85 Ia 24.6187 mA
[13:16:43.305] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  82 Ia 23.8187 mA
[13:16:43.406] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 23.8187 mA
[13:16:43.506] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  84 Ia 23.8187 mA
[13:16:43.607] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  85 Ia 24.6187 mA
[13:16:43.708] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  82 Ia 23.8187 mA
[13:16:43.809] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  83 Ia 23.8187 mA
[13:16:43.909] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  84 Ia 23.8187 mA
[13:16:44.010] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  85 Ia 24.6187 mA
[13:16:44.111] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  82 Ia 23.8187 mA
[13:16:44.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  77
[13:16:44.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  77
[13:16:44.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  77
[13:16:44.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  87
[13:16:44.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[13:16:44.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  77
[13:16:44.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  73
[13:16:44.142] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  96
[13:16:44.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  77
[13:16:44.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  82
[13:16:44.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  68
[13:16:44.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[13:16:44.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  69
[13:16:44.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  83
[13:16:44.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  88
[13:16:44.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  82
[13:16:45.969] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 376.2 mA = 23.5125 mA/ROC
[13:16:45.969] <TB0>     INFO: i(loss) [mA/ROC]:     18.5  19.3  18.5  19.3  18.5  18.5  19.3  19.3  18.5  20.1  19.3  18.5  18.5  18.5  19.3  18.5
[13:16:46.004] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:46.004] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:16:46.004] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:46.141] <TB0>     INFO: Expecting 231680 events.
[13:16:54.254] <TB0>     INFO: 231680 events read in total (7396ms).
[13:16:54.407] <TB0>     INFO: Test took 8400ms.
[13:16:54.608] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 101 and Delta(CalDel) = 59
[13:16:54.612] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 113 and Delta(CalDel) = 59
[13:16:54.616] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 104 and Delta(CalDel) = 59
[13:16:54.619] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 80 and Delta(CalDel) = 59
[13:16:54.626] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 78 and Delta(CalDel) = 60
[13:16:54.629] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 77 and Delta(CalDel) = 61
[13:16:54.633] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 102 and Delta(CalDel) = 63
[13:16:54.636] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 68 and Delta(CalDel) = 64
[13:16:54.641] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 93 and Delta(CalDel) = 64
[13:16:54.644] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 83 and Delta(CalDel) = 62
[13:16:54.648] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 92 and Delta(CalDel) = 65
[13:16:54.651] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 84 and Delta(CalDel) = 63
[13:16:54.656] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 90 and Delta(CalDel) = 60
[13:16:54.660] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 90 and Delta(CalDel) = 62
[13:16:54.663] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 87 and Delta(CalDel) = 62
[13:16:54.667] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 108 and Delta(CalDel) = 59
[13:16:54.711] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:16:54.745] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:54.745] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:16:54.745] <TB0>     INFO:    ----------------------------------------------------------------------
[13:16:54.882] <TB0>     INFO: Expecting 231680 events.
[13:17:03.014] <TB0>     INFO: 231680 events read in total (7417ms).
[13:17:03.019] <TB0>     INFO: Test took 8270ms.
[13:17:03.041] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[13:17:03.355] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[13:17:03.359] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 29.5
[13:17:03.363] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 30
[13:17:03.367] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30
[13:17:03.373] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[13:17:03.377] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 32
[13:17:03.381] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 31.5
[13:17:03.385] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 32
[13:17:03.389] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30
[13:17:03.392] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 32.5
[13:17:03.395] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 32
[13:17:03.399] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 30.5
[13:17:03.404] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 32
[13:17:03.408] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[13:17:03.411] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 28
[13:17:03.445] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:17:03.445] <TB0>     INFO: CalDel:      129   141   122   123   139   143   148   153   146   139   155   139   143   143   128   121
[13:17:03.445] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:17:03.449] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C0.dat
[13:17:03.449] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C1.dat
[13:17:03.449] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C2.dat
[13:17:03.449] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C3.dat
[13:17:03.449] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C4.dat
[13:17:03.450] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C5.dat
[13:17:03.450] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C6.dat
[13:17:03.450] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C7.dat
[13:17:03.450] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C8.dat
[13:17:03.450] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C9.dat
[13:17:03.450] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C10.dat
[13:17:03.450] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C11.dat
[13:17:03.450] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C12.dat
[13:17:03.451] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C13.dat
[13:17:03.451] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C14.dat
[13:17:03.451] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters_C15.dat
[13:17:03.451] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:17:03.451] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:17:03.451] <TB0>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[13:17:03.451] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:17:03.536] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:17:03.536] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:17:03.536] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:17:03.536] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:17:03.539] <TB0>     INFO: ######################################################################
[13:17:03.540] <TB0>     INFO: PixTestTiming::doTest()
[13:17:03.540] <TB0>     INFO: ######################################################################
[13:17:03.540] <TB0>     INFO:    ----------------------------------------------------------------------
[13:17:03.540] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:17:03.540] <TB0>     INFO:    ----------------------------------------------------------------------
[13:17:03.540] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:17:05.435] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:17:07.708] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:17:09.980] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:17:12.255] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:17:14.530] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:17:16.803] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:17:19.076] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:17:21.352] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:17:23.624] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:17:25.900] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:17:28.173] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:17:30.446] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:17:32.719] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:17:34.993] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:17:37.266] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:17:39.539] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:17:41.062] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:17:42.585] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:17:44.107] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:17:45.627] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:17:47.148] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:17:48.666] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:17:50.186] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:17:51.705] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:17:53.226] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:17:54.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:17:56.267] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:17:57.787] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:17:59.307] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:18:00.829] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:18:02.349] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:18:03.870] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:18:05.390] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:18:06.910] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:18:08.430] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:18:09.950] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:18:12.226] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:18:13.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:18:15.267] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:18:16.787] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:18:19.061] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:18:20.582] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:18:22.104] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:18:23.625] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:18:28.156] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:18:29.677] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:18:31.198] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:18:32.722] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:18:34.995] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:18:37.268] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:18:39.541] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:18:41.814] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:18:47.282] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:18:49.556] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:18:51.829] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:18:54.102] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:18:56.376] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:18:58.651] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:19:00.925] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:19:03.198] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:19:08.215] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:19:10.487] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:19:12.760] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:19:15.034] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:19:17.307] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:19:19.580] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:19:21.854] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:19:24.127] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:19:26.401] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:19:28.672] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:19:30.947] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:19:33.220] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:19:35.494] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:19:37.768] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:19:40.041] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:19:42.315] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:19:44.588] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:19:46.862] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:19:49.137] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:19:51.411] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:19:52.932] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:19:54.450] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:19:55.969] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:19:57.489] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:19:59.008] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:20:00.529] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:20:02.049] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:20:03.568] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:20:05.089] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:20:06.608] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:20:08.128] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:20:09.648] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:20:11.167] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:20:12.687] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:20:14.206] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:20:15.725] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:20:17.246] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:20:18.765] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:20:20.286] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:20:21.806] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:20:23.514] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:20:25.035] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:20:26.556] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:20:28.079] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:20:30.352] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:20:31.873] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:20:33.396] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:20:34.918] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:20:37.946] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:20:39.467] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:20:40.987] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:20:42.511] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:20:44.784] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:20:47.059] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:20:49.335] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:20:51.608] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:20:54.632] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:20:56.905] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:20:59.179] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:21:01.454] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:21:03.728] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:21:05.004] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:21:08.274] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:21:10.548] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:21:12.447] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:21:14.724] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:21:16.998] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:21:19.656] <TB0>     INFO: TBM Phase Settings: 224
[13:21:19.656] <TB0>     INFO: 400MHz Phase: 0
[13:21:19.656] <TB0>     INFO: 160MHz Phase: 7
[13:21:19.656] <TB0>     INFO: Functional Phase Area: 4
[13:21:19.659] <TB0>     INFO: Test took 256119 ms.
[13:21:19.659] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:21:19.659] <TB0>     INFO:    ----------------------------------------------------------------------
[13:21:19.659] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:21:19.659] <TB0>     INFO:    ----------------------------------------------------------------------
[13:21:19.659] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:21:20.801] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:21:22.696] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:21:24.592] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:21:26.489] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:21:28.384] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:21:30.280] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:21:32.175] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:21:34.071] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:21:35.591] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:21:37.111] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:21:38.631] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:21:40.152] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:21:41.672] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:21:43.191] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:21:44.712] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:21:46.232] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:21:47.751] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:21:49.271] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:21:51.544] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:21:53.818] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:21:56.091] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:21:58.365] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:22:00.638] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:22:02.911] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:22:04.431] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:22:05.952] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:22:08.225] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:22:10.498] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:22:12.771] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:22:15.045] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:22:17.318] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:22:19.592] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:22:21.111] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:22:22.631] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:22:24.904] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:22:27.178] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:22:29.452] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:22:31.725] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:22:33.998] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:22:36.272] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:22:37.793] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:22:39.315] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:22:41.588] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:22:43.863] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:22:46.138] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:22:48.410] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:22:50.685] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:22:52.958] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:22:54.477] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:22:55.997] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:22:58.270] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:23:00.544] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:23:02.817] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:23:05.091] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:23:07.364] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:23:09.637] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:23:11.156] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:23:12.676] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:23:14.949] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:23:17.224] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:23:19.497] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:23:21.771] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:23:24.045] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:23:26.702] <TB0>     INFO: ROC Delay Settings: 228
[13:23:26.702] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:23:26.702] <TB0>     INFO: ROC Port 0 Delay: 4
[13:23:26.702] <TB0>     INFO: ROC Port 1 Delay: 4
[13:23:26.702] <TB0>     INFO: Functional ROC Area: 6
[13:23:26.706] <TB0>     INFO: Test took 127047 ms.
[13:23:26.706] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:23:26.706] <TB0>     INFO:    ----------------------------------------------------------------------
[13:23:26.706] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:23:26.706] <TB0>     INFO:    ----------------------------------------------------------------------
[13:23:27.846] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 a101 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 
[13:23:27.846] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a102 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:23:27.846] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 40c9 40c9 40c9 40c9 40c9 40c9 40c9 40c9 e022 c000 a103 8000 40c9 40c9 40c9 40c9 40c9 40c9 40c9 40c9 e022 c000 
[13:23:27.846] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:23:42.103] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:42.103] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:23:56.279] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:56.279] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:24:10.425] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:10.425] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:24:24.616] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:24.616] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:24:38.774] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:38.775] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:24:52.933] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:52.933] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:25:07.158] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:07.158] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:25:21.344] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:21.344] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:25:35.454] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:35.454] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:25:49.565] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:49.949] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:49.962] <TB0>     INFO: Decoding statistics:
[13:25:49.962] <TB0>     INFO:   General information:
[13:25:49.962] <TB0>     INFO: 	 16bit words read:         240000000
[13:25:49.962] <TB0>     INFO: 	 valid events total:       20000000
[13:25:49.963] <TB0>     INFO: 	 empty events:             20000000
[13:25:49.963] <TB0>     INFO: 	 valid events with pixels: 0
[13:25:49.963] <TB0>     INFO: 	 valid pixel hits:         0
[13:25:49.963] <TB0>     INFO:   Event errors: 	           0
[13:25:49.963] <TB0>     INFO: 	 start marker:             0
[13:25:49.963] <TB0>     INFO: 	 stop marker:              0
[13:25:49.963] <TB0>     INFO: 	 overflow:                 0
[13:25:49.963] <TB0>     INFO: 	 invalid 5bit words:       0
[13:25:49.963] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:25:49.963] <TB0>     INFO:   TBM errors: 		           0
[13:25:49.963] <TB0>     INFO: 	 flawed TBM headers:       0
[13:25:49.963] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:25:49.963] <TB0>     INFO: 	 event ID mismatches:      0
[13:25:49.963] <TB0>     INFO:   ROC errors: 		           0
[13:25:49.963] <TB0>     INFO: 	 missing ROC header(s):    0
[13:25:49.963] <TB0>     INFO: 	 misplaced readback start: 0
[13:25:49.963] <TB0>     INFO:   Pixel decoding errors:	   0
[13:25:49.963] <TB0>     INFO: 	 pixel data incomplete:    0
[13:25:49.963] <TB0>     INFO: 	 pixel address:            0
[13:25:49.963] <TB0>     INFO: 	 pulse height fill bit:    0
[13:25:49.963] <TB0>     INFO: 	 buffer corruption:        0
[13:25:49.963] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:49.963] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:25:49.963] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:49.963] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:49.963] <TB0>     INFO:    Read back bit status: 1
[13:25:49.963] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:49.963] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:49.963] <TB0>     INFO:    Timings are good!
[13:25:49.963] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:49.963] <TB0>     INFO: Test took 143257 ms.
[13:25:49.963] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:25:49.963] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:25:49.963] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:25:49.963] <TB0>     INFO: PixTestTiming::doTest took 526427 ms.
[13:25:49.963] <TB0>     INFO: PixTestTiming::doTest() done
[13:25:49.964] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:25:49.964] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:25:49.964] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:25:49.964] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:25:49.964] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:25:49.965] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:25:49.965] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:25:50.316] <TB0>     INFO: ######################################################################
[13:25:50.316] <TB0>     INFO: PixTestAlive::doTest()
[13:25:50.316] <TB0>     INFO: ######################################################################
[13:25:50.320] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:50.320] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:25:50.320] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:50.322] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:25:50.666] <TB0>     INFO: Expecting 41600 events.
[13:25:54.740] <TB0>     INFO: 41600 events read in total (3359ms).
[13:25:54.741] <TB0>     INFO: Test took 4419ms.
[13:25:54.750] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:54.750] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:25:54.750] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:25:55.124] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:25:55.124] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    1    0    0    0    0    0    0    1    0    0
[13:25:55.124] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    1    0    0    0    0    0    0    1    0    0
[13:25:55.127] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:55.127] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:25:55.127] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:55.128] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:25:55.483] <TB0>     INFO: Expecting 41600 events.
[13:25:58.474] <TB0>     INFO: 41600 events read in total (2276ms).
[13:25:58.474] <TB0>     INFO: Test took 3346ms.
[13:25:58.474] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:25:58.475] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:25:58.475] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:25:58.475] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:25:58.881] <TB0>     INFO: PixTestAlive::maskTest() done
[13:25:58.881] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:25:58.884] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:58.884] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:25:58.884] <TB0>     INFO:    ----------------------------------------------------------------------
[13:25:58.885] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:25:59.233] <TB0>     INFO: Expecting 41600 events.
[13:26:03.354] <TB0>     INFO: 41600 events read in total (3407ms).
[13:26:03.355] <TB0>     INFO: Test took 4470ms.
[13:26:03.363] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:03.363] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:26:03.363] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:26:03.737] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:26:03.737] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:26:03.737] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:26:03.737] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:26:03.748] <TB0>     INFO: ######################################################################
[13:26:03.748] <TB0>     INFO: PixTestTrim::doTest()
[13:26:03.748] <TB0>     INFO: ######################################################################
[13:26:03.753] <TB0>     INFO:    ----------------------------------------------------------------------
[13:26:03.753] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:26:03.753] <TB0>     INFO:    ----------------------------------------------------------------------
[13:26:03.829] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:26:03.829] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:26:03.842] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:26:03.842] <TB0>     INFO:     run 1 of 1
[13:26:03.842] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:26:04.185] <TB0>     INFO: Expecting 5025280 events.
[13:26:49.415] <TB0>     INFO: 1402824 events read in total (44516ms).
[13:27:33.816] <TB0>     INFO: 2790264 events read in total (88918ms).
[13:28:18.610] <TB0>     INFO: 4188496 events read in total (133711ms).
[13:28:45.361] <TB0>     INFO: 5025280 events read in total (160462ms).
[13:28:45.404] <TB0>     INFO: Test took 161562ms.
[13:28:45.463] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:45.562] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:28:47.013] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:28:48.411] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:28:49.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:28:51.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:28:52.611] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:28:53.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:28:55.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:28:56.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:28:58.070] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:28:59.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:29:00.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:29:02.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:29:03.887] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:29:05.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:29:06.590] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:29:07.003] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231866368
[13:29:08.007] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7887 minThrLimit = 95.7882 minThrNLimit = 122.133 -> result = 95.7887 -> 95
[13:29:08.008] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.6696 minThrLimit = 93.6555 minThrNLimit = 116.474 -> result = 93.6696 -> 93
[13:29:08.008] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.464 minThrLimit = 102.399 minThrNLimit = 126.79 -> result = 102.464 -> 102
[13:29:08.009] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1957 minThrLimit = 94.1481 minThrNLimit = 115.939 -> result = 94.1957 -> 94
[13:29:08.009] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9593 minThrLimit = 87.9285 minThrNLimit = 109.425 -> result = 87.9593 -> 87
[13:29:08.010] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 77.9684 minThrLimit = 77.9406 minThrNLimit = 102.366 -> result = 77.9684 -> 77
[13:29:08.010] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0261 minThrLimit = 96.9813 minThrNLimit = 121.971 -> result = 97.0261 -> 97
[13:29:08.010] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.7565 minThrLimit = 84.7417 minThrNLimit = 105.42 -> result = 84.7565 -> 84
[13:29:08.011] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.9166 minThrLimit = 91.8815 minThrNLimit = 112.21 -> result = 91.9166 -> 91
[13:29:08.011] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.0004 minThrLimit = 93.9777 minThrNLimit = 117.69 -> result = 94.0004 -> 94
[13:29:08.012] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5024 minThrLimit = 88.4974 minThrNLimit = 114.38 -> result = 88.5024 -> 88
[13:29:08.012] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7584 minThrLimit = 95.7507 minThrNLimit = 118.166 -> result = 95.7584 -> 95
[13:29:08.012] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7231 minThrLimit = 90.6977 minThrNLimit = 118.26 -> result = 90.7231 -> 90
[13:29:08.013] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.0936 minThrLimit = 90.0623 minThrNLimit = 110.788 -> result = 90.0936 -> 90
[13:29:08.013] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5832 minThrLimit = 95.5626 minThrNLimit = 115.175 -> result = 95.5832 -> 95
[13:29:08.014] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.7338 minThrLimit = 99.7036 minThrNLimit = 126.315 -> result = 99.7338 -> 99
[13:29:08.014] <TB0>     INFO: ROC 0 VthrComp = 95
[13:29:08.014] <TB0>     INFO: ROC 1 VthrComp = 93
[13:29:08.014] <TB0>     INFO: ROC 2 VthrComp = 102
[13:29:08.014] <TB0>     INFO: ROC 3 VthrComp = 94
[13:29:08.014] <TB0>     INFO: ROC 4 VthrComp = 87
[13:29:08.015] <TB0>     INFO: ROC 5 VthrComp = 77
[13:29:08.015] <TB0>     INFO: ROC 6 VthrComp = 97
[13:29:08.016] <TB0>     INFO: ROC 7 VthrComp = 84
[13:29:08.016] <TB0>     INFO: ROC 8 VthrComp = 91
[13:29:08.016] <TB0>     INFO: ROC 9 VthrComp = 94
[13:29:08.016] <TB0>     INFO: ROC 10 VthrComp = 88
[13:29:08.017] <TB0>     INFO: ROC 11 VthrComp = 95
[13:29:08.017] <TB0>     INFO: ROC 12 VthrComp = 90
[13:29:08.017] <TB0>     INFO: ROC 13 VthrComp = 90
[13:29:08.017] <TB0>     INFO: ROC 14 VthrComp = 95
[13:29:08.017] <TB0>     INFO: ROC 15 VthrComp = 99
[13:29:08.017] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:29:08.017] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:29:08.040] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:29:08.040] <TB0>     INFO:     run 1 of 1
[13:29:08.040] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:29:08.400] <TB0>     INFO: Expecting 5025280 events.
[13:29:44.455] <TB0>     INFO: 885176 events read in total (35340ms).
[13:30:20.531] <TB0>     INFO: 1795704 events read in total (71416ms).
[13:30:58.982] <TB0>     INFO: 2684272 events read in total (109867ms).
[13:31:34.649] <TB0>     INFO: 3558648 events read in total (145534ms).
[13:32:10.440] <TB0>     INFO: 4429352 events read in total (181326ms).
[13:32:35.108] <TB0>     INFO: 5025280 events read in total (205993ms).
[13:32:35.191] <TB0>     INFO: Test took 207152ms.
[13:32:35.373] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:35.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:32:37.340] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:32:38.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:32:40.614] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:32:42.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:32:43.965] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:32:45.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:32:47.296] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:32:48.944] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:32:50.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:32:52.291] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:32:53.939] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:32:55.616] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:32:57.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:32:58.960] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:33:00.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:33:02.381] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279924736
[13:33:02.385] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 63.834 for pixel 15/1 mean/min/max = 45.861/27.5579/64.1641
[13:33:02.385] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 68.4176 for pixel 12/79 mean/min/max = 48.2573/27.6278/68.8867
[13:33:02.386] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 62.9328 for pixel 17/79 mean/min/max = 45.5135/27.8914/63.1357
[13:33:02.387] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 63.5738 for pixel 27/0 mean/min/max = 46.928/30.0028/63.8532
[13:33:02.388] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.4764 for pixel 10/34 mean/min/max = 45.6415/30.7911/60.4919
[13:33:02.388] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 62.8083 for pixel 17/9 mean/min/max = 47.0479/30.4902/63.6057
[13:33:02.388] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 61.8291 for pixel 14/22 mean/min/max = 44.8479/27.8028/61.8929
[13:33:02.389] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.8718 for pixel 11/32 mean/min/max = 44.9766/29.9337/60.0194
[13:33:02.389] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 66.0735 for pixel 17/9 mean/min/max = 48.2509/30.0441/66.4577
[13:33:02.390] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 64.3809 for pixel 14/79 mean/min/max = 45.9661/26.9509/64.9814
[13:33:02.390] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 62.1884 for pixel 13/13 mean/min/max = 46.7325/31.2073/62.2577
[13:33:02.390] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 65.9048 for pixel 18/4 mean/min/max = 47.6959/27.9907/67.4012
[13:33:02.391] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 63.923 for pixel 15/2 mean/min/max = 46.8345/29.1643/64.5047
[13:33:02.391] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 68.7654 for pixel 10/12 mean/min/max = 48.8093/27.7559/69.8628
[13:33:02.391] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 63.6257 for pixel 12/3 mean/min/max = 46.6758/29.6351/63.7165
[13:33:02.392] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 62.113 for pixel 12/5 mean/min/max = 45.4484/28.5108/62.3861
[13:33:02.392] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:33:02.525] <TB0>     INFO: Expecting 411648 events.
[13:33:10.150] <TB0>     INFO: 411648 events read in total (6910ms).
[13:33:10.156] <TB0>     INFO: Expecting 411648 events.
[13:33:17.761] <TB0>     INFO: 411648 events read in total (6930ms).
[13:33:17.769] <TB0>     INFO: Expecting 411648 events.
[13:33:25.453] <TB0>     INFO: 411648 events read in total (7018ms).
[13:33:25.464] <TB0>     INFO: Expecting 411648 events.
[13:33:33.044] <TB0>     INFO: 411648 events read in total (6916ms).
[13:33:33.057] <TB0>     INFO: Expecting 411648 events.
[13:33:40.659] <TB0>     INFO: 411648 events read in total (6935ms).
[13:33:40.674] <TB0>     INFO: Expecting 411648 events.
[13:33:48.324] <TB0>     INFO: 411648 events read in total (6989ms).
[13:33:48.341] <TB0>     INFO: Expecting 411648 events.
[13:33:55.932] <TB0>     INFO: 411648 events read in total (6933ms).
[13:33:55.951] <TB0>     INFO: Expecting 411648 events.
[13:34:03.525] <TB0>     INFO: 411648 events read in total (6921ms).
[13:34:03.547] <TB0>     INFO: Expecting 411648 events.
[13:34:11.185] <TB0>     INFO: 411648 events read in total (6981ms).
[13:34:11.209] <TB0>     INFO: Expecting 411648 events.
[13:34:18.849] <TB0>     INFO: 411648 events read in total (6991ms).
[13:34:18.883] <TB0>     INFO: Expecting 411648 events.
[13:34:26.735] <TB0>     INFO: 411648 events read in total (7212ms).
[13:34:26.771] <TB0>     INFO: Expecting 411648 events.
[13:34:34.717] <TB0>     INFO: 411648 events read in total (7328ms).
[13:34:34.761] <TB0>     INFO: Expecting 411648 events.
[13:34:42.522] <TB0>     INFO: 411648 events read in total (7144ms).
[13:34:42.556] <TB0>     INFO: Expecting 411648 events.
[13:34:50.134] <TB0>     INFO: 411648 events read in total (6939ms).
[13:34:50.172] <TB0>     INFO: Expecting 411648 events.
[13:34:57.750] <TB0>     INFO: 411648 events read in total (6944ms).
[13:34:57.788] <TB0>     INFO: Expecting 411648 events.
[13:35:05.421] <TB0>     INFO: 411648 events read in total (6996ms).
[13:35:05.464] <TB0>     INFO: Test took 123072ms.
[13:35:05.953] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1363 < 35 for itrim = 68; old thr = 34.6641 ... break
[13:35:05.984] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4225 < 35 for itrim = 110; old thr = 33.6647 ... break
[13:35:06.022] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1666 < 35 for itrim = 102; old thr = 34.4494 ... break
[13:35:06.052] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2996 < 35 for itrim+1 = 65; old thr = 34.7762 ... break
[13:35:06.082] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7025 < 35 for itrim = 80; old thr = 34.0869 ... break
[13:35:06.120] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0883 < 35 for itrim = 92; old thr = 33.9664 ... break
[13:35:06.159] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4429 < 35 for itrim+1 = 95; old thr = 34.7062 ... break
[13:35:06.190] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3157 < 35 for itrim = 84; old thr = 33.8688 ... break
[13:35:06.224] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5851 < 35 for itrim = 102; old thr = 34.0036 ... break
[13:35:06.260] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1895 < 35 for itrim+1 = 106; old thr = 34.8812 ... break
[13:35:06.303] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0589 < 35 for itrim+1 = 97; old thr = 34.0517 ... break
[13:35:06.345] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1374 < 35 for itrim = 126; old thr = 34.7889 ... break
[13:35:06.390] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0037 < 35 for itrim = 106; old thr = 33.667 ... break
[13:35:06.423] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.197 < 35 for itrim = 109; old thr = 34.6328 ... break
[13:35:06.454] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8999 < 35 for itrim+1 = 96; old thr = 34.9787 ... break
[13:35:06.492] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0057 < 35 for itrim = 87; old thr = 34.3082 ... break
[13:35:06.568] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:35:06.580] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:35:06.581] <TB0>     INFO:     run 1 of 1
[13:35:06.581] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:35:06.930] <TB0>     INFO: Expecting 5025280 events.
[13:35:42.786] <TB0>     INFO: 876680 events read in total (35141ms).
[13:36:18.400] <TB0>     INFO: 1750928 events read in total (70755ms).
[13:36:54.600] <TB0>     INFO: 2623480 events read in total (106955ms).
[13:37:33.429] <TB0>     INFO: 3485744 events read in total (145784ms).
[13:38:10.186] <TB0>     INFO: 4343080 events read in total (182541ms).
[13:38:38.531] <TB0>     INFO: 5025280 events read in total (210886ms).
[13:38:38.608] <TB0>     INFO: Test took 212027ms.
[13:38:38.795] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:39.176] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:40.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:42.328] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:43.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:45.871] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:47.484] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:49.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:50.666] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:52.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:38:53.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:38:55.518] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:38:57.109] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:38:58.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:39:00.342] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:39:02.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:39:03.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:39:05.428] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258588672
[13:39:05.431] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.706908 .. 54.011290
[13:39:05.506] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 64 (-1/-1) hits flags = 528 (plus default)
[13:39:05.516] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:39:05.516] <TB0>     INFO:     run 1 of 1
[13:39:05.516] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:39:05.900] <TB0>     INFO: Expecting 2129920 events.
[13:39:46.862] <TB0>     INFO: 1114064 events read in total (40247ms).
[13:40:26.550] <TB0>     INFO: 2129920 events read in total (79935ms).
[13:40:26.573] <TB0>     INFO: Test took 81057ms.
[13:40:26.630] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:26.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:40:27.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:29.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:30.650] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:31.875] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:40:33.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:34.335] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:35.569] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:36.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:38.073] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:39.352] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:40.541] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:41.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:40:42.898] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:40:43.980] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:45.062] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:46.159] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 232960000
[13:40:46.241] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.660038 .. 47.955097
[13:40:46.317] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 57 (-1/-1) hits flags = 528 (plus default)
[13:40:46.328] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:40:46.328] <TB0>     INFO:     run 1 of 1
[13:40:46.328] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:40:46.672] <TB0>     INFO: Expecting 1664000 events.
[13:41:28.547] <TB0>     INFO: 1119840 events read in total (41160ms).
[13:41:48.507] <TB0>     INFO: 1664000 events read in total (61121ms).
[13:41:48.524] <TB0>     INFO: Test took 62196ms.
[13:41:48.561] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:48.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:49.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:50.746] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:51.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:52.877] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:53.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:55.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:56.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:57.177] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:58.251] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:59.586] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:42:00.616] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:42:01.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:02.688] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:42:03.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:42:04.678] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:42:05.779] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 323141632
[13:42:05.867] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.880208 .. 46.608279
[13:42:05.948] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 56 (-1/-1) hits flags = 528 (plus default)
[13:42:05.958] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:42:05.959] <TB0>     INFO:     run 1 of 1
[13:42:05.959] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:42:06.310] <TB0>     INFO: Expecting 1497600 events.
[13:42:47.460] <TB0>     INFO: 1095368 events read in total (40435ms).
[13:43:03.397] <TB0>     INFO: 1497600 events read in total (56373ms).
[13:43:03.422] <TB0>     INFO: Test took 57463ms.
[13:43:03.463] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:03.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:04.584] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:05.616] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:06.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:07.700] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:08.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:09.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:10.638] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:43:11.621] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:43:12.603] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:43:13.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:43:14.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:43:15.550] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:43:16.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:43:17.501] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:43:18.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:19.457] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353079296
[13:43:19.539] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.028704 .. 46.500001
[13:43:19.617] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 56 (-1/-1) hits flags = 528 (plus default)
[13:43:19.627] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:43:19.627] <TB0>     INFO:     run 1 of 1
[13:43:19.627] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:19.976] <TB0>     INFO: Expecting 1397760 events.
[13:44:00.240] <TB0>     INFO: 1066160 events read in total (39547ms).
[13:44:13.567] <TB0>     INFO: 1397760 events read in total (52874ms).
[13:44:13.583] <TB0>     INFO: Test took 53956ms.
[13:44:13.620] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:13.700] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:14.679] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:15.657] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:16.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:17.606] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:18.577] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:19.556] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:20.537] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:21.511] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:22.485] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:23.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:24.430] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:25.398] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:26.378] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:27.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:28.321] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:29.304] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357158912
[13:44:29.388] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:44:29.389] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:44:29.400] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:29.400] <TB0>     INFO:     run 1 of 1
[13:44:29.400] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:29.751] <TB0>     INFO: Expecting 1364480 events.
[13:45:11.250] <TB0>     INFO: 1075832 events read in total (40784ms).
[13:45:23.176] <TB0>     INFO: 1364480 events read in total (52710ms).
[13:45:23.190] <TB0>     INFO: Test took 53790ms.
[13:45:23.230] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:23.307] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:45:24.339] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:45:25.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:45:26.366] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:45:27.393] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:45:28.397] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:45:29.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:45:30.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:45:31.475] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:45:32.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:45:33.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:45:34.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:45:35.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:45:36.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:45:37.583] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:45:38.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:45:39.605] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358895616
[13:45:39.637] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C0.dat
[13:45:39.637] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C1.dat
[13:45:39.638] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C2.dat
[13:45:39.638] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C3.dat
[13:45:39.638] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C4.dat
[13:45:39.638] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C5.dat
[13:45:39.638] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C6.dat
[13:45:39.638] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C7.dat
[13:45:39.638] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C8.dat
[13:45:39.638] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C9.dat
[13:45:39.638] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C10.dat
[13:45:39.638] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C11.dat
[13:45:39.638] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C12.dat
[13:45:39.639] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C13.dat
[13:45:39.639] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C14.dat
[13:45:39.639] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C15.dat
[13:45:39.639] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C0.dat
[13:45:39.646] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C1.dat
[13:45:39.653] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C2.dat
[13:45:39.660] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C3.dat
[13:45:39.668] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C4.dat
[13:45:39.675] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C5.dat
[13:45:39.682] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C6.dat
[13:45:39.689] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C7.dat
[13:45:39.695] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C8.dat
[13:45:39.702] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C9.dat
[13:45:39.709] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C10.dat
[13:45:39.716] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C11.dat
[13:45:39.723] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C12.dat
[13:45:39.730] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C13.dat
[13:45:39.737] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C14.dat
[13:45:39.744] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//trimParameters35_C15.dat
[13:45:39.750] <TB0>     INFO: PixTestTrim::trimTest() done
[13:45:39.750] <TB0>     INFO: vtrim:      68 110 102  65  80  92  95  84 102 106  97 126 106 109  96  87 
[13:45:39.750] <TB0>     INFO: vthrcomp:   95  93 102  94  87  77  97  84  91  94  88  95  90  90  95  99 
[13:45:39.750] <TB0>     INFO: vcal mean:  35.08  35.00  34.97  35.17  35.00  35.00  34.95  34.96  35.02  34.96  35.00  34.94  34.94  35.00  35.00  34.96 
[13:45:39.751] <TB0>     INFO: vcal RMS:    0.90   0.85   0.83   1.20   0.78   0.74   0.99   0.78   0.82   0.83   0.76   0.84   0.78   1.00   0.83   0.81 
[13:45:39.751] <TB0>     INFO: bits mean:   7.45   8.44   9.55   6.83   8.97   8.70   9.95   9.59   8.66   9.63   8.70   9.40   8.87   8.79   9.05   9.39 
[13:45:39.751] <TB0>     INFO: bits RMS:    3.45   3.04   2.73   3.68   2.87   2.41   2.66   2.66   2.82   2.74   2.78   2.60   2.77   2.91   2.83   2.84 
[13:45:39.762] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:39.762] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:45:39.762] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:39.765] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:45:39.765] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:45:39.775] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:45:39.775] <TB0>     INFO:     run 1 of 1
[13:45:39.775] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:40.118] <TB0>     INFO: Expecting 4160000 events.
[13:46:26.841] <TB0>     INFO: 1128750 events read in total (46008ms).
[13:47:11.853] <TB0>     INFO: 2245820 events read in total (91020ms).
[13:47:57.904] <TB0>     INFO: 3351225 events read in total (137071ms).
[13:48:31.192] <TB0>     INFO: 4160000 events read in total (170359ms).
[13:48:31.252] <TB0>     INFO: Test took 171477ms.
[13:48:31.388] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:31.650] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:33.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:35.422] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:37.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:39.212] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:41.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:42.950] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:44.793] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:46.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:48.539] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:50.408] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:52.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:54.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:56.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:57.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:59.777] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:01.646] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296173568
[13:49:01.647] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:49:01.721] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:49:01.721] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[13:49:01.732] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:49:01.732] <TB0>     INFO:     run 1 of 1
[13:49:01.732] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:02.075] <TB0>     INFO: Expecting 3390400 events.
[13:49:50.129] <TB0>     INFO: 1201770 events read in total (47339ms).
[13:50:36.715] <TB0>     INFO: 2383875 events read in total (93926ms).
[13:51:17.226] <TB0>     INFO: 3390400 events read in total (134437ms).
[13:51:17.283] <TB0>     INFO: Test took 135551ms.
[13:51:17.380] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:17.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:19.269] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:20.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:22.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:24.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:26.141] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:27.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:29.522] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:31.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:32.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:34.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:36.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:38.017] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:39.744] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:41.426] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:43.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:44.744] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296173568
[13:51:44.745] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:51:44.818] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:51:44.818] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[13:51:44.829] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:51:44.829] <TB0>     INFO:     run 1 of 1
[13:51:44.829] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:45.173] <TB0>     INFO: Expecting 3182400 events.
[13:52:34.997] <TB0>     INFO: 1248370 events read in total (49109ms).
[13:53:22.829] <TB0>     INFO: 2472500 events read in total (96941ms).
[13:53:51.142] <TB0>     INFO: 3182400 events read in total (125254ms).
[13:53:51.177] <TB0>     INFO: Test took 126348ms.
[13:53:51.255] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:51.393] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:53.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:54.712] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:56.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:57.980] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:59.657] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:01.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:03.066] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:04.781] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:06.440] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:08.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:09.656] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:11.233] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:12.849] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:14.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:15.002] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:17.595] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357183488
[13:54:17.596] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:54:17.671] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:54:17.671] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[13:54:17.682] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:54:17.682] <TB0>     INFO:     run 1 of 1
[13:54:17.682] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:18.025] <TB0>     INFO: Expecting 3182400 events.
[13:55:07.762] <TB0>     INFO: 1247820 events read in total (49022ms).
[13:55:56.514] <TB0>     INFO: 2471020 events read in total (97774ms).
[13:56:25.194] <TB0>     INFO: 3182400 events read in total (126454ms).
[13:56:25.232] <TB0>     INFO: Test took 127550ms.
[13:56:25.310] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:25.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:27.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:28.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:30.487] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:32.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:33.836] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:35.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:37.225] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:38.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:40.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:42.228] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:43.906] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:45.598] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:47.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:49.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:50.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:52.625] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360173568
[13:56:52.626] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:56:52.705] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:56:52.705] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[13:56:52.716] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:56:52.716] <TB0>     INFO:     run 1 of 1
[13:56:52.716] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:53.069] <TB0>     INFO: Expecting 3161600 events.
[13:57:44.570] <TB0>     INFO: 1252400 events read in total (50781ms).
[13:58:36.804] <TB0>     INFO: 2479855 events read in total (103015ms).
[13:59:04.142] <TB0>     INFO: 3161600 events read in total (130353ms).
[13:59:04.183] <TB0>     INFO: Test took 131467ms.
[13:59:04.269] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:59:04.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:06.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:07.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:09.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:10.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:12.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:14.009] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:15.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:17.307] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:18.906] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:20.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:22.288] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:24.198] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:26.131] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:27.712] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:29.294] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:30.875] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360173568
[13:59:30.876] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.99779, thr difference RMS: 1.51461
[13:59:30.877] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.12725, thr difference RMS: 1.69104
[13:59:30.877] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.00734, thr difference RMS: 1.62705
[13:59:30.877] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.76194, thr difference RMS: 1.93223
[13:59:30.877] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.37274, thr difference RMS: 1.26582
[13:59:30.878] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.44083, thr difference RMS: 1.17665
[13:59:30.878] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.60356, thr difference RMS: 1.52785
[13:59:30.878] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.21469, thr difference RMS: 1.20066
[13:59:30.878] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.70297, thr difference RMS: 1.60785
[13:59:30.879] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.22635, thr difference RMS: 1.63157
[13:59:30.879] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.44734, thr difference RMS: 1.366
[13:59:30.879] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.94961, thr difference RMS: 1.51776
[13:59:30.879] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.10546, thr difference RMS: 1.4542
[13:59:30.879] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.06103, thr difference RMS: 1.53671
[13:59:30.880] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.74003, thr difference RMS: 1.54092
[13:59:30.880] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.63102, thr difference RMS: 1.55759
[13:59:30.880] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.02394, thr difference RMS: 1.52163
[13:59:30.880] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.03347, thr difference RMS: 1.70323
[13:59:30.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.93519, thr difference RMS: 1.61656
[13:59:30.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.75609, thr difference RMS: 1.91344
[13:59:30.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.41649, thr difference RMS: 1.25615
[13:59:30.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.46209, thr difference RMS: 1.18632
[13:59:30.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.59695, thr difference RMS: 1.5267
[13:59:30.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.1659, thr difference RMS: 1.18591
[13:59:30.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.65141, thr difference RMS: 1.62129
[13:59:30.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.11883, thr difference RMS: 1.63033
[13:59:30.882] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.43338, thr difference RMS: 1.36087
[13:59:30.883] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.85832, thr difference RMS: 1.49404
[13:59:30.883] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.05333, thr difference RMS: 1.44115
[13:59:30.883] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.91465, thr difference RMS: 1.53636
[13:59:30.883] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.68747, thr difference RMS: 1.52926
[13:59:30.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.71569, thr difference RMS: 1.54174
[13:59:30.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.20039, thr difference RMS: 1.49901
[13:59:30.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.99847, thr difference RMS: 1.6848
[13:59:30.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.90422, thr difference RMS: 1.6247
[13:59:30.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.87218, thr difference RMS: 1.90951
[13:59:30.885] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.58345, thr difference RMS: 1.2527
[13:59:30.885] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.58476, thr difference RMS: 1.17609
[13:59:30.885] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.69459, thr difference RMS: 1.50567
[13:59:30.885] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.26992, thr difference RMS: 1.18777
[13:59:30.886] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.65627, thr difference RMS: 1.60354
[13:59:30.886] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.13314, thr difference RMS: 1.60495
[13:59:30.886] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.48272, thr difference RMS: 1.34302
[13:59:30.886] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.85095, thr difference RMS: 1.48872
[13:59:30.886] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.12611, thr difference RMS: 1.43639
[13:59:30.887] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.86294, thr difference RMS: 1.53813
[13:59:30.887] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.69678, thr difference RMS: 1.54203
[13:59:30.887] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.88167, thr difference RMS: 1.53245
[13:59:30.887] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.20931, thr difference RMS: 1.47498
[13:59:30.888] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.93484, thr difference RMS: 1.69374
[13:59:30.888] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.02785, thr difference RMS: 1.63766
[13:59:30.888] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.96123, thr difference RMS: 1.91245
[13:59:30.888] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.68993, thr difference RMS: 1.25142
[13:59:30.888] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.57413, thr difference RMS: 1.15251
[13:59:30.889] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.82966, thr difference RMS: 1.51155
[13:59:30.889] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.29169, thr difference RMS: 1.17238
[13:59:30.889] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.61613, thr difference RMS: 1.60682
[13:59:30.889] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.14085, thr difference RMS: 1.61085
[13:59:30.890] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.49284, thr difference RMS: 1.35516
[13:59:30.890] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.82107, thr difference RMS: 1.48341
[13:59:30.890] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.18433, thr difference RMS: 1.44158
[13:59:30.890] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.80611, thr difference RMS: 1.54064
[13:59:30.890] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.64485, thr difference RMS: 1.52882
[13:59:30.891] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.97445, thr difference RMS: 1.50703
[13:59:30.996] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[13:59:30.000] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2007 seconds
[13:59:30.000] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:59:31.711] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:59:31.711] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:59:31.713] <TB0>     INFO: ######################################################################
[13:59:31.713] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[13:59:31.713] <TB0>     INFO: ######################################################################
[13:59:31.714] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:31.714] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:59:31.714] <TB0>     INFO:    ----------------------------------------------------------------------
[13:59:31.714] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:59:31.725] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:59:31.725] <TB0>     INFO:     run 1 of 1
[13:59:31.725] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:32.068] <TB0>     INFO: Expecting 59072000 events.
[14:00:00.808] <TB0>     INFO: 1073600 events read in total (28025ms).
[14:00:29.872] <TB0>     INFO: 2142200 events read in total (57089ms).
[14:01:00.343] <TB0>     INFO: 3214400 events read in total (87560ms).
[14:01:29.370] <TB0>     INFO: 4284400 events read in total (116587ms).
[14:01:58.756] <TB0>     INFO: 5353000 events read in total (145973ms).
[14:02:27.859] <TB0>     INFO: 6425800 events read in total (175076ms).
[14:02:58.035] <TB0>     INFO: 7494400 events read in total (205252ms).
[14:03:27.028] <TB0>     INFO: 8563600 events read in total (234245ms).
[14:03:55.981] <TB0>     INFO: 9636000 events read in total (263198ms).
[14:04:25.444] <TB0>     INFO: 10704600 events read in total (292661ms).
[14:04:54.488] <TB0>     INFO: 11775800 events read in total (321705ms).
[14:05:23.539] <TB0>     INFO: 12846000 events read in total (350756ms).
[14:05:52.410] <TB0>     INFO: 13914800 events read in total (379627ms).
[14:06:21.530] <TB0>     INFO: 14987200 events read in total (408747ms).
[14:06:50.494] <TB0>     INFO: 16056400 events read in total (437711ms).
[14:07:19.521] <TB0>     INFO: 17124800 events read in total (466738ms).
[14:07:49.981] <TB0>     INFO: 18197000 events read in total (497198ms).
[14:08:20.240] <TB0>     INFO: 19265800 events read in total (527457ms).
[14:08:49.793] <TB0>     INFO: 20335800 events read in total (557010ms).
[14:09:18.769] <TB0>     INFO: 21408200 events read in total (585986ms).
[14:09:47.679] <TB0>     INFO: 22476800 events read in total (614896ms).
[14:10:16.755] <TB0>     INFO: 23546800 events read in total (643972ms).
[14:10:46.658] <TB0>     INFO: 24617600 events read in total (673875ms).
[14:11:16.468] <TB0>     INFO: 25686600 events read in total (703685ms).
[14:11:46.809] <TB0>     INFO: 26758600 events read in total (734026ms).
[14:12:16.748] <TB0>     INFO: 27828400 events read in total (763965ms).
[14:12:46.843] <TB0>     INFO: 28897000 events read in total (794060ms).
[14:13:16.402] <TB0>     INFO: 29969400 events read in total (823619ms).
[14:13:46.180] <TB0>     INFO: 31037800 events read in total (853397ms).
[14:14:15.121] <TB0>     INFO: 32106400 events read in total (882338ms).
[14:14:43.976] <TB0>     INFO: 33178400 events read in total (911193ms).
[14:15:12.762] <TB0>     INFO: 34246800 events read in total (939979ms).
[14:15:42.418] <TB0>     INFO: 35316600 events read in total (969635ms).
[14:16:12.270] <TB0>     INFO: 36388800 events read in total (999487ms).
[14:16:41.201] <TB0>     INFO: 37457000 events read in total (1028418ms).
[14:17:09.929] <TB0>     INFO: 38526000 events read in total (1057146ms).
[14:17:38.753] <TB0>     INFO: 39596200 events read in total (1085970ms).
[14:18:07.559] <TB0>     INFO: 40665000 events read in total (1114776ms).
[14:18:36.344] <TB0>     INFO: 41733800 events read in total (1143561ms).
[14:19:05.150] <TB0>     INFO: 42805000 events read in total (1172367ms).
[14:19:33.968] <TB0>     INFO: 43873600 events read in total (1201185ms).
[14:20:02.568] <TB0>     INFO: 44941400 events read in total (1229785ms).
[14:20:31.290] <TB0>     INFO: 46012400 events read in total (1258507ms).
[14:20:59.993] <TB0>     INFO: 47082200 events read in total (1287210ms).
[14:21:28.747] <TB0>     INFO: 48149800 events read in total (1315964ms).
[14:21:57.594] <TB0>     INFO: 49218400 events read in total (1344812ms).
[14:22:26.374] <TB0>     INFO: 50289600 events read in total (1373591ms).
[14:22:55.068] <TB0>     INFO: 51357400 events read in total (1402285ms).
[14:23:23.793] <TB0>     INFO: 52426000 events read in total (1431010ms).
[14:23:52.665] <TB0>     INFO: 53497200 events read in total (1459882ms).
[14:24:21.313] <TB0>     INFO: 54565400 events read in total (1488530ms).
[14:24:50.118] <TB0>     INFO: 55633200 events read in total (1517335ms).
[14:25:19.014] <TB0>     INFO: 56702800 events read in total (1546231ms).
[14:25:47.001] <TB0>     INFO: 57774000 events read in total (1575218ms).
[14:26:16.836] <TB0>     INFO: 58842400 events read in total (1604053ms).
[14:26:23.262] <TB0>     INFO: 59072000 events read in total (1610479ms).
[14:26:23.283] <TB0>     INFO: Test took 1611559ms.
[14:26:23.341] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:23.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:23.465] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:24.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:24.632] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:25.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:25.806] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:26.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:26.977] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:28.124] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:28.124] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:29.277] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:29.277] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:30.441] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:30.441] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:31.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:31.585] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:32.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:32.747] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:33.924] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:33.924] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:35.059] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:35.059] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:36.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:36.206] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:37.383] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:37.383] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:38.505] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:38.505] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:39.678] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:39.678] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:40.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:40.856] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:26:42.034] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500695040
[14:26:42.074] <TB0>     INFO: PixTestScurves::scurves() done 
[14:26:42.074] <TB0>     INFO: Vcal mean:  35.12  35.09  35.07  35.34  35.06  35.07  35.09  35.03  35.11  35.10  35.09  35.06  35.07  35.14  35.13  35.09 
[14:26:42.074] <TB0>     INFO: Vcal RMS:    0.78   0.72   0.69   1.09   0.63   0.59   0.88   0.64   0.68   0.68   0.62   0.73   0.63   0.91   0.70   0.69 
[14:26:42.075] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:26:42.148] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:26:42.148] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:26:42.148] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:26:42.148] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:26:42.148] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:26:42.148] <TB0>     INFO: ######################################################################
[14:26:42.148] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:26:42.148] <TB0>     INFO: ######################################################################
[14:26:42.151] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:26:42.511] <TB0>     INFO: Expecting 41600 events.
[14:26:46.579] <TB0>     INFO: 41600 events read in total (3344ms).
[14:26:46.580] <TB0>     INFO: Test took 4429ms.
[14:26:46.588] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:46.588] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:26:46.588] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:26:46.593] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [6, 2, 3] has eff 0/10
[14:26:46.593] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [6, 2, 3]
[14:26:46.594] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 35, 16] has eff 0/10
[14:26:46.594] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 35, 16]
[14:26:46.596] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[14:26:46.597] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:26:46.597] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:26:46.597] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:26:46.938] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:26:47.282] <TB0>     INFO: Expecting 41600 events.
[14:26:51.375] <TB0>     INFO: 41600 events read in total (3378ms).
[14:26:51.375] <TB0>     INFO: Test took 4437ms.
[14:26:51.383] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:51.383] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:26:51.383] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:26:51.388] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.854
[14:26:51.388] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 168
[14:26:51.388] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.921
[14:26:51.388] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:26:51.389] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.951
[14:26:51.389] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 176
[14:26:51.389] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.481
[14:26:51.389] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 181
[14:26:51.389] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.968
[14:26:51.389] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[14:26:51.389] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.237
[14:26:51.389] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[14:26:51.389] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.933
[14:26:51.389] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[14:26:51.389] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.362
[14:26:51.389] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 169
[14:26:51.389] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.048
[14:26:51.390] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 188
[14:26:51.390] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.199
[14:26:51.390] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 173
[14:26:51.390] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.492
[14:26:51.390] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 188
[14:26:51.390] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.146
[14:26:51.390] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[14:26:51.390] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.289
[14:26:51.390] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 185
[14:26:51.390] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.362
[14:26:51.390] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 174
[14:26:51.390] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.632
[14:26:51.390] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 192
[14:26:51.391] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.245
[14:26:51.391] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[14:26:51.391] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:26:51.391] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:26:51.391] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:26:51.482] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:26:51.826] <TB0>     INFO: Expecting 41600 events.
[14:26:55.936] <TB0>     INFO: 41600 events read in total (3395ms).
[14:26:55.937] <TB0>     INFO: Test took 4455ms.
[14:26:55.944] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:55.945] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:26:55.945] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:26:55.948] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:26:55.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 0
[14:26:55.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.9045
[14:26:55.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 58
[14:26:55.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.1697
[14:26:55.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,24] phvalue 76
[14:26:55.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2247
[14:26:55.949] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 73
[14:26:55.950] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.2953
[14:26:55.950] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 74
[14:26:55.950] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0471
[14:26:55.950] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 70
[14:26:55.950] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.9939
[14:26:55.950] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 82
[14:26:55.950] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.9799
[14:26:55.950] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 76
[14:26:55.950] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.6317
[14:26:55.950] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 71
[14:26:55.950] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.3683
[14:26:55.950] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 83
[14:26:55.951] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.5073
[14:26:55.951] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,49] phvalue 72
[14:26:55.951] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.9893
[14:26:55.951] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 85
[14:26:55.951] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.1246
[14:26:55.951] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,50] phvalue 70
[14:26:55.951] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 96.4581
[14:26:55.951] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,66] phvalue 97
[14:26:55.951] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8182
[14:26:55.951] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 77
[14:26:55.951] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.2064
[14:26:55.951] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 90
[14:26:55.952] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0716
[14:26:55.952] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 79
[14:26:55.956] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 0 0
[14:26:56.365] <TB0>     INFO: Expecting 2560 events.
[14:26:57.322] <TB0>     INFO: 2560 events read in total (242ms).
[14:26:57.322] <TB0>     INFO: Test took 1366ms.
[14:26:57.322] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:26:57.322] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 24, 1 1
[14:26:57.830] <TB0>     INFO: Expecting 2560 events.
[14:26:58.786] <TB0>     INFO: 2560 events read in total (242ms).
[14:26:58.787] <TB0>     INFO: Test took 1465ms.
[14:26:58.789] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:26:58.789] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 2 2
[14:26:59.297] <TB0>     INFO: Expecting 2560 events.
[14:27:00.253] <TB0>     INFO: 2560 events read in total (241ms).
[14:27:00.254] <TB0>     INFO: Test took 1465ms.
[14:27:00.254] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:00.254] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 3 3
[14:27:00.763] <TB0>     INFO: Expecting 2560 events.
[14:27:01.720] <TB0>     INFO: 2560 events read in total (243ms).
[14:27:01.721] <TB0>     INFO: Test took 1467ms.
[14:27:01.721] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:01.721] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[14:27:02.228] <TB0>     INFO: Expecting 2560 events.
[14:27:03.186] <TB0>     INFO: 2560 events read in total (243ms).
[14:27:03.186] <TB0>     INFO: Test took 1465ms.
[14:27:03.186] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:03.187] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 5 5
[14:27:03.694] <TB0>     INFO: Expecting 2560 events.
[14:27:04.653] <TB0>     INFO: 2560 events read in total (242ms).
[14:27:04.653] <TB0>     INFO: Test took 1466ms.
[14:27:04.654] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:04.654] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 6 6
[14:27:05.161] <TB0>     INFO: Expecting 2560 events.
[14:27:06.119] <TB0>     INFO: 2560 events read in total (243ms).
[14:27:06.119] <TB0>     INFO: Test took 1465ms.
[14:27:06.120] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:06.120] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 7 7
[14:27:06.627] <TB0>     INFO: Expecting 2560 events.
[14:27:07.583] <TB0>     INFO: 2560 events read in total (242ms).
[14:27:07.584] <TB0>     INFO: Test took 1464ms.
[14:27:07.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:07.584] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 8 8
[14:27:08.092] <TB0>     INFO: Expecting 2560 events.
[14:27:09.049] <TB0>     INFO: 2560 events read in total (242ms).
[14:27:09.050] <TB0>     INFO: Test took 1466ms.
[14:27:09.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:09.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 49, 9 9
[14:27:09.557] <TB0>     INFO: Expecting 2560 events.
[14:27:10.514] <TB0>     INFO: 2560 events read in total (242ms).
[14:27:10.515] <TB0>     INFO: Test took 1463ms.
[14:27:10.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:10.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 10 10
[14:27:11.023] <TB0>     INFO: Expecting 2560 events.
[14:27:11.981] <TB0>     INFO: 2560 events read in total (243ms).
[14:27:11.982] <TB0>     INFO: Test took 1466ms.
[14:27:11.982] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:11.982] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 50, 11 11
[14:27:12.490] <TB0>     INFO: Expecting 2560 events.
[14:27:13.446] <TB0>     INFO: 2560 events read in total (241ms).
[14:27:13.447] <TB0>     INFO: Test took 1465ms.
[14:27:13.447] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:13.447] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 66, 12 12
[14:27:13.954] <TB0>     INFO: Expecting 2560 events.
[14:27:14.916] <TB0>     INFO: 2560 events read in total (247ms).
[14:27:14.917] <TB0>     INFO: Test took 1470ms.
[14:27:14.917] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:14.917] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 13 13
[14:27:15.424] <TB0>     INFO: Expecting 2560 events.
[14:27:16.382] <TB0>     INFO: 2560 events read in total (243ms).
[14:27:16.382] <TB0>     INFO: Test took 1465ms.
[14:27:16.383] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:16.383] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 14 14
[14:27:16.890] <TB0>     INFO: Expecting 2560 events.
[14:27:17.848] <TB0>     INFO: 2560 events read in total (243ms).
[14:27:17.849] <TB0>     INFO: Test took 1466ms.
[14:27:17.849] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:17.849] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 15 15
[14:27:18.356] <TB0>     INFO: Expecting 2560 events.
[14:27:19.315] <TB0>     INFO: 2560 events read in total (244ms).
[14:27:19.315] <TB0>     INFO: Test took 1466ms.
[14:27:19.315] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:27:19.315] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:27:19.315] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[14:27:19.315] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:27:19.315] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:27:19.315] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:27:19.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:27:19.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:27:19.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:27:19.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:27:19.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:27:19.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:27:19.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:27:19.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:27:19.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:27:19.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[14:27:19.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:27:19.318] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:27:19.827] <TB0>     INFO: Expecting 655360 events.
[14:27:31.569] <TB0>     INFO: 655360 events read in total (11027ms).
[14:27:31.580] <TB0>     INFO: Expecting 655360 events.
[14:27:43.236] <TB0>     INFO: 655360 events read in total (11085ms).
[14:27:43.251] <TB0>     INFO: Expecting 655360 events.
[14:27:54.853] <TB0>     INFO: 655360 events read in total (11037ms).
[14:27:54.874] <TB0>     INFO: Expecting 655360 events.
[14:28:06.345] <TB0>     INFO: 655360 events read in total (10915ms).
[14:28:06.369] <TB0>     INFO: Expecting 655360 events.
[14:28:17.798] <TB0>     INFO: 655360 events read in total (10870ms).
[14:28:17.826] <TB0>     INFO: Expecting 655360 events.
[14:28:29.463] <TB0>     INFO: 655360 events read in total (11085ms).
[14:28:29.495] <TB0>     INFO: Expecting 655360 events.
[14:28:41.128] <TB0>     INFO: 655360 events read in total (11083ms).
[14:28:41.165] <TB0>     INFO: Expecting 655360 events.
[14:28:52.545] <TB0>     INFO: 655360 events read in total (10835ms).
[14:28:52.593] <TB0>     INFO: Expecting 655360 events.
[14:29:04.217] <TB0>     INFO: 655360 events read in total (11088ms).
[14:29:04.261] <TB0>     INFO: Expecting 655360 events.
[14:29:15.932] <TB0>     INFO: 655360 events read in total (11131ms).
[14:29:15.981] <TB0>     INFO: Expecting 655360 events.
[14:29:27.662] <TB0>     INFO: 655360 events read in total (11148ms).
[14:29:27.715] <TB0>     INFO: Expecting 655360 events.
[14:29:39.416] <TB0>     INFO: 655360 events read in total (11173ms).
[14:29:39.473] <TB0>     INFO: Expecting 655360 events.
[14:29:51.104] <TB0>     INFO: 655360 events read in total (11104ms).
[14:29:51.167] <TB0>     INFO: Expecting 655360 events.
[14:30:02.777] <TB0>     INFO: 655360 events read in total (11083ms).
[14:30:02.853] <TB0>     INFO: Expecting 655360 events.
[14:30:14.500] <TB0>     INFO: 655360 events read in total (11120ms).
[14:30:14.618] <TB0>     INFO: Expecting 655360 events.
[14:30:26.291] <TB0>     INFO: 655360 events read in total (11146ms).
[14:30:26.367] <TB0>     INFO: Test took 187049ms.
[14:30:26.462] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:30:26.769] <TB0>     INFO: Expecting 655360 events.
[14:30:38.570] <TB0>     INFO: 655360 events read in total (11086ms).
[14:30:38.581] <TB0>     INFO: Expecting 655360 events.
[14:30:50.212] <TB0>     INFO: 655360 events read in total (11065ms).
[14:30:50.227] <TB0>     INFO: Expecting 655360 events.
[14:31:01.859] <TB0>     INFO: 655360 events read in total (11067ms).
[14:31:01.879] <TB0>     INFO: Expecting 655360 events.
[14:31:13.490] <TB0>     INFO: 655360 events read in total (11048ms).
[14:31:13.514] <TB0>     INFO: Expecting 655360 events.
[14:31:25.140] <TB0>     INFO: 655360 events read in total (11067ms).
[14:31:25.171] <TB0>     INFO: Expecting 655360 events.
[14:31:36.798] <TB0>     INFO: 655360 events read in total (11081ms).
[14:31:36.830] <TB0>     INFO: Expecting 655360 events.
[14:31:48.445] <TB0>     INFO: 655360 events read in total (11066ms).
[14:31:48.485] <TB0>     INFO: Expecting 655360 events.
[14:32:00.100] <TB0>     INFO: 655360 events read in total (11078ms).
[14:32:00.140] <TB0>     INFO: Expecting 655360 events.
[14:32:11.779] <TB0>     INFO: 655360 events read in total (11101ms).
[14:32:11.826] <TB0>     INFO: Expecting 655360 events.
[14:32:23.476] <TB0>     INFO: 655360 events read in total (11116ms).
[14:32:23.527] <TB0>     INFO: Expecting 655360 events.
[14:32:35.160] <TB0>     INFO: 655360 events read in total (11107ms).
[14:32:35.216] <TB0>     INFO: Expecting 655360 events.
[14:32:46.837] <TB0>     INFO: 655360 events read in total (11094ms).
[14:32:46.894] <TB0>     INFO: Expecting 655360 events.
[14:32:58.510] <TB0>     INFO: 655360 events read in total (11089ms).
[14:32:58.572] <TB0>     INFO: Expecting 655360 events.
[14:33:10.186] <TB0>     INFO: 655360 events read in total (11085ms).
[14:33:10.261] <TB0>     INFO: Expecting 655360 events.
[14:33:21.849] <TB0>     INFO: 655360 events read in total (11061ms).
[14:33:21.979] <TB0>     INFO: Expecting 655360 events.
[14:33:33.663] <TB0>     INFO: 655360 events read in total (11157ms).
[14:33:33.742] <TB0>     INFO: Test took 187280ms.
[14:33:33.921] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:33.921] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:33:33.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:33.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:33:33.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:33.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:33:33.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:33.923] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:33:33.923] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:33.923] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:33:33.923] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:33.924] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:33:33.924] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:33.924] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:33:33.924] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:33.924] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:33:33.924] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:33.925] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:33:33.925] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:33.925] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:33:33.925] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:33.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:33:33.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:33.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:33:33.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:33.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:33:33.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:33.927] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:33:33.927] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:33.927] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:33:33.927] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:33:33.928] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:33:33.928] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:33.935] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:33.943] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:33.950] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:33.957] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:33:33.965] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:33:33.972] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:33:33.980] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:33:33.987] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:33:33.994] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:33.001] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:34.008] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:34.016] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:34.023] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:34.031] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:34.038] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:34.045] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:34.052] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:34.059] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:34.067] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:34.074] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:33:34.081] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:33:34.116] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C0.dat
[14:33:34.116] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C1.dat
[14:33:34.117] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C2.dat
[14:33:34.117] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C3.dat
[14:33:34.117] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C4.dat
[14:33:34.117] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C5.dat
[14:33:34.117] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C6.dat
[14:33:34.117] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C7.dat
[14:33:34.117] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C8.dat
[14:33:34.118] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C9.dat
[14:33:34.118] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C10.dat
[14:33:34.118] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C11.dat
[14:33:34.118] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C12.dat
[14:33:34.118] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C13.dat
[14:33:34.118] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C14.dat
[14:33:34.118] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//dacParameters35_C15.dat
[14:33:34.465] <TB0>     INFO: Expecting 41600 events.
[14:33:38.289] <TB0>     INFO: 41600 events read in total (3109ms).
[14:33:38.289] <TB0>     INFO: Test took 4167ms.
[14:33:38.970] <TB0>     INFO: Expecting 41600 events.
[14:33:42.797] <TB0>     INFO: 41600 events read in total (3113ms).
[14:33:42.798] <TB0>     INFO: Test took 4200ms.
[14:33:43.449] <TB0>     INFO: Expecting 41600 events.
[14:33:47.289] <TB0>     INFO: 41600 events read in total (3125ms).
[14:33:47.290] <TB0>     INFO: Test took 4186ms.
[14:33:47.593] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:47.725] <TB0>     INFO: Expecting 2560 events.
[14:33:48.687] <TB0>     INFO: 2560 events read in total (247ms).
[14:33:48.688] <TB0>     INFO: Test took 1095ms.
[14:33:48.692] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:49.196] <TB0>     INFO: Expecting 2560 events.
[14:33:50.154] <TB0>     INFO: 2560 events read in total (243ms).
[14:33:50.155] <TB0>     INFO: Test took 1463ms.
[14:33:50.157] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:50.665] <TB0>     INFO: Expecting 2560 events.
[14:33:51.623] <TB0>     INFO: 2560 events read in total (243ms).
[14:33:51.624] <TB0>     INFO: Test took 1467ms.
[14:33:51.626] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:52.132] <TB0>     INFO: Expecting 2560 events.
[14:33:53.091] <TB0>     INFO: 2560 events read in total (244ms).
[14:33:53.092] <TB0>     INFO: Test took 1466ms.
[14:33:53.093] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:53.602] <TB0>     INFO: Expecting 2560 events.
[14:33:54.559] <TB0>     INFO: 2560 events read in total (243ms).
[14:33:54.560] <TB0>     INFO: Test took 1467ms.
[14:33:54.562] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:55.067] <TB0>     INFO: Expecting 2560 events.
[14:33:56.027] <TB0>     INFO: 2560 events read in total (245ms).
[14:33:56.027] <TB0>     INFO: Test took 1465ms.
[14:33:56.029] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:56.536] <TB0>     INFO: Expecting 2560 events.
[14:33:57.495] <TB0>     INFO: 2560 events read in total (244ms).
[14:33:57.495] <TB0>     INFO: Test took 1466ms.
[14:33:57.498] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:58.013] <TB0>     INFO: Expecting 2560 events.
[14:33:58.972] <TB0>     INFO: 2560 events read in total (244ms).
[14:33:58.973] <TB0>     INFO: Test took 1475ms.
[14:33:58.974] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:33:59.482] <TB0>     INFO: Expecting 2560 events.
[14:34:00.441] <TB0>     INFO: 2560 events read in total (244ms).
[14:34:00.442] <TB0>     INFO: Test took 1468ms.
[14:34:00.444] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:00.950] <TB0>     INFO: Expecting 2560 events.
[14:34:01.906] <TB0>     INFO: 2560 events read in total (241ms).
[14:34:01.907] <TB0>     INFO: Test took 1463ms.
[14:34:01.909] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:02.421] <TB0>     INFO: Expecting 2560 events.
[14:34:03.383] <TB0>     INFO: 2560 events read in total (245ms).
[14:34:03.383] <TB0>     INFO: Test took 1474ms.
[14:34:03.385] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:03.892] <TB0>     INFO: Expecting 2560 events.
[14:34:04.851] <TB0>     INFO: 2560 events read in total (243ms).
[14:34:04.852] <TB0>     INFO: Test took 1467ms.
[14:34:04.854] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:05.360] <TB0>     INFO: Expecting 2560 events.
[14:34:06.319] <TB0>     INFO: 2560 events read in total (244ms).
[14:34:06.320] <TB0>     INFO: Test took 1466ms.
[14:34:06.323] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:06.828] <TB0>     INFO: Expecting 2560 events.
[14:34:07.787] <TB0>     INFO: 2560 events read in total (244ms).
[14:34:07.787] <TB0>     INFO: Test took 1464ms.
[14:34:07.791] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:08.296] <TB0>     INFO: Expecting 2560 events.
[14:34:09.254] <TB0>     INFO: 2560 events read in total (243ms).
[14:34:09.254] <TB0>     INFO: Test took 1463ms.
[14:34:09.258] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:09.762] <TB0>     INFO: Expecting 2560 events.
[14:34:10.724] <TB0>     INFO: 2560 events read in total (247ms).
[14:34:10.726] <TB0>     INFO: Test took 1468ms.
[14:34:10.728] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:11.234] <TB0>     INFO: Expecting 2560 events.
[14:34:12.193] <TB0>     INFO: 2560 events read in total (244ms).
[14:34:12.193] <TB0>     INFO: Test took 1465ms.
[14:34:12.197] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:12.702] <TB0>     INFO: Expecting 2560 events.
[14:34:13.662] <TB0>     INFO: 2560 events read in total (245ms).
[14:34:13.662] <TB0>     INFO: Test took 1465ms.
[14:34:13.664] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:14.177] <TB0>     INFO: Expecting 2560 events.
[14:34:15.136] <TB0>     INFO: 2560 events read in total (245ms).
[14:34:15.136] <TB0>     INFO: Test took 1472ms.
[14:34:15.138] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:15.645] <TB0>     INFO: Expecting 2560 events.
[14:34:16.603] <TB0>     INFO: 2560 events read in total (244ms).
[14:34:16.603] <TB0>     INFO: Test took 1465ms.
[14:34:16.607] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:17.112] <TB0>     INFO: Expecting 2560 events.
[14:34:18.070] <TB0>     INFO: 2560 events read in total (243ms).
[14:34:18.071] <TB0>     INFO: Test took 1464ms.
[14:34:18.074] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:18.579] <TB0>     INFO: Expecting 2560 events.
[14:34:19.539] <TB0>     INFO: 2560 events read in total (245ms).
[14:34:19.539] <TB0>     INFO: Test took 1465ms.
[14:34:19.541] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:20.049] <TB0>     INFO: Expecting 2560 events.
[14:34:21.008] <TB0>     INFO: 2560 events read in total (244ms).
[14:34:21.008] <TB0>     INFO: Test took 1467ms.
[14:34:21.010] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:21.528] <TB0>     INFO: Expecting 2560 events.
[14:34:22.488] <TB0>     INFO: 2560 events read in total (245ms).
[14:34:22.489] <TB0>     INFO: Test took 1479ms.
[14:34:22.491] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:22.997] <TB0>     INFO: Expecting 2560 events.
[14:34:23.957] <TB0>     INFO: 2560 events read in total (245ms).
[14:34:23.957] <TB0>     INFO: Test took 1466ms.
[14:34:23.960] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:24.466] <TB0>     INFO: Expecting 2560 events.
[14:34:25.426] <TB0>     INFO: 2560 events read in total (245ms).
[14:34:25.427] <TB0>     INFO: Test took 1467ms.
[14:34:25.429] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:25.935] <TB0>     INFO: Expecting 2560 events.
[14:34:26.892] <TB0>     INFO: 2560 events read in total (242ms).
[14:34:26.893] <TB0>     INFO: Test took 1464ms.
[14:34:26.895] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:27.403] <TB0>     INFO: Expecting 2560 events.
[14:34:28.363] <TB0>     INFO: 2560 events read in total (245ms).
[14:34:28.363] <TB0>     INFO: Test took 1468ms.
[14:34:28.365] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:28.872] <TB0>     INFO: Expecting 2560 events.
[14:34:29.829] <TB0>     INFO: 2560 events read in total (242ms).
[14:34:29.830] <TB0>     INFO: Test took 1465ms.
[14:34:29.833] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:30.339] <TB0>     INFO: Expecting 2560 events.
[14:34:31.301] <TB0>     INFO: 2560 events read in total (247ms).
[14:34:31.301] <TB0>     INFO: Test took 1468ms.
[14:34:31.303] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:31.810] <TB0>     INFO: Expecting 2560 events.
[14:34:32.769] <TB0>     INFO: 2560 events read in total (244ms).
[14:34:32.769] <TB0>     INFO: Test took 1466ms.
[14:34:32.771] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:33.278] <TB0>     INFO: Expecting 2560 events.
[14:34:34.238] <TB0>     INFO: 2560 events read in total (245ms).
[14:34:34.238] <TB0>     INFO: Test took 1467ms.
[14:34:35.263] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[14:34:35.263] <TB0>     INFO: PH scale (per ROC):    79  66  73  77  75  80  74  75  77  74  79  77  74  65  75  80
[14:34:35.263] <TB0>     INFO: PH offset (per ROC):  187 176 176 176 179 164 175 177 166 178 165 176 157 176 162 170
[14:34:35.437] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:34:35.441] <TB0>     INFO: ######################################################################
[14:34:35.441] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:34:35.441] <TB0>     INFO: ######################################################################
[14:34:35.441] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:34:35.452] <TB0>     INFO: scanning low vcal = 10
[14:34:35.795] <TB0>     INFO: Expecting 41600 events.
[14:34:39.564] <TB0>     INFO: 41600 events read in total (3054ms).
[14:34:39.564] <TB0>     INFO: Test took 4112ms.
[14:34:39.566] <TB0>     INFO: scanning low vcal = 20
[14:34:40.073] <TB0>     INFO: Expecting 41600 events.
[14:34:43.889] <TB0>     INFO: 41600 events read in total (3101ms).
[14:34:43.890] <TB0>     INFO: Test took 4324ms.
[14:34:43.892] <TB0>     INFO: scanning low vcal = 30
[14:34:44.399] <TB0>     INFO: Expecting 41600 events.
[14:34:48.157] <TB0>     INFO: 41600 events read in total (3043ms).
[14:34:48.158] <TB0>     INFO: Test took 4266ms.
[14:34:48.160] <TB0>     INFO: scanning low vcal = 40
[14:34:48.664] <TB0>     INFO: Expecting 41600 events.
[14:34:52.904] <TB0>     INFO: 41600 events read in total (3525ms).
[14:34:52.905] <TB0>     INFO: Test took 4745ms.
[14:34:52.908] <TB0>     INFO: scanning low vcal = 50
[14:34:53.333] <TB0>     INFO: Expecting 41600 events.
[14:34:57.591] <TB0>     INFO: 41600 events read in total (3543ms).
[14:34:57.591] <TB0>     INFO: Test took 4683ms.
[14:34:57.595] <TB0>     INFO: scanning low vcal = 60
[14:34:58.017] <TB0>     INFO: Expecting 41600 events.
[14:35:02.261] <TB0>     INFO: 41600 events read in total (3530ms).
[14:35:02.262] <TB0>     INFO: Test took 4667ms.
[14:35:02.265] <TB0>     INFO: scanning low vcal = 70
[14:35:02.688] <TB0>     INFO: Expecting 41600 events.
[14:35:06.958] <TB0>     INFO: 41600 events read in total (3555ms).
[14:35:06.959] <TB0>     INFO: Test took 4694ms.
[14:35:06.962] <TB0>     INFO: scanning low vcal = 80
[14:35:07.381] <TB0>     INFO: Expecting 41600 events.
[14:35:11.662] <TB0>     INFO: 41600 events read in total (3566ms).
[14:35:11.663] <TB0>     INFO: Test took 4701ms.
[14:35:11.665] <TB0>     INFO: scanning low vcal = 90
[14:35:12.091] <TB0>     INFO: Expecting 41600 events.
[14:35:16.339] <TB0>     INFO: 41600 events read in total (3533ms).
[14:35:16.339] <TB0>     INFO: Test took 4674ms.
[14:35:16.343] <TB0>     INFO: scanning low vcal = 100
[14:35:16.768] <TB0>     INFO: Expecting 41600 events.
[14:35:21.179] <TB0>     INFO: 41600 events read in total (3697ms).
[14:35:21.180] <TB0>     INFO: Test took 4837ms.
[14:35:21.182] <TB0>     INFO: scanning low vcal = 110
[14:35:21.609] <TB0>     INFO: Expecting 41600 events.
[14:35:25.867] <TB0>     INFO: 41600 events read in total (3542ms).
[14:35:25.868] <TB0>     INFO: Test took 4686ms.
[14:35:25.871] <TB0>     INFO: scanning low vcal = 120
[14:35:26.297] <TB0>     INFO: Expecting 41600 events.
[14:35:30.584] <TB0>     INFO: 41600 events read in total (3572ms).
[14:35:30.585] <TB0>     INFO: Test took 4714ms.
[14:35:30.588] <TB0>     INFO: scanning low vcal = 130
[14:35:31.012] <TB0>     INFO: Expecting 41600 events.
[14:35:35.288] <TB0>     INFO: 41600 events read in total (3561ms).
[14:35:35.289] <TB0>     INFO: Test took 4701ms.
[14:35:35.293] <TB0>     INFO: scanning low vcal = 140
[14:35:35.715] <TB0>     INFO: Expecting 41600 events.
[14:35:40.006] <TB0>     INFO: 41600 events read in total (3576ms).
[14:35:40.006] <TB0>     INFO: Test took 4713ms.
[14:35:40.010] <TB0>     INFO: scanning low vcal = 150
[14:35:40.433] <TB0>     INFO: Expecting 41600 events.
[14:35:44.715] <TB0>     INFO: 41600 events read in total (3567ms).
[14:35:44.715] <TB0>     INFO: Test took 4705ms.
[14:35:44.718] <TB0>     INFO: scanning low vcal = 160
[14:35:45.144] <TB0>     INFO: Expecting 41600 events.
[14:35:49.399] <TB0>     INFO: 41600 events read in total (3540ms).
[14:35:49.400] <TB0>     INFO: Test took 4681ms.
[14:35:49.403] <TB0>     INFO: scanning low vcal = 170
[14:35:49.828] <TB0>     INFO: Expecting 41600 events.
[14:35:54.165] <TB0>     INFO: 41600 events read in total (3622ms).
[14:35:54.167] <TB0>     INFO: Test took 4764ms.
[14:35:54.174] <TB0>     INFO: scanning low vcal = 180
[14:35:54.593] <TB0>     INFO: Expecting 41600 events.
[14:35:58.869] <TB0>     INFO: 41600 events read in total (3561ms).
[14:35:58.870] <TB0>     INFO: Test took 4696ms.
[14:35:58.873] <TB0>     INFO: scanning low vcal = 190
[14:35:59.298] <TB0>     INFO: Expecting 41600 events.
[14:36:03.588] <TB0>     INFO: 41600 events read in total (3575ms).
[14:36:03.589] <TB0>     INFO: Test took 4716ms.
[14:36:03.592] <TB0>     INFO: scanning low vcal = 200
[14:36:04.014] <TB0>     INFO: Expecting 41600 events.
[14:36:08.297] <TB0>     INFO: 41600 events read in total (3567ms).
[14:36:08.298] <TB0>     INFO: Test took 4706ms.
[14:36:08.303] <TB0>     INFO: scanning low vcal = 210
[14:36:08.724] <TB0>     INFO: Expecting 41600 events.
[14:36:13.014] <TB0>     INFO: 41600 events read in total (3576ms).
[14:36:13.014] <TB0>     INFO: Test took 4711ms.
[14:36:13.017] <TB0>     INFO: scanning low vcal = 220
[14:36:13.441] <TB0>     INFO: Expecting 41600 events.
[14:36:17.721] <TB0>     INFO: 41600 events read in total (3565ms).
[14:36:17.722] <TB0>     INFO: Test took 4705ms.
[14:36:17.725] <TB0>     INFO: scanning low vcal = 230
[14:36:18.151] <TB0>     INFO: Expecting 41600 events.
[14:36:22.430] <TB0>     INFO: 41600 events read in total (3564ms).
[14:36:22.431] <TB0>     INFO: Test took 4705ms.
[14:36:22.434] <TB0>     INFO: scanning low vcal = 240
[14:36:22.855] <TB0>     INFO: Expecting 41600 events.
[14:36:27.108] <TB0>     INFO: 41600 events read in total (3538ms).
[14:36:27.109] <TB0>     INFO: Test took 4675ms.
[14:36:27.113] <TB0>     INFO: scanning low vcal = 250
[14:36:27.534] <TB0>     INFO: Expecting 41600 events.
[14:36:31.810] <TB0>     INFO: 41600 events read in total (3561ms).
[14:36:31.811] <TB0>     INFO: Test took 4698ms.
[14:36:31.819] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:36:32.238] <TB0>     INFO: Expecting 41600 events.
[14:36:36.521] <TB0>     INFO: 41600 events read in total (3569ms).
[14:36:36.522] <TB0>     INFO: Test took 4703ms.
[14:36:36.525] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:36:36.947] <TB0>     INFO: Expecting 41600 events.
[14:36:41.225] <TB0>     INFO: 41600 events read in total (3563ms).
[14:36:41.226] <TB0>     INFO: Test took 4701ms.
[14:36:41.230] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:36:41.653] <TB0>     INFO: Expecting 41600 events.
[14:36:45.956] <TB0>     INFO: 41600 events read in total (3588ms).
[14:36:45.957] <TB0>     INFO: Test took 4727ms.
[14:36:45.960] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:36:46.384] <TB0>     INFO: Expecting 41600 events.
[14:36:50.673] <TB0>     INFO: 41600 events read in total (3574ms).
[14:36:50.673] <TB0>     INFO: Test took 4713ms.
[14:36:50.676] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:36:51.098] <TB0>     INFO: Expecting 41600 events.
[14:36:55.374] <TB0>     INFO: 41600 events read in total (3561ms).
[14:36:55.375] <TB0>     INFO: Test took 4698ms.
[14:36:55.906] <TB0>     INFO: PixTestGainPedestal::measure() done 
[14:36:55.910] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:36:55.911] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:36:55.911] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:36:55.911] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:36:55.911] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:36:55.911] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:36:55.911] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:36:55.912] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:36:55.912] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:36:55.912] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:36:55.912] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:36:55.913] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:36:55.913] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:36:55.913] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:36:55.913] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:36:55.913] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:37:35.326] <TB0>     INFO: PixTestGainPedestal::fit() done
[14:37:35.326] <TB0>     INFO: non-linearity mean:  0.952 0.955 0.957 0.963 0.959 0.959 0.954 0.963 0.958 0.965 0.955 0.964 0.959 0.954 0.957 0.963
[14:37:35.326] <TB0>     INFO: non-linearity RMS:   0.007 0.008 0.006 0.005 0.006 0.005 0.007 0.006 0.007 0.006 0.006 0.006 0.006 0.006 0.006 0.005
[14:37:35.326] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:37:35.349] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:37:35.371] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:37:35.394] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:37:35.416] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:37:35.439] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:37:35.462] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:37:35.484] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:37:35.506] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:37:35.529] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:37:35.552] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:37:35.574] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:37:35.598] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:37:35.620] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:37:35.642] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:37:35.664] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-4-49_FPIXTest-17C-Nebraska-160524-1313_2016-05-24_13h13m_1464113616//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:37:35.686] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[14:37:35.686] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:37:35.693] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:37:35.694] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:37:35.696] <TB0>     INFO: ######################################################################
[14:37:35.696] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:37:35.696] <TB0>     INFO: ######################################################################
[14:37:35.699] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:37:35.709] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:37:35.709] <TB0>     INFO:     run 1 of 1
[14:37:35.709] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:37:36.055] <TB0>     INFO: Expecting 3120000 events.
[14:38:27.090] <TB0>     INFO: 1282365 events read in total (50321ms).
[14:39:15.978] <TB0>     INFO: 2561125 events read in total (99210ms).
[14:39:37.443] <TB0>     INFO: 3120000 events read in total (120675ms).
[14:39:37.491] <TB0>     INFO: Test took 121783ms.
[14:39:37.569] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:37.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:39.186] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:40.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:42.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:43.614] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:45.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:46.425] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:47.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:49.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:50.692] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:52.134] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:53.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:54.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:56.454] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:57.861] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:59.292] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:00.798] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 396177408
[14:40:00.836] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:40:00.836] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5774, RMS = 1.49911
[14:40:00.836] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:40:00.836] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:40:00.836] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1321, RMS = 1.26791
[14:40:00.836] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:40:00.837] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:40:00.838] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.449, RMS = 0.937601
[14:40:00.838] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:40:00.838] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:40:00.838] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7253, RMS = 1.78078
[14:40:00.838] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:40:00.839] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:40:00.839] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.7213, RMS = 1.92556
[14:40:00.839] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:40:00.839] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:40:00.839] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0737, RMS = 1.52689
[14:40:00.839] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:40:00.840] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:40:00.840] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4485, RMS = 1.06171
[14:40:00.840] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:40:00.840] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:40:00.840] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.929, RMS = 1.46457
[14:40:00.840] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:40:00.841] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:40:00.841] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.565, RMS = 1.52788
[14:40:00.841] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:40:00.841] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:40:00.841] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.2868, RMS = 2.0791
[14:40:00.841] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:40:00.843] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:40:00.843] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 65.8584, RMS = 1.86439
[14:40:00.843] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 76
[14:40:00.843] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:40:00.843] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 63.3978, RMS = 1.86151
[14:40:00.843] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[14:40:00.844] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:40:00.844] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3049, RMS = 1.29567
[14:40:00.844] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:40:00.844] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:40:00.844] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6779, RMS = 1.25543
[14:40:00.844] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:40:00.845] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:40:00.845] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.8148, RMS = 2.03101
[14:40:00.845] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:40:00.845] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:40:00.845] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.5487, RMS = 2.15682
[14:40:00.845] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:40:00.846] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:40:00.846] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.7446, RMS = 1.2911
[14:40:00.846] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:40:00.846] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:40:00.846] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4299, RMS = 1.50791
[14:40:00.846] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:40:00.847] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:40:00.847] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8379, RMS = 1.22871
[14:40:00.847] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:40:00.847] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:40:00.847] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.0635, RMS = 1.51001
[14:40:00.847] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:40:00.848] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:40:00.848] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2502, RMS = 1.33334
[14:40:00.848] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:40:00.848] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:40:00.848] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2097, RMS = 1.65504
[14:40:00.848] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:40:00.849] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:40:00.849] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8469, RMS = 1.3104
[14:40:00.849] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:40:00.849] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:40:00.849] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5333, RMS = 1.78111
[14:40:00.849] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:40:00.850] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:40:00.850] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4929, RMS = 1.27569
[14:40:00.850] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:40:00.850] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:40:00.850] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2248, RMS = 2.01065
[14:40:00.850] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:40:00.852] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:40:00.852] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4165, RMS = 1.05485
[14:40:00.852] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:40:00.852] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:40:00.852] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5998, RMS = 1.64892
[14:40:00.852] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:40:00.853] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:40:00.853] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9888, RMS = 1.37123
[14:40:00.853] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:40:00.853] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:40:00.854] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.4756, RMS = 1.10224
[14:40:00.854] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:40:00.855] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:40:00.855] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.4081, RMS = 2.19732
[14:40:00.855] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:40:00.855] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:40:00.855] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.003, RMS = 1.8449
[14:40:00.855] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:40:00.860] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[14:40:00.860] <TB0>     INFO: number of dead bumps (per ROC):     3    4    1   10    0    2    0    0    0    0    0    0    1    2    1    0
[14:40:00.860] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:40:00.961] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:40:00.961] <TB0>     INFO: enter test to run
[14:40:00.961] <TB0>     INFO:   test:  no parameter change
[14:40:00.962] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 377.8mA
[14:40:00.964] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 459.8mA
[14:40:00.965] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[14:40:00.965] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:40:01.471] <TB0>    QUIET: Connection to board 133 closed.
[14:40:01.479] <TB0>     INFO: pXar: this is the end, my friend
[14:40:01.479] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
