Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Apr 16 22:08:11 2019
| Host         : YC-YOGA running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: H_COUNT/Counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 16 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.420        0.000                      0                   16        0.233        0.000                      0                   16        3.000        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         15.420        0.000                      0                   16        0.317        0.000                      0                   16        9.500        0.000                       0                    18  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       15.422        0.000                      0                   16        0.317        0.000                      0                   16        9.500        0.000                       0                    18  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         15.420        0.000                      0                   16        0.233        0.000                      0                   16  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       15.420        0.000                      0                   16        0.233        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.420ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 2.728ns (60.189%)  route 1.804ns (39.811%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.282 r  H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.616 r  H_COUNT/Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.616    H_COUNT/Counter_reg[12]_i_1_n_6
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.502    18.481    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[13]/C
                         clock pessimism              0.577    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X36Y107        FDCE (Setup_fdce_C_D)        0.062    19.036    H_COUNT/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                 15.420    

Slack (MET) :             15.441ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 2.707ns (60.004%)  route 1.804ns (39.996%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.282 r  H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.595 r  H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.595    H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.502    18.481    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.577    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X36Y107        FDCE (Setup_fdce_C_D)        0.062    19.036    H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                 15.441    

Slack (MET) :             15.515ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 2.633ns (59.337%)  route 1.804ns (40.663%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.282 r  H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.521 r  H_COUNT/Counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.521    H_COUNT/Counter_reg[12]_i_1_n_5
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.502    18.481    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[14]/C
                         clock pessimism              0.577    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X36Y107        FDCE (Setup_fdce_C_D)        0.062    19.036    H_COUNT/Counter_reg[14]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                 15.515    

Slack (MET) :             15.531ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 2.617ns (59.190%)  route 1.804ns (40.810%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.282 r  H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.505 r  H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.505    H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.502    18.481    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.577    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X36Y107        FDCE (Setup_fdce_C_D)        0.062    19.036    H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -3.505    
  -------------------------------------------------------------------
                         slack                                 15.531    

Slack (MET) :             15.535ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 2.614ns (59.162%)  route 1.804ns (40.838%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.502 r  H_COUNT/Counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.502    H_COUNT/Counter_reg[8]_i_1_n_6
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[9]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X36Y106        FDCE (Setup_fdce_C_D)        0.062    19.037    H_COUNT/Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                 15.535    

Slack (MET) :             15.556ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 2.593ns (58.967%)  route 1.804ns (41.033%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.481 r  H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.481    H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X36Y106        FDCE (Setup_fdce_C_D)        0.062    19.037    H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                 15.556    

Slack (MET) :             15.630ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 2.519ns (58.264%)  route 1.804ns (41.736%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.407 r  H_COUNT/Counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.407    H_COUNT/Counter_reg[8]_i_1_n_5
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[10]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X36Y106        FDCE (Setup_fdce_C_D)        0.062    19.037    H_COUNT/Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.407    
  -------------------------------------------------------------------
                         slack                                 15.630    

Slack (MET) :             15.646ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 2.503ns (58.109%)  route 1.804ns (41.891%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.391 r  H_COUNT/Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.391    H_COUNT/Counter_reg[8]_i_1_n_7
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X36Y106        FDCE (Setup_fdce_C_D)        0.062    19.037    H_COUNT/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.391    
  -------------------------------------------------------------------
                         slack                                 15.646    

Slack (MET) :             15.649ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 2.500ns (58.080%)  route 1.804ns (41.920%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.388 r  H_COUNT/Counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.388    H_COUNT/Counter_reg[4]_i_1_n_6
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[5]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X36Y105        FDCE (Setup_fdce_C_D)        0.062    19.037    H_COUNT/Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                 15.649    

Slack (MET) :             15.670ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 2.479ns (57.875%)  route 1.804ns (42.125%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.367 r  H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.367    H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X36Y105        FDCE (Setup_fdce_C_D)        0.062    19.037    H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.367    
  -------------------------------------------------------------------
                         slack                                 15.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[11]/Q
                         net (fo=2, routed)           0.173    -0.286    H_COUNT/Counter_reg[11]
    SLICE_X36Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.241 r  H_COUNT/Counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    H_COUNT/Counter[8]_i_2_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.178 r  H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.178    H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X36Y106        FDCE (Hold_fdce_C_D)         0.105    -0.495    H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.563    -0.601    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  H_COUNT/Counter_reg[15]/Q
                         net (fo=2, routed)           0.173    -0.287    H_COUNT/Counter_reg[15]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.242 r  H_COUNT/Counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.242    H_COUNT/Counter[12]_i_2_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.179 r  H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.834    -0.839    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X36Y107        FDCE (Hold_fdce_C_D)         0.105    -0.496    H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[7]/Q
                         net (fo=4, routed)           0.184    -0.275    H_COUNT/Point_X[7]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  H_COUNT/Counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    H_COUNT/Counter[4]_i_2_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X36Y105        FDCE (Hold_fdce_C_D)         0.105    -0.495    H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.185    -0.274    H_COUNT/Point_X[3]
    SLICE_X36Y104        LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.229    H_COUNT/Counter[0]_i_3_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.166 r  H_COUNT/Counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.166    H_COUNT/Counter_reg[0]_i_1_n_4
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X36Y104        FDCE (Hold_fdce_C_D)         0.105    -0.495    H_COUNT/Counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  H_COUNT/Counter_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.274    H_COUNT/Point_X[0]
    SLICE_X36Y104        LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  H_COUNT/Counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.229    H_COUNT/Counter[0]_i_6__0_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.159 r  H_COUNT/Counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.159    H_COUNT/Counter_reg[0]_i_1_n_7
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[0]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X36Y104        FDCE (Hold_fdce_C_D)         0.105    -0.495    H_COUNT/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.563    -0.601    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.185    -0.275    H_COUNT/Counter_reg[12]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.230    H_COUNT/Counter[12]_i_5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.160 r  H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.160    H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.834    -0.839    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X36Y107        FDCE (Hold_fdce_C_D)         0.105    -0.496    H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.658%)  route 0.196ns (43.342%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[4]/Q
                         net (fo=3, routed)           0.196    -0.263    H_COUNT/Point_X[4]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.218 r  H_COUNT/Counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.218    H_COUNT/Counter[4]_i_5_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  H_COUNT/Counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.148    H_COUNT/Counter_reg[4]_i_1_n_7
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[4]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X36Y105        FDCE (Hold_fdce_C_D)         0.105    -0.495    H_COUNT/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.521%)  route 0.197ns (43.479%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[8]/Q
                         net (fo=4, routed)           0.197    -0.262    H_COUNT/Point_X[8]
    SLICE_X36Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  H_COUNT/Counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.217    H_COUNT/Counter[8]_i_5_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.147 r  H_COUNT/Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.147    H_COUNT/Counter_reg[8]_i_1_n_7
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X36Y106        FDCE (Hold_fdce_C_D)         0.105    -0.495    H_COUNT/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.280ns (60.250%)  route 0.185ns (39.750%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.274    H_COUNT/Point_X[0]
    SLICE_X36Y104        LUT2 (Prop_lut2_I0_O)        0.042    -0.232 r  H_COUNT/Counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.232    H_COUNT/Counter[0]_i_2_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097    -0.135 r  H_COUNT/Counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.135    H_COUNT/Counter_reg[0]_i_1_n_6
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[1]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X36Y104        FDCE (Hold_fdce_C_D)         0.105    -0.495    H_COUNT/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.250%)  route 0.185ns (38.750%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.563    -0.601    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.185    -0.275    H_COUNT/Counter_reg[12]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.230    H_COUNT/Counter[12]_i_5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.124 r  H_COUNT/Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.124    H_COUNT/Counter_reg[12]_i_1_n_6
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.834    -0.839    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[13]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X36Y107        FDCE (Hold_fdce_C_D)         0.105    -0.496    H_COUNT/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.372    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y104    H_COUNT/Counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y106    H_COUNT/Counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y106    H_COUNT/Counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y107    H_COUNT/Counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y107    H_COUNT/Counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y107    H_COUNT/Counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y107    H_COUNT/Counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y104    H_COUNT/Counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y104    H_COUNT/Counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y106    H_COUNT/Counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y106    H_COUNT/Counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    H_COUNT/Counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    H_COUNT/Counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    H_COUNT/Counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    H_COUNT/Counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y104    H_COUNT/Counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y104    H_COUNT/Counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y104    H_COUNT/Counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y104    H_COUNT/Counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y104    H_COUNT/Counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y106    H_COUNT/Counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y106    H_COUNT/Counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y106    H_COUNT/Counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y106    H_COUNT/Counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    H_COUNT/Counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    H_COUNT/Counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    H_COUNT/Counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    H_COUNT/Counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLK100MHZ_to_CLK50MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.422ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 2.728ns (60.189%)  route 1.804ns (39.811%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.282 r  H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.616 r  H_COUNT/Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.616    H_COUNT/Counter_reg[12]_i_1_n_6
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.502    18.481    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[13]/C
                         clock pessimism              0.577    19.058    
                         clock uncertainty           -0.082    18.976    
    SLICE_X36Y107        FDCE (Setup_fdce_C_D)        0.062    19.038    H_COUNT/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                         19.038    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                 15.422    

Slack (MET) :             15.443ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 2.707ns (60.004%)  route 1.804ns (39.996%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.282 r  H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.595 r  H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.595    H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.502    18.481    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.577    19.058    
                         clock uncertainty           -0.082    18.976    
    SLICE_X36Y107        FDCE (Setup_fdce_C_D)        0.062    19.038    H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                         19.038    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                 15.443    

Slack (MET) :             15.517ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 2.633ns (59.337%)  route 1.804ns (40.663%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.282 r  H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.521 r  H_COUNT/Counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.521    H_COUNT/Counter_reg[12]_i_1_n_5
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.502    18.481    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[14]/C
                         clock pessimism              0.577    19.058    
                         clock uncertainty           -0.082    18.976    
    SLICE_X36Y107        FDCE (Setup_fdce_C_D)        0.062    19.038    H_COUNT/Counter_reg[14]
  -------------------------------------------------------------------
                         required time                         19.038    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                 15.517    

Slack (MET) :             15.533ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 2.617ns (59.190%)  route 1.804ns (40.810%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.282 r  H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.505 r  H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.505    H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.502    18.481    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.577    19.058    
                         clock uncertainty           -0.082    18.976    
    SLICE_X36Y107        FDCE (Setup_fdce_C_D)        0.062    19.038    H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         19.038    
                         arrival time                          -3.505    
  -------------------------------------------------------------------
                         slack                                 15.533    

Slack (MET) :             15.537ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 2.614ns (59.162%)  route 1.804ns (40.838%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.502 r  H_COUNT/Counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.502    H_COUNT/Counter_reg[8]_i_1_n_6
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[9]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.082    18.977    
    SLICE_X36Y106        FDCE (Setup_fdce_C_D)        0.062    19.039    H_COUNT/Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                 15.537    

Slack (MET) :             15.558ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 2.593ns (58.967%)  route 1.804ns (41.033%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.481 r  H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.481    H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.082    18.977    
    SLICE_X36Y106        FDCE (Setup_fdce_C_D)        0.062    19.039    H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                 15.558    

Slack (MET) :             15.632ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 2.519ns (58.264%)  route 1.804ns (41.736%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.407 r  H_COUNT/Counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.407    H_COUNT/Counter_reg[8]_i_1_n_5
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[10]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.082    18.977    
    SLICE_X36Y106        FDCE (Setup_fdce_C_D)        0.062    19.039    H_COUNT/Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -3.407    
  -------------------------------------------------------------------
                         slack                                 15.632    

Slack (MET) :             15.648ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 2.503ns (58.109%)  route 1.804ns (41.891%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.391 r  H_COUNT/Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.391    H_COUNT/Counter_reg[8]_i_1_n_7
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.082    18.977    
    SLICE_X36Y106        FDCE (Setup_fdce_C_D)        0.062    19.039    H_COUNT/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -3.391    
  -------------------------------------------------------------------
                         slack                                 15.648    

Slack (MET) :             15.651ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 2.500ns (58.080%)  route 1.804ns (41.920%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.388 r  H_COUNT/Counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.388    H_COUNT/Counter_reg[4]_i_1_n_6
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[5]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.082    18.977    
    SLICE_X36Y105        FDCE (Setup_fdce_C_D)        0.062    19.039    H_COUNT/Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                 15.651    

Slack (MET) :             15.672ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 2.479ns (57.875%)  route 1.804ns (42.125%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.367 r  H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.367    H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.082    18.977    
    SLICE_X36Y105        FDCE (Setup_fdce_C_D)        0.062    19.039    H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         19.039    
                         arrival time                          -3.367    
  -------------------------------------------------------------------
                         slack                                 15.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[11]/Q
                         net (fo=2, routed)           0.173    -0.286    H_COUNT/Counter_reg[11]
    SLICE_X36Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.241 r  H_COUNT/Counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    H_COUNT/Counter[8]_i_2_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.178 r  H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.178    H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X36Y106        FDCE (Hold_fdce_C_D)         0.105    -0.495    H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.563    -0.601    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  H_COUNT/Counter_reg[15]/Q
                         net (fo=2, routed)           0.173    -0.287    H_COUNT/Counter_reg[15]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.242 r  H_COUNT/Counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.242    H_COUNT/Counter[12]_i_2_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.179 r  H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.834    -0.839    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X36Y107        FDCE (Hold_fdce_C_D)         0.105    -0.496    H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[7]/Q
                         net (fo=4, routed)           0.184    -0.275    H_COUNT/Point_X[7]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  H_COUNT/Counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    H_COUNT/Counter[4]_i_2_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X36Y105        FDCE (Hold_fdce_C_D)         0.105    -0.495    H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.185    -0.274    H_COUNT/Point_X[3]
    SLICE_X36Y104        LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.229    H_COUNT/Counter[0]_i_3_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.166 r  H_COUNT/Counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.166    H_COUNT/Counter_reg[0]_i_1_n_4
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X36Y104        FDCE (Hold_fdce_C_D)         0.105    -0.495    H_COUNT/Counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  H_COUNT/Counter_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.274    H_COUNT/Point_X[0]
    SLICE_X36Y104        LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  H_COUNT/Counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.229    H_COUNT/Counter[0]_i_6__0_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.159 r  H_COUNT/Counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.159    H_COUNT/Counter_reg[0]_i_1_n_7
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[0]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X36Y104        FDCE (Hold_fdce_C_D)         0.105    -0.495    H_COUNT/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.563    -0.601    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.185    -0.275    H_COUNT/Counter_reg[12]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.230    H_COUNT/Counter[12]_i_5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.160 r  H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.160    H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.834    -0.839    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X36Y107        FDCE (Hold_fdce_C_D)         0.105    -0.496    H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.658%)  route 0.196ns (43.342%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[4]/Q
                         net (fo=3, routed)           0.196    -0.263    H_COUNT/Point_X[4]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.218 r  H_COUNT/Counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.218    H_COUNT/Counter[4]_i_5_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  H_COUNT/Counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.148    H_COUNT/Counter_reg[4]_i_1_n_7
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[4]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X36Y105        FDCE (Hold_fdce_C_D)         0.105    -0.495    H_COUNT/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.521%)  route 0.197ns (43.479%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[8]/Q
                         net (fo=4, routed)           0.197    -0.262    H_COUNT/Point_X[8]
    SLICE_X36Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  H_COUNT/Counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.217    H_COUNT/Counter[8]_i_5_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.147 r  H_COUNT/Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.147    H_COUNT/Counter_reg[8]_i_1_n_7
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X36Y106        FDCE (Hold_fdce_C_D)         0.105    -0.495    H_COUNT/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.280ns (60.250%)  route 0.185ns (39.750%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.274    H_COUNT/Point_X[0]
    SLICE_X36Y104        LUT2 (Prop_lut2_I0_O)        0.042    -0.232 r  H_COUNT/Counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.232    H_COUNT/Counter[0]_i_2_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097    -0.135 r  H_COUNT/Counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.135    H_COUNT/Counter_reg[0]_i_1_n_6
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[1]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X36Y104        FDCE (Hold_fdce_C_D)         0.105    -0.495    H_COUNT/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.250%)  route 0.185ns (38.750%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.563    -0.601    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.185    -0.275    H_COUNT/Counter_reg[12]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.230    H_COUNT/Counter[12]_i_5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.124 r  H_COUNT/Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.124    H_COUNT/Counter_reg[12]_i_1_n_6
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.834    -0.839    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[13]/C
                         clock pessimism              0.238    -0.601    
    SLICE_X36Y107        FDCE (Hold_fdce_C_D)         0.105    -0.496    H_COUNT/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.372    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y104    H_COUNT/Counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y106    H_COUNT/Counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y106    H_COUNT/Counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y107    H_COUNT/Counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y107    H_COUNT/Counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y107    H_COUNT/Counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y107    H_COUNT/Counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y104    H_COUNT/Counter_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y104    H_COUNT/Counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y106    H_COUNT/Counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y106    H_COUNT/Counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    H_COUNT/Counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    H_COUNT/Counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    H_COUNT/Counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    H_COUNT/Counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y104    H_COUNT/Counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y104    H_COUNT/Counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y104    H_COUNT/Counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y104    H_COUNT/Counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y104    H_COUNT/Counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y106    H_COUNT/Counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y106    H_COUNT/Counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y106    H_COUNT/Counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y106    H_COUNT/Counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    H_COUNT/Counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    H_COUNT/Counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    H_COUNT/Counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y107    H_COUNT/Counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLK100MHZ_to_CLK50MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.420ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 2.728ns (60.189%)  route 1.804ns (39.811%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.282 r  H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.616 r  H_COUNT/Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.616    H_COUNT/Counter_reg[12]_i_1_n_6
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.502    18.481    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[13]/C
                         clock pessimism              0.577    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X36Y107        FDCE (Setup_fdce_C_D)        0.062    19.036    H_COUNT/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                 15.420    

Slack (MET) :             15.441ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 2.707ns (60.004%)  route 1.804ns (39.996%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.282 r  H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.595 r  H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.595    H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.502    18.481    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.577    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X36Y107        FDCE (Setup_fdce_C_D)        0.062    19.036    H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                 15.441    

Slack (MET) :             15.515ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 2.633ns (59.337%)  route 1.804ns (40.663%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.282 r  H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.521 r  H_COUNT/Counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.521    H_COUNT/Counter_reg[12]_i_1_n_5
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.502    18.481    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[14]/C
                         clock pessimism              0.577    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X36Y107        FDCE (Setup_fdce_C_D)        0.062    19.036    H_COUNT/Counter_reg[14]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                 15.515    

Slack (MET) :             15.531ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 2.617ns (59.190%)  route 1.804ns (40.810%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.282 r  H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.505 r  H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.505    H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.502    18.481    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.577    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X36Y107        FDCE (Setup_fdce_C_D)        0.062    19.036    H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -3.505    
  -------------------------------------------------------------------
                         slack                                 15.531    

Slack (MET) :             15.535ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 2.614ns (59.162%)  route 1.804ns (40.838%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.502 r  H_COUNT/Counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.502    H_COUNT/Counter_reg[8]_i_1_n_6
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[9]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X36Y106        FDCE (Setup_fdce_C_D)        0.062    19.037    H_COUNT/Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                 15.535    

Slack (MET) :             15.556ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 2.593ns (58.967%)  route 1.804ns (41.033%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.481 r  H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.481    H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X36Y106        FDCE (Setup_fdce_C_D)        0.062    19.037    H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                 15.556    

Slack (MET) :             15.630ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 2.519ns (58.264%)  route 1.804ns (41.736%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.407 r  H_COUNT/Counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.407    H_COUNT/Counter_reg[8]_i_1_n_5
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[10]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X36Y106        FDCE (Setup_fdce_C_D)        0.062    19.037    H_COUNT/Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.407    
  -------------------------------------------------------------------
                         slack                                 15.630    

Slack (MET) :             15.646ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 2.503ns (58.109%)  route 1.804ns (41.891%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.391 r  H_COUNT/Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.391    H_COUNT/Counter_reg[8]_i_1_n_7
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X36Y106        FDCE (Setup_fdce_C_D)        0.062    19.037    H_COUNT/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.391    
  -------------------------------------------------------------------
                         slack                                 15.646    

Slack (MET) :             15.649ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 2.500ns (58.080%)  route 1.804ns (41.920%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.388 r  H_COUNT/Counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.388    H_COUNT/Counter_reg[4]_i_1_n_6
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[5]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X36Y105        FDCE (Setup_fdce_C_D)        0.062    19.037    H_COUNT/Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                 15.649    

Slack (MET) :             15.670ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 2.479ns (57.875%)  route 1.804ns (42.125%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.367 r  H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.367    H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X36Y105        FDCE (Setup_fdce_C_D)        0.062    19.037    H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.367    
  -------------------------------------------------------------------
                         slack                                 15.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[11]/Q
                         net (fo=2, routed)           0.173    -0.286    H_COUNT/Counter_reg[11]
    SLICE_X36Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.241 r  H_COUNT/Counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    H_COUNT/Counter[8]_i_2_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.178 r  H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.178    H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X36Y106        FDCE (Hold_fdce_C_D)         0.105    -0.412    H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.563    -0.601    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  H_COUNT/Counter_reg[15]/Q
                         net (fo=2, routed)           0.173    -0.287    H_COUNT/Counter_reg[15]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.242 r  H_COUNT/Counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.242    H_COUNT/Counter[12]_i_2_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.179 r  H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.834    -0.839    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.084    -0.518    
    SLICE_X36Y107        FDCE (Hold_fdce_C_D)         0.105    -0.413    H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[7]/Q
                         net (fo=4, routed)           0.184    -0.275    H_COUNT/Point_X[7]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  H_COUNT/Counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    H_COUNT/Counter[4]_i_2_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X36Y105        FDCE (Hold_fdce_C_D)         0.105    -0.412    H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.185    -0.274    H_COUNT/Point_X[3]
    SLICE_X36Y104        LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.229    H_COUNT/Counter[0]_i_3_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.166 r  H_COUNT/Counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.166    H_COUNT/Counter_reg[0]_i_1_n_4
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X36Y104        FDCE (Hold_fdce_C_D)         0.105    -0.412    H_COUNT/Counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  H_COUNT/Counter_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.274    H_COUNT/Point_X[0]
    SLICE_X36Y104        LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  H_COUNT/Counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.229    H_COUNT/Counter[0]_i_6__0_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.159 r  H_COUNT/Counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.159    H_COUNT/Counter_reg[0]_i_1_n_7
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[0]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X36Y104        FDCE (Hold_fdce_C_D)         0.105    -0.412    H_COUNT/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.563    -0.601    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.185    -0.275    H_COUNT/Counter_reg[12]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.230    H_COUNT/Counter[12]_i_5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.160 r  H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.160    H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.834    -0.839    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.084    -0.518    
    SLICE_X36Y107        FDCE (Hold_fdce_C_D)         0.105    -0.413    H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.658%)  route 0.196ns (43.342%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[4]/Q
                         net (fo=3, routed)           0.196    -0.263    H_COUNT/Point_X[4]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.218 r  H_COUNT/Counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.218    H_COUNT/Counter[4]_i_5_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  H_COUNT/Counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.148    H_COUNT/Counter_reg[4]_i_1_n_7
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[4]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X36Y105        FDCE (Hold_fdce_C_D)         0.105    -0.412    H_COUNT/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.521%)  route 0.197ns (43.479%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[8]/Q
                         net (fo=4, routed)           0.197    -0.262    H_COUNT/Point_X[8]
    SLICE_X36Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  H_COUNT/Counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.217    H_COUNT/Counter[8]_i_5_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.147 r  H_COUNT/Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.147    H_COUNT/Counter_reg[8]_i_1_n_7
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X36Y106        FDCE (Hold_fdce_C_D)         0.105    -0.412    H_COUNT/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.280ns (60.250%)  route 0.185ns (39.750%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.274    H_COUNT/Point_X[0]
    SLICE_X36Y104        LUT2 (Prop_lut2_I0_O)        0.042    -0.232 r  H_COUNT/Counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.232    H_COUNT/Counter[0]_i_2_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097    -0.135 r  H_COUNT/Counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.135    H_COUNT/Counter_reg[0]_i_1_n_6
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[1]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X36Y104        FDCE (Hold_fdce_C_D)         0.105    -0.412    H_COUNT/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.250%)  route 0.185ns (38.750%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.563    -0.601    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.185    -0.275    H_COUNT/Counter_reg[12]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.230    H_COUNT/Counter[12]_i_5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.124 r  H_COUNT/Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.124    H_COUNT/Counter_reg[12]_i_1_n_6
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.834    -0.839    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[13]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.084    -0.518    
    SLICE_X36Y107        FDCE (Hold_fdce_C_D)         0.105    -0.413    H_COUNT/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.288    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.420ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 2.728ns (60.189%)  route 1.804ns (39.811%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.282 r  H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.616 r  H_COUNT/Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.616    H_COUNT/Counter_reg[12]_i_1_n_6
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.502    18.481    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[13]/C
                         clock pessimism              0.577    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X36Y107        FDCE (Setup_fdce_C_D)        0.062    19.036    H_COUNT/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                 15.420    

Slack (MET) :             15.441ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 2.707ns (60.004%)  route 1.804ns (39.996%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.282 r  H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.595 r  H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.595    H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.502    18.481    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.577    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X36Y107        FDCE (Setup_fdce_C_D)        0.062    19.036    H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                 15.441    

Slack (MET) :             15.515ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 2.633ns (59.337%)  route 1.804ns (40.663%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.282 r  H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.521 r  H_COUNT/Counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.521    H_COUNT/Counter_reg[12]_i_1_n_5
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.502    18.481    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[14]/C
                         clock pessimism              0.577    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X36Y107        FDCE (Setup_fdce_C_D)        0.062    19.036    H_COUNT/Counter_reg[14]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                 15.515    

Slack (MET) :             15.531ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 2.617ns (59.190%)  route 1.804ns (40.810%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 18.481 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.282 r  H_COUNT/Counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.282    H_COUNT/Counter_reg[8]_i_1_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.505 r  H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.505    H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.502    18.481    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.577    19.058    
                         clock uncertainty           -0.084    18.974    
    SLICE_X36Y107        FDCE (Setup_fdce_C_D)        0.062    19.036    H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         19.036    
                         arrival time                          -3.505    
  -------------------------------------------------------------------
                         slack                                 15.531    

Slack (MET) :             15.535ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 2.614ns (59.162%)  route 1.804ns (40.838%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.502 r  H_COUNT/Counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.502    H_COUNT/Counter_reg[8]_i_1_n_6
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[9]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X36Y106        FDCE (Setup_fdce_C_D)        0.062    19.037    H_COUNT/Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                 15.535    

Slack (MET) :             15.556ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 2.593ns (58.967%)  route 1.804ns (41.033%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.481 r  H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.481    H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X36Y106        FDCE (Setup_fdce_C_D)        0.062    19.037    H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.481    
  -------------------------------------------------------------------
                         slack                                 15.556    

Slack (MET) :             15.630ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 2.519ns (58.264%)  route 1.804ns (41.736%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.407 r  H_COUNT/Counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.407    H_COUNT/Counter_reg[8]_i_1_n_5
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[10]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X36Y106        FDCE (Setup_fdce_C_D)        0.062    19.037    H_COUNT/Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.407    
  -------------------------------------------------------------------
                         slack                                 15.630    

Slack (MET) :             15.646ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 2.503ns (58.109%)  route 1.804ns (41.891%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.168 r  H_COUNT/Counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.168    H_COUNT/Counter_reg[4]_i_1_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.391 r  H_COUNT/Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.391    H_COUNT/Counter_reg[8]_i_1_n_7
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X36Y106        FDCE (Setup_fdce_C_D)        0.062    19.037    H_COUNT/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.391    
  -------------------------------------------------------------------
                         slack                                 15.646    

Slack (MET) :             15.649ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 2.500ns (58.080%)  route 1.804ns (41.920%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.388 r  H_COUNT/Counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.388    H_COUNT/Counter_reg[4]_i_1_n_6
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[5]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X36Y105        FDCE (Setup_fdce_C_D)        0.062    19.037    H_COUNT/Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                 15.649    

Slack (MET) :             15.670ns  (required time - arrival time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 2.479ns (57.875%)  route 1.804ns (42.125%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 18.482 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.624    -0.916    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.822     0.362    H_COUNT/Point_X[3]
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.124     0.486 r  H_COUNT/Counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.486    H_COUNT/Counter1_carry_i_3_n_0
    SLICE_X37Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.036 r  H_COUNT/Counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    H_COUNT/Counter1_carry_n_0
    SLICE_X37Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.193 f  H_COUNT/Counter1_carry__0/CO[1]
                         net (fo=17, routed)          0.982     2.175    H_COUNT/load
    SLICE_X36Y104        LUT2 (Prop_lut2_I1_O)        0.329     2.504 r  H_COUNT/Counter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.504    H_COUNT/Counter[0]_i_5_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.054 r  H_COUNT/Counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.054    H_COUNT/Counter_reg[0]_i_1_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.367 r  H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.367    H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          1.503    18.482    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.577    19.059    
                         clock uncertainty           -0.084    18.975    
    SLICE_X36Y105        FDCE (Setup_fdce_C_D)        0.062    19.037    H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         19.037    
                         arrival time                          -3.367    
  -------------------------------------------------------------------
                         slack                                 15.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[11]/Q
                         net (fo=2, routed)           0.173    -0.286    H_COUNT/Counter_reg[11]
    SLICE_X36Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.241 r  H_COUNT/Counter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    H_COUNT/Counter[8]_i_2_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.178 r  H_COUNT/Counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.178    H_COUNT/Counter_reg[8]_i_1_n_4
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[11]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X36Y106        FDCE (Hold_fdce_C_D)         0.105    -0.412    H_COUNT/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.563    -0.601    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  H_COUNT/Counter_reg[15]/Q
                         net (fo=2, routed)           0.173    -0.287    H_COUNT/Counter_reg[15]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.242 r  H_COUNT/Counter[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.242    H_COUNT/Counter[12]_i_2_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.179 r  H_COUNT/Counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.179    H_COUNT/Counter_reg[12]_i_1_n_4
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.834    -0.839    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[15]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.084    -0.518    
    SLICE_X36Y107        FDCE (Hold_fdce_C_D)         0.105    -0.413    H_COUNT/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.483%)  route 0.184ns (42.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[7]/Q
                         net (fo=4, routed)           0.184    -0.275    H_COUNT/Point_X[7]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  H_COUNT/Counter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    H_COUNT/Counter[4]_i_2_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.167 r  H_COUNT/Counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.167    H_COUNT/Counter_reg[4]_i_1_n_4
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[7]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X36Y105        FDCE (Hold_fdce_C_D)         0.105    -0.412    H_COUNT/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[3]/Q
                         net (fo=3, routed)           0.185    -0.274    H_COUNT/Point_X[3]
    SLICE_X36Y104        LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  H_COUNT/Counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.229    H_COUNT/Counter[0]_i_3_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.166 r  H_COUNT/Counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.166    H_COUNT/Counter_reg[0]_i_1_n_4
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[3]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X36Y104        FDCE (Hold_fdce_C_D)         0.105    -0.412    H_COUNT/Counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  H_COUNT/Counter_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.274    H_COUNT/Point_X[0]
    SLICE_X36Y104        LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  H_COUNT/Counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.229    H_COUNT/Counter[0]_i_6__0_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.159 r  H_COUNT/Counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.159    H_COUNT/Counter_reg[0]_i_1_n_7
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[0]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X36Y104        FDCE (Hold_fdce_C_D)         0.105    -0.412    H_COUNT/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.563    -0.601    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.185    -0.275    H_COUNT/Counter_reg[12]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.230    H_COUNT/Counter[12]_i_5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.160 r  H_COUNT/Counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.160    H_COUNT/Counter_reg[12]_i_1_n_7
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.834    -0.839    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.084    -0.518    
    SLICE_X36Y107        FDCE (Hold_fdce_C_D)         0.105    -0.413    H_COUNT/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.256ns (56.658%)  route 0.196ns (43.342%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[4]/Q
                         net (fo=3, routed)           0.196    -0.263    H_COUNT/Point_X[4]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.218 r  H_COUNT/Counter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.218    H_COUNT/Counter[4]_i_5_n_0
    SLICE_X36Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.148 r  H_COUNT/Counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.148    H_COUNT/Counter_reg[4]_i_1_n_7
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y105        FDCE                                         r  H_COUNT/Counter_reg[4]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X36Y105        FDCE (Hold_fdce_C_D)         0.105    -0.412    H_COUNT/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.256ns (56.521%)  route 0.197ns (43.479%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[8]/Q
                         net (fo=4, routed)           0.197    -0.262    H_COUNT/Point_X[8]
    SLICE_X36Y106        LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  H_COUNT/Counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.217    H_COUNT/Counter[8]_i_5_n_0
    SLICE_X36Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.147 r  H_COUNT/Counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.147    H_COUNT/Counter_reg[8]_i_1_n_7
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y106        FDCE                                         r  H_COUNT/Counter_reg[8]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X36Y106        FDCE (Hold_fdce_C_D)         0.105    -0.412    H_COUNT/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.280ns (60.250%)  route 0.185ns (39.750%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.564    -0.600    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  H_COUNT/Counter_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.274    H_COUNT/Point_X[0]
    SLICE_X36Y104        LUT2 (Prop_lut2_I0_O)        0.042    -0.232 r  H_COUNT/Counter[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.232    H_COUNT/Counter[0]_i_2_n_0
    SLICE_X36Y104        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097    -0.135 r  H_COUNT/Counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.135    H_COUNT/Counter_reg[0]_i_1_n_6
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.835    -0.838    H_COUNT/clk_out1
    SLICE_X36Y104        FDCE                                         r  H_COUNT/Counter_reg[1]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.084    -0.517    
    SLICE_X36Y104        FDCE (Hold_fdce_C_D)         0.105    -0.412    H_COUNT/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 H_COUNT/Counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            H_COUNT/Counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.292ns (61.250%)  route 0.185ns (38.750%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.563    -0.601    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  H_COUNT/Counter_reg[12]/Q
                         net (fo=2, routed)           0.185    -0.275    H_COUNT/Counter_reg[12]
    SLICE_X36Y107        LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  H_COUNT/Counter[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.230    H_COUNT/Counter[12]_i_5_n_0
    SLICE_X36Y107        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106    -0.124 r  H_COUNT/Counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.124    H_COUNT/Counter_reg[12]_i_1_n_6
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ_to_CLK50MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_to_CLK50MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_to_CLK50MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK100MHZ_to_CLK50MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK100MHZ_to_CLK50MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK100MHZ_to_CLK50MHZ/inst/clkout1_buf/O
                         net (fo=16, routed)          0.834    -0.839    H_COUNT/clk_out1
    SLICE_X36Y107        FDCE                                         r  H_COUNT/Counter_reg[13]/C
                         clock pessimism              0.238    -0.601    
                         clock uncertainty            0.084    -0.518    
    SLICE_X36Y107        FDCE (Hold_fdce_C_D)         0.105    -0.413    H_COUNT/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.288    





