module PS2(
	input clk, rst,
	input ps2_clk, ps2_data,
	output reg up, left, right, enter,down,space//æˆ‘è¿™é‡Œè®¾ç½®äº†äº”ä¸ªé”®ï¼Œåˆ†åˆ«æ˜¯ä¸Šä¸‹å·¦å³å’Œå›è½¦ï¼Œè¯·éªŒè¯æ­£ç¡®åå°†topé‡Œçš„ä»£ç ä¹Ÿä¿®æ”¹äº†ï¼Œå¦‚æœè¿˜éœ?è¦åˆ«çš„æŒ‰é”®è¯·çœ‹æˆ‘ä¸Šä¼ çš„å›¾ç‰?
	);

reg ps2_clk_falg0, ps2_clk_falg1, ps2_clk_falg2;
wire negedge_ps2_clk = !ps2_clk_falg1 & ps2_clk_falg2;
reg negedge_ps2_clk_shift;
reg [9:0] data;
reg data_break, data_done, data_expand;
reg[7:0]temp_data;
reg[3:0]num;

always@(posedge clk or posedge rst)begin
	if(rst)begin
		ps2_clk_falg0<=1'b0;
		ps2_clk_falg1<=1'b0;
		ps2_clk_falg2<=1'b0;
	end
	else begin
		ps2_clk_falg0<=ps2_clk;
		ps2_clk_falg1<=ps2_clk_falg0;
		ps2_clk_falg2<=ps2_clk_falg1;
	end
end

always@(posedge clk or posedge rst)begin
	if(rst)
		num<=4'd0;
	else if (num==4'd11)
		num<=4'd0;
	else if (negedge_ps2_clk)
		num<=num+1'b1;
end

always@(posedge clk)begin
	negedge_ps2_clk_shift<=negedge_ps2_clk;
end


always@(posedge clk or posedge rst)begin
	if(rst)
		temp_data<=8'd0;
	else if (negedge_ps2_clk_shift)begin
		case(num)
			4'd2 : temp_data[0]<=ps2_data;
			4'd3 : temp_data[1]<=ps2_data;
			4'd4 : temp_data[2]<=ps2_data;
			4'd5 : temp_data[3]<=ps2_data;
			4'd6 : temp_data[4]<=ps2_data;
			4'd7 : temp_data[5]<=ps2_data;
			4'd8 : temp_data[6]<=ps2_data;
			4'd9 : temp_data[7]<=ps2_data;
			default: temp_data<=temp_data;
		endcase
	end
	else temp_data<=temp_data;
end

always@(posedge clk or posedge rst)begin
	if(rst)begin
		data_break<=1'b0;
		data<=10'd0;
		data_done<=1'b0;
		data_expand<=1'b0;
	end
	else if(num==4'd11)begin
		if(temp_data==8'hE0)begin//å¦‚æœæ˜¯E0è¯´æ˜æ˜¯æ‰©å±•ç 
			data_expand<=1'b1;
		end
		else if(temp_data==8'hF0)begin//å¦‚æœæ˜¯F0è¯´æ˜æ˜¯æ–­ç ?
			data_break<=1'b1;
		end
		else begin
			data<={data_expand,data_break,temp_data};
			data_done<=1'b1;
			data_expand<=1'b0;
			data_break<=1'b0;
		end
	end
	else begin
		data<=data;
		data_done<=1'b0;
		data_expand<=data_expand;
		data_break<=data_break;
	end
end

always @(posedge clk) begin
	case (data)
        10'h05A:enter = 1;
        10'h15A:enter = 0;
        10'h01D:up = 1;//ä¸Šä¸‹å·¦å³ç®­å¤´çš„æŒ‰é”®éƒ½æœ‰æ‰©å±•ç ï¼ŒæŒ‰ä¸‹çš„æ—¶å?™å‰é¢ä¸¤ä½æ˜¯E0ï¼Œåé¢ä¸¤ä½æ˜¯å¯¹åº”çš„é”®å€?
        10'h11D:up = 0;//æ–­å¼€æ—¶åŠ ä¸ŠF0,WASDçš„é”®å€¼åˆ†åˆ«æ˜¯1D,1C,1B,23
        10'h01C:left = 1;
		10'h11C:left = 0;
		10'h01B:down = 1;
		10'h11B:down = 0;
		10'h023:right = 1;
		10'h123:right = 0;
		10'h029:space = 1;
		10'h129:space = 0;
    endcase
end

endmodule