// Seed: 3300647907
module module_0 (
    input  supply1 id_0,
    output supply0 id_1
);
  assign id_1 = -1;
  wire id_3;
  assign id_3 = id_0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output logic id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wand id_6,
    output supply1 id_7,
    output wor id_8,
    output wire id_9
);
  module_0 modCall_1 (
      id_0,
      id_6
  );
  always_ff id_2 <= 1'b0;
  final begin : LABEL_0
    $unsigned(63);
    ;
  end
  assign id_6 = id_4 ? 1 : -1;
endmodule
