// Seed: 1637533812
module module_0 (
    input supply1 id_0,
    input wor id_1
);
  wire id_3;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    output wor id_2,
    output wand id_3,
    input supply1 id_4,
    input wand id_5,
    output wire id_6
);
  assign id_6 = id_4;
  module_0(
      id_4, id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  uwire id_4 = 1'd0;
  wire  id_5;
  assign id_5 = id_2 == id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(1'h0) begin
    $display(id_1[1], 1'd0);
    if (1) id_9 = 1;
  end
  module_2(
      id_2, id_6, id_5
  );
endmodule
