
*** Running vivado
    with args -log controller.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source controller.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source controller.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1341.477 ; gain = 0.023 ; free physical = 1874 ; free virtual = 8861
Command: link_design -top controller -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1647.070 ; gain = 0.000 ; free physical = 1413 ; free virtual = 8447
INFO: [Netlist 29-17] Analyzing 905 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1730.727 ; gain = 0.000 ; free physical = 1391 ; free virtual = 8365
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1758.539 ; gain = 417.062 ; free physical = 1378 ; free virtual = 8357
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.8 . Memory (MB): peak = 1843.383 ; gain = 84.844 ; free physical = 1374 ; free virtual = 8349

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 114f7fe88

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2344.242 ; gain = 500.859 ; free physical = 776 ; free virtual = 7892

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 114f7fe88

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2631.102 ; gain = 0.000 ; free physical = 1050 ; free virtual = 8046
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10614374f

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2631.102 ; gain = 0.000 ; free physical = 1048 ; free virtual = 8040
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12706c109

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2631.102 ; gain = 0.000 ; free physical = 1052 ; free virtual = 8048
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12706c109

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2663.117 ; gain = 32.016 ; free physical = 1053 ; free virtual = 8045
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 133971b85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2687.129 ; gain = 56.027 ; free physical = 1031 ; free virtual = 8029
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 133971b85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2687.129 ; gain = 56.027 ; free physical = 1031 ; free virtual = 8031
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2687.129 ; gain = 0.000 ; free physical = 1037 ; free virtual = 8038
Ending Logic Optimization Task | Checksum: 133971b85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2687.129 ; gain = 56.027 ; free physical = 1034 ; free virtual = 8037

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 133971b85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2687.129 ; gain = 0.000 ; free physical = 1031 ; free virtual = 8033

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 133971b85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2687.129 ; gain = 0.000 ; free physical = 1032 ; free virtual = 8032

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2687.129 ; gain = 0.000 ; free physical = 1032 ; free virtual = 8032
Ending Netlist Obfuscation Task | Checksum: 133971b85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2687.129 ; gain = 0.000 ; free physical = 1032 ; free virtual = 8032
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2687.129 ; gain = 928.590 ; free physical = 1029 ; free virtual = 8032
INFO: [runtcl-4] Executing : report_drc -file controller_drc_opted.rpt -pb controller_drc_opted.pb -rpx controller_drc_opted.rpx
Command: report_drc -file controller_drc_opted.rpt -pb controller_drc_opted.pb -rpx controller_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vanloi/Documents/Loi_study/Vivado/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_drc_opted.rpt.
report_drc completed successfully
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.176 ; gain = 0.000 ; free physical = 904 ; free virtual = 7861
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ba859db3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2783.176 ; gain = 0.000 ; free physical = 906 ; free virtual = 7863
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.176 ; gain = 0.000 ; free physical = 906 ; free virtual = 7862

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f0409bcb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2783.176 ; gain = 0.000 ; free physical = 822 ; free virtual = 7811

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 190feee89

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2783.176 ; gain = 0.000 ; free physical = 787 ; free virtual = 7795

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 190feee89

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2783.176 ; gain = 0.000 ; free physical = 787 ; free virtual = 7793
Phase 1 Placer Initialization | Checksum: 190feee89

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2783.176 ; gain = 0.000 ; free physical = 783 ; free virtual = 7793

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 11325317f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.176 ; gain = 0.000 ; free physical = 775 ; free virtual = 7767

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 11325317f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.176 ; gain = 0.000 ; free physical = 773 ; free virtual = 7767

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 11325317f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.176 ; gain = 0.000 ; free physical = 765 ; free virtual = 7758

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: 11325317f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.176 ; gain = 0.000 ; free physical = 765 ; free virtual = 7758
Phase 2.1.1 Partition Driven Placement | Checksum: 11325317f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.176 ; gain = 0.000 ; free physical = 759 ; free virtual = 7757
Phase 2.1 Floorplanning | Checksum: 11325317f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.176 ; gain = 0.000 ; free physical = 760 ; free virtual = 7757

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11325317f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.176 ; gain = 0.000 ; free physical = 763 ; free virtual = 7758

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11325317f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.176 ; gain = 0.000 ; free physical = 765 ; free virtual = 7757

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 12d39301e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2814.324 ; gain = 31.148 ; free physical = 718 ; free virtual = 7714
Phase 2 Global Placement | Checksum: 12d39301e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2814.324 ; gain = 31.148 ; free physical = 718 ; free virtual = 7714

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12d39301e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2814.324 ; gain = 31.148 ; free physical = 722 ; free virtual = 7717

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a05b26af

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2814.324 ; gain = 31.148 ; free physical = 720 ; free virtual = 7721

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f4423121

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.324 ; gain = 31.148 ; free physical = 720 ; free virtual = 7723

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f4423121

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 2814.324 ; gain = 31.148 ; free physical = 719 ; free virtual = 7721

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 24ea2de73

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2814.324 ; gain = 31.148 ; free physical = 701 ; free virtual = 7711

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 24ea2de73

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2814.324 ; gain = 31.148 ; free physical = 694 ; free virtual = 7704

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 24ea2de73

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2814.324 ; gain = 31.148 ; free physical = 699 ; free virtual = 7704
Phase 3 Detail Placement | Checksum: 24ea2de73

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2814.324 ; gain = 31.148 ; free physical = 692 ; free virtual = 7704

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 24ea2de73

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2814.324 ; gain = 31.148 ; free physical = 703 ; free virtual = 7708

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24ea2de73

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2814.324 ; gain = 31.148 ; free physical = 698 ; free virtual = 7708

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 24ea2de73

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2814.324 ; gain = 31.148 ; free physical = 696 ; free virtual = 7704
Phase 4.3 Placer Reporting | Checksum: 24ea2de73

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2814.324 ; gain = 31.148 ; free physical = 703 ; free virtual = 7708

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.324 ; gain = 0.000 ; free physical = 703 ; free virtual = 7708

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2814.324 ; gain = 31.148 ; free physical = 703 ; free virtual = 7708
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cc8de84b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2814.324 ; gain = 31.148 ; free physical = 701 ; free virtual = 7709
Ending Placer Task | Checksum: 13e5dbb8f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2814.324 ; gain = 31.148 ; free physical = 706 ; free virtual = 7707
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 2814.324 ; gain = 47.156 ; free physical = 702 ; free virtual = 7707
INFO: [runtcl-4] Executing : report_io -file controller_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2814.324 ; gain = 0.000 ; free physical = 706 ; free virtual = 7711
INFO: [runtcl-4] Executing : report_utilization -file controller_utilization_placed.rpt -pb controller_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file controller_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2814.324 ; gain = 0.000 ; free physical = 735 ; free virtual = 7706
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2814.324 ; gain = 0.000 ; free physical = 711 ; free virtual = 7695
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2817.277 ; gain = 0.000 ; free physical = 616 ; free virtual = 7673
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2838.055 ; gain = 20.777 ; free physical = 590 ; free virtual = 7653
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e4236514 ConstDB: 0 ShapeSum: 5a3a567b RouteDB: 0
Post Restoration Checksum: NetGraph: 7aa01548 | NumContArr: e5c006b9 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1796a71ae

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2944.582 ; gain = 37.957 ; free physical = 941 ; free virtual = 7801

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1796a71ae

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2976.582 ; gain = 69.957 ; free physical = 910 ; free virtual = 7766

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1796a71ae

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2976.582 ; gain = 69.957 ; free physical = 909 ; free virtual = 7764
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12886
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12886
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 7488ba44

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3009.715 ; gain = 103.090 ; free physical = 875 ; free virtual = 7731

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 7488ba44

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3009.715 ; gain = 103.090 ; free physical = 875 ; free virtual = 7731
Phase 3 Initial Routing | Checksum: 1d507ccd7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3009.715 ; gain = 103.090 ; free physical = 870 ; free virtual = 7725

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1026
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: fa575c84

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.715 ; gain = 103.090 ; free physical = 870 ; free virtual = 7726
Phase 4 Rip-up And Reroute | Checksum: fa575c84

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.715 ; gain = 103.090 ; free physical = 866 ; free virtual = 7727

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: fa575c84

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.715 ; gain = 103.090 ; free physical = 870 ; free virtual = 7725

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: fa575c84

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.715 ; gain = 103.090 ; free physical = 870 ; free virtual = 7730
Phase 6 Post Hold Fix | Checksum: fa575c84

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.715 ; gain = 103.090 ; free physical = 871 ; free virtual = 7726

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.38174 %
  Global Horizontal Routing Utilization  = 2.9727 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: fa575c84

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.715 ; gain = 103.090 ; free physical = 872 ; free virtual = 7727

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fa575c84

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.715 ; gain = 103.090 ; free physical = 871 ; free virtual = 7727

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bf168a67

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3009.715 ; gain = 103.090 ; free physical = 895 ; free virtual = 7729
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 12d3aef83

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3009.715 ; gain = 103.090 ; free physical = 952 ; free virtual = 7784

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3009.715 ; gain = 103.090 ; free physical = 951 ; free virtual = 7784

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3009.715 ; gain = 171.660 ; free physical = 963 ; free virtual = 7794
INFO: [runtcl-4] Executing : report_drc -file controller_drc_routed.rpt -pb controller_drc_routed.pb -rpx controller_drc_routed.rpx
Command: report_drc -file controller_drc_routed.rpt -pb controller_drc_routed.pb -rpx controller_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file controller_methodology_drc_routed.rpt -pb controller_methodology_drc_routed.pb -rpx controller_methodology_drc_routed.rpx
Command: report_methodology -file controller_methodology_drc_routed.rpt -pb controller_methodology_drc_routed.pb -rpx controller_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file controller_power_routed.rpt -pb controller_power_summary_routed.pb -rpx controller_power_routed.rpx
Command: report_power -file controller_power_routed.rpt -pb controller_power_summary_routed.pb -rpx controller_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file controller_route_status.rpt -pb controller_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file controller_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file controller_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file controller_bus_skew_routed.rpt -pb controller_bus_skew_routed.pb -rpx controller_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3133.445 ; gain = 0.000 ; free physical = 902 ; free virtual = 7757
INFO: [Common 17-1381] The checkpoint '/home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/lstm_accelerator.runs/impl_1/controller_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 23:43:47 2024...
