{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "import re\n",
    "from collections import defaultdict"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Xilinx - sch2vf(一般sch都有.vf文件, 该函数可生成sch缺失的.vf文件)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "def sch2verilog(path):\n",
    "    sch_fns = [f for f in os.listdir(path) if f.split('.')[-1] == 'sch'] \n",
    "    vfns = [fn.split('.')[0] for fn in sch_fns if not os.path.exists(os.path.join(path,fn.split('.')[0]+'.vf'))]\n",
    "    ttl = len(sch_fns)\n",
    "    pat = 'No Error found'\n",
    "    mat = re.compile(pat)\n",
    "    fail = 0\n",
    "    for i,fn in enumerate(vfns):\n",
    "        #cmd_seg = ['sch2hdl -intstyle ise -family aspartan6 -verilog ']\n",
    "        cmd_seg = ['sch2hdl -intstyle ise -family spartan6 -verilog ']\n",
    "        vfn = [os.path.join(path,fn)]\n",
    "        cmd = ''.join(cmd_seg + vfn + ['.vf'] + [' -w '] + vfn + ['.sch'])\n",
    "        rtn = None\n",
    "        with os.popen(cmd,'r') as f:\n",
    "            rtn = f.read() \n",
    "        if not mat.search(rtn):\n",
    "            fail += 1\n",
    "        print('\\rSCH2HDL: {}\\{}, Fail: {}'.format(i+1,ttl,fail),end='')\n",
    "    print()\n",
    "    print('**Process Finished**')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "def factory_set(gpath,dpath):\n",
    "    gfns = [fn for fn in os.listdir(gpath) if fn.split('.')[-1] == 'vf']\n",
    "    dfns = [fn for fn in os.listdir(dpath) if fn.split('.')[-1] == 'vf']\n",
    "    rb_fns = list(set(dfns) - set(gfns))\n",
    "    print('Del Files In: {}'.format(dpath))\n",
    "    print(len(gfns),len(dfns),len(rb_fns))\n",
    "    #cmd = input('Yes/NO?')\n",
    "    cmd = 'Y'\n",
    "    if cmd == 'Y' or 'y':\n",
    "        print()\n",
    "        del_fns = 0\n",
    "        for fn in rb_fns: \n",
    "            fp = os.path.join(dpath,fn)\n",
    "            #print(fp)\n",
    "            if os.path.exists(fp):\n",
    "                os.remove(fp)\n",
    "                del_fns += 1\n",
    "                #print('fn')\n",
    "                print('\\r**Del Files: {}/{}**'.format(del_fns,len(rb_fns)),end='')\n",
    "        print()\n",
    "        print('**Del Done**')        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 347,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Del Files In: e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/\n",
      "51 51 0\n",
      "\n",
      "\n",
      "**Del Done**\n"
     ]
    }
   ],
   "source": [
    "factory_set(gold_path,src_path)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 308,
   "metadata": {},
   "outputs": [],
   "source": [
    "os.remove(os.path.join(dd_p,os.listdir(dd_p)[0]))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# ########################"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 1. 设置输入输出目录"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "#src_path = 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28'\n",
    "#top_vf = os.path.join(src_path,'a_vcm_pro.vf')\n",
    "#top_prj = os.path.join(src_path,'a_vcm_pro.prj')\n",
    "#dst_path = 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325'\n",
    "#src_path = 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/vcar/Mini_Rcv_V-Car1026/'\n",
    "#dst_path = 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/Mini_Rcv_20220714/'\n",
    "#top_vf = os.path.join(src_path,'rcv.vf')\n",
    "#top_prj = os.path.join(src_path,'rcv.prj')\n",
    "#src_path = 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/'\n",
    "#dst_path = 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220715/'\n",
    "gold_path = 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/raw/Mini_rcv_CPNdual_C_All/'\n",
    "src_path = 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/'\n",
    "dst_path = 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/'\n",
    "if not os.path.exists(dst_path):\n",
    "    os.makedirs(dst_path)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 2. 从.xise中获取Xilinx工程模块清单"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "def sub_mdl_sp(spath):\n",
    "    pat = r'\"Output File Name\" xil_pn:value=\"(.+?)\"'\n",
    "    mat = re.compile(pat)\n",
    "    xise_fp = [os.path.join(spath,fn) for fn in os.listdir(spath) if os.path.splitext(fn)[-1] == '.xise'][0]\n",
    "    print('XISE: ',xise_fp)\n",
    "    data = None\n",
    "    with open(xise_fp,'r') as f:\n",
    "        data = f.read()\n",
    "    prj_fsn = mat.findall(data)[0]\n",
    "    fpath = os.path.join(spath,prj_fsn+'.prj')\n",
    "    ftbe = os.path.exists(fpath)\n",
    "    print('PRJ: {} - Real: {}'.format(fpath,ftbe))\n",
    "    data = None\n",
    "    with open(fpath,'r') as f:\n",
    "        data = f.read()    \n",
    "    mdl_ns = []   \n",
    "    #fon = os.path.splitext(fpath)[0]\n",
    "    fdix = os.path.splitext(fpath)[-1]\n",
    "    #fpv = fon + '.v'\n",
    "    #fvf = fon + '.vf'\n",
    "    p = None\n",
    "    if fdix == '.prj':       #Top\n",
    "        p = r'\"(.+)\"'\n",
    "        m = re.compile(p)\n",
    "        mdl_ns = m.findall(data)\n",
    "    return mdl_ns"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "XISE:  e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/rcv.xise\n",
      "PRJ: e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/rcv.prj - Real: True\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "['ipcore_dir/XSPx72M8WE.v',\n",
       " 'tx_test.v',\n",
       " 'sens_crc.v',\n",
       " 'sel8.vf',\n",
       " 'rtn_mux_b.v',\n",
       " 'rgmii_tx.vf',\n",
       " 'ipcore_dir/dist_32x16m.v',\n",
       " 'fd8.vf',\n",
       " 'fd1.vf',\n",
       " 'ctrl_data_plus.v',\n",
       " 'tx_process.vf',\n",
       " 'signed_mult_18x18.v',\n",
       " 'sel16.vf',\n",
       " 'sdp_bram_a8b_d8b.v',\n",
       " 'sdp_bram_a10b_d30b.v',\n",
       " 'sdp_bram_a10b_d16b.v',\n",
       " 'pti_source/MRCV_PLL.v',\n",
       " 'pti_source/MIN_CPNL_RDCNT.v',\n",
       " 'pti_source/MIN_CPDT_BUF.v',\n",
       " 'pti_source/MIN_BRTC_BF.v',\n",
       " 'pti_source/MCU_UART_IF.v',\n",
       " 'pti_source/GOE_SYNC_RSTN.v',\n",
       " 'pti_source/FRMM_SDABIT.v',\n",
       " 'pti_source/FRMM_MENCT.v',\n",
       " 'pti_source/DR8W16_32W4R.v',\n",
       " 'pti_source/D32W2_8W64R.v',\n",
       " 'pti_source/D32IN_8BOUT_BUF.v',\n",
       " 'pti_source/CRC32_ETHER.v',\n",
       " 'pti_source/CLOCK_CONVERT_BUF.v',\n",
       " 'pac_stp_gen.v',\n",
       " 'ovp_gen_a.v',\n",
       " 'm8_1e16b.vf',\n",
       " 'm4_postmult_xt2p5_a.v',\n",
       " 'ipcore_dir/XSP9x512WE.v',\n",
       " 'ipcore_dir/XSP32x1024M4WE.v',\n",
       " 'gamma30_rom_mpc.v',\n",
       " 'gamma28_rom_mpc.v',\n",
       " 'gamma25_rom_mpc.v',\n",
       " 'gamma24_rom_mpc.v',\n",
       " 'gamma22_rom_mpc.v',\n",
       " 'gamma20_rom_mpc.v',\n",
       " 'gamma18_rom_mpc.v',\n",
       " 'gamma10_rom_mpc.v',\n",
       " 'freeze_ctrl_a.v',\n",
       " 'fd4e.vf',\n",
       " 'fd3e.vf',\n",
       " 'fd1e.vf',\n",
       " 'f1d16.vf',\n",
       " 'f1d10.vf',\n",
       " 'd0000h_16.vf',\n",
       " 'ctrld_reg_a.v',\n",
       " 'ctemp_multi_mpc.v',\n",
       " 'const_0_16b.v',\n",
       " 'cb11rea.v',\n",
       " 'adc_sensor_ctrl_fp.v',\n",
       " 'video_input_fp_a.v',\n",
       " 'version_disp_xt.v',\n",
       " 'tx_rcv.vf',\n",
       " 'test_pat_gen_fp_b.v',\n",
       " 'source/pad_num_edge_rom_mpc.v',\n",
       " 'source/Drv_SOUT.v',\n",
       " 'source/Drv_RAM.v',\n",
       " 'source/Drv_CFG_REG.v',\n",
       " 'sel16en.v',\n",
       " 'rx_det_c.v',\n",
       " 'rx_ctrld.vf',\n",
       " 'rgmii_rx.vf',\n",
       " 'return_backup_det.v',\n",
       " 'pti_source/RCV_SPIFLASH_IF.v',\n",
       " 'pti_source/RCV_RDT_CLK_CNV.v',\n",
       " 'pti_source/RCV_PLL_RST_CNT.v',\n",
       " 'pti_source/RCV_PLL_COVER.v',\n",
       " 'pti_source/RCV_MAS_SLV_SW.v',\n",
       " 'pti_source/RCV_GAINSEL.v',\n",
       " 'pti_source/RCV_FLSH_SECWR32M.v',\n",
       " 'pti_source/RCV_FLSH_PRACNT32M.v',\n",
       " 'pti_source/RCV_FLSH_MODCNT.v',\n",
       " 'pti_source/RCV_FLSH_CALDTCNT.v',\n",
       " 'pti_source/MIN_CPNL_RDTOP.v',\n",
       " 'pti_source/MCU_URX_CMD.v',\n",
       " 'pti_source/MCU_UART_MODCNT.v',\n",
       " 'pti_source/MCU_UART_CALDTCNT.v',\n",
       " 'pti_source/MCU_UART_BYTE.v',\n",
       " 'pti_source/FMEM_SDRAM_BKCNT.v',\n",
       " 'pti_source/FMEM_BWCNT32M.v',\n",
       " 'pti_source/BRIGH_GAIN_CALC.v',\n",
       " 'port_check_signal_sel.v',\n",
       " 'pnl_adrs_gen_fp_a.v',\n",
       " 'pad_num_rom_fp.v',\n",
       " 'm4_mult_xt2p5_a.vf',\n",
       " 'link_on_in_filter.v',\n",
       " 'line_memory_fp_a.v',\n",
       " 'led_blink_brt.v',\n",
       " 'in_video_mux.v',\n",
       " 'int_vp_gen.v',\n",
       " 'gamma_ctemp_fp.vf',\n",
       " 'fd30.v',\n",
       " 'dcm_rst_mpc.v',\n",
       " 'csum_err_det.v',\n",
       " 'buf16b.vf',\n",
       " 'brightness_mpc.v',\n",
       " 'video_process_fp.vf',\n",
       " 'source/Drv_IF.v',\n",
       " 'pti_source/RCV_SPIFLSH_32TOP.v',\n",
       " 'pti_source/RCV_RGIN_CG.v',\n",
       " 'pti_source/RCV_MAS_SLV_TOP.v',\n",
       " 'pti_source/RCV_LED_DRV_CT.v',\n",
       " 'pti_source/RCV_INIT_CT.v',\n",
       " 'pti_source/RCV_FMM_SDRAM_TOP_CP.v',\n",
       " 'pti_source/RCV_FIX_VLU.v',\n",
       " 'pti_source/RCV_ERROR_MON.v',\n",
       " 'pti_source/RCV_CNTREG.v',\n",
       " 'pti_source/MCU_UART_TOP.v',\n",
       " 'led_ctrl_a.vf',\n",
       " 'input_rcv.vf',\n",
       " 'clk_gen.vf',\n",
       " 'brt_ctrl_fp.vf',\n",
       " 'rcv.vf']"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "sub_mdl_sp(src_path)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "def halo(fdat,mdl_ns,dpath,update=True):\n",
    "\n",
    "    gen_sub_mdls = []\n",
    "    \n",
    "    m0 = re.compile(r'(module.+?endmodule)',re.DOTALL) \n",
    "    elms = m0.findall(fdat)\n",
    "    #print(len(elms))\n",
    "    m1 = re.compile(r'_MUSER\\w+|_HXILINX\\w+')\n",
    "    m2 = re.compile(r'module (\\w+)')\n",
    "    #elms_new = []\n",
    "    for elm in elms:\n",
    "        elm_d = m1.sub('',elm)\n",
    "        #print(elm_d)\n",
    "        #elm_n = m2.search(elm_d).span()[0]\n",
    "        elm_n = m2.findall(elm_d)[0]\n",
    "        #print(elm_n)\n",
    "        elm_fn = elm_n + '.v'\n",
    "        if elm_fn not in mdl_ns:\n",
    "            opath = os.path.join(dpath,elm_fn)\n",
    "            gen_sub_mdls.append(opath)\n",
    "\n",
    "            if not os.path.exists(opath) or update:\n",
    "                with open(opath,'w') as f:\n",
    "                    f.write(elm_d)\n",
    "                print('**VLG: {} Generated Done**'.format(elm_fn))             \n",
    "    return gen_sub_mdls\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "#def vf_rush(vf_fn,mdl_ns,spath,dpath,update=False):\n",
    "#def fprj_flu(mdl_ns,spath,dpath,update=False,x2x=True):\n",
    "def fprj_flu(mdl_ns,spath,dpath,update=False,targe_family=1):\n",
    "\n",
    "    x2x = 0    \n",
    "    if targe_family == 0:\n",
    "        x2x = 1\n",
    "    else:\n",
    "        x2x = 0\n",
    "    #UCF\n",
    "    if x2x:\n",
    "        ucf_fps = [os.path.join(spath,fn) for fn in os.listdir(spath) if os.path.splitext(fn)[-1] == '.ucf']\n",
    "        for fp in ucf_fps:\n",
    "            data = None\n",
    "            fn = os.path.split(fp)[-1]\n",
    "            dfp = os.path.join(dpath,fn)\n",
    "            if os.path.exists(fp): \n",
    "                if not os.path.exists(dfp) or update:\n",
    "                    with open(fp,'rb') as f:\n",
    "                        data = f.read()\n",
    "                        with open(dfp,'wb') as ff:\n",
    "                            ff.write(data)\n",
    "                    print('**Copyed {} Done**'.format(fn))                \n",
    "                else:\n",
    "                    print('**File: {} NOP**'.format(fn))                \n",
    "   \n",
    "    ip_fpaths = []\n",
    "    leaf_fpaths = []\n",
    "\n",
    "    #IP&Module\n",
    "    for mdl_n in mdl_ns:\n",
    "        opath = os.path.splitext(os.path.join(dpath,mdl_n))[0] + '.v'\n",
    "        \n",
    "        ipath = os.path.join(spath,mdl_n)\n",
    "        fname, ftype = os.path.split(ipath)[-1].split('.')\n",
    "        \n",
    "        ip_dir = os.path.join(spath,'ipcore_dir')\n",
    "        \n",
    "        ift = os.path.join(ip_dir,fname)\n",
    "        ift_a = os.path.join(spath,fname)\n",
    "        oft = os.path.splitext(opath)[0]\n",
    "        \n",
    "        i_ngc = ift + '.ngc'\n",
    "        i_ngc_a = ift_a + '.ngc'\n",
    "        o_ngc = oft + '.ngc'\n",
    "        i_coe = ift + '.coe'\n",
    "        i_coe_a = ift_a + '.coe'\n",
    "        o_coe = oft + '.coe'\n",
    "        i_mif = ift + '.mif'\n",
    "        i_mif_a = ift_a + '.mif'\n",
    "        o_mif = oft + '.mif'    \n",
    "        \n",
    "        vname = fname + '.v'\n",
    "        ngc_n = fname + '.ngc'\n",
    "        coe_n = fname + '.coe'\n",
    "        mif_n = fname + '.mif'    \n",
    "        #vname = os.path.split(opath)[-1]    \n",
    "        #print(opath)           \n",
    "        \n",
    "        isIP = False\n",
    "        #ip_fp = [] \n",
    "        \n",
    "        #if os.path.exists(i_ngc):\n",
    "        path = ''\n",
    "        if os.path.exists(i_ngc_a):\n",
    "            path = i_ngc_a\n",
    "        elif os.path.exists(i_ngc):\n",
    "            path = i_ngc\n",
    "        if path:\n",
    "            isIP = True\n",
    "            #ip_fp.append(path)\n",
    "            if x2x:\n",
    "                if not os.path.exists(o_ngc) or update:\n",
    "                    with open(path,'rb') as f:\n",
    "                        data = f.read()        \n",
    "                        with open(o_ngc,'wb') as ff:\n",
    "                            ff.write(data) \n",
    "                    print('**NGC: {} Copyed Done**'.format(ngc_n))\n",
    "            \n",
    "        #path = ''\n",
    "        if os.path.exists(i_mif_a):\n",
    "            path = i_mif_a\n",
    "        elif os.path.exists(i_mif):\n",
    "            path = i_mif\n",
    "        if path:\n",
    "            #ip_fp.append(path)\n",
    "            if x2x:\n",
    "                if not os.path.exists(o_mif) or update:               \n",
    "                    with open(path,'rb') as f:\n",
    "                        data = f.read()       \n",
    "                        with open(o_mif,'wb') as ff:\n",
    "                            ff.write(data) \n",
    "                    print('**MIF: {} Copyed Done**'.format(mif_n))\n",
    "            \n",
    "        #print(update,os.path.exists(opath))\n",
    "        odir = os.path.split(opath)[0]    \n",
    "        #if not os.path.exists(odir) and x2x:\n",
    "        if x2x or not isIP and not os.path.exists(odir):\n",
    "            os.makedirs(odir)        \n",
    "        if ftype == 'vf':\n",
    "            with open(ipath,'r') as f:\n",
    "                data = f.read()\n",
    "            gen_mdls = halo(data,mdl_ns,dpath,update=update)\n",
    "            leaf_fpaths += gen_mdls\n",
    "        elif ftype == 'v':\n",
    "            if isIP and x2x or not isIP:\n",
    "                if not os.path.exists(opath) or update:\n",
    "                    with open(ipath,'rb') as f:\n",
    "                        data = f.read()        \n",
    "                    with open(opath,'wb') as f:\n",
    "                        f.write(data)\n",
    "                    print('**VLG: {} Copyed Done**'.format(vname))\n",
    "            if isIP:\n",
    "                #ip_fp.append(ipath)\n",
    "                ip_fpaths.append(ipath)\n",
    "            else:\n",
    "                leaf_fpaths.append(opath)\n",
    "        #else:\n",
    "        #    print('**File: {} No Change**'.format(vname)) \n",
    "        #if len(ip_fp) > 1:\n",
    "        #    ip_fpaths.append(ip_fp)\n",
    "    return ip_fpaths, leaf_fpaths"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 54,
   "metadata": {},
   "outputs": [],
   "source": [
    "vlg_core_path = 'D:/software/Xilinx/14.7/ISE_DS/ISE/verilog/src/XilinxCoreLib/'\n",
    "vdl_core_path = 'D:/software/Xilinx/14.7/ISE_DS/ISE/vhdl/src/XilinxCoreLib/'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 56,
   "metadata": {},
   "outputs": [],
   "source": [
    "vlg_hc_mns = [fn.split('.')[0] for fn in os.listdir(vlg_core_path)]\n",
    "vdl_hc_mns = [fn.split('.')[0] for fn in os.listdir(vdl_core_path)] "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 57,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(200, 1176)"
      ]
     },
     "execution_count": 57,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(vlg_hc_mns),len(vdl_hc_mns)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 59,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(40, 1136)"
      ]
     },
     "execution_count": 59,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(set(vlg_hc_mns) & set(vdl_hc_mns)), len(set(vdl_hc_mns) - set(vlg_hc_mns))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 60,
   "metadata": {},
   "outputs": [],
   "source": [
    "pt1 = r'(\\w+) #'\n",
    "mh1 = re.compile(pt1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 67,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'BLK_MEM_GEN_V7_3'"
      ]
     },
     "execution_count": 67,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "mh1.search(ngc_dat)[1]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 73,
   "metadata": {},
   "outputs": [],
   "source": [
    "src_prj = os.path.join(dst_path,'impl\\gwsynthesis')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 74,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['min_dual_rcv.log', 'min_dual_rcv.prj']"
      ]
     },
     "execution_count": 74,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "os.listdir(src_prj)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "def get_gw_FPGA_info(prj_path):\n",
    "    gws_path = os.path.join(prj_path,'impl\\gwsynthesis')\n",
    "    fprj = [os.path.join(gws_path,fn) for fn in os.listdir(gws_path) if fn.split('.')[1] == 'prj'][0]\n",
    "    print('Gowin Synthesis File: {}'.format(fprj))\n",
    "    pt = r'Device id=\"(.+)\" package=\"(.+)\" speed=\"\\w+\" partNumber=\"(.+)\"'\n",
    "    mh = re.compile(pt)\n",
    "    data = None\n",
    "    res = []\n",
    "    for line in open(fprj,'r'):\n",
    "        res = mh.findall(line)\n",
    "        if res:\n",
    "            break\n",
    "    #print(res[0])\n",
    "    dev_info = []\n",
    "    dev_info.append(res[0][0].split('-')[0])\n",
    "    dev_info += list(res[0])\n",
    "    return dev_info"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Gowin Synthesis File: e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/impl\\gwsynthesis\\min_dual_rcv.prj\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "['GW2A', 'GW2A-55', 'UBGA324D', 'GW2A-LV55UG324DC7/I6']"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "get_gw_FPGA_info(dst_path)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "def gw_mod_attrs_rtn(xip_type):\n",
    "    sample = ''\n",
    "    if xip_type == 'bram_sdp': \n",
    "        sample = './mod/bram/bram_sdp/bram_sdp.mod'\n",
    "    elif xip_type == 'prom': \n",
    "        sample = './mod/bram/prom/prom.mod'\n",
    "    elif xip_type == 'dram_sdp': \n",
    "        sample = './mod/dram/dram_sdp/dram_sdp.mod'\n",
    "    elif xip_type == 'sign_mult': \n",
    "        sample = './mod/sign_mult/sign_mult.mod'\n",
    "    data = []\n",
    "    with open(sample,'r') as f:\n",
    "        data = f.readlines()\n",
    "    #print(data)\n",
    "    params = [x.split()[0] for x in data if x.strip()]\n",
    "    #bram_attr = {x.split()[0]: '' for x in data  if x.strip()}\n",
    "    return params"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['-series',\n",
       " '-device',\n",
       " '-package',\n",
       " '-part_number',\n",
       " '-mod_name',\n",
       " '-file_name',\n",
       " '-path',\n",
       " '-type',\n",
       " '-file_type',\n",
       " '-source_a',\n",
       " '-source_b',\n",
       " '-width_a',\n",
       " '-width_b',\n",
       " '-data_type_a',\n",
       " '-data_type_b',\n",
       " '-en_shiftout_a',\n",
       " '-en_shiftout_b',\n",
       " '-reset_mode',\n",
       " '-ina_reg',\n",
       " '-inb_reg',\n",
       " '-pipe_reg',\n",
       " '-out_reg']"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "gw_mod_attrs_rtn('sign_mult')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "def gw_core_gen(mod_fp): \n",
    "    m1 = re.compile(r'Error')    \n",
    "    m2 = re.compile(r'Successfully')\n",
    "    m3 = re.compile(r'MG2116')\n",
    "    m4 = re.compile(r'MG2001')\n",
    "    ip_name = os.path.split(mod_fp)[-1].split('.')[0]\n",
    "    cmd = 'GowinModGen -do ' + mod_fp\n",
    "    #rtn = os.popen(cmd,'r').readlines()\n",
    "    rtn = None\n",
    "    with os.popen(cmd,'r') as f:\n",
    "        rtn = f.read()\n",
    "    r1 = m1.search(rtn)\n",
    "    r2 = m2.search(rtn)\n",
    "    e1 = m3.search(rtn)\n",
    "    e2 = m4.search(rtn)\n",
    "    #print(type(rtn))\n",
    "    #print(rtn)\n",
    "    #print(r1,r2,e1)\n",
    "    if r1:\n",
    "        if e1:\n",
    "            print(' ** Failed: Path Error - {} **'.format(ip_name))\n",
    "        elif e2:\n",
    "            print(' ** Failed: Type Error - {} **'.format(ip_name))\n",
    "    elif r2:\n",
    "        print(' ** {}: Done **'.format(ip_name))\n",
    "    else:\n",
    "        print(' ** Failed: Port Wdith Error - {} **'.format(ip_name))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "gw_core_gen('E:/mlfield/xex/py/mod/bram/prom/prom.mod')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "def xlx_IP_miner(spath,dpath,target_family=1):\n",
    "    p1 = r'module (.+)'\n",
    "    m1 = re.compile(p1)\n",
    "    p2 = r'(.+) #'\n",
    "    m2 = re.compile(p2)    \n",
    "    fname = os.path.split(spath)[-1].split('.')[0]\n",
    "    sdir = os.path.split(spath)[0]\n",
    "    ip_dir = os.path.join(sdir,'ipcore_dir')\n",
    "    print(' ..Processing: ',fname)\n",
    "    mdl_name = ''\n",
    "    xip_type = ''\n",
    "    \n",
    "    mif_in_sp = os.path.splitext(spath)[0] + '.mif'\n",
    "    mif_in_ip = os.path.join(ip_dir, fname+'.mif')\n",
    "    mif_spath = ''\n",
    "    if os.path.exists(mif_in_sp):\n",
    "        mif_spath = mif_in_sp\n",
    "    elif os.path.exists(mif_in_ip):\n",
    "        mif_spath = mif_in_ip\n",
    "    mi_path = ''\n",
    "\n",
    "    new_path = os.path.join(dpath,'ip/'+fname+'/')\n",
    "    if mif_spath:\n",
    "        if target_family == 1:\n",
    "            mi_path = os.path.join(new_path,fname+'.mi')\n",
    "        #print(' ..mif_path: ',mif_spath)\n",
    "        #print(' ..mi_path: ',mi_path)\n",
    "    #print('gen_path: ',new_path)\n",
    "    if not os.path.exists(new_path):\n",
    "        os.makedirs(new_path)    \n",
    "    \n",
    "    ip_type = '' \n",
    "    ip_parms = []\n",
    "    \n",
    "    paras = []\n",
    "    ip_dat = None\n",
    "    with open(spath,'r') as f:\n",
    "        ip_dat = f.read()\n",
    "\n",
    "    res = m1.search(ip_dat)\n",
    "    r1 = res[1]\n",
    "    mdl_st = res.span()[0]\n",
    "    if r1:\n",
    "        mdl_name = r1.strip('(').strip()\n",
    "        #print('mod_name: ',mdl_name)\n",
    "    r2 = m2.search(ip_dat[mdl_st:])[1].strip()\n",
    "    if r2:\n",
    "        xip_type = r2\n",
    "        #print('type: ',xip_type) \n",
    "    if 'BLK_MEM' in xip_type:\n",
    "        ip_type, ip_parms = xlx_RAM_proc(ip_dat,0,mif_spath=mif_spath,mi_dpath=mi_path)\n",
    "    elif 'DIST_MEM' in xip_type:\n",
    "        ip_type, ip_parms = xlx_RAM_proc(ip_dat,1,mif_spath=mif_spath,mi_dpath=mi_path)\n",
    "    elif 'DSP48' in xip_type:\n",
    "        #print('DSP')\n",
    "        ip_type, ip_parms = xlx_DSP_proc(ip_dat)\n",
    "    paras = [mdl_name, fname, new_path] + ip_parms\n",
    "    #print('  ..IP_type: ', ip_type)\n",
    "    return ip_type, paras        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'sync'"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "'SYNC'.lower()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "def xlx_RAM_proc(ip_dat, mem_type, mif_spath='', mi_dpath='', target_family=1):\n",
    "    p1 = r'C_MEM_TYPE\\((\\d)\\)'\n",
    "    m1 = re.compile(p1)\n",
    "    p2 = r'C_READ_DEPTH_B\\((\\d+)\\)'\n",
    "    m2 = re.compile(p2)\n",
    "    p3 = r'C_READ_WIDTH_B\\((\\d+)\\)'\n",
    "    m3 = re.compile(p3)\n",
    "    p4 = r'C_RST_TYPE\\(\"(\\w+)\"\\)'\n",
    "    m4 = re.compile(p4)\n",
    "    p5 = r'C_WRITE_DEPTH_A\\((\\d+)\\)'\n",
    "    m5 = re.compile(p5)\n",
    "    p6 = r'C_WRITE_WIDTH_A\\((\\d+)\\)'\n",
    "    m6 = re.compile(p6)\n",
    "    p7 = r'C_DEPTH\\((\\d+)\\)'\n",
    "    m7 = re.compile(p7)\n",
    "    p8 = r'C_WIDTH\\((\\d+)\\)'\n",
    "    m8 = re.compile(p8)    \n",
    "    \n",
    "    xip_type = ''\n",
    "    paras = []\n",
    "       \n",
    "    c_mem_type = int(m1.search(ip_dat)[1])\n",
    "\n",
    "    if mem_type == 0 and c_mem_type == 1:    #BRAM_SDP\n",
    "        c_read_dpth_B  = m2.search(ip_dat)[1]\n",
    "        c_read_wdth_B  = m3.search(ip_dat)[1]\n",
    "        c_rst_type     = m4.search(ip_dat)[1]\n",
    "        c_write_dpth_A = m5.search(ip_dat)[1]\n",
    "        c_write_wdth_A = m6.search(ip_dat)[1]  \n",
    "        \n",
    "        if target_family == 1:\n",
    "            xip_type = 'bram_sdp'\n",
    "            paras += ['RAM_SDP', \n",
    "                      'vlg',\n",
    "                      'true',\n",
    "                      c_read_dpth_B,\n",
    "                      c_read_wdth_B,\n",
    "                      c_write_dpth_A,\n",
    "                      c_write_wdth_A,\n",
    "                      'bypass',\n",
    "                      c_rst_type.lower()]\n",
    "        \n",
    "    elif mem_type == 0 and c_mem_type == 3: #BROM_SP\n",
    "        c_read_dpth_B  = m2.search(ip_dat)[1]\n",
    "        c_read_wdth_B  = m3.search(ip_dat)[1]\n",
    "        c_rst_type     = m4.search(ip_dat)[1]\n",
    "        \n",
    "        if target_family == 1:\n",
    "            xip_type = 'prom'\n",
    "            if mif_spath:\n",
    "                gowin_mi_gen(mif_spath,mi_dpath)\n",
    "            #print(mif_spath,mi_dpath)\n",
    "            paras += ['RAM_ROM', \n",
    "                      'vlg',\n",
    "                      'true',\n",
    "                      c_read_dpth_B,\n",
    "                      c_read_wdth_B,\n",
    "                      'bypass',\n",
    "                      c_rst_type.lower(),\n",
    "                     mi_dpath] \n",
    "\n",
    "    elif mem_type == 1 and c_mem_type == 4: #DRAM_SDP\n",
    "        c_dpth  = m7.search(ip_dat)[1]\n",
    "        c_wdth  = m8.search(ip_dat)[1]\n",
    "        \n",
    "        if target_family == 1:\n",
    "            xip_type = 'dram_sdp'\n",
    "            paras += ['SSRAM_SDP', \n",
    "                      'vlg',\n",
    "                      c_dpth,\n",
    "                      c_wdth] \n",
    "        \n",
    "    return xip_type, paras"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "def xlx_DSP_proc(ip_dat, target_family=1):\n",
    "    p1 = r'A0REG \\( (\\d) \\)'\n",
    "    m1 = re.compile(p1)\n",
    "    p2 = r'A1REG \\( (\\d) \\)'\n",
    "    m2 = re.compile(p2)\n",
    "    p3 = r'B0REG \\( (\\d) \\)'\n",
    "    m3 = re.compile(p3)\n",
    "    p4 = r'B1REG \\( (\\d) \\)'\n",
    "    m4 = re.compile(p4)\n",
    "    p5 = r'MREG \\( (\\d) \\)'\n",
    "    m5 = re.compile(p5) \n",
    "    p6 = r'PREG \\( (\\d) \\)'\n",
    "    m6 = re.compile(p6)    \n",
    "    p7 = r'RSTTYPE \\( \"(\\w+)\" \\)'\n",
    "    m7 = re.compile(p7)\n",
    "    \n",
    "    paras = []\n",
    "    \n",
    "    if target_family == 1:\n",
    "        in_a_registered = int(m1.search(ip_dat)[1])\n",
    "        pl_a_registered = int(m2.search(ip_dat)[1])    \n",
    "        in_b_registered = int(m3.search(ip_dat)[1])\n",
    "        pl_b_registered = int(m4.search(ip_dat)[1])    \n",
    "        ot_m_registered = int(m5.search(ip_dat)[1]) \n",
    "        ot_p_registered = int(m6.search(ip_dat)[1]) \n",
    "        rst_type = m7.search(ip_dat)[1]\n",
    "        \n",
    "        paras = ['MULT', \n",
    "                 'vlg', \n",
    "                 'parallel', \n",
    "                 'parallel',\n",
    "                 '18',\n",
    "                 '18',\n",
    "                 'signed',\n",
    "                 'signed',\n",
    "                 'false',\n",
    "                 'false',\n",
    "                 rst_type.lower(),\n",
    "                 'registered' if in_a_registered else 'bypass',\n",
    "                 'registered' if in_b_registered else 'bypass',\n",
    "                 'registered' if pl_a_registered and pl_b_registered else 'bypass',\n",
    "                 'registered' if ot_m_registered or ot_p_registered else 'bypass']\n",
    "        \n",
    "    return 'sign_mult', paras"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [],
   "source": [
    "def gowin_mi_gen(src_path,gw_path):\n",
    "    mif_data = None\n",
    "    with open(src_path,'r',encoding='utf-8') as f:\n",
    "        mif_data = f.readlines()\n",
    "    adr_dpth = '#Address_depth=' + str(len(mif_data)) + '\\n'\n",
    "    dat_wdth = '#Data_width=' +  str(len(mif_data[0].strip())) + '\\n'\n",
    "    head = ['#File_format=Bin\\n', adr_dpth, dat_wdth]\n",
    "    new_mif = head + mif_data\n",
    "    with open(gw_path,'w',encoding='utf-8') as f:\n",
    "        f.writelines(new_mif)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [],
   "source": [
    "def x2g_ip_regen(dev_info, xip_type, gw_mod_attrs, gw_ip_paras, update=True):\n",
    "    #xip_type, gw_ip_paras = xlx_IP_miner(xip_path,dpath)\n",
    "    gw_dev_info = None\n",
    "            \n",
    "    vlg_path = os.path.join(gw_ip_paras[2], gw_ip_paras[1])\n",
    "    mdl_name = gw_ip_paras[0]\n",
    "    \n",
    "    if update:\n",
    "        if isinstance(dev_info,list):\n",
    "            gw_dev_info = dev_info.copy()\n",
    "        mod_new_dir = gw_ip_paras[2]\n",
    "        mod_new_fn = gw_ip_paras[1] + '.mod'\n",
    "        mod_new_fpath = os.path.join(mod_new_dir,mod_new_fn)\n",
    "        #print('mod_fpath: ',mod_new_fpath)\n",
    "        if xip_type == 'dram_sdp':\n",
    "            gw_dev_info.append(gw_dev_info[1])    \n",
    "        gw_mod_valus = gw_dev_info + gw_ip_paras\n",
    "        #gw_mod_attrs = gw_mod_attrs_rtn(xip_type)\n",
    "        gw_mod_res = [gw_mod_attrs[i] + ' ' + gw_mod_valus[i] + '\\n' for i in range(len(gw_mod_attrs))]\n",
    "        #print('mod: ',gw_mod_res)\n",
    "        with open(mod_new_fpath,'w') as f:\n",
    "            f.writelines(gw_mod_res)\n",
    "        #print(' ..Mod File Generated')\n",
    "        gw_core_gen(mod_new_fpath)\n",
    "    \n",
    "    return mdl_name, vlg_path"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [],
   "source": [
    "def x2g_IPs_proc(xip_fps, dpath, update=True):\n",
    "    gw_mod_attr_books = {}\n",
    "    gw_dev_info = None\n",
    "    if update:\n",
    "        gw_dev_info = get_gw_FPGA_info(dpath)\n",
    "    xps = None\n",
    "    if isinstance(xip_fps, list):\n",
    "        xps = xip_fps\n",
    "    elif isinstance(xip_fps, str):\n",
    "        xps = [xip_fps]\n",
    "\n",
    "    #ip_names = []\n",
    "    #ip_fpaths = []\n",
    "    gw_ips_lib = {}\n",
    "    gw_tmp_lib = {}\n",
    "    \n",
    "    for fp in xps:\n",
    "        ip_type, gw_ip_paras = xlx_IP_miner(fp, dpath)\n",
    "        if ip_type not in gw_mod_attr_books:\n",
    "            gw_mod_attr_books[ip_type] = gw_mod_attrs_rtn(ip_type)\n",
    "        gw_mod_attrs = gw_mod_attr_books[ip_type]\n",
    "        ip_name, ip_fpath = x2g_ip_regen(gw_dev_info, ip_type, gw_mod_attrs, gw_ip_paras, update=update)\n",
    "        #tmp_fpath = ip_fpath + '_tmp.v'\n",
    "        if ip_name:\n",
    "            if ip_name not in gw_ips_lib:\n",
    "                gw_ips_lib[ip_name] = {}\n",
    "                if ip_type not in gw_tmp_lib:\n",
    "                    gw_tmp_lib[ip_type] = gw_tmp_extractor(ip_fpath)\n",
    "                gw_ips_lib[ip_name]['type'] = ip_type\n",
    "                gw_ips_lib[ip_name]['fpath'] = ip_fpath + '.v'\n",
    "                gw_ips_lib[ip_name]['tmp'] = gw_tmp_lib[ip_type]\n",
    "        print('  ..Done..  ')\n",
    "        #ip_names.append(ip_name)\n",
    "        #ip_fpaths.append(ip_fpath)\n",
    "    #return ip_names, ip_fpaths\n",
    "    return gw_ips_lib"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 221,
   "metadata": {},
   "outputs": [],
   "source": [
    "xip_sdp_fp = xip_fps[4]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 222,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/sdp_bram_a10b_d30b.v'"
      ]
     },
     "execution_count": 222,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "xip_sdp_fp"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 223,
   "metadata": {},
   "outputs": [],
   "source": [
    "sdp_eg_dpath = './mod/'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 333,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " ..Processing:  sdp_bram_a10b_d30b\n",
      "  ..Done..  \n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'sdp_bram_a10b_d30b': {'type': 'bram_sdp',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/sdp_bram_a10b_d30b/sdp_bram_a10b_d30b.v',\n",
       "  'tmp': {'1st': '    sdp_bram_a10b_d30b',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'clka': '        .clka(clka_i), \\n',\n",
       "   'cea': '        .cea(cea_i), \\n',\n",
       "   'reseta': '        .reseta(reseta_i), \\n',\n",
       "   'clkb': '        .clkb(clkb_i), \\n',\n",
       "   'ceb': '        .ceb(ceb_i), \\n',\n",
       "   'resetb': '        .resetb(resetb_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ada': '        .ada(ada_i), \\n',\n",
       "   'din': '        .din(din_i), \\n',\n",
       "   'adb': '        .adb(adb_i) \\n',\n",
       "   '-1l': '    );\\n'}}}"
      ]
     },
     "execution_count": 333,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "x2g_IPs_proc(xip_sdp_fp,dst_path,update=False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 296,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " ..Processing:  XSPx72M8WE\n",
      "  ..Done..  \n",
      " ..Processing:  dist_32x16m\n",
      "  ..Done..  \n",
      " ..Processing:  signed_mult_18x18\n",
      "  ..Done..  \n",
      " ..Processing:  sdp_bram_a8b_d8b\n",
      "  ..Done..  \n",
      " ..Processing:  sdp_bram_a10b_d30b\n",
      "  ..Done..  \n",
      " ..Processing:  sdp_bram_a10b_d16b\n",
      "  ..Done..  \n",
      " ..Processing:  XSP9x512WE\n",
      "  ..Done..  \n",
      " ..Processing:  XSP32x1024M4WE\n",
      "  ..Done..  \n",
      " ..Processing:  gamma30_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma28_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma25_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma24_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma22_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma20_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma18_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma10_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  pad_num_edge_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  pad_num_rom_fp\n",
      "  ..Done..  \n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'XSPx72M8WE': {'type': 'bram_sdp',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/XSPx72M8WE/XSPx72M8WE.v',\n",
       "  'io': {'1st': '    XSPx72M8WE',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'clka': '        .clka(clka_i), \\n',\n",
       "   'cea': '        .cea(cea_i), \\n',\n",
       "   'reseta': '        .reseta(reseta_i), \\n',\n",
       "   'clkb': '        .clkb(clkb_i), \\n',\n",
       "   'ceb': '        .ceb(ceb_i), \\n',\n",
       "   'resetb': '        .resetb(resetb_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ada': '        .ada(ada_i), \\n',\n",
       "   'din': '        .din(din_i), \\n',\n",
       "   'adb': '        .adb(adb_i) \\n',\n",
       "   '-1l': '    );\\n'}},\n",
       " 'dist_32x16m': {'type': 'dram_sdp',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/dist_32x16m/dist_32x16m.v',\n",
       "  'io': {'1st': '    dist_32x16m',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'di': '        .di(di_i), \\n',\n",
       "   'wad': '        .wad(wad_i), \\n',\n",
       "   'rad': '        .rad(rad_i), \\n',\n",
       "   'wre': '        .wre(wre_i), \\n',\n",
       "   'clk': '        .clk(clk_i) \\n',\n",
       "   '-1l': '    );\\n'}},\n",
       " 'signed_mult_18x18': {'type': 'sign_mult',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/signed_mult_18x18/signed_mult_18x18.v',\n",
       "  'io': {'1st': '    signed_mult_18x18',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'a': '        .a(a_i), \\n',\n",
       "   'b': '        .b(b_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'reset': '        .reset(reset_i) \\n',\n",
       "   '-1l': '    );\\n'}},\n",
       " 'sdp_bram_a8b_d8b': {'type': 'bram_sdp',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/sdp_bram_a8b_d8b/sdp_bram_a8b_d8b.v',\n",
       "  'io': {'1st': '    XSPx72M8WE',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'clka': '        .clka(clka_i), \\n',\n",
       "   'cea': '        .cea(cea_i), \\n',\n",
       "   'reseta': '        .reseta(reseta_i), \\n',\n",
       "   'clkb': '        .clkb(clkb_i), \\n',\n",
       "   'ceb': '        .ceb(ceb_i), \\n',\n",
       "   'resetb': '        .resetb(resetb_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ada': '        .ada(ada_i), \\n',\n",
       "   'din': '        .din(din_i), \\n',\n",
       "   'adb': '        .adb(adb_i) \\n',\n",
       "   '-1l': '    );\\n'}},\n",
       " 'sdp_bram_a10b_d30b': {'type': 'bram_sdp',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/sdp_bram_a10b_d30b/sdp_bram_a10b_d30b.v',\n",
       "  'io': {'1st': '    XSPx72M8WE',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'clka': '        .clka(clka_i), \\n',\n",
       "   'cea': '        .cea(cea_i), \\n',\n",
       "   'reseta': '        .reseta(reseta_i), \\n',\n",
       "   'clkb': '        .clkb(clkb_i), \\n',\n",
       "   'ceb': '        .ceb(ceb_i), \\n',\n",
       "   'resetb': '        .resetb(resetb_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ada': '        .ada(ada_i), \\n',\n",
       "   'din': '        .din(din_i), \\n',\n",
       "   'adb': '        .adb(adb_i) \\n',\n",
       "   '-1l': '    );\\n'}},\n",
       " 'sdp_bram_a10b_d16b': {'type': 'bram_sdp',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/sdp_bram_a10b_d16b/sdp_bram_a10b_d16b.v',\n",
       "  'io': {'1st': '    XSPx72M8WE',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'clka': '        .clka(clka_i), \\n',\n",
       "   'cea': '        .cea(cea_i), \\n',\n",
       "   'reseta': '        .reseta(reseta_i), \\n',\n",
       "   'clkb': '        .clkb(clkb_i), \\n',\n",
       "   'ceb': '        .ceb(ceb_i), \\n',\n",
       "   'resetb': '        .resetb(resetb_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ada': '        .ada(ada_i), \\n',\n",
       "   'din': '        .din(din_i), \\n',\n",
       "   'adb': '        .adb(adb_i) \\n',\n",
       "   '-1l': '    );\\n'}},\n",
       " 'XSP9x512WE': {'type': 'bram_sdp',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/XSP9x512WE/XSP9x512WE.v',\n",
       "  'io': {'1st': '    XSPx72M8WE',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'clka': '        .clka(clka_i), \\n',\n",
       "   'cea': '        .cea(cea_i), \\n',\n",
       "   'reseta': '        .reseta(reseta_i), \\n',\n",
       "   'clkb': '        .clkb(clkb_i), \\n',\n",
       "   'ceb': '        .ceb(ceb_i), \\n',\n",
       "   'resetb': '        .resetb(resetb_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ada': '        .ada(ada_i), \\n',\n",
       "   'din': '        .din(din_i), \\n',\n",
       "   'adb': '        .adb(adb_i) \\n',\n",
       "   '-1l': '    );\\n'}},\n",
       " 'XSP32x1024M4WE': {'type': 'bram_sdp',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/XSP32x1024M4WE/XSP32x1024M4WE.v',\n",
       "  'io': {'1st': '    XSPx72M8WE',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'clka': '        .clka(clka_i), \\n',\n",
       "   'cea': '        .cea(cea_i), \\n',\n",
       "   'reseta': '        .reseta(reseta_i), \\n',\n",
       "   'clkb': '        .clkb(clkb_i), \\n',\n",
       "   'ceb': '        .ceb(ceb_i), \\n',\n",
       "   'resetb': '        .resetb(resetb_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ada': '        .ada(ada_i), \\n',\n",
       "   'din': '        .din(din_i), \\n',\n",
       "   'adb': '        .adb(adb_i) \\n',\n",
       "   '-1l': '    );\\n'}},\n",
       " 'gamma30_rom_mpc': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/gamma30_rom_mpc/gamma30_rom_mpc.v',\n",
       "  'io': {'1st': '    gamma30_rom_mpc',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n',\n",
       "   '-1l': '    );\\n'}},\n",
       " 'gamma28_rom_mpc': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/gamma28_rom_mpc/gamma28_rom_mpc.v',\n",
       "  'io': {'1st': '    gamma30_rom_mpc',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n',\n",
       "   '-1l': '    );\\n'}},\n",
       " 'gamma25_rom_mpc': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/gamma25_rom_mpc/gamma25_rom_mpc.v',\n",
       "  'io': {'1st': '    gamma30_rom_mpc',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n',\n",
       "   '-1l': '    );\\n'}},\n",
       " 'gamma24_rom_mpc': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/gamma24_rom_mpc/gamma24_rom_mpc.v',\n",
       "  'io': {'1st': '    gamma30_rom_mpc',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n',\n",
       "   '-1l': '    );\\n'}},\n",
       " 'gamma22_rom_mpc': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/gamma22_rom_mpc/gamma22_rom_mpc.v',\n",
       "  'io': {'1st': '    gamma30_rom_mpc',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n',\n",
       "   '-1l': '    );\\n'}},\n",
       " 'gamma20_rom_mpc': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/gamma20_rom_mpc/gamma20_rom_mpc.v',\n",
       "  'io': {'1st': '    gamma30_rom_mpc',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n',\n",
       "   '-1l': '    );\\n'}},\n",
       " 'gamma18_rom_mpc': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/gamma18_rom_mpc/gamma18_rom_mpc.v',\n",
       "  'io': {'1st': '    gamma30_rom_mpc',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n',\n",
       "   '-1l': '    );\\n'}},\n",
       " 'gamma10_rom_mpc': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/gamma10_rom_mpc/gamma10_rom_mpc.v',\n",
       "  'io': {'1st': '    gamma30_rom_mpc',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n',\n",
       "   '-1l': '    );\\n'}},\n",
       " 'pad_num_edge_rom_mpc': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/pad_num_edge_rom_mpc/pad_num_edge_rom_mpc.v',\n",
       "  'io': {'1st': '    gamma30_rom_mpc',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n',\n",
       "   '-1l': '    );\\n'}},\n",
       " 'pad_num_rom_fp': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/pad_num_rom_fp/pad_num_rom_fp.v',\n",
       "  'io': {'1st': '    gamma30_rom_mpc',\n",
       "   'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n',\n",
       "   '-1l': '    );\\n'}}}"
      ]
     },
     "execution_count": 296,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "x2g_IPs_proc(xip_fps,dst_path,update=False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 248,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Gowin Synthesis File: e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/impl\\gwsynthesis\\min_dual_rcv.prj\n",
      " ..Processing:  XSPx72M8WE\n",
      " ** XSPx72M8WE: Done **\n",
      " ..Processing:  dist_32x16m\n",
      " ** dist_32x16m: Done **\n",
      " ..Processing:  signed_mult_18x18\n",
      " ** signed_mult_18x18: Done **\n",
      " ..Processing:  sdp_bram_a8b_d8b\n",
      " ** sdp_bram_a8b_d8b: Done **\n",
      " ..Processing:  sdp_bram_a10b_d30b\n",
      " ** sdp_bram_a10b_d30b: Done **\n",
      " ..Processing:  sdp_bram_a10b_d16b\n",
      " ** sdp_bram_a10b_d16b: Done **\n",
      " ..Processing:  XSP9x512WE\n",
      " ** XSP9x512WE: Done **\n",
      " ..Processing:  XSP32x1024M4WE\n",
      " ** XSP32x1024M4WE: Done **\n",
      " ..Processing:  gamma30_rom_mpc\n",
      " ** gamma30_rom_mpc: Done **\n",
      " ..Processing:  gamma28_rom_mpc\n",
      " ** gamma28_rom_mpc: Done **\n",
      " ..Processing:  gamma25_rom_mpc\n",
      " ** gamma25_rom_mpc: Done **\n",
      " ..Processing:  gamma24_rom_mpc\n",
      " ** gamma24_rom_mpc: Done **\n",
      " ..Processing:  gamma22_rom_mpc\n",
      " ** gamma22_rom_mpc: Done **\n",
      " ..Processing:  gamma20_rom_mpc\n",
      " ** gamma20_rom_mpc: Done **\n",
      " ..Processing:  gamma18_rom_mpc\n",
      " ** gamma18_rom_mpc: Done **\n",
      " ..Processing:  gamma10_rom_mpc\n",
      " ** gamma10_rom_mpc: Done **\n",
      " ..Processing:  pad_num_edge_rom_mpc\n",
      " ** pad_num_edge_rom_mpc: Done **\n",
      " ..Processing:  pad_num_rom_fp\n",
      " ** pad_num_rom_fp: Done **\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'XSPx72M8WE': {'type': 'bram_sdp',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/XSPx72M8WE/XSPx72M8WE.v',\n",
       "  'io': {'dout': '        .dout(dout_o), \\n',\n",
       "   'clka': '        .clka(clka_i), \\n',\n",
       "   'cea': '        .cea(cea_i), \\n',\n",
       "   'reseta': '        .reseta(reseta_i), \\n',\n",
       "   'clkb': '        .clkb(clkb_i), \\n',\n",
       "   'ceb': '        .ceb(ceb_i), \\n',\n",
       "   'resetb': '        .resetb(resetb_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ada': '        .ada(ada_i), \\n',\n",
       "   'din': '        .din(din_i), \\n',\n",
       "   'adb': '        .adb(adb_i) \\n'}},\n",
       " 'dist_32x16m': {'type': 'dram_sdp',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/dist_32x16m/dist_32x16m.v',\n",
       "  'io': {'dout': '        .dout(dout_o), \\n',\n",
       "   'di': '        .di(di_i), \\n',\n",
       "   'wad': '        .wad(wad_i), \\n',\n",
       "   'rad': '        .rad(rad_i), \\n',\n",
       "   'wre': '        .wre(wre_i), \\n',\n",
       "   'clk': '        .clk(clk_i) \\n'}},\n",
       " 'signed_mult_18x18': {'type': 'sign_mult',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/signed_mult_18x18/signed_mult_18x18.v',\n",
       "  'io': {'dout': '        .dout(dout_o), \\n',\n",
       "   'a': '        .a(a_i), \\n',\n",
       "   'b': '        .b(b_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'reset': '        .reset(reset_i) \\n'}},\n",
       " 'sdp_bram_a8b_d8b': {'type': 'bram_sdp',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/sdp_bram_a8b_d8b/sdp_bram_a8b_d8b.v',\n",
       "  'io': {'dout': '        .dout(dout_o), \\n',\n",
       "   'clka': '        .clka(clka_i), \\n',\n",
       "   'cea': '        .cea(cea_i), \\n',\n",
       "   'reseta': '        .reseta(reseta_i), \\n',\n",
       "   'clkb': '        .clkb(clkb_i), \\n',\n",
       "   'ceb': '        .ceb(ceb_i), \\n',\n",
       "   'resetb': '        .resetb(resetb_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ada': '        .ada(ada_i), \\n',\n",
       "   'din': '        .din(din_i), \\n',\n",
       "   'adb': '        .adb(adb_i) \\n'}},\n",
       " 'sdp_bram_a10b_d30b': {'type': 'bram_sdp',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/sdp_bram_a10b_d30b/sdp_bram_a10b_d30b.v',\n",
       "  'io': {'dout': '        .dout(dout_o), \\n',\n",
       "   'clka': '        .clka(clka_i), \\n',\n",
       "   'cea': '        .cea(cea_i), \\n',\n",
       "   'reseta': '        .reseta(reseta_i), \\n',\n",
       "   'clkb': '        .clkb(clkb_i), \\n',\n",
       "   'ceb': '        .ceb(ceb_i), \\n',\n",
       "   'resetb': '        .resetb(resetb_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ada': '        .ada(ada_i), \\n',\n",
       "   'din': '        .din(din_i), \\n',\n",
       "   'adb': '        .adb(adb_i) \\n'}},\n",
       " 'sdp_bram_a10b_d16b': {'type': 'bram_sdp',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/sdp_bram_a10b_d16b/sdp_bram_a10b_d16b.v',\n",
       "  'io': {'dout': '        .dout(dout_o), \\n',\n",
       "   'clka': '        .clka(clka_i), \\n',\n",
       "   'cea': '        .cea(cea_i), \\n',\n",
       "   'reseta': '        .reseta(reseta_i), \\n',\n",
       "   'clkb': '        .clkb(clkb_i), \\n',\n",
       "   'ceb': '        .ceb(ceb_i), \\n',\n",
       "   'resetb': '        .resetb(resetb_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ada': '        .ada(ada_i), \\n',\n",
       "   'din': '        .din(din_i), \\n',\n",
       "   'adb': '        .adb(adb_i) \\n'}},\n",
       " 'XSP9x512WE': {'type': 'bram_sdp',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/XSP9x512WE/XSP9x512WE.v',\n",
       "  'io': {'dout': '        .dout(dout_o), \\n',\n",
       "   'clka': '        .clka(clka_i), \\n',\n",
       "   'cea': '        .cea(cea_i), \\n',\n",
       "   'reseta': '        .reseta(reseta_i), \\n',\n",
       "   'clkb': '        .clkb(clkb_i), \\n',\n",
       "   'ceb': '        .ceb(ceb_i), \\n',\n",
       "   'resetb': '        .resetb(resetb_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ada': '        .ada(ada_i), \\n',\n",
       "   'din': '        .din(din_i), \\n',\n",
       "   'adb': '        .adb(adb_i) \\n'}},\n",
       " 'XSP32x1024M4WE': {'type': 'bram_sdp',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/XSP32x1024M4WE/XSP32x1024M4WE.v',\n",
       "  'io': {'dout': '        .dout(dout_o), \\n',\n",
       "   'clka': '        .clka(clka_i), \\n',\n",
       "   'cea': '        .cea(cea_i), \\n',\n",
       "   'reseta': '        .reseta(reseta_i), \\n',\n",
       "   'clkb': '        .clkb(clkb_i), \\n',\n",
       "   'ceb': '        .ceb(ceb_i), \\n',\n",
       "   'resetb': '        .resetb(resetb_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ada': '        .ada(ada_i), \\n',\n",
       "   'din': '        .din(din_i), \\n',\n",
       "   'adb': '        .adb(adb_i) \\n'}},\n",
       " 'gamma30_rom_mpc': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/gamma30_rom_mpc/gamma30_rom_mpc.v',\n",
       "  'io': {'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n'}},\n",
       " 'gamma28_rom_mpc': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/gamma28_rom_mpc/gamma28_rom_mpc.v',\n",
       "  'io': {'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n'}},\n",
       " 'gamma25_rom_mpc': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/gamma25_rom_mpc/gamma25_rom_mpc.v',\n",
       "  'io': {'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n'}},\n",
       " 'gamma24_rom_mpc': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/gamma24_rom_mpc/gamma24_rom_mpc.v',\n",
       "  'io': {'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n'}},\n",
       " 'gamma22_rom_mpc': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/gamma22_rom_mpc/gamma22_rom_mpc.v',\n",
       "  'io': {'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n'}},\n",
       " 'gamma20_rom_mpc': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/gamma20_rom_mpc/gamma20_rom_mpc.v',\n",
       "  'io': {'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n'}},\n",
       " 'gamma18_rom_mpc': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/gamma18_rom_mpc/gamma18_rom_mpc.v',\n",
       "  'io': {'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n'}},\n",
       " 'gamma10_rom_mpc': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/gamma10_rom_mpc/gamma10_rom_mpc.v',\n",
       "  'io': {'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n'}},\n",
       " 'pad_num_edge_rom_mpc': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/pad_num_edge_rom_mpc/pad_num_edge_rom_mpc.v',\n",
       "  'io': {'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n'}},\n",
       " 'pad_num_rom_fp': {'type': 'prom',\n",
       "  'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/pad_num_rom_fp/pad_num_rom_fp.v',\n",
       "  'io': {'dout': '        .dout(dout_o), \\n',\n",
       "   'clk': '        .clk(clk_i), \\n',\n",
       "   'oce': '        .oce(oce_i), \\n',\n",
       "   'ce': '        .ce(ce_i), \\n',\n",
       "   'reset': '        .reset(reset_i), \\n',\n",
       "   'ad': '        .ad(ad_i) \\n'}}}"
      ]
     },
     "execution_count": 248,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "x2g_IPs_proc(xip_fps,dst_path)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "def gw_tmp_extractor(fpath):\n",
    "\n",
    "    tmp_fpath = fpath + '_tmp.v'\n",
    "    tmp_rs = {}\n",
    "    if os.path.exists(tmp_fpath):\n",
    "        #m = re.compile(r'\\.(\\w+)\\s*\\(\\s*(\\w+)\\s*\\)')        \n",
    "        m1 = re.compile(r'\\.(\\w+)')\n",
    "        m2 = re.compile(r'//.+')\n",
    "        ip_name = os.path.split(fpath)[1]\n",
    "        m3 = re.compile(ip_name)\n",
    "        for line in open(tmp_fpath,'r'):\n",
    "            if line.strip() and not line.startswith('//'):\n",
    "                io = m1.search(line)\n",
    "                #print(dline,io)\n",
    "                if io:\n",
    "                    tmp_rs[io[1]] = m2.sub('',line)\n",
    "                elif line.strip()[-1] == ';':\n",
    "                    tmp_rs['-1l'] = line\n",
    "                else:\n",
    "                    tmp_rs['1st'] = line[:m3.search(line).span()[1]]\n",
    "    return tmp_rs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [],
   "source": [
    "def get_dif_pmv():\n",
    "    xpmv_path = 'D:/software/Xilinx/14.7/ISE_DS/ISE/vhdl/src/unisims/primitive/'\n",
    "    XPMVS = [fn.split('.')[0] for fn in os.listdir(xpmv_path)]\n",
    "    gpmv_path = 'D:/Gowin/Gowin_V1.9.8.05/IDE/bin/primitive.xml'\n",
    "    data = None\n",
    "    with open(gpmv_path,'r') as f:\n",
    "        data = f.read()\n",
    "    pat = r'<name>(.+?)</name>'\n",
    "    mch = re.compile(pat)\n",
    "    GPMVS = mch.findall(data)\n",
    "    com_pmvs = set(GPMVS) & set(XPMVS)\n",
    "    dif_pmvs = set(XPMVS) - set(GPMVS)\n",
    "    #print(com_pmvs)\n",
    "    #return com_pmvs, dif_pmvs\n",
    "    return dif_pmvs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'CLK_DIV12R',\n",
       " 'LDC',\n",
       " 'IBUFGDS_LVDSEXT_33_DCI',\n",
       " 'OBUFT_LVCMOS25_S_4',\n",
       " 'DCM',\n",
       " 'FDR',\n",
       " 'IDELAYE2_FINEDELAY',\n",
       " 'OBUFT_LVDCI_15',\n",
       " 'RAM32X1S',\n",
       " 'IOBUF_LVCMOS15_F_2',\n",
       " 'OBUFT_SSTL2_I',\n",
       " 'OBUF_LVCMOS25_F_6',\n",
       " 'IBUFGDS_LVDSEXT_25',\n",
       " 'MULT18X18S',\n",
       " 'STARTUP_VIRTEX6',\n",
       " 'IBUF_LVCMOS18',\n",
       " 'OBUF_LVDCI_DV2_25',\n",
       " 'XNOR3',\n",
       " 'OBUFT_GTL_DCI',\n",
       " 'OBUF_PCIX',\n",
       " 'DNA_PORT',\n",
       " 'IBUFG_SSTL18_I_DCI',\n",
       " 'IOBUFDS_INTERMDISABLE',\n",
       " 'IBUFDS_GTHE1',\n",
       " 'OBUFTDS_BLVDS_25',\n",
       " 'OBUFT_LVCMOS18_F_16',\n",
       " 'CLK_DIV14RSD',\n",
       " 'OBUFT_LVCMOS15',\n",
       " 'OBUFT_HSTL_I_DCI_18',\n",
       " 'BUFIO2',\n",
       " 'OBUFT_LVCMOS25_F_2',\n",
       " 'IOBUF_LVCMOS18_S_8',\n",
       " 'BUFPLL',\n",
       " 'IBUFDS_LVPECL_33',\n",
       " 'IBUF_LVCMOS12',\n",
       " 'CRC32',\n",
       " 'OBUFT_LVTTL',\n",
       " 'FDE',\n",
       " 'IOBUF_LVCMOS18',\n",
       " 'OBUFT_LVCMOS12',\n",
       " 'LUT5_D',\n",
       " 'OBUF_LVCMOS12_F_2',\n",
       " 'MMCME2_ADV',\n",
       " 'IOBUF_S_16',\n",
       " 'IBUF_SSTL18_II',\n",
       " 'RAMB16_S2_S36',\n",
       " 'STARTBUF_VIRTEX',\n",
       " 'IBUFDS_LVDS_33_DCI',\n",
       " 'IFDDRCPE',\n",
       " 'CLK_DIV14',\n",
       " 'CLK_DIV8RSD',\n",
       " 'NOR4B2',\n",
       " 'JTAG_SIM_SPARTAN6',\n",
       " 'LDCPE_1',\n",
       " 'IBUF_SSTL3_I',\n",
       " 'RAM128X1S',\n",
       " 'IBUF_LVDS',\n",
       " 'OPT_OFF',\n",
       " 'FIFO18E1',\n",
       " 'RAMB18SDP',\n",
       " 'AND6',\n",
       " 'OBUF_F_8',\n",
       " 'IBUF_PCIX',\n",
       " 'LD_1',\n",
       " 'IOBUF_LVCMOS33_S_6',\n",
       " 'NAND2',\n",
       " 'OBUF_LVCMOS15_F_16',\n",
       " 'AND4B2',\n",
       " 'IBUFG_SSTL2_I_DCI',\n",
       " 'CFGLUT5',\n",
       " 'KEEPER',\n",
       " 'LDCE',\n",
       " 'OBUF_LVCMOS12_F_6',\n",
       " 'FDC_1',\n",
       " 'OBUFE',\n",
       " 'OBUFT_LVCMOS25_F_24',\n",
       " 'CLK_DIV14SD',\n",
       " 'OBUF_LVCMOS15_S_8',\n",
       " 'OR5B1',\n",
       " 'IBUFDS_DIFF_OUT_INTERMDISABLE',\n",
       " 'OBUFT_LVCMOS18_S_12',\n",
       " 'IBUF_CTT',\n",
       " 'CLK_DIV4R',\n",
       " 'IOBUF_LVTTL_S_12',\n",
       " 'LD',\n",
       " 'OBUF_S_6',\n",
       " 'OBUF_LVCMOS25_S_6',\n",
       " 'NAND3B1',\n",
       " 'IBUFG_PCI33_3',\n",
       " 'OBUFT_LVCMOS15_S_4',\n",
       " 'BUFE',\n",
       " 'CLK_DIV2R',\n",
       " 'IBUF_SSTL18_I_DCI',\n",
       " 'IBUFG_HSTL_II',\n",
       " 'OBUFT_LVDCI_DV2_25',\n",
       " 'CLK_DIV6SD',\n",
       " 'DSP48E',\n",
       " 'LUT6_D',\n",
       " 'OBUFT_PCI33_5',\n",
       " 'OBUFT_HSTL_III_18',\n",
       " 'XOR5',\n",
       " 'OBUFT_LVCMOS33_F_24',\n",
       " 'OBUF_LVCMOS33_F_24',\n",
       " 'PHASER_REF',\n",
       " 'OBUFDS_LVDSEXT_33',\n",
       " 'IBUFG_LVDCI_DV2_18',\n",
       " 'OBUFT_S_12',\n",
       " 'IOBUFDS',\n",
       " 'OBUFT_LVDCI_18',\n",
       " 'FDDRCPE',\n",
       " 'OSERDES',\n",
       " 'IBUF_INTERMDISABLE',\n",
       " 'OBUF_LVDCI_25',\n",
       " 'ICAP_VIRTEX6',\n",
       " 'BUFIO2FB',\n",
       " 'AND7',\n",
       " 'FIFO18_36',\n",
       " 'OBUF_SSTL18_I_DCI',\n",
       " 'FDCE',\n",
       " 'JTAG_SIM_SPARTAN3A',\n",
       " 'IBUF_LVDCI_15',\n",
       " 'CLK_DIV12',\n",
       " 'CAPTURE_SPARTAN3A',\n",
       " 'OFDDRTCPE',\n",
       " 'RAMB4_S1_S1',\n",
       " 'OBUFT_LVCMOS33_F_16',\n",
       " 'DSP48A1',\n",
       " 'OBUFT_LVCMOS15_S_8',\n",
       " 'IBUF_LVDCI_DV2_18',\n",
       " 'IBUFDS_LVDS_33',\n",
       " 'OBUFT_LVDS',\n",
       " 'IBUFG_HSTL_IV_DCI',\n",
       " 'RAM256X1S',\n",
       " 'FDP_1',\n",
       " 'OBUF_LVCMOS33_F_6',\n",
       " 'OBUF_LVCMOS25_S_24',\n",
       " 'IOBUF_LVTTL_S_24',\n",
       " 'CLK_DIV2RSD',\n",
       " 'IOBUF_HSTL_II',\n",
       " 'OBUFT_HSTL_II_DCI',\n",
       " 'IBUFG_PCIX66_3',\n",
       " 'FRAME_ECC_VIRTEX5',\n",
       " 'IOBUF_LVTTL',\n",
       " 'OBUFT_LVCMOS33_S_4',\n",
       " 'OBUFT_LVCMOS15_F_12',\n",
       " 'OBUFDS_LVPECL_33',\n",
       " 'OBUFT_LVTTL_F_24',\n",
       " 'NOR5',\n",
       " 'OBUFT_SSTL2_II',\n",
       " 'RAMB16_S18_S36',\n",
       " 'BUFR',\n",
       " 'JTAG_SIM_VIRTEX5',\n",
       " 'LUT1_D',\n",
       " 'RAM32X8S',\n",
       " 'OBUFT_HSTL_II_18',\n",
       " 'ICAPE2',\n",
       " 'FDR_1',\n",
       " 'LUT3_D',\n",
       " 'MUXCY_D',\n",
       " 'OBUFT_LVCMOS25_F_8',\n",
       " 'IBUFGDS',\n",
       " 'IOBUF_HSTL_III_18',\n",
       " 'OR4B1',\n",
       " 'IBUFG_HSTL_IV_18',\n",
       " 'LUT6_2',\n",
       " 'BUFGCTRL',\n",
       " 'CAPTUREE2',\n",
       " 'IOBUF_LVTTL_S_16',\n",
       " 'BUFHCE',\n",
       " 'OBUFTDS_LVDSEXT_33',\n",
       " 'IBUF_GTL',\n",
       " 'MIN_OFF',\n",
       " 'RAMB16',\n",
       " 'RAMB4_S4_S4',\n",
       " 'SRL16E_1',\n",
       " 'IOBUF_HSTL_IV_DCI',\n",
       " 'RAMB4_S2_S16',\n",
       " 'IOBUF_LVTTL_S_4',\n",
       " 'OBUFT_GTLP',\n",
       " 'IBUFG_SSTL3_II',\n",
       " 'STARTUP_VIRTEX4',\n",
       " 'OBUF_LVCMOS18_F_8',\n",
       " 'OBUFT_HSTL_III_DCI',\n",
       " 'OBUF_CTT',\n",
       " 'OBUFT_SSTL18_II',\n",
       " 'OBUF_LVCMOS33',\n",
       " 'SRLC16E_1',\n",
       " 'OBUF_HSTL_III_18',\n",
       " 'IBUF_HSTL_IV',\n",
       " 'OBUFT_LVCMOS25_S_8',\n",
       " 'SYSMON',\n",
       " 'RAM16X1S_1',\n",
       " 'RAM64X1S',\n",
       " 'IOBUF_LVCMOS33_S_4',\n",
       " 'OBUF_LVCMOS25_F_8',\n",
       " 'OBUFT_LVCMOS25_S_2',\n",
       " 'ROM32X1',\n",
       " 'AND4B4',\n",
       " 'OBUF_LVCMOS18_S_2',\n",
       " 'CLK_DIV16R',\n",
       " 'OFDDRTRSE',\n",
       " 'RAMB16BWE_S18',\n",
       " 'RAM64X1D_1',\n",
       " 'IBUFG_HSTL_I_DCI_18',\n",
       " 'OBUFT_LVCMOS15_F_8',\n",
       " 'IODELAY2',\n",
       " 'RAMB4_S4_S8',\n",
       " 'IBUFDS_LVPECL_25',\n",
       " 'DCIRESET',\n",
       " 'IOBUF_PCI33_3',\n",
       " 'IOBUF_S_12',\n",
       " 'IOBUF_LVPECL',\n",
       " 'OBUF_LVPECL',\n",
       " 'AUTOBUF',\n",
       " 'OBUFT_LVCMOS15_S_16',\n",
       " 'IOBUF_LVTTL_F_24',\n",
       " 'DCM_SP',\n",
       " 'LDE',\n",
       " 'IBUFGDS_BLVDS_25',\n",
       " 'OBUF_SSTL3_I',\n",
       " 'OR5B4',\n",
       " 'STARTBUF_SPARTAN2',\n",
       " 'STARTUP_SPARTAN3',\n",
       " 'IOBUF_LVCMOS15_S_8',\n",
       " 'IOBUF_LVCMOS25_S_24',\n",
       " 'BUFGSR',\n",
       " 'OBUFDS_LVDSEXT_25',\n",
       " 'ORCY',\n",
       " 'XORCY',\n",
       " 'OFDDRRSE',\n",
       " 'TOC',\n",
       " 'OBUFTDS_LVDS_33',\n",
       " 'OBUFT_S_2',\n",
       " 'OBUF_LVCMOS25',\n",
       " 'OBUF_LVCMOS18_S_12',\n",
       " 'NOR3B1',\n",
       " 'IOBUF_HSTL_III',\n",
       " 'OBUF_HSTL_IV_18',\n",
       " 'IOBUF_LVCMOS18_F_8',\n",
       " 'OBUFT_HSTL_III',\n",
       " 'IOBUF_LVCMOS12_F_4',\n",
       " 'NAND5B5',\n",
       " 'OBUFT_PCI33_3',\n",
       " 'FRAME_ECCE2',\n",
       " 'OBUF_GTL',\n",
       " 'IOBUF_LVCMOS33_F_24',\n",
       " 'IOBUF_PCI33_5',\n",
       " 'ZHOLD_DELAY',\n",
       " 'NOR5B2',\n",
       " 'RAMB8BWER',\n",
       " 'IBUFGDS_LVPECL_33',\n",
       " 'RAMB4_S16_S16',\n",
       " 'NAND5B3',\n",
       " 'IOBUF_LVCMOS33_F_2',\n",
       " 'IBUFG_LVDCI_25',\n",
       " 'OBUF_LVCMOS33_F_12',\n",
       " 'FTC',\n",
       " 'IBUFG_LVCMOS18',\n",
       " 'ICAP_SPARTAN6',\n",
       " 'IOBUF_LVDCI_DV2_25',\n",
       " 'OBUFT_HSTL_IV_DCI_18',\n",
       " 'IBUFG_LVDCI_DV2_25',\n",
       " 'RAMB16BWE_S18_S18',\n",
       " 'IBUF_LVDCI_DV2_15',\n",
       " 'RAMB4_S1_S16',\n",
       " 'FD_1',\n",
       " 'CAPTURE_VIRTEX6',\n",
       " 'OBUFT_LVCMOS25_F_6',\n",
       " 'LDCP_1',\n",
       " 'OBUFT_HSTL_III_DCI_18',\n",
       " 'JTAG_SIM_VIRTEX4',\n",
       " 'OBUFT_LVCMOS15_S_12',\n",
       " 'USR_ACCESS_VIRTEX5',\n",
       " 'OBUFT_LVTTL_S_2',\n",
       " 'IBUFG_LVTTL',\n",
       " 'RAMB16_S1_S2',\n",
       " 'AND3B1',\n",
       " 'RAMB16BWE_S36_S9',\n",
       " 'OBUF_LVTTL_S_6',\n",
       " 'IBUFDS_ULVDS_25',\n",
       " 'OBUF_LVCMOS15_F_4',\n",
       " 'RAM32X2S',\n",
       " 'AND2B1L',\n",
       " 'IOBUF_LVCMOS33_S_12',\n",
       " 'PLLE2_ADV',\n",
       " 'CLK_DIV6RSD',\n",
       " 'OBUF_LVCMOS15_F_8',\n",
       " 'ISERDES2',\n",
       " 'IBUFGDS_ULVDS_25',\n",
       " 'IBUF_SSTL18_II_DCI',\n",
       " 'BSCANE2',\n",
       " 'RAM16X8S',\n",
       " 'BSCAN_SPARTAN3',\n",
       " 'CLKDLLHF',\n",
       " 'OBUF_LVCMOS25_F_24',\n",
       " 'RAMB16_S36_S36',\n",
       " 'IBUFG_HSTL_II_DCI',\n",
       " 'IBUF_PCI66_3',\n",
       " 'AND8',\n",
       " 'OBUF_HSTL_II_DCI_18',\n",
       " 'RAM16X2S',\n",
       " 'OBUFT_LVPECL',\n",
       " 'OBUF_LVCMOS12_S_6',\n",
       " 'OBUF_AGP',\n",
       " 'OBUF_HSTL_I',\n",
       " 'RAMB16_S18_S18',\n",
       " 'IOBUF_LVCMOS15_F_12',\n",
       " 'IBUFG_HSTL_I_18',\n",
       " 'IOBUF_GTL',\n",
       " 'IDDR2',\n",
       " 'IOBUF_LVCMOS18_F_2',\n",
       " 'OBUF_SSTL18_II',\n",
       " 'IOBUF_LVDCI_DV2_15',\n",
       " 'IBUFDS',\n",
       " 'RAMB16_S1_S18',\n",
       " 'IBUF_HSTL_IV_18',\n",
       " 'RAMB16BWE_S18_S9',\n",
       " 'FDD',\n",
       " 'RAMB16_S4',\n",
       " 'AFIFO36_INTERNAL',\n",
       " 'RAMB16_S4_S9',\n",
       " 'RAMB4_S4',\n",
       " 'IOBUF_HSTL_IV_18',\n",
       " 'XOR3',\n",
       " 'OBUFT_CTT',\n",
       " 'MUXF8_L',\n",
       " 'IBUFGDS_DIFF_OUT',\n",
       " 'OBUF_F_6',\n",
       " 'OBUFT_LVCMOS33_F_2',\n",
       " 'OBUFT_LVCMOS18_F_2',\n",
       " 'IBUFDS_LVDSEXT_25',\n",
       " 'IBUF_SSTL2_I_DCI',\n",
       " 'OBUF_LVTTL_S_8',\n",
       " 'OBUF_LVCMOS25_F_16',\n",
       " 'OBUFT_S_8',\n",
       " 'OBUFT_LVCMOS12_F_2',\n",
       " 'OBUFT_LVCMOS25',\n",
       " 'FIFO36_72_EXP',\n",
       " 'OR2',\n",
       " 'IOBUF_LVCMOS18_F_12',\n",
       " 'IBUF_HSTL_III_DCI',\n",
       " 'DSP48A',\n",
       " 'IBUFG_HSTL_I_DCI',\n",
       " 'FRAME_ECC_VIRTEX6',\n",
       " 'FDDCP',\n",
       " 'CLK_DIV8SD',\n",
       " 'IODRP2',\n",
       " 'OBUF_HSTL_I_DCI',\n",
       " 'IOBUF_LVCMOS33_S_16',\n",
       " 'IOBUF_LVTTL_F_16',\n",
       " 'IOBUF_F_4',\n",
       " 'OBUFT_S_16',\n",
       " 'OBUFTDS_LVDSEXT_25',\n",
       " 'OBUF_S_2',\n",
       " 'FTP',\n",
       " 'CLK_DIV10RSD',\n",
       " 'CLK_DIV10R',\n",
       " 'ROM128X1',\n",
       " 'RAMB4_S8',\n",
       " 'NOR4',\n",
       " 'OBUFDS',\n",
       " 'LDCP',\n",
       " 'OBUF_LVCMOS2',\n",
       " 'STARTUP_SPARTAN6',\n",
       " 'IOBUF_SSTL18_I',\n",
       " 'OBUF_LVCMOS18_S_8',\n",
       " 'OR7',\n",
       " 'OBUFT_LVCMOS33_F_12',\n",
       " 'IBUFG_GTLP_DCI',\n",
       " 'IBUFG_LVDS',\n",
       " 'IBUFGDS_LVDS_25',\n",
       " 'OBUF_SSTL3_II',\n",
       " 'OBUFT_SSTL3_I',\n",
       " 'FDDP',\n",
       " 'PULLDOWN',\n",
       " 'CLK_DIV6',\n",
       " 'ROC',\n",
       " 'IBUFG_GTLP',\n",
       " 'IBUF_HSTL_III_DCI_18',\n",
       " 'OPT_UIM',\n",
       " 'IOBUF_LVTTL_F_2',\n",
       " 'OBUF_LVCMOS33_S_12',\n",
       " 'IOBUF_F_16',\n",
       " 'FIFO36',\n",
       " 'IBUF_GTLP_DCI',\n",
       " 'OBUF_HSTL_II',\n",
       " 'OBUF_SSTL3_I_DCI',\n",
       " 'USR_ACCESS_VIRTEX4',\n",
       " 'OBUF_LVCMOS12_F_8',\n",
       " 'IOBUF_LVCMOS15_S_16',\n",
       " 'OBUF_LVCMOS15_S_16',\n",
       " 'IBUF_LVTTL',\n",
       " 'BUFMR',\n",
       " 'IOBUF_LVCMOS25',\n",
       " 'STARTBUF_VIRTEX2',\n",
       " 'FMAP',\n",
       " 'IOBUF_LVCMOS15_S_2',\n",
       " 'IOBUF_LVCMOS18_S_16',\n",
       " 'IOBUF_LVCMOS33_S_2',\n",
       " 'NAND5',\n",
       " 'OBUFT_F_2',\n",
       " 'OBUFT_LVTTL_S_8',\n",
       " 'RAMB4_S1_S2',\n",
       " 'OBUFT_LVDCI_33',\n",
       " 'RAM128X1D',\n",
       " 'RAMB16_S2_S18',\n",
       " 'OBUF_LVDCI_18',\n",
       " 'IBUF_SSTL2_II',\n",
       " 'TBLOCK',\n",
       " 'IBUF_HSTL_II_18',\n",
       " 'OBUFT_LVCMOS33_S_16',\n",
       " 'OBUF_PCI33_3',\n",
       " 'OBUF_LVDS',\n",
       " 'PS7',\n",
       " 'XORCY_L',\n",
       " 'OBUF_LVCMOS33_F_2',\n",
       " 'SRL16E',\n",
       " 'IOBUF_LVCMOS25_S_6',\n",
       " 'ROCBUF',\n",
       " 'BUFGMUX_VIRTEX4',\n",
       " 'FTCP',\n",
       " 'RAM64X1D',\n",
       " 'AND5B2',\n",
       " 'NOR4B3',\n",
       " 'IBUF_LVPECL',\n",
       " 'IOBUF_LVTTL_S_2',\n",
       " 'OBUFT_SSTL2_II_DCI',\n",
       " 'NAND5B1',\n",
       " 'RAMB16_S4_S18',\n",
       " 'IBUFDS_DIFF_OUT_IBUFDISABLE',\n",
       " 'BSCAN_VIRTEX6',\n",
       " 'OBUFTDS_ULVDS_25',\n",
       " 'OBUF_LVCMOS18_F_4',\n",
       " 'OBUFT_SSTL3_II_DCI',\n",
       " 'OBUF_LVTTL_S_24',\n",
       " 'FDCPE_1',\n",
       " 'FDRE_1',\n",
       " 'RAMB4_S1',\n",
       " 'OBUF_LVCMOS25_F_12',\n",
       " 'IOBUF_S_2',\n",
       " 'OBUF_SSTL2_I_DCI',\n",
       " 'RAMB4_S4_S16',\n",
       " 'OBUFT_LVCMOS15_S_2',\n",
       " 'IOBUF_HSTL_II_18',\n",
       " 'STARTUP_SPARTAN3E',\n",
       " 'IOBUF_LVCMOS25_F_12',\n",
       " 'OBUF_LVCMOS33_S_16',\n",
       " 'IBUFGDS_LVDSEXT_33',\n",
       " 'OBUFT_S_6',\n",
       " 'SRLC16',\n",
       " 'OBUF_LVCMOS25_S_12',\n",
       " 'SRL16_1',\n",
       " 'IBUFG_LVDCI_DV2_15',\n",
       " 'NOR2B1',\n",
       " 'FDS',\n",
       " 'SIM_CONFIG_V5',\n",
       " 'AND3B3',\n",
       " 'CLK_DIV12SD',\n",
       " 'MUXF6',\n",
       " 'IBUF_LVCMOS15',\n",
       " 'IBUF_HSTL_I',\n",
       " 'IBUF_SSTL3_I_DCI',\n",
       " 'RAM16X1S',\n",
       " 'NOR5B4',\n",
       " 'IOBUF_F_6',\n",
       " 'SRLC16E',\n",
       " 'ILD',\n",
       " 'LUT2_L',\n",
       " 'FDPE_1',\n",
       " 'IBUF_LVCMOS25',\n",
       " 'RAMB16_S2_S2',\n",
       " 'BUFPLL_MCB',\n",
       " 'LDCPE',\n",
       " 'PLL_BASE',\n",
       " 'OBUF_SSTL3_II_DCI',\n",
       " 'CLK_DIV16SD',\n",
       " 'OBUF_LVCMOS12_S_8',\n",
       " 'OR4B4',\n",
       " 'IOBUF_LVCMOS33_S_24',\n",
       " 'OBUFT_LVDCI_DV2_18',\n",
       " 'BUFT',\n",
       " 'FDSE',\n",
       " 'IOBUF_F_8',\n",
       " 'OBUFT_LVCMOS18_S_6',\n",
       " 'OBUFT_SSTL18_I',\n",
       " 'OBUF_HSTL_I_DCI_18',\n",
       " 'BUFH',\n",
       " 'RAMB36SDP_EXP',\n",
       " 'RAM64M',\n",
       " 'OBUFT_LVCMOS25_F_12',\n",
       " 'OBUF_LVCMOS15_F_12',\n",
       " 'RAMB16_S4_S36',\n",
       " 'ODELAYE2',\n",
       " 'FDRS_1',\n",
       " 'IBUFG_SSTL3_I',\n",
       " 'IOBUF_LVCMOS25_F_16',\n",
       " 'FDCPE',\n",
       " 'ISERDESE1',\n",
       " 'IOBUF_S_8',\n",
       " 'OBUF_LVCMOS33_F_8',\n",
       " 'IOBUF_LVDCI_DV2_18',\n",
       " 'OBUFT_GTL',\n",
       " 'OR2B1',\n",
       " 'BUFGCE',\n",
       " 'FDCP_1',\n",
       " 'OBUFT_LVTTL_S_16',\n",
       " 'OBUF_LVCMOS18_S_4',\n",
       " 'OBUFT_HSTL_II_DCI_18',\n",
       " 'IBUF_DLY_ADJ',\n",
       " 'IBUFGDS_LVDS_33',\n",
       " 'BUFG_LB',\n",
       " 'IBUF_HSTL_III_18',\n",
       " 'NOR2B2',\n",
       " 'OBUFT_LVCMOS33_S_6',\n",
       " 'IOBUF_LVCMOS33_F_12',\n",
       " 'OBUF_GTLP',\n",
       " 'OBUFT_LVTTL_F_4',\n",
       " 'RAMB16_S1',\n",
       " 'MUXF8',\n",
       " 'NOR5B3',\n",
       " 'AND4B1',\n",
       " 'IOBUF_SSTL18_II_DCI',\n",
       " 'AND2',\n",
       " 'OBUF_PCI66_3',\n",
       " 'SRL16',\n",
       " 'JTAG_SIM_VIRTEX6',\n",
       " 'BSCAN_VIRTEX4',\n",
       " 'CLK_DIV4SD',\n",
       " 'OBUFT_LVCMOS12_S_8',\n",
       " 'IBUF_AGP',\n",
       " 'BUFFOE',\n",
       " 'IBUF_HSTL_I_DCI',\n",
       " 'IBUF_LVCMOS33',\n",
       " 'IOBUF_LVCMOS25_S_2',\n",
       " 'LDG',\n",
       " 'IOBUF_SSTL3_I',\n",
       " 'DCM_BASE',\n",
       " 'OBUF_PCI33_5',\n",
       " 'IOBUF_LVCMOS25_S_12',\n",
       " 'OBUFT_LVCMOS15_F_16',\n",
       " 'OBUFDS_BLVDS_25',\n",
       " 'IOBUF_LVCMOS25_S_8',\n",
       " 'IBUFG_LVDCI_18',\n",
       " 'LDE_1',\n",
       " 'OBUFT_SSTL3_I_DCI',\n",
       " 'FIFO18',\n",
       " 'IBUFG_HSTL_III_DCI',\n",
       " 'OBUFT_LVCMOS12_F_8',\n",
       " 'OR5B2',\n",
       " 'OBUFT_HSTL_I_18',\n",
       " 'OBUF_LVCMOS33_S_8',\n",
       " 'FD',\n",
       " 'MUXF7_D',\n",
       " 'SIM_CONFIG_S6',\n",
       " 'STARTUPE2',\n",
       " 'NAND4B1',\n",
       " 'IOBUF_GTL_DCI',\n",
       " 'LUT1_L',\n",
       " 'FDRE',\n",
       " 'IBUFG_HSTL_III_DCI_18',\n",
       " 'RAM16X4S',\n",
       " 'FRAME_ECC_VIRTEX4',\n",
       " 'OBUFT_LVCMOS33_S_2',\n",
       " 'SRLC32E',\n",
       " 'OBUF_F_2',\n",
       " 'IBUFDS_LVDSEXT_33_DCI',\n",
       " 'MUXF7_L',\n",
       " 'SUSPEND_SYNC',\n",
       " 'MUXCY_L',\n",
       " 'MERGE',\n",
       " 'OBUFT_SSTL3_II',\n",
       " 'OBUF_LVDCI_15',\n",
       " 'OBUFT_LVCMOS33_S_8',\n",
       " 'FDS_1',\n",
       " 'OBUFT_LVCMOS18_F_4',\n",
       " 'FDDCE',\n",
       " 'OBUF_LVCMOS18_S_6',\n",
       " 'OBUF_LVTTL_F_24',\n",
       " 'IOBUF_LVCMOS33_F_4',\n",
       " 'IBUFG_LVDCI_33',\n",
       " 'BUFGDLL',\n",
       " 'RAMB16BWER',\n",
       " 'OBUFT_F_12',\n",
       " 'OBUF_LVCMOS15_S_2',\n",
       " 'OR5B3',\n",
       " 'IBUFG_LVCMOS2',\n",
       " 'IOBUF_LVCMOS18_F_4',\n",
       " 'OBUF_LVCMOS33_S_2',\n",
       " 'IOBUF_LVCMOS15_F_16',\n",
       " 'CAPTURE_VIRTEX5',\n",
       " 'OBUFT_LVTTL_S_12',\n",
       " 'IOBUF_DCIEN',\n",
       " 'RAMB16_S18',\n",
       " 'OBUFT_PCIX',\n",
       " 'IBUFG_HSTL_I',\n",
       " 'IOBUF_S_24',\n",
       " 'NAND4B4',\n",
       " 'IBUFG_SSTL2_I',\n",
       " 'OBUFT_F_6',\n",
       " 'OBUFT_LVCMOS18_S_4',\n",
       " 'USR_ACCESS_VIRTEX6',\n",
       " 'IOBUF_HSTL_IV',\n",
       " 'IOBUF_LVTTL_S_6',\n",
       " 'FDDRRSE',\n",
       " 'IBUFG_GTL_DCI',\n",
       " 'OBUF_F_24',\n",
       " 'CONFIG',\n",
       " 'IOBUF_INTERMDISABLE',\n",
       " 'OBUF_LVCMOS25_S_4',\n",
       " 'RAM16X1D_1',\n",
       " 'OBUFT_LVCMOS18_S_16',\n",
       " 'CLK_DIV8',\n",
       " 'OR3B2',\n",
       " 'ROM16X1',\n",
       " 'OBUF_LVCMOS25_S_2',\n",
       " 'LUT3_L',\n",
       " 'OBUF_LVCMOS18_F_2',\n",
       " 'IOBUF_LVTTL_F_8',\n",
       " 'NAND3B3',\n",
       " 'OBUF_S_4',\n",
       " 'ROM256X1',\n",
       " 'LDP_1',\n",
       " 'OBUFT_LVCMOS33_F_4',\n",
       " 'IOBUF_LVCMOS12_F_6',\n",
       " 'OBUF_S_8',\n",
       " 'IBUFG_SSTL3_II_DCI',\n",
       " 'RAMB16BWE_S36',\n",
       " 'OR8',\n",
       " 'RAMB4_S2_S2',\n",
       " 'ICAP_VIRTEX5',\n",
       " 'OBUF_HSTL_IV_DCI_18',\n",
       " 'STARTUP_SPARTAN3A',\n",
       " 'NAND4',\n",
       " 'OBUF_LVCMOS33_F_16',\n",
       " 'NAND4B2',\n",
       " 'OBUF_LVDCI_33',\n",
       " 'OBUF_HSTL_I_18',\n",
       " 'XNOR4',\n",
       " 'OBUF_LVTTL_F_6',\n",
       " 'AND4B3',\n",
       " 'IOBUF_SSTL2_I',\n",
       " 'IOBUF_LVDS',\n",
       " 'OBUFT_LVCMOS12_S_4',\n",
       " 'IOBUF_LVCMOS15_F_8',\n",
       " 'IOBUF_LVCMOS12_S_8',\n",
       " 'IOBUF_LVTTL_F_6',\n",
       " 'OBUF_LVTTL_F_16',\n",
       " 'OBUF_LVCMOS12_S_4',\n",
       " 'RAMB16_S1_S1',\n",
       " 'CAPTURE_VIRTEX4',\n",
       " 'NOR4B1',\n",
       " 'OBUF_LVTTL_F_2',\n",
       " 'BUFGTS',\n",
       " 'STARTUP_FPGACORE',\n",
       " 'MUXF8_D',\n",
       " 'vhdl_analyze_order',\n",
       " 'FDRSE',\n",
       " 'LUT5_L',\n",
       " 'XOR2',\n",
       " 'IBUFG_AGP',\n",
       " 'OR2B2',\n",
       " 'IBUFGDS_LVDS_25_DCI',\n",
       " 'OBUFTDS_LDT_25',\n",
       " 'PULLUP',\n",
       " 'BUFGMUX_1',\n",
       " 'OR4',\n",
       " 'OBUFT_GTLP_DCI',\n",
       " 'IOBUF_SSTL3_II',\n",
       " 'RAM16X1D',\n",
       " 'RAMB16_S9_S9',\n",
       " 'OBUFT_HSTL_IV_18',\n",
       " 'IBUFG_LVCMOS12',\n",
       " 'NOR2',\n",
       " 'OBUF_LVCMOS12_F_4',\n",
       " 'RAM64X1S_1',\n",
       " 'IDELAYE2',\n",
       " 'OBUF_LVCMOS18_F_12',\n",
       " 'RAMB16_S1_S4',\n",
       " 'RAMB18E1',\n",
       " 'ISERDES',\n",
       " 'IOBUF_AGP',\n",
       " 'MMCM_BASE',\n",
       " 'OBUFT_LVCMOS15_F_2',\n",
       " 'BSCAN_FPGACORE',\n",
       " 'RAM32X1D',\n",
       " 'LUT4_L',\n",
       " 'IBUFDS_INTERMDISABLE',\n",
       " 'LDP',\n",
       " 'OBUF_GTL_DCI',\n",
       " 'IOBUF_LVCMOS15_S_6',\n",
       " 'IBUFG_SSTL18_II',\n",
       " 'OBUF_F_12',\n",
       " 'SIM_CONFIG_V6',\n",
       " 'OBUFT_SSTL18_I_DCI',\n",
       " 'IBUFG_HSTL_II_DCI_18',\n",
       " 'BUFCF',\n",
       " 'CLK_DIV4',\n",
       " 'IBUFG_PCIX',\n",
       " 'IOBUF_LVCMOS15_F_6',\n",
       " 'OBUF_LVTTL_S_16',\n",
       " 'FDDPE',\n",
       " 'OBUFT_HSTL_IV_DCI',\n",
       " 'OBUFT_LVCMOS12_S_2',\n",
       " 'STARTBUF_SPARTAN3',\n",
       " 'IBUF_LVDCI_DV2_25',\n",
       " 'IBUF_HSTL_II',\n",
       " 'OBUFT_HSTL_I_DCI',\n",
       " 'OBUFT_LVCMOS12_F_6',\n",
       " 'RAMB16_S9',\n",
       " 'IOBUF_LVDCI_33',\n",
       " 'IBUFG_LVPECL',\n",
       " 'IBUFG_LVDCI_DV2_33',\n",
       " 'IOBUFDS_DIFF_OUT',\n",
       " 'IOBUF_LVDCI_15',\n",
       " 'RAMB4_S16',\n",
       " 'IOBUF_LVCMOS33_F_8',\n",
       " 'OBUF_LVCMOS12',\n",
       " 'OBUFT_LVCMOS15_F_4',\n",
       " 'RAMB16_S9_S18',\n",
       " 'IBUFG_SSTL18_II_DCI',\n",
       " 'NAND3B2',\n",
       " 'CLKDLL',\n",
       " 'XADC',\n",
       " 'AND5B1',\n",
       " 'IBUF_LVDCI_33',\n",
       " 'IBUFG_HSTL_III_18',\n",
       " 'OBUF_LVTTL_F_4',\n",
       " 'RAMB4_S2',\n",
       " 'OBUFT',\n",
       " 'IOBUF_S_6',\n",
       " 'IBUFG_SSTL3_I_DCI',\n",
       " 'IBUF_LVDCI_18',\n",
       " 'IBUFGDS_LVPECL_25',\n",
       " 'OBUFDS_LVPECL_25',\n",
       " 'IOBUF_LVCMOS12_S_4',\n",
       " 'IBUFDS_GTXE1',\n",
       " 'OBUF_LVCMOS18',\n",
       " 'DCM_ADV',\n",
       " 'OBUFT_LVCMOS18',\n",
       " 'IDELAY',\n",
       " 'OBUFT_LVCMOS18_F_6',\n",
       " 'IDELAYCTRL',\n",
       " 'IOBUF_LVCMOS2',\n",
       " 'FIFO36_72',\n",
       " 'OBUF_HSTL_II_DCI',\n",
       " 'CLK_DIV16RSD',\n",
       " 'CAPTURE_SPARTAN3',\n",
       " 'IOBUF_HSTL_II_DCI_18',\n",
       " 'OBUF_SSTL2_I',\n",
       " 'MUXF5_D',\n",
       " 'STARTBUF_VIRTEX4',\n",
       " 'BUFGMUX',\n",
       " 'PLLE2_BASE',\n",
       " 'CLK_DIV8R',\n",
       " 'IOBUF_LVCMOS25_F_2',\n",
       " 'AND3B2',\n",
       " 'FDDC',\n",
       " 'OBUFTDS',\n",
       " 'IBUFDS_LVDSEXT_25_DCI',\n",
       " 'IBUFG_PCI66_3',\n",
       " 'ODDR2',\n",
       " 'RAMB16_S1_S36',\n",
       " 'IOBUF_LVDCI_DV2_33',\n",
       " 'BSCAN_VIRTEX5',\n",
       " 'OR5B5',\n",
       " 'RAMB16_S4_S4',\n",
       " 'IOBUF_LVCMOS12_F_2',\n",
       " 'OBUF_HSTL_III_DCI',\n",
       " 'IBUFG',\n",
       " 'SIM_CONFIG_S3A',\n",
       " 'LDCE_1',\n",
       " 'IBUF_LVDCI_DV2_33',\n",
       " 'IOBUF_GTLP_DCI',\n",
       " 'BUFGP',\n",
       " 'RAMB36E1',\n",
       " 'IOBUFDS_DCIEN',\n",
       " 'OBUFT_F_8',\n",
       " 'SIM_CONFIG_V5_SERIAL',\n",
       " 'IBUF_HSTL_IV_DCI',\n",
       " 'NOR3B3',\n",
       " 'IOBUF_SSTL2_II_DCI',\n",
       " 'IOBUF_LVCMOS12_S_2',\n",
       " 'OBUF_LVCMOS33_F_4',\n",
       " 'OBUF_LVCMOS18_F_16',\n",
       " 'IBUFG_LVCMOS25',\n",
       " 'OBUF_LVCMOS12_S_2',\n",
       " 'MUXCY',\n",
       " 'CLK_DIV10',\n",
       " 'IBUFDS_DIFF_OUT',\n",
       " 'OBUF_LVCMOS15_S_6',\n",
       " 'IOBUF_LVCMOS33',\n",
       " 'IBUFG_SSTL18_I',\n",
       " 'OBUFT_SSTL2_I_DCI',\n",
       " 'RAMB4_S8_S16',\n",
       " 'IOBUF_LVCMOS33_S_8',\n",
       " 'OBUF_LVCMOS25_S_8',\n",
       " 'OBUFT_LVTTL_F_2',\n",
       " 'OBUF_SSTL2_II',\n",
       " 'FIFO36_EXP',\n",
       " 'SIM_CONFIG_S3A_SERIAL',\n",
       " 'BSCAN_SPARTAN3A',\n",
       " 'IOBUF_LVDCI_25',\n",
       " 'XNOR5',\n",
       " 'FDP',\n",
       " 'OBUF_LVTTL',\n",
       " 'IBUF_SSTL3_II',\n",
       " 'FIFO16',\n",
       " 'TOCBUF',\n",
       " 'IBUFG_PCI33_5',\n",
       " 'IBUFDS_LVDS_25',\n",
       " 'IOBUF_PCIX66_3',\n",
       " 'IOBUF_SSTL3_II_DCI',\n",
       " 'IBUFG_HSTL_III',\n",
       " 'RAMB36',\n",
       " 'OBUFT_LVTTL_F_8',\n",
       " 'OBUF_LVCMOS33_S_4',\n",
       " 'OBUFT_LVCMOS33_F_6',\n",
       " 'FIFO36E1',\n",
       " 'IBUFG_SSTL2_II_DCI',\n",
       " 'OBUFT_LVCMOS25_S_24',\n",
       " 'CLK_DIV12RSD',\n",
       " 'LDC_1',\n",
       " 'IOBUF_LVCMOS25_S_4',\n",
       " 'IBUF_SSTL2_II_DCI',\n",
       " 'RAMB16_S2',\n",
       " 'RAMB36SDP',\n",
       " 'NOR4B4',\n",
       " 'IBUF_GTLP',\n",
       " 'IOBUF_GTLP',\n",
       " 'IOBUF_LVCMOS18_F_6',\n",
       " 'RAMB16_S9_S36',\n",
       " 'BUFIODQS',\n",
       " 'OBUFT_LVCMOS18_F_8',\n",
       " 'OBUF_F_16',\n",
       " 'RAM64X2S',\n",
       " 'IOBUFE',\n",
       " 'SIM_CONFIG_V6_SERIAL',\n",
       " 'RAMB4_S2_S4',\n",
       " 'IFDDRRSE',\n",
       " 'WIREAND',\n",
       " 'RAMB4_S8_S8',\n",
       " 'IOBUF_LVTTL_S_8',\n",
       " 'IBUF_HSTL_I_18',\n",
       " 'DCM_PS',\n",
       " 'RAM128X1S_1',\n",
       " 'ISERDES_NODELAY',\n",
       " 'CAPTURE_FPGACORE',\n",
       " 'OBUF_HSTL_IV_DCI',\n",
       " 'CLK_DIV2',\n",
       " 'FDCE_1',\n",
       " 'OBUFT_LVTTL_S_6',\n",
       " 'SPI_ACCESS',\n",
       " 'IBUFG_SSTL2_II',\n",
       " 'OBUF_HSTL_III',\n",
       " 'AND5',\n",
       " 'MUXF6_L',\n",
       " 'OBUF_LVCMOS15_F_2',\n",
       " 'OBUF_LVDCI_DV2_15',\n",
       " 'IOBUFDS_DIFF_OUT_INTERMDISABLE',\n",
       " 'MUXF5',\n",
       " 'RAMB16_S2_S9',\n",
       " 'OBUF_LVCMOS25_S_16',\n",
       " 'OBUFDS_LVDS_33',\n",
       " 'OBUFT_LVDCI_25',\n",
       " 'XOR4',\n",
       " 'OBUF_F_4',\n",
       " 'NAND2B2',\n",
       " 'IOBUF_LVCMOS18_S_4',\n",
       " 'IBUFG_LVCMOS33',\n",
       " 'IOBUF_LVCMOS15_S_12',\n",
       " 'BUFGMUX_CTRL',\n",
       " 'FDRSE_1',\n",
       " 'FDDCPE',\n",
       " 'IOBUF_LVCMOS25_F_8',\n",
       " 'IBUFG_CTT',\n",
       " 'IBUF_LVCMOS2',\n",
       " 'IBUFG_LVDCI_15',\n",
       " 'MULT_AND',\n",
       " 'OR4B2',\n",
       " 'OBUF_SSTL18_II_DCI',\n",
       " 'IOBUF_LVCMOS12_F_8',\n",
       " 'IBUF_PCIX66_3',\n",
       " 'AND5B3',\n",
       " 'IBUFG_LVCMOS15',\n",
       " 'MUXF5_L',\n",
       " 'XORCY_D',\n",
       " 'IDDR_2CLK',\n",
       " 'NAND5B2',\n",
       " 'IOBUF_LVCMOS18_S_6',\n",
       " 'OBUFDS_ULVDS_25',\n",
       " 'LUT4_D',\n",
       " 'IBUFDS_BLVDS_25',\n",
       " 'IOBUF_LVTTL_F_12',\n",
       " 'OBUFT_LVCMOS25_F_16',\n",
       " 'OBUFT_LVTTL_S_4',\n",
       " 'AND3',\n",
       " 'LDPE_1',\n",
       " 'OBUFT_LVCMOS33_S_12',\n",
       " 'OBUF_S_24',\n",
       " 'TIMESPEC',\n",
       " 'OBUFT_LVCMOS12_F_4',\n",
       " 'OBUFT_LVCMOS12_S_6',\n",
       " 'IBUF_SSTL18_I',\n",
       " 'OBUFT_LVDCI_DV2_33',\n",
       " 'SIM_CONFIG_S6_SERIAL',\n",
       " 'PMCD',\n",
       " 'IOBUF_LVTTL_F_4',\n",
       " 'JTAG_SIME2',\n",
       " 'OBUFTDS_LVDS_25',\n",
       " 'OBUFT_LVCMOS18_S_2',\n",
       " 'IOBUF_LVCMOS25_F_24',\n",
       " 'AND5B4',\n",
       " 'OBUFT_F_4',\n",
       " 'OBUFT_LVCMOS15_S_6',\n",
       " 'BUFGCE_1',\n",
       " 'AND4',\n",
       " 'IOBUF_LVCMOS33_F_16',\n",
       " 'NAND3',\n",
       " 'OBUFT_HSTL_IV',\n",
       " 'IBUFG_GTL',\n",
       " 'OBUF_LVCMOS18_S_16',\n",
       " 'STARTBUF_FPGACORE',\n",
       " 'DSP48E1',\n",
       " 'OBUFT_LVDCI_DV2_15',\n",
       " 'IBUFGDS_LVDS_33_DCI',\n",
       " 'OSERDES2',\n",
       " 'OBUF_PCIX66_3',\n",
       " 'KEY_CLEAR',\n",
       " 'MUXF7',\n",
       " 'IOBUF_LVCMOS25_F_4',\n",
       " 'IBUFDS_DLY_ADJ',\n",
       " 'RAM32X4S',\n",
       " 'OBUF_S_12',\n",
       " 'OBUF_LVCMOS33_S_6',\n",
       " 'RAMB4_S1_S4',\n",
       " 'RAMB16_S1_S9',\n",
       " 'OBUF_LVCMOS18_F_6',\n",
       " 'IOBUF_LVCMOS15_F_4',\n",
       " 'BUFIO2_2CLK',\n",
       " 'ICAP_VIRTEX4',\n",
       " 'NOR3B2',\n",
       " 'IOBUF_LVCMOS18_S_2',\n",
       " 'CRC64',\n",
       " 'AND5B5',\n",
       " 'CARRY4',\n",
       " 'OBUFT_PCIX66_3',\n",
       " 'OBUF_LVTTL_S_2',\n",
       " 'IBUFG_HSTL_II_18',\n",
       " 'OBUFT_LVCMOS2',\n",
       " 'FDCP',\n",
       " 'OBUF_LVTTL_S_4',\n",
       " 'RAM32X1S_1',\n",
       " 'CLK_DIV6R',\n",
       " 'IBUFDS_IBUFDISABLE',\n",
       " 'IBUF_HSTL_II_DCI_18',\n",
       " 'IBUF_GTL_DCI',\n",
       " 'OBUFDS_LVDS_25',\n",
       " 'IOBUF_SSTL18_II',\n",
       " 'OBUF_LVTTL_F_8',\n",
       " 'ODELAYE2_FINEDELAY',\n",
       " 'OBUFDS_LDT_25',\n",
       " 'OR3B3',\n",
       " 'OBUFT_PCI66_3',\n",
       " 'OBUFT_LVCMOS25_S_16',\n",
       " 'OBUFT_HSTL_II',\n",
       " 'IOBUF_LVCMOS18_F_16',\n",
       " 'MMCME2_BASE',\n",
       " 'IOBUF_CTT',\n",
       " 'AND2B2',\n",
       " 'ARAMB36_INTERNAL',\n",
       " 'OBUF_LVCMOS15',\n",
       " 'SRLC16_1',\n",
       " 'IOBUF_LVCMOS25_F_6',\n",
       " 'MULT18X18SIO',\n",
       " 'FDRS',\n",
       " 'NAND5B4',\n",
       " 'IOBUF_LVCMOS15',\n",
       " 'CLK_DIV4RSD',\n",
       " 'IBUFG_HSTL_IV_DCI_18',\n",
       " 'IODRP2_MCB',\n",
       " 'OFDDRCPE',\n",
       " 'OBUF_SSTL2_II_DCI',\n",
       " 'IBUF_PCI33_3',\n",
       " 'IBUF_SSTL2_I',\n",
       " 'NAND4B3',\n",
       " 'IBUF_LVDCI_25',\n",
       " 'OBUF_LVCMOS33_S_24',\n",
       " 'RAM32M',\n",
       " 'IODELAYE1',\n",
       " 'IBUF_HSTL_II_DCI',\n",
       " 'OBUFT_LVCMOS33_S_24',\n",
       " 'RAMB16_S36',\n",
       " 'IOBUF_LVDCI_18',\n",
       " 'IOBUF_PCIX',\n",
       " 'USR_ACCESSE2',\n",
       " 'CLK_DIV16',\n",
       " 'OBUF_LVCMOS15_S_12',\n",
       " 'OBUFT_LVTTL_F_16',\n",
       " 'IOBUF_HSTL_II_DCI',\n",
       " 'FDC',\n",
       " ...}"
      ]
     },
     "execution_count": 22,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "get_dif_pmv()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [],
   "source": [
    "def kick_dnn(dline):\n",
    "    repl = r'`default_nettype none'\n",
    "    mch1 = re.compile(repl)  \n",
    "    #ptn2 = r'`default_nettype none'\n",
    "    #mch2 = re.compile(ptn2)\n",
    "    res = mch1.findall(dline)\n",
    "    line = ''\n",
    "    if res:\n",
    "        line = '\\n'\n",
    "        return line\n",
    "    else:\n",
    "        return dline"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [],
   "source": [
    "def ff_dnn(fpath):\n",
    "\n",
    "    inc_dnns = []\n",
    "    oth_dnns = []\n",
    "    repl = r'`default_nettype none'\n",
    "    mch1 = re.compile(repl)  \n",
    "    ptn = r'^`default_nettype none'\n",
    "    mch = re.compile(ptn)\n",
    "    n = 0\n",
    "    for fn in os.listdir(fpath):\n",
    "        #data = None\n",
    "        if fn.split('.')[-1] == 'v':\n",
    "            fp = os.path.join(fpath,fn)\n",
    "            for line in open(fp,'r'):\n",
    "                res = mch.findall(line)\n",
    "                res1 = mch1.findall(line)\n",
    "                if res:\n",
    "                    inc_dnns.append(fn)\n",
    "                    #data = mch.sub('',data)\n",
    "                    #n += 1\n",
    "                elif res1:\n",
    "                    oth_dnns.append(fn)\n",
    "                #if n == 1:\n",
    "                    #print(line)\n",
    "    return inc_dnns, oth_dnns"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [],
   "source": [
    "#def xlx_freeze(dline, cmt=False, DIF_XPMVS=None):\n",
    "#def xlx_freeze(dline, cmt=False, xip_mark=False, xpmv_mark=False, io_long=False, DIF_XPMVS=None, ip_names=None, dpath=dst_path):\n",
    "def xlx_freeze(dline, xip_mark=False, xpmv_mark=False, io_long=False, DIF_XPMVS=None, ip_names=None, dpath=dst_path, update=False):\n",
    "    \n",
    "    ptn1 = r'\\(\\*|\\*\\)'\n",
    "    mch1 = re.compile(ptn1)\n",
    "    ptn2 = r'VCC\\s+'\n",
    "    mch2 = re.compile(ptn2) \n",
    "    ptn3 = r'^[A-Z]\\w+\\s+'\n",
    "    #ptn3 = r'^\\w+\\s+'\n",
    "    mch3 = re.compile(ptn3)\n",
    "    #mch4 = re.compile(r'\\);')\n",
    "    mch4 = re.compile(r';')\n",
    "    mch5 = re.compile(r'(\\w+)\\s*\\(')\n",
    "\n",
    "    line = ''\n",
    "    ip_name = ''\n",
    "    pmv = ''\n",
    "    inst_name = ''\n",
    "    #xip_mark = False\n",
    "    io = None\n",
    "    #xip_blk = False\n",
    "    #dl = dline.strip()\n",
    "\n",
    "    if dline.strip():\n",
    "        #print('Line: ',dline)\n",
    "        lh = dline.strip().split()[0]\n",
    "        #lt = dline.strip()[-1]    \n",
    "        #lt = mch4.search(dline.strip())    \n",
    "        #lt = dline.strip()[-1] == ';'   \n",
    "        lt = ';' in dline.strip()   \n",
    "        if xip_mark or xpmv_mark:\n",
    "            #print('xip_mark: ',xip_mark)\n",
    "            #io = xip_entity_extract(dline.strip(),cmt=cmt)\n",
    "            io, io_long = xip_entity_extract(dline.strip(),xip_mark=xip_mark,xpmv_mark=xpmv_mark,io_long=io_long)\n",
    "            #if dline.strip()[-1] == ';':\n",
    "            #if lt == ';':\n",
    "            if lt:\n",
    "                xip_mark = False\n",
    "                xpmv_mark =False\n",
    "                #cmt = False\n",
    "            line = '//' + dline\n",
    "        elif mch1.findall(dline) and not dline.strip().startswith('//'):             #(*   *) comment\n",
    "            line = '//' + dline     \n",
    "        elif mch2.findall(dline):             #VCC xxx(.P(xxx)) to VCC xxx(.V(xxx))\n",
    "            line = dline.replace('.P','.V')  \n",
    "        #elif mch3.findall(dl):\n",
    "            #pmv = dl.split()[0]\n",
    "        elif lh in DIF_XPMVS:                #other primitives process\n",
    "            #print('Line: ',dline)\n",
    "            #print('Got XPMV!: {} - XIP_MARK: {}'.format(lh,xip_mark))        \n",
    "            #cmt = True\n",
    "            pmv = lh\n",
    "            dp = os.path.join(dpath,'xprims')\n",
    "            if not os.path.exists(dp):\n",
    "                os.makedirs(dp)\n",
    "            #xpmv_mark = True\n",
    "            #ip_name = lh\n",
    "            #io, io_long = xip_entity_extract(dline.strip(),xpmv_mark=xpmv_mark,io_long=io_long)\n",
    "            if any(['DDR' in pmv, 'PLL' in pmv, 'DCM' in pmv, 'DELAY' in pmv]):\n",
    "                xpmv_mark = True\n",
    "                io, io_long = xip_entity_extract(dline.strip(),xpmv_mark=xpmv_mark,io_long=io_long)\n",
    "                line = '//' + dline\n",
    "            else:\n",
    "                pmv_process(pmv,dp,PMVS=DIF_XPMVS,update=update)\n",
    "                line = dline\n",
    "        elif lh in ip_names:                #Xilinx IP process\n",
    "            #print('Line: ',dline)\n",
    "            #print('Got IP!: {}'.format(lh))        \n",
    "            #cmt = True\n",
    "            xip_mark = True\n",
    "            ip_name = lh\n",
    "            #inst_name = dline.strip().split()[1].strip('(')\n",
    "            inst_name = dline.strip().split()[1].split('(')[0].strip()\n",
    "            #io, io_long = xip_entity_extract(dline.strip(),cmt=cmt,io_long=io_long)\n",
    "            io, io_long = xip_entity_extract(dline.strip(),xip_mark=xip_mark,io_long=io_long)\n",
    "            #print('IP Sub: {} - XIP_MARK: {} - IO: {} - IO_LONG: {}'.format(lh, xip_mark, io, io_long))            \n",
    "            line = '//' + dline            \n",
    "        else:\n",
    "            line = dline\n",
    "    else:\n",
    "        line = dline            \n",
    "\n",
    "    #return line, cmt, ip_name, inst_name, io, io_long\n",
    "    return line, xip_mark, xpmv_mark, pmv, ip_name, inst_name, io, io_long"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [],
   "source": [
    "def pmv_process(pmv,dpath,PMVS=get_dif_pmv(),update=False):\n",
    "    spath = 'D:/software/Xilinx/14.7/ISE_DS/ISE/verilog/src/unisims/'\n",
    "    pmv_spath = os.path.join(spath,pmv+'.v')\n",
    "    if os.path.exists(pmv_spath):\n",
    "        if pmv in PMVS:\n",
    "            dat = None\n",
    "            with open(pmv_spath,'r') as f:\n",
    "                dat = f.readlines()\n",
    "            nlines = []\n",
    "            gsr_vars = []\n",
    "            cmt = False\n",
    "            for line in dat:\n",
    "                nline, cmt, gsr_vars = gsr_ban(line, cmt=cmt, gsr_vars=gsr_vars)\n",
    "                \n",
    "                nlines.append(nline)\n",
    "            pmv_dpath = os.path.join(dpath,pmv+'.v')\n",
    "            if update:\n",
    "                with open(pmv_dpath,'w') as f:\n",
    "                    f.writelines(nlines)\n",
    "            for line in dat:\n",
    "                md = line.strip().split(' ')[0]\n",
    "                pmv_process(md,dpath,PMVS=PMVS)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 158,
   "metadata": {},
   "outputs": [],
   "source": [
    "l = '    always @(GSR)'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 161,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "elm:  ['always', '@(GSR)']\n",
      "trigs:  ['GSR']\n",
      "boom:  ['GSR']\n",
      "Line:     always @(GSR) - CMT: True - GSR: ['GSR']\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "('//    always @(GSR)', True, ['GSR'])"
      ]
     },
     "execution_count": 161,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "gsr_ban(l, gsr_vars=['GSR'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [],
   "source": [
    "def gsr_ban(dline, cmt=False, gsr_vars=[]):\n",
    "    nline = ''\n",
    "    elms = [e for e in dline.strip().split(' ') if e]\n",
    "    m = re.compile(r'\\((.+)\\)')\n",
    "    trigs = m.findall(dline.strip())\n",
    "    #specify = True if dline.strip().split(' ')[0] == 'specify' else False\n",
    "    if elms:\n",
    "        if 'glbl' in dline:\n",
    "            cmt = True\n",
    "            eql_idx = elms.index('=') if '=' in elms else 0\n",
    "            if eql_idx:\n",
    "                gsr_var = elms[eql_idx-1]\n",
    "                gsr_vars.append(gsr_var)\n",
    "                #print('Line: {} - CMT: {} - GSR: {}'.format(dline,cmt,gsr_vars))        \n",
    "        elif elms[0] == 'always' and trigs:\n",
    "            boom = [e for e in trigs[0].split(' ') if e and e in gsr_vars]\n",
    "            #print('elm: ',elms)\n",
    "            #print('trigs: ',trigs)\n",
    "            #print('boom: ',boom)\n",
    "            if boom:                \n",
    "                cmt = True\n",
    "        elif elms[0] == 'specify':\n",
    "            cmt = True\n",
    "    elif cmt:\n",
    "        #print('End')\n",
    "        cmt = False\n",
    "    if cmt:\n",
    "        nline = '//' + dline\n",
    "        #print('Line: {} - CMT: {} - GSR: {}'.format(dline,cmt,gsr_vars))\n",
    "    else:\n",
    "        nline = dline\n",
    "    #print('Line: {} - CMT: {} - GSR: {}'.format(dline,cmt,gsr_vars))    \n",
    "    return nline, cmt, gsr_vars"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [],
   "source": [
    "#def xip_entity_extract(dline, cmt=False, io_long=False):\n",
    "def xip_entity_extract(dline, xip_mark=False, xpmv_mark=False, io_long=False):\n",
    "    if xip_mark or xpmv_mark:\n",
    "        if not io_long:\n",
    "            m1 = re.compile(r'\\.(\\w+)\\s*\\(\\s*(.+)\\s*\\)')\n",
    "            io = m1.findall(dline)\n",
    "            #print(dline,io)\n",
    "            if io:\n",
    "                if xip_mark:\n",
    "                    return (io[0][0], '(' + io[0][1] + ')' if ')' not in io[0][1] else '(' + io[0][1]), io_long\n",
    "                elif xpmv_mark:\n",
    "                    return (io[0][0], io[0][1] if ')' not in io[0][1] else io[0][1].strip(')')), io_long\n",
    "            else:\n",
    "                m2 = re.compile(r'\\.(\\w+)\\s*\\(\\s*(.+)\\s*')\n",
    "                io = m2.findall(dline)\n",
    "                io_long = True\n",
    "                if io:\n",
    "                    if xip_mark:\n",
    "                        return (io[0][0], '(' + io[0][1]), io_long\n",
    "                    elif xpmv_mark:\n",
    "                        return (io[0][0], io[0][1]), io_long\n",
    "                else:\n",
    "                    return '', False\n",
    "        else:\n",
    "            #print('*Long Port Found*')\n",
    "            if '),' in dline: \n",
    "                io = dline.strip('),')\n",
    "                #m3 = re.compile(r'(.+)\\),')\n",
    "                #io = m3.findall(dline)\n",
    "                if io:\n",
    "                    io_long = False\n",
    "                    #print('*Long Port Ended*')\n",
    "                    if xip_mark:\n",
    "                        return ('',' ' + io + ')'), io_long\n",
    "                    elif xpmv_mark:\n",
    "                        return ('',' ' + io), io_long\n",
    "            else:\n",
    "                io_long = True\n",
    "                return ('',dline), io_long\n",
    "    else:\n",
    "        return '', False"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [],
   "source": [
    "prims_path = 'D:/software/Xilinx/14.7/ISE_DS/ISE/verilog/'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [],
   "source": [
    "def search_prims_atom(path, mdl='buf'):\n",
    "    if os.path.isfile(path):\n",
    "        print('\\r{}'.format(path),end='')\n",
    "        flines = None\n",
    "        try:\n",
    "            with open(path, 'r') as f:\n",
    "                flines = f.readlines()\n",
    "        except:\n",
    "            flines = []\n",
    "        pearl = False\n",
    "        res = []\n",
    "        if flines:\n",
    "            for line in flines:\n",
    "                md = [d for d in line.strip().split(' ') if d]\n",
    "                if md[:2] == ['module', mdl]:\n",
    "                    pearl = True\n",
    "                    res.append(line)\n",
    "                elif pearl:\n",
    "                    res.append(line)\n",
    "                    if ';' in line:\n",
    "                        pearl = False\n",
    "            if res:\n",
    "                print()\n",
    "                print(path, res)\n",
    "                return path, res\n",
    "    \n",
    "    elif os.path.isdir(path):\n",
    "        elm_paths = [os.path.join(path, elm) for elm in os.listdir(path)]\n",
    "        for elm in elm_paths:\n",
    "            search_prims_atom(elm, mdl=mdl)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "metadata": {},
   "outputs": [],
   "source": [
    "def xpmv_parse(pmv_info={}, target_family=1):\n",
    "    nlines = []\n",
    "    if target_family and pmv_info:\n",
    "        pmv = pmv_info['pmv']\n",
    "        if any(['AND' in pmv, 'XOR' in pmv, 'OR' in pmv]):\n",
    "             nlines.append(op_pmv_proc(pmv_info))\n",
    "        elif any(['BUF' in pmv, '']):\n",
    "            pass\n",
    "    return nlines"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [],
   "source": [
    "def op_pmv_proc(pmv_info):\n",
    "    pmv = pmv_info['pmv']\n",
    "    O = pmv_info['O']\n",
    "    i0 = '~' + pmv_info['I0'] if 'B' in pmv else pmv_info['I0']\n",
    "    op = op_mark_handle(pmv)\n",
    "    tail = [op + pmv_info[k] for k in pmv_info if k not in ['O', 'pmv', 'I0']]\n",
    "    return ''.join(['\\t', 'assign ', O, ' = ',  i0] + tail)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [],
   "source": [
    "def op_mark_handle(pmv):\n",
    "    if 'AND' in pmv:\n",
    "        return ' & '\n",
    "    elif 'XOR' in pmv:\n",
    "        return ' ^ '\n",
    "    elif 'OR' in pmv:\n",
    "        return ' | '    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 38,
   "metadata": {},
   "outputs": [],
   "source": [
    "def spec_fname_rtn(spec, fpaths, PMVS=get_dif_pmv(), xip_fpaths=xip_fps):\n",
    "    tars = []\n",
    "    pmv_bio = {}\n",
    "    for fp in fpaths:\n",
    "        res = []\n",
    "        nlines = None\n",
    "        with open(fp,'r') as f:\n",
    "            nlines = f.readlines()\n",
    "        #p = ';\\s+(' + spec + '\\s+' + '.+;)'\n",
    "        #p = spec\n",
    "        #print(p)\n",
    "        #m = re.compile(p)\n",
    "        ips = []\n",
    "        if xip_fpaths:\n",
    "            ips = [os.path.split(fp)[-1].split('.')[0] for fp in xip_fpaths]\n",
    "        atv = False\n",
    "        for line in nlines:  \n",
    "            x = line.strip().split(' ')[0]\n",
    "            if x == spec:\n",
    "                if x in PMVS or x in ips: \n",
    "                    atv = True\n",
    "                    res.append(line)\n",
    "            elif atv:\n",
    "                if ';' in line:\n",
    "                    atv = False\n",
    "                res.append(line)                \n",
    "        if res:\n",
    "            pmv_bio[fp] = res\n",
    "            if fp not in tars:\n",
    "                tars.append(fp)            \n",
    "    return tars, pmv_bio"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 38,
   "metadata": {},
   "outputs": [],
   "source": [
    "s = '   XSPx72M8WE   IM0R ('"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "('', False)"
      ]
     },
     "execution_count": 39,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "xip_entity_extract(s.strip(),xip_mark=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [],
   "source": [
    "def ip_shift(src_ip_info={}, dst_ips_info={}, target_family=1):\n",
    "    nlines = []\n",
    "    if src_ip_info and dst_ips_info:\n",
    "        ip_name = src_ip_info['ip_name']\n",
    "        #if target_family == 1:\n",
    "        #    print('***IP Migration: X2G***\\n')\n",
    "        #print('ip_name: ',ip_name)\n",
    "        inst_name = src_ip_info['inst_name']\n",
    "        #print('inst_name: ',inst_name)\n",
    "        tmp_1st = dst_ips_info[ip_name]['tmp']['1st']\n",
    "        line_1 = '\\t' + ip_name + ' ' + inst_name + '(' + '\\n'\n",
    "        nlines.append(line_1)\n",
    "        \n",
    "        if target_family == 1: #Gowin\n",
    "            m = re.compile(r'\\(\\w+\\)')\n",
    "            ip_type = dst_ips_info[ip_name]['type']\n",
    "            if ip_type == 'bram_sdp':\n",
    "                nlines.append(m.sub(src_ip_info['doutb'],dst_ips_info[ip_name]['tmp']['dout'  ]))\n",
    "                nlines.append(m.sub(src_ip_info['clka'] ,dst_ips_info[ip_name]['tmp']['clka'  ]))\n",
    "                nlines.append(m.sub(src_ip_info['wea']  ,dst_ips_info[ip_name]['tmp']['cea'   ]))\n",
    "                nlines.append(m.sub('()'                ,dst_ips_info[ip_name]['tmp']['reseta']))\n",
    "                nlines.append(m.sub(src_ip_info['clkb'] ,dst_ips_info[ip_name]['tmp']['clkb'  ]))\n",
    "                nlines.append(m.sub('(1)'               ,dst_ips_info[ip_name]['tmp']['ceb'   ]))\n",
    "                nlines.append(m.sub('()'                ,dst_ips_info[ip_name]['tmp']['resetb']))\n",
    "                nlines.append(m.sub('()'                ,dst_ips_info[ip_name]['tmp']['oce'   ]))\n",
    "                nlines.append(m.sub(src_ip_info['addra'],dst_ips_info[ip_name]['tmp']['ada'   ]))\n",
    "                nlines.append(m.sub(src_ip_info['dina'] ,dst_ips_info[ip_name]['tmp']['din'   ]))\n",
    "                nlines.append(m.sub(src_ip_info['addrb'],dst_ips_info[ip_name]['tmp']['adb'   ]))\n",
    "                nlines.append(                           dst_ips_info[ip_name]['tmp']['-1l'   ])\n",
    "            elif ip_type == 'prom': \n",
    "                nlines.append(m.sub(src_ip_info['douta'],dst_ips_info[ip_name]['tmp']['dout' ]))\n",
    "                nlines.append(m.sub(src_ip_info['clka'] ,dst_ips_info[ip_name]['tmp']['clk'  ]))\n",
    "                nlines.append(m.sub('()'                ,dst_ips_info[ip_name]['tmp']['oce'  ]))\n",
    "                nlines.append(m.sub(src_ip_info['ena']  ,dst_ips_info[ip_name]['tmp']['ce'   ]))\n",
    "                nlines.append(m.sub('()'                ,dst_ips_info[ip_name]['tmp']['reset']))\n",
    "                nlines.append(m.sub(src_ip_info['addra'],dst_ips_info[ip_name]['tmp']['ad'   ]))\n",
    "                nlines.append(                           dst_ips_info[ip_name]['tmp']['-1l'  ])\n",
    "            elif ip_type == 'dram_sdp': \n",
    "                nlines.append(m.sub(src_ip_info['qdpo'] ,dst_ips_info[ip_name]['tmp']['dout']))\n",
    "                nlines.append(m.sub(src_ip_info['d']    ,dst_ips_info[ip_name]['tmp']['di'  ]))\n",
    "                nlines.append(m.sub(src_ip_info['a']    ,dst_ips_info[ip_name]['tmp']['wad' ]))\n",
    "                nlines.append(m.sub(src_ip_info['dpra'] ,dst_ips_info[ip_name]['tmp']['rad' ]))\n",
    "                nlines.append(m.sub(src_ip_info['we']   ,dst_ips_info[ip_name]['tmp']['wre' ]))\n",
    "                nlines.append(m.sub(src_ip_info['clk']  ,dst_ips_info[ip_name]['tmp']['clk' ]))\n",
    "                nlines.append(                           dst_ips_info[ip_name]['tmp']['-1l' ])               \n",
    "            elif ip_type == 'sign_mult': \n",
    "                nlines.append(m.sub(src_ip_info['p']    ,dst_ips_info[ip_name]['tmp']['dout' ]))\n",
    "                nlines.append(m.sub(src_ip_info['a']    ,dst_ips_info[ip_name]['tmp']['a'    ]))\n",
    "                nlines.append(m.sub(src_ip_info['b']    ,dst_ips_info[ip_name]['tmp']['b'    ]))\n",
    "                nlines.append(m.sub('(1)'               ,dst_ips_info[ip_name]['tmp']['ce'   ]))\n",
    "                nlines.append(m.sub(src_ip_info['clk']  ,dst_ips_info[ip_name]['tmp']['clk'  ]))\n",
    "                nlines.append(m.sub('()'                ,dst_ips_info[ip_name]['tmp']['reset']))\n",
    "                nlines.append(                           dst_ips_info[ip_name]['tmp']['-1l'  ])\n",
    "    return nlines\n",
    "        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 52,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/ipcore_dir/XSPx72M8WE.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/ipcore_dir/dist_32x16m.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/signed_mult_18x18.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/sdp_bram_a8b_d8b.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/sdp_bram_a10b_d30b.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/sdp_bram_a10b_d16b.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/ipcore_dir/XSP9x512WE.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/ipcore_dir/XSP32x1024M4WE.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/gamma30_rom_mpc.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/gamma28_rom_mpc.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/gamma25_rom_mpc.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/gamma24_rom_mpc.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/gamma22_rom_mpc.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/gamma20_rom_mpc.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/gamma18_rom_mpc.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/gamma10_rom_mpc.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/source/pad_num_edge_rom_mpc.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/pad_num_rom_fp.v']"
      ]
     },
     "execution_count": 52,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "xip_fps"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 44,
   "metadata": {},
   "outputs": [],
   "source": [
    "prom_fp, dat = spec_fname_rtn('XSPx72M8WE', leaf_paths)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 61,
   "metadata": {},
   "outputs": [],
   "source": [
    "prom_fp, dat = spec_fname_rtn('XSP9x512WE', leaf_paths)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "metadata": {},
   "outputs": [],
   "source": [
    "prom_fp, dat = spec_fname_rtn('XSP32x1024M4WE', leaf_paths)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 69,
   "metadata": {},
   "outputs": [],
   "source": [
    "prom_fp, dat = spec_fname_rtn('dist_32x16m', leaf_paths)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 55,
   "metadata": {},
   "outputs": [],
   "source": [
    "prom_fp, dat = spec_fname_rtn('gamma30_rom_mpc', leaf_paths)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 57,
   "metadata": {},
   "outputs": [],
   "source": [
    "prom_fp, dat = spec_fname_rtn('signed_mult_18x18', leaf_paths)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 63,
   "metadata": {},
   "outputs": [],
   "source": [
    "prom_fp, dat = spec_fname_rtn('AND3B1',leaf_paths)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 64,
   "metadata": {},
   "outputs": [],
   "source": [
    "prom_fp, dat = spec_fname_rtn('IBUFG',leaf_paths)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 59,
   "metadata": {},
   "outputs": [],
   "source": [
    "prom_fp, dat = spec_fname_rtn('BUF',leaf_paths)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 141,
   "metadata": {},
   "outputs": [],
   "source": [
    "prom_fp, dat = spec_fname_rtn('PLL_BASE',leaf_paths)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 144,
   "metadata": {},
   "outputs": [],
   "source": [
    "prom_fp, dat = spec_fname_rtn('FD',leaf_paths)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/FMEM_BWCNT32M.v']"
      ]
     },
     "execution_count": 40,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "prom_fp"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 72,
   "metadata": {},
   "outputs": [],
   "source": [
    "test1 = 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/gamma_ctemp_fp.v'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 171,
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "rs1, rs2, rs3 = vlgs_calls_proc(prom_fp[0],update=True,dst_ips_info=dst_ips_info)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 93,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[]"
      ]
     },
     "execution_count": 93,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "rs1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 94,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[]"
      ]
     },
     "execution_count": 94,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "rs2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 95,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[]"
      ]
     },
     "execution_count": 95,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "rs3"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [],
   "source": [
    "#def vlg_X2G(spath, dst_dir, dpmvs=get_dif_pmv(), update=True):\n",
    "def vlgs_calls_proc(spath, dpmvs=get_dif_pmv(), dst_ips_info={}, update=True, target_family=1):\n",
    "    #if not os.path.exists(dst_dir):\n",
    "    #    os.makedirs(dst_dir)\n",
    "    #dpath = os.path.join(dst_dir,os.path.split(spath)[-1])\n",
    "    nlines = []\n",
    "    dnn_en = True\n",
    "    ptm = r'^module'\n",
    "    mcm = re.compile(ptm)\n",
    "    #cmt = False\n",
    "    xip_mark = False\n",
    "    xpmv_mark = False\n",
    "    xpmv_proc = False\n",
    "    io_long = False\n",
    "    pport = ['','']\n",
    "    xip_info_book = []\n",
    "    xip_info = {}\n",
    "    xpmv_info = {}\n",
    "    #ip_mn = ''\n",
    "    xip_proc = False\n",
    "    lines_proc_book = []\n",
    "    lines_proc = []\n",
    "    \n",
    "    pmvs = []\n",
    "    \n",
    "    xpmv_info_book = []\n",
    "    \n",
    "    ip_names = dst_ips_info.keys()\n",
    "    \n",
    "    for n,dline in enumerate(open(spath,'r')):\n",
    "    #for dline in open(spath,'rb'):\n",
    "        if mcm.findall(dline.strip()):\n",
    "            dnn_en = False\n",
    "        if dnn_en:\n",
    "            line = kick_dnn(dline)\n",
    "            nlines.append(line)\n",
    "        else:\n",
    "            #line, cmt, ip_name, inst_name, io = xlx_freeze(dline, cmt=cmt, DIF_XPMVS=dpmvs, ip_names=ip_names)\n",
    "            line, xip_mark, xpmv_mark, pmv, ip_name, inst_name, io, io_long = xlx_freeze(dline, xip_mark=xip_mark, \n",
    "                                                                                              xpmv_mark=xpmv_mark, io_long=io_long, \n",
    "                                                                                              DIF_XPMVS=dpmvs, ip_names=ip_names, update=update)           \n",
    "            nlines.append(line)           \n",
    "            #if spath not in xpmv_book:\n",
    "            #    xpmv_book[spath] = [] \n",
    "            \n",
    "            if pmv:              \n",
    "                #xpmv_book[spath].append(pmv)\n",
    "                xpmv_info = {}\n",
    "                xpmv_info['pmv'] = pmv\n",
    "                pmvs.append(pmv)            \n",
    "                #print('Line{}: {} -  XIP_MARK: {} - XPMV_MARK: {} - IP: {} - INSTN: {} - IO: {} - IO_LONG: {} - xpmv_info: {} - xip_info: {}'.format(\n",
    "                #        n+1, line, xip_mark, xpmv_mark,\n",
    "                #        ip_name, inst_name, \n",
    "                #        io, io_long, xpmv_info, xip_info))              \n",
    "            #lins_proc.append(line)\n",
    "            #if ip_name and ip_name not in xip_info:\n",
    "            if ip_name:\n",
    "                #print('Line{}: {} - XIP_MARK: {} - XPMV_MARK: {} - IP: {} - INSTN: {} - IO: {} - IO_LONG: {} - xpmv_info: {} - xip_info: {}'.format(\n",
    "                #        n+1, line, xip_mark, xpmv_mark,\n",
    "                #        ip_name, inst_name, \n",
    "                #        io, io_long, xpmv_info, xip_info))\n",
    "                xip_info = {}\n",
    "                xip_info['ip_name'] = ip_name\n",
    "                xip_info['inst_name'] = inst_name\n",
    "                #if io:\n",
    "                #if io and not io_long:\n",
    "                #    xip_info[io[0]] = '(' + io[1] + ')'\n",
    "            if io:             \n",
    "                if io[0]:\n",
    "                    #if io_long:\n",
    "                    pport = [io[0], io[1]]\n",
    "                    xip_info[pport[0]] = pport[1]\n",
    "                    xpmv_info[pport[0]] = pport[1]\n",
    "                    #print('Line{}: {} - XIP_MARK: {} - XPMV_MARK: {} - IP: {} - INSTN: {} - IO: {} - IO_LONG: {} - xpmv_info: {} - xip_info: {}'.format(\n",
    "                    #        n+1, line, xip_mark, xpmv_mark,\n",
    "                    #        ip_name, inst_name, \n",
    "                    #        io, io_long, xpmv_info, xip_info))                     \n",
    "                #elif io_long:\n",
    "                elif io[1]:\n",
    "                    p_mline = pport[1] + io[1]\n",
    "                    xip_info[pport[0]] = p_mline\n",
    "                    xpmv_info[pport[0]] = p_mline\n",
    "                    pport[1] = p_mline\n",
    "                    if not io_long:\n",
    "                        pport = ['','']\n",
    "                    #print('Line{}: {} - XIP_MARK: {} - XPMV_MARK: {} - IP: {} - INSTN: {} - IO: {} - IO_LONG: {} - xpmv_info: {} - xip_info: {}'.format(\n",
    "                    #        n+1, line, cmt, xip_mark, xpmv_mark,\n",
    "                    #        ip_name, inst_name, \n",
    "                    #        io, io_long, xpmv_info, xip_info))            \n",
    "            if xpmv_mark:\n",
    "                lines_proc.append(line)\n",
    "                xpmv_proc = True\n",
    "            #if xip_proc and not cmt:\n",
    "            elif xpmv_proc:\n",
    "                res_lines = xpmv_parse(xpmv_info, target_family=target_family)\n",
    "                nlines += res_lines\n",
    "                lines_proc.append(line)\n",
    "                lines_proc += res_lines\n",
    "                lines_proc_book.append(lines_proc)\n",
    "                lines_proc = []\n",
    "                xpmv_info_book.append(xpmv_info)\n",
    "                xpmv_info = {}\n",
    "                xpmv_proc = False  \n",
    "                \n",
    "            if xip_mark:\n",
    "                lines_proc.append(line)\n",
    "                xip_proc = True\n",
    "            #if xip_proc and not cmt:\n",
    "            elif xip_proc:\n",
    "                res_lines = ip_shift(src_ip_info=xip_info, dst_ips_info=dst_ips_info, target_family=target_family)\n",
    "                nlines += res_lines\n",
    "                lines_proc.append(line)\n",
    "                lines_proc += res_lines\n",
    "                lines_proc_book.append(lines_proc)\n",
    "                lines_proc = []\n",
    "                xip_info_book.append(xip_info)\n",
    "                xip_info = {}\n",
    "                xip_proc = False\n",
    "                \n",
    "    #if pmvs:\n",
    "    #    xpmv_info_book[spath] = pmvs\n",
    "    #with open(dpath,'w') as f:\n",
    "    if update:\n",
    "        with open(spath,'w') as f:\n",
    "        #with open(spath,'wb') as f:\n",
    "            f.write(''.join(nlines))\n",
    "    return xip_info_book, lines_proc_book, xpmv_info_book"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 376,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/ipcore_dir/XSPx72M8WE.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/ipcore_dir/dist_32x16m.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/signed_mult_18x18.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/sdp_bram_a8b_d8b.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/sdp_bram_a10b_d30b.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/sdp_bram_a10b_d16b.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/ipcore_dir/XSP9x512WE.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/ipcore_dir/XSP32x1024M4WE.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/gamma30_rom_mpc.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/gamma28_rom_mpc.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/gamma25_rom_mpc.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/gamma24_rom_mpc.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/gamma22_rom_mpc.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/gamma20_rom_mpc.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/gamma18_rom_mpc.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/gamma10_rom_mpc.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/source/pad_num_edge_rom_mpc.v',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/pad_num_rom_fp.v']"
      ]
     },
     "execution_count": 376,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "xip_fps"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [],
   "source": [
    "def prj_proc(spath, dst_ips_info={}, update=False, target_family=1):\n",
    "    #if update:    \n",
    "    dpmvs = get_dif_pmv()\n",
    "    fps = []\n",
    "    if isinstance(spath,list):\n",
    "        fps = spath\n",
    "    elif os.path.isdir(spath):\n",
    "        fnames = [fn for fn in os.listdir(spath) if os.path.isfile(os.path.join(spath,fn)) and fn.split('.')[1] == 'v']\n",
    "        #mnames = [fn.split('.')[0] for fn in fnames]\n",
    "        fps = [os.path.join(spath,fn) for fn in fnames]\n",
    "    elif os.path.isfile(spath): \n",
    "        fps.append(spath)\n",
    "    err = []\n",
    "    pmv_book = []\n",
    "    n = 0\n",
    "    for i,fp in enumerate(fps):      \n",
    "        try:\n",
    "            __, __, ppmv = vlgs_calls_proc(fp, dpmvs=dpmvs, dst_ips_info=dst_ips_info,update=update,target_family=target_family)\n",
    "            if ppmv:\n",
    "                pmv_book += ppmv            \n",
    "            n += 1            \n",
    "            print('\\rProcessed: {}/{}'.format(n,len(fps)),end='')            \n",
    "        except:\n",
    "            err.append(fp)\n",
    "        #__, __, ppmv = vlgs_calls_proc(fp, dpmvs=dpmvs, dst_ips_info=dst_ips_info,update=update,target_family=target_family)\n",
    "        #if ppmv:\n",
    "        #    pmv_book.append(ppmv)\n",
    "        #n += 1\n",
    "        #print('\\rProcessed: {} - {}/{}'.format(os.path.split(fp)[-1],n,len(fps)),end='') \n",
    "    print('\\nError Case: {}'.format(err))\n",
    "    return err, pmv_book"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/'"
      ]
     },
     "execution_count": 37,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dst_path"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "metadata": {},
   "outputs": [],
   "source": [
    "def xprj_reborn(spath,dpath,vlg_update=False,ip_update=False,target_family=1):\n",
    "    \n",
    "    mdl_ns = sub_mdl_sp(spath)\n",
    "    print('Leaves Generating.....')\n",
    "    xip_fps, leaf_fpaths = fprj_flu(mdl_ns,spath,dpath,update=vlg_update,targe_family=target_family)\n",
    "    print('*Status: Done - Leaves: {}*'.format(len(leaf_fpaths)))\n",
    "    dst_ips_info = None\n",
    "    #gw_ip_names, gw_ip_fpaths = x2g_IPs_proc(xip_fps,dpath)\n",
    "    if target_family == 1:\n",
    "        print('IP Generating.....')\n",
    "        dst_ips_info = x2g_IPs_proc(xip_fps,dpath,update=ip_update)\n",
    "        print('*Status: Done - IPs: {}/{}*'.format(len(dst_ips_info),len(xip_fps)))\n",
    "    dst_bad = None\n",
    "    if target_family != 0:\n",
    "        print('IP Substituting.....')\n",
    "        dst_bad, pmv_book = prj_proc(leaf_fpaths,dst_ips_info=dst_ips_info,update=ip_update,target_family=target_family)\n",
    "        print('*Status: Done - IPs: {}/{}*'.format(len(dst_ips_info),len(xip_fps)))\n",
    "    return xip_fps, leaf_fpaths, dst_ips_info, dst_bad, pmv_book"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "XISE:  e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/rcv.xise\n",
      "PRJ: e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/rcv.prj - Real: True\n",
      "Leaves Generating.....\n",
      "*Status: Done - Leaves: 200*\n",
      "IP Generating.....\n",
      " ..Processing:  XSPx72M8WE\n",
      "  ..Done..  \n",
      " ..Processing:  dist_32x16m\n",
      "  ..Done..  \n",
      " ..Processing:  signed_mult_18x18\n",
      "  ..Done..  \n",
      " ..Processing:  sdp_bram_a8b_d8b\n",
      "  ..Done..  \n",
      " ..Processing:  sdp_bram_a10b_d30b\n",
      "  ..Done..  \n",
      " ..Processing:  sdp_bram_a10b_d16b\n",
      "  ..Done..  \n",
      " ..Processing:  XSP9x512WE\n",
      "  ..Done..  \n",
      " ..Processing:  XSP32x1024M4WE\n",
      "  ..Done..  \n",
      " ..Processing:  gamma30_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma28_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma25_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma24_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma22_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma20_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma18_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma10_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  pad_num_edge_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  pad_num_rom_fp\n",
      "  ..Done..  \n",
      "*Status: Done - IPs: 18/18*\n",
      "IP Substituting.....\n",
      "Processed: 117/200\n",
      "Error Case: ['e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/tx_test.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/sens_crc.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/rtn_mux_b.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ctrl_data_plus.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/MRCV_PLL.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/MIN_CPNL_RDCNT.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/MIN_CPDT_BUF.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/MIN_BRTC_BF.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/MCU_UART_IF.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/GOE_SYNC_RSTN.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/FRMM_SDABIT.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/FRMM_MENCT.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/DR8W16_32W4R.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/D32W2_8W64R.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/D32IN_8BOUT_BUF.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/CRC32_ETHER.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/CLOCK_CONVERT_BUF.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pac_stp_gen.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ovp_gen_a.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/m4_postmult_xt2p5_a.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/freeze_ctrl_a.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ctrld_reg_a.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ctemp_multi_mpc.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/const_0_16b.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/cb11rea.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/adc_sensor_ctrl_fp.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/video_input_fp_a.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/version_disp_xt.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/test_pat_gen_fp_b.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/source/Drv_SOUT.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/source/Drv_RAM.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/source/Drv_CFG_REG.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/sel16en.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/rx_det_c.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/return_backup_det.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_SPIFLASH_IF.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_RDT_CLK_CNV.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_PLL_RST_CNT.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_PLL_COVER.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_MAS_SLV_SW.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_GAINSEL.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_FLSH_SECWR32M.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_FLSH_PRACNT32M.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_FLSH_MODCNT.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_FLSH_CALDTCNT.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/MIN_CPNL_RDTOP.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/MCU_URX_CMD.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/MCU_UART_MODCNT.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/MCU_UART_CALDTCNT.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/MCU_UART_BYTE.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/FMEM_SDRAM_BKCNT.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/FMEM_BWCNT32M.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/BRIGH_GAIN_CALC.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/port_check_signal_sel.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pnl_adrs_gen_fp_a.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/m4_mult_xt2p5_a.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/link_on_in_filter.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/line_memory_fp_a.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/led_blink_brt.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/in_video_mux.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/int_vp_gen.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/gamma_ctemp_fp.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/fd30.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/dcm_rst_mpc.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/csum_err_det.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/brightness_mpc.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/video_process_fp.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/source/Drv_IF.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_SPIFLSH_32TOP.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_RGIN_CG.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_MAS_SLV_TOP.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_LED_DRV_CT.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_INIT_CT.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_FMM_SDRAM_TOP_CP.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_FIX_VLU.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_ERROR_MON.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/RCV_CNTREG.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/MCU_UART_TOP.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/gamma_ctemp_fp.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/m4_mult_xt2p5_a.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/gamma_ctemp_fp.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/m4_mult_xt2p5_a.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/video_process_fp.v']\n",
      "*Status: Done - IPs: 18/18*\n"
     ]
    }
   ],
   "source": [
    "xip_fps, leaf_paths, dst_ips_info, dst_bad, pmv_book = xprj_reborn(src_path,dst_path)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 139,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "XISE:  e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/rcv.xise\n",
      "PRJ: e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/rcv.prj - Real: True\n",
      "Leaves Generating.....\n",
      "**VLG: tx_test.v Copyed Done**\n",
      "**VLG: sens_crc.v Copyed Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: sel8.v Generated Done**\n",
      "**VLG: rtn_mux_b.v Copyed Done**\n",
      "**VLG: rgmii_tx.v Generated Done**\n",
      "**VLG: FD8CE.v Generated Done**\n",
      "**VLG: fd8.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: ctrl_data_plus.v Copyed Done**\n",
      "**VLG: FD8CE.v Generated Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: rgmii_tx.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: fd8.v Generated Done**\n",
      "**VLG: sel8.v Generated Done**\n",
      "**VLG: tx_process.v Generated Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: sel16.v Generated Done**\n",
      "**VLG: MRCV_PLL.v Copyed Done**\n",
      "**VLG: MIN_CPNL_RDCNT.v Copyed Done**\n",
      "**VLG: MIN_CPDT_BUF.v Copyed Done**\n",
      "**VLG: MIN_BRTC_BF.v Copyed Done**\n",
      "**VLG: MCU_UART_IF.v Copyed Done**\n",
      "**VLG: GOE_SYNC_RSTN.v Copyed Done**\n",
      "**VLG: FRMM_SDABIT.v Copyed Done**\n",
      "**VLG: FRMM_MENCT.v Copyed Done**\n",
      "**VLG: DR8W16_32W4R.v Copyed Done**\n",
      "**VLG: D32W2_8W64R.v Copyed Done**\n",
      "**VLG: D32IN_8BOUT_BUF.v Copyed Done**\n",
      "**VLG: CRC32_ETHER.v Copyed Done**\n",
      "**VLG: CLOCK_CONVERT_BUF.v Copyed Done**\n",
      "**VLG: pac_stp_gen.v Copyed Done**\n",
      "**VLG: ovp_gen_a.v Copyed Done**\n",
      "**VLG: M8_1E.v Generated Done**\n",
      "**VLG: m8_1e16b.v Generated Done**\n",
      "**VLG: m4_postmult_xt2p5_a.v Copyed Done**\n",
      "**VLG: freeze_ctrl_a.v Copyed Done**\n",
      "**VLG: FD4CE.v Generated Done**\n",
      "**VLG: fd4e.v Generated Done**\n",
      "**VLG: fd3e.v Generated Done**\n",
      "**VLG: fd1e.v Generated Done**\n",
      "**VLG: FD16CE.v Generated Done**\n",
      "**VLG: f1d16.v Generated Done**\n",
      "**VLG: FD4CE.v Generated Done**\n",
      "**VLG: f1d10.v Generated Done**\n",
      "**VLG: d0000h_16.v Generated Done**\n",
      "**VLG: ctrld_reg_a.v Copyed Done**\n",
      "**VLG: ctemp_multi_mpc.v Copyed Done**\n",
      "**VLG: const_0_16b.v Copyed Done**\n",
      "**VLG: cb11rea.v Copyed Done**\n",
      "**VLG: adc_sensor_ctrl_fp.v Copyed Done**\n",
      "**VLG: video_input_fp_a.v Copyed Done**\n",
      "**VLG: version_disp_xt.v Copyed Done**\n",
      "**VLG: FD8CE.v Generated Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: sel8.v Generated Done**\n",
      "**VLG: rgmii_tx.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: fd8.v Generated Done**\n",
      "**VLG: tx_process.v Generated Done**\n",
      "**VLG: tx_rcv.v Generated Done**\n",
      "**VLG: test_pat_gen_fp_b.v Copyed Done**\n",
      "**VLG: Drv_SOUT.v Copyed Done**\n",
      "**VLG: Drv_RAM.v Copyed Done**\n",
      "**VLG: Drv_CFG_REG.v Copyed Done**\n",
      "**VLG: sel16en.v Copyed Done**\n",
      "**VLG: rx_det_c.v Copyed Done**\n",
      "**VLG: FD8CE.v Generated Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: fd8.v Generated Done**\n",
      "**VLG: sel8.v Generated Done**\n",
      "**VLG: rx_ctrld.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: rgmii_rx.v Generated Done**\n",
      "**VLG: return_backup_det.v Copyed Done**\n",
      "**VLG: RCV_SPIFLASH_IF.v Copyed Done**\n",
      "**VLG: RCV_RDT_CLK_CNV.v Copyed Done**\n",
      "**VLG: RCV_PLL_RST_CNT.v Copyed Done**\n",
      "**VLG: RCV_PLL_COVER.v Copyed Done**\n",
      "**VLG: RCV_MAS_SLV_SW.v Copyed Done**\n",
      "**VLG: RCV_GAINSEL.v Copyed Done**\n",
      "**VLG: RCV_FLSH_SECWR32M.v Copyed Done**\n",
      "**VLG: RCV_FLSH_PRACNT32M.v Copyed Done**\n",
      "**VLG: RCV_FLSH_MODCNT.v Copyed Done**\n",
      "**VLG: RCV_FLSH_CALDTCNT.v Copyed Done**\n",
      "**VLG: MIN_CPNL_RDTOP.v Copyed Done**\n",
      "**VLG: MCU_URX_CMD.v Copyed Done**\n",
      "**VLG: MCU_UART_MODCNT.v Copyed Done**\n",
      "**VLG: MCU_UART_CALDTCNT.v Copyed Done**\n",
      "**VLG: MCU_UART_BYTE.v Copyed Done**\n",
      "**VLG: FMEM_SDRAM_BKCNT.v Copyed Done**\n",
      "**VLG: FMEM_BWCNT32M.v Copyed Done**\n",
      "**VLG: BRIGH_GAIN_CALC.v Copyed Done**\n",
      "**VLG: port_check_signal_sel.v Copyed Done**\n",
      "**VLG: pnl_adrs_gen_fp_a.v Copyed Done**\n",
      "**VLG: fd1e.v Generated Done**\n",
      "**VLG: m4_mult_xt2p5_a.v Generated Done**\n",
      "**VLG: link_on_in_filter.v Copyed Done**\n",
      "**VLG: line_memory_fp_a.v Copyed Done**\n",
      "**VLG: led_blink_brt.v Copyed Done**\n",
      "**VLG: in_video_mux.v Copyed Done**\n",
      "**VLG: int_vp_gen.v Copyed Done**\n",
      "**VLG: FD16CE.v Generated Done**\n",
      "**VLG: M8_1E.v Generated Done**\n",
      "**VLG: FD4CE.v Generated Done**\n",
      "**VLG: D3_8E.v Generated Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: f1d10.v Generated Done**\n",
      "**VLG: f1d16.v Generated Done**\n",
      "**VLG: sel16.v Generated Done**\n",
      "**VLG: d0000h_16.v Generated Done**\n",
      "**VLG: fd4e.v Generated Done**\n",
      "**VLG: m8_1e16b.v Generated Done**\n",
      "**VLG: fd3e.v Generated Done**\n",
      "**VLG: gamma_ctemp_fp.v Generated Done**\n",
      "**VLG: fd30.v Copyed Done**\n",
      "**VLG: dcm_rst_mpc.v Copyed Done**\n",
      "**VLG: csum_err_det.v Copyed Done**\n",
      "**VLG: buf16b.v Generated Done**\n",
      "**VLG: brightness_mpc.v Copyed Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: video_process_fp.v Generated Done**\n",
      "**VLG: Drv_IF.v Copyed Done**\n",
      "**VLG: RCV_SPIFLSH_32TOP.v Copyed Done**\n",
      "**VLG: RCV_RGIN_CG.v Copyed Done**\n",
      "**VLG: RCV_MAS_SLV_TOP.v Copyed Done**\n",
      "**VLG: RCV_LED_DRV_CT.v Copyed Done**\n",
      "**VLG: RCV_INIT_CT.v Copyed Done**\n",
      "**VLG: RCV_FMM_SDRAM_TOP_CP.v Copyed Done**\n",
      "**VLG: RCV_FIX_VLU.v Copyed Done**\n",
      "**VLG: RCV_ERROR_MON.v Copyed Done**\n",
      "**VLG: RCV_CNTREG.v Copyed Done**\n",
      "**VLG: MCU_UART_TOP.v Copyed Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: led_ctrl_a.v Generated Done**\n",
      "**VLG: FD8CE.v Generated Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: fd8.v Generated Done**\n",
      "**VLG: sel8.v Generated Done**\n",
      "**VLG: rx_ctrld.v Generated Done**\n",
      "**VLG: rgmii_tx.v Generated Done**\n",
      "**VLG: tx_process.v Generated Done**\n",
      "**VLG: tx_rcv.v Generated Done**\n",
      "**VLG: rgmii_rx.v Generated Done**\n",
      "**VLG: input_rcv.v Generated Done**\n",
      "**VLG: clk_gen.v Generated Done**\n",
      "**VLG: FD16CE.v Generated Done**\n",
      "**VLG: M8_1E.v Generated Done**\n",
      "**VLG: FD4CE.v Generated Done**\n",
      "**VLG: D3_8E.v Generated Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: f1d10.v Generated Done**\n",
      "**VLG: f1d16.v Generated Done**\n",
      "**VLG: sel16.v Generated Done**\n",
      "**VLG: d0000h_16.v Generated Done**\n",
      "**VLG: fd4e.v Generated Done**\n",
      "**VLG: m8_1e16b.v Generated Done**\n",
      "**VLG: fd3e.v Generated Done**\n",
      "**VLG: gamma_ctemp_fp.v Generated Done**\n",
      "**VLG: fd1e.v Generated Done**\n",
      "**VLG: m4_mult_xt2p5_a.v Generated Done**\n",
      "**VLG: buf16b.v Generated Done**\n",
      "**VLG: brt_ctrl_fp.v Generated Done**\n",
      "**VLG: FD16CE.v Generated Done**\n",
      "**VLG: FD8CE.v Generated Done**\n",
      "**VLG: M8_1E.v Generated Done**\n",
      "**VLG: FD4CE.v Generated Done**\n",
      "**VLG: D3_8E.v Generated Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: clk_gen.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: f1d10.v Generated Done**\n",
      "**VLG: f1d16.v Generated Done**\n",
      "**VLG: sel16.v Generated Done**\n",
      "**VLG: d0000h_16.v Generated Done**\n",
      "**VLG: fd4e.v Generated Done**\n",
      "**VLG: m8_1e16b.v Generated Done**\n",
      "**VLG: fd3e.v Generated Done**\n",
      "**VLG: gamma_ctemp_fp.v Generated Done**\n",
      "**VLG: fd1e.v Generated Done**\n",
      "**VLG: m4_mult_xt2p5_a.v Generated Done**\n",
      "**VLG: buf16b.v Generated Done**\n",
      "**VLG: brt_ctrl_fp.v Generated Done**\n",
      "**VLG: fd8.v Generated Done**\n",
      "**VLG: sel8.v Generated Done**\n",
      "**VLG: rx_ctrld.v Generated Done**\n",
      "**VLG: rgmii_tx.v Generated Done**\n",
      "**VLG: tx_process.v Generated Done**\n",
      "**VLG: tx_rcv.v Generated Done**\n",
      "**VLG: rgmii_rx.v Generated Done**\n",
      "**VLG: input_rcv.v Generated Done**\n",
      "**VLG: led_ctrl_a.v Generated Done**\n",
      "**VLG: video_process_fp.v Generated Done**\n",
      "**VLG: rcv.v Generated Done**\n",
      "*Status: Done - Leaves: 200*\n",
      "IP Generating.....\n",
      " ..Processing:  XSPx72M8WE\n",
      "  ..Done..  \n",
      " ..Processing:  dist_32x16m\n",
      "  ..Done..  \n",
      " ..Processing:  signed_mult_18x18\n",
      "  ..Done..  \n",
      " ..Processing:  sdp_bram_a8b_d8b\n",
      "  ..Done..  \n",
      " ..Processing:  sdp_bram_a10b_d30b\n",
      "  ..Done..  \n",
      " ..Processing:  sdp_bram_a10b_d16b\n",
      "  ..Done..  \n",
      " ..Processing:  XSP9x512WE\n",
      "  ..Done..  \n",
      " ..Processing:  XSP32x1024M4WE\n",
      "  ..Done..  \n",
      " ..Processing:  gamma30_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma28_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma25_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma24_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma22_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma20_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma18_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  gamma10_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  pad_num_edge_rom_mpc\n",
      "  ..Done..  \n",
      " ..Processing:  pad_num_rom_fp\n",
      "  ..Done..  \n",
      "*Status: Done - IPs: 18/18*\n",
      "IP Substituting.....\n",
      "Processed: 200/200\n",
      "Error Case: []\n",
      "*Status: Done - IPs: 18/18*\n"
     ]
    }
   ],
   "source": [
    "xip_fps, leaf_paths, dst_ips_info, dst_bad, pmv_book = xprj_reborn(src_path,dst_path,vlg_update=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 128,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[{'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_4',\n",
       "  'C0': 'TXC_CLK',\n",
       "  'C1': 'XLXN_6',\n",
       "  'D0': 'CLK_OE',\n",
       "  'D1': 'XLXN_3',\n",
       "  'R': 'XLXN_3',\n",
       "  'S': 'XLXN_3',\n",
       "  'Q': 'TXC'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_11',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_12',\n",
       "  'D0': 'TXD_IN[0]',\n",
       "  'D1': 'TXD_IN[4]',\n",
       "  'R': 'XLXN_10',\n",
       "  'S': 'XLXN_10',\n",
       "  'Q': 'TXD[0]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_24',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_22',\n",
       "  'D0': 'TXD_IN[1]',\n",
       "  'D1': 'TXD_IN[5]',\n",
       "  'R': 'XLXN_25',\n",
       "  'S': 'XLXN_25',\n",
       "  'Q': 'TXD[1]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_31',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_29',\n",
       "  'D0': 'TXD_IN[2]',\n",
       "  'D1': 'TXD_IN[6]',\n",
       "  'R': 'XLXN_32',\n",
       "  'S': 'XLXN_32',\n",
       "  'Q': 'TXD[2]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_38',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_36',\n",
       "  'D0': 'TXD_IN[3]',\n",
       "  'D1': 'TXD_IN[7]',\n",
       "  'R': 'XLXN_39',\n",
       "  'S': 'XLXN_39',\n",
       "  'Q': 'TXD[3]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_198',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_196',\n",
       "  'D0': 'TX_EN',\n",
       "  'D1': 'XLXN_208',\n",
       "  'R': 'XLXN_199',\n",
       "  'S': 'XLXN_199',\n",
       "  'Q': 'TX_CTL'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_4',\n",
       "  'C0': 'TXC_CLK',\n",
       "  'C1': 'XLXN_6',\n",
       "  'D0': 'CLK_OE',\n",
       "  'D1': 'XLXN_3',\n",
       "  'R': 'XLXN_3',\n",
       "  'S': 'XLXN_3',\n",
       "  'Q': 'TXC'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_11',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_12',\n",
       "  'D0': 'TXD_IN[0]',\n",
       "  'D1': 'TXD_IN[4]',\n",
       "  'R': 'XLXN_10',\n",
       "  'S': 'XLXN_10',\n",
       "  'Q': 'TXD[0]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_24',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_22',\n",
       "  'D0': 'TXD_IN[1]',\n",
       "  'D1': 'TXD_IN[5]',\n",
       "  'R': 'XLXN_25',\n",
       "  'S': 'XLXN_25',\n",
       "  'Q': 'TXD[1]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_31',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_29',\n",
       "  'D0': 'TXD_IN[2]',\n",
       "  'D1': 'TXD_IN[6]',\n",
       "  'R': 'XLXN_32',\n",
       "  'S': 'XLXN_32',\n",
       "  'Q': 'TXD[2]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_38',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_36',\n",
       "  'D0': 'TXD_IN[3]',\n",
       "  'D1': 'TXD_IN[7]',\n",
       "  'R': 'XLXN_39',\n",
       "  'S': 'XLXN_39',\n",
       "  'Q': 'TXD[3]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_198',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_196',\n",
       "  'D0': 'TX_EN',\n",
       "  'D1': 'XLXN_208',\n",
       "  'R': 'XLXN_199',\n",
       "  'S': 'XLXN_199',\n",
       "  'Q': 'TX_CTL'},\n",
       " {'pmv': 'PLL_BASE',\n",
       "  'BANDWIDTH': '\"OPTIMIZED\"',\n",
       "  'CLK_FEEDBACK': '\"CLKFBOUT\"',\n",
       "  'COMPENSATION': '\"SYSTEM_SYNCHRONOUS\"',\n",
       "  'DIVCLK_DIVIDE': '1',\n",
       "  'CLKFBOUT_MULT': '40',\n",
       "  'CLKFBOUT_PHASE': '0.000',\n",
       "  'CLKOUT0_DIVIDE': '8',\n",
       "  'CLKOUT0_PHASE': '0.000',\n",
       "  'CLKOUT0_DUTY_CYCLE': '0.500',\n",
       "  'CLKOUT1_DIVIDE': '8',\n",
       "  'CLKOUT1_PHASE': '90.000',\n",
       "  'CLKOUT1_DUTY_CYCLE': '0.500',\n",
       "  'CLKOUT2_DIVIDE': '16',\n",
       "  'CLKOUT2_PHASE': '0.000',\n",
       "  'CLKOUT2_DUTY_CYCLE': '0.500',\n",
       "  'CLKOUT3_DIVIDE': '31',\n",
       "  'CLKOUT3_PHASE': '0.000',\n",
       "  'CLKOUT3_DUTY_CYCLE': '0.500',\n",
       "  'CLKIN_PERIOD': '40.0',\n",
       "  'REF_JITTER': '0.010',\n",
       "  'CLKFBOUT': 'clkfbout',\n",
       "  'CLKOUT0': 'clkout0',\n",
       "  'CLKOUT1': 'clkout1',\n",
       "  'CLKOUT2': 'clkout2',\n",
       "  'CLKOUT3': 'clkout3',\n",
       "  'CLKOUT4': 'clkout4_unused',\n",
       "  'CLKOUT5': 'clkout5_unused',\n",
       "  'LOCKED': 'LOCKED',\n",
       "  'RST': 'RESET',\n",
       "  'CLKFBIN': 'CLKFB_IN',\n",
       "  'CLKIN': 'clkin1'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_4',\n",
       "  'C0': 'TXC_CLK',\n",
       "  'C1': 'XLXN_6',\n",
       "  'D0': 'CLK_OE',\n",
       "  'D1': 'XLXN_3',\n",
       "  'R': 'XLXN_3',\n",
       "  'S': 'XLXN_3',\n",
       "  'Q': 'TXC'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_11',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_12',\n",
       "  'D0': 'TXD_IN[0]',\n",
       "  'D1': 'TXD_IN[4]',\n",
       "  'R': 'XLXN_10',\n",
       "  'S': 'XLXN_10',\n",
       "  'Q': 'TXD[0]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_24',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_22',\n",
       "  'D0': 'TXD_IN[1]',\n",
       "  'D1': 'TXD_IN[5]',\n",
       "  'R': 'XLXN_25',\n",
       "  'S': 'XLXN_25',\n",
       "  'Q': 'TXD[1]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_31',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_29',\n",
       "  'D0': 'TXD_IN[2]',\n",
       "  'D1': 'TXD_IN[6]',\n",
       "  'R': 'XLXN_32',\n",
       "  'S': 'XLXN_32',\n",
       "  'Q': 'TXD[2]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_38',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_36',\n",
       "  'D0': 'TXD_IN[3]',\n",
       "  'D1': 'TXD_IN[7]',\n",
       "  'R': 'XLXN_39',\n",
       "  'S': 'XLXN_39',\n",
       "  'Q': 'TXD[3]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_198',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_196',\n",
       "  'D0': 'TX_EN',\n",
       "  'D1': 'XLXN_208',\n",
       "  'R': 'XLXN_199',\n",
       "  'S': 'XLXN_199',\n",
       "  'Q': 'TX_CTL'},\n",
       " {'pmv': 'IODELAY2',\n",
       "  'DELAY_SRC': '\"IDATAIN\"), .DATA_RATE(\"DDR\"',\n",
       "  'COUNTER_WRAPAROUND': '\"STAY_AT_LIMIT\"), .IDELAY_TYPE(\"FIXED\"',\n",
       "  'IDELAY2_VALUE': '0), .IDELAY_MODE(\"NORMAL\"), .IDELAY_VALUE(0',\n",
       "  'ODELAY_VALUE': '0), .SERDES_MODE(\"NONE\"), .SIM_TAPDELAY_VALUE(75) ',\n",
       "  'CAL': 'XLXN_171',\n",
       "  'CE': 'XLXN_171',\n",
       "  'CLK': 'XLXN_171',\n",
       "  'IDATAIN': 'RXD[0]',\n",
       "  'INC': 'XLXN_171',\n",
       "  'IOCLK0': 'XLXN_171',\n",
       "  'IOCLK1': 'XLXN_171',\n",
       "  'ODATAIN': 'XLXN_171',\n",
       "  'RST': 'XLXN_171',\n",
       "  'T': 'XLXN_172',\n",
       "  'BUSY': '), .DATAOUT(XLXN_151',\n",
       "  'DATAOUT2': '), .DOUT(',\n",
       "  'TOUT': ''},\n",
       " {'pmv': 'IODELAY2',\n",
       "  'DELAY_SRC': '\"IDATAIN\"), .DATA_RATE(\"DDR\"',\n",
       "  'COUNTER_WRAPAROUND': '\"STAY_AT_LIMIT\"), .IDELAY_TYPE(\"FIXED\"',\n",
       "  'IDELAY2_VALUE': '0), .IDELAY_MODE(\"NORMAL\"), .IDELAY_VALUE(0',\n",
       "  'ODELAY_VALUE': '0), .SERDES_MODE(\"NONE\"), .SIM_TAPDELAY_VALUE(75) ',\n",
       "  'CAL': 'XLXN_169',\n",
       "  'CE': 'XLXN_169',\n",
       "  'CLK': 'XLXN_169',\n",
       "  'IDATAIN': 'RXD[1]',\n",
       "  'INC': 'XLXN_169',\n",
       "  'IOCLK0': 'XLXN_169',\n",
       "  'IOCLK1': 'XLXN_169',\n",
       "  'ODATAIN': 'XLXN_169',\n",
       "  'RST': 'XLXN_169',\n",
       "  'T': 'XLXN_170',\n",
       "  'BUSY': '), .DATAOUT(XLXN_152',\n",
       "  'DATAOUT2': '), .DOUT(',\n",
       "  'TOUT': ''},\n",
       " {'pmv': 'IODELAY2',\n",
       "  'DELAY_SRC': '\"IDATAIN\"), .DATA_RATE(\"DDR\"',\n",
       "  'COUNTER_WRAPAROUND': '\"STAY_AT_LIMIT\"), .IDELAY_TYPE(\"FIXED\"',\n",
       "  'IDELAY2_VALUE': '0), .IDELAY_MODE(\"NORMAL\"), .IDELAY_VALUE(0',\n",
       "  'ODELAY_VALUE': '0), .SERDES_MODE(\"NONE\"), .SIM_TAPDELAY_VALUE(75) ',\n",
       "  'CAL': 'XLXN_167',\n",
       "  'CE': 'XLXN_167',\n",
       "  'CLK': 'XLXN_167',\n",
       "  'IDATAIN': 'RXD[2]',\n",
       "  'INC': 'XLXN_167',\n",
       "  'IOCLK0': 'XLXN_167',\n",
       "  'IOCLK1': 'XLXN_167',\n",
       "  'ODATAIN': 'XLXN_167',\n",
       "  'RST': 'XLXN_167',\n",
       "  'T': 'XLXN_168',\n",
       "  'BUSY': '), .DATAOUT(XLXN_153',\n",
       "  'DATAOUT2': '), .DOUT(',\n",
       "  'TOUT': ''},\n",
       " {'pmv': 'IODELAY2',\n",
       "  'DELAY_SRC': '\"IDATAIN\"), .DATA_RATE(\"DDR\"',\n",
       "  'COUNTER_WRAPAROUND': '\"STAY_AT_LIMIT\"), .IDELAY_TYPE(\"FIXED\"',\n",
       "  'IDELAY2_VALUE': '0), .IDELAY_MODE(\"NORMAL\"), .IDELAY_VALUE(0',\n",
       "  'ODELAY_VALUE': '0), .SERDES_MODE(\"NONE\"), .SIM_TAPDELAY_VALUE(75) ',\n",
       "  'CAL': 'XLXN_165',\n",
       "  'CE': 'XLXN_165',\n",
       "  'CLK': 'XLXN_165',\n",
       "  'IDATAIN': 'RXD[3]',\n",
       "  'INC': 'XLXN_165',\n",
       "  'IOCLK0': 'XLXN_165',\n",
       "  'IOCLK1': 'XLXN_165',\n",
       "  'ODATAIN': 'XLXN_165',\n",
       "  'RST': 'XLXN_165',\n",
       "  'T': 'XLXN_166',\n",
       "  'BUSY': '), .DATAOUT(XLXN_154',\n",
       "  'DATAOUT2': '), .DOUT(',\n",
       "  'TOUT': ''},\n",
       " {'pmv': 'IODELAY2',\n",
       "  'DELAY_SRC': '\"IDATAIN\"), .DATA_RATE(\"DDR\"',\n",
       "  'COUNTER_WRAPAROUND': '\"STAY_AT_LIMIT\"), .IDELAY_TYPE(\"FIXED\"',\n",
       "  'IDELAY2_VALUE': '0), .IDELAY_MODE(\"NORMAL\"), .IDELAY_VALUE(0',\n",
       "  'ODELAY_VALUE': '0), .SERDES_MODE(\"NONE\"), .SIM_TAPDELAY_VALUE(75) ',\n",
       "  'CAL': 'XLXN_163',\n",
       "  'CE': 'XLXN_163',\n",
       "  'CLK': 'XLXN_163',\n",
       "  'IDATAIN': 'RX_DV',\n",
       "  'INC': 'XLXN_163',\n",
       "  'IOCLK0': 'XLXN_163',\n",
       "  'IOCLK1': 'XLXN_163',\n",
       "  'ODATAIN': 'XLXN_163',\n",
       "  'RST': 'XLXN_163',\n",
       "  'T': 'XLXN_164',\n",
       "  'BUSY': '), .DATAOUT(XLXN_155',\n",
       "  'DATAOUT2': '), .DOUT(',\n",
       "  'TOUT': ''},\n",
       " {'pmv': 'IDDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .INIT_Q0(1\\'b0), .INIT_Q1(1\\'b0',\n",
       "  'SRTYPE': '\"SYNC\") ) XLXI_1 (.CE(XLXN_3',\n",
       "  'C0': 'RX_CLK',\n",
       "  'C1': 'XLXN_4',\n",
       "  'D': 'XLXN_151',\n",
       "  'R': 'XLXN_2',\n",
       "  'S': 'XLXN_2',\n",
       "  'Q0': 'XLXN_177',\n",
       "  'Q1': 'RXDQ[4]'},\n",
       " {'pmv': 'IDDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .INIT_Q0(1\\'b0), .INIT_Q1(1\\'b0',\n",
       "  'SRTYPE': '\"SYNC\") ) XLXI_5 (.CE(XLXN_11',\n",
       "  'C0': 'RX_CLK',\n",
       "  'C1': 'XLXN_12',\n",
       "  'D': 'XLXN_152',\n",
       "  'R': 'XLXN_10',\n",
       "  'S': 'XLXN_10',\n",
       "  'Q0': 'XLXN_178',\n",
       "  'Q1': 'RXDQ[5]'},\n",
       " {'pmv': 'IDDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .INIT_Q0(1\\'b0), .INIT_Q1(1\\'b0',\n",
       "  'SRTYPE': '\"SYNC\") ) XLXI_9 (.CE(XLXN_18',\n",
       "  'C0': 'RX_CLK',\n",
       "  'C1': 'XLXN_19',\n",
       "  'D': 'XLXN_153',\n",
       "  'R': 'XLXN_17',\n",
       "  'S': 'XLXN_17',\n",
       "  'Q0': 'XLXN_179',\n",
       "  'Q1': 'RXDQ[6]'},\n",
       " {'pmv': 'IDDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .INIT_Q0(1\\'b0), .INIT_Q1(1\\'b0',\n",
       "  'SRTYPE': '\"SYNC\") ) XLXI_13 (.CE(XLXN_25',\n",
       "  'C0': 'RX_CLK',\n",
       "  'C1': 'XLXN_26',\n",
       "  'D': 'XLXN_154',\n",
       "  'R': 'XLXN_24',\n",
       "  'S': 'XLXN_24',\n",
       "  'Q0': 'XLXN_180',\n",
       "  'Q1': 'RXDQ[7]'},\n",
       " {'pmv': 'IDDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .INIT_Q0(1\\'b0), .INIT_Q1(1\\'b0',\n",
       "  'SRTYPE': '\"SYNC\") ) XLXI_17 (.CE(XLXN_32',\n",
       "  'C0': 'RX_CLK',\n",
       "  'C1': 'XLXN_33',\n",
       "  'D': 'XLXN_155',\n",
       "  'R': 'XLXN_31',\n",
       "  'S': 'XLXN_31',\n",
       "  'Q0': 'XLXN_181',\n",
       "  'Q1': 'XLXN_42'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_4',\n",
       "  'C0': 'TXC_CLK',\n",
       "  'C1': 'XLXN_6',\n",
       "  'D0': 'CLK_OE',\n",
       "  'D1': 'XLXN_3',\n",
       "  'R': 'XLXN_3',\n",
       "  'S': 'XLXN_3',\n",
       "  'Q': 'TXC'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_11',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_12',\n",
       "  'D0': 'TXD_IN[0]',\n",
       "  'D1': 'TXD_IN[4]',\n",
       "  'R': 'XLXN_10',\n",
       "  'S': 'XLXN_10',\n",
       "  'Q': 'TXD[0]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_24',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_22',\n",
       "  'D0': 'TXD_IN[1]',\n",
       "  'D1': 'TXD_IN[5]',\n",
       "  'R': 'XLXN_25',\n",
       "  'S': 'XLXN_25',\n",
       "  'Q': 'TXD[1]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_31',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_29',\n",
       "  'D0': 'TXD_IN[2]',\n",
       "  'D1': 'TXD_IN[6]',\n",
       "  'R': 'XLXN_32',\n",
       "  'S': 'XLXN_32',\n",
       "  'Q': 'TXD[2]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_38',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_36',\n",
       "  'D0': 'TXD_IN[3]',\n",
       "  'D1': 'TXD_IN[7]',\n",
       "  'R': 'XLXN_39',\n",
       "  'S': 'XLXN_39',\n",
       "  'Q': 'TXD[3]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_198',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_196',\n",
       "  'D0': 'TX_EN',\n",
       "  'D1': 'XLXN_208',\n",
       "  'R': 'XLXN_199',\n",
       "  'S': 'XLXN_199',\n",
       "  'Q': 'TX_CTL'},\n",
       " {'pmv': 'IODELAY2',\n",
       "  'DELAY_SRC': '\"IDATAIN\"), .DATA_RATE(\"DDR\"',\n",
       "  'COUNTER_WRAPAROUND': '\"STAY_AT_LIMIT\"), .IDELAY_TYPE(\"FIXED\"',\n",
       "  'IDELAY2_VALUE': '0), .IDELAY_MODE(\"NORMAL\"), .IDELAY_VALUE(0',\n",
       "  'ODELAY_VALUE': '0), .SERDES_MODE(\"NONE\"), .SIM_TAPDELAY_VALUE(75) ',\n",
       "  'CAL': 'XLXN_171',\n",
       "  'CE': 'XLXN_171',\n",
       "  'CLK': 'XLXN_171',\n",
       "  'IDATAIN': 'RXD[0]',\n",
       "  'INC': 'XLXN_171',\n",
       "  'IOCLK0': 'XLXN_171',\n",
       "  'IOCLK1': 'XLXN_171',\n",
       "  'ODATAIN': 'XLXN_171',\n",
       "  'RST': 'XLXN_171',\n",
       "  'T': 'XLXN_172',\n",
       "  'BUSY': '), .DATAOUT(XLXN_151',\n",
       "  'DATAOUT2': '), .DOUT(',\n",
       "  'TOUT': ''},\n",
       " {'pmv': 'IODELAY2',\n",
       "  'DELAY_SRC': '\"IDATAIN\"), .DATA_RATE(\"DDR\"',\n",
       "  'COUNTER_WRAPAROUND': '\"STAY_AT_LIMIT\"), .IDELAY_TYPE(\"FIXED\"',\n",
       "  'IDELAY2_VALUE': '0), .IDELAY_MODE(\"NORMAL\"), .IDELAY_VALUE(0',\n",
       "  'ODELAY_VALUE': '0), .SERDES_MODE(\"NONE\"), .SIM_TAPDELAY_VALUE(75) ',\n",
       "  'CAL': 'XLXN_169',\n",
       "  'CE': 'XLXN_169',\n",
       "  'CLK': 'XLXN_169',\n",
       "  'IDATAIN': 'RXD[1]',\n",
       "  'INC': 'XLXN_169',\n",
       "  'IOCLK0': 'XLXN_169',\n",
       "  'IOCLK1': 'XLXN_169',\n",
       "  'ODATAIN': 'XLXN_169',\n",
       "  'RST': 'XLXN_169',\n",
       "  'T': 'XLXN_170',\n",
       "  'BUSY': '), .DATAOUT(XLXN_152',\n",
       "  'DATAOUT2': '), .DOUT(',\n",
       "  'TOUT': ''},\n",
       " {'pmv': 'IODELAY2',\n",
       "  'DELAY_SRC': '\"IDATAIN\"), .DATA_RATE(\"DDR\"',\n",
       "  'COUNTER_WRAPAROUND': '\"STAY_AT_LIMIT\"), .IDELAY_TYPE(\"FIXED\"',\n",
       "  'IDELAY2_VALUE': '0), .IDELAY_MODE(\"NORMAL\"), .IDELAY_VALUE(0',\n",
       "  'ODELAY_VALUE': '0), .SERDES_MODE(\"NONE\"), .SIM_TAPDELAY_VALUE(75) ',\n",
       "  'CAL': 'XLXN_167',\n",
       "  'CE': 'XLXN_167',\n",
       "  'CLK': 'XLXN_167',\n",
       "  'IDATAIN': 'RXD[2]',\n",
       "  'INC': 'XLXN_167',\n",
       "  'IOCLK0': 'XLXN_167',\n",
       "  'IOCLK1': 'XLXN_167',\n",
       "  'ODATAIN': 'XLXN_167',\n",
       "  'RST': 'XLXN_167',\n",
       "  'T': 'XLXN_168',\n",
       "  'BUSY': '), .DATAOUT(XLXN_153',\n",
       "  'DATAOUT2': '), .DOUT(',\n",
       "  'TOUT': ''},\n",
       " {'pmv': 'IODELAY2',\n",
       "  'DELAY_SRC': '\"IDATAIN\"), .DATA_RATE(\"DDR\"',\n",
       "  'COUNTER_WRAPAROUND': '\"STAY_AT_LIMIT\"), .IDELAY_TYPE(\"FIXED\"',\n",
       "  'IDELAY2_VALUE': '0), .IDELAY_MODE(\"NORMAL\"), .IDELAY_VALUE(0',\n",
       "  'ODELAY_VALUE': '0), .SERDES_MODE(\"NONE\"), .SIM_TAPDELAY_VALUE(75) ',\n",
       "  'CAL': 'XLXN_165',\n",
       "  'CE': 'XLXN_165',\n",
       "  'CLK': 'XLXN_165',\n",
       "  'IDATAIN': 'RXD[3]',\n",
       "  'INC': 'XLXN_165',\n",
       "  'IOCLK0': 'XLXN_165',\n",
       "  'IOCLK1': 'XLXN_165',\n",
       "  'ODATAIN': 'XLXN_165',\n",
       "  'RST': 'XLXN_165',\n",
       "  'T': 'XLXN_166',\n",
       "  'BUSY': '), .DATAOUT(XLXN_154',\n",
       "  'DATAOUT2': '), .DOUT(',\n",
       "  'TOUT': ''},\n",
       " {'pmv': 'IODELAY2',\n",
       "  'DELAY_SRC': '\"IDATAIN\"), .DATA_RATE(\"DDR\"',\n",
       "  'COUNTER_WRAPAROUND': '\"STAY_AT_LIMIT\"), .IDELAY_TYPE(\"FIXED\"',\n",
       "  'IDELAY2_VALUE': '0), .IDELAY_MODE(\"NORMAL\"), .IDELAY_VALUE(0',\n",
       "  'ODELAY_VALUE': '0), .SERDES_MODE(\"NONE\"), .SIM_TAPDELAY_VALUE(75) ',\n",
       "  'CAL': 'XLXN_163',\n",
       "  'CE': 'XLXN_163',\n",
       "  'CLK': 'XLXN_163',\n",
       "  'IDATAIN': 'RX_DV',\n",
       "  'INC': 'XLXN_163',\n",
       "  'IOCLK0': 'XLXN_163',\n",
       "  'IOCLK1': 'XLXN_163',\n",
       "  'ODATAIN': 'XLXN_163',\n",
       "  'RST': 'XLXN_163',\n",
       "  'T': 'XLXN_164',\n",
       "  'BUSY': '), .DATAOUT(XLXN_155',\n",
       "  'DATAOUT2': '), .DOUT(',\n",
       "  'TOUT': ''},\n",
       " {'pmv': 'IDDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .INIT_Q0(1\\'b0), .INIT_Q1(1\\'b0',\n",
       "  'SRTYPE': '\"SYNC\") ) XLXI_1 (.CE(XLXN_3',\n",
       "  'C0': 'RX_CLK',\n",
       "  'C1': 'XLXN_4',\n",
       "  'D': 'XLXN_151',\n",
       "  'R': 'XLXN_2',\n",
       "  'S': 'XLXN_2',\n",
       "  'Q0': 'XLXN_177',\n",
       "  'Q1': 'RXDQ[4]'},\n",
       " {'pmv': 'IDDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .INIT_Q0(1\\'b0), .INIT_Q1(1\\'b0',\n",
       "  'SRTYPE': '\"SYNC\") ) XLXI_5 (.CE(XLXN_11',\n",
       "  'C0': 'RX_CLK',\n",
       "  'C1': 'XLXN_12',\n",
       "  'D': 'XLXN_152',\n",
       "  'R': 'XLXN_10',\n",
       "  'S': 'XLXN_10',\n",
       "  'Q0': 'XLXN_178',\n",
       "  'Q1': 'RXDQ[5]'},\n",
       " {'pmv': 'IDDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .INIT_Q0(1\\'b0), .INIT_Q1(1\\'b0',\n",
       "  'SRTYPE': '\"SYNC\") ) XLXI_9 (.CE(XLXN_18',\n",
       "  'C0': 'RX_CLK',\n",
       "  'C1': 'XLXN_19',\n",
       "  'D': 'XLXN_153',\n",
       "  'R': 'XLXN_17',\n",
       "  'S': 'XLXN_17',\n",
       "  'Q0': 'XLXN_179',\n",
       "  'Q1': 'RXDQ[6]'},\n",
       " {'pmv': 'IDDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .INIT_Q0(1\\'b0), .INIT_Q1(1\\'b0',\n",
       "  'SRTYPE': '\"SYNC\") ) XLXI_13 (.CE(XLXN_25',\n",
       "  'C0': 'RX_CLK',\n",
       "  'C1': 'XLXN_26',\n",
       "  'D': 'XLXN_154',\n",
       "  'R': 'XLXN_24',\n",
       "  'S': 'XLXN_24',\n",
       "  'Q0': 'XLXN_180',\n",
       "  'Q1': 'RXDQ[7]'},\n",
       " {'pmv': 'IDDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .INIT_Q0(1\\'b0), .INIT_Q1(1\\'b0',\n",
       "  'SRTYPE': '\"SYNC\") ) XLXI_17 (.CE(XLXN_32',\n",
       "  'C0': 'RX_CLK',\n",
       "  'C1': 'XLXN_33',\n",
       "  'D': 'XLXN_155',\n",
       "  'R': 'XLXN_31',\n",
       "  'S': 'XLXN_31',\n",
       "  'Q0': 'XLXN_181',\n",
       "  'Q1': 'XLXN_42'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'INIT': '1\\'b0), .SRTYPE(\"SYNC\"), .DDR_ALIGNMENT(\"NONE\") ',\n",
       "  'CE': 'XLXN_8',\n",
       "  'C0': 'CLK25M_DUMMY',\n",
       "  'C1': 'XLXN_14',\n",
       "  'D0': 'XLXN_8',\n",
       "  'D1': 'XLXN_7',\n",
       "  'R': 'XLXN_7',\n",
       "  'S': 'XLXN_7',\n",
       "  'Q': 'PA_CLK25M'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'INIT': '1\\'b0), .SRTYPE(\"SYNC\"), .DDR_ALIGNMENT(\"NONE\") ',\n",
       "  'CE': 'XLXN_19',\n",
       "  'C0': 'CLK25M_DUMMY',\n",
       "  'C1': 'XLXN_20',\n",
       "  'D0': 'XLXN_19',\n",
       "  'D1': 'XLXN_18',\n",
       "  'R': 'XLXN_18',\n",
       "  'S': 'XLXN_18',\n",
       "  'Q': 'PB_CLK25M'},\n",
       " {'pmv': 'DCM_CLKGEN',\n",
       "  'SPREAD_SPECTRUM': '\"CENTER_LOW_SPREAD\"), .CLKIN_PERIOD(8.0',\n",
       "  'CLKFX_MULTIPLY': '2), .CLKFX_DIVIDE(3), .CLKFXDV_DIVIDE(4',\n",
       "  'CLKFX_MD_MAX': '0.000), .STARTUP_WAIT(\"FALSE\") ',\n",
       "  'CLKIN': 'CLK125M_DUMMY',\n",
       "  'FREEZEDCM': 'XLXN_335',\n",
       "  'PROGCLK': 'XLXN_335',\n",
       "  'PROGDATA': 'XLXN_335',\n",
       "  'PROGEN': 'XLXN_335',\n",
       "  'RST': 'XLXN_333',\n",
       "  'CLKFX': 'XLXN_339',\n",
       "  'CLKFXDV': '), .CLKFX180(',\n",
       "  'LOCKED': '), .PROGDONE(XLXN_336',\n",
       "  'STATUS': ''},\n",
       " {'pmv': 'ODDR2',\n",
       "  'INIT': '1\\'b0), .SRTYPE(\"SYNC\"), .DDR_ALIGNMENT(\"NONE\") ',\n",
       "  'CE': 'XLXN_341',\n",
       "  'C0': 'XLXN_339',\n",
       "  'C1': 'XLXN_342',\n",
       "  'D0': 'XLXN_341',\n",
       "  'D1': 'XLXN_340',\n",
       "  'R': 'XLXN_340',\n",
       "  'S': 'XLXN_340',\n",
       "  'Q': 'SPRECKOT'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'INIT': '1\\'b0), .SRTYPE(\"SYNC\"), .DDR_ALIGNMENT(\"NONE\") ',\n",
       "  'CE': 'XLXN_8',\n",
       "  'C0': 'CLK25M_DUMMY',\n",
       "  'C1': 'XLXN_14',\n",
       "  'D0': 'XLXN_8',\n",
       "  'D1': 'XLXN_7',\n",
       "  'R': 'XLXN_7',\n",
       "  'S': 'XLXN_7',\n",
       "  'Q': 'PA_CLK25M'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'INIT': '1\\'b0), .SRTYPE(\"SYNC\"), .DDR_ALIGNMENT(\"NONE\") ',\n",
       "  'CE': 'XLXN_19',\n",
       "  'C0': 'CLK25M_DUMMY',\n",
       "  'C1': 'XLXN_20',\n",
       "  'D0': 'XLXN_19',\n",
       "  'D1': 'XLXN_18',\n",
       "  'R': 'XLXN_18',\n",
       "  'S': 'XLXN_18',\n",
       "  'Q': 'PB_CLK25M'},\n",
       " {'pmv': 'DCM_CLKGEN',\n",
       "  'SPREAD_SPECTRUM': '\"CENTER_LOW_SPREAD\"), .CLKIN_PERIOD(8.0',\n",
       "  'CLKFX_MULTIPLY': '2), .CLKFX_DIVIDE(3), .CLKFXDV_DIVIDE(4',\n",
       "  'CLKFX_MD_MAX': '0.000), .STARTUP_WAIT(\"FALSE\") ',\n",
       "  'CLKIN': 'CLK125M_DUMMY',\n",
       "  'FREEZEDCM': 'XLXN_335',\n",
       "  'PROGCLK': 'XLXN_335',\n",
       "  'PROGDATA': 'XLXN_335',\n",
       "  'PROGEN': 'XLXN_335',\n",
       "  'RST': 'XLXN_333',\n",
       "  'CLKFX': 'XLXN_339',\n",
       "  'CLKFXDV': '), .CLKFX180(',\n",
       "  'LOCKED': '), .PROGDONE(XLXN_336',\n",
       "  'STATUS': ''},\n",
       " {'pmv': 'ODDR2',\n",
       "  'INIT': '1\\'b0), .SRTYPE(\"SYNC\"), .DDR_ALIGNMENT(\"NONE\") ',\n",
       "  'CE': 'XLXN_341',\n",
       "  'C0': 'XLXN_339',\n",
       "  'C1': 'XLXN_342',\n",
       "  'D0': 'XLXN_341',\n",
       "  'D1': 'XLXN_340',\n",
       "  'R': 'XLXN_340',\n",
       "  'S': 'XLXN_340',\n",
       "  'Q': 'SPRECKOT'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_4',\n",
       "  'C0': 'TXC_CLK',\n",
       "  'C1': 'XLXN_6',\n",
       "  'D0': 'CLK_OE',\n",
       "  'D1': 'XLXN_3',\n",
       "  'R': 'XLXN_3',\n",
       "  'S': 'XLXN_3',\n",
       "  'Q': 'TXC'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_11',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_12',\n",
       "  'D0': 'TXD_IN[0]',\n",
       "  'D1': 'TXD_IN[4]',\n",
       "  'R': 'XLXN_10',\n",
       "  'S': 'XLXN_10',\n",
       "  'Q': 'TXD[0]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_24',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_22',\n",
       "  'D0': 'TXD_IN[1]',\n",
       "  'D1': 'TXD_IN[5]',\n",
       "  'R': 'XLXN_25',\n",
       "  'S': 'XLXN_25',\n",
       "  'Q': 'TXD[1]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_31',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_29',\n",
       "  'D0': 'TXD_IN[2]',\n",
       "  'D1': 'TXD_IN[6]',\n",
       "  'R': 'XLXN_32',\n",
       "  'S': 'XLXN_32',\n",
       "  'Q': 'TXD[2]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_38',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_36',\n",
       "  'D0': 'TXD_IN[3]',\n",
       "  'D1': 'TXD_IN[7]',\n",
       "  'R': 'XLXN_39',\n",
       "  'S': 'XLXN_39',\n",
       "  'Q': 'TXD[3]'},\n",
       " {'pmv': 'ODDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       "  'CE': 'XLXN_198',\n",
       "  'C0': 'CLK',\n",
       "  'C1': 'XLXN_196',\n",
       "  'D0': 'TX_EN',\n",
       "  'D1': 'XLXN_208',\n",
       "  'R': 'XLXN_199',\n",
       "  'S': 'XLXN_199',\n",
       "  'Q': 'TX_CTL'},\n",
       " {'pmv': 'IODELAY2',\n",
       "  'DELAY_SRC': '\"IDATAIN\"), .DATA_RATE(\"DDR\"',\n",
       "  'COUNTER_WRAPAROUND': '\"STAY_AT_LIMIT\"), .IDELAY_TYPE(\"FIXED\"',\n",
       "  'IDELAY2_VALUE': '0), .IDELAY_MODE(\"NORMAL\"), .IDELAY_VALUE(0',\n",
       "  'ODELAY_VALUE': '0), .SERDES_MODE(\"NONE\"), .SIM_TAPDELAY_VALUE(75) ',\n",
       "  'CAL': 'XLXN_171',\n",
       "  'CE': 'XLXN_171',\n",
       "  'CLK': 'XLXN_171',\n",
       "  'IDATAIN': 'RXD[0]',\n",
       "  'INC': 'XLXN_171',\n",
       "  'IOCLK0': 'XLXN_171',\n",
       "  'IOCLK1': 'XLXN_171',\n",
       "  'ODATAIN': 'XLXN_171',\n",
       "  'RST': 'XLXN_171',\n",
       "  'T': 'XLXN_172',\n",
       "  'BUSY': '), .DATAOUT(XLXN_151',\n",
       "  'DATAOUT2': '), .DOUT(',\n",
       "  'TOUT': ''},\n",
       " {'pmv': 'IODELAY2',\n",
       "  'DELAY_SRC': '\"IDATAIN\"), .DATA_RATE(\"DDR\"',\n",
       "  'COUNTER_WRAPAROUND': '\"STAY_AT_LIMIT\"), .IDELAY_TYPE(\"FIXED\"',\n",
       "  'IDELAY2_VALUE': '0), .IDELAY_MODE(\"NORMAL\"), .IDELAY_VALUE(0',\n",
       "  'ODELAY_VALUE': '0), .SERDES_MODE(\"NONE\"), .SIM_TAPDELAY_VALUE(75) ',\n",
       "  'CAL': 'XLXN_169',\n",
       "  'CE': 'XLXN_169',\n",
       "  'CLK': 'XLXN_169',\n",
       "  'IDATAIN': 'RXD[1]',\n",
       "  'INC': 'XLXN_169',\n",
       "  'IOCLK0': 'XLXN_169',\n",
       "  'IOCLK1': 'XLXN_169',\n",
       "  'ODATAIN': 'XLXN_169',\n",
       "  'RST': 'XLXN_169',\n",
       "  'T': 'XLXN_170',\n",
       "  'BUSY': '), .DATAOUT(XLXN_152',\n",
       "  'DATAOUT2': '), .DOUT(',\n",
       "  'TOUT': ''},\n",
       " {'pmv': 'IODELAY2',\n",
       "  'DELAY_SRC': '\"IDATAIN\"), .DATA_RATE(\"DDR\"',\n",
       "  'COUNTER_WRAPAROUND': '\"STAY_AT_LIMIT\"), .IDELAY_TYPE(\"FIXED\"',\n",
       "  'IDELAY2_VALUE': '0), .IDELAY_MODE(\"NORMAL\"), .IDELAY_VALUE(0',\n",
       "  'ODELAY_VALUE': '0), .SERDES_MODE(\"NONE\"), .SIM_TAPDELAY_VALUE(75) ',\n",
       "  'CAL': 'XLXN_167',\n",
       "  'CE': 'XLXN_167',\n",
       "  'CLK': 'XLXN_167',\n",
       "  'IDATAIN': 'RXD[2]',\n",
       "  'INC': 'XLXN_167',\n",
       "  'IOCLK0': 'XLXN_167',\n",
       "  'IOCLK1': 'XLXN_167',\n",
       "  'ODATAIN': 'XLXN_167',\n",
       "  'RST': 'XLXN_167',\n",
       "  'T': 'XLXN_168',\n",
       "  'BUSY': '), .DATAOUT(XLXN_153',\n",
       "  'DATAOUT2': '), .DOUT(',\n",
       "  'TOUT': ''},\n",
       " {'pmv': 'IODELAY2',\n",
       "  'DELAY_SRC': '\"IDATAIN\"), .DATA_RATE(\"DDR\"',\n",
       "  'COUNTER_WRAPAROUND': '\"STAY_AT_LIMIT\"), .IDELAY_TYPE(\"FIXED\"',\n",
       "  'IDELAY2_VALUE': '0), .IDELAY_MODE(\"NORMAL\"), .IDELAY_VALUE(0',\n",
       "  'ODELAY_VALUE': '0), .SERDES_MODE(\"NONE\"), .SIM_TAPDELAY_VALUE(75) ',\n",
       "  'CAL': 'XLXN_165',\n",
       "  'CE': 'XLXN_165',\n",
       "  'CLK': 'XLXN_165',\n",
       "  'IDATAIN': 'RXD[3]',\n",
       "  'INC': 'XLXN_165',\n",
       "  'IOCLK0': 'XLXN_165',\n",
       "  'IOCLK1': 'XLXN_165',\n",
       "  'ODATAIN': 'XLXN_165',\n",
       "  'RST': 'XLXN_165',\n",
       "  'T': 'XLXN_166',\n",
       "  'BUSY': '), .DATAOUT(XLXN_154',\n",
       "  'DATAOUT2': '), .DOUT(',\n",
       "  'TOUT': ''},\n",
       " {'pmv': 'IODELAY2',\n",
       "  'DELAY_SRC': '\"IDATAIN\"), .DATA_RATE(\"DDR\"',\n",
       "  'COUNTER_WRAPAROUND': '\"STAY_AT_LIMIT\"), .IDELAY_TYPE(\"FIXED\"',\n",
       "  'IDELAY2_VALUE': '0), .IDELAY_MODE(\"NORMAL\"), .IDELAY_VALUE(0',\n",
       "  'ODELAY_VALUE': '0), .SERDES_MODE(\"NONE\"), .SIM_TAPDELAY_VALUE(75) ',\n",
       "  'CAL': 'XLXN_163',\n",
       "  'CE': 'XLXN_163',\n",
       "  'CLK': 'XLXN_163',\n",
       "  'IDATAIN': 'RX_DV',\n",
       "  'INC': 'XLXN_163',\n",
       "  'IOCLK0': 'XLXN_163',\n",
       "  'IOCLK1': 'XLXN_163',\n",
       "  'ODATAIN': 'XLXN_163',\n",
       "  'RST': 'XLXN_163',\n",
       "  'T': 'XLXN_164',\n",
       "  'BUSY': '), .DATAOUT(XLXN_155',\n",
       "  'DATAOUT2': '), .DOUT(',\n",
       "  'TOUT': ''},\n",
       " {'pmv': 'IDDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .INIT_Q0(1\\'b0), .INIT_Q1(1\\'b0',\n",
       "  'SRTYPE': '\"SYNC\") ) XLXI_1 (.CE(XLXN_3',\n",
       "  'C0': 'RX_CLK',\n",
       "  'C1': 'XLXN_4',\n",
       "  'D': 'XLXN_151',\n",
       "  'R': 'XLXN_2',\n",
       "  'S': 'XLXN_2',\n",
       "  'Q0': 'XLXN_177',\n",
       "  'Q1': 'RXDQ[4]'},\n",
       " {'pmv': 'IDDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .INIT_Q0(1\\'b0), .INIT_Q1(1\\'b0',\n",
       "  'SRTYPE': '\"SYNC\") ) XLXI_5 (.CE(XLXN_11',\n",
       "  'C0': 'RX_CLK',\n",
       "  'C1': 'XLXN_12',\n",
       "  'D': 'XLXN_152',\n",
       "  'R': 'XLXN_10',\n",
       "  'S': 'XLXN_10',\n",
       "  'Q0': 'XLXN_178',\n",
       "  'Q1': 'RXDQ[5]'},\n",
       " {'pmv': 'IDDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .INIT_Q0(1\\'b0), .INIT_Q1(1\\'b0',\n",
       "  'SRTYPE': '\"SYNC\") ) XLXI_9 (.CE(XLXN_18',\n",
       "  'C0': 'RX_CLK',\n",
       "  'C1': 'XLXN_19',\n",
       "  'D': 'XLXN_153',\n",
       "  'R': 'XLXN_17',\n",
       "  'S': 'XLXN_17',\n",
       "  'Q0': 'XLXN_179',\n",
       "  'Q1': 'RXDQ[6]'},\n",
       " {'pmv': 'IDDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .INIT_Q0(1\\'b0), .INIT_Q1(1\\'b0',\n",
       "  'SRTYPE': '\"SYNC\") ) XLXI_13 (.CE(XLXN_25',\n",
       "  'C0': 'RX_CLK',\n",
       "  'C1': 'XLXN_26',\n",
       "  'D': 'XLXN_154',\n",
       "  'R': 'XLXN_24',\n",
       "  'S': 'XLXN_24',\n",
       "  'Q0': 'XLXN_180',\n",
       "  'Q1': 'RXDQ[7]'},\n",
       " {'pmv': 'IDDR2',\n",
       "  'DDR_ALIGNMENT': '\"C0\"), .INIT_Q0(1\\'b0), .INIT_Q1(1\\'b0',\n",
       "  'SRTYPE': '\"SYNC\") ) XLXI_17 (.CE(XLXN_32',\n",
       "  'C0': 'RX_CLK',\n",
       "  'C1': 'XLXN_33',\n",
       "  'D': 'XLXN_155',\n",
       "  'R': 'XLXN_31',\n",
       "  'S': 'XLXN_31',\n",
       "  'Q0': 'XLXN_181',\n",
       "  'Q1': 'XLXN_42'}]"
      ]
     },
     "execution_count": 128,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "pmv_book"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 129,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "69"
      ]
     },
     "execution_count": 129,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(pmv_book)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 130,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'pmv': 'ODDR2',\n",
       " 'DDR_ALIGNMENT': '\"C0\"), .SRTYPE(\"ASYNC\"), .INIT(1\\'b0) ',\n",
       " 'CE': 'XLXN_4',\n",
       " 'C0': 'TXC_CLK',\n",
       " 'C1': 'XLXN_6',\n",
       " 'D0': 'CLK_OE',\n",
       " 'D1': 'XLXN_3',\n",
       " 'R': 'XLXN_3',\n",
       " 'S': 'XLXN_3',\n",
       " 'Q': 'TXC'}"
      ]
     },
     "execution_count": 130,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "pmv_book[0]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 133,
   "metadata": {},
   "outputs": [],
   "source": [
    "pmvs_gold = set()\n",
    "for p in pmv_book:\n",
    "    pmvs_gold.add(p['pmv'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 134,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'DCM_CLKGEN', 'IDDR2', 'IODELAY2', 'ODDR2', 'PLL_BASE'}"
      ]
     },
     "execution_count": 134,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "pmvs_gold"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 174,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "XISE:  e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/rcv.xise\n",
      "PRJ: e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/rcv.prj - Real: True\n",
      "Leaves Generating.....\n",
      "**VLG: tx_test.v Copyed Done**\n",
      "**VLG: sens_crc.v Copyed Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: sel8.v Generated Done**\n",
      "**VLG: rtn_mux_b.v Copyed Done**\n",
      "**VLG: rgmii_tx.v Generated Done**\n",
      "**VLG: FD8CE.v Generated Done**\n",
      "**VLG: fd8.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: ctrl_data_plus.v Copyed Done**\n",
      "**VLG: FD8CE.v Generated Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: rgmii_tx.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: fd8.v Generated Done**\n",
      "**VLG: sel8.v Generated Done**\n",
      "**VLG: tx_process.v Generated Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: sel16.v Generated Done**\n",
      "**VLG: MRCV_PLL.v Copyed Done**\n",
      "**VLG: MIN_CPNL_RDCNT.v Copyed Done**\n",
      "**VLG: MIN_CPDT_BUF.v Copyed Done**\n",
      "**VLG: MIN_BRTC_BF.v Copyed Done**\n",
      "**VLG: MCU_UART_IF.v Copyed Done**\n",
      "**VLG: GOE_SYNC_RSTN.v Copyed Done**\n",
      "**VLG: FRMM_SDABIT.v Copyed Done**\n",
      "**VLG: FRMM_MENCT.v Copyed Done**\n",
      "**VLG: DR8W16_32W4R.v Copyed Done**\n",
      "**VLG: D32W2_8W64R.v Copyed Done**\n",
      "**VLG: D32IN_8BOUT_BUF.v Copyed Done**\n",
      "**VLG: CRC32_ETHER.v Copyed Done**\n",
      "**VLG: CLOCK_CONVERT_BUF.v Copyed Done**\n",
      "**VLG: pac_stp_gen.v Copyed Done**\n",
      "**VLG: ovp_gen_a.v Copyed Done**\n",
      "**VLG: M8_1E.v Generated Done**\n",
      "**VLG: m8_1e16b.v Generated Done**\n",
      "**VLG: m4_postmult_xt2p5_a.v Copyed Done**\n",
      "**VLG: freeze_ctrl_a.v Copyed Done**\n",
      "**VLG: FD4CE.v Generated Done**\n",
      "**VLG: fd4e.v Generated Done**\n",
      "**VLG: fd3e.v Generated Done**\n",
      "**VLG: fd1e.v Generated Done**\n",
      "**VLG: FD16CE.v Generated Done**\n",
      "**VLG: f1d16.v Generated Done**\n",
      "**VLG: FD4CE.v Generated Done**\n",
      "**VLG: f1d10.v Generated Done**\n",
      "**VLG: d0000h_16.v Generated Done**\n",
      "**VLG: ctrld_reg_a.v Copyed Done**\n",
      "**VLG: ctemp_multi_mpc.v Copyed Done**\n",
      "**VLG: const_0_16b.v Copyed Done**\n",
      "**VLG: cb11rea.v Copyed Done**\n",
      "**VLG: adc_sensor_ctrl_fp.v Copyed Done**\n",
      "**VLG: video_input_fp_a.v Copyed Done**\n",
      "**VLG: version_disp_xt.v Copyed Done**\n",
      "**VLG: FD8CE.v Generated Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: sel8.v Generated Done**\n",
      "**VLG: rgmii_tx.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: fd8.v Generated Done**\n",
      "**VLG: tx_process.v Generated Done**\n",
      "**VLG: tx_rcv.v Generated Done**\n",
      "**VLG: test_pat_gen_fp_b.v Copyed Done**\n",
      "**VLG: Drv_SOUT.v Copyed Done**\n",
      "**VLG: Drv_RAM.v Copyed Done**\n",
      "**VLG: Drv_CFG_REG.v Copyed Done**\n",
      "**VLG: sel16en.v Copyed Done**\n",
      "**VLG: rx_det_c.v Copyed Done**\n",
      "**VLG: FD8CE.v Generated Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: fd8.v Generated Done**\n",
      "**VLG: sel8.v Generated Done**\n",
      "**VLG: rx_ctrld.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: rgmii_rx.v Generated Done**\n",
      "**VLG: return_backup_det.v Copyed Done**\n",
      "**VLG: RCV_SPIFLASH_IF.v Copyed Done**\n",
      "**VLG: RCV_RDT_CLK_CNV.v Copyed Done**\n",
      "**VLG: RCV_PLL_RST_CNT.v Copyed Done**\n",
      "**VLG: RCV_PLL_COVER.v Copyed Done**\n",
      "**VLG: RCV_MAS_SLV_SW.v Copyed Done**\n",
      "**VLG: RCV_GAINSEL.v Copyed Done**\n",
      "**VLG: RCV_FLSH_SECWR32M.v Copyed Done**\n",
      "**VLG: RCV_FLSH_PRACNT32M.v Copyed Done**\n",
      "**VLG: RCV_FLSH_MODCNT.v Copyed Done**\n",
      "**VLG: RCV_FLSH_CALDTCNT.v Copyed Done**\n",
      "**VLG: MIN_CPNL_RDTOP.v Copyed Done**\n",
      "**VLG: MCU_URX_CMD.v Copyed Done**\n",
      "**VLG: MCU_UART_MODCNT.v Copyed Done**\n",
      "**VLG: MCU_UART_CALDTCNT.v Copyed Done**\n",
      "**VLG: MCU_UART_BYTE.v Copyed Done**\n",
      "**VLG: FMEM_SDRAM_BKCNT.v Copyed Done**\n",
      "**VLG: FMEM_BWCNT32M.v Copyed Done**\n",
      "**VLG: BRIGH_GAIN_CALC.v Copyed Done**\n",
      "**VLG: port_check_signal_sel.v Copyed Done**\n",
      "**VLG: pnl_adrs_gen_fp_a.v Copyed Done**\n",
      "**VLG: fd1e.v Generated Done**\n",
      "**VLG: m4_mult_xt2p5_a.v Generated Done**\n",
      "**VLG: link_on_in_filter.v Copyed Done**\n",
      "**VLG: line_memory_fp_a.v Copyed Done**\n",
      "**VLG: led_blink_brt.v Copyed Done**\n",
      "**VLG: in_video_mux.v Copyed Done**\n",
      "**VLG: int_vp_gen.v Copyed Done**\n",
      "**VLG: FD16CE.v Generated Done**\n",
      "**VLG: M8_1E.v Generated Done**\n",
      "**VLG: FD4CE.v Generated Done**\n",
      "**VLG: D3_8E.v Generated Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: f1d10.v Generated Done**\n",
      "**VLG: f1d16.v Generated Done**\n",
      "**VLG: sel16.v Generated Done**\n",
      "**VLG: d0000h_16.v Generated Done**\n",
      "**VLG: fd4e.v Generated Done**\n",
      "**VLG: m8_1e16b.v Generated Done**\n",
      "**VLG: fd3e.v Generated Done**\n",
      "**VLG: gamma_ctemp_fp.v Generated Done**\n",
      "**VLG: fd30.v Copyed Done**\n",
      "**VLG: dcm_rst_mpc.v Copyed Done**\n",
      "**VLG: csum_err_det.v Copyed Done**\n",
      "**VLG: buf16b.v Generated Done**\n",
      "**VLG: brightness_mpc.v Copyed Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: video_process_fp.v Generated Done**\n",
      "**VLG: Drv_IF.v Copyed Done**\n",
      "**VLG: RCV_SPIFLSH_32TOP.v Copyed Done**\n",
      "**VLG: RCV_RGIN_CG.v Copyed Done**\n",
      "**VLG: RCV_MAS_SLV_TOP.v Copyed Done**\n",
      "**VLG: RCV_LED_DRV_CT.v Copyed Done**\n",
      "**VLG: RCV_INIT_CT.v Copyed Done**\n",
      "**VLG: RCV_FMM_SDRAM_TOP_CP.v Copyed Done**\n",
      "**VLG: RCV_FIX_VLU.v Copyed Done**\n",
      "**VLG: RCV_ERROR_MON.v Copyed Done**\n",
      "**VLG: RCV_CNTREG.v Copyed Done**\n",
      "**VLG: MCU_UART_TOP.v Copyed Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: led_ctrl_a.v Generated Done**\n",
      "**VLG: FD8CE.v Generated Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: fd8.v Generated Done**\n",
      "**VLG: sel8.v Generated Done**\n",
      "**VLG: rx_ctrld.v Generated Done**\n",
      "**VLG: rgmii_tx.v Generated Done**\n",
      "**VLG: tx_process.v Generated Done**\n",
      "**VLG: tx_rcv.v Generated Done**\n",
      "**VLG: rgmii_rx.v Generated Done**\n",
      "**VLG: input_rcv.v Generated Done**\n",
      "**VLG: clk_gen.v Generated Done**\n",
      "**VLG: FD16CE.v Generated Done**\n",
      "**VLG: M8_1E.v Generated Done**\n",
      "**VLG: FD4CE.v Generated Done**\n",
      "**VLG: D3_8E.v Generated Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: f1d10.v Generated Done**\n",
      "**VLG: f1d16.v Generated Done**\n",
      "**VLG: sel16.v Generated Done**\n",
      "**VLG: d0000h_16.v Generated Done**\n",
      "**VLG: fd4e.v Generated Done**\n",
      "**VLG: m8_1e16b.v Generated Done**\n",
      "**VLG: fd3e.v Generated Done**\n",
      "**VLG: gamma_ctemp_fp.v Generated Done**\n",
      "**VLG: fd1e.v Generated Done**\n",
      "**VLG: m4_mult_xt2p5_a.v Generated Done**\n",
      "**VLG: buf16b.v Generated Done**\n",
      "**VLG: brt_ctrl_fp.v Generated Done**\n",
      "**VLG: FD16CE.v Generated Done**\n",
      "**VLG: FD8CE.v Generated Done**\n",
      "**VLG: M8_1E.v Generated Done**\n",
      "**VLG: FD4CE.v Generated Done**\n",
      "**VLG: D3_8E.v Generated Done**\n",
      "**VLG: M2_1.v Generated Done**\n",
      "**VLG: clk_gen.v Generated Done**\n",
      "**VLG: fd1.v Generated Done**\n",
      "**VLG: f1d10.v Generated Done**\n",
      "**VLG: f1d16.v Generated Done**\n",
      "**VLG: sel16.v Generated Done**\n",
      "**VLG: d0000h_16.v Generated Done**\n",
      "**VLG: fd4e.v Generated Done**\n",
      "**VLG: m8_1e16b.v Generated Done**\n",
      "**VLG: fd3e.v Generated Done**\n",
      "**VLG: gamma_ctemp_fp.v Generated Done**\n",
      "**VLG: fd1e.v Generated Done**\n",
      "**VLG: m4_mult_xt2p5_a.v Generated Done**\n",
      "**VLG: buf16b.v Generated Done**\n",
      "**VLG: brt_ctrl_fp.v Generated Done**\n",
      "**VLG: fd8.v Generated Done**\n",
      "**VLG: sel8.v Generated Done**\n",
      "**VLG: rx_ctrld.v Generated Done**\n",
      "**VLG: rgmii_tx.v Generated Done**\n",
      "**VLG: tx_process.v Generated Done**\n",
      "**VLG: tx_rcv.v Generated Done**\n",
      "**VLG: rgmii_rx.v Generated Done**\n",
      "**VLG: input_rcv.v Generated Done**\n",
      "**VLG: led_ctrl_a.v Generated Done**\n",
      "**VLG: video_process_fp.v Generated Done**\n",
      "**VLG: rcv.v Generated Done**\n",
      "*Status: Done - Leaves: 200*\n",
      "IP Generating.....\n",
      "Gowin Synthesis File: e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/impl\\gwsynthesis\\min_dual_rcv.prj\n",
      " ..Processing:  XSPx72M8WE\n",
      " ** XSPx72M8WE: Done **\n",
      "  ..Done..  \n",
      " ..Processing:  dist_32x16m\n",
      " ** dist_32x16m: Done **\n",
      "  ..Done..  \n",
      " ..Processing:  signed_mult_18x18\n",
      " ** signed_mult_18x18: Done **\n",
      "  ..Done..  \n",
      " ..Processing:  sdp_bram_a8b_d8b\n",
      " ** sdp_bram_a8b_d8b: Done **\n",
      "  ..Done..  \n",
      " ..Processing:  sdp_bram_a10b_d30b\n",
      " ** sdp_bram_a10b_d30b: Done **\n",
      "  ..Done..  \n",
      " ..Processing:  sdp_bram_a10b_d16b\n",
      " ** sdp_bram_a10b_d16b: Done **\n",
      "  ..Done..  \n",
      " ..Processing:  XSP9x512WE\n",
      " ** XSP9x512WE: Done **\n",
      "  ..Done..  \n",
      " ..Processing:  XSP32x1024M4WE\n",
      " ** XSP32x1024M4WE: Done **\n",
      "  ..Done..  \n",
      " ..Processing:  gamma30_rom_mpc\n",
      " ** gamma30_rom_mpc: Done **\n",
      "  ..Done..  \n",
      " ..Processing:  gamma28_rom_mpc\n",
      " ** gamma28_rom_mpc: Done **\n",
      "  ..Done..  \n",
      " ..Processing:  gamma25_rom_mpc\n",
      " ** gamma25_rom_mpc: Done **\n",
      "  ..Done..  \n",
      " ..Processing:  gamma24_rom_mpc\n",
      " ** gamma24_rom_mpc: Done **\n",
      "  ..Done..  \n",
      " ..Processing:  gamma22_rom_mpc\n",
      " ** gamma22_rom_mpc: Done **\n",
      "  ..Done..  \n",
      " ..Processing:  gamma20_rom_mpc\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " ** gamma20_rom_mpc: Done **\n",
      "  ..Done..  \n",
      " ..Processing:  gamma18_rom_mpc\n",
      " ** gamma18_rom_mpc: Done **\n",
      "  ..Done..  \n",
      " ..Processing:  gamma10_rom_mpc\n",
      " ** gamma10_rom_mpc: Done **\n",
      "  ..Done..  \n",
      " ..Processing:  pad_num_edge_rom_mpc\n",
      " ** pad_num_edge_rom_mpc: Done **\n",
      "  ..Done..  \n",
      " ..Processing:  pad_num_rom_fp\n",
      " ** pad_num_rom_fp: Done **\n",
      "  ..Done..  \n",
      "*Status: Done - IPs: 18/18*\n",
      "IP Substituting.....\n",
      "Processed: 195/200\n",
      "Error Case: ['e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/gamma_ctemp_fp.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/m4_mult_xt2p5_a.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/gamma_ctemp_fp.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/m4_mult_xt2p5_a.v', 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/video_process_fp.v']\n",
      "*Status: Done - IPs: 18/18*\n"
     ]
    }
   ],
   "source": [
    "xip_fps, leaf_paths, dst_ips_info, dst_bad, pmv_book = xprj_reborn(src_path,dst_path,vlg_update=True,ip_update=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 331,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'type': 'bram_sdp',\n",
       " 'fpath': 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/ip/XSPx72M8WE/XSPx72M8WE.v',\n",
       " 'io': {'1st': '    XSPx72M8WE',\n",
       "  'dout': '        .dout(dout_o), \\n',\n",
       "  'clka': '        .clka(clka_i), \\n',\n",
       "  'cea': '        .cea(cea_i), \\n',\n",
       "  'reseta': '        .reseta(reseta_i), \\n',\n",
       "  'clkb': '        .clkb(clkb_i), \\n',\n",
       "  'ceb': '        .ceb(ceb_i), \\n',\n",
       "  'resetb': '        .resetb(resetb_i), \\n',\n",
       "  'oce': '        .oce(oce_i), \\n',\n",
       "  'ada': '        .ada(ada_i), \\n',\n",
       "  'din': '        .din(din_i), \\n',\n",
       "  'adb': '        .adb(adb_i) \\n',\n",
       "  '-1l': '    );\\n'}}"
      ]
     },
     "execution_count": 331,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dst_ips_info['XSPx72M8WE']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 92,
   "metadata": {},
   "outputs": [],
   "source": [
    "#len(xip_fps),xip_fps"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 93,
   "metadata": {},
   "outputs": [],
   "source": [
    "#len(gw_ip_names),gw_ip_names"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 94,
   "metadata": {},
   "outputs": [],
   "source": [
    "#len(gw_ip_fpaths),gw_ip_fpaths"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 86,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "200"
      ]
     },
     "execution_count": 86,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(leaf_paths)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 96,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 96,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "'PLL_BASE' in get_dif_pmv()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 104,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "False"
      ]
     },
     "execution_count": 104,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "'BUFG' in get_dif_pmv()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 743,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 743,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "'FDCE' in get_dif_pmv()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 148,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'sdp_bram_a10b_d30b'"
      ]
     },
     "execution_count": 148,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "gw_ip_names[4]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 818,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "sdp_bram_a10b_d30b ;.+(sdp_bram_a10b_d30b\\s+.+?;) e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/video_input_fp_a.v\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "('e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/video_input_fp_a.v',\n",
       " 'sdp_bram_a10b_d30b  sdp_bram_a10b_d30b_0(\\n      .dina   (lm_din),   // 30bit\\n      .wea    (lm_we),    // 1bit\\n      .addra  (lm_wa),    // 10bit\\n      .clka   (clk),      // Write clock : clk\\n      .doutb  (lm_dout),  // 30bit\\n      .addrb  (lm_ra),    // 10bit\\n      .clkb   (oclk)      // Read clock : oclk\\n    );')"
      ]
     },
     "execution_count": 818,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "ip_fname_rtn(gw_ip_names[4], leaf_paths)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 158,
   "metadata": {},
   "outputs": [],
   "source": [
    "pure_path = 'E:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/mini_rcv/dual/Mini_rcv_CPNdual_C_All/pti_source/MRCV_PLL.v'\n",
    "#thief_fpath = 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/pti_source/MRCV_PLL.v'\n",
    "#thief_fpath, dat = ip_fname_rtn(gw_ip_names[4], leaf_paths)\n",
    "thief_fpath, dat = ip_fname_rtn(gw_ip_names[4], leaf_paths)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 91,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 91,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "thief_fpath in leaf_paths"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 125,
   "metadata": {},
   "outputs": [],
   "source": [
    "def rewrite_vlg(spath,dpath):\n",
    "    with open(spath,'r') as f:\n",
    "        data = f.read()\n",
    "        with open(dpath,'w') as ff:\n",
    "            ff.write(data)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 130,
   "metadata": {},
   "outputs": [],
   "source": [
    "rewrite_vlg(pure_path,thief_fpath)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "def read_strategy(path):\n",
    "    m0 = re.compile(r':(.+?)\".+?value\\s*=\\s*\"(.+?)\"',re.DOTALL) \n",
    "    #m0 = re.compile(r':(.+?)\".+?') \n",
    "    data = None\n",
    "    with open(path,'r') as f:\n",
    "        data = f.read()\n",
    "    #pairs = np.array(m0.findall(data))\n",
    "    pairs = m0.findall(data)\n",
    "    seqs = {entry: value for entry, value in pairs}\n",
    "    #return pairs    \n",
    "    return seqs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "def get_xds_paths(fdir):\n",
    "    fnames = os.listdir(fdir)\n",
    "    xds_fns = [fn for fn in fnames if fn.split('.')[-1] == 'xds']\n",
    "    xds_fps = [os.path.join(fdir,xds_fn) for xds_fn in xds_fns]\n",
    "    return xds_fps"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\currentprojectnavigatorsettingsct84.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\currentprojectnavigatorsettingsct93.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\mapextraeffortioreg.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\mapextraeffortioregct14.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\mapextraeffortioregct14_old.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\mapextraeffortioregct22.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\mapextraeffortioregct22_old.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\mapextraeffortioreg_old.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\maplogoptregdup.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\maplogoptregdup_old.xds']"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "get_xds_paths(dst_path)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "e0 = read_strategy(get_xds_paths(dst_path)[5])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'Placer Effort Level': 'High',\n",
       " 'Placer Extra Effort': 'Normal',\n",
       " 'Pack I/O Registers/Latches into IOBs': 'For Inputs and Outputs',\n",
       " 'Starting Placer Cost Table (1-100)': '22',\n",
       " 'Place &amp; Route Effort Level (Overall)': 'High',\n",
       " 'Extra Effort (Highest PAR level only)': 'Normal',\n",
       " 'Number of Paths in Error/Verbose Report': '3',\n",
       " 'Report Type': 'Verbose Report',\n",
       " 'Change Device Speed To': '-2',\n",
       " 'Report Paths by Endpoint': '3',\n",
       " 'Report Fastest Path(s) in Each Constraint': 'true'}"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "e0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "11"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(e0)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "import pandas as pd"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 288,
   "metadata": {},
   "outputs": [],
   "source": [
    "pd.DataFrame??"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def xplorer_show(fdir):\n",
    "    xp_fps = os.path.join(fdir,'smartxplorer.xml')\n",
    "    m0 = re.compile('')\n",
    "    xds_fps = find_xds(fdir)\n",
    "    xds_pairs = []\n",
    "    row_idx = None\n",
    "    col_idx = []\n",
    "    for i,xds_fp in enumerate(xds_fps):\n",
    "        stg = read_strategy(xds_fp)\n",
    "        col_idx.append()\n",
    "        if i == 0:\n",
    "            row_idx = list(stg[:,0])\n",
    "        xds_pairs.append(stg[:,1])\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "import xml.etree.cElementTree as xeT"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "xp_fps = os.path.join(dst_path,'smartxplorer_results/smartxplorer.xml')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [],
   "source": [
    "xp_dir = os.path.join(dst_path,'smartxplorer_results')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results/smartxplorer.xml'"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "xp_fps"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [],
   "source": [
    "xml_dat = None\n",
    "with open(xp_fps,'r') as f:\n",
    "    xml_dat = f.read()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "7609"
      ]
     },
     "execution_count": 20,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(xml_dat)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [],
   "source": [
    "def catch_MAP_COST(path):\n",
    "    m0 = re.compile(r'Starting Placer Cost Table \\(1-100\\)\" value=\"(.+?)\"') \n",
    "    #m0 = re.compile(r'Starting Placer Cost Table \\(1-100\\)\"') \n",
    "    #m0 = re.compile(r':(.+?)\".+?') \n",
    "    data = None\n",
    "    with open(path,'r') as f:\n",
    "        data = f.read()\n",
    "    #pairs = np.array(m0.findall(data))\n",
    "    cost = m0.findall(data)\n",
    "    #seqs = {entry: value for entry, value in pairs}\n",
    "    #return pairs    \n",
    "    return int(cost[0])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run1/maproutabilityparstandard1.xds'"
      ]
     },
     "execution_count": 26,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "xds_fps[0]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "ename": "IndexError",
     "evalue": "list index out of range",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mIndexError\u001b[0m                                Traceback (most recent call last)",
      "\u001b[1;32m<ipython-input-27-04fd6f24be27>\u001b[0m in \u001b[0;36m<module>\u001b[1;34m\u001b[0m\n\u001b[1;32m----> 1\u001b[1;33m \u001b[0mcatch_MAP_COST\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mxds_fps\u001b[0m\u001b[1;33m[\u001b[0m\u001b[1;36m0\u001b[0m\u001b[1;33m]\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m",
      "\u001b[1;32m<ipython-input-23-64376c3d80af>\u001b[0m in \u001b[0;36mcatch_MAP_COST\u001b[1;34m(path)\u001b[0m\n\u001b[0;32m     10\u001b[0m     \u001b[1;31m#seqs = {entry: value for entry, value in pairs}\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m     11\u001b[0m     \u001b[1;31m#return pairs\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m---> 12\u001b[1;33m     \u001b[1;32mreturn\u001b[0m \u001b[0mint\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mcost\u001b[0m\u001b[1;33m[\u001b[0m\u001b[1;36m0\u001b[0m\u001b[1;33m]\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m",
      "\u001b[1;31mIndexError\u001b[0m: list index out of range"
     ]
    }
   ],
   "source": [
    "catch_MAP_COST(xds_fps[0])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [],
   "source": [
    "from matplotlib import pyplot as plt\n",
    "from matplotlib import figure as fig"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 351,
   "metadata": {},
   "outputs": [],
   "source": [
    "#def mod_fast_iter(context, func, *args, **kwargs):\n",
    "#    for event,elm in context:\n",
    "#        #if event == 'end':\n",
    "#        if elm.tag == 'programStatus':\n",
    "#            if elm.text == 'Running':\n",
    "#                running = True\n",
    "#            else:\n",
    "#                running = False\n",
    "#            #print(elm.text)\n",
    "#        if elm.tag == 'strategy':\n",
    "#            strategy.append(elm)\n",
    "#        elif elm.tag == 'xdsFile':\n",
    "#            xdsFiles.append(elm.text.strip())\n",
    "#        elif elm.tag == 'runIndex':\n",
    "#            runidxs.append(elm.text.strip())\n",
    "#        elif elm.tag == 'status':\n",
    "#            status.append(elm.text.strip()) \n",
    "#        elif elm.tag == 'timingScore':\n",
    "#            timingS.append(elm.text.strip())\n",
    "#        elif elm.tag == 'WorstCaseSlack':\n",
    "#            worstCaseSlack.append(elm.text.strip())\n",
    "#        elif elm.tag == 'Luts':\n",
    "#            luts.append(elm.text.strip())\n",
    "#        elif elm.tag == 'SliceRegisters':\n",
    "#            sliceRegisters.append(elm.text.strip())\n",
    "#        elif elm.tag == 'runTime':\n",
    "#            runTime.append(elm.text.strip())\n",
    "#        #print(elm.tag)\n",
    "#        elm.clear()\n",
    "#    #break \n",
    "#        for ancestor in elm.xpath('ancestor-or-self::*'):\n",
    "#            while ancestor.getprevious() is not None:\n",
    "#                del ancestor.getparent()[0]\n",
    "#    del context\n",
    "#\n",
    "#def func(elem):\n",
    "#    content = '' if not elem.text else elem.text.strip()\n",
    "#    if content:\n",
    "#        ancestors = elem.xpath('ancestor-or-self::*')\n",
    "#        print ('%s=%s' % ('.'.join([_.tag for _ in ancestors]), content))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "xeT.i"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['Routing', 'Routing'] [1231659, 241684]\n"
     ]
    },
    {
     "ename": "IndexError",
     "evalue": "list index out of range",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mIndexError\u001b[0m                                Traceback (most recent call last)",
      "\u001b[1;32m<ipython-input-25-90f7ea544135>\u001b[0m in \u001b[0;36m<module>\u001b[1;34m\u001b[0m\n\u001b[0;32m     75\u001b[0m \u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m     76\u001b[0m \u001b[1;32mfor\u001b[0m \u001b[0mxds_fp\u001b[0m \u001b[1;32min\u001b[0m \u001b[0mxds_fps\u001b[0m\u001b[1;33m:\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m---> 77\u001b[1;33m     \u001b[0mmap_cost\u001b[0m\u001b[1;33m.\u001b[0m\u001b[0mappend\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mcatch_MAP_COST\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mxds_fp\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m\u001b[0;32m     78\u001b[0m \u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m     79\u001b[0m \u001b[0mtss_idxs\u001b[0m \u001b[1;33m=\u001b[0m \u001b[1;33m[\u001b[0m\u001b[0mx\u001b[0m\u001b[1;33m[\u001b[0m\u001b[1;36m0\u001b[0m\u001b[1;33m]\u001b[0m \u001b[1;32mfor\u001b[0m \u001b[0mx\u001b[0m \u001b[1;32min\u001b[0m \u001b[0msorted\u001b[0m\u001b[1;33m(\u001b[0m\u001b[1;33m[\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mi\u001b[0m\u001b[1;33m,\u001b[0m\u001b[0mtimingS\u001b[0m\u001b[1;33m[\u001b[0m\u001b[0mi\u001b[0m\u001b[1;33m]\u001b[0m\u001b[1;33m)\u001b[0m \u001b[1;32mfor\u001b[0m \u001b[0mi\u001b[0m \u001b[1;32min\u001b[0m \u001b[0mrange\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mlen\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mtimingS\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m]\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mkey\u001b[0m\u001b[1;33m=\u001b[0m\u001b[1;32mlambda\u001b[0m \u001b[0mx\u001b[0m\u001b[1;33m:\u001b[0m\u001b[0mx\u001b[0m\u001b[1;33m[\u001b[0m\u001b[1;36m1\u001b[0m\u001b[1;33m]\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mreverse\u001b[0m\u001b[1;33m=\u001b[0m\u001b[1;32mFalse\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m]\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n",
      "\u001b[1;32m<ipython-input-23-64376c3d80af>\u001b[0m in \u001b[0;36mcatch_MAP_COST\u001b[1;34m(path)\u001b[0m\n\u001b[0;32m     10\u001b[0m     \u001b[1;31m#seqs = {entry: value for entry, value in pairs}\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m     11\u001b[0m     \u001b[1;31m#return pairs\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m---> 12\u001b[1;33m     \u001b[1;32mreturn\u001b[0m \u001b[0mint\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mcost\u001b[0m\u001b[1;33m[\u001b[0m\u001b[1;36m0\u001b[0m\u001b[1;33m]\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m",
      "\u001b[1;31mIndexError\u001b[0m: list index out of range"
     ]
    }
   ],
   "source": [
    "strategy = []\n",
    "runidxs = []\n",
    "xdsFiles = []\n",
    "status = []\n",
    "timingS = []\n",
    "worstCaseSlack = []\n",
    "luts = []\n",
    "sliceRegisters = []\n",
    "runTime = []\n",
    "running = False\n",
    "\n",
    "col_idxs = ['MAP_Cost', 'Status', 'Runtime', 'TimingScore', 'WorstCaseSlack', 'Luts', 'SLRegisters']\n",
    "\n",
    "xds_rps = []\n",
    "xds_fps = []\n",
    "map_cost = []\n",
    "\n",
    "\n",
    "context = xeT.iterparse(open(xp_fps,'rb'))\n",
    "\n",
    "for event,elm in context:\n",
    "    #if event == 'end':\n",
    "    if elm.tag == 'programStatus':\n",
    "        if elm.text == 'Running':\n",
    "            running = True\n",
    "        else:\n",
    "            running = False\n",
    "        #print(elm.text)\n",
    "    if elm.tag == 'strategy':\n",
    "        strategy.append(elm)\n",
    "    elif elm.tag == 'xdsFile':\n",
    "        xdsFiles.append(elm.text.strip())\n",
    "    elif elm.tag == 'runIndex':\n",
    "        runidxs.append(elm.text.strip())\n",
    "    elif elm.tag == 'status':\n",
    "        status.append(elm.text.strip()) \n",
    "    elif elm.tag == 'timingScore':\n",
    "        timingS.append(elm.text.strip())\n",
    "    elif elm.tag == 'WorstCaseSlack':\n",
    "        worstCaseSlack.append(elm.text.strip())\n",
    "    elif elm.tag == 'Luts':\n",
    "        luts.append(elm.text.strip())\n",
    "    elif elm.tag == 'SliceRegisters':\n",
    "        sliceRegisters.append(elm.text.strip())\n",
    "    elif elm.tag == 'runTime':\n",
    "        runTime.append(elm.text.strip())\n",
    "    #print(elm.tag)\n",
    "    elm.clear()\n",
    "    #break \n",
    "\n",
    "del context\n",
    "    \n",
    "l = 0\n",
    "for i,d in enumerate(timingS): \n",
    "    l = i + 1\n",
    "    if d == 'None':\n",
    "        l = i\n",
    "        break\n",
    "\n",
    "runidxs = runidxs[:l]\n",
    "xdsFiles = xdsFiles[:l]\n",
    "status  = status[:l]\n",
    "timingS = [int(x) for x in timingS[:l]]\n",
    "worstCaseSlack = worstCaseSlack[:l]\n",
    "luts = luts[:l]\n",
    "sliceRegisters = sliceRegisters[:l]\n",
    "runTime = runTime[:l]\n",
    "\n",
    "print(status[:10],timingS[:10])\n",
    "\n",
    "xds_rps = [runidxs[i]+'/'+xdsFiles[i] for i in range(len(runidxs))]\n",
    "xds_fps = [os.path.join(xp_dir,xds_rp) for xds_rp in xds_rps]\n",
    "\n",
    "\n",
    "\n",
    "for xds_fp in xds_fps:\n",
    "    map_cost.append(catch_MAP_COST(xds_fp))\n",
    "\n",
    "tss_idxs = [x[0] for x in sorted([(i,timingS[i]) for i in range(len(timingS))], key=lambda x:x[1], reverse=False)]\n",
    "\n",
    "print(map_cost[:10],timingS[:10])\n",
    "\n",
    "fig_size = (20,30)\n",
    "plt.figure(figsize=fig_size)\n",
    "#fig1.plot([timingS[x] for x in tss_idxs], [map_cost[x] for x in tss_idxs],'r.')\n",
    "    #rt_data = np.concatenate()\n",
    "plt.xlim((0, 100))\n",
    "plt.ylim((0, 500))    \n",
    "plt.plot(map_cost,timingS,'r*')\n",
    "#plt.plot(timingS,'r*')\n",
    "#plt.plot([map_cost[x] for x in tss_idxs], [timingS[x] for x in tss_idxs], 'r.')\n",
    "    #rt_data = np.concatenate()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 315,
   "metadata": {},
   "outputs": [],
   "source": [
    "plt.figure?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 324,
   "metadata": {},
   "outputs": [],
   "source": [
    "plt.plot??"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 292,
   "metadata": {},
   "outputs": [],
   "source": [
    "rtd = np.array([map_cost,status,runTime,timingS,worstCaseSlack,luts,sliceRegisters])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 293,
   "metadata": {},
   "outputs": [],
   "source": [
    "x, y = rtd.shape"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 294,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(62, 7)"
      ]
     },
     "execution_count": 294,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "rtd.reshape((y,x)).shape"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 303,
   "metadata": {},
   "outputs": [],
   "source": [
    "%matplotlib inline"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 295,
   "metadata": {},
   "outputs": [],
   "source": [
    "sorted??"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 257,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{}"
      ]
     },
     "execution_count": 257,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "strategy[0].attrib"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 258,
   "metadata": {
    "collapsed": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['currentprojectnavigatorsettingsct1.xds',\n",
       " 'currentprojectnavigatorsettingsct2.xds',\n",
       " 'currentprojectnavigatorsettingsct3.xds',\n",
       " 'currentprojectnavigatorsettingsct4.xds',\n",
       " 'currentprojectnavigatorsettingsct5.xds',\n",
       " 'currentprojectnavigatorsettingsct6.xds',\n",
       " 'currentprojectnavigatorsettingsct7.xds',\n",
       " 'currentprojectnavigatorsettingsct8.xds',\n",
       " 'currentprojectnavigatorsettingsct9.xds',\n",
       " 'currentprojectnavigatorsettingsct10.xds',\n",
       " 'currentprojectnavigatorsettingsct11.xds',\n",
       " 'currentprojectnavigatorsettingsct12.xds',\n",
       " 'currentprojectnavigatorsettingsct13.xds',\n",
       " 'currentprojectnavigatorsettingsct14.xds',\n",
       " 'currentprojectnavigatorsettingsct15.xds',\n",
       " 'currentprojectnavigatorsettingsct16.xds',\n",
       " 'currentprojectnavigatorsettingsct17.xds',\n",
       " 'currentprojectnavigatorsettingsct18.xds',\n",
       " 'currentprojectnavigatorsettingsct19.xds',\n",
       " 'currentprojectnavigatorsettingsct20.xds',\n",
       " 'currentprojectnavigatorsettingsct21.xds',\n",
       " 'currentprojectnavigatorsettingsct22.xds',\n",
       " 'currentprojectnavigatorsettingsct23.xds',\n",
       " 'currentprojectnavigatorsettingsct24.xds',\n",
       " 'currentprojectnavigatorsettingsct25.xds',\n",
       " 'currentprojectnavigatorsettingsct26.xds',\n",
       " 'currentprojectnavigatorsettingsct27.xds',\n",
       " 'currentprojectnavigatorsettingsct28.xds',\n",
       " 'currentprojectnavigatorsettingsct29.xds',\n",
       " 'currentprojectnavigatorsettingsct30.xds',\n",
       " 'currentprojectnavigatorsettingsct31.xds',\n",
       " 'currentprojectnavigatorsettingsct32.xds',\n",
       " 'currentprojectnavigatorsettingsct33.xds',\n",
       " 'currentprojectnavigatorsettingsct34.xds',\n",
       " 'currentprojectnavigatorsettingsct35.xds',\n",
       " 'currentprojectnavigatorsettingsct36.xds',\n",
       " 'currentprojectnavigatorsettingsct37.xds',\n",
       " 'currentprojectnavigatorsettingsct38.xds',\n",
       " 'currentprojectnavigatorsettingsct39.xds',\n",
       " 'currentprojectnavigatorsettingsct40.xds',\n",
       " 'currentprojectnavigatorsettingsct41.xds',\n",
       " 'currentprojectnavigatorsettingsct42.xds',\n",
       " 'currentprojectnavigatorsettingsct43.xds',\n",
       " 'currentprojectnavigatorsettingsct44.xds',\n",
       " 'currentprojectnavigatorsettingsct45.xds',\n",
       " 'currentprojectnavigatorsettingsct46.xds']"
      ]
     },
     "execution_count": 258,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "xdsFiles"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 259,
   "metadata": {
    "collapsed": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['run1',\n",
       " 'run2',\n",
       " 'run3',\n",
       " 'run4',\n",
       " 'run5',\n",
       " 'run6',\n",
       " 'run7',\n",
       " 'run8',\n",
       " 'run9',\n",
       " 'run10',\n",
       " 'run11',\n",
       " 'run12',\n",
       " 'run13',\n",
       " 'run14',\n",
       " 'run15',\n",
       " 'run16',\n",
       " 'run17',\n",
       " 'run18',\n",
       " 'run19',\n",
       " 'run20',\n",
       " 'run21',\n",
       " 'run22',\n",
       " 'run23',\n",
       " 'run24',\n",
       " 'run25',\n",
       " 'run26',\n",
       " 'run27',\n",
       " 'run28',\n",
       " 'run29',\n",
       " 'run30',\n",
       " 'run31',\n",
       " 'run32',\n",
       " 'run33',\n",
       " 'run34',\n",
       " 'run35',\n",
       " 'run36',\n",
       " 'run37',\n",
       " 'run38',\n",
       " 'run39',\n",
       " 'run40',\n",
       " 'run41',\n",
       " 'run42',\n",
       " 'run43',\n",
       " 'run44',\n",
       " 'run45',\n",
       " 'run46']"
      ]
     },
     "execution_count": 259,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "runidxs"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 330,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['0h 46m 56s',\n",
       " '0h 49m 15s',\n",
       " '0h 41m 49s',\n",
       " '0h 45m 4s',\n",
       " '0h 45m 35s',\n",
       " '0h 45m 52s',\n",
       " '0h 35m 52s',\n",
       " '0h 42m 11s',\n",
       " '0h 42m 7s',\n",
       " '0h 40m 50s',\n",
       " '1h 1m 24s',\n",
       " '0h 46m 33s',\n",
       " '1h 16m 53s',\n",
       " '0h 34m 54s',\n",
       " '0h 40m 18s',\n",
       " '0h 38m 15s',\n",
       " '0h 59m 11s',\n",
       " '0h 42m 11s',\n",
       " '0h 34m 1s',\n",
       " '0h 52m 55s',\n",
       " '0h 46m 35s',\n",
       " '0h 30m 30s',\n",
       " '0h 49m 11s',\n",
       " '0h 33m 10s',\n",
       " '0h 38m 12s',\n",
       " '0h 34m 4s',\n",
       " '0h 33m 6s',\n",
       " '0h 39m 41s',\n",
       " '0h 44m 3s',\n",
       " '0h 51m 11s',\n",
       " '0h 30m 22s',\n",
       " '0h 41m 11s',\n",
       " '1h 36m 50s',\n",
       " '0h 35m 37s',\n",
       " '1h 28m 11s',\n",
       " '0h 38m 33s',\n",
       " '0h 36m 26s',\n",
       " '0h 41m 30s',\n",
       " '0h 30m 48s',\n",
       " '0h 31m 30s',\n",
       " '0h 52m 13s',\n",
       " '0h 41m 52s',\n",
       " '0h 35m 46s',\n",
       " '0h 53m 35s',\n",
       " '0h 44m 33s',\n",
       " '0h 48m 47s',\n",
       " '0h 46m 22s',\n",
       " '0h 54m 59s',\n",
       " '0h 37m 54s',\n",
       " '0h 30m 29s',\n",
       " '0h 45m 22s',\n",
       " '0h 38m 12s',\n",
       " '0h 33m 47s',\n",
       " '0h 33m 24s',\n",
       " '0h 40m 27s',\n",
       " '0h 46m 8s',\n",
       " '0h 51m 20s',\n",
       " '0h 37m 19s',\n",
       " '0h 31m 8s',\n",
       " '0h 37m 43s',\n",
       " '0h 57m 50s',\n",
       " '0h 52m 55s',\n",
       " '0h 33m 58s',\n",
       " '0h 45m 10s',\n",
       " '0h 46m 22s',\n",
       " '0h 34m 27s',\n",
       " '0h 36m 34s',\n",
       " '0h 35m 2s',\n",
       " '0h 49m 26s',\n",
       " '0h 43m 33s',\n",
       " '0h 38m 34s',\n",
       " '0h 32m 29s',\n",
       " '0h 42m 6s',\n",
       " '0h 44m 42s',\n",
       " '0h 41m 35s',\n",
       " '0h 41m 14s',\n",
       " '0h 36m 7s',\n",
       " '0h 35m 45s',\n",
       " '0h 34m 24s',\n",
       " '0h 33m 32s',\n",
       " '0h 20m 37s',\n",
       " '0h 20m 1s',\n",
       " '0h 19m 39s',\n",
       " '0h 17m 32s',\n",
       " '0h 10m 40s']"
      ]
     },
     "execution_count": 330,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "runTime"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 262,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['run1/currentprojectnavigatorsettingsct1.xds',\n",
       " 'run2/currentprojectnavigatorsettingsct2.xds',\n",
       " 'run3/currentprojectnavigatorsettingsct3.xds',\n",
       " 'run4/currentprojectnavigatorsettingsct4.xds',\n",
       " 'run5/currentprojectnavigatorsettingsct5.xds',\n",
       " 'run6/currentprojectnavigatorsettingsct6.xds',\n",
       " 'run7/currentprojectnavigatorsettingsct7.xds',\n",
       " 'run8/currentprojectnavigatorsettingsct8.xds',\n",
       " 'run9/currentprojectnavigatorsettingsct9.xds',\n",
       " 'run10/currentprojectnavigatorsettingsct10.xds',\n",
       " 'run11/currentprojectnavigatorsettingsct11.xds',\n",
       " 'run12/currentprojectnavigatorsettingsct12.xds',\n",
       " 'run13/currentprojectnavigatorsettingsct13.xds',\n",
       " 'run14/currentprojectnavigatorsettingsct14.xds',\n",
       " 'run15/currentprojectnavigatorsettingsct15.xds',\n",
       " 'run16/currentprojectnavigatorsettingsct16.xds',\n",
       " 'run17/currentprojectnavigatorsettingsct17.xds',\n",
       " 'run18/currentprojectnavigatorsettingsct18.xds',\n",
       " 'run19/currentprojectnavigatorsettingsct19.xds',\n",
       " 'run20/currentprojectnavigatorsettingsct20.xds',\n",
       " 'run21/currentprojectnavigatorsettingsct21.xds',\n",
       " 'run22/currentprojectnavigatorsettingsct22.xds',\n",
       " 'run23/currentprojectnavigatorsettingsct23.xds',\n",
       " 'run24/currentprojectnavigatorsettingsct24.xds',\n",
       " 'run25/currentprojectnavigatorsettingsct25.xds',\n",
       " 'run26/currentprojectnavigatorsettingsct26.xds',\n",
       " 'run27/currentprojectnavigatorsettingsct27.xds',\n",
       " 'run28/currentprojectnavigatorsettingsct28.xds',\n",
       " 'run29/currentprojectnavigatorsettingsct29.xds',\n",
       " 'run30/currentprojectnavigatorsettingsct30.xds',\n",
       " 'run31/currentprojectnavigatorsettingsct31.xds',\n",
       " 'run32/currentprojectnavigatorsettingsct32.xds',\n",
       " 'run33/currentprojectnavigatorsettingsct33.xds',\n",
       " 'run34/currentprojectnavigatorsettingsct34.xds',\n",
       " 'run35/currentprojectnavigatorsettingsct35.xds',\n",
       " 'run36/currentprojectnavigatorsettingsct36.xds',\n",
       " 'run37/currentprojectnavigatorsettingsct37.xds',\n",
       " 'run38/currentprojectnavigatorsettingsct38.xds',\n",
       " 'run39/currentprojectnavigatorsettingsct39.xds',\n",
       " 'run40/currentprojectnavigatorsettingsct40.xds',\n",
       " 'run41/currentprojectnavigatorsettingsct41.xds',\n",
       " 'run42/currentprojectnavigatorsettingsct42.xds',\n",
       " 'run43/currentprojectnavigatorsettingsct43.xds',\n",
       " 'run44/currentprojectnavigatorsettingsct44.xds',\n",
       " 'run45/currentprojectnavigatorsettingsct45.xds',\n",
       " 'run46/currentprojectnavigatorsettingsct46.xds',\n",
       " 'run47/currentprojectnavigatorsettingsct47.xds',\n",
       " 'run48/currentprojectnavigatorsettingsct48.xds',\n",
       " 'run49/currentprojectnavigatorsettingsct49.xds',\n",
       " 'run50/currentprojectnavigatorsettingsct50.xds',\n",
       " 'run51/currentprojectnavigatorsettingsct51.xds',\n",
       " 'run52/currentprojectnavigatorsettingsct52.xds']"
      ]
     },
     "execution_count": 262,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "xds_rps"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 265,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run1/currentprojectnavigatorsettingsct1.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run2/currentprojectnavigatorsettingsct2.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run3/currentprojectnavigatorsettingsct3.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run4/currentprojectnavigatorsettingsct4.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run5/currentprojectnavigatorsettingsct5.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run6/currentprojectnavigatorsettingsct6.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run7/currentprojectnavigatorsettingsct7.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run8/currentprojectnavigatorsettingsct8.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run9/currentprojectnavigatorsettingsct9.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run10/currentprojectnavigatorsettingsct10.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run11/currentprojectnavigatorsettingsct11.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run12/currentprojectnavigatorsettingsct12.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run13/currentprojectnavigatorsettingsct13.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run14/currentprojectnavigatorsettingsct14.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run15/currentprojectnavigatorsettingsct15.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run16/currentprojectnavigatorsettingsct16.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run17/currentprojectnavigatorsettingsct17.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run18/currentprojectnavigatorsettingsct18.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run19/currentprojectnavigatorsettingsct19.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run20/currentprojectnavigatorsettingsct20.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run21/currentprojectnavigatorsettingsct21.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run22/currentprojectnavigatorsettingsct22.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run23/currentprojectnavigatorsettingsct23.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run24/currentprojectnavigatorsettingsct24.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run25/currentprojectnavigatorsettingsct25.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run26/currentprojectnavigatorsettingsct26.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run27/currentprojectnavigatorsettingsct27.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run28/currentprojectnavigatorsettingsct28.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run29/currentprojectnavigatorsettingsct29.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run30/currentprojectnavigatorsettingsct30.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run31/currentprojectnavigatorsettingsct31.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run32/currentprojectnavigatorsettingsct32.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run33/currentprojectnavigatorsettingsct33.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run34/currentprojectnavigatorsettingsct34.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run35/currentprojectnavigatorsettingsct35.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run36/currentprojectnavigatorsettingsct36.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run37/currentprojectnavigatorsettingsct37.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run38/currentprojectnavigatorsettingsct38.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run39/currentprojectnavigatorsettingsct39.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run40/currentprojectnavigatorsettingsct40.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run41/currentprojectnavigatorsettingsct41.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run42/currentprojectnavigatorsettingsct42.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run43/currentprojectnavigatorsettingsct43.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run44/currentprojectnavigatorsettingsct44.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run45/currentprojectnavigatorsettingsct45.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run46/currentprojectnavigatorsettingsct46.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run47/currentprojectnavigatorsettingsct47.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run48/currentprojectnavigatorsettingsct48.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run49/currentprojectnavigatorsettingsct49.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run50/currentprojectnavigatorsettingsct50.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run51/currentprojectnavigatorsettingsct51.xds',\n",
       " 'e:/proj_Enoch/leaps_local/prj_ll/hdl_ll/ise/nightly/Tx_V28_20220325\\\\smartxplorer_results\\\\run52/currentprojectnavigatorsettingsct52.xds']"
      ]
     },
     "execution_count": 265,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "xds_fps"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 329,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['129672',\n",
       " '156486',\n",
       " '74957',\n",
       " '121961',\n",
       " '146371',\n",
       " '91160',\n",
       " '2698',\n",
       " '12127',\n",
       " '246133',\n",
       " '107224',\n",
       " '27246',\n",
       " '9125',\n",
       " '27890',\n",
       " '550',\n",
       " '24921',\n",
       " '107186',\n",
       " '16410',\n",
       " '5105',\n",
       " '91893',\n",
       " '56301',\n",
       " '63630',\n",
       " '300',\n",
       " '31688',\n",
       " '46576',\n",
       " '47634',\n",
       " '2012',\n",
       " '12987',\n",
       " '68971',\n",
       " '28952',\n",
       " '68783',\n",
       " '5974',\n",
       " '3340',\n",
       " '39179',\n",
       " '15643',\n",
       " '148923',\n",
       " '53367',\n",
       " '47978',\n",
       " '19448',\n",
       " '4404',\n",
       " '18701',\n",
       " '107658',\n",
       " '47941',\n",
       " '8322',\n",
       " '177725',\n",
       " '43397',\n",
       " '94885',\n",
       " '129132',\n",
       " '21816',\n",
       " '13889',\n",
       " '9077',\n",
       " '40415',\n",
       " '137629',\n",
       " '2586',\n",
       " '13880',\n",
       " '16047',\n",
       " '53959',\n",
       " '5814',\n",
       " '30145',\n",
       " '6407',\n",
       " '54834',\n",
       " '103139',\n",
       " '33831',\n",
       " '30404',\n",
       " '13914',\n",
       " '128765',\n",
       " '37715',\n",
       " '37514',\n",
       " '75728',\n",
       " '144806',\n",
       " '83159',\n",
       " '107073',\n",
       " '163602',\n",
       " '207317',\n",
       " '161958',\n",
       " '507943',\n",
       " '409238',\n",
       " '113287',\n",
       " '54460',\n",
       " '245948',\n",
       " '327371',\n",
       " 'None',\n",
       " 'None',\n",
       " 'None',\n",
       " 'None',\n",
       " 'None']"
      ]
     },
     "execution_count": 329,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "timingS"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 222,
   "metadata": {},
   "outputs": [],
   "source": [
    "xeT.iterparse??"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.13"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
