Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Sep 21 11:41:30 2018
| Host         : DESKTOP-01D8GON running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ElevatorEmulator_control_sets_placed.rpt
| Design       : ElevatorEmulator
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|      8 |            4 |
|     14 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              66 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             242 |           40 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+----------------------------------------------+---------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                 Enable Signal                |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+---------------------------------+----------------------------------------------+---------------------------------------------------------+------------------+----------------+
|  EE_FSMMod/p_2_in               |                                              | EE_DispMod/SR[0]                                        |                1 |              2 |
|  EE_FSMMod/door_ctl_reg_i_2_n_0 |                                              |                                                         |                1 |              6 |
|  EE_FSMMod/E[0]                 |                                              |                                                         |                1 |              8 |
|  clk_IBUF_BUFG                  |                                              |                                                         |                3 |              8 |
|  clk_IBUF_BUFG                  | nolabel_line92/counter[3]_i_1_n_0            | EE_FSMMod/SR[0]                                         |                2 |              8 |
|  clk_IBUF_BUFG                  | EE_FSMMod/FSM_DelayMod/counter[3]_i_1__0_n_0 | EE_FSMMod/FSM_DelayMod/__divider_counter[31]_i_1__0_n_0 |                1 |              8 |
|  sw_IBUF_BUFG[2]                |                                              | EE_DispMod/SR[0]                                        |                4 |             14 |
|  __EE_SlowerClock/ansel_reg[7]  |                                              | EE_DispMod/SR[0]                                        |                5 |             32 |
|  sw_IBUF_BUFG[2]                |                                              |                                                         |               11 |             44 |
|  clk_IBUF_BUFG                  |                                              | __EE_SlowerClock/clkout                                 |                8 |             62 |
|  clk_IBUF_BUFG                  |                                              | EE_FSMMod/FSM_DelayMod/__divider_counter[31]_i_1__0_n_0 |               14 |             66 |
|  clk_IBUF_BUFG                  |                                              | EE_FSMMod/SR[0]                                         |                8 |             66 |
+---------------------------------+----------------------------------------------+---------------------------------------------------------+------------------+----------------+


