<div id="pfef" class="pf w0 h0" data-page-no="ef"><div class="pc pcef w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgef.png"/><div class="t m0 x9 hd y150 ff1 fs7 fc0 sc0 ls0 ws0">14.4<span class="_ _b"> </span>I/O retention</div><div class="t m0 x9 hf y151 ff3 fs5 fc0 sc0 ls0 ws0">When in LLS mode, the I/O pins are held in their input or output state. Upon wakeup, the</div><div class="t m0 x9 hf y152 ff3 fs5 fc0 sc0 ls0 ws0">PMC is re-enabled, goes through a power up sequence to full regulation, and releases the</div><div class="t m0 x9 hf y825 ff3 fs5 fc0 sc0 ls0 ws0">logic from state retention mode. The I/O are released immediately after a wakeup or reset</div><div class="t m0 x9 hf y94e ff3 fs5 fc0 sc0 ls0 ws0">event. In the case of LLS exit via a RESET pin, the I/O default to their reset state.</div><div class="t m0 x9 hf y152c ff3 fs5 fc0 sc0 ls0 ws0">When in VLLS modes, the I/O states are held on a wakeup event (with the exception of</div><div class="t m0 x9 hf y152d ff3 fs5 fc0 sc0 ls0 ws0">wakeup by reset event) until the wakeup has been acknowledged via a write to the</div><div class="t m0 x9 hf y152e ff3 fs5 fc0 sc0 ls0 ws0">ACKISO bit. In the case of VLLS exit via a RESET pin, the I/O are released and default</div><div class="t m0 x9 hf y152f ff3 fs5 fc0 sc0 ls0 ws0">to their reset state. In this case, no write to the ACKISO is needed.</div><div class="t m0 x9 hd y1530 ff1 fs7 fc0 sc0 ls0 ws0">14.5<span class="_ _b"> </span>Memory map and register descriptions</div><div class="t m0 x9 hf y1531 ff3 fs5 fc0 sc0 ls0 ws0">PMC register details follow.</div><div class="t m0 x10e h8 y1532 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y1533 ff3 fs5 fc0 sc0 ls0 ws0">Different portions of PMC registers are reset only by particular</div><div class="t m0 x3e hf y1534 ff3 fs5 fc0 sc0 ls0 ws0">reset types. Each register&apos;s description provides details. For</div><div class="t m0 x3e hf y1535 ff3 fs5 fc0 sc0 ls0 ws0">more information about the types of reset on this chip, refer to</div><div class="t m0 x3e hf y1536 ff3 fs5 fc0 sc0 ls0 ws0">the Reset section details.</div><div class="t m0 x3e hf y1537 ff3 fs5 fc0 sc0 ls0 ws0">The PMC registers can be written only in supervisor mode.</div><div class="t m0 x3e hf y1538 ff3 fs5 fc0 sc0 ls0 ws0">Write accesses in user mode are blocked and will result in a bus</div><div class="t m0 x3e hf y1539 ff3 fs5 fc0 sc0 ls0">error.</div><div class="t m0 x23 h9 y153a ff1 fs2 fc0 sc0 ls0 ws0">PMC memory map</div><div class="t m0 x88 h10 y153b ff1 fs4 fc0 sc0 ls0">Absolute</div><div class="t m0 x33 h10 y153c ff1 fs4 fc0 sc0 ls0">address</div><div class="t m0 x50 h10 y153d ff1 fs4 fc0 sc0 ls0">(hex)</div><div class="t m0 x30 h6f y153c ff1 fs4 fc0 sc0 ls0 ws0">Register name<span class="_ _20"> </span><span class="v14">Width</span></div><div class="t m0 x78 h70 y153e ff1 fs4 fc0 sc0 ls0 ws0">(in bits)<span class="_ _110"> </span><span class="v14">Access<span class="_ _90"> </span>Reset value<span class="_ _3b"> </span><span class="v14">Section/</span></span></div><div class="t m0 x12e h10 y153e ff1 fs4 fc0 sc0 ls0">page</div><div class="t m0 x9a h86 y153f ff2 fs4 fc0 sc0 ls0 ws297">4007_D000 <span class="ws0 v14">Low Voltage Detect Status And Control 1 register</span></div><div class="t m0 x7e h86 y1540 ff2 fs4 fc0 sc0 ls0 ws298">(PMC_LVDSC1) <span class="ws299 v14">8 R/W<span class="_ _3f"> </span>10h<span class="_ _14d"> </span><span class="fc1">14.5.1/240</span></span></div><div class="t m0 x9a h86 y1541 ff2 fs4 fc0 sc0 ls0 ws297">4007_D001 <span class="ws0 v14">Low Voltage Detect Status And Control 2 register</span></div><div class="t m0 x7e h86 y1542 ff2 fs4 fc0 sc0 ls0 ws298">(PMC_LVDSC2) <span class="ws299 v14">8 R/W<span class="_ _3f"> </span>00h<span class="_ _14d"> </span><span class="fc1">14.5.2/241</span></span></div><div class="t m0 x9a h7 y1543 ff2 fs4 fc0 sc0 ls0 ws0">4007_D002<span class="_ _1a"> </span>Regulator Status And Control register (PMC_REGSC)<span class="_ _40"> </span>8<span class="_ _43"> </span>R/W<span class="_ _3f"> </span>04h<span class="_ _14d"> </span><span class="fc1">14.5.3/242</span></div><div class="t m0 x102 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 14 Power Management Controller (PMC)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>239</div><a class="l" href="#pff0" data-dest-detail='[240,"XYZ",null,711.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:181.300000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pff1" data-dest-detail='[241,"XYZ",null,463.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:154.800000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pff2" data-dest-detail='[242,"XYZ",null,312.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.013000px;bottom:133.800000px;width:42.534000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
