<p align="right"><a href="../../docs-cn/README.md">简体中文</a> | <a href="../../docs-jp/README.md">日本語</a></p>
<table width="100%">
  <tr width="100%">
    <td align="center"><img src="https://github.com/Xilinx/Image-Collateral/blob/main/xilinx-logo_30percent.png?raw=true" width="30%"/><h1>Embedded Design Tutorials</h1>
    </td>
 </tr>
 </table>

| Tutorial | Description |
| ------ | ----------- |
| [Versal Adaptive SoC Embedded Design Tutorial (UG1305)](./Versal-EDT)   | An introduction to using the AMD Vivado&trade; Design Suite flow for a Versal&trade; VMK180/VCK190/VPK180 evaluation board. |
| [Zynq-7000 Embedded Design Tutorial (UG1165)](./Zynq7000-EDT) | An introduction to using the Vivado Design Suite flow and the Vitis™ unified software platform with a Zynq&trade; -7000 SoC device. The examples are targeted for the ZC702 Rev 1.0 evaluation board. |
| [Zynq MPSoC Embedded Design Tutorial (UG1209)](./ZynqMPSoC-EDT)    | An introduction to using the Vivado Design Suite flow and the Vitis software platform with a Zynq UltraScale+&trade; MPSoC. The examples are targeted for the ZCU102 Rev 1.0 and Rev 1.1 evaluation boards. |


<hr class="sphinxhide"></hr>

<p class="sphinxhide" align="center"><sub>Copyright © 2019–2024 Advanced Micro Devices, Inc.</sub></p>

<p class="sphinxhide" align="center"><sup><a href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></sup></p>
