\hypertarget{classA3PE}{
\section{A3PE Class Reference}
\label{classA3PE}\index{A3PE@{A3PE}}
}


{\ttfamily \#include $<$A3PE.h$>$}Inheritance diagram for A3PE::\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=5cm]{classA3PE}
\end{center}
\end{figure}
\subsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
typedef unsigned long \hyperlink{classA3PE_af2773f4a4f8e9940b1e008386c4e908c}{U32}
\item 
typedef unsigned short \hyperlink{classA3PE_a2ee28b2899c3cc4f22821b4138758c28}{U16}
\item 
typedef unsigned char \hyperlink{classA3PE_ab70116c2810a9a01142a33c69fdda039}{U8}
\item 
enum \hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235}{Attribut} \{ \par
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}{UNDEFINED}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a2bfb2af57b87031d190a05fe25dd92ed}{PASSIVE}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a3b1fec929c0370d1436f2f06e298fb0d}{ACTIVE}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235aa27c16b480a369ea4d18b07b2516bbc7}{INTERFACE}, 
\par
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a1420a5b8c0540b2af210b6975eded7f9}{IO}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a0af3b0d0ac323c1704e6c69cf90add28}{IODATA}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a7788bc5dd333fd8ce18562b269c9dab1}{ELEMENT}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a61ceb22149f365f1780d18f9d1459423}{HARDWARE}, 
\par
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a75250e29692496e73effca2c0330977f}{PROCESSUS}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a103a67cd0b8f07ef478fa45d4356e27b}{SOFTWARE}
 \}
\end{DoxyCompactItemize}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classA3PE_ae3e49a43c661f5e9c1b0edaee14fc297}{A3PE} ()
\item 
\hyperlink{classA3PE_aab155e065b455ff439daf47a976399c3}{$\sim$A3PE} ()
\item 
void \hyperlink{classA3PE_ae495a413cc26d31321b31942ebef1bfa}{help} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_abe07bae8ce2f32926b7258f269ae655e}{init} ()
\item 
void \hyperlink{classA3PE_a449775588222d544aeeaab190d553652}{reset} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a8e7074703227b118aa9230258f22b44c}{resetStorageFifo} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a0ad1110ea755ffd0b277284d807a8794}{resetUsbPhasers} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a44c50d822ac4f5d8f2b8ed75c5b90580}{resetLatencyCounter} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a557ea9cfa97a03db1514af2fe8936df3}{resetAcquisitionWriteCounter} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a4e5b677dd2872428abf3d64ef7a769c1}{resetPatternFifo} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_ac81388bd2988192cf54034b245f69891}{resetTriggerFifo} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a31f72fac5a0f00bcf3a0db99bd5704ee}{resetToAXRam} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_aa10639563d06c0d09f3c0725710ff35d}{resetFromAXRam} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a6015ba83a7b828efb1969291ab740eee}{resetSequenceFromToAX} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a2cfdb2f37d3d786cbe1ff42fef37b276}{resetFE} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_ae164123b49f8c4d1d119dbf201f0a839}{resetSPI} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a0c90134c3440c8b8c8dc796c43893d64}{setEnableADC} (unsigned int, bool)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_aa688f9dff8d2892464fcd13fdf3600ad}{setWriteStorageFifoUsb} (bool)
\item 
bool \hyperlink{classA3PE_a02608198bd28bc61882f27368fd90db1}{enableADC} (unsigned int)
\item 
bool \hyperlink{classA3PE_af15048318a126074e28df1c6120d5e0d}{writeStorageFifoUsb} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a9d3ba9807ea65be0af7f23ffa2372d6b}{setReadPatternFifoUsb} (bool)
\item 
bool \hyperlink{classA3PE_a3bb47f43f9f98d8a0d825aadc04e5ab6}{readPatternFifoUsb} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a1d0dd1db3c493bc31aa56b55e7439e0e}{setReadTriggerFifoUsb} (bool)
\item 
bool \hyperlink{classA3PE_a083315774486528a8b6c40e240fbf98f}{readTriggerFifoUsb} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a7ad649611d4cc5a7743db54aa3a4f943}{setReadToAXRamUsb} (bool)
\item 
bool \hyperlink{classA3PE_af3152e461d446f442cfa7b69456ac276}{readToAXRamUsb} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_aeb276fae7f19c45b4b4a3a5a2b99c337}{setWriteFromAXRamUsb} (bool)
\item 
bool \hyperlink{classA3PE_a3b4333f547a2a36fc1f38bf4ca9afa89}{writeFromAXRamUsb} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a77ccfbd9df2fad96a9a9f1dc579a7a2d}{setAXRamUsb} (bool)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a91ae249ca14676f8b0832487955fcf8c}{startSequenceAX} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_aac0ee532f78885a25eebddbad501417f}{setSoftwareTrigger} (bool)
\item 
bool \hyperlink{classA3PE_acb2ccd6b78b39a0a9e360439b3b6f4c7}{softwareTrigger} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_acf354b2c85a7e20f7f037beb278dd79d}{setClockDivision} (unsigned int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a6a63fc9503e0aa89ee9928fc7222ce0f}{setTriggerDelay} (unsigned int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_af34831e9776a000f833a610ea999a564}{setSeqPulseDelay} (unsigned int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a1ae8e5a69e17d6b3157779544fa14c75}{setTriggerRate} (unsigned int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a81db44ddfc42b67ed08756b113b8e122}{setNTrigger} (unsigned int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a969469569005dfb130aca674de5dacff}{setFifoLatency} (unsigned short)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a4d8f78a1b09b409f288b34d503c71146}{setFifoDepth} (unsigned int)
\item 
unsigned int \hyperlink{classA3PE_a81e32c82ca14f85fd7f26cd9a54f7a38}{clockDivision} ()
\item 
unsigned int \hyperlink{classA3PE_ac0aabc1457923b7ee7da0a2c91c46451}{triggerDelay} ()
\item 
unsigned int \hyperlink{classA3PE_acce23c9abd4f434c8c5965351f5ceef0}{seqPulseDelay} ()
\item 
unsigned int \hyperlink{classA3PE_ada46375753047d6a74acdec442044f39}{triggerRate} ()
\item 
unsigned int \hyperlink{classA3PE_a3398fa3ce59a4b1b946e7b4ab4912580}{nTrigger} ()
\item 
unsigned int \hyperlink{classA3PE_a7f6959a6a38c16fa6609560827413764}{fifoLatency} ()
\item 
unsigned int \hyperlink{classA3PE_a8bb523e4a7a5dbb6ab3c5549ebf6db86}{fifoDepth} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a035886b99761cc4f3c342ff0b4e44f59}{acquisition} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a2071d7922f140ee6705da954efb685f7}{enableStorage} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a75cd0377eb653ed22c4d258ab359f3d6}{trigger} ()
\item 
bool \hyperlink{classA3PE_a55df064c578bbc1e80a3b5fc05933f27}{dataReady} ()
\item 
void \hyperlink{classA3PE_a9e9b5ba5bd0ee19470c80761269a00f6}{update} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_ad5f953a38661104a87834cc8a63252fa}{setInternalAXSequence} (bool)
\item 
bool \hyperlink{classA3PE_a4b9cf42bdd0a14e48807faa0956c59bd}{internalAXSequence} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a0300aa5c5ed02b82275c1de434196b9a}{setLengthAX} (unsigned int)
\item 
unsigned int \hyperlink{classA3PE_acb95104d817db2e4f97e250f7e45b43d}{lengthAX} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a53882e1272e8146e51837904ea00f33c}{setLatencyAX} (unsigned int)
\item 
unsigned int \hyperlink{classA3PE_ab5970721a8172ae57b3da68040f58199}{latencyAX} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a5b3840fc8edd14427ac9fb4def3171d3}{setPipeline} (unsigned int)
\item 
unsigned int \hyperlink{classA3PE_aeb22b2fcba4d14f234ad2d6dcef7948c}{pipeline} ()
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_ae5fc5dac92af2b34a41be388586647be}{ctrlReg} ()
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a94d96383e441153ed01e82cc12d2f593}{setupReg} ()
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_afd34bfbfd92838717c7cdec856b2a0b2}{resetReg} ()
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_af260fc8bce78935b7bad57c987574683}{statusReg} ()
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_aca56dadafd70e670e75569ee03d91651}{acqReg} ()
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a42dad20d5a1482431e73c64250b76185}{latencyReg} ()
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a3b75531731fc939206cce076f7ac9f9a}{writeLengthFifoReg} ()
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_aa94c6120a73194d69dc5761cf90a4800}{ctrlAnaMezzReg} ()
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a10cf30ff852d7580ba94dbee0c48e0d5}{clockDivisionReg} ()
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a4bf922f391fee6753fb0d53e133603b7}{triggerReg} ()
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a43b0006fafa3aeae353abb2ac30e872c}{toAXReg} ()
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a0b2fabe7e7941f33de210d9385b7afce}{fromAXReg} ()
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a979a9ac462eb55e611f6de4e94bad18e}{spare3Reg} ()
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classA3PE_af241373059bad4a3c376ab2ac98a7b29}{storageRam} ()
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classA3PE_a94ef54086baa29f7f6638c13d8906e56}{patternRam} ()
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classA3PE_aad0f7ac467db22e5608ae6b0957665a1}{triggerRam} ()
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classA3PE_a16b16ac12705b9dd93d70fa172deb584}{toAXRam} ()
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classA3PE_a7c9026a74c1954b2d250be05fbc1c8c5}{fromAXRam} ()
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classA3PE_a9327d0bd2efb5baa7c6b7de27bbc5997}{testRam} ()
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_aad21357e25e3d4e2bed779040de52e13}{fromAXRamPtrReg} ()
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_af6e9e980e871fcf0e1b35e1b4ae95ebe}{toAXRamPtrReg} ()
\item 
void \hyperlink{classA3PE_ad7999557f9d561dec67526730a3c97ef}{dumpStorage} ()
\item 
void \hyperlink{classA3PE_a8bd4a7a5dd8219f93386756c24a0f0b5}{loadStorage} (std::string)
\item 
void \hyperlink{classA3PE_a23da04d3c7e632dfb64e5ed4e21a21f3}{dumpPattern} ()
\item 
void \hyperlink{classA3PE_a522cba0a4d976eec59222504af188fb2}{loadPattern} (std::string)
\item 
void \hyperlink{classA3PE_aeab7701d0d1f6fd910e952b631769d42}{dumpTrigger} ()
\item 
void \hyperlink{classA3PE_a34a9499a0d9065a1b5772880d7e8d5c4}{loadTrigger} (std::string)
\item 
void \hyperlink{classA3PE_ad6b6f1ae4ac23e6d0827eee8cc2c98e4}{dumpToAX} ()
\item 
void \hyperlink{classA3PE_a40017b4138705690f8b04e336a7ffcdf}{loadToAX} (std::string)
\item 
void \hyperlink{classA3PE_a60a510251ec2b5fd800af2ba88e9fdac}{dumpFromAX} ()
\item 
void \hyperlink{classA3PE_a65235f7d42e8f7fb6056f5629545d2aa}{loadFromAX} (std::string)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a54fe4da570ea8833fe2c981de1085387}{setAddToAXRam} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classA3PE_a834fde5951d2c1bf6b41842520360fce}{setAddFromAXRam} (int)
\item 
void \hyperlink{classElement_a3c0abcb36f8906688bb7e32608df7086}{recursiveInitElement} ()
\item 
void \hyperlink{classElement_a82119ed37dff76508a2746a853ec35ba}{recursiveInitCommunications} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classElement_ab476b4b1df5954141ceb14f072433b89}{setConnection} (\hyperlink{classHierarchy}{Hierarchy} $\ast$)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classElement_af57444353c1ddf9fa0109801e97debf7}{connection} ()
\item 
void \hyperlink{classHierarchy_af4d43b0765b402670eed2d62c73405af}{clear} ()
\item 
void \hyperlink{classHierarchy_a585ad1aeec16077a0e532ab8b4fc557b}{setParent} (\hyperlink{classHierarchy}{Hierarchy} $\ast$parent)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent} ()
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_ad550588733bf75ac5c0fcfd7c8fd11a6}{parent} (std::string)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_aee461dc930ce3871636ff87f075b1b83}{origin} ()
\item 
virtual void \hyperlink{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}{addChild} (\hyperlink{classHierarchy}{Hierarchy} $\ast$element)
\item 
std::vector$<$ \hyperlink{classHierarchy}{Hierarchy} $\ast$ $>$ \hyperlink{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}{children} ()
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_a1e207f973c694b538bf90107b4868817}{child} (std::string)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_a0c15a5276a3b80b4354d6bd8a01e0708}{childTyped} (std::string)
\item 
unsigned long \hyperlink{classHierarchy_ab16e84de65fd84e14001a6cf941c8be4}{numberOfChildren} ()
\item 
bool \hyperlink{classHierarchy_a255174fe4d316d2a3f430dcb9dab29f1}{hasChildren} ()
\item 
void \hyperlink{classHierarchy_a2b2b359fac003233f65786a616766bde}{delChild} (\hyperlink{classHierarchy}{Hierarchy} $\ast$)
\item 
void \hyperlink{classHierarchy_a1928ac7615fe0b5e55cd707f70dc6781}{delChild} (std::string)
\item 
std::string \hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path} (std::string=std::string(\char`\"{}\char`\"{}))
\item 
std::string \hyperlink{classHierarchy_a1efd56cd164d328d2002e53a10a19b8c}{pathTyped} (std::string=std::string(\char`\"{}\char`\"{}))
\item 
void \hyperlink{classHierarchy_a76e914b9a677a22a82deb74d892bf261}{tree} (std::string indent=std::string(\char`\"{}\char`\"{}))
\item 
void \hyperlink{classHierarchy_a594c294c5f60c230e106d522ed008212}{tree} ()
\item 
std::string \hyperlink{classObject_a975e888d50bfcbffda2c86368332a5cd}{name} () const 
\item 
std::string \hyperlink{classObject_a84f99f70f144a83e1582d1d0f84e4e62}{type} ()
\item 
unsigned char \hyperlink{classObject_af99145335cc61ff6e2798ea17db009d2}{id} ()
\item 
std::string \hyperlink{classObject_a73a0f1a41828fdd8303dd662446fb6c3}{title} ()
\item 
void \hyperlink{classObject_a3f9d5537ebce0c0f2bf6ae4d92426f3c}{msgSvc} (int level, std::string msg, std::string name)
\item 
void \hyperlink{classObject_a58b2d0618c2d08cf2383012611528d97}{msg} (std::string mymsg)
\item 
void \hyperlink{classObject_ac5d59299273cee27aacf7de00d2e7034}{msg} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_a83d2db2df682907ea1115ad721c1c4a1}{verbose} (std::string mymsg)
\item 
void \hyperlink{classObject_a2d4120195317e2a3c6532e8bb9f3da68}{verbose} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug} (std::string mymsg)
\item 
void \hyperlink{classObject_a6c9a0397ca804e04d675ed05683f5420}{debug} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info} (std::string mymsg)
\item 
void \hyperlink{classObject_a1ca123253dfd30fc28b156f521dcbdae}{info} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning} (std::string mymsg)
\item 
void \hyperlink{classObject_a11f101db4dd73d9391b0231818881d86}{warning} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_a204a95f57818c0f811933917a30eff45}{error} (std::string mymsg)
\item 
void \hyperlink{classObject_ad7f6c457733082efa2f9ff5f5c8e119a}{error} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_aad5a16aac7516ce65bd5ec02ab07fc80}{fatal} (std::string mymsg)
\item 
void \hyperlink{classObject_ae62acd3d09f716220f75f252dc38bc9a}{fatal} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}{setName} (std::string name)
\item 
void \hyperlink{classObject_aae534cc9d982bcb9b99fd505f2e103a5}{setType} (std::string type)
\item 
void \hyperlink{classObject_a398fe08cba594a0ce6891d59fe4f159f}{setId} (unsigned char id)
\item 
void \hyperlink{classObject_a89557dbbad5bcaa02652f5d7fa35d20f}{setTitle} (std::string title)
\item 
void \hyperlink{classObject_a870c5af919958c2136623b2d7816d123}{setDllName} (std::string dllName)
\item 
std::string \hyperlink{classObject_a2e3947f2870094c332d7454117f3ec63}{dllName} ()
\item 
bool \hyperlink{classAttrib_a704f26af560909ad22065083bb7d4c34}{is} (int attribut)
\item 
void \hyperlink{classAttrib_a235f773af19c900264a190b00a3b4ad7}{add} (int attribut)
\item 
void \hyperlink{classAttrib_a7d4ef7e32d93cb287792b87b857e79f3}{remove} (int attribut)
\item 
std::string \hyperlink{classAttrib_aee7bbf16b144887f196e1341b24f8a26}{attributs} ()
\end{DoxyCompactItemize}
\subsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classElement_abe3de7a5dbbc9a6dd2d7e012e5fdb266}{m\_\-connection}
\item 
std::string \hyperlink{classAttrib_a3414521d7a82476e874b25a5407b5e63}{m\_\-attribString} \mbox{[}10\mbox{]}
\end{DoxyCompactItemize}
\subsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_abd71e0c273f9e211e1a9302019129aff}{m\_\-globalUsbReset}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a264834484dd6326ebad58c2a3e1be9a6}{m\_\-ctrlReg}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_ab4db5f00976e5095686f108c8febf702}{m\_\-resetReg}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a142fa10b7e705c4701ae21678ec2ec8a}{m\_\-setupReg}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a2281e3d12a2dffad99ec55be2b695f53}{m\_\-statusReg}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_abaf426f4c9192537117b77f9f4821e04}{m\_\-acqReg}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a96a167e73e264da5a18d9ddb5ebb5f23}{m\_\-latencyReg}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a9a0cb2253ea34c0be567a03684217fee}{m\_\-writeLengthFifoReg}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a126a936a5fd4fd4b83485b3637e1fa84}{m\_\-ctrlAnaMezzReg}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_ae1f4c24a99c2e6ae944a080f429cc155}{m\_\-clockDivisionReg}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a750158ae488121ab7969452f061e678c}{m\_\-triggerReg}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_abe8eb76e3c0d967403726143deb1b70f}{m\_\-toAXReg}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_acbfe708ac0a81243959c96124f192b9e}{m\_\-fromAXReg}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a1e7e5c89f190672990ae5bece2a8b1aa}{m\_\-spare3Reg}
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classA3PE_a41e317474e0c6e63bad4648903279be9}{m\_\-storageRam}
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classA3PE_a84d5deabbbf2d513144dd6a00390182e}{m\_\-patternRam}
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classA3PE_a2b40e3937f0aa008ec7073acc5029fcc}{m\_\-triggerRam}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_aae1b8b2e96bba94535bd4de766bd7e65}{m\_\-toAXRamPtr}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a27ae9467bc128e46dd80443245df096a}{m\_\-fromAXRamPtr}
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classA3PE_ae586a3d2fd21556e84e1af656e3430b5}{m\_\-toAXRam}
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classA3PE_a91d3dd3e87e2c948dd67cb82a63d3858}{m\_\-fromAXRam}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a061472eb539bb6ac99f4fa11a760eeaf}{m\_\-latencyAX}
\item 
\hyperlink{classRegister}{Register} $\ast$ \hyperlink{classA3PE_a87c93a38343873f2d52741deca4750ce}{m\_\-lengthAX}
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classA3PE_ad788e41ef5c674ab1a7671f3db0ffef6}{m\_\-testRam}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 20 of file A3PE.h.

\subsection{Member Typedef Documentation}
\hypertarget{classA3PE_a2ee28b2899c3cc4f22821b4138758c28}{
\index{A3PE@{A3PE}!U16@{U16}}
\index{U16@{U16}!A3PE@{A3PE}}
\subsubsection[{U16}]{\setlength{\rightskip}{0pt plus 5cm}typedef unsigned short {\bf A3PE::U16}}}
\label{classA3PE_a2ee28b2899c3cc4f22821b4138758c28}


Definition at line 23 of file A3PE.h.\hypertarget{classA3PE_af2773f4a4f8e9940b1e008386c4e908c}{
\index{A3PE@{A3PE}!U32@{U32}}
\index{U32@{U32}!A3PE@{A3PE}}
\subsubsection[{U32}]{\setlength{\rightskip}{0pt plus 5cm}typedef unsigned long {\bf A3PE::U32}}}
\label{classA3PE_af2773f4a4f8e9940b1e008386c4e908c}


Definition at line 22 of file A3PE.h.\hypertarget{classA3PE_ab70116c2810a9a01142a33c69fdda039}{
\index{A3PE@{A3PE}!U8@{U8}}
\index{U8@{U8}!A3PE@{A3PE}}
\subsubsection[{U8}]{\setlength{\rightskip}{0pt plus 5cm}typedef unsigned char {\bf A3PE::U8}}}
\label{classA3PE_ab70116c2810a9a01142a33c69fdda039}


Definition at line 24 of file A3PE.h.

\subsection{Member Enumeration Documentation}
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235}{
\index{A3PE@{A3PE}!Attribut@{Attribut}}
\index{Attribut@{Attribut}!A3PE@{A3PE}}
\subsubsection[{Attribut}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf Attrib::Attribut}\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235}
\begin{Desc}
\item[Enumerator: ]\par
\begin{description}
\index{UNDEFINED@{UNDEFINED}!A3PE@{A3PE}}\index{A3PE@{A3PE}!UNDEFINED@{UNDEFINED}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}{
UNDEFINED}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}
}]\index{PASSIVE@{PASSIVE}!A3PE@{A3PE}}\index{A3PE@{A3PE}!PASSIVE@{PASSIVE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a2bfb2af57b87031d190a05fe25dd92ed}{
PASSIVE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a2bfb2af57b87031d190a05fe25dd92ed}
}]\index{ACTIVE@{ACTIVE}!A3PE@{A3PE}}\index{A3PE@{A3PE}!ACTIVE@{ACTIVE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a3b1fec929c0370d1436f2f06e298fb0d}{
ACTIVE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a3b1fec929c0370d1436f2f06e298fb0d}
}]\index{INTERFACE@{INTERFACE}!A3PE@{A3PE}}\index{A3PE@{A3PE}!INTERFACE@{INTERFACE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235aa27c16b480a369ea4d18b07b2516bbc7}{
INTERFACE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235aa27c16b480a369ea4d18b07b2516bbc7}
}]\index{IO@{IO}!A3PE@{A3PE}}\index{A3PE@{A3PE}!IO@{IO}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a1420a5b8c0540b2af210b6975eded7f9}{
IO}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a1420a5b8c0540b2af210b6975eded7f9}
}]\index{IODATA@{IODATA}!A3PE@{A3PE}}\index{A3PE@{A3PE}!IODATA@{IODATA}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a0af3b0d0ac323c1704e6c69cf90add28}{
IODATA}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a0af3b0d0ac323c1704e6c69cf90add28}
}]\index{ELEMENT@{ELEMENT}!A3PE@{A3PE}}\index{A3PE@{A3PE}!ELEMENT@{ELEMENT}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a7788bc5dd333fd8ce18562b269c9dab1}{
ELEMENT}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a7788bc5dd333fd8ce18562b269c9dab1}
}]\index{HARDWARE@{HARDWARE}!A3PE@{A3PE}}\index{A3PE@{A3PE}!HARDWARE@{HARDWARE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a61ceb22149f365f1780d18f9d1459423}{
HARDWARE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a61ceb22149f365f1780d18f9d1459423}
}]\index{PROCESSUS@{PROCESSUS}!A3PE@{A3PE}}\index{A3PE@{A3PE}!PROCESSUS@{PROCESSUS}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a75250e29692496e73effca2c0330977f}{
PROCESSUS}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a75250e29692496e73effca2c0330977f}
}]\index{SOFTWARE@{SOFTWARE}!A3PE@{A3PE}}\index{A3PE@{A3PE}!SOFTWARE@{SOFTWARE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a103a67cd0b8f07ef478fa45d4356e27b}{
SOFTWARE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a103a67cd0b8f07ef478fa45d4356e27b}
}]\end{description}
\end{Desc}



Definition at line 29 of file Attrib.h.


\begin{DoxyCode}
29                 {
30     UNDEFINED,
31     PASSIVE,
32     ACTIVE,
33     INTERFACE,
34     IO,
35     IODATA,
36     ELEMENT,
37     HARDWARE,
38     PROCESSUS,
39     SOFTWARE 
40   }; // array m_attribString must be changed into Attrib::Attrib if this enu is m
      odified. 
\end{DoxyCode}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{classA3PE_ae3e49a43c661f5e9c1b0edaee14fc297}{
\index{A3PE@{A3PE}!A3PE@{A3PE}}
\index{A3PE@{A3PE}!A3PE@{A3PE}}
\subsubsection[{A3PE}]{\setlength{\rightskip}{0pt plus 5cm}A3PE::A3PE ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_ae3e49a43c661f5e9c1b0edaee14fc297}


Definition at line 25 of file A3PE.h.

References Attrib::add(), Hierarchy::addChild(), Object::debug(), IOdata::defDataU16(), IOdata::defDataU32(), Attrib::ELEMENT, Attrib::HARDWARE, IOobject::io(), m\_\-acqReg, m\_\-clockDivisionReg, m\_\-ctrlAnaMezzReg, m\_\-ctrlReg, m\_\-fromAXRam, m\_\-fromAXRamPtr, m\_\-fromAXReg, m\_\-globalUsbReset, m\_\-latencyAX, m\_\-latencyReg, m\_\-lengthAX, m\_\-patternRam, m\_\-resetReg, m\_\-setupReg, m\_\-spare3Reg, m\_\-statusReg, m\_\-storageRam, m\_\-testRam, m\_\-toAXRam, m\_\-toAXRamPtr, m\_\-toAXReg, m\_\-triggerRam, m\_\-triggerReg, m\_\-writeLengthFifoReg, IOobject::setAddress(), Object::setId(), Object::setName(), RAM::setSize(), and Object::setType().


\begin{DoxyCode}
25         {
26     setType("A3PE");
27     setId(0);
28     add(Attrib::ELEMENT); add (Attrib::HARDWARE);
29     debug("A3PE built.","A3PE::A3PE");
30 
31     m_globalUsbReset=new Register();
32     addChild(m_globalUsbReset);
33     m_globalUsbReset->setName("GlobalUsbReset");
34     m_globalUsbReset->io()->defDataU32(1);
35     m_globalUsbReset->setAddress(112);
36 
37     m_ctrlReg=new Register();
38     addChild(m_ctrlReg);
39     m_ctrlReg->setName("CtrlRegister");
40     m_ctrlReg->io()->defDataU32(1);
41     m_ctrlReg->setAddress(20);
42 
43     m_resetReg=new Register();
44     addChild(m_resetReg);
45     m_resetReg->setName("ResetRegister");
46     m_resetReg->io()->defDataU16(1);
47     m_resetReg->setAddress(1);
48 
49     m_statusReg=new Register();
50     addChild(m_statusReg);
51     m_statusReg->setName("StatusRegister");
52     m_statusReg->io()->defDataU16(1);
53     m_statusReg->setAddress(3);
54 
55     m_setupReg=new Register();
56     addChild(m_setupReg);
57     m_setupReg->setName("SetupRegister");
58     m_setupReg->io()->defDataU16(1);
59     m_setupReg->setAddress(2);
60 
61     m_acqReg=new Register();
62     addChild(m_acqReg);
63     m_acqReg->setName("AcqRegister");
64     m_acqReg->io()->defDataU16(1);
65     m_acqReg->setAddress(4);
66 
67     m_latencyReg=new Register();
68     addChild(m_latencyReg);
69     m_latencyReg->setName("LatencyRegister");
70     m_latencyReg->io()->defDataU16(1);
71     m_latencyReg->setAddress(7);
72 
73     m_writeLengthFifoReg=new Register();
74     addChild(m_writeLengthFifoReg);
75     m_writeLengthFifoReg->setName("WriteLengthFifoRegister");
76     m_writeLengthFifoReg->io()->defDataU16(1);
77     m_writeLengthFifoReg->setAddress(8);
78 
79     //ICECAL Analog Mezzanine Relays:
80     m_ctrlAnaMezzReg=new Register();
81     addChild(m_ctrlAnaMezzReg);
82     m_ctrlAnaMezzReg->setName("CtrlAnaMezzReg");
83     m_ctrlAnaMezzReg->io()->defDataU32(1);
84     m_ctrlAnaMezzReg->setAddress(20);
85 
86     m_clockDivisionReg=new Register();
87     addChild(m_clockDivisionReg);
88     m_clockDivisionReg->setName("ClockDivisionReg");
89     m_clockDivisionReg->io()->defDataU32(1);
90     m_clockDivisionReg->setAddress(23);
91 
92     m_triggerReg=new Register();
93     addChild(m_triggerReg);
94     m_triggerReg->setName("TriggerReg");
95     m_triggerReg->io()->defDataU32(1);
96     m_triggerReg->setAddress(24);
97 
98     m_toAXReg=new Register();
99     addChild(m_toAXReg);
100     m_toAXReg->setName("ToAXReg");
101     m_toAXReg->io()->defDataU32(1);
102     m_toAXReg->setAddress(26);
103 
104     m_fromAXReg=new Register();
105     addChild(m_fromAXReg);
106     m_fromAXReg->setName("FromAXReg");
107     m_fromAXReg->io()->defDataU32(1);
108     m_fromAXReg->setAddress(27);
109 
110     m_spare3Reg=new Register();
111     addChild(m_spare3Reg);
112     m_spare3Reg->setName("Spare3Reg");
113     m_spare3Reg->io()->defDataU32(1);
114     m_spare3Reg->setAddress(19);
115 
116     m_storageRam=new RAM();
117     addChild(m_storageRam);
118     m_storageRam->setName("StorageRam");
119     m_storageRam->setSize(96,512);
120     m_storageRam->setAddress(6);
121 
122     m_patternRam=new RAM();
123     addChild(m_patternRam);
124     m_patternRam->setName("PatternRam");
125     m_patternRam->setSize(96,512);
126     m_patternRam->setAddress(28);
127 
128     m_triggerRam=new RAM();
129     addChild(m_triggerRam);
130     m_triggerRam->setName("TriggerRam");
131     m_triggerRam->setSize(8,512);
132     m_triggerRam->setAddress(31);
133 
134     m_toAXRamPtr=new Register();
135     addChild(m_toAXRamPtr);
136     m_toAXRamPtr->setName("ToAXRamPtr");
137     m_toAXRamPtr->io()->defDataU16(1);
138     m_toAXRamPtr->setAddress(35);
139 
140     m_toAXRam=new RAM();
141     addChild(m_toAXRam);
142     m_toAXRam->setName("ToAXRam");
143     m_toAXRam->setSize(32,512);
144     m_toAXRam->setAddress(29);
145 
146     m_fromAXRamPtr=new Register();
147     addChild(m_fromAXRamPtr);
148     m_fromAXRamPtr->setName("FromAXRamPtr");
149     m_fromAXRamPtr->io()->defDataU16(1);
150     m_fromAXRamPtr->setAddress(36);
151 
152     m_fromAXRam=new RAM();
153     addChild(m_fromAXRam);
154     m_fromAXRam->setName("FromAXRam");
155     m_fromAXRam->setSize(32,512);
156     m_fromAXRam->setAddress(30);
157 
158     m_latencyAX=new Register();
159     addChild(m_latencyAX);
160     m_latencyAX->setName("LatencyAX");
161     m_latencyAX->io()->defDataU32(1);
162     m_latencyAX->setAddress(32);
163 
164     m_lengthAX=new Register();
165     addChild(m_lengthAX);
166     m_lengthAX->setName("LengthAX");
167     m_lengthAX->io()->defDataU16(1);
168     m_lengthAX->setAddress(34);
169 
170     m_testRam=new RAM();
171     addChild(m_testRam);
172     m_testRam->setName("TestRam");
173     m_testRam->setSize(32,50);
174     m_testRam->setAddress(27);
175   }
\end{DoxyCode}
\hypertarget{classA3PE_aab155e065b455ff439daf47a976399c3}{
\index{A3PE@{A3PE}!$\sim$A3PE@{$\sim$A3PE}}
\index{$\sim$A3PE@{$\sim$A3PE}!A3PE@{A3PE}}
\subsubsection[{$\sim$A3PE}]{\setlength{\rightskip}{0pt plus 5cm}A3PE::$\sim$A3PE ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_aab155e065b455ff439daf47a976399c3}


Definition at line 177 of file A3PE.h.


\begin{DoxyCode}
177          {
178     /*
179     delete m_globalUsbReset;
180     delete m_ctrlReg;
181     delete m_resetReg;
182     delete m_setupReg;
183     delete m_statusReg;
184     delete m_acqReg;
185     delete m_latencyReg;
186     delete m_writeLengthFifoReg;
187     delete m_clockDivisionReg;
188     delete m_triggerReg;
189     delete m_toAXReg;
190     delete m_fromAXReg;
191     delete m_spare3Reg;
192     delete m_storageRam;
193     delete m_patternRam;
194     delete m_triggerRam;
195     delete m_toAXRam;
196     delete m_fromAXRam;
197     delete m_toAXRamPtr;
198     delete m_fromAXRamPtr;
199     delete m_lengthAX;
200     delete m_latencyAX;
201     delete m_testRam;
202     */
203   }
\end{DoxyCode}


\subsection{Member Function Documentation}
\hypertarget{classA3PE_aca56dadafd70e670e75569ee03d91651}{
\index{A3PE@{A3PE}!acqReg@{acqReg}}
\index{acqReg@{acqReg}!A3PE@{A3PE}}
\subsubsection[{acqReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ A3PE::acqReg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_aca56dadafd70e670e75569ee03d91651}


Definition at line 500 of file A3PE.h.

References m\_\-acqReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
500                     {
501     return m_acqReg;
502   }
\end{DoxyCode}
\hypertarget{classA3PE_a035886b99761cc4f3c342ff0b4e44f59}{
\index{A3PE@{A3PE}!acquisition@{acquisition}}
\index{acquisition@{acquisition}!A3PE@{A3PE}}
\subsubsection[{acquisition}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::acquisition ()}}
\label{classA3PE_a035886b99761cc4f3c342ff0b4e44f59}


Definition at line 417 of file A3PE.cpp.

References Object::debug(), m\_\-acqReg, Register::setBit(), and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), StorageFifoAcquisition::execute(), and StorageFifo::execute().


\begin{DoxyCode}
417                             {
418   debug("Acquisition sequence started","A3PE::acquisition");
419   warning("This acquisition trigger does not release the busy bit !",
420       "A3PE::acquisition");
421   return m_acqReg->setBit(3,1);
422 }
\end{DoxyCode}
\hypertarget{classAttrib_a235f773af19c900264a190b00a3b4ad7}{
\index{A3PE@{A3PE}!add@{add}}
\index{add@{add}!A3PE@{A3PE}}
\subsubsection[{add}]{\setlength{\rightskip}{0pt plus 5cm}void Attrib::add (int {\em attribut})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classAttrib_a235f773af19c900264a190b00a3b4ad7}
Add an attribut 

Definition at line 67 of file Attrib.h.

References Attrib::m\_\-attributs, and Attrib::UNDEFINED.

Referenced by A3PE(), Attrib::Attrib(), SpecsMezzanine::cmdline(), Computer::Computer(), CU\_\-v1::CU\_\-v1(), export\_\-obj(), FEB\_\-v1::FEB\_\-v1(), FePGA::FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), Application::initialize(), Interface::Interface(), IOdata::IOdata(), IOobject::IOobject(), LSDelayChipV1::LSDelayChipV1(), MSOxxxx::MSOxxxx(), Phaser::Phaser(), Processus::Processus(), Proto40MHz\_\-v1::Proto40MHz\_\-v1(), Attrib::remove(), SeqPGA::SeqPGA(), SpecsMaster::SpecsMaster(), and SpecsSlave::SpecsSlave().


\begin{DoxyCode}
67                             {
68     if (attribut!=Attrib::UNDEFINED) remove(Attrib::UNDEFINED);
69     bool duplicate = false ;
70     std::vector<int>::const_iterator iter ;
71     for ( iter  = m_attributs.begin() ;
72           iter != m_attributs.end()   ;
73           ++iter ) {
74       if ( attribut == (*iter) ) {
75         duplicate = true ;
76       }
77     }
78     if (!duplicate) {
79       m_attributs.push_back( attribut );
80     }
81   }
\end{DoxyCode}
\hypertarget{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}{
\index{A3PE@{A3PE}!addChild@{addChild}}
\index{addChild@{addChild}!A3PE@{A3PE}}
\subsubsection[{addChild}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::addChild ({\bf Hierarchy} $\ast$ {\em element})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual, inherited\mbox{]}}}}
\label{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}


Definition at line 83 of file Hierarchy.cpp.

References Object::debug(), Hierarchy::m\_\-children, Object::name(), and Hierarchy::setParent().

Referenced by A3PE(), SpecsMezzanine::addBus(), SpecsSlave::addI2c(), Application::create(), CU\_\-v1::CU\_\-v1(), export\_\-obj(), FEB\_\-v1::FEB\_\-v1(), FePGA::FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), LSDelayChipV1::LSDelayChipV1(), FePGA::MakeRAM(), FePGA::MakeRegister(), Phaser::Phaser(), Proto40MHz\_\-v1::Proto40MHz\_\-v1(), SeqPGA::SeqPGA(), SpecsMezzanine::SpecsMezzanine(), UsbI2cBus::UsbI2cBus(), and UsbSpiBus::UsbSpiBus().


\begin{DoxyCode}
83                                           {
84   element->setParent(this);
85   m_children.push_back(element);
86   debug(element->name()+" added to the child tree.","Hierarchy::addChild");
87 }
\end{DoxyCode}
\hypertarget{classAttrib_aee7bbf16b144887f196e1341b24f8a26}{
\index{A3PE@{A3PE}!attributs@{attributs}}
\index{attributs@{attributs}!A3PE@{A3PE}}
\subsubsection[{attributs}]{\setlength{\rightskip}{0pt plus 5cm}std::string Attrib::attributs ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classAttrib_aee7bbf16b144887f196e1341b24f8a26}
Print the \hyperlink{classAttrib}{Attrib} of an \hyperlink{classObject}{Object} 

Definition at line 54 of file Attrib.cpp.

References images::index, Attrib::m\_\-attribString, and Attrib::m\_\-attributs.

Referenced by export\_\-obj().


\begin{DoxyCode}
54                             {
55   std::string output;
56   std::vector<int>::iterator iter ;
57   for ( unsigned int index = 0 ; index < m_attributs.size() ; ++index ) {
58     if ( m_attributs.size() - index > 1 ) {
59       output.append(m_attribString[m_attributs[index]]);
60       output.append(":");
61     }
62     else {
63       output.append(m_attribString[m_attributs[index]]);
64     }
65   }
66   return output;
67 }
\end{DoxyCode}
\hypertarget{classHierarchy_a1e207f973c694b538bf90107b4868817}{
\index{A3PE@{A3PE}!child@{child}}
\index{child@{child}!A3PE@{A3PE}}
\subsubsection[{child}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy} $\ast$ Hierarchy::child (std::string {\em path})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a1e207f973c694b538bf90107b4868817}


Definition at line 133 of file Hierarchy.cpp.

References Hierarchy::child(), Hierarchy::children(), Object::name(), Hierarchy::origin(), Hierarchy::parent(), and Object::warning().

Referenced by Application::cd(), Hierarchy::child(), and export\_\-obj().


\begin{DoxyCode}
133                                          {
134   std::string newpath = path;
135   std::string up("..");
136   std::string separator(1,'/');
137 
138   Hierarchy * newcurrent = 0;
139 
140   //  info("path="+path,"Hierarchy::child");
141 
142   if (path.compare("")==0 || path.compare("/")==0) {
143     //    debug("return origin","Hierarchy::child");
144     return origin();
145   }
146 
147   if (path.compare(name())==0){
148     //    debug("return itself","Hierarchy::child");
149     return this;
150   }
151 
152   if (path.compare("..")==0){
153     if (0!=this->parent()) return this->parent();
154     else return this;
155   }
156 
157   if (path.compare("../")==0){
158     if (0!=this->parent()) return this->parent();
159     else return this;
160   }
161 
162 
163   int npos=path.find(separator,0);
164 
165   //  info("find separator in "+itos(npos)+" of "+path,"Hierarchy::child");
166 
167   // remove last separator
168   if ( npos == (int)(path.size()-1) ) {
169     newpath = std::string(path,0,npos);
170     path = newpath;
171   }
172 
173   if (npos==0){
174     //    debug("Going back to origin and calling child","Hierarchy::child");
175     newpath=std::string(path,1,path.size()-1);
176     return origin()->child(newpath);
177   }
178   else{
179     if ( npos== (int)(std::string::npos) ){
180       //      debug("Getting chid "+path+" of "+this->name(),"Hierarchy::child");
      
181       std::vector <Hierarchy*> list = children();
182       std::vector<Hierarchy*>::iterator iter;
183       for (iter=list.begin();iter!=list.end();iter++){
184         if ((*iter)->name().compare(path)==0){
185           return *iter;
186         }
187       }
188       warning(this->name()+std::string(" has no child '")+path+"'","Hierarchy::ch
      ild");
189       return this;
190     }
191     else
192     {
193       int ipos=path.find(separator,0);
194       //      info("default behaviour "+path+" with separator in "+itos(ipos),"Hi
      erarchy::child");
195 
196       std::string newcurrentname=std::string(path,0,ipos);
197       newpath=std::string(path,ipos+1,path.size()-1);
198 
199       //      info("looking now for "+newpath+" from "+newcurrentname,"Hierarchy:
      :child");
200 
201       if (0==newcurrentname.compare(origin()->name())){
202         //        info("current is computer. Looking for children"+newcurrentname
      ,"Hierarchy::child");
203         return origin()->child(newpath);
204       }
205 
206       newcurrent = (Hierarchy*)0;
207 
208       std::vector <Hierarchy*> list = children();
209       std::vector<Hierarchy*>::iterator iter;
210       for (iter=list.begin();iter!=list.end();iter++){
211         if ((*iter)->name().compare(newcurrentname)==0){
212           newcurrent = (*iter);
213         }
214       }
215 
216 
217       if ((Hierarchy*)0==newcurrent){
218         if (newcurrentname.compare("..")==0 && 0!=parent()){
219           newcurrent=this->parent();
220           //          debug("newcurrent was .. -> parent="+parent()->name());
221         }
222         else
223         {
224           warning(this->name()+" has no child '"+newcurrentname+"'",
225               "Hierarchy::child");
226           return this;
227         }
228       }
229       //      debug("recurrence call for "+newpath+" on "+newcurrent->name(),"Hie
      rarchy::child");
230       return newcurrent -> child ( newpath );
231     }
232   }
233 }
\end{DoxyCode}
\hypertarget{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}{
\index{A3PE@{A3PE}!children@{children}}
\index{children@{children}!A3PE@{A3PE}}
\subsubsection[{children}]{\setlength{\rightskip}{0pt plus 5cm}std::vector$<${\bf Hierarchy}$\ast$$>$ Hierarchy::children ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}


Definition at line 33 of file Hierarchy.h.

References Hierarchy::m\_\-children.

Referenced by Hierarchy::child(), Hierarchy::childTyped(), export\_\-obj(), SpecsSlave::recursiveInitCommunications(), Element::recursiveInitCommunications(), Element::recursiveInitElement(), Application::setConfig(), and Hierarchy::tree().


\begin{DoxyCode}
33 { return m_children;  } //< get list of child(ren)
\end{DoxyCode}
\hypertarget{classHierarchy_a0c15a5276a3b80b4354d6bd8a01e0708}{
\index{A3PE@{A3PE}!childTyped@{childTyped}}
\index{childTyped@{childTyped}!A3PE@{A3PE}}
\subsubsection[{childTyped}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy} $\ast$ Hierarchy::childTyped (std::string {\em path})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a0c15a5276a3b80b4354d6bd8a01e0708}


Definition at line 239 of file Hierarchy.cpp.

References Hierarchy::children(), Hierarchy::m\_\-origin, Object::name(), Hierarchy::parent(), and Object::warning().

Referenced by export\_\-obj().


\begin{DoxyCode}
239                                               {
240 
241   std::string newpath = path;
242 
243   std::string up("..");
244   std::string separator(1,'/');
245   std::string typeopen(1,'[');
246   std::string typeclose(1,']');
247 
248   Hierarchy * newcurrent = 0;
249 
250   unsigned int npos=path.find(separator,0);
251   unsigned int opos=path.find(typeopen,0);
252   if ( npos==std::string::npos || npos == path.size()-1 ){
253     if ( path.compare("..")==0 ) {
254       return parent();
255     }
256 
257     if ( npos == path.size()-1 ) {
258       newpath = std::string(path,0,opos);
259       path = newpath;
260     }
261 
262     std::vector < Hierarchy* > list = children();
263     std::vector < Hierarchy* >::iterator iter;
264     for (iter=list.begin();iter!=list.end();iter++){
265       std::string notypepath = std::string(path,0,opos);
266       if ((*iter)->name().compare(notypepath)==0){
267         return *iter;
268       }
269     }
270     warning(this->name()+std::string(" has no child ") +path,"Hierarchy::child");
      
271     return 0;
272   }
273 
274   else {
275 
276     if (std::string(path,0,3).compare(std::string("../"))==0) {
277       newpath=std::string(path,3,path.size()-3);
278       newcurrent = parent();
279     }
280     if (std::string(path,0,1).compare(std::string("/"))==0) {
281       newpath=std::string(path,1,path.size()-1);
282       newcurrent = ( Hierarchy* ) m_origin;
283     }
284     if ((std::string(path,0,3).compare(std::string("../")) !=0 ) &&
285         std::string(path,0,1).compare(std::string("/"))!=0 ) {
286       opos = path.find(typeopen,0);
287       int cpos = path.find(typeclose,0);
288       std::string name = std::string (path,0,opos);
289       newcurrent = childTyped( name );
290       if (newcurrent ==0){
291         warning(path+": no child found with such a name","Hierarchy::child");
292       }
293       newpath = std::string (path,cpos+2,path.size()-cpos-1);
294     }
295     return newcurrent -> childTyped ( newpath );
296   }
297 }
\end{DoxyCode}
\hypertarget{classHierarchy_af4d43b0765b402670eed2d62c73405af}{
\index{A3PE@{A3PE}!clear@{clear}}
\index{clear@{clear}!A3PE@{A3PE}}
\subsubsection[{clear}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::clear ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_af4d43b0765b402670eed2d62c73405af}


Definition at line 35 of file Hierarchy.cpp.

References Hierarchy::delChild(), Object::info(), Hierarchy::m\_\-children, and Object::name().

Referenced by export\_\-obj().


\begin{DoxyCode}
35                      {
36   std::vector<Hierarchy*> listlocale;
37   std::vector<Hierarchy*>::iterator iter;
38   info("loop on "+name()+" children.","Hierarchy::clear");
39   for (iter=m_children.begin();iter!=m_children.end();iter++){
40       info("processing "+(*iter)->name()+".","Hierarchy::clear");
41 /*
42       (*iter)->clear();
43 //      this->delChild((*iter));
44       info("obj "+(*iter)->name()+" being cleared.","Hierarchy::clear");
45       delete (*iter);
46       info("Object deleted.","Hierarchy::clear");
47       m_children.erase(iter);
48       info("Object removed from the tree.","Hierarchy::clear");
49 */
50     (*iter)->clear();
51     info("Adding object "+(*iter)->name()+" from the Hierarchy to the list of del
      eted objects.","Hierarchy::clear");
52     listlocale.push_back((*iter));
53   }
54 
55   for (iter=listlocale.begin();iter!=listlocale.end();iter++){
56     info("Removing object "+(*iter)->name()+".","Hierarchy::clear");
57     this->delChild(*iter);
58 //    m_children.erase(iter);
59     delete (*iter);
60   }
61   info("Getting out of "+name());
62 }
\end{DoxyCode}
\hypertarget{classA3PE_a81e32c82ca14f85fd7f26cd9a54f7a38}{
\index{A3PE@{A3PE}!clockDivision@{clockDivision}}
\index{clockDivision@{clockDivision}!A3PE@{A3PE}}
\subsubsection[{clockDivision}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int A3PE::clockDivision ()}}
\label{classA3PE_a81e32c82ca14f85fd7f26cd9a54f7a38}


Definition at line 448 of file A3PE.cpp.

References shell::data(), IOdata::dataU32(), Object::error(), IOobject::io(), StatusCode::isFailure(), m\_\-clockDivisionReg, Object::name(), and IOobject::read().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
448                                 {
449   if (m_clockDivisionReg->read().isFailure()){
450     error("Cannot read Clock Division register "+m_clockDivisionReg->name(),
451         "Register::setClockDivision");
452     return 0;
453   }
454   unsigned long int data=m_clockDivisionReg->io()->dataU32()[0];
455   return (data&(16777215)); // switch last 24 bits at 0
456 }
\end{DoxyCode}
\hypertarget{classA3PE_a10cf30ff852d7580ba94dbee0c48e0d5}{
\index{A3PE@{A3PE}!clockDivisionReg@{clockDivisionReg}}
\index{clockDivisionReg@{clockDivisionReg}!A3PE@{A3PE}}
\subsubsection[{clockDivisionReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ A3PE::clockDivisionReg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_a10cf30ff852d7580ba94dbee0c48e0d5}


Definition at line 516 of file A3PE.h.

References m\_\-clockDivisionReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
516                               {
517     return m_clockDivisionReg;
518   }
\end{DoxyCode}
\hypertarget{classElement_af57444353c1ddf9fa0109801e97debf7}{
\index{A3PE@{A3PE}!connection@{connection}}
\index{connection@{connection}!A3PE@{A3PE}}
\subsubsection[{connection}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy} $\ast$ Element::connection ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classElement_af57444353c1ddf9fa0109801e97debf7}
Get IO interface 

Definition at line 84 of file Element.cpp.

References Element::m\_\-connection, Object::name(), and Object::warning().

Referenced by UsbSpiBus::clockDivider(), export\_\-obj(), UsbSpiBus::read(), UsbI2cBus::read(), IOobject::read(), UsbSpiBus::setClockDivider(), UsbSpiBus::write(), UsbI2cBus::write(), and IOobject::write().


\begin{DoxyCode}
84                               {
85   if (0==m_connection){
86     warning("no connection defined for "+name()+".","Element::connection");
87     return (Hierarchy*)0;
88   }
89   return m_connection;
90 }
\end{DoxyCode}
\hypertarget{classA3PE_aa94c6120a73194d69dc5761cf90a4800}{
\index{A3PE@{A3PE}!ctrlAnaMezzReg@{ctrlAnaMezzReg}}
\index{ctrlAnaMezzReg@{ctrlAnaMezzReg}!A3PE@{A3PE}}
\subsubsection[{ctrlAnaMezzReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ A3PE::ctrlAnaMezzReg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_aa94c6120a73194d69dc5761cf90a4800}


Definition at line 512 of file A3PE.h.

References m\_\-ctrlAnaMezzReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
512                             {
513     return m_ctrlAnaMezzReg;
514   }
\end{DoxyCode}
\hypertarget{classA3PE_ae5fc5dac92af2b34a41be388586647be}{
\index{A3PE@{A3PE}!ctrlReg@{ctrlReg}}
\index{ctrlReg@{ctrlReg}!A3PE@{A3PE}}
\subsubsection[{ctrlReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ A3PE::ctrlReg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_ae5fc5dac92af2b34a41be388586647be}


Definition at line 484 of file A3PE.h.

References m\_\-ctrlReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
484                      {
485     return m_ctrlReg;
486   }
\end{DoxyCode}
\hypertarget{classA3PE_a55df064c578bbc1e80a3b5fc05933f27}{
\index{A3PE@{A3PE}!dataReady@{dataReady}}
\index{dataReady@{dataReady}!A3PE@{A3PE}}
\subsubsection[{dataReady}]{\setlength{\rightskip}{0pt plus 5cm}bool A3PE::dataReady ()}}
\label{classA3PE_a55df064c578bbc1e80a3b5fc05933f27}


Definition at line 406 of file A3PE.cpp.

References Object::debug(), Register::getBit(), and m\_\-acqReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE(), and Acquisition::execute().


\begin{DoxyCode}
406                     {
407   bool isReady=m_acqReg->getBit(2);
408   if (isReady) {
409     debug("Spying EnableStorage bit - Data Ready: NO ","A3PE::dataReady");
410   }
411   else {
412     debug("Spying EnableStorage bit - Data Ready: YES","A3PE::dataReady");
413   }
414   return (!isReady);
415 }
\end{DoxyCode}
\hypertarget{classObject_a6c9a0397ca804e04d675ed05683f5420}{
\index{A3PE@{A3PE}!debug@{debug}}
\index{debug@{debug}!A3PE@{A3PE}}
\subsubsection[{debug}]{\setlength{\rightskip}{0pt plus 5cm}void Object::debug (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a6c9a0397ca804e04d675ed05683f5420}


Definition at line 45 of file Object.h.

References MsgSvc::DEBUG, Object::m\_\-log, and MsgSvc::msgSvc().


\begin{DoxyCode}
45 { m_log.msgSvc (MsgSvc::DEBUG   , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_aac010553f022165573714b7014a15f0d}{
\index{A3PE@{A3PE}!debug@{debug}}
\index{debug@{debug}!A3PE@{A3PE}}
\subsubsection[{debug}]{\setlength{\rightskip}{0pt plus 5cm}void Object::debug (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_aac010553f022165573714b7014a15f0d}


Definition at line 37 of file Object.h.

References MsgSvc::DEBUG, Object::m\_\-log, Object::m\_\-name, and MsgSvc::msgSvc().

Referenced by A3PE(), acquisition(), SpecsMezzanine::addBus(), Hierarchy::addChild(), SpecsSlave::addI2c(), LSDelayChipV1::checkConfigAddr(), LSDelayChipV1::checkStatusAddr(), LSDelayChipV1::configRegBulkRead(), LSDelayChipV1::configRegBulkWrite(), dataReady(), DCU::DCU(), Hierarchy::delChild(), SpecsSlave::detect(), EmulateFE::execute(), StorageFifoAcquisition::execute(), StorageFifo::execute(), Acquisition::execute(), A3PE\_\-BitFlip::execute(), export\_\-obj(), FePGA::FePGA(), SpecsGlue::i2cClkMode(), SeqPGA::i2cRead(), FePGA::i2cRead(), SeqPGA::i2cWrite(), FePGA::i2cWrite(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), SpecsSlave::init(), SpecsMaster::init(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), internalAXSequence(), SpecsMezzanine::led(), SpecsGlue::led(), LSDelayChipV1::LSDelayChipV1(), MSOxxxx::MSOxxxx(), Phaser::Phaser(), Data::purge(), ICPhaser::read(), Phaser::read(), FEB\_\-v1::readFifoSpyFE(), SpecsSlave::reset(), SpecsMaster::reset(), FEB\_\-v1::reset(), CU\_\-v1::reset(), Proto40MHz\_\-v1::reset(), FEB\_\-v1::resetFifoSpyFE(), SeqPGA::resetSpi(), FEB\_\-v1::resetSpi(), SeqPGA::SeqPGA(), setAddFromAXRam(), setAddToAXRam(), setAXRamUsb(), Element::setConnection(), SpecsGlue::setI2cClkMode(), setLatencyAX(), SpecsMezzanine::setLed(), SpecsGlue::setLed(), setLengthAX(), setReadToAXRamUsb(), SpecsMaster::setSpeed(), setWriteFromAXRamUsb(), SpecsBus::SpecsBus(), SpecsI2c::SpecsI2c(), SpecsMaster::SpecsMaster(), SpecsMezzanine::SpecsMezzanine(), SpecsParallelBus::SpecsParallelBus(), SpecsSlave::SpecsSlave(), LSDelayChipV1::spiBERTest(), ICECALv3::spiRead(), ICECALv3::spiWrite(), FEB\_\-v1::testDuration(), SeqPGA::testSequence(), trigger(), Server::updateConfig(), Server::updateState(), ICPhaser::write(), Phaser::write(), and Hierarchy::$\sim$Hierarchy().


\begin{DoxyCode}
37 { m_log.msgSvc (MsgSvc::DEBUG   , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classHierarchy_a1928ac7615fe0b5e55cd707f70dc6781}{
\index{A3PE@{A3PE}!delChild@{delChild}}
\index{delChild@{delChild}!A3PE@{A3PE}}
\subsubsection[{delChild}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::delChild (std::string {\em n})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a1928ac7615fe0b5e55cd707f70dc6781}


Definition at line 110 of file Hierarchy.cpp.

References Object::debug(), and Hierarchy::m\_\-children.


\begin{DoxyCode}
110                                    {
111   bool flag=false;
112   std::vector<Hierarchy*>::iterator iter,remove;
113   for (iter=m_children.begin();iter!=m_children.end();iter++){
114     if ((*iter)->name()==n){ remove=iter; flag=true;}
115   }
116   if (flag){
117     debug("removing "+(*remove)->name()+" from the tree.","Hierarchy::delChild");
      
118     m_children.erase(remove);
119   }
120 }
\end{DoxyCode}
\hypertarget{classHierarchy_a2b2b359fac003233f65786a616766bde}{
\index{A3PE@{A3PE}!delChild@{delChild}}
\index{delChild@{delChild}!A3PE@{A3PE}}
\subsubsection[{delChild}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::delChild ({\bf Hierarchy} $\ast$ {\em element})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a2b2b359fac003233f65786a616766bde}


Definition at line 92 of file Hierarchy.cpp.

References Object::debug(), and Hierarchy::m\_\-children.

Referenced by Hierarchy::clear(), export\_\-obj(), and Hierarchy::$\sim$Hierarchy().


\begin{DoxyCode}
92                                           {
93   bool flag=false;
94   std::vector<Hierarchy*>::iterator iter,remove;
95   for (iter=m_children.begin();(iter!=m_children.end());iter++){
96     if (*iter==element){
97       remove=iter;
98       flag=true;
99     }
100   }
101   if (flag){
102     debug("removing "+(*remove)->name()+" from the tree.","Hierarchy::delChild");
      
103     m_children.erase(remove);
104   }
105 }
\end{DoxyCode}
\hypertarget{classObject_a2e3947f2870094c332d7454117f3ec63}{
\index{A3PE@{A3PE}!dllName@{dllName}}
\index{dllName@{dllName}!A3PE@{A3PE}}
\subsubsection[{dllName}]{\setlength{\rightskip}{0pt plus 5cm}std::string Object::dllName ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a2e3947f2870094c332d7454117f3ec63}
Get accessor to member m\_\-dllName \begin{DoxyReturn}{Returns}
the current value of m\_\-dllName 
\end{DoxyReturn}


Definition at line 74 of file Object.h.

References Object::m\_\-dllName.

Referenced by export\_\-obj().


\begin{DoxyCode}
74                        {
75     return m_dllName;
76   }  
\end{DoxyCode}
\hypertarget{classA3PE_a60a510251ec2b5fd800af2ba88e9fdac}{
\index{A3PE@{A3PE}!dumpFromAX@{dumpFromAX}}
\index{dumpFromAX@{dumpFromAX}!A3PE@{A3PE}}
\subsubsection[{dumpFromAX}]{\setlength{\rightskip}{0pt plus 5cm}void A3PE::dumpFromAX ()}}
\label{classA3PE_a60a510251ec2b5fd800af2ba88e9fdac}


Definition at line 896 of file A3PE.cpp.

References IOdata::dataU8(), fromAXRam(), Object::info(), IOobject::io(), itos(), lengthAX(), IOobject::read(), setAddFromAXRam(), and setAXRamUsb().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
896                      {
897   setAXRamUsb(true);
898   setAddFromAXRam(0);
899   fromAXRam()->read();
900   U8* val=fromAXRam()->io()->dataU8();
901   unsigned int l=lengthAX();
902   info("Length AX="+itos(l));
903   char line[100];
904   for (int d=0; d<l+2; ++d){
905     sprintf(line,"%3d -> %1d %1d %1d %1d",
906         d,val[4*d],val[1+4*d],val[2+4*d],val[3+4*d]);
907     info(line);
908   }
909 }
\end{DoxyCode}
\hypertarget{classA3PE_a23da04d3c7e632dfb64e5ed4e21a21f3}{
\index{A3PE@{A3PE}!dumpPattern@{dumpPattern}}
\index{dumpPattern@{dumpPattern}!A3PE@{A3PE}}
\subsubsection[{dumpPattern}]{\setlength{\rightskip}{0pt plus 5cm}void A3PE::dumpPattern ()}}
\label{classA3PE_a23da04d3c7e632dfb64e5ed4e21a21f3}


Definition at line 716 of file A3PE.cpp.

References IOdata::dataU8(), RAM::depth(), Object::info(), IOobject::io(), patternRam(), IOobject::read(), and setReadPatternFifoUsb().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
716                       {
717   RAM* fifo=patternRam();
718   setReadPatternFifoUsb(true);
719   fifo->read();
720   setReadPatternFifoUsb(false);
721   int val[12];
722   char line[100];
723   for (unsigned int d=0; d<fifo->depth(); ++d){
724     val[0] =fifo->io()->dataU8( 0+12*d);
725     val[1] =fifo->io()->dataU8( 1+12*d);
726     val[2] =fifo->io()->dataU8( 2+12*d);
727     val[3] =fifo->io()->dataU8( 3+12*d);
728     val[4] =fifo->io()->dataU8( 4+12*d);
729     val[5] =fifo->io()->dataU8( 5+12*d);
730     val[6] =fifo->io()->dataU8( 6+12*d);
731     val[7] =fifo->io()->dataU8( 7+12*d);
732     val[8] =fifo->io()->dataU8( 8+12*d);
733     val[9] =fifo->io()->dataU8( 9+12*d);
734     val[10]=fifo->io()->dataU8(10+12*d);
735     val[11]=fifo->io()->dataU8(11+12*d);
736     sprintf(line,"%3d -> %4d %4d %4d %4d %4d %4d %4d %4d",
737         d,
738         val[0]+((val[1]&0xf)<<8),(val[1]>>4)+(val[2]<<4),
739         val[3]+((val[4]&0xf)<<8),(val[4]>>4)+(val[5]<<4),
740         val[6]+((val[7]&0xf)<<8),(val[7]>>4)+(val[8]<<4),
741         val[9]+((val[10]&0xf)<<8),(val[10]>>4)+(val[11]<<4)
742         );
743     info(line);
744   }
745 }
\end{DoxyCode}
\hypertarget{classA3PE_ad7999557f9d561dec67526730a3c97ef}{
\index{A3PE@{A3PE}!dumpStorage@{dumpStorage}}
\index{dumpStorage@{dumpStorage}!A3PE@{A3PE}}
\subsubsection[{dumpStorage}]{\setlength{\rightskip}{0pt plus 5cm}void A3PE::dumpStorage ()}}
\label{classA3PE_ad7999557f9d561dec67526730a3c97ef}


Definition at line 641 of file A3PE.cpp.

References IOdata::dataU8(), fifoDepth(), Object::info(), IOobject::io(), IOobject::read(), and storageRam().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
641                       {
642   RAM* fifo=storageRam();
643   fifo->read();
644   int val[12];
645   char line[100];
646   for (unsigned int d=0; d<fifoDepth(); ++d){
647     val[0] =fifo->io()->dataU8( 0+12*d);
648     val[1] =fifo->io()->dataU8( 1+12*d);
649     val[2] =fifo->io()->dataU8( 2+12*d);
650     val[3] =fifo->io()->dataU8( 3+12*d);
651     val[4] =fifo->io()->dataU8( 4+12*d);
652     val[5] =fifo->io()->dataU8( 5+12*d);
653     val[6] =fifo->io()->dataU8( 6+12*d);
654     val[7] =fifo->io()->dataU8( 7+12*d);
655     val[8] =fifo->io()->dataU8( 8+12*d);
656     val[9] =fifo->io()->dataU8( 9+12*d);
657     val[10]=fifo->io()->dataU8(10+12*d);
658     val[11]=fifo->io()->dataU8(11+12*d);
659     sprintf(line,"%3d -> %4d %4d %4d %4d %4d %4d %4d %4d",
660         d,
661         val[0]+((val[1]&0xf)<<8),(val[1]>>4)+(val[2]<<4),
662         val[3]+((val[4]&0xf)<<8),(val[4]>>4)+(val[5]<<4),
663         val[6]+((val[7]&0xf)<<8),(val[7]>>4)+(val[8]<<4),
664         val[9]+((val[10]&0xf)<<8),(val[10]>>4)+(val[11]<<4)
665         );
666     info(line);
667   }
668 }
\end{DoxyCode}
\hypertarget{classA3PE_ad6b6f1ae4ac23e6d0827eee8cc2c98e4}{
\index{A3PE@{A3PE}!dumpToAX@{dumpToAX}}
\index{dumpToAX@{dumpToAX}!A3PE@{A3PE}}
\subsubsection[{dumpToAX}]{\setlength{\rightskip}{0pt plus 5cm}void A3PE::dumpToAX ()}}
\label{classA3PE_ad6b6f1ae4ac23e6d0827eee8cc2c98e4}


Definition at line 844 of file A3PE.cpp.

References IOdata::dataU8(), RAM::depth(), Object::info(), IOobject::io(), IOobject::read(), setAddToAXRam(), setReadToAXRamUsb(), and toAXRam().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
844                    {
845   setAddToAXRam(0);
846   setReadToAXRamUsb(true);
847   toAXRam()->read();
848   setReadToAXRamUsb(false);
849   U8* val=toAXRam()->io()->dataU8();
850   char line[100];
851   for (int d=0; d<toAXRam()->depth(); ++d){
852     sprintf(line,"%3d -> %1d %1d %1d %1d",
853         d,val[4*d],val[1+4*d],val[2+4*d],val[3+4*d]);
854     info(line);
855   }
856 }
\end{DoxyCode}
\hypertarget{classA3PE_aeab7701d0d1f6fd910e952b631769d42}{
\index{A3PE@{A3PE}!dumpTrigger@{dumpTrigger}}
\index{dumpTrigger@{dumpTrigger}!A3PE@{A3PE}}
\subsubsection[{dumpTrigger}]{\setlength{\rightskip}{0pt plus 5cm}void A3PE::dumpTrigger ()}}
\label{classA3PE_aeab7701d0d1f6fd910e952b631769d42}


Definition at line 791 of file A3PE.cpp.

References IOdata::dataU8(), RAM::depth(), Object::info(), IOobject::io(), IOobject::read(), setReadTriggerFifoUsb(), and triggerRam().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
791                       {
792   RAM* fifo=triggerRam();
793   setReadTriggerFifoUsb(true);
794   fifo->read();
795   setReadTriggerFifoUsb(false);
796   int val;
797   char line[100];
798   for (int d=0; d<fifo->depth(); ++d){
799     val=fifo->io()->dataU8(d);
800     sprintf(line,"%3d -> %1d %1d %1d %1d %1d %1d %1d %1d",
801         d,
802         val&0x1,(val>>1)&0x1,(val>>2)&0x1,(val>>3)&0x1,
803         (val>>4)&0x1,(val>>5)&0x1,(val>>6)&0x1,(val>>7)&0x1);
804     info(line);
805   }
806 }
\end{DoxyCode}
\hypertarget{classA3PE_a02608198bd28bc61882f27368fd90db1}{
\index{A3PE@{A3PE}!enableADC@{enableADC}}
\index{enableADC@{enableADC}!A3PE@{A3PE}}
\subsubsection[{enableADC}]{\setlength{\rightskip}{0pt plus 5cm}bool A3PE::enableADC (unsigned int {\em adc})}}
\label{classA3PE_a02608198bd28bc61882f27368fd90db1}


Definition at line 265 of file A3PE.cpp.

References Register::getBit(), and m\_\-setupReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
265                                     {
266   if (adc<8){
267     return m_setupReg->getBit(adc);
268   }
269   return false;
270 }
\end{DoxyCode}
\hypertarget{classA3PE_a2071d7922f140ee6705da954efb685f7}{
\index{A3PE@{A3PE}!enableStorage@{enableStorage}}
\index{enableStorage@{enableStorage}!A3PE@{A3PE}}
\subsubsection[{enableStorage}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::enableStorage ()}}
\label{classA3PE_a2071d7922f140ee6705da954efb685f7}


Definition at line 383 of file A3PE.cpp.

References shell::data(), IOdata::dataU16(), Object::error(), StatusCode::FAILURE, IOobject::io(), StatusCode::isFailure(), m\_\-acqReg, m\_\-resetReg, Object::name(), IOobject::read(), IOdata::setU16(), StatusCode::SUCCESS, and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), and Acquisition::execute().


\begin{DoxyCode}
383                               {
384   // enable data storage
385   if (m_acqReg->read().isFailure()){
386     error("Cannot read acquisition register "+name(),"A3P3::enableStorage");
387     return StatusCode::FAILURE;
388   }
389   unsigned int data=m_acqReg->io()->dataU16()[0];
390   //  info("Value before acquisition: "+itos(data));
391   data|=4;
392   m_acqReg->io()->setU16(0,data);
393   if (m_acqReg->write().isFailure()){
394     error("Cannot write acquisition register ","A3P3::enableStorage");
395     return StatusCode::FAILURE;
396   }
397   // reset the busy line
398   m_resetReg->io()->setU16(0,8);
399   if (m_resetReg->write().isFailure()){
400     error("Cannot reset Busy line"+name(),"A3P3::enableStorage");
401     return StatusCode::FAILURE;
402   }
403   return StatusCode::SUCCESS;
404 }
\end{DoxyCode}
\hypertarget{classObject_ad7f6c457733082efa2f9ff5f5c8e119a}{
\index{A3PE@{A3PE}!error@{error}}
\index{error@{error}!A3PE@{A3PE}}
\subsubsection[{error}]{\setlength{\rightskip}{0pt plus 5cm}void Object::error (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_ad7f6c457733082efa2f9ff5f5c8e119a}


Definition at line 48 of file Object.h.

References MsgSvc::ERR, Object::m\_\-log, and MsgSvc::msgSvc().


\begin{DoxyCode}
48 { m_log.msgSvc (MsgSvc::ERR     , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a204a95f57818c0f811933917a30eff45}{
\index{A3PE@{A3PE}!error@{error}}
\index{error@{error}!A3PE@{A3PE}}
\subsubsection[{error}]{\setlength{\rightskip}{0pt plus 5cm}void Object::error (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a204a95f57818c0f811933917a30eff45}


Definition at line 40 of file Object.h.

References MsgSvc::ERR, Object::m\_\-log, Object::m\_\-name, and MsgSvc::msgSvc().

Referenced by ICECALv3::checkChNumber(), clockDivision(), NI6008::cmd(), enableStorage(), A3PE\_\-BitFlip::execute(), export\_\-obj(), fifoDepth(), fifoLatency(), FEB\_\-v1::gbtStatus(), Register::getBit(), MSOxxxx::getStatistics(), SpecsMaster::init(), NI6008::init(), UsbFTMLInterface::init(), UsbFTInterface::init(), latencyAX(), lengthAX(), nTrigger(), MSOxxxx::open(), ICECALv3::parseParameterList(), pipeline(), UsbFTMLInterface::read(), UsbFTInterface::read(), MSOxxxx::recv(), reset(), MSOxxxx::send(), setAddFromAXRam(), setAddToAXRam(), ICECALv3::setAnalogCh(), setAXRamUsb(), Register::setBit(), setClockDivision(), setFifoDepth(), setFifoLatency(), setLatencyAX(), setLengthAX(), setNTrigger(), setPipeline(), setReadPatternFifoUsb(), setReadToAXRamUsb(), setReadTriggerFifoUsb(), setSoftwareTrigger(), setTriggerDelay(), setTriggerRate(), setWriteFromAXRamUsb(), setWriteStorageFifoUsb(), ICECALv3::spiFERTest(), ICECALv3::spiWriteSafe(), startSequenceAX(), triggerDelay(), triggerRate(), UsbFTMLInterface::usbRead(), UsbFTInterface::usbRead(), UsbFTMLInterface::usbReadU16(), UsbFTInterface::usbReadU16(), UsbFTMLInterface::usbReadU32(), UsbFTInterface::usbReadU32(), UsbFTMLInterface::usbReadU8(), UsbFTInterface::usbReadU8(), UsbFTMLInterface::usbWrite(), UsbFTInterface::usbWrite(), UsbFTMLInterface::usbWriteRead(), UsbFTInterface::usbWriteRead(), UsbFTMLInterface::usbWriteU16(), UsbFTInterface::usbWriteU16(), UsbFTMLInterface::usbWriteU32(), UsbFTInterface::usbWriteU32(), UsbFTMLInterface::usbWriteU8(), UsbFTInterface::usbWriteU8(), UsbFTMLInterface::write(), and UsbFTInterface::write().


\begin{DoxyCode}
40 { m_log.msgSvc (MsgSvc::ERR     , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classObject_ae62acd3d09f716220f75f252dc38bc9a}{
\index{A3PE@{A3PE}!fatal@{fatal}}
\index{fatal@{fatal}!A3PE@{A3PE}}
\subsubsection[{fatal}]{\setlength{\rightskip}{0pt plus 5cm}void Object::fatal (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_ae62acd3d09f716220f75f252dc38bc9a}


Definition at line 49 of file Object.h.

References MsgSvc::FATAL, Object::m\_\-log, and MsgSvc::msgSvc().


\begin{DoxyCode}
49 { m_log.msgSvc (MsgSvc::FATAL   , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_aad5a16aac7516ce65bd5ec02ab07fc80}{
\index{A3PE@{A3PE}!fatal@{fatal}}
\index{fatal@{fatal}!A3PE@{A3PE}}
\subsubsection[{fatal}]{\setlength{\rightskip}{0pt plus 5cm}void Object::fatal (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_aad5a16aac7516ce65bd5ec02ab07fc80}


Definition at line 41 of file Object.h.

References MsgSvc::FATAL, Object::m\_\-log, Object::m\_\-name, and MsgSvc::msgSvc().

Referenced by export\_\-obj(), SpecsSlave::init(), UsbSpiBus::init(), UsbI2cBus::init(), IOobject::init(), UsbMLSpiBus::init(), UsbMLI2cBus::init(), UsbFTMLInterface::init(), UsbFTInterface::init(), and Element::setConnection().


\begin{DoxyCode}
41 { m_log.msgSvc (MsgSvc::FATAL   , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classA3PE_a8bb523e4a7a5dbb6ab3c5549ebf6db86}{
\index{A3PE@{A3PE}!fifoDepth@{fifoDepth}}
\index{fifoDepth@{fifoDepth}!A3PE@{A3PE}}
\subsubsection[{fifoDepth}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int A3PE::fifoDepth ()}}
\label{classA3PE_a8bb523e4a7a5dbb6ab3c5549ebf6db86}


Definition at line 631 of file A3PE.cpp.

References shell::data(), IOdata::dataU16(), Object::error(), IOobject::io(), StatusCode::isFailure(), m\_\-writeLengthFifoReg, Object::name(), and IOobject::read().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), dumpStorage(), StorageFifo::initialize(), and loadStorage().


\begin{DoxyCode}
631                             {
632   if (m_writeLengthFifoReg->read().isFailure()){
633     error("Cannot read writeLengthFifo register "+m_writeLengthFifoReg->name(),
634         "Register::setFifoDepth");
635     return 0;
636   }
637   unsigned short data=m_writeLengthFifoReg->io()->dataU16()[0];
638   return (data&511);   
639 }
\end{DoxyCode}
\hypertarget{classA3PE_a7f6959a6a38c16fa6609560827413764}{
\index{A3PE@{A3PE}!fifoLatency@{fifoLatency}}
\index{fifoLatency@{fifoLatency}!A3PE@{A3PE}}
\subsubsection[{fifoLatency}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int A3PE::fifoLatency ()}}
\label{classA3PE_a7f6959a6a38c16fa6609560827413764}


Definition at line 599 of file A3PE.cpp.

References shell::data(), IOdata::dataU16(), Object::error(), IOobject::io(), StatusCode::isFailure(), m\_\-latencyReg, Object::name(), and IOobject::read().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
599                               {
600   if (m_latencyReg->read().isFailure()){
601     error("Cannot read Latency register "+m_latencyReg->name(),
602         "Register::setFifoLatency");
603     return 0;
604   }
605   unsigned short data=m_latencyReg->io()->dataU16()[0];
606   return (data&65535);   
607 }
\end{DoxyCode}
\hypertarget{classA3PE_a7c9026a74c1954b2d250be05fbc1c8c5}{
\index{A3PE@{A3PE}!fromAXRam@{fromAXRam}}
\index{fromAXRam@{fromAXRam}!A3PE@{A3PE}}
\subsubsection[{fromAXRam}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ A3PE::fromAXRam ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_a7c9026a74c1954b2d250be05fbc1c8c5}


Definition at line 552 of file A3PE.h.

References m\_\-fromAXRam.

Referenced by BOOST\_\-PYTHON\_\-MODULE(), dumpFromAX(), A3PE\_\-BitFlip::initialize(), and loadFromAX().


\begin{DoxyCode}
552                   {
553     return m_fromAXRam;
554   }
\end{DoxyCode}
\hypertarget{classA3PE_aad21357e25e3d4e2bed779040de52e13}{
\index{A3PE@{A3PE}!fromAXRamPtrReg@{fromAXRamPtrReg}}
\index{fromAXRamPtrReg@{fromAXRamPtrReg}!A3PE@{A3PE}}
\subsubsection[{fromAXRamPtrReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ A3PE::fromAXRamPtrReg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_aad21357e25e3d4e2bed779040de52e13}


Definition at line 560 of file A3PE.h.

References m\_\-fromAXRamPtr.


\begin{DoxyCode}
560                              {
561     return m_fromAXRamPtr;
562   }
\end{DoxyCode}
\hypertarget{classA3PE_a0b2fabe7e7941f33de210d9385b7afce}{
\index{A3PE@{A3PE}!fromAXReg@{fromAXReg}}
\index{fromAXReg@{fromAXReg}!A3PE@{A3PE}}
\subsubsection[{fromAXReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ A3PE::fromAXReg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_a0b2fabe7e7941f33de210d9385b7afce}


Definition at line 528 of file A3PE.h.

References m\_\-fromAXReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
528                        {
529     return m_fromAXReg;
530   }
\end{DoxyCode}
\hypertarget{classHierarchy_a255174fe4d316d2a3f430dcb9dab29f1}{
\index{A3PE@{A3PE}!hasChildren@{hasChildren}}
\index{hasChildren@{hasChildren}!A3PE@{A3PE}}
\subsubsection[{hasChildren}]{\setlength{\rightskip}{0pt plus 5cm}bool Hierarchy::hasChildren ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a255174fe4d316d2a3f430dcb9dab29f1}


Definition at line 303 of file Hierarchy.cpp.

References Hierarchy::m\_\-children.

Referenced by export\_\-obj().


\begin{DoxyCode}
303                               {
304   return ( m_children.size()>0 );
305 }
\end{DoxyCode}
\hypertarget{classA3PE_ae495a413cc26d31321b31942ebef1bfa}{
\index{A3PE@{A3PE}!help@{help}}
\index{help@{help}!A3PE@{A3PE}}
\subsubsection[{help}]{\setlength{\rightskip}{0pt plus 5cm}void A3PE::help ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classA3PE_ae495a413cc26d31321b31942ebef1bfa}
printout help for the \hyperlink{namespaceelement}{element} 

Implements \hyperlink{classElement_a32c0de27acb08e17251cef88c3e9303a}{Element}.

Definition at line 208 of file A3PE.h.

References Object::info(), and Object::name().


\begin{DoxyCode}
208 { info("A3PE "+name()+". No help.","A3PE::help"); };
\end{DoxyCode}
\hypertarget{classObject_af99145335cc61ff6e2798ea17db009d2}{
\index{A3PE@{A3PE}!id@{id}}
\index{id@{id}!A3PE@{A3PE}}
\subsubsection[{id}]{\setlength{\rightskip}{0pt plus 5cm}unsigned char Object::id ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_af99145335cc61ff6e2798ea17db009d2}


Reimplemented in \hyperlink{classMSOxxxx_a0f14b23d31d8e7647184e99a89600cc3}{MSOxxxx}.

Definition at line 30 of file Object.h.

References Object::m\_\-id.

Referenced by export\_\-obj().


\begin{DoxyCode}
30 { return m_id;         } //< Get Object m_id 
\end{DoxyCode}
\hypertarget{classObject_a1ca123253dfd30fc28b156f521dcbdae}{
\index{A3PE@{A3PE}!info@{info}}
\index{info@{info}!A3PE@{A3PE}}
\subsubsection[{info}]{\setlength{\rightskip}{0pt plus 5cm}void Object::info (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a1ca123253dfd30fc28b156f521dcbdae}


Definition at line 46 of file Object.h.

References MsgSvc::INFO, Object::m\_\-log, and MsgSvc::msgSvc().


\begin{DoxyCode}
46 { m_log.msgSvc (MsgSvc::INFO    , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a644fd329ea4cb85f54fa6846484b84a8}{
\index{A3PE@{A3PE}!info@{info}}
\index{info@{info}!A3PE@{A3PE}}
\subsubsection[{info}]{\setlength{\rightskip}{0pt plus 5cm}void Object::info (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a644fd329ea4cb85f54fa6846484b84a8}


Definition at line 38 of file Object.h.

References MsgSvc::INFO, Object::m\_\-log, Object::m\_\-name, and MsgSvc::msgSvc().

Referenced by NI6008::addDevice(), ICECALv3::bxidResynchStatus(), FEB\_\-v1::calibCte(), checkCmd(), Hierarchy::clear(), FEB\_\-v1::clock80MHzFallingEdge(), FEB\_\-v1::clockFallingEdge(), UsbFTMLInterface::close(), UsbFTInterface::close(), MSOxxxx::closeConnection(), Processus::closeRootFile(), SpecsMezzanine::cmdline(), Server::cmdline(), SpecsSlave::detect(), FEB\_\-v1::disableSubtract(), IOdata::dump(), dumpFromAX(), dumpPattern(), dumpStorage(), dumpToAX(), dumpTrigger(), Processus::endProcessing(), PhaserRampExec::execute(), export\_\-obj(), PhaserRampExec::finalize(), FEB\_\-v1::gain4(), FEB\_\-v1::gbt80MHzClkEport(), FEB\_\-v1::gbtDataPath(), FEB\_\-v1::gbtDLLEport(), FEB\_\-v1::gbtDLLReset(), FEB\_\-v1::gbtEnableEport(), FEB\_\-v1::gbtMode(), FEB\_\-v1::gbtStatus(), FEB\_\-v1::gbtTermEport(), FEB\_\-v1::gbtTrackMode(), ICECALv3::getAnalogCh(), ICECALv3::getDelayLineCh(), ICECALv3::getMainReg(), FEB\_\-v1::globalPseudoPMEnable(), SpecsMezzanine::help(), SpecsMaster::help(), SpecsGlue::help(), SpecsParallelBus::help(), SpecsInterface::help(), NI6008::help(), Computer::help(), UsbSpiBus::help(), UsbI2cBus::help(), RAM::help(), IOobject::help(), UsbMLSpiBus::help(), UsbMLI2cBus::help(), UsbFTMLInterface::help(), SeqPGA::help(), ICPhaser::help(), FePGA::help(), FEB\_\-v1::help(), CU\_\-v1::help(), UsbFTInterface::help(), Proto40MHz\_\-v1::help(), help(), Phaser::help(), Croc::help(), MSOxxxx::help(), LSDelayChipV1::help(), ICECALv3::help(), MSOxxxx::id(), SpecsSlave::init(), SpecsMaster::init(), SpecsParallelBus::init(), SpecsInterface::init(), NI6008::init(), Computer::init(), UsbFTMLInterface::init(), UsbFTInterface::init(), Croc::init(), CurrentMeasurement::initialize(), ADCMeasurement::initialize(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), PhaserRampExec::initialize(), FEB\_\-v1::injectModeFE(), isInt(), FEB\_\-v1::latency(), FEB\_\-v1::latencyLLT(), loadFromAX(), Application::loadHistoryFile(), loadPattern(), loadStorage(), loadToAX(), loadTrigger(), Application::loop(), FEB\_\-v1::maskLLT(), Application::network(), FEB\_\-v1::oldSubtract(), MSOxxxx::open(), Processus::openRootFile(), Data::print(), FEB\_\-v1::probeEnable(), ProcDataBase::ProcDataBase(), FEB\_\-v1::pseudoADCEnable(), FEB\_\-v1::pseudoPMEnable(), UsbSpiBus::read(), UsbFTMLInterface::read(), FEB\_\-v1::readFifoInjectFE(), FEB\_\-v1::readFifoLLT(), FEB\_\-v1::readFifoLLTFE(), FEB\_\-v1::readFifoSpyFE(), MSOxxxx::recv(), SpecsMaster::reset(), SpecsParallelBus::reset(), SpecsInterface::reset(), NI6008::reset(), Computer::reset(), UsbSpiBus::reset(), UsbI2cBus::reset(), UsbMLSpiBus::reset(), UsbMLI2cBus::reset(), UsbFTMLInterface::reset(), SeqPGA::reset(), FePGA::reset(), UsbFTInterface::reset(), reset(), Croc::reset(), resetAcquisitionWriteCounter(), FEB\_\-v1::resetFE(), resetFE(), FEB\_\-v1::resetFifoInjectFE(), resetFromAXRam(), SpecsSlave::resetInternal(), resetLatencyCounter(), resetPatternFifo(), resetSequenceFromToAX(), resetSPI(), resetStorageFifo(), resetToAXRam(), resetTriggerFifo(), FePGA::resetUsb(), resetUsbPhasers(), MSOxxxx::send(), Server::Server(), Application::server(), FEB\_\-v1::setCalibCte(), FEB\_\-v1::setClock80MHzFallingEdge(), setClockDivision(), FEB\_\-v1::setClockFallingEdge(), UsbSpiBus::setDataLength(), FEB\_\-v1::setDisableSubtract(), setEnableADC(), setFifoDepth(), setFifoLatency(), FEB\_\-v1::setGain4(), FEB\_\-v1::setGbt80MHzClkEport(), FEB\_\-v1::setGbtClockStrength(), FEB\_\-v1::setGbtDataPath(), FEB\_\-v1::setGbtDLLEport(), FEB\_\-v1::setGbtEnableEport(), FEB\_\-v1::setGbtMode(), FEB\_\-v1::setGbtTermEport(), FEB\_\-v1::setGbtTrackMode(), FEB\_\-v1::setGlobalPseudoPMEnable(), FEB\_\-v1::setInjectModeFE(), setInternalAXSequence(), FEB\_\-v1::setLatency(), setNTrigger(), FEB\_\-v1::setOldSubtract(), FEB\_\-v1::setOutputEport(), ICPhaser::setPhase(), Phaser::setPhase(), setPipeline(), FEB\_\-v1::setProbeEnable(), FEB\_\-v1::setPseudoADCEnable(), FEB\_\-v1::setPseudoPMEnable(), setReadPatternFifoUsb(), setReadTriggerFifoUsb(), setSoftwareTrigger(), FEB\_\-v1::setSpareForTrigEnable(), FEB\_\-v1::setSpyModeFE(), FEB\_\-v1::setThreshold(), setTriggerDelay(), setTriggerRate(), setWriteStorageFifoUsb(), LSDelayChipV1::showConfig(), FEB\_\-v1::spareForTrigEnable(), SpecsI2c::SpecsI2c(), ICECALv3::spiFERTest(), FEB\_\-v1::spyModeFE(), FEB\_\-v1::spyModeSeq(), Server::start(), Processus::startProcessing(), FEB\_\-v1::statusRegister(), FEB\_\-v1::stopInjLoop(), Application::svcRunning(), Application::terminate(), FePGA::testSequence(), FEB\_\-v1::threshold(), Hierarchy::tree(), SpecsParallelBus::update(), SpecsInterface::update(), NI6008::update(), Computer::update(), UsbSpiBus::update(), UsbI2cBus::update(), UsbMLSpiBus::update(), UsbMLI2cBus::update(), UsbFTMLInterface::update(), FEB\_\-v1::update(), CU\_\-v1::update(), UsbFTInterface::update(), Proto40MHz\_\-v1::update(), Croc::update(), UsbFTInterface::UsbFTInterface(), UsbFTMLInterface::UsbFTMLInterface(), ICECALv3::version(), UsbSpiBus::write(), FEB\_\-v1::writeDataFifoInjectFE(), FEB\_\-v1::writeFifoInjectFE(), and NI6008::$\sim$NI6008().


\begin{DoxyCode}
38 { m_log.msgSvc (MsgSvc::INFO    , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classA3PE_abe07bae8ce2f32926b7258f269ae655e}{
\index{A3PE@{A3PE}!init@{init}}
\index{init@{init}!A3PE@{A3PE}}
\subsubsection[{init}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::init ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classA3PE_abe07bae8ce2f32926b7258f269ae655e}
init the component

\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Implements \hyperlink{classElement_af42754b5cabc198869222725218d695c}{Element}.

Definition at line 214 of file A3PE.h.

References StatusCode::SUCCESS.


\begin{DoxyCode}
214                     {
215     return StatusCode::SUCCESS;
216   };
\end{DoxyCode}
\hypertarget{classA3PE_a4b9cf42bdd0a14e48807faa0956c59bd}{
\index{A3PE@{A3PE}!internalAXSequence@{internalAXSequence}}
\index{internalAXSequence@{internalAXSequence}!A3PE@{A3PE}}
\subsubsection[{internalAXSequence}]{\setlength{\rightskip}{0pt plus 5cm}bool A3PE::internalAXSequence ()}}
\label{classA3PE_a4b9cf42bdd0a14e48807faa0956c59bd}


Definition at line 285 of file A3PE.cpp.

References Object::debug(), Register::getBit(), and m\_\-setupReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE(), and A3PE\_\-BitFlip::initialize().


\begin{DoxyCode}
285                              {
286   debug("Get fpga loop mode","A3PE::internalAXSequence");
287   return m_setupReg->getBit(12);
288 }
\end{DoxyCode}
\hypertarget{classAttrib_a704f26af560909ad22065083bb7d4c34}{
\index{A3PE@{A3PE}!is@{is}}
\index{is@{is}!A3PE@{A3PE}}
\subsubsection[{is}]{\setlength{\rightskip}{0pt plus 5cm}bool Attrib::is (int {\em attribut})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classAttrib_a704f26af560909ad22065083bb7d4c34}
Test for an attribut 

Definition at line 50 of file Attrib.h.

References Attrib::m\_\-attributs.

Referenced by export\_\-obj(), and Element::setConnection().


\begin{DoxyCode}
51   {
52     std::vector<int>::const_iterator iter ;
53     for ( iter  = m_attributs.begin() ;
54           iter != m_attributs.end()   ;
55           ++iter ) {
56       if ( attribut == (*iter) ) {
57         return true;
58       }
59     }
60     return false;
61   }
\end{DoxyCode}
\hypertarget{classA3PE_ab5970721a8172ae57b3da68040f58199}{
\index{A3PE@{A3PE}!latencyAX@{latencyAX}}
\index{latencyAX@{latencyAX}!A3PE@{A3PE}}
\subsubsection[{latencyAX}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int A3PE::latencyAX ()}}
\label{classA3PE_ab5970721a8172ae57b3da68040f58199}


Definition at line 348 of file A3PE.cpp.

References shell::data(), IOdata::dataU32(), Object::error(), IOobject::io(), StatusCode::isFailure(), m\_\-latencyAX, Object::name(), and IOobject::read().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), and A3PE\_\-BitFlip::initialize().


\begin{DoxyCode}
348                             {
349   if (m_latencyAX->read().isFailure()){
350     error("Cannot read Latency AX register "+m_latencyAX->name(),
351         "A3PE::latencyAX");
352     return 0;
353   }
354   unsigned long int data=m_latencyAX->io()->dataU32()[0];
355   return (data&0xffffff);
356   return 0;
357 }
\end{DoxyCode}
\hypertarget{classA3PE_a42dad20d5a1482431e73c64250b76185}{
\index{A3PE@{A3PE}!latencyReg@{latencyReg}}
\index{latencyReg@{latencyReg}!A3PE@{A3PE}}
\subsubsection[{latencyReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ A3PE::latencyReg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_a42dad20d5a1482431e73c64250b76185}


Definition at line 504 of file A3PE.h.

References m\_\-latencyReg.


\begin{DoxyCode}
504                         {
505     return m_latencyReg;
506   }
\end{DoxyCode}
\hypertarget{classA3PE_acb95104d817db2e4f97e250f7e45b43d}{
\index{A3PE@{A3PE}!lengthAX@{lengthAX}}
\index{lengthAX@{lengthAX}!A3PE@{A3PE}}
\subsubsection[{lengthAX}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int A3PE::lengthAX ()}}
\label{classA3PE_acb95104d817db2e4f97e250f7e45b43d}


Definition at line 338 of file A3PE.cpp.

References shell::data(), IOdata::dataU16(), Object::error(), IOobject::io(), StatusCode::isFailure(), m\_\-lengthAX, Object::name(), and IOobject::read().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), dumpFromAX(), and A3PE\_\-BitFlip::initialize().


\begin{DoxyCode}
338                            {
339   if (m_lengthAX->read().isFailure()){
340     error("Cannot read Length AX register "+m_lengthAX->name(),
341         "A3PE::lengthAX");
342     return 0;
343   }
344   unsigned long int data=m_lengthAX->io()->dataU16()[0];
345   return (data&0xffff);
346 }
\end{DoxyCode}
\hypertarget{classA3PE_a65235f7d42e8f7fb6056f5629545d2aa}{
\index{A3PE@{A3PE}!loadFromAX@{loadFromAX}}
\index{loadFromAX@{loadFromAX}!A3PE@{A3PE}}
\subsubsection[{loadFromAX}]{\setlength{\rightskip}{0pt plus 5cm}void A3PE::loadFromAX (std::string {\em filename})}}
\label{classA3PE_a65235f7d42e8f7fb6056f5629545d2aa}


Definition at line 911 of file A3PE.cpp.

References shell::data(), IOdata::dataU8(), RAM::depth(), fromAXRam(), Object::info(), IOobject::io(), itos(), setAddFromAXRam(), setWriteFromAXRamUsb(), and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
911                                        {
912   setAddFromAXRam(0);
913   std::ifstream ifs(filename.c_str(),std::ifstream::in);
914   std::string s;
915   std::string comment;
916   std::istringstream instream;
917   U8* data=fromAXRam()->io()->dataU8();
918   int depth=fromAXRam()->depth();
919   int d=0;
920   int c0, c1, c2, c3;
921   while (getline(ifs, s) && d<depth) { // Reads line into s
922       instream.clear();     // Reset from possible previous errors.
923       instream.str(s);      // Use s as source of input.
924       instream>>std::ws;
925       if (!instream.eof()) {
926         instream >> comment;
927         if (comment==std::string("#")) {
928           info(s);
929         }
930         else {
931           instream.clear();     // Reset from possible previous errors.
932           instream.str(s);      // Use s as source of input.
933           instream>>c0>>c1>>c2>>c3;
934           info(itos(c0)+" "+itos(c1)+" "+itos(c2)+" "+itos(c3));
935           data[  4*d]=c0&0xff;
936           data[1+4*d]=c1&0xff;
937           data[2+4*d]=c2&0xff;
938           data[3+4*d]=c3&0xff;
939           d++;
940         }
941       }
942   }
943   ifs.close();
944   setWriteFromAXRamUsb(true);
945   fromAXRam()->write();
946   setWriteFromAXRamUsb(false);
947 }
\end{DoxyCode}
\hypertarget{classA3PE_a522cba0a4d976eec59222504af188fb2}{
\index{A3PE@{A3PE}!loadPattern@{loadPattern}}
\index{loadPattern@{loadPattern}!A3PE@{A3PE}}
\subsubsection[{loadPattern}]{\setlength{\rightskip}{0pt plus 5cm}void A3PE::loadPattern (std::string {\em filename})}}
\label{classA3PE_a522cba0a4d976eec59222504af188fb2}


Definition at line 747 of file A3PE.cpp.

References shell::data(), IOdata::dataU8(), RAM::depth(), Object::info(), IOobject::io(), itos(), patternRam(), and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
747                                         {
748   std::ifstream ifs(filename.c_str(),std::ifstream::in);
749   std::string s;
750   std::string comment;
751   std::istringstream instream;
752   U8* data=patternRam()->io()->dataU8();
753   int depth=patternRam()->depth();
754   int d=0;
755   int c0, c1, c2, c3, c4, c5, c6, c7;
756   while (getline(ifs, s) && d<depth) { // Reads line into s
757       instream.clear();     // Reset from possible previous errors.
758       instream.str(s);      // Use s as source of input.
759       instream>>std::ws;
760       if (!instream.eof()) {
761         instream >> comment;
762         if (comment==std::string("#")) {
763           info(s);
764         }
765         else {
766           instream.clear();     // Reset from possible previous errors.
767           instream.str(s);      // Use s as source of input.
768           instream>>c0>>c1>>c2>>c3>>c4>>c5>>c6>>c7;
769           info(itos(c0)+" "+itos(c1)+" "+itos(c2)+" "+itos(c3)
770               +" "+itos(c4)+" "+itos(c5)+" "+itos(c6)+" "+itos(c7));
771           data[   12*d]=(c0&0xff);
772           data[ 1+12*d]=((c0>>8)&0xf)+((c1<<4)&0xf0);
773           data[ 2+12*d]=((c1>>4)&0xff);
774           data[ 3+12*d]=(c2&0xff);
775           data[ 4+12*d]=((c2>>8)&0xf)+((c3<<4)&0xf0);
776           data[ 5+12*d]=((c3>>4)&0xff);
777           data[ 6+12*d]=(c4&0xff);
778           data[ 7+12*d]=((c4>>8)&0xf)+((c5<<4)&0xf0);
779           data[ 8+12*d]=((c5>>4)&0xff);
780           data[ 9+12*d]=(c6&0xff);
781           data[10+12*d]=((c6>>8)&0xf)+((c7<<4)&0xf0);
782           data[11+12*d]=((c7>>4)&0xff);
783           d++;
784         }
785       }
786   }
787   ifs.close();
788   patternRam()->write();
789 }
\end{DoxyCode}
\hypertarget{classA3PE_a8bd4a7a5dd8219f93386756c24a0f0b5}{
\index{A3PE@{A3PE}!loadStorage@{loadStorage}}
\index{loadStorage@{loadStorage}!A3PE@{A3PE}}
\subsubsection[{loadStorage}]{\setlength{\rightskip}{0pt plus 5cm}void A3PE::loadStorage (std::string {\em filename})}}
\label{classA3PE_a8bd4a7a5dd8219f93386756c24a0f0b5}


Definition at line 670 of file A3PE.cpp.

References shell::data(), IOdata::dataU8(), fifoDepth(), Object::info(), IOobject::io(), itos(), setWriteStorageFifoUsb(), storageRam(), and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
670                                         {
671   std::ifstream ifs(filename.c_str(),std::ifstream::in);
672   std::string s;
673   std::string comment;
674   std::istringstream instream;
675   U8* data=storageRam()->io()->dataU8();
676   int depth=fifoDepth();
677   int d=0;
678   int c0, c1, c2, c3, c4, c5, c6, c7;
679   while (getline(ifs, s) && d<depth) { // Reads line into s
680       instream.clear();     // Reset from possible previous errors.
681       instream.str(s);      // Use s as source of input.
682       instream>>std::ws;
683       if (!instream.eof()) {
684         instream >> comment;
685         if (comment==std::string("#")) {
686           info(s);
687         }
688         else {
689           instream.clear();     // Reset from possible previous errors.
690           instream.str(s);      // Use s as source of input.
691           instream>>c0>>c1>>c2>>c3>>c4>>c5>>c6>>c7;
692           info(itos(c0)+" "+itos(c1)+" "+itos(c2)+" "+itos(c3)
693               +" "+itos(c4)+" "+itos(c5)+" "+itos(c6)+" "+itos(c7));
694           data[   12*d]=(c0&0xff);
695           data[ 1+12*d]=((c0>>8)&0xf)+((c1<<4)&0xf0);
696           data[ 2+12*d]=((c1>>4)&0xff);
697           data[ 3+12*d]=(c2&0xff);
698           data[ 4+12*d]=((c2>>8)&0xf)+((c3<<4)&0xf0);
699           data[ 5+12*d]=((c3>>4)&0xff);
700           data[ 6+12*d]=(c4&0xff);
701           data[ 7+12*d]=((c4>>8)&0xf)+((c5<<4)&0xf0);
702           data[ 8+12*d]=((c5>>4)&0xff);
703           data[ 9+12*d]=(c6&0xff);
704           data[10+12*d]=((c6>>8)&0xf)+((c7<<4)&0xf0);
705           data[11+12*d]=((c7>>4)&0xff);
706           d++;
707         }
708       }
709   }
710   ifs.close();
711   setWriteStorageFifoUsb(true);
712   storageRam()->write();
713   setWriteStorageFifoUsb(false);
714 }
\end{DoxyCode}
\hypertarget{classA3PE_a40017b4138705690f8b04e336a7ffcdf}{
\index{A3PE@{A3PE}!loadToAX@{loadToAX}}
\index{loadToAX@{loadToAX}!A3PE@{A3PE}}
\subsubsection[{loadToAX}]{\setlength{\rightskip}{0pt plus 5cm}void A3PE::loadToAX (std::string {\em filename})}}
\label{classA3PE_a40017b4138705690f8b04e336a7ffcdf}


Definition at line 858 of file A3PE.cpp.

References shell::data(), IOdata::dataU8(), RAM::depth(), Object::info(), IOobject::io(), itos(), setAddToAXRam(), setAXRamUsb(), toAXRam(), and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), and A3PE\_\-BitFlip::initialize().


\begin{DoxyCode}
858                                      {
859   setAXRamUsb(true);
860   setAddToAXRam(0);
861   info("loadtoax="+filename);
862   std::ifstream ifs(filename.c_str(),std::ifstream::in);
863   std::string s;
864   std::string comment;
865   std::istringstream instream;
866   U8* data=toAXRam()->io()->dataU8();
867   int depth=toAXRam()->depth();
868   int d=0;
869   int c0, c1, c2, c3;
870   while (getline(ifs, s) && d<depth) { // Reads line into s
871       instream.clear();     // Reset from possible previous errors.
872       instream.str(s);      // Use s as source of input.
873       instream>>std::ws;
874       if (!instream.eof()) {
875         instream >> comment;
876         if (comment==std::string("#")) {
877           info(s);
878         }
879         else {
880           instream.clear();     // Reset from possible previous errors.
881           instream.str(s);      // Use s as source of input.
882           instream>>c0>>c1>>c2>>c3;
883           info(itos(c0)+" "+itos(c1)+" "+itos(c2)+" "+itos(c3));
884           data[  4*d]=c0&0xff;
885           data[1+4*d]=c1&0xff;
886           data[2+4*d]=c2&0xff;
887           data[3+4*d]=c3&0xff;
888           d++;
889         }
890       }
891   }
892   ifs.close();
893   toAXRam()->write();
894 }
\end{DoxyCode}
\hypertarget{classA3PE_a34a9499a0d9065a1b5772880d7e8d5c4}{
\index{A3PE@{A3PE}!loadTrigger@{loadTrigger}}
\index{loadTrigger@{loadTrigger}!A3PE@{A3PE}}
\subsubsection[{loadTrigger}]{\setlength{\rightskip}{0pt plus 5cm}void A3PE::loadTrigger (std::string {\em filename})}}
\label{classA3PE_a34a9499a0d9065a1b5772880d7e8d5c4}


Definition at line 809 of file A3PE.cpp.

References shell::data(), IOdata::dataU8(), RAM::depth(), Object::info(), IOobject::io(), itos(), triggerRam(), Object::warning(), and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
809                                         {
810   std::ifstream ifs(filename.c_str(),std::ifstream::in);
811   std::string s;
812   std::string comment;
813   std::istringstream instream;
814   U8* data=triggerRam()->io()->dataU8();
815   int depth=triggerRam()->depth();
816   int d=0;
817   int c0, c1, c2, c3, c4, c5, c6, c7;
818   while (getline(ifs, s) && d<depth) { // Reads line into s
819       instream.clear();     // Reset from possible previous errors.
820       instream.str(s);      // Use s as source of input.
821       instream>>std::ws;
822       if (!instream.eof()) {
823         instream >> comment;
824         if (comment==std::string("#")) {
825           info(s);
826         }
827         else {
828           instream.clear();     // Reset from possible previous errors.
829           instream.str(s);      // Use s as source of input.
830           instream>>c0>>c1>>c2>>c3>>c4>>c5>>c6>>c7;
831           info(itos(c0)+" "+itos(c1)+" "+itos(c2)+" "+itos(c3)
832               +" "+itos(c4)+" "+itos(c5)+" "+itos(c6)+" "+itos(c7));
833           data[d]=c0+((c1&0x1)<<1)+((c2&0x1)<<2)+((c3&0x1)<<3)+
834               ((c4&0x1)<<4)+((c5&0x1)<<5)+((c6&0x1)<<6)+((c7&0x1)<<7);
835           warning(itos(d)+" => "+itos(data[d]));
836           d++;
837         }
838       }
839   }
840   ifs.close();
841   triggerRam()->write();
842 }
\end{DoxyCode}
\hypertarget{classObject_ac5d59299273cee27aacf7de00d2e7034}{
\index{A3PE@{A3PE}!msg@{msg}}
\index{msg@{msg}!A3PE@{A3PE}}
\subsubsection[{msg}]{\setlength{\rightskip}{0pt plus 5cm}void Object::msg (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_ac5d59299273cee27aacf7de00d2e7034}


Definition at line 43 of file Object.h.

References Object::m\_\-log, MsgSvc::msgSvc(), and MsgSvc::NONE.


\begin{DoxyCode}
43 { m_log.msgSvc (MsgSvc::NONE    , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a58b2d0618c2d08cf2383012611528d97}{
\index{A3PE@{A3PE}!msg@{msg}}
\index{msg@{msg}!A3PE@{A3PE}}
\subsubsection[{msg}]{\setlength{\rightskip}{0pt plus 5cm}void Object::msg (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a58b2d0618c2d08cf2383012611528d97}


Definition at line 35 of file Object.h.

References Object::m\_\-log, Object::m\_\-name, MsgSvc::msgSvc(), and MsgSvc::NONE.

Referenced by export\_\-obj().


\begin{DoxyCode}
35 { m_log.msgSvc (MsgSvc::NONE    , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classObject_a3f9d5537ebce0c0f2bf6ae4d92426f3c}{
\index{A3PE@{A3PE}!msgSvc@{msgSvc}}
\index{msgSvc@{msgSvc}!A3PE@{A3PE}}
\subsubsection[{msgSvc}]{\setlength{\rightskip}{0pt plus 5cm}void Object::msgSvc (int {\em level}, \/  std::string {\em msg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a3f9d5537ebce0c0f2bf6ae4d92426f3c}


Definition at line 33 of file Object.h.

References Object::m\_\-log, and MsgSvc::msgSvc().

Referenced by Application::banner(), export\_\-obj(), SpecsMezzanine::help(), DCU::readMode(), DCU::setHIR(), DCU::setLIR(), and Hierarchy::tree().


\begin{DoxyCode}
33 { m_log.msgSvc ( (MsgSvc::MsgLevel)(level), msg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a975e888d50bfcbffda2c86368332a5cd}{
\index{A3PE@{A3PE}!name@{name}}
\index{name@{name}!A3PE@{A3PE}}
\subsubsection[{name}]{\setlength{\rightskip}{0pt plus 5cm}std::string Object::name () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a975e888d50bfcbffda2c86368332a5cd}


Definition at line 28 of file Object.h.

References Object::m\_\-name.

Referenced by SpecsMezzanine::addBus(), Hierarchy::addChild(), SpecsSlave::addI2c(), Hierarchy::child(), Hierarchy::childTyped(), Hierarchy::clear(), clockDivision(), UsbFTMLInterface::close(), UsbFTInterface::close(), Element::connection(), SpecsSlave::detect(), IOdata::dump(), enableStorage(), export\_\-obj(), export\_\-proc(), fifoDepth(), fifoLatency(), Register::getBit(), SpecsParallelBus::help(), SpecsInterface::help(), NI6008::help(), Computer::help(), UsbSpiBus::help(), UsbI2cBus::help(), RAM::help(), IOobject::help(), UsbMLSpiBus::help(), UsbMLI2cBus::help(), UsbFTMLInterface::help(), SeqPGA::help(), ICPhaser::help(), FePGA::help(), FEB\_\-v1::help(), CU\_\-v1::help(), UsbFTInterface::help(), Proto40MHz\_\-v1::help(), help(), Phaser::help(), Croc::help(), MSOxxxx::help(), LSDelayChipV1::help(), ICECALv3::help(), SpecsSlave::init(), SpecsMaster::init(), SpecsParallelBus::init(), SpecsInterface::init(), NI6008::init(), Computer::init(), UsbFTMLInterface::init(), UsbFTInterface::init(), Croc::init(), CurrentMeasurement::initialize(), ADCMeasurement::initialize(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), PhaserRampExec::initialize(), latencyAX(), lengthAX(), Application::network(), nTrigger(), Processus::openRootFile(), Hierarchy::path(), Hierarchy::pathTyped(), pipeline(), ICPhaser::read(), Phaser::read(), SpecsSlave::reset(), SpecsMaster::reset(), SpecsParallelBus::reset(), SpecsInterface::reset(), NI6008::reset(), Computer::reset(), UsbSpiBus::reset(), UsbI2cBus::reset(), UsbMLSpiBus::reset(), UsbMLI2cBus::reset(), UsbFTMLInterface::reset(), FEB\_\-v1::reset(), CU\_\-v1::reset(), UsbFTInterface::reset(), Proto40MHz\_\-v1::reset(), reset(), Croc::reset(), SpecsSlave::resetInternal(), FEB\_\-v1::resetSpi(), setAddFromAXRam(), setAddToAXRam(), Register::setBit(), setClockDivision(), Application::setConfig(), Element::setConnection(), setFifoDepth(), setFifoLatency(), setLatencyAX(), setLengthAX(), setNTrigger(), setPipeline(), SpecsMaster::setSpeed(), setTriggerDelay(), setTriggerRate(), SpecsBus::SpecsBus(), SpecsI2c::SpecsI2c(), SpecsParallelBus::SpecsParallelBus(), Server::start(), Processus::startProcessing(), Processus::storage(), Application::terminate(), Hierarchy::tree(), triggerDelay(), triggerRate(), SpecsParallelBus::update(), SpecsInterface::update(), NI6008::update(), Computer::update(), UsbSpiBus::update(), UsbI2cBus::update(), UsbMLSpiBus::update(), UsbMLI2cBus::update(), UsbFTMLInterface::update(), FEB\_\-v1::update(), CU\_\-v1::update(), UsbFTInterface::update(), Proto40MHz\_\-v1::update(), Croc::update(), UsbFTMLInterface::usbReadU16(), UsbFTInterface::usbReadU16(), UsbFTMLInterface::usbReadU32(), UsbFTInterface::usbReadU32(), UsbFTMLInterface::usbReadU8(), UsbFTInterface::usbReadU8(), UsbFTMLInterface::usbWriteRead(), UsbFTInterface::usbWriteRead(), UsbFTMLInterface::usbWriteU16(), UsbFTInterface::usbWriteU16(), UsbFTMLInterface::usbWriteU32(), UsbFTInterface::usbWriteU32(), UsbFTMLInterface::usbWriteU8(), UsbFTInterface::usbWriteU8(), ICPhaser::write(), Phaser::write(), and Hierarchy::$\sim$Hierarchy().


\begin{DoxyCode}
28 { return m_name; } //< Get Object m_name
\end{DoxyCode}
\hypertarget{classA3PE_a3398fa3ce59a4b1b946e7b4ab4912580}{
\index{A3PE@{A3PE}!nTrigger@{nTrigger}}
\index{nTrigger@{nTrigger}!A3PE@{A3PE}}
\subsubsection[{nTrigger}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int A3PE::nTrigger ()}}
\label{classA3PE_a3398fa3ce59a4b1b946e7b4ab4912580}


Definition at line 568 of file A3PE.cpp.

References shell::data(), IOdata::dataU32(), Object::error(), IOobject::io(), StatusCode::isFailure(), m\_\-triggerReg, Object::name(), and IOobject::read().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
568                            {
569   if (m_triggerReg->read().isFailure()){
570     error("Cannot read Trigger register "+m_triggerReg->name(),
571         "Register::setNTrigger");
572     return 0;
573   }
574   unsigned long int data=m_triggerReg->io()->dataU32()[0];
575   return ((data>>24)&255);
576 }
\end{DoxyCode}
\hypertarget{classHierarchy_ab16e84de65fd84e14001a6cf941c8be4}{
\index{A3PE@{A3PE}!numberOfChildren@{numberOfChildren}}
\index{numberOfChildren@{numberOfChildren}!A3PE@{A3PE}}
\subsubsection[{numberOfChildren}]{\setlength{\rightskip}{0pt plus 5cm}unsigned long Hierarchy::numberOfChildren ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_ab16e84de65fd84e14001a6cf941c8be4}


Definition at line 125 of file Hierarchy.cpp.

References Hierarchy::m\_\-children.

Referenced by export\_\-obj().


\begin{DoxyCode}
125                                            {
126   return m_children.size();
127 }
\end{DoxyCode}
\hypertarget{classHierarchy_aee461dc930ce3871636ff87f075b1b83}{
\index{A3PE@{A3PE}!origin@{origin}}
\index{origin@{origin}!A3PE@{A3PE}}
\subsubsection[{origin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy}$\ast$ Hierarchy::origin ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classHierarchy_aee461dc930ce3871636ff87f075b1b83}


Definition at line 30 of file Hierarchy.h.

References Hierarchy::m\_\-origin.

Referenced by Hierarchy::child(), export\_\-obj(), and Hierarchy::setParent().


\begin{DoxyCode}
30 { return m_origin; }  //< Get the origin of the tree
\end{DoxyCode}
\hypertarget{classHierarchy_ad550588733bf75ac5c0fcfd7c8fd11a6}{
\index{A3PE@{A3PE}!parent@{parent}}
\index{parent@{parent}!A3PE@{A3PE}}
\subsubsection[{parent}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy} $\ast$ Hierarchy::parent (std::string {\em type})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_ad550588733bf75ac5c0fcfd7c8fd11a6}


Definition at line 327 of file Hierarchy.cpp.

References Hierarchy::parent(), and Object::type().


\begin{DoxyCode}
327                                             {
328   Hierarchy *parent = this->parent();
329   if ( 0 != parent){
330     if (parent->type().compare( type )==0) {
331       return parent;
332     }
333     else
334       return parent->parent( type );
335   }
336   else {
337     return (Hierarchy*)NULL;
338   }
339 }
\end{DoxyCode}
\hypertarget{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{
\index{A3PE@{A3PE}!parent@{parent}}
\index{parent@{parent}!A3PE@{A3PE}}
\subsubsection[{parent}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy}$\ast$ Hierarchy::parent ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}


Definition at line 28 of file Hierarchy.h.

References Hierarchy::m\_\-parent.

Referenced by Hierarchy::child(), Hierarchy::childTyped(), export\_\-obj(), UsbSpiBus::init(), UsbI2cBus::init(), IOobject::init(), UsbMLSpiBus::init(), UsbMLI2cBus::init(), Hierarchy::parent(), Hierarchy::path(), Hierarchy::pathTyped(), Element::setConnection(), Hierarchy::setParent(), SpecsInterface::specsMaster(), SpecsInterface::specsMasterDevice(), SpecsInterface::specsSlave(), SpecsInterface::specsSlaveDevice(), and Hierarchy::$\sim$Hierarchy().


\begin{DoxyCode}
28 { return m_parent; }  //< Get Hierarchy Parent
\end{DoxyCode}
\hypertarget{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{
\index{A3PE@{A3PE}!path@{path}}
\index{path@{path}!A3PE@{A3PE}}
\subsubsection[{path}]{\setlength{\rightskip}{0pt plus 5cm}std::string Hierarchy::path (std::string {\em str} = {\ttfamily std::string(\char`\"{}\char`\"{})})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}


Definition at line 344 of file Hierarchy.cpp.

References Hierarchy::m\_\-parent, Object::name(), Hierarchy::parent(), and Hierarchy::path().

Referenced by export\_\-obj(), Hierarchy::path(), UsbFTMLInterface::usbReadU16(), UsbFTMLInterface::usbReadU32(), UsbFTMLInterface::usbReadU8(), UsbFTMLInterface::usbWriteRead(), UsbFTMLInterface::usbWriteU16(), UsbFTMLInterface::usbWriteU32(), and UsbFTMLInterface::usbWriteU8().


\begin{DoxyCode}
344                                       {
345   str="/"+name()+str;
346   Hierarchy *m_parent=parent();
347   if (0!=m_parent){
348     return m_parent->path(str);
349   }
350   return str;
351 }
\end{DoxyCode}
\hypertarget{classHierarchy_a1efd56cd164d328d2002e53a10a19b8c}{
\index{A3PE@{A3PE}!pathTyped@{pathTyped}}
\index{pathTyped@{pathTyped}!A3PE@{A3PE}}
\subsubsection[{pathTyped}]{\setlength{\rightskip}{0pt plus 5cm}std::string Hierarchy::pathTyped (std::string {\em str} = {\ttfamily std::string(\char`\"{}\char`\"{})})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a1efd56cd164d328d2002e53a10a19b8c}


Definition at line 356 of file Hierarchy.cpp.

References Hierarchy::m\_\-parent, Object::name(), Hierarchy::parent(), Hierarchy::pathTyped(), and Object::type().

Referenced by export\_\-obj(), and Hierarchy::pathTyped().


\begin{DoxyCode}
356                                            {
357   Hierarchy *m_parent=parent();
358   if (0!=m_parent){
359     str="/"+name()+"["+type()+"]"+str;
360     return m_parent->pathTyped(str);
361   }
362   return str;
363 }
\end{DoxyCode}
\hypertarget{classA3PE_a94ef54086baa29f7f6638c13d8906e56}{
\index{A3PE@{A3PE}!patternRam@{patternRam}}
\index{patternRam@{patternRam}!A3PE@{A3PE}}
\subsubsection[{patternRam}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ A3PE::patternRam ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_a94ef54086baa29f7f6638c13d8906e56}


Definition at line 540 of file A3PE.h.

References m\_\-patternRam.

Referenced by BOOST\_\-PYTHON\_\-MODULE(), dumpPattern(), and loadPattern().


\begin{DoxyCode}
540                    {
541     return m_patternRam;
542   }
\end{DoxyCode}
\hypertarget{classA3PE_aeb22b2fcba4d14f234ad2d6dcef7948c}{
\index{A3PE@{A3PE}!pipeline@{pipeline}}
\index{pipeline@{pipeline}!A3PE@{A3PE}}
\subsubsection[{pipeline}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int A3PE::pipeline ()}}
\label{classA3PE_aeb22b2fcba4d14f234ad2d6dcef7948c}


Definition at line 307 of file A3PE.cpp.

References IOdata::dataU16(), Object::error(), IOobject::io(), StatusCode::isFailure(), m\_\-acqReg, Object::name(), and IOobject::read().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
307                            {
308   if (m_acqReg->read().isFailure()){
309     error("Cannot read acquisition register "+m_acqReg->name(),
310       "A3PE::pipeline");
311     return 0;
312   }
313   return (((m_acqReg->io()->dataU16()[0])>>6)&3);
314 }
\end{DoxyCode}
\hypertarget{classA3PE_a3bb47f43f9f98d8a0d825aadc04e5ab6}{
\index{A3PE@{A3PE}!readPatternFifoUsb@{readPatternFifoUsb}}
\index{readPatternFifoUsb@{readPatternFifoUsb}!A3PE@{A3PE}}
\subsubsection[{readPatternFifoUsb}]{\setlength{\rightskip}{0pt plus 5cm}bool A3PE::readPatternFifoUsb ()}}
\label{classA3PE_a3bb47f43f9f98d8a0d825aadc04e5ab6}


Definition at line 253 of file A3PE.cpp.

References Register::getBit(), and m\_\-setupReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
253                              {
254   if (m_setupReg->getBit(9)==1) return true;
255   return false;
256 }
\end{DoxyCode}
\hypertarget{classA3PE_af3152e461d446f442cfa7b69456ac276}{
\index{A3PE@{A3PE}!readToAXRamUsb@{readToAXRamUsb}}
\index{readToAXRamUsb@{readToAXRamUsb}!A3PE@{A3PE}}
\subsubsection[{readToAXRamUsb}]{\setlength{\rightskip}{0pt plus 5cm}bool A3PE::readToAXRamUsb ()}}
\label{classA3PE_af3152e461d446f442cfa7b69456ac276}


Definition at line 272 of file A3PE.cpp.

References Register::getBit(), and m\_\-setupReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
272                          {
273   return (m_setupReg->getBit(10)==1&&m_setupReg->getBit(11)==1);
274 }
\end{DoxyCode}
\hypertarget{classA3PE_a083315774486528a8b6c40e240fbf98f}{
\index{A3PE@{A3PE}!readTriggerFifoUsb@{readTriggerFifoUsb}}
\index{readTriggerFifoUsb@{readTriggerFifoUsb}!A3PE@{A3PE}}
\subsubsection[{readTriggerFifoUsb}]{\setlength{\rightskip}{0pt plus 5cm}bool A3PE::readTriggerFifoUsb ()}}
\label{classA3PE_a083315774486528a8b6c40e240fbf98f}


Definition at line 258 of file A3PE.cpp.

References Register::getBit(), and m\_\-setupReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
258                              {
259   if (m_setupReg->getBit(9)==1) return true;
260   return false;
261 }
\end{DoxyCode}
\hypertarget{classElement_a82119ed37dff76508a2746a853ec35ba}{
\index{A3PE@{A3PE}!recursiveInitCommunications@{recursiveInitCommunications}}
\index{recursiveInitCommunications@{recursiveInitCommunications}!A3PE@{A3PE}}
\subsubsection[{recursiveInitCommunications}]{\setlength{\rightskip}{0pt plus 5cm}void Element::recursiveInitCommunications ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classElement_a82119ed37dff76508a2746a853ec35ba}
Triggers a recursive call to initCommunications() for the full hierarchy

\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Reimplemented in \hyperlink{classSpecsSlave_a347b94c2ba660ccde6927fe72590a1bc}{SpecsSlave}.

Definition at line 44 of file Element.cpp.

References Hierarchy::children().

Referenced by export\_\-obj().


\begin{DoxyCode}
44                                          {
45   std::vector<Hierarchy*> list = children();
46   std::vector<Hierarchy*>::const_iterator iter;
47   for (iter=list.begin();iter!=list.end();iter++){
48     dynamic_cast<Element*>((*iter))->recursiveInitCommunications();
49   }
50 }
\end{DoxyCode}
\hypertarget{classElement_a3c0abcb36f8906688bb7e32608df7086}{
\index{A3PE@{A3PE}!recursiveInitElement@{recursiveInitElement}}
\index{recursiveInitElement@{recursiveInitElement}!A3PE@{A3PE}}
\subsubsection[{recursiveInitElement}]{\setlength{\rightskip}{0pt plus 5cm}void Element::recursiveInitElement ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classElement_a3c0abcb36f8906688bb7e32608df7086}
Triggers a recursive call to \hyperlink{classElement_af42754b5cabc198869222725218d695c}{init()} for the full hierarchy

\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Definition at line 32 of file Element.cpp.

References Hierarchy::children(), and Element::init().

Referenced by export\_\-obj().


\begin{DoxyCode}
32                                   {
33   init();
34   std::vector<Hierarchy*> list = children();
35   std::vector<Hierarchy*>::iterator iter;
36   for (iter=list.begin() ; iter!=list.end() ; ++iter){
37     dynamic_cast<Element*>((*iter))->recursiveInitElement();
38   }
39 }
\end{DoxyCode}
\hypertarget{classAttrib_a7d4ef7e32d93cb287792b87b857e79f3}{
\index{A3PE@{A3PE}!remove@{remove}}
\index{remove@{remove}!A3PE@{A3PE}}
\subsubsection[{remove}]{\setlength{\rightskip}{0pt plus 5cm}void Attrib::remove (int {\em attribut})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classAttrib_a7d4ef7e32d93cb287792b87b857e79f3}
Remove an attribut 

Definition at line 86 of file Attrib.h.

References Attrib::add(), Attrib::m\_\-attributs, and Attrib::UNDEFINED.

Referenced by export\_\-obj().


\begin{DoxyCode}
86                                {
87     std::vector<int>::iterator iter , toremove ;
88     for ( iter  = m_attributs.begin() ;
89           iter != m_attributs.end()   ;
90           ++iter ) {
91       if ( attribut == (*iter) ) {
92         toremove = iter;
93       }
94     }
95     m_attributs.erase (toremove);
96     if(0==m_attributs.size()) add(Attrib::UNDEFINED);
97   }
\end{DoxyCode}
\hypertarget{classA3PE_a449775588222d544aeeaab190d553652}{
\index{A3PE@{A3PE}!reset@{reset}}
\index{reset@{reset}!A3PE@{A3PE}}
\subsubsection[{reset}]{\setlength{\rightskip}{0pt plus 5cm}void A3PE::reset ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classA3PE_a449775588222d544aeeaab190d553652}
Resets the \hyperlink{classElement}{Element} so that is is in a standard and safe situation. Different from \hyperlink{classElement_af42754b5cabc198869222725218d695c}{Element::init} which configure the \hyperlink{classElement}{Element}. \hyperlink{classElement_a69efffa22f06909d768149715565cb56}{Element::reset()} is more an Emergency pull. It is often/usually called by the recursiveInitElement method at the start of the program. 

Implements \hyperlink{classElement_a69efffa22f06909d768149715565cb56}{Element}.

Definition at line 225 of file A3PE.h.

References Object::error(), Object::info(), IOobject::io(), StatusCode::isFailure(), m\_\-globalUsbReset, m\_\-resetReg, Object::name(), IOdata::setU16(), and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), and Proto40MHz\_\-v1::reset().


\begin{DoxyCode}
225                {
226         info("A3PE reset procedure.");
227     info("A3PE global usb reset.","A3PE::reset");
228     if (m_globalUsbReset->write().isFailure()){
229       error("Cannot trigger a Global Usb reset on A3PE "+name(),"A3PE::reset");
230     }
231     info("A3PE global reset.","A3PE::reset");
232         m_resetReg->io()->setU16(0,0xFFFF);
233     if (m_resetReg->write().isFailure()){
234       error("Cannot trigger a Global reset on A3PE "+name(),"A3PE::reset");
235     }
236   };
\end{DoxyCode}
\hypertarget{classA3PE_a557ea9cfa97a03db1514af2fe8936df3}{
\index{A3PE@{A3PE}!resetAcquisitionWriteCounter@{resetAcquisitionWriteCounter}}
\index{resetAcquisitionWriteCounter@{resetAcquisitionWriteCounter}!A3PE@{A3PE}}
\subsubsection[{resetAcquisitionWriteCounter}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::resetAcquisitionWriteCounter ()}}
\label{classA3PE_a557ea9cfa97a03db1514af2fe8936df3}


Definition at line 42 of file A3PE.cpp.

References Object::info(), m\_\-resetReg, and Register::setBit().


\begin{DoxyCode}
42                                              {
43   info("Reset acquisition write counter","A3PE::resetAcquisitionWriteCounter");
44   return m_resetReg->setBit(5,1);
45 }
\end{DoxyCode}
\hypertarget{classA3PE_a2cfdb2f37d3d786cbe1ff42fef37b276}{
\index{A3PE@{A3PE}!resetFE@{resetFE}}
\index{resetFE@{resetFE}!A3PE@{A3PE}}
\subsubsection[{resetFE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::resetFE ()}}
\label{classA3PE_a2cfdb2f37d3d786cbe1ff42fef37b276}


Definition at line 72 of file A3PE.cpp.

References Object::info(), m\_\-resetReg, and Register::setBit().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
72                         {
73   info("Reset FE triggered.","A3PE::resetFE");
74   return m_resetReg->setBit(14,1);
75 }
\end{DoxyCode}
\hypertarget{classA3PE_aa10639563d06c0d09f3c0725710ff35d}{
\index{A3PE@{A3PE}!resetFromAXRam@{resetFromAXRam}}
\index{resetFromAXRam@{resetFromAXRam}!A3PE@{A3PE}}
\subsubsection[{resetFromAXRam}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::resetFromAXRam ()}}
\label{classA3PE_aa10639563d06c0d09f3c0725710ff35d}


Definition at line 62 of file A3PE.cpp.

References Object::info(), m\_\-resetReg, and Register::setBit().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
62                                {
63   info("Reset FromAX Ram","A3PE::resetFromAXRam");
64   return m_resetReg->setBit(9,1);
65 }
\end{DoxyCode}
\hypertarget{classA3PE_a44c50d822ac4f5d8f2b8ed75c5b90580}{
\index{A3PE@{A3PE}!resetLatencyCounter@{resetLatencyCounter}}
\index{resetLatencyCounter@{resetLatencyCounter}!A3PE@{A3PE}}
\subsubsection[{resetLatencyCounter}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::resetLatencyCounter ()}}
\label{classA3PE_a44c50d822ac4f5d8f2b8ed75c5b90580}


Definition at line 37 of file A3PE.cpp.

References Object::info(), m\_\-resetReg, and Register::setBit().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
37                                     {
38   info("Reset Latency counter","A3PE::resetLatencyCounter");
39   return m_resetReg->setBit(4,1);
40 }
\end{DoxyCode}
\hypertarget{classA3PE_a4e5b677dd2872428abf3d64ef7a769c1}{
\index{A3PE@{A3PE}!resetPatternFifo@{resetPatternFifo}}
\index{resetPatternFifo@{resetPatternFifo}!A3PE@{A3PE}}
\subsubsection[{resetPatternFifo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::resetPatternFifo ()}}
\label{classA3PE_a4e5b677dd2872428abf3d64ef7a769c1}


Definition at line 47 of file A3PE.cpp.

References Object::info(), m\_\-resetReg, and Register::setBit().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
47                                  {
48   info("Reset Pattern Fifo","A3PE::resetPatternFifo");
49   return m_resetReg->setBit(6,1);
50 }
\end{DoxyCode}
\hypertarget{classA3PE_afd34bfbfd92838717c7cdec856b2a0b2}{
\index{A3PE@{A3PE}!resetReg@{resetReg}}
\index{resetReg@{resetReg}!A3PE@{A3PE}}
\subsubsection[{resetReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ A3PE::resetReg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_afd34bfbfd92838717c7cdec856b2a0b2}


Definition at line 492 of file A3PE.h.

References m\_\-resetReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
492                       {
493     return m_resetReg;
494   }
\end{DoxyCode}
\hypertarget{classA3PE_a6015ba83a7b828efb1969291ab740eee}{
\index{A3PE@{A3PE}!resetSequenceFromToAX@{resetSequenceFromToAX}}
\index{resetSequenceFromToAX@{resetSequenceFromToAX}!A3PE@{A3PE}}
\subsubsection[{resetSequenceFromToAX}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::resetSequenceFromToAX ()}}
\label{classA3PE_a6015ba83a7b828efb1969291ab740eee}


Definition at line 67 of file A3PE.cpp.

References Object::info(), m\_\-resetReg, and Register::setBit().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
67                                       {
68   info("Reset Sequence From-To AX","A3PE::resetSequenceFromToAX");
69   return m_resetReg->setBit(10,1);
70 }
\end{DoxyCode}
\hypertarget{classA3PE_ae164123b49f8c4d1d119dbf201f0a839}{
\index{A3PE@{A3PE}!resetSPI@{resetSPI}}
\index{resetSPI@{resetSPI}!A3PE@{A3PE}}
\subsubsection[{resetSPI}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::resetSPI ()}}
\label{classA3PE_ae164123b49f8c4d1d119dbf201f0a839}


Definition at line 77 of file A3PE.cpp.

References Object::info(), m\_\-resetReg, and Register::setBit().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
77                          {
78   info("Reset SPI triggered.","A3PE::resetSPI");
79   return m_resetReg->setBit(15,1);
80 }
\end{DoxyCode}
\hypertarget{classA3PE_a8e7074703227b118aa9230258f22b44c}{
\index{A3PE@{A3PE}!resetStorageFifo@{resetStorageFifo}}
\index{resetStorageFifo@{resetStorageFifo}!A3PE@{A3PE}}
\subsubsection[{resetStorageFifo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::resetStorageFifo ()}}
\label{classA3PE_a8e7074703227b118aa9230258f22b44c}


Definition at line 27 of file A3PE.cpp.

References Object::info(), m\_\-resetReg, and Register::setBit().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
27                                  {
28   info("Reset Storage Fifo","A3PE::resetStorageFifo");
29   return m_resetReg->setBit(1,1);
30 }
\end{DoxyCode}
\hypertarget{classA3PE_a31f72fac5a0f00bcf3a0db99bd5704ee}{
\index{A3PE@{A3PE}!resetToAXRam@{resetToAXRam}}
\index{resetToAXRam@{resetToAXRam}!A3PE@{A3PE}}
\subsubsection[{resetToAXRam}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::resetToAXRam ()}}
\label{classA3PE_a31f72fac5a0f00bcf3a0db99bd5704ee}


Definition at line 57 of file A3PE.cpp.

References Object::info(), m\_\-resetReg, and Register::setBit().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
57                              {
58   info("Reset ToAx Ram","A3PE::resetToAXRam");
59   return m_resetReg->setBit(8,1);
60 }
\end{DoxyCode}
\hypertarget{classA3PE_ac81388bd2988192cf54034b245f69891}{
\index{A3PE@{A3PE}!resetTriggerFifo@{resetTriggerFifo}}
\index{resetTriggerFifo@{resetTriggerFifo}!A3PE@{A3PE}}
\subsubsection[{resetTriggerFifo}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::resetTriggerFifo ()}}
\label{classA3PE_ac81388bd2988192cf54034b245f69891}


Definition at line 52 of file A3PE.cpp.

References Object::info(), m\_\-resetReg, and Register::setBit().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
52                                  {
53   info("Reset Trigger Fifo","A3PE::resetTriggerFifo");
54   return m_resetReg->setBit(7,1);
55 }
\end{DoxyCode}
\hypertarget{classA3PE_a0ad1110ea755ffd0b277284d807a8794}{
\index{A3PE@{A3PE}!resetUsbPhasers@{resetUsbPhasers}}
\index{resetUsbPhasers@{resetUsbPhasers}!A3PE@{A3PE}}
\subsubsection[{resetUsbPhasers}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::resetUsbPhasers ()}}
\label{classA3PE_a0ad1110ea755ffd0b277284d807a8794}


Definition at line 32 of file A3PE.cpp.

References Object::info(), m\_\-resetReg, and Register::setBit().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
32                                 {
33   info("Reset USB Phasers","A3PE::resetUsbPhasers");
34   return m_resetReg->setBit(2,1);
35 }
\end{DoxyCode}
\hypertarget{classA3PE_acce23c9abd4f434c8c5965351f5ceef0}{
\index{A3PE@{A3PE}!seqPulseDelay@{seqPulseDelay}}
\index{seqPulseDelay@{seqPulseDelay}!A3PE@{A3PE}}
\subsubsection[{seqPulseDelay}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int A3PE::seqPulseDelay ()}}
\label{classA3PE_acce23c9abd4f434c8c5965351f5ceef0}
\hypertarget{classA3PE_a834fde5951d2c1bf6b41842520360fce}{
\index{A3PE@{A3PE}!setAddFromAXRam@{setAddFromAXRam}}
\index{setAddFromAXRam@{setAddFromAXRam}!A3PE@{A3PE}}
\subsubsection[{setAddFromAXRam}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setAddFromAXRam (int {\em add})}}
\label{classA3PE_a834fde5951d2c1bf6b41842520360fce}


Definition at line 190 of file A3PE.cpp.

References Object::debug(), Object::error(), StatusCode::FAILURE, IOobject::io(), StatusCode::isFailure(), itos(), m\_\-fromAXRamPtr, Object::name(), IOdata::setU16(), StatusCode::SUCCESS, and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), dumpFromAX(), A3PE\_\-BitFlip::execute(), loadFromAX(), and startSequenceAX().


\begin{DoxyCode}
190                                        {
191   m_fromAXRamPtr->io()->setU16(0,(add&0x1FF));
192   if (m_fromAXRamPtr->write().isFailure()){
193       error("Cannot write AddFromAxRam register "+m_fromAXRamPtr->name(),
194           "A3PE::setAddFromAXRam");
195       return StatusCode::FAILURE;
196   }
197   debug("fromAXRamPtr register set to "+itos(add)+".","A3PE::setAddFromAXRam");
198   return StatusCode::SUCCESS;
199 }
\end{DoxyCode}
\hypertarget{classA3PE_a54fe4da570ea8833fe2c981de1085387}{
\index{A3PE@{A3PE}!setAddToAXRam@{setAddToAXRam}}
\index{setAddToAXRam@{setAddToAXRam}!A3PE@{A3PE}}
\subsubsection[{setAddToAXRam}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setAddToAXRam (int {\em add})}}
\label{classA3PE_a54fe4da570ea8833fe2c981de1085387}


Definition at line 179 of file A3PE.cpp.

References Object::debug(), Object::error(), StatusCode::FAILURE, IOobject::io(), StatusCode::isFailure(), itos(), m\_\-toAXRamPtr, Object::name(), IOdata::setU16(), StatusCode::SUCCESS, and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), dumpToAX(), loadToAX(), A3PE\_\-BitFlip::randomValues(), and startSequenceAX().


\begin{DoxyCode}
179                                      {
180   m_toAXRamPtr->io()->setU16(0,(add&0x1FF));
181   if (m_toAXRamPtr->write().isFailure()){
182     error("Cannot write toAxRamPtr register "+m_toAXRamPtr->name(),
183         "A3PE::setAddToAXRam");
184     return StatusCode::FAILURE;
185   }
186   debug("toAXRamPtr register set to "+itos(add)+".","A3PE::setAddToAXRam");
187   return StatusCode::SUCCESS;
188 }
\end{DoxyCode}
\hypertarget{classA3PE_a77ccfbd9df2fad96a9a9f1dc579a7a2d}{
\index{A3PE@{A3PE}!setAXRamUsb@{setAXRamUsb}}
\index{setAXRamUsb@{setAXRamUsb}!A3PE@{A3PE}}
\subsubsection[{setAXRamUsb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setAXRamUsb (bool {\em enable})}}
\label{classA3PE_a77ccfbd9df2fad96a9a9f1dc579a7a2d}


Definition at line 225 of file A3PE.cpp.

References Object::debug(), Object::error(), StatusCode::FAILURE, StatusCode::isFailure(), itos(), m\_\-setupReg, Register::setBit(), and StatusCode::SUCCESS.

Referenced by dumpFromAX(), A3PE\_\-BitFlip::execute(), loadToAX(), A3PE\_\-BitFlip::randomValues(), and startSequenceAX().


\begin{DoxyCode}
225                                        {
226   if (enable) {
227       if (m_setupReg->setBit(9,1).isFailure()||
228           m_setupReg->setBit(11,1).isFailure()
229           //||m_setupReg->setBit(12,0).isFailure()
230           ){
231           error("Cannot set AXRam USB clock mode","A3PE::setAXRamUsb");
232           return StatusCode::FAILURE;
233       }
234   }
235   else {
236       if (m_setupReg->setBit(9,0).isFailure()||
237           m_setupReg->setBit(11,0).isFailure()
238           //||m_setupReg->setBit(12,1).isFailure()
239           ){
240         error("Cannot set AXRam acquisition clock mode","A3PE::setAXRamUsb");
241         return StatusCode::FAILURE;
242       }
243   }
244   debug("AXRam USB clock mode set to "+itos(enable),"A3PE::setAXRamUsb");
245   return StatusCode::SUCCESS;
246 }
\end{DoxyCode}
\hypertarget{classA3PE_acf354b2c85a7e20f7f037beb278dd79d}{
\index{A3PE@{A3PE}!setClockDivision@{setClockDivision}}
\index{setClockDivision@{setClockDivision}!A3PE@{A3PE}}
\subsubsection[{setClockDivision}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setClockDivision (unsigned int {\em val})}}
\label{classA3PE_acf354b2c85a7e20f7f037beb278dd79d}


Definition at line 429 of file A3PE.cpp.

References shell::data(), IOdata::dataU32(), Object::error(), StatusCode::FAILURE, Object::info(), IOobject::io(), StatusCode::isFailure(), itos(), m\_\-clockDivisionReg, Object::name(), IOobject::read(), IOdata::setU32(), StatusCode::SUCCESS, and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
429                                                  {
430   if (m_clockDivisionReg->read().isFailure()){
431     error("Cannot read Clock Division register "+m_clockDivisionReg->name(),
432         "Register::setClockDivision");
433     return StatusCode::FAILURE;
434   }
435   unsigned long int data=m_clockDivisionReg->io()->dataU32()[0];
436   data &= ~(16777215); // switch last 24 bits at 0
437   data |= ( val & 16777215 );   // or with the desired value
438   m_clockDivisionReg->io()->setU32(0,data);
439   if (m_clockDivisionReg->write().isFailure()){
440     error("Cannot write Clock Division register "+m_clockDivisionReg->name(),
441         "Register::setClockDivision");
442     return StatusCode::FAILURE;
443   }
444   info("Clock Division set to "+itos(val),"A3PE::setClockDivision");
445   return StatusCode::SUCCESS;
446 }
\end{DoxyCode}
\hypertarget{classElement_ab476b4b1df5954141ceb14f072433b89}{
\index{A3PE@{A3PE}!setConnection@{setConnection}}
\index{setConnection@{setConnection}!A3PE@{A3PE}}
\subsubsection[{setConnection}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} Element::setConnection ({\bf Hierarchy} $\ast$ {\em connection})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classElement_ab476b4b1df5954141ceb14f072433b89}
Define IO interface 

Definition at line 55 of file Element.cpp.

References Object::debug(), StatusCode::FAILURE, Object::fatal(), Attrib::INTERFACE, Attrib::is(), Element::m\_\-connection, Object::name(), Hierarchy::parent(), StatusCode::SUCCESS, and Object::type().

Referenced by export\_\-obj(), UsbSpiBus::init(), UsbI2cBus::init(), IOobject::init(), UsbMLSpiBus::init(), and UsbMLI2cBus::init().


\begin{DoxyCode}
55                                                       {
56   if (0==connection){
57     fatal("Try to define a connection with a null pointer.",
58         "Element::setConnection");
59     return StatusCode::FAILURE;
60   }
61   if (connection->is(Attrib::INTERFACE)){
62     m_connection=dynamic_cast<Hierarchy*>(connection);
63     return StatusCode::SUCCESS;
64   }
65   else {
66     debug(connection->name()+
67         " is not a Attrib::INTERFACE hardware. Connection refused.",
68         "Element::setConnection");
69     if (0!=connection->parent()){
70       return setConnection(connection->parent());
71     }
72     else{
73       fatal("Could not find a connection for element "+
74           name()+"["+type()+"].","element::setConnection");
75       return StatusCode::FAILURE;
76     }
77   }
78 }
\end{DoxyCode}
\hypertarget{classObject_a870c5af919958c2136623b2d7816d123}{
\index{A3PE@{A3PE}!setDllName@{setDllName}}
\index{setDllName@{setDllName}!A3PE@{A3PE}}
\subsubsection[{setDllName}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setDllName (std::string {\em dllName})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a870c5af919958c2136623b2d7816d123}
Set accessor to member m\_\-dllName 
\begin{DoxyParams}{Parameters}
\item[{\em dllName}]the new value for m\_\-dllName \end{DoxyParams}


Definition at line 66 of file Object.h.

References Object::m\_\-dllName.

Referenced by DLL::createElement(), DLL::createProcessus(), and Object::Object().


\begin{DoxyCode}
66                                       {
67     m_dllName = dllName;
68   }
\end{DoxyCode}
\hypertarget{classA3PE_a0c90134c3440c8b8c8dc796c43893d64}{
\index{A3PE@{A3PE}!setEnableADC@{setEnableADC}}
\index{setEnableADC@{setEnableADC}!A3PE@{A3PE}}
\subsubsection[{setEnableADC}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setEnableADC (unsigned int {\em adc}, \/  bool {\em enable})}}
\label{classA3PE_a0c90134c3440c8b8c8dc796c43893d64}


Definition at line 87 of file A3PE.cpp.

References StatusCode::FAILURE, Object::info(), itos(), m\_\-setupReg, Register::setBit(), and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), and Acquisition::initialize().


\begin{DoxyCode}
87                                                           {
88   if (adc<8){
89     info("Configuring ADC "+itos(adc)+" input enable to "+itos(enable));
90     return m_setupReg->setBit(adc,enable);
91   }
92   else{
93     warning("You cannot setup adc number "+itos(adc)+
94         ". No action.","A3PE::setEnableADC");
95     return StatusCode::FAILURE;
96   }
97 }
\end{DoxyCode}
\hypertarget{classA3PE_a4d8f78a1b09b409f288b34d503c71146}{
\index{A3PE@{A3PE}!setFifoDepth@{setFifoDepth}}
\index{setFifoDepth@{setFifoDepth}!A3PE@{A3PE}}
\subsubsection[{setFifoDepth}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setFifoDepth (unsigned int {\em val})}}
\label{classA3PE_a4d8f78a1b09b409f288b34d503c71146}


Definition at line 612 of file A3PE.cpp.

References shell::data(), IOdata::dataU16(), Object::error(), StatusCode::FAILURE, Object::info(), IOobject::io(), StatusCode::isFailure(), itos(), m\_\-storageRam, m\_\-writeLengthFifoReg, Object::name(), IOobject::read(), RAM::setSize(), IOdata::setU16(), StatusCode::SUCCESS, and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), StorageFifoAcquisition::initialize(), and Acquisition::initialize().


\begin{DoxyCode}
612                                              {
613   if (m_writeLengthFifoReg->read().isFailure()){
614     error("Cannot read writeLengthFifo register "+m_writeLengthFifoReg->name(),
615         "Register::setFifoDepth");
616     return StatusCode::FAILURE;
617     m_storageRam->setSize(96,val);
618   }
619   unsigned short data=m_writeLengthFifoReg->io()->dataU16()[0];
620   data = (val & 511);   
621   m_writeLengthFifoReg->io()->setU16(0,data);
622   if (m_writeLengthFifoReg->write().isFailure()){
623     error("Cannot write writeLengthFifo register "+m_writeLengthFifoReg->name(),
624         "Register::setFifoDepth");
625     return StatusCode::FAILURE;
626   }
627   info("Fifo Depth set to "+itos(val),"Register::setFifoDepth");
628   return StatusCode::SUCCESS;
629 }
\end{DoxyCode}
\hypertarget{classA3PE_a969469569005dfb130aca674de5dacff}{
\index{A3PE@{A3PE}!setFifoLatency@{setFifoLatency}}
\index{setFifoLatency@{setFifoLatency}!A3PE@{A3PE}}
\subsubsection[{setFifoLatency}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setFifoLatency (unsigned short {\em val})}}
\label{classA3PE_a969469569005dfb130aca674de5dacff}


Definition at line 581 of file A3PE.cpp.

References shell::data(), IOdata::dataU16(), Object::error(), StatusCode::FAILURE, Object::info(), IOobject::io(), StatusCode::isFailure(), itos(), m\_\-latencyReg, Object::name(), IOobject::read(), IOdata::setU16(), StatusCode::SUCCESS, and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
581                                                  {
582   if (m_latencyReg->read().isFailure()){
583     error("Cannot read Latency register "+m_latencyReg->name(),
584         "Register::setFifoLatency");
585     return StatusCode::FAILURE;
586   }
587   unsigned short data=m_latencyReg->io()->dataU16()[0];
588   data = (val & 65535);   
589   m_latencyReg->io()->setU16(0,data);
590   if (m_latencyReg->write().isFailure()){
591     error("Cannot write Latency register "+m_latencyReg->name(),
592         "Register::setFifoLatency");
593     return StatusCode::FAILURE;
594   }
595   info("Trigger Fifo Latency set to "+itos(val),"Register::setFifoLatency");
596   return StatusCode::SUCCESS;
597 }
\end{DoxyCode}
\hypertarget{classObject_a398fe08cba594a0ce6891d59fe4f159f}{
\index{A3PE@{A3PE}!setId@{setId}}
\index{setId@{setId}!A3PE@{A3PE}}
\subsubsection[{setId}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setId (unsigned char {\em id})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a398fe08cba594a0ce6891d59fe4f159f}


Definition at line 53 of file Object.h.

References Object::m\_\-id.

Referenced by A3PE(), DCU::DCU(), export\_\-obj(), FePGA::FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), LSDelayChipV1::LSDelayChipV1(), MSOxxxx::MSOxxxx(), Object::Object(), Phaser::Phaser(), SeqPGA::SeqPGA(), SpecsBus::SpecsBus(), SpecsI2c::SpecsI2c(), SpecsInterface::SpecsInterface(), SpecsMaster::SpecsMaster(), SpecsParallelBus::SpecsParallelBus(), and SpecsSlave::SpecsSlave().


\begin{DoxyCode}
53 { m_id    = id    ; } //< Set Object m_id
\end{DoxyCode}
\hypertarget{classA3PE_ad5f953a38661104a87834cc8a63252fa}{
\index{A3PE@{A3PE}!setInternalAXSequence@{setInternalAXSequence}}
\index{setInternalAXSequence@{setInternalAXSequence}!A3PE@{A3PE}}
\subsubsection[{setInternalAXSequence}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setInternalAXSequence (bool {\em mode})}}
\label{classA3PE_ad5f953a38661104a87834cc8a63252fa}


Definition at line 280 of file A3PE.cpp.

References Object::info(), itos(), m\_\-setupReg, and Register::setBit().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
280                                                {
281   info("Switch AX internal loop mode to "+itos(mode),"A3PE::setInternalAXSequence
      ");
282   return m_setupReg->setBit(12,mode);
283 }
\end{DoxyCode}
\hypertarget{classA3PE_a53882e1272e8146e51837904ea00f33c}{
\index{A3PE@{A3PE}!setLatencyAX@{setLatencyAX}}
\index{setLatencyAX@{setLatencyAX}!A3PE@{A3PE}}
\subsubsection[{setLatencyAX}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setLatencyAX (unsigned int {\em val})}}
\label{classA3PE_a53882e1272e8146e51837904ea00f33c}


Definition at line 327 of file A3PE.cpp.

References Object::debug(), Object::error(), StatusCode::FAILURE, IOobject::io(), StatusCode::isFailure(), itos(), m\_\-latencyAX, Object::name(), IOdata::setU32(), StatusCode::SUCCESS, and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), A3PE\_\-BitFlip::execute(), and A3PE\_\-BitFlip::finalize().


\begin{DoxyCode}
327                                              {
328   m_latencyAX->io()->setU32(0,val);
329   if (m_latencyAX->write().isFailure()){
330     error("Cannot write latency AX register "+m_latencyAX->name(),
331         "Register::setLatencyAX");
332     return StatusCode::FAILURE;
333   }
334   debug("LatencyAX register set to "+itos(val),"A3PE::setLatencyAX");
335   return StatusCode::SUCCESS;
336 }
\end{DoxyCode}
\hypertarget{classA3PE_a0300aa5c5ed02b82275c1de434196b9a}{
\index{A3PE@{A3PE}!setLengthAX@{setLengthAX}}
\index{setLengthAX@{setLengthAX}!A3PE@{A3PE}}
\subsubsection[{setLengthAX}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setLengthAX (unsigned int {\em val})}}
\label{classA3PE_a0300aa5c5ed02b82275c1de434196b9a}


Definition at line 316 of file A3PE.cpp.

References Object::debug(), Object::error(), StatusCode::FAILURE, IOobject::io(), StatusCode::isFailure(), itos(), m\_\-lengthAX, Object::name(), IOdata::setU16(), StatusCode::SUCCESS, and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
316                                             {
317   m_lengthAX->io()->setU16(0,val&0xfff);
318   if (m_lengthAX->write().isFailure()){
319     error("Cannot write length AX register "+m_lengthAX->name(),
320         "Register::setLengthAX");
321     return StatusCode::FAILURE;
322   }
323   debug("LengthAX register set to "+itos(val),"A3PE::setLengthAX");
324   return StatusCode::SUCCESS;
325 }
\end{DoxyCode}
\hypertarget{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}{
\index{A3PE@{A3PE}!setName@{setName}}
\index{setName@{setName}!A3PE@{A3PE}}
\subsubsection[{setName}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setName (std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}


Definition at line 51 of file Object.h.

References Object::m\_\-name.

Referenced by A3PE(), A3PE\_\-BitFlip::A3PE\_\-BitFlip(), Acquisition::Acquisition(), ADCMeasurement::ADCMeasurement(), Computer::Computer(), Application::create(), Croc::Croc(), CU\_\-v1::CU\_\-v1(), CurrentMeasurement::CurrentMeasurement(), EmulateFE::EmulateFE(), export\_\-obj(), FEB\_\-v1::FEB\_\-v1(), FePGA::FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), Application::initialize(), Interface::Interface(), IOdata::IOdata(), IOobject::IOobject(), LSDelayChipV1::LSDelayChipV1(), FePGA::MakeRAM(), FePGA::MakeRegister(), Application::network(), NI6008::NI6008(), Object::Object(), PhaserRampExec::PhaserRampExec(), Proto40MHz\_\-v1::Proto40MHz\_\-v1(), RAM::RAM(), Register::Register(), RegisterTest::RegisterTest(), SeqPGA::SeqPGA(), SpecsBus::SpecsBus(), SpecsGlue::SpecsGlue(), SpecsI2c::SpecsI2c(), SpecsMaster::SpecsMaster(), SpecsMezzanine::SpecsMezzanine(), SpecsParallelBus::SpecsParallelBus(), StorageFifo::StorageFifo(), StorageFifoAcquisition::StorageFifoAcquisition(), TestI2C::TestI2C(), TestSPI::TestSPI(), TestSuite::TestSuite(), TestUSB::TestUSB(), UsbFTInterface::UsbFTInterface(), UsbFTInterfaceTest::UsbFTInterfaceTest(), UsbFTMLInterface::UsbFTMLInterface(), UsbI2cBus::UsbI2cBus(), UsbMLI2cBus::UsbMLI2cBus(), UsbMLSpiBus::UsbMLSpiBus(), and UsbSpiBus::UsbSpiBus().


\begin{DoxyCode}
51 { m_name  = name  ; } //< Set Object m_name
\end{DoxyCode}
\hypertarget{classA3PE_a81db44ddfc42b67ed08756b113b8e122}{
\index{A3PE@{A3PE}!setNTrigger@{setNTrigger}}
\index{setNTrigger@{setNTrigger}!A3PE@{A3PE}}
\subsubsection[{setNTrigger}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setNTrigger (unsigned int {\em val})}}
\label{classA3PE_a81db44ddfc42b67ed08756b113b8e122}


Definition at line 549 of file A3PE.cpp.

References shell::data(), IOdata::dataU32(), Object::error(), StatusCode::FAILURE, Object::info(), IOobject::io(), StatusCode::isFailure(), itos(), m\_\-triggerReg, Object::name(), IOobject::read(), IOdata::setU32(), StatusCode::SUCCESS, and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
549                                             {
550   if (m_triggerReg->read().isFailure()){
551     error("Cannot read Trigger register "+m_triggerReg->name(),
552         "Register::setNTrigger");
553     return StatusCode::FAILURE;
554   }
555   unsigned long int data=m_triggerReg->io()->dataU32()[0];
556   data &= ~(255<<24); // switch last 8 bits at 0
557   data |= (( val & 255)<<24);  // or with the desired value
558   m_triggerReg->io()->setU32(0,data);
559   if (m_triggerReg->write().isFailure()){
560     error("Cannot write Trigger register "+m_triggerReg->name(),
561         "Register::setNTrigger");
562     return StatusCode::FAILURE;
563   }
564   info("Trigger counter set to "+itos(val),"A3PE::setNTrigger");
565   return StatusCode::SUCCESS;
566 }
\end{DoxyCode}
\hypertarget{classHierarchy_a585ad1aeec16077a0e532ab8b4fc557b}{
\index{A3PE@{A3PE}!setParent@{setParent}}
\index{setParent@{setParent}!A3PE@{A3PE}}
\subsubsection[{setParent}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::setParent ({\bf Hierarchy} $\ast$ {\em parent})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a585ad1aeec16077a0e532ab8b4fc557b}


Definition at line 67 of file Hierarchy.cpp.

References Hierarchy::m\_\-origin, Hierarchy::m\_\-parent, Hierarchy::origin(), and Hierarchy::parent().

Referenced by SpecsMezzanine::addBus(), Hierarchy::addChild(), SpecsSlave::addI2c(), Computer::Computer(), Application::create(), export\_\-obj(), and SpecsMezzanine::SpecsMezzanine().


\begin{DoxyCode}
67                                               {
68   m_parent = parent;
69   if ((Hierarchy*)0==parent) return;
70 
71   Hierarchy *curr = this;
72   Hierarchy *prev = parent;
73   while ( prev != 0 ){
74     curr = prev;
75     prev = curr->parent();
76   }
77   if (parent->origin()!=0) m_origin=parent->origin();
78 }
\end{DoxyCode}
\hypertarget{classA3PE_a5b3840fc8edd14427ac9fb4def3171d3}{
\index{A3PE@{A3PE}!setPipeline@{setPipeline}}
\index{setPipeline@{setPipeline}!A3PE@{A3PE}}
\subsubsection[{setPipeline}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setPipeline (unsigned int {\em val})}}
\label{classA3PE_a5b3840fc8edd14427ac9fb4def3171d3}


Definition at line 290 of file A3PE.cpp.

References shell::data(), IOdata::dataU16(), Object::error(), StatusCode::FAILURE, Object::info(), IOobject::io(), StatusCode::isFailure(), itos(), m\_\-acqReg, Object::name(), IOobject::read(), IOdata::setU16(), StatusCode::SUCCESS, Object::warning(), and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
290                                             {
291   if (val>2) {
292     warning("Cannot set pipeline to coded value "+itos(val),"A3PE::setPipeline");
      
293     return StatusCode::FAILURE;
294   }
295   m_acqReg->read();
296   unsigned int data=(m_acqReg->io()->dataU16()[0])&0xFF3F;
297   m_acqReg->io()->setU16(0,data|(((val&3)<<6)));
298   if (m_acqReg->write().isFailure()){
299     error("Cannot write acquisition register "+m_acqReg->name(),
300       "A3PE::setPipeline");
301     return StatusCode::FAILURE;
302   }
303   info("Acquisition register bits set to "+itos(val),"A3PE::setPipeline");
304   return StatusCode::SUCCESS;
305 }
\end{DoxyCode}
\hypertarget{classA3PE_a9d3ba9807ea65be0af7f23ffa2372d6b}{
\index{A3PE@{A3PE}!setReadPatternFifoUsb@{setReadPatternFifoUsb}}
\index{setReadPatternFifoUsb@{setReadPatternFifoUsb}!A3PE@{A3PE}}
\subsubsection[{setReadPatternFifoUsb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setReadPatternFifoUsb (bool {\em enable})}}
\label{classA3PE_a9d3ba9807ea65be0af7f23ffa2372d6b}


Definition at line 124 of file A3PE.cpp.

References Object::error(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), m\_\-setupReg, Register::setBit(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE(), and dumpPattern().


\begin{DoxyCode}
124                                                  {
125   if (enable){
126     if (m_setupReg->setBit(9,true).isFailure()){
127       error("Cannot set pattern fifo read bit",
128           "A3PE::setReadPatternFifoUsb");
129       return StatusCode::FAILURE;
130     }
131     else {
132       info("Pattern Fifo Usb read mode set.",
133            "A3PE::setReadPatternFifoUsb");
134     }
135     return StatusCode::SUCCESS;
136   }
137   else {
138     if (m_setupReg->setBit(9,false).isFailure()){
139       error("Cannot set pattern fifo read bit",
140           "A3PE::setReadPatternFifoUsb");
141       return StatusCode::FAILURE;
142     }
143     else {
144       info("Pattern Fifo 40MHz read mode set.",
145            "A3PE::setWritePatternFifoUsb");
146     }
147     return StatusCode::SUCCESS;
148   }
149 }
\end{DoxyCode}
\hypertarget{classA3PE_a7ad649611d4cc5a7743db54aa3a4f943}{
\index{A3PE@{A3PE}!setReadToAXRamUsb@{setReadToAXRamUsb}}
\index{setReadToAXRamUsb@{setReadToAXRamUsb}!A3PE@{A3PE}}
\subsubsection[{setReadToAXRamUsb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setReadToAXRamUsb (bool {\em enable})}}
\label{classA3PE_a7ad649611d4cc5a7743db54aa3a4f943}


Definition at line 201 of file A3PE.cpp.

References Object::debug(), Object::error(), StatusCode::FAILURE, StatusCode::isFailure(), m\_\-setupReg, Register::setBit(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE(), and dumpToAX().


\begin{DoxyCode}
201                                              {
202   if (m_setupReg->setBit(10,enable).isFailure()||
203       m_setupReg->setBit(11,enable).isFailure()){
204     error("Cannot set ToAXfifo read bit","A3PE::setReadToAXRamUsb");
205     return StatusCode::FAILURE;
206   }
207   else {
208     debug("ToAXRam read mode set.","A3PE::setReadToAXRamUsb");
209   }
210   return StatusCode::SUCCESS;
211 }
\end{DoxyCode}
\hypertarget{classA3PE_a1d0dd1db3c493bc31aa56b55e7439e0e}{
\index{A3PE@{A3PE}!setReadTriggerFifoUsb@{setReadTriggerFifoUsb}}
\index{setReadTriggerFifoUsb@{setReadTriggerFifoUsb}!A3PE@{A3PE}}
\subsubsection[{setReadTriggerFifoUsb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setReadTriggerFifoUsb (bool {\em enable})}}
\label{classA3PE_a1d0dd1db3c493bc31aa56b55e7439e0e}


Definition at line 152 of file A3PE.cpp.

References Object::error(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), m\_\-setupReg, Register::setBit(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE(), and dumpTrigger().


\begin{DoxyCode}
152                                                  {
153   if (enable){
154     if (m_setupReg->setBit(11,true).isFailure()){
155       error("Cannot set trigger fifo read bit",
156           "A3PE::setReadtriggerFifoUsb");
157       return StatusCode::FAILURE;
158     }
159     else {
160       info("Trigger Fifo Usb read mode set.",
161            "A3PE::setReadTriggerFifoUsb");
162     }
163     return StatusCode::SUCCESS;
164   }
165   else {
166     if (m_setupReg->setBit(11,false).isFailure()){
167       error("Cannot set trigger fifo read bit",
168           "A3PE::setReadTriggerFifoUsb");
169       return StatusCode::FAILURE;
170     }
171     else {
172       info("Trigger Fifo 40MHz read mode set.",
173            "A3PE::setReadTriggerFifoUsb");
174     }
175     return StatusCode::SUCCESS;
176   }
177 }
\end{DoxyCode}
\hypertarget{classA3PE_af34831e9776a000f833a610ea999a564}{
\index{A3PE@{A3PE}!setSeqPulseDelay@{setSeqPulseDelay}}
\index{setSeqPulseDelay@{setSeqPulseDelay}!A3PE@{A3PE}}
\subsubsection[{setSeqPulseDelay}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setSeqPulseDelay (unsigned {\em int})}}
\label{classA3PE_af34831e9776a000f833a610ea999a564}
\hypertarget{classA3PE_aac0ee532f78885a25eebddbad501417f}{
\index{A3PE@{A3PE}!setSoftwareTrigger@{setSoftwareTrigger}}
\index{setSoftwareTrigger@{setSoftwareTrigger}!A3PE@{A3PE}}
\subsubsection[{setSoftwareTrigger}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setSoftwareTrigger (bool {\em enable})}}
\label{classA3PE_aac0ee532f78885a25eebddbad501417f}


Definition at line 368 of file A3PE.cpp.

References Object::error(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), itos(), m\_\-acqReg, Register::setBit(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), and Acquisition::initialize().


\begin{DoxyCode}
368                                               {
369   if (m_acqReg->setBit(1,enable).isFailure()){
370     error("Cannot set software trigger bit","A3PE::setSoftwareTrigger");
371     return StatusCode::FAILURE;
372   }
373   else{
374     info("Software trigger mode set to "+itos(enable),"A3PE::setSoftwareTrigger")
      ;
375   }
376   return StatusCode::SUCCESS;
377 }
\end{DoxyCode}
\hypertarget{classObject_a89557dbbad5bcaa02652f5d7fa35d20f}{
\index{A3PE@{A3PE}!setTitle@{setTitle}}
\index{setTitle@{setTitle}!A3PE@{A3PE}}
\subsubsection[{setTitle}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setTitle (std::string {\em title})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a89557dbbad5bcaa02652f5d7fa35d20f}


Definition at line 54 of file Object.h.

References Object::m\_\-title.

Referenced by A3PE\_\-BitFlip::A3PE\_\-BitFlip(), Acquisition::Acquisition(), ADCMeasurement::ADCMeasurement(), CurrentMeasurement::CurrentMeasurement(), EmulateFE::EmulateFE(), export\_\-obj(), Histo1D::Histo1D(), Histo2D::Histo2D(), Object::Object(), PhaserRampExec::PhaserRampExec(), RegisterTest::RegisterTest(), StorageFifo::StorageFifo(), StorageFifoAcquisition::StorageFifoAcquisition(), TestI2C::TestI2C(), TestSPI::TestSPI(), TestSuite::TestSuite(), TestUSB::TestUSB(), and UsbFTInterfaceTest::UsbFTInterfaceTest().


\begin{DoxyCode}
54 { m_title = title ; } //< Set Object m_title
\end{DoxyCode}
\hypertarget{classA3PE_a6a63fc9503e0aa89ee9928fc7222ce0f}{
\index{A3PE@{A3PE}!setTriggerDelay@{setTriggerDelay}}
\index{setTriggerDelay@{setTriggerDelay}!A3PE@{A3PE}}
\subsubsection[{setTriggerDelay}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setTriggerDelay (unsigned int {\em val})}}
\label{classA3PE_a6a63fc9503e0aa89ee9928fc7222ce0f}


Definition at line 461 of file A3PE.cpp.

References shell::data(), IOdata::dataU32(), Object::error(), StatusCode::FAILURE, Object::info(), IOobject::io(), StatusCode::isFailure(), itos(), m\_\-triggerReg, Object::name(), IOobject::read(), IOdata::setU32(), StatusCode::SUCCESS, and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
461                                                 {
462   if (m_triggerReg->read().isFailure()){
463     error("Cannot read Trigger register "+m_triggerReg->name(),
464         "Register::setTriggerDelay");
465     return StatusCode::FAILURE;
466   }
467   unsigned long int data=m_triggerReg->io()->dataU32()[0];
468   data &= ~(255); // switch last 8 bits to 0
469   data |= ( val & 255);   // or with the desired value
470   m_triggerReg->io()->setU32(0,data);
471   if (m_triggerReg->write().isFailure()){
472     error("Cannot write Trigger register "+m_triggerReg->name(),
473         "Register::setTriggerDelay");
474     return StatusCode::FAILURE;
475   }
476   info("Trigger delay set to "+itos(val),"A3PE::setTriggerDelay");
477   return StatusCode::SUCCESS;
478 }
\end{DoxyCode}
\hypertarget{classA3PE_a1ae8e5a69e17d6b3157779544fa14c75}{
\index{A3PE@{A3PE}!setTriggerRate@{setTriggerRate}}
\index{setTriggerRate@{setTriggerRate}!A3PE@{A3PE}}
\subsubsection[{setTriggerRate}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setTriggerRate (unsigned int {\em val})}}
\label{classA3PE_a1ae8e5a69e17d6b3157779544fa14c75}


Definition at line 520 of file A3PE.cpp.

References shell::data(), IOdata::dataU32(), Object::error(), StatusCode::FAILURE, Object::info(), IOobject::io(), StatusCode::isFailure(), itos(), m\_\-triggerReg, Object::name(), IOobject::read(), IOdata::setU32(), StatusCode::SUCCESS, and IOobject::write().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
520                                                {
521   if (m_triggerReg->read().isFailure()){
522     error("Cannot read Trigger register "+m_triggerReg->name(),
523         "Register::setTriggerRate");
524     return StatusCode::FAILURE;
525   }
526   unsigned long int data=m_triggerReg->io()->dataU32()[0];
527   data &= ~(65535<<8); // switch 16 bits to 0
528   data |= ( (val & 65535)<<8);   // or with the desired value
529   m_triggerReg->io()->setU32(0,data);
530   if (m_triggerReg->write().isFailure()){
531     error("Cannot write Trigger register "+m_triggerReg->name(),
532         "Register::setTriggerRate");
533     return StatusCode::FAILURE;
534   }
535   info("Trigger rate set to "+itos(val),"A3PE::setTriggerRate");
536   return StatusCode::SUCCESS;
537 }
\end{DoxyCode}
\hypertarget{classObject_aae534cc9d982bcb9b99fd505f2e103a5}{
\index{A3PE@{A3PE}!setType@{setType}}
\index{setType@{setType}!A3PE@{A3PE}}
\subsubsection[{setType}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setType (std::string {\em type})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_aae534cc9d982bcb9b99fd505f2e103a5}


Definition at line 52 of file Object.h.

References Object::m\_\-type.

Referenced by A3PE(), A3PE\_\-BitFlip::A3PE\_\-BitFlip(), Acquisition::Acquisition(), ADCMeasurement::ADCMeasurement(), Computer::Computer(), Croc::Croc(), CU\_\-v1::CU\_\-v1(), CurrentMeasurement::CurrentMeasurement(), DCU::DCU(), EmulateFE::EmulateFE(), export\_\-obj(), FEB\_\-v1::FEB\_\-v1(), FePGA::FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), Application::initialize(), Interface::Interface(), IOdata::IOdata(), IOobject::IOobject(), LSDelayChipV1::LSDelayChipV1(), MSOxxxx::MSOxxxx(), NI6008::NI6008(), Object::Object(), Phaser::Phaser(), PhaserRampExec::PhaserRampExec(), Proto40MHz\_\-v1::Proto40MHz\_\-v1(), RAM::RAM(), Register::Register(), RegisterTest::RegisterTest(), SeqPGA::SeqPGA(), SpecsBus::SpecsBus(), SpecsGlue::SpecsGlue(), SpecsI2c::SpecsI2c(), SpecsMaster::SpecsMaster(), SpecsMezzanine::SpecsMezzanine(), SpecsParallelBus::SpecsParallelBus(), SpecsSlave::SpecsSlave(), StorageFifo::StorageFifo(), StorageFifoAcquisition::StorageFifoAcquisition(), TestI2C::TestI2C(), TestSPI::TestSPI(), TestSuite::TestSuite(), TestUSB::TestUSB(), UsbFTInterface::UsbFTInterface(), UsbFTInterfaceTest::UsbFTInterfaceTest(), UsbFTMLInterface::UsbFTMLInterface(), UsbI2cBus::UsbI2cBus(), UsbMLI2cBus::UsbMLI2cBus(), UsbMLSpiBus::UsbMLSpiBus(), and UsbSpiBus::UsbSpiBus().


\begin{DoxyCode}
52 { m_type  = type  ; } //< Set Object m_type
\end{DoxyCode}
\hypertarget{classA3PE_a94d96383e441153ed01e82cc12d2f593}{
\index{A3PE@{A3PE}!setupReg@{setupReg}}
\index{setupReg@{setupReg}!A3PE@{A3PE}}
\subsubsection[{setupReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ A3PE::setupReg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_a94d96383e441153ed01e82cc12d2f593}


Definition at line 488 of file A3PE.h.

References m\_\-setupReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
488                       {
489     return m_setupReg;
490   }
\end{DoxyCode}
\hypertarget{classA3PE_aeb276fae7f19c45b4b4a3a5a2b99c337}{
\index{A3PE@{A3PE}!setWriteFromAXRamUsb@{setWriteFromAXRamUsb}}
\index{setWriteFromAXRamUsb@{setWriteFromAXRamUsb}!A3PE@{A3PE}}
\subsubsection[{setWriteFromAXRamUsb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setWriteFromAXRamUsb (bool {\em enable})}}
\label{classA3PE_aeb276fae7f19c45b4b4a3a5a2b99c337}


Definition at line 213 of file A3PE.cpp.

References Object::debug(), Object::error(), StatusCode::FAILURE, StatusCode::isFailure(), m\_\-setupReg, Register::setBit(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE(), and loadFromAX().


\begin{DoxyCode}
213                                                 {
214   if (m_setupReg->setBit(10,enable).isFailure()||
215       m_setupReg->setBit(11,enable).isFailure()){
216     error("Cannot set usb FromAXfifo write bit","A3PE::writeFromAXFifoUsb");
217     return StatusCode::FAILURE;
218   }
219   else {
220     debug("write FromAXFifo USB Write mode set.","A3PE::writeFromAXFifoUsb");
221   }
222   return StatusCode::SUCCESS;
223 }
\end{DoxyCode}
\hypertarget{classA3PE_aa688f9dff8d2892464fcd13fdf3600ad}{
\index{A3PE@{A3PE}!setWriteStorageFifoUsb@{setWriteStorageFifoUsb}}
\index{setWriteStorageFifoUsb@{setWriteStorageFifoUsb}!A3PE@{A3PE}}
\subsubsection[{setWriteStorageFifoUsb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::setWriteStorageFifoUsb (bool {\em enable})}}
\label{classA3PE_aa688f9dff8d2892464fcd13fdf3600ad}


Definition at line 99 of file A3PE.cpp.

References Object::error(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), m\_\-setupReg, Register::setBit(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), and loadStorage().


\begin{DoxyCode}
99                                                   {
100   if (enable) {
101     if (m_setupReg->setBit(8,true).isFailure()||
102         m_setupReg->setBit(9,true).isFailure()){
103       error("Cannot set usb storage fifo write bit","A3PE::setWriteStorageFifoUsb
      ");
104       return StatusCode::FAILURE;
105     }
106     else {
107       info("Storage Fifo Usb Write mode set.","A3PE::setWriteStorageFifoUsb");
108     }
109     return StatusCode::SUCCESS;
110   }
111   else {
112     if (m_setupReg->setBit(8,false).isFailure()||
113         m_setupReg->setBit(9,false).isFailure()){
114       error("Cannot set fifo storage ADC write bit","A3PE::setWriteStorageFifoUsb
      ");
115       return StatusCode::FAILURE;
116     }
117     else {
118       info("Storage Fifo ADC Write mode set.","A3PE::setWriteStorageFifoUsb");
119     }
120     return StatusCode::SUCCESS;
121   }
122 }
\end{DoxyCode}
\hypertarget{classA3PE_acb2ccd6b78b39a0a9e360439b3b6f4c7}{
\index{A3PE@{A3PE}!softwareTrigger@{softwareTrigger}}
\index{softwareTrigger@{softwareTrigger}!A3PE@{A3PE}}
\subsubsection[{softwareTrigger}]{\setlength{\rightskip}{0pt plus 5cm}bool A3PE::softwareTrigger ()}}
\label{classA3PE_acb2ccd6b78b39a0a9e360439b3b6f4c7}


Definition at line 379 of file A3PE.cpp.

References Register::getBit(), and m\_\-acqReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
379                           {
380   return m_acqReg->getBit(1);
381 }
\end{DoxyCode}
\hypertarget{classA3PE_a979a9ac462eb55e611f6de4e94bad18e}{
\index{A3PE@{A3PE}!spare3Reg@{spare3Reg}}
\index{spare3Reg@{spare3Reg}!A3PE@{A3PE}}
\subsubsection[{spare3Reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ A3PE::spare3Reg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_a979a9ac462eb55e611f6de4e94bad18e}


Definition at line 532 of file A3PE.h.

References m\_\-spare3Reg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
532                        {
533     return m_spare3Reg;
534   }
\end{DoxyCode}
\hypertarget{classA3PE_a91ae249ca14676f8b0832487955fcf8c}{
\index{A3PE@{A3PE}!startSequenceAX@{startSequenceAX}}
\index{startSequenceAX@{startSequenceAX}!A3PE@{A3PE}}
\subsubsection[{startSequenceAX}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::startSequenceAX ()}}
\label{classA3PE_a91ae249ca14676f8b0832487955fcf8c}


Definition at line 949 of file A3PE.cpp.

References Object::error(), StatusCode::FAILURE, StatusCode::isFailure(), m\_\-acqReg, setAddFromAXRam(), setAddToAXRam(), setAXRamUsb(), Register::setBit(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE(), and A3PE\_\-BitFlip::execute().


\begin{DoxyCode}
949                                 {
950   setAXRamUsb(false);
951   setAddToAXRam(0);
952   setAddFromAXRam(0);
953   if (m_acqReg->setBit(4,1).isFailure()){
954     error("Cannot set AX sequence start bit bit","A3PE::startAXSequence");
955     return StatusCode::FAILURE;
956   }
957   return StatusCode::SUCCESS;
958 }
\end{DoxyCode}
\hypertarget{classA3PE_af260fc8bce78935b7bad57c987574683}{
\index{A3PE@{A3PE}!statusReg@{statusReg}}
\index{statusReg@{statusReg}!A3PE@{A3PE}}
\subsubsection[{statusReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ A3PE::statusReg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_af260fc8bce78935b7bad57c987574683}


Definition at line 496 of file A3PE.h.

References m\_\-statusReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
496                        {
497     return m_statusReg;
498   }
\end{DoxyCode}
\hypertarget{classA3PE_af241373059bad4a3c376ab2ac98a7b29}{
\index{A3PE@{A3PE}!storageRam@{storageRam}}
\index{storageRam@{storageRam}!A3PE@{A3PE}}
\subsubsection[{storageRam}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ A3PE::storageRam ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_af241373059bad4a3c376ab2ac98a7b29}


Definition at line 536 of file A3PE.h.

References m\_\-storageRam.

Referenced by BOOST\_\-PYTHON\_\-MODULE(), dumpStorage(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), and loadStorage().


\begin{DoxyCode}
536                    {
537     return m_storageRam;
538   }
\end{DoxyCode}
\hypertarget{classA3PE_a9327d0bd2efb5baa7c6b7de27bbc5997}{
\index{A3PE@{A3PE}!testRam@{testRam}}
\index{testRam@{testRam}!A3PE@{A3PE}}
\subsubsection[{testRam}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ A3PE::testRam ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_a9327d0bd2efb5baa7c6b7de27bbc5997}


Definition at line 556 of file A3PE.h.

References m\_\-testRam.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
556                 {
557     return m_testRam;
558   }
\end{DoxyCode}
\hypertarget{classObject_a73a0f1a41828fdd8303dd662446fb6c3}{
\index{A3PE@{A3PE}!title@{title}}
\index{title@{title}!A3PE@{A3PE}}
\subsubsection[{title}]{\setlength{\rightskip}{0pt plus 5cm}std::string Object::title ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a73a0f1a41828fdd8303dd662446fb6c3}


Definition at line 31 of file Object.h.

References Object::m\_\-title.

Referenced by export\_\-obj(), export\_\-proc(), CurrentMeasurement::initialize(), ADCMeasurement::initialize(), StorageFifoAcquisition::initialize(), Acquisition::initialize(), and Application::terminate().


\begin{DoxyCode}
31 { return m_title;      } // < Get Object m_title
\end{DoxyCode}
\hypertarget{classA3PE_a16b16ac12705b9dd93d70fa172deb584}{
\index{A3PE@{A3PE}!toAXRam@{toAXRam}}
\index{toAXRam@{toAXRam}!A3PE@{A3PE}}
\subsubsection[{toAXRam}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ A3PE::toAXRam ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_a16b16ac12705b9dd93d70fa172deb584}


Definition at line 548 of file A3PE.h.

References m\_\-toAXRam.

Referenced by BOOST\_\-PYTHON\_\-MODULE(), dumpToAX(), A3PE\_\-BitFlip::initialize(), and loadToAX().


\begin{DoxyCode}
548                 {
549     return m_toAXRam;
550   }
\end{DoxyCode}
\hypertarget{classA3PE_af6e9e980e871fcf0e1b35e1b4ae95ebe}{
\index{A3PE@{A3PE}!toAXRamPtrReg@{toAXRamPtrReg}}
\index{toAXRamPtrReg@{toAXRamPtrReg}!A3PE@{A3PE}}
\subsubsection[{toAXRamPtrReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ A3PE::toAXRamPtrReg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_af6e9e980e871fcf0e1b35e1b4ae95ebe}


Definition at line 564 of file A3PE.h.

References m\_\-toAXRamPtr.


\begin{DoxyCode}
564                            {
565     return m_toAXRamPtr;
566   }
\end{DoxyCode}
\hypertarget{classA3PE_a43b0006fafa3aeae353abb2ac30e872c}{
\index{A3PE@{A3PE}!toAXReg@{toAXReg}}
\index{toAXReg@{toAXReg}!A3PE@{A3PE}}
\subsubsection[{toAXReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ A3PE::toAXReg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_a43b0006fafa3aeae353abb2ac30e872c}


Definition at line 524 of file A3PE.h.

References m\_\-toAXReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
524                      {
525     return m_toAXReg;
526   }
\end{DoxyCode}
\hypertarget{classHierarchy_a594c294c5f60c230e106d522ed008212}{
\index{A3PE@{A3PE}!tree@{tree}}
\index{tree@{tree}!A3PE@{A3PE}}
\subsubsection[{tree}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::tree ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classHierarchy_a594c294c5f60c230e106d522ed008212}


Definition at line 46 of file Hierarchy.h.

References Hierarchy::tree().

Referenced by export\_\-obj(), and Hierarchy::tree().


\begin{DoxyCode}
46 { tree(""); };                     // output tree of Hierarchy from object
\end{DoxyCode}
\hypertarget{classHierarchy_a76e914b9a677a22a82deb74d892bf261}{
\index{A3PE@{A3PE}!tree@{tree}}
\index{tree@{tree}!A3PE@{A3PE}}
\subsubsection[{tree}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::tree (std::string {\em indent} = {\ttfamily std::string(\char`\"{}\char`\"{})})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a76e914b9a677a22a82deb74d892bf261}


Definition at line 310 of file Hierarchy.cpp.

References Hierarchy::children(), Object::info(), Object::msgSvc(), Object::name(), MsgSvc::NONE, and Object::type().


\begin{DoxyCode}
310                                     {
311   std::string line=indent+" -> "+name()+"["+type()+"] ";
312   if (std::string("")==indent){
313     info("Hierarchy for Object "+name()+"["+type()+"]","Hierarchy::tree");
314   }
315   msgSvc(MsgSvc::NONE,line,"");
316   std::vector<Hierarchy*> list = children();
317   std::vector<Hierarchy*>::iterator iter;
318   for (iter=list.begin() ; iter!=list.end() ; ++iter){
319     std::string tab="  ";
320     (*iter)->tree(indent+tab);
321   }
322 }
\end{DoxyCode}
\hypertarget{classA3PE_a75cd0377eb653ed22c4d258ab359f3d6}{
\index{A3PE@{A3PE}!trigger@{trigger}}
\index{trigger@{trigger}!A3PE@{A3PE}}
\subsubsection[{trigger}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} A3PE::trigger ()}}
\label{classA3PE_a75cd0377eb653ed22c4d258ab359f3d6}


Definition at line 363 of file A3PE.cpp.

References Object::debug(), m\_\-acqReg, and Register::setBit().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), and Acquisition::execute().


\begin{DoxyCode}
363                         {
364   debug("Trigger sequence started","A3PE::trigger");
365   return m_acqReg->setBit(0,1);
366 }
\end{DoxyCode}
\hypertarget{classA3PE_ac0aabc1457923b7ee7da0a2c91c46451}{
\index{A3PE@{A3PE}!triggerDelay@{triggerDelay}}
\index{triggerDelay@{triggerDelay}!A3PE@{A3PE}}
\subsubsection[{triggerDelay}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int A3PE::triggerDelay ()}}
\label{classA3PE_ac0aabc1457923b7ee7da0a2c91c46451}


Definition at line 480 of file A3PE.cpp.

References shell::data(), IOdata::dataU32(), Object::error(), IOobject::io(), StatusCode::isFailure(), m\_\-triggerReg, Object::name(), and IOobject::read().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
480                                {
481   if (m_triggerReg->read().isFailure()){
482     error("Cannot read Trigger register "+m_triggerReg->name(),
483         "Register::triggerDelay");
484     return 0;
485   }
486   unsigned long int data=m_triggerReg->io()->dataU32()[0];
487   return (data&(255));
488 }
\end{DoxyCode}
\hypertarget{classA3PE_aad0f7ac467db22e5608ae6b0957665a1}{
\index{A3PE@{A3PE}!triggerRam@{triggerRam}}
\index{triggerRam@{triggerRam}!A3PE@{A3PE}}
\subsubsection[{triggerRam}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ A3PE::triggerRam ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_aad0f7ac467db22e5608ae6b0957665a1}


Definition at line 544 of file A3PE.h.

References m\_\-triggerRam.

Referenced by BOOST\_\-PYTHON\_\-MODULE(), dumpTrigger(), and loadTrigger().


\begin{DoxyCode}
544                    {
545     return m_triggerRam;
546   }
\end{DoxyCode}
\hypertarget{classA3PE_ada46375753047d6a74acdec442044f39}{
\index{A3PE@{A3PE}!triggerRate@{triggerRate}}
\index{triggerRate@{triggerRate}!A3PE@{A3PE}}
\subsubsection[{triggerRate}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int A3PE::triggerRate ()}}
\label{classA3PE_ada46375753047d6a74acdec442044f39}


Definition at line 539 of file A3PE.cpp.

References shell::data(), IOdata::dataU32(), Object::error(), IOobject::io(), StatusCode::isFailure(), m\_\-triggerReg, Object::name(), and IOobject::read().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
539                               {
540   if (m_triggerReg->read().isFailure()){
541     error("Cannot read Trigger register "+m_triggerReg->name(),
542         "Register::setTriggerRate");
543     return 0;
544   }
545   unsigned long int data=m_triggerReg->io()->dataU32()[0];
546   return (data>>8) & (65535) ; 
547 }
\end{DoxyCode}
\hypertarget{classA3PE_a4bf922f391fee6753fb0d53e133603b7}{
\index{A3PE@{A3PE}!triggerReg@{triggerReg}}
\index{triggerReg@{triggerReg}!A3PE@{A3PE}}
\subsubsection[{triggerReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ A3PE::triggerReg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_a4bf922f391fee6753fb0d53e133603b7}


Definition at line 520 of file A3PE.h.

References m\_\-triggerReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
520                         {
521     return m_triggerReg;
522   }
\end{DoxyCode}
\hypertarget{classObject_a84f99f70f144a83e1582d1d0f84e4e62}{
\index{A3PE@{A3PE}!type@{type}}
\index{type@{type}!A3PE@{A3PE}}
\subsubsection[{type}]{\setlength{\rightskip}{0pt plus 5cm}std::string Object::type ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a84f99f70f144a83e1582d1d0f84e4e62}


Definition at line 29 of file Object.h.

References Object::m\_\-type.

Referenced by DLLMgr::destroy(), DLL::destroy(), IOdata::dump(), export\_\-obj(), UsbSpiBus::init(), UsbI2cBus::init(), UsbMLSpiBus::init(), UsbMLI2cBus::init(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), PhaserRampExec::initialize(), ProcDataBase::list(), Hierarchy::parent(), Hierarchy::pathTyped(), DLL::print(), ProcDataBase::procList(), Application::setConfig(), Element::setConnection(), and Hierarchy::tree().


\begin{DoxyCode}
29 { return m_type;       } //< Get Object m_type
\end{DoxyCode}
\hypertarget{classA3PE_a9e9b5ba5bd0ee19470c80761269a00f6}{
\index{A3PE@{A3PE}!update@{update}}
\index{update@{update}!A3PE@{A3PE}}
\subsubsection[{update}]{\setlength{\rightskip}{0pt plus 5cm}void A3PE::update ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classA3PE_a9e9b5ba5bd0ee19470c80761269a00f6}
Update the \hyperlink{classElement}{Element} configuration from the actual hardware 

Implements \hyperlink{classElement_a4e6c83efae95616ebddd03c793a26661}{Element}.

Definition at line 465 of file A3PE.h.


\begin{DoxyCode}
465                  {
466   };
\end{DoxyCode}
\hypertarget{classObject_a2d4120195317e2a3c6532e8bb9f3da68}{
\index{A3PE@{A3PE}!verbose@{verbose}}
\index{verbose@{verbose}!A3PE@{A3PE}}
\subsubsection[{verbose}]{\setlength{\rightskip}{0pt plus 5cm}void Object::verbose (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a2d4120195317e2a3c6532e8bb9f3da68}


Definition at line 44 of file Object.h.

References Object::m\_\-log, MsgSvc::msgSvc(), and MsgSvc::VERBOSE.


\begin{DoxyCode}
44 { m_log.msgSvc (MsgSvc::VERBOSE , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a83d2db2df682907ea1115ad721c1c4a1}{
\index{A3PE@{A3PE}!verbose@{verbose}}
\index{verbose@{verbose}!A3PE@{A3PE}}
\subsubsection[{verbose}]{\setlength{\rightskip}{0pt plus 5cm}void Object::verbose (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a83d2db2df682907ea1115ad721c1c4a1}


Definition at line 36 of file Object.h.

References Object::m\_\-log, Object::m\_\-name, MsgSvc::msgSvc(), and MsgSvc::VERBOSE.

Referenced by DCU::acquire(), export\_\-obj(), DCU::init(), Application::prepare(), UsbFTMLInterface::read(), UsbFTInterface::read(), DCU::readMode(), DCU::reset(), DCU::setHIR(), DCU::setLIR(), SpecsInterface::specsReadI2c(), SpecsInterface::specsReadParallel(), SpecsInterface::specsReadRegister(), SpecsInterface::specsWriteI2c(), SpecsInterface::specsWriteParallel(), SpecsInterface::specsWriteRegister(), UsbFTMLInterface::usbRead(), UsbFTInterface::usbRead(), UsbFTMLInterface::usbReadU16(), UsbFTInterface::usbReadU16(), UsbFTMLInterface::usbReadU32(), UsbFTInterface::usbReadU32(), UsbFTMLInterface::usbReadU8(), UsbFTInterface::usbReadU8(), UsbFTMLInterface::usbWrite(), UsbFTInterface::usbWrite(), UsbFTMLInterface::usbWriteRead(), UsbFTInterface::usbWriteRead(), UsbFTMLInterface::usbWriteU16(), UsbFTInterface::usbWriteU16(), UsbFTMLInterface::usbWriteU32(), UsbFTInterface::usbWriteU32(), UsbFTMLInterface::usbWriteU8(), UsbFTInterface::usbWriteU8(), wait(), UsbFTMLInterface::write(), and UsbFTInterface::write().


\begin{DoxyCode}
36 { m_log.msgSvc (MsgSvc::VERBOSE , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classObject_a11f101db4dd73d9391b0231818881d86}{
\index{A3PE@{A3PE}!warning@{warning}}
\index{warning@{warning}!A3PE@{A3PE}}
\subsubsection[{warning}]{\setlength{\rightskip}{0pt plus 5cm}void Object::warning (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a11f101db4dd73d9391b0231818881d86}


Definition at line 47 of file Object.h.

References Object::m\_\-log, MsgSvc::msgSvc(), and MsgSvc::WARNING.


\begin{DoxyCode}
47 { m_log.msgSvc (MsgSvc::WARNING , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{
\index{A3PE@{A3PE}!warning@{warning}}
\index{warning@{warning}!A3PE@{A3PE}}
\subsubsection[{warning}]{\setlength{\rightskip}{0pt plus 5cm}void Object::warning (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a65cd4fda577711660821fd2cd5a3b4c9}


Definition at line 39 of file Object.h.

References Object::m\_\-log, Object::m\_\-name, MsgSvc::msgSvc(), and MsgSvc::WARNING.

Referenced by DCU::acquire(), acquisition(), Plot::add(), Application::bookkeeping(), checkCmd(), Hierarchy::child(), Hierarchy::childTyped(), Processus::clean(), UsbSpiBus::clockDivider(), LSDelayChipV1::configRegBulkRead(), LSDelayChipV1::configRegBulkWrite(), Element::connection(), DCU::convert(), Application::create(), SpecsMezzanine::date(), SpecsGlue::date(), SpecsSlave::detect(), NI6008::device(), UsbFTInterfaceTest::execute(), Acquisition::execute(), A3PE\_\-BitFlip::execute(), export\_\-obj(), FEB\_\-v1::gbtAcknowledgeConfig(), FEB\_\-v1::gbtClockStrength(), FEB\_\-v1::gbtDLLReset(), LSDelayChipV1::getConfigReg(), SpecsGlue::i2cClkMode(), SpecsSlave::init(), DCU::init(), TestUSB::initialize(), TestSPI::initialize(), TestI2C::initialize(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), SpecsMezzanine::led(), SpecsGlue::led(), loadTrigger(), Application::loop(), Application::makeDir(), Data::name(), Application::prepare(), UsbSpiBus::read(), UsbI2cBus::read(), ICPhaser::read(), Phaser::read(), DCU::readMode(), SpecsSlave::reset(), SpecsMaster::reset(), DCU::reset(), ICPhaser::reset(), SpecsSlave::resetInternal(), Server::Server(), FEB\_\-v1::setCalibCte(), StorageFifoAcquisition::setChannels(), Acquisition::setChannels(), UsbSpiBus::setClockDivider(), FEB\_\-v1::setClockFallingEdge(), Application::setConfig(), LSDelayChipV1::setConfigReg(), StorageFifoAcquisition::setDepth(), Acquisition::setDepth(), setEnableADC(), FEB\_\-v1::setGain4(), FEB\_\-v1::setGbt80MHzClkEport(), FEB\_\-v1::setGbtClockStrength(), FEB\_\-v1::setGbtDataPath(), FEB\_\-v1::setGbtDLLEport(), FEB\_\-v1::setGbtEnableEport(), FEB\_\-v1::setGbtMode(), FEB\_\-v1::setGbtTermEport(), FEB\_\-v1::setGbtTrackMode(), DCU::setHIR(), SpecsGlue::setI2cClkMode(), SpecsMezzanine::setLed(), DCU::setLIR(), FEB\_\-v1::setOutputEport(), setPipeline(), FEB\_\-v1::setPseudoADCEnable(), FEB\_\-v1::setPseudoPMEnable(), RAM::setSize(), SpecsMaster::setSpeed(), FEB\_\-v1::setStopInjLoop(), FEB\_\-v1::setTestDuration(), IOdata::setU16(), IOdata::setU32(), IOdata::setU8(), TestSuite::sigma(), SpecsInterface::specsReadI2c(), SpecsInterface::specsReadParallel(), SpecsInterface::specsReadRegister(), SpecsInterface::specsWriteI2c(), SpecsInterface::specsWriteParallel(), SpecsInterface::specsWriteRegister(), ICECALv3::spiAddressScan(), LSDelayChipV1::spiBERTest(), ICECALv3::spiFERTest(), ICECALv3::spiRead(), ICECALv3::spiWrite(), ICECALv3::spiWriteSafe(), Server::start(), ICPhaser::status(), Application::svcPlot(), Application::svcRunning(), Data::title(), Server::updateConfig(), Server::updateState(), Data::vectorPtr(), UsbSpiBus::write(), UsbI2cBus::write(), ICPhaser::write(), Phaser::write(), FEB\_\-v1::writeFifoInjectFE(), and FEB\_\-v1::writeFifoLLTFE().


\begin{DoxyCode}
39 { m_log.msgSvc (MsgSvc::WARNING , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classA3PE_a3b4333f547a2a36fc1f38bf4ca9afa89}{
\index{A3PE@{A3PE}!writeFromAXRamUsb@{writeFromAXRamUsb}}
\index{writeFromAXRamUsb@{writeFromAXRamUsb}!A3PE@{A3PE}}
\subsubsection[{writeFromAXRamUsb}]{\setlength{\rightskip}{0pt plus 5cm}bool A3PE::writeFromAXRamUsb ()}}
\label{classA3PE_a3b4333f547a2a36fc1f38bf4ca9afa89}


Definition at line 276 of file A3PE.cpp.

References Register::getBit(), and m\_\-setupReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
276                             {
277   return (m_setupReg->getBit(10)==1&&m_setupReg->getBit(11)==1);
278 }
\end{DoxyCode}
\hypertarget{classA3PE_a3b75531731fc939206cce076f7ac9f9a}{
\index{A3PE@{A3PE}!writeLengthFifoReg@{writeLengthFifoReg}}
\index{writeLengthFifoReg@{writeLengthFifoReg}!A3PE@{A3PE}}
\subsubsection[{writeLengthFifoReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ A3PE::writeLengthFifoReg ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classA3PE_a3b75531731fc939206cce076f7ac9f9a}


Definition at line 508 of file A3PE.h.

References m\_\-writeLengthFifoReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
508                                 {
509     return m_writeLengthFifoReg;
510   }
\end{DoxyCode}
\hypertarget{classA3PE_af15048318a126074e28df1c6120d5e0d}{
\index{A3PE@{A3PE}!writeStorageFifoUsb@{writeStorageFifoUsb}}
\index{writeStorageFifoUsb@{writeStorageFifoUsb}!A3PE@{A3PE}}
\subsubsection[{writeStorageFifoUsb}]{\setlength{\rightskip}{0pt plus 5cm}bool A3PE::writeStorageFifoUsb ()}}
\label{classA3PE_af15048318a126074e28df1c6120d5e0d}


Definition at line 248 of file A3PE.cpp.

References Register::getBit(), and m\_\-setupReg.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
248                               {
249   if (m_setupReg->getBit(8)==1&&m_setupReg->getBit(9)==1) return true;
250   return false;
251 }
\end{DoxyCode}


\subsection{Member Data Documentation}
\hypertarget{classA3PE_abaf426f4c9192537117b77f9f4821e04}{
\index{A3PE@{A3PE}!m\_\-acqReg@{m\_\-acqReg}}
\index{m\_\-acqReg@{m\_\-acqReg}!A3PE@{A3PE}}
\subsubsection[{m\_\-acqReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf A3PE::m\_\-acqReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_abaf426f4c9192537117b77f9f4821e04}


Definition at line 592 of file A3PE.h.

Referenced by A3PE(), acqReg(), acquisition(), dataReady(), enableStorage(), pipeline(), setPipeline(), setSoftwareTrigger(), softwareTrigger(), startSequenceAX(), and trigger().\hypertarget{classAttrib_a3414521d7a82476e874b25a5407b5e63}{
\index{A3PE@{A3PE}!m\_\-attribString@{m\_\-attribString}}
\index{m\_\-attribString@{m\_\-attribString}!A3PE@{A3PE}}
\subsubsection[{m\_\-attribString}]{\setlength{\rightskip}{0pt plus 5cm}std::string {\bf Attrib::m\_\-attribString}\mbox{[}10\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}protected, inherited\mbox{]}}}}
\label{classAttrib_a3414521d7a82476e874b25a5407b5e63}


Definition at line 105 of file Attrib.h.

Referenced by Attrib::Attrib(), and Attrib::attributs().\hypertarget{classA3PE_ae1f4c24a99c2e6ae944a080f429cc155}{
\index{A3PE@{A3PE}!m\_\-clockDivisionReg@{m\_\-clockDivisionReg}}
\index{m\_\-clockDivisionReg@{m\_\-clockDivisionReg}!A3PE@{A3PE}}
\subsubsection[{m\_\-clockDivisionReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf A3PE::m\_\-clockDivisionReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_ae1f4c24a99c2e6ae944a080f429cc155}


Definition at line 596 of file A3PE.h.

Referenced by A3PE(), clockDivision(), clockDivisionReg(), and setClockDivision().\hypertarget{classElement_abe3de7a5dbbc9a6dd2d7e012e5fdb266}{
\index{A3PE@{A3PE}!m\_\-connection@{m\_\-connection}}
\index{m\_\-connection@{m\_\-connection}!A3PE@{A3PE}}
\subsubsection[{m\_\-connection}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy}$\ast$ {\bf Element::m\_\-connection}\hspace{0.3cm}{\ttfamily  \mbox{[}protected, inherited\mbox{]}}}}
\label{classElement_abe3de7a5dbbc9a6dd2d7e012e5fdb266}


Definition at line 70 of file Element.h.

Referenced by UsbSpiBus::clockDivider(), Element::connection(), Element::Element(), UsbSpiBus::init(), UsbI2cBus::init(), IOobject::init(), UsbMLSpiBus::init(), UsbMLI2cBus::init(), UsbSpiBus::read(), UsbI2cBus::read(), UsbSpiBus::setClockDivider(), Element::setConnection(), UsbSpiBus::write(), and UsbI2cBus::write().\hypertarget{classA3PE_a126a936a5fd4fd4b83485b3637e1fa84}{
\index{A3PE@{A3PE}!m\_\-ctrlAnaMezzReg@{m\_\-ctrlAnaMezzReg}}
\index{m\_\-ctrlAnaMezzReg@{m\_\-ctrlAnaMezzReg}!A3PE@{A3PE}}
\subsubsection[{m\_\-ctrlAnaMezzReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf A3PE::m\_\-ctrlAnaMezzReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_a126a936a5fd4fd4b83485b3637e1fa84}


Definition at line 595 of file A3PE.h.

Referenced by A3PE(), and ctrlAnaMezzReg().\hypertarget{classA3PE_a264834484dd6326ebad58c2a3e1be9a6}{
\index{A3PE@{A3PE}!m\_\-ctrlReg@{m\_\-ctrlReg}}
\index{m\_\-ctrlReg@{m\_\-ctrlReg}!A3PE@{A3PE}}
\subsubsection[{m\_\-ctrlReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf A3PE::m\_\-ctrlReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_a264834484dd6326ebad58c2a3e1be9a6}


Definition at line 588 of file A3PE.h.

Referenced by A3PE(), and ctrlReg().\hypertarget{classA3PE_a91d3dd3e87e2c948dd67cb82a63d3858}{
\index{A3PE@{A3PE}!m\_\-fromAXRam@{m\_\-fromAXRam}}
\index{m\_\-fromAXRam@{m\_\-fromAXRam}!A3PE@{A3PE}}
\subsubsection[{m\_\-fromAXRam}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ {\bf A3PE::m\_\-fromAXRam}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_a91d3dd3e87e2c948dd67cb82a63d3858}


Definition at line 607 of file A3PE.h.

Referenced by A3PE(), and fromAXRam().\hypertarget{classA3PE_a27ae9467bc128e46dd80443245df096a}{
\index{A3PE@{A3PE}!m\_\-fromAXRamPtr@{m\_\-fromAXRamPtr}}
\index{m\_\-fromAXRamPtr@{m\_\-fromAXRamPtr}!A3PE@{A3PE}}
\subsubsection[{m\_\-fromAXRamPtr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf A3PE::m\_\-fromAXRamPtr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_a27ae9467bc128e46dd80443245df096a}


Definition at line 605 of file A3PE.h.

Referenced by A3PE(), fromAXRamPtrReg(), and setAddFromAXRam().\hypertarget{classA3PE_acbfe708ac0a81243959c96124f192b9e}{
\index{A3PE@{A3PE}!m\_\-fromAXReg@{m\_\-fromAXReg}}
\index{m\_\-fromAXReg@{m\_\-fromAXReg}!A3PE@{A3PE}}
\subsubsection[{m\_\-fromAXReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf A3PE::m\_\-fromAXReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_acbfe708ac0a81243959c96124f192b9e}


Definition at line 599 of file A3PE.h.

Referenced by A3PE(), and fromAXReg().\hypertarget{classA3PE_abd71e0c273f9e211e1a9302019129aff}{
\index{A3PE@{A3PE}!m\_\-globalUsbReset@{m\_\-globalUsbReset}}
\index{m\_\-globalUsbReset@{m\_\-globalUsbReset}!A3PE@{A3PE}}
\subsubsection[{m\_\-globalUsbReset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf A3PE::m\_\-globalUsbReset}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_abd71e0c273f9e211e1a9302019129aff}


Definition at line 587 of file A3PE.h.

Referenced by A3PE(), and reset().\hypertarget{classA3PE_a061472eb539bb6ac99f4fa11a760eeaf}{
\index{A3PE@{A3PE}!m\_\-latencyAX@{m\_\-latencyAX}}
\index{m\_\-latencyAX@{m\_\-latencyAX}!A3PE@{A3PE}}
\subsubsection[{m\_\-latencyAX}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf A3PE::m\_\-latencyAX}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_a061472eb539bb6ac99f4fa11a760eeaf}


Definition at line 608 of file A3PE.h.

Referenced by A3PE(), latencyAX(), and setLatencyAX().\hypertarget{classA3PE_a96a167e73e264da5a18d9ddb5ebb5f23}{
\index{A3PE@{A3PE}!m\_\-latencyReg@{m\_\-latencyReg}}
\index{m\_\-latencyReg@{m\_\-latencyReg}!A3PE@{A3PE}}
\subsubsection[{m\_\-latencyReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf A3PE::m\_\-latencyReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_a96a167e73e264da5a18d9ddb5ebb5f23}


Definition at line 593 of file A3PE.h.

Referenced by A3PE(), fifoLatency(), latencyReg(), and setFifoLatency().\hypertarget{classA3PE_a87c93a38343873f2d52741deca4750ce}{
\index{A3PE@{A3PE}!m\_\-lengthAX@{m\_\-lengthAX}}
\index{m\_\-lengthAX@{m\_\-lengthAX}!A3PE@{A3PE}}
\subsubsection[{m\_\-lengthAX}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf A3PE::m\_\-lengthAX}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_a87c93a38343873f2d52741deca4750ce}


Definition at line 609 of file A3PE.h.

Referenced by A3PE(), lengthAX(), and setLengthAX().\hypertarget{classA3PE_a84d5deabbbf2d513144dd6a00390182e}{
\index{A3PE@{A3PE}!m\_\-patternRam@{m\_\-patternRam}}
\index{m\_\-patternRam@{m\_\-patternRam}!A3PE@{A3PE}}
\subsubsection[{m\_\-patternRam}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ {\bf A3PE::m\_\-patternRam}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_a84d5deabbbf2d513144dd6a00390182e}


Definition at line 602 of file A3PE.h.

Referenced by A3PE(), and patternRam().\hypertarget{classA3PE_ab4db5f00976e5095686f108c8febf702}{
\index{A3PE@{A3PE}!m\_\-resetReg@{m\_\-resetReg}}
\index{m\_\-resetReg@{m\_\-resetReg}!A3PE@{A3PE}}
\subsubsection[{m\_\-resetReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf A3PE::m\_\-resetReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_ab4db5f00976e5095686f108c8febf702}


Definition at line 589 of file A3PE.h.

Referenced by A3PE(), enableStorage(), reset(), resetAcquisitionWriteCounter(), resetFE(), resetFromAXRam(), resetLatencyCounter(), resetPatternFifo(), resetReg(), resetSequenceFromToAX(), resetSPI(), resetStorageFifo(), resetToAXRam(), resetTriggerFifo(), and resetUsbPhasers().\hypertarget{classA3PE_a142fa10b7e705c4701ae21678ec2ec8a}{
\index{A3PE@{A3PE}!m\_\-setupReg@{m\_\-setupReg}}
\index{m\_\-setupReg@{m\_\-setupReg}!A3PE@{A3PE}}
\subsubsection[{m\_\-setupReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf A3PE::m\_\-setupReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_a142fa10b7e705c4701ae21678ec2ec8a}


Definition at line 590 of file A3PE.h.

Referenced by A3PE(), enableADC(), internalAXSequence(), readPatternFifoUsb(), readToAXRamUsb(), readTriggerFifoUsb(), setAXRamUsb(), setEnableADC(), setInternalAXSequence(), setReadPatternFifoUsb(), setReadToAXRamUsb(), setReadTriggerFifoUsb(), setupReg(), setWriteFromAXRamUsb(), setWriteStorageFifoUsb(), writeFromAXRamUsb(), and writeStorageFifoUsb().\hypertarget{classA3PE_a1e7e5c89f190672990ae5bece2a8b1aa}{
\index{A3PE@{A3PE}!m\_\-spare3Reg@{m\_\-spare3Reg}}
\index{m\_\-spare3Reg@{m\_\-spare3Reg}!A3PE@{A3PE}}
\subsubsection[{m\_\-spare3Reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf A3PE::m\_\-spare3Reg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_a1e7e5c89f190672990ae5bece2a8b1aa}


Definition at line 600 of file A3PE.h.

Referenced by A3PE(), and spare3Reg().\hypertarget{classA3PE_a2281e3d12a2dffad99ec55be2b695f53}{
\index{A3PE@{A3PE}!m\_\-statusReg@{m\_\-statusReg}}
\index{m\_\-statusReg@{m\_\-statusReg}!A3PE@{A3PE}}
\subsubsection[{m\_\-statusReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf A3PE::m\_\-statusReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_a2281e3d12a2dffad99ec55be2b695f53}


Definition at line 591 of file A3PE.h.

Referenced by A3PE(), and statusReg().\hypertarget{classA3PE_a41e317474e0c6e63bad4648903279be9}{
\index{A3PE@{A3PE}!m\_\-storageRam@{m\_\-storageRam}}
\index{m\_\-storageRam@{m\_\-storageRam}!A3PE@{A3PE}}
\subsubsection[{m\_\-storageRam}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ {\bf A3PE::m\_\-storageRam}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_a41e317474e0c6e63bad4648903279be9}


Definition at line 601 of file A3PE.h.

Referenced by A3PE(), setFifoDepth(), and storageRam().\hypertarget{classA3PE_ad788e41ef5c674ab1a7671f3db0ffef6}{
\index{A3PE@{A3PE}!m\_\-testRam@{m\_\-testRam}}
\index{m\_\-testRam@{m\_\-testRam}!A3PE@{A3PE}}
\subsubsection[{m\_\-testRam}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ {\bf A3PE::m\_\-testRam}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_ad788e41ef5c674ab1a7671f3db0ffef6}


Definition at line 610 of file A3PE.h.

Referenced by A3PE(), and testRam().\hypertarget{classA3PE_ae586a3d2fd21556e84e1af656e3430b5}{
\index{A3PE@{A3PE}!m\_\-toAXRam@{m\_\-toAXRam}}
\index{m\_\-toAXRam@{m\_\-toAXRam}!A3PE@{A3PE}}
\subsubsection[{m\_\-toAXRam}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ {\bf A3PE::m\_\-toAXRam}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_ae586a3d2fd21556e84e1af656e3430b5}


Definition at line 606 of file A3PE.h.

Referenced by A3PE(), and toAXRam().\hypertarget{classA3PE_aae1b8b2e96bba94535bd4de766bd7e65}{
\index{A3PE@{A3PE}!m\_\-toAXRamPtr@{m\_\-toAXRamPtr}}
\index{m\_\-toAXRamPtr@{m\_\-toAXRamPtr}!A3PE@{A3PE}}
\subsubsection[{m\_\-toAXRamPtr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf A3PE::m\_\-toAXRamPtr}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_aae1b8b2e96bba94535bd4de766bd7e65}


Definition at line 604 of file A3PE.h.

Referenced by A3PE(), setAddToAXRam(), and toAXRamPtrReg().\hypertarget{classA3PE_abe8eb76e3c0d967403726143deb1b70f}{
\index{A3PE@{A3PE}!m\_\-toAXReg@{m\_\-toAXReg}}
\index{m\_\-toAXReg@{m\_\-toAXReg}!A3PE@{A3PE}}
\subsubsection[{m\_\-toAXReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf A3PE::m\_\-toAXReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_abe8eb76e3c0d967403726143deb1b70f}


Definition at line 598 of file A3PE.h.

Referenced by A3PE(), and toAXReg().\hypertarget{classA3PE_a2b40e3937f0aa008ec7073acc5029fcc}{
\index{A3PE@{A3PE}!m\_\-triggerRam@{m\_\-triggerRam}}
\index{m\_\-triggerRam@{m\_\-triggerRam}!A3PE@{A3PE}}
\subsubsection[{m\_\-triggerRam}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ {\bf A3PE::m\_\-triggerRam}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_a2b40e3937f0aa008ec7073acc5029fcc}


Definition at line 603 of file A3PE.h.

Referenced by A3PE(), and triggerRam().\hypertarget{classA3PE_a750158ae488121ab7969452f061e678c}{
\index{A3PE@{A3PE}!m\_\-triggerReg@{m\_\-triggerReg}}
\index{m\_\-triggerReg@{m\_\-triggerReg}!A3PE@{A3PE}}
\subsubsection[{m\_\-triggerReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf A3PE::m\_\-triggerReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_a750158ae488121ab7969452f061e678c}


Definition at line 597 of file A3PE.h.

Referenced by A3PE(), nTrigger(), setNTrigger(), setTriggerDelay(), setTriggerRate(), triggerDelay(), triggerRate(), and triggerReg().\hypertarget{classA3PE_a9a0cb2253ea34c0be567a03684217fee}{
\index{A3PE@{A3PE}!m\_\-writeLengthFifoReg@{m\_\-writeLengthFifoReg}}
\index{m\_\-writeLengthFifoReg@{m\_\-writeLengthFifoReg}!A3PE@{A3PE}}
\subsubsection[{m\_\-writeLengthFifoReg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Register}$\ast$ {\bf A3PE::m\_\-writeLengthFifoReg}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classA3PE_a9a0cb2253ea34c0be567a03684217fee}


Definition at line 594 of file A3PE.h.

Referenced by A3PE(), fifoDepth(), setFifoDepth(), and writeLengthFifoReg().

The documentation for this class was generated from the following files:\begin{DoxyCompactItemize}
\item 
/home/eleclhcb/LHCb/lbcat-\/cmake/CatCaloProto40MHz/inc/\hyperlink{A3PE_8h}{A3PE.h}\item 
/home/eleclhcb/LHCb/lbcat-\/cmake/CatCaloProto40MHz/src/\hyperlink{A3PE_8cpp}{A3PE.cpp}\end{DoxyCompactItemize}
