
HW3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000045a4  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004b58  08004770  08004770  00005770  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092c8  080092c8  0000b05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080092c8  080092c8  0000a2c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080092d0  080092d0  0000b05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092d0  080092d0  0000a2d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080092d4  080092d4  0000a2d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080092d8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000178a0  2000005c  08009334  0000b05c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200178fc  08009334  0000b8fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000081c4  00000000  00000000  0000b08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000156d  00000000  00000000  00013250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006d8  00000000  00000000  000147c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000055f  00000000  00000000  00014e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020cdc  00000000  00000000  000153f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009002  00000000  00000000  000360d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8698  00000000  00000000  0003f0d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010776d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002140  00000000  00000000  001077b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  001098f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000005c 	.word	0x2000005c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08004754 	.word	0x08004754

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000060 	.word	0x20000060
 8000204:	08004754 	.word	0x08004754

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	@ 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpun>:
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__aeabi_dcmpun+0x10>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d10a      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x20>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ad4:	f04f 0000 	mov.w	r0, #0
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0001 	mov.w	r0, #1
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_uldivmod>:
 8000ae0:	b953      	cbnz	r3, 8000af8 <__aeabi_uldivmod+0x18>
 8000ae2:	b94a      	cbnz	r2, 8000af8 <__aeabi_uldivmod+0x18>
 8000ae4:	2900      	cmp	r1, #0
 8000ae6:	bf08      	it	eq
 8000ae8:	2800      	cmpeq	r0, #0
 8000aea:	bf1c      	itt	ne
 8000aec:	f04f 31ff 	movne.w	r1, #4294967295
 8000af0:	f04f 30ff 	movne.w	r0, #4294967295
 8000af4:	f000 b988 	b.w	8000e08 <__aeabi_idiv0>
 8000af8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000afc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b00:	f000 f806 	bl	8000b10 <__udivmoddi4>
 8000b04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b0c:	b004      	add	sp, #16
 8000b0e:	4770      	bx	lr

08000b10 <__udivmoddi4>:
 8000b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b14:	9d08      	ldr	r5, [sp, #32]
 8000b16:	468e      	mov	lr, r1
 8000b18:	4604      	mov	r4, r0
 8000b1a:	4688      	mov	r8, r1
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d14a      	bne.n	8000bb6 <__udivmoddi4+0xa6>
 8000b20:	428a      	cmp	r2, r1
 8000b22:	4617      	mov	r7, r2
 8000b24:	d962      	bls.n	8000bec <__udivmoddi4+0xdc>
 8000b26:	fab2 f682 	clz	r6, r2
 8000b2a:	b14e      	cbz	r6, 8000b40 <__udivmoddi4+0x30>
 8000b2c:	f1c6 0320 	rsb	r3, r6, #32
 8000b30:	fa01 f806 	lsl.w	r8, r1, r6
 8000b34:	fa20 f303 	lsr.w	r3, r0, r3
 8000b38:	40b7      	lsls	r7, r6
 8000b3a:	ea43 0808 	orr.w	r8, r3, r8
 8000b3e:	40b4      	lsls	r4, r6
 8000b40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b44:	fa1f fc87 	uxth.w	ip, r7
 8000b48:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b4c:	0c23      	lsrs	r3, r4, #16
 8000b4e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b56:	fb01 f20c 	mul.w	r2, r1, ip
 8000b5a:	429a      	cmp	r2, r3
 8000b5c:	d909      	bls.n	8000b72 <__udivmoddi4+0x62>
 8000b5e:	18fb      	adds	r3, r7, r3
 8000b60:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b64:	f080 80ea 	bcs.w	8000d3c <__udivmoddi4+0x22c>
 8000b68:	429a      	cmp	r2, r3
 8000b6a:	f240 80e7 	bls.w	8000d3c <__udivmoddi4+0x22c>
 8000b6e:	3902      	subs	r1, #2
 8000b70:	443b      	add	r3, r7
 8000b72:	1a9a      	subs	r2, r3, r2
 8000b74:	b2a3      	uxth	r3, r4
 8000b76:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b7a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b82:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b86:	459c      	cmp	ip, r3
 8000b88:	d909      	bls.n	8000b9e <__udivmoddi4+0x8e>
 8000b8a:	18fb      	adds	r3, r7, r3
 8000b8c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b90:	f080 80d6 	bcs.w	8000d40 <__udivmoddi4+0x230>
 8000b94:	459c      	cmp	ip, r3
 8000b96:	f240 80d3 	bls.w	8000d40 <__udivmoddi4+0x230>
 8000b9a:	443b      	add	r3, r7
 8000b9c:	3802      	subs	r0, #2
 8000b9e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ba2:	eba3 030c 	sub.w	r3, r3, ip
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	b11d      	cbz	r5, 8000bb2 <__udivmoddi4+0xa2>
 8000baa:	40f3      	lsrs	r3, r6
 8000bac:	2200      	movs	r2, #0
 8000bae:	e9c5 3200 	strd	r3, r2, [r5]
 8000bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bb6:	428b      	cmp	r3, r1
 8000bb8:	d905      	bls.n	8000bc6 <__udivmoddi4+0xb6>
 8000bba:	b10d      	cbz	r5, 8000bc0 <__udivmoddi4+0xb0>
 8000bbc:	e9c5 0100 	strd	r0, r1, [r5]
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	4608      	mov	r0, r1
 8000bc4:	e7f5      	b.n	8000bb2 <__udivmoddi4+0xa2>
 8000bc6:	fab3 f183 	clz	r1, r3
 8000bca:	2900      	cmp	r1, #0
 8000bcc:	d146      	bne.n	8000c5c <__udivmoddi4+0x14c>
 8000bce:	4573      	cmp	r3, lr
 8000bd0:	d302      	bcc.n	8000bd8 <__udivmoddi4+0xc8>
 8000bd2:	4282      	cmp	r2, r0
 8000bd4:	f200 8105 	bhi.w	8000de2 <__udivmoddi4+0x2d2>
 8000bd8:	1a84      	subs	r4, r0, r2
 8000bda:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bde:	2001      	movs	r0, #1
 8000be0:	4690      	mov	r8, r2
 8000be2:	2d00      	cmp	r5, #0
 8000be4:	d0e5      	beq.n	8000bb2 <__udivmoddi4+0xa2>
 8000be6:	e9c5 4800 	strd	r4, r8, [r5]
 8000bea:	e7e2      	b.n	8000bb2 <__udivmoddi4+0xa2>
 8000bec:	2a00      	cmp	r2, #0
 8000bee:	f000 8090 	beq.w	8000d12 <__udivmoddi4+0x202>
 8000bf2:	fab2 f682 	clz	r6, r2
 8000bf6:	2e00      	cmp	r6, #0
 8000bf8:	f040 80a4 	bne.w	8000d44 <__udivmoddi4+0x234>
 8000bfc:	1a8a      	subs	r2, r1, r2
 8000bfe:	0c03      	lsrs	r3, r0, #16
 8000c00:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c04:	b280      	uxth	r0, r0
 8000c06:	b2bc      	uxth	r4, r7
 8000c08:	2101      	movs	r1, #1
 8000c0a:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c0e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c16:	fb04 f20c 	mul.w	r2, r4, ip
 8000c1a:	429a      	cmp	r2, r3
 8000c1c:	d907      	bls.n	8000c2e <__udivmoddi4+0x11e>
 8000c1e:	18fb      	adds	r3, r7, r3
 8000c20:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c24:	d202      	bcs.n	8000c2c <__udivmoddi4+0x11c>
 8000c26:	429a      	cmp	r2, r3
 8000c28:	f200 80e0 	bhi.w	8000dec <__udivmoddi4+0x2dc>
 8000c2c:	46c4      	mov	ip, r8
 8000c2e:	1a9b      	subs	r3, r3, r2
 8000c30:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c34:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c38:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c3c:	fb02 f404 	mul.w	r4, r2, r4
 8000c40:	429c      	cmp	r4, r3
 8000c42:	d907      	bls.n	8000c54 <__udivmoddi4+0x144>
 8000c44:	18fb      	adds	r3, r7, r3
 8000c46:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c4a:	d202      	bcs.n	8000c52 <__udivmoddi4+0x142>
 8000c4c:	429c      	cmp	r4, r3
 8000c4e:	f200 80ca 	bhi.w	8000de6 <__udivmoddi4+0x2d6>
 8000c52:	4602      	mov	r2, r0
 8000c54:	1b1b      	subs	r3, r3, r4
 8000c56:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c5a:	e7a5      	b.n	8000ba8 <__udivmoddi4+0x98>
 8000c5c:	f1c1 0620 	rsb	r6, r1, #32
 8000c60:	408b      	lsls	r3, r1
 8000c62:	fa22 f706 	lsr.w	r7, r2, r6
 8000c66:	431f      	orrs	r7, r3
 8000c68:	fa0e f401 	lsl.w	r4, lr, r1
 8000c6c:	fa20 f306 	lsr.w	r3, r0, r6
 8000c70:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c74:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c78:	4323      	orrs	r3, r4
 8000c7a:	fa00 f801 	lsl.w	r8, r0, r1
 8000c7e:	fa1f fc87 	uxth.w	ip, r7
 8000c82:	fbbe f0f9 	udiv	r0, lr, r9
 8000c86:	0c1c      	lsrs	r4, r3, #16
 8000c88:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c8c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c90:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c94:	45a6      	cmp	lr, r4
 8000c96:	fa02 f201 	lsl.w	r2, r2, r1
 8000c9a:	d909      	bls.n	8000cb0 <__udivmoddi4+0x1a0>
 8000c9c:	193c      	adds	r4, r7, r4
 8000c9e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ca2:	f080 809c 	bcs.w	8000dde <__udivmoddi4+0x2ce>
 8000ca6:	45a6      	cmp	lr, r4
 8000ca8:	f240 8099 	bls.w	8000dde <__udivmoddi4+0x2ce>
 8000cac:	3802      	subs	r0, #2
 8000cae:	443c      	add	r4, r7
 8000cb0:	eba4 040e 	sub.w	r4, r4, lr
 8000cb4:	fa1f fe83 	uxth.w	lr, r3
 8000cb8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cbc:	fb09 4413 	mls	r4, r9, r3, r4
 8000cc0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cc4:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cc8:	45a4      	cmp	ip, r4
 8000cca:	d908      	bls.n	8000cde <__udivmoddi4+0x1ce>
 8000ccc:	193c      	adds	r4, r7, r4
 8000cce:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cd2:	f080 8082 	bcs.w	8000dda <__udivmoddi4+0x2ca>
 8000cd6:	45a4      	cmp	ip, r4
 8000cd8:	d97f      	bls.n	8000dda <__udivmoddi4+0x2ca>
 8000cda:	3b02      	subs	r3, #2
 8000cdc:	443c      	add	r4, r7
 8000cde:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ce2:	eba4 040c 	sub.w	r4, r4, ip
 8000ce6:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cea:	4564      	cmp	r4, ip
 8000cec:	4673      	mov	r3, lr
 8000cee:	46e1      	mov	r9, ip
 8000cf0:	d362      	bcc.n	8000db8 <__udivmoddi4+0x2a8>
 8000cf2:	d05f      	beq.n	8000db4 <__udivmoddi4+0x2a4>
 8000cf4:	b15d      	cbz	r5, 8000d0e <__udivmoddi4+0x1fe>
 8000cf6:	ebb8 0203 	subs.w	r2, r8, r3
 8000cfa:	eb64 0409 	sbc.w	r4, r4, r9
 8000cfe:	fa04 f606 	lsl.w	r6, r4, r6
 8000d02:	fa22 f301 	lsr.w	r3, r2, r1
 8000d06:	431e      	orrs	r6, r3
 8000d08:	40cc      	lsrs	r4, r1
 8000d0a:	e9c5 6400 	strd	r6, r4, [r5]
 8000d0e:	2100      	movs	r1, #0
 8000d10:	e74f      	b.n	8000bb2 <__udivmoddi4+0xa2>
 8000d12:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d16:	0c01      	lsrs	r1, r0, #16
 8000d18:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d22:	463b      	mov	r3, r7
 8000d24:	4638      	mov	r0, r7
 8000d26:	463c      	mov	r4, r7
 8000d28:	46b8      	mov	r8, r7
 8000d2a:	46be      	mov	lr, r7
 8000d2c:	2620      	movs	r6, #32
 8000d2e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d32:	eba2 0208 	sub.w	r2, r2, r8
 8000d36:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d3a:	e766      	b.n	8000c0a <__udivmoddi4+0xfa>
 8000d3c:	4601      	mov	r1, r0
 8000d3e:	e718      	b.n	8000b72 <__udivmoddi4+0x62>
 8000d40:	4610      	mov	r0, r2
 8000d42:	e72c      	b.n	8000b9e <__udivmoddi4+0x8e>
 8000d44:	f1c6 0220 	rsb	r2, r6, #32
 8000d48:	fa2e f302 	lsr.w	r3, lr, r2
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	40b1      	lsls	r1, r6
 8000d50:	fa20 f202 	lsr.w	r2, r0, r2
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d5e:	b2bc      	uxth	r4, r7
 8000d60:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d64:	0c11      	lsrs	r1, r2, #16
 8000d66:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d6a:	fb08 f904 	mul.w	r9, r8, r4
 8000d6e:	40b0      	lsls	r0, r6
 8000d70:	4589      	cmp	r9, r1
 8000d72:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d76:	b280      	uxth	r0, r0
 8000d78:	d93e      	bls.n	8000df8 <__udivmoddi4+0x2e8>
 8000d7a:	1879      	adds	r1, r7, r1
 8000d7c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d80:	d201      	bcs.n	8000d86 <__udivmoddi4+0x276>
 8000d82:	4589      	cmp	r9, r1
 8000d84:	d81f      	bhi.n	8000dc6 <__udivmoddi4+0x2b6>
 8000d86:	eba1 0109 	sub.w	r1, r1, r9
 8000d8a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d8e:	fb09 f804 	mul.w	r8, r9, r4
 8000d92:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d96:	b292      	uxth	r2, r2
 8000d98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d9c:	4542      	cmp	r2, r8
 8000d9e:	d229      	bcs.n	8000df4 <__udivmoddi4+0x2e4>
 8000da0:	18ba      	adds	r2, r7, r2
 8000da2:	f109 31ff 	add.w	r1, r9, #4294967295
 8000da6:	d2c4      	bcs.n	8000d32 <__udivmoddi4+0x222>
 8000da8:	4542      	cmp	r2, r8
 8000daa:	d2c2      	bcs.n	8000d32 <__udivmoddi4+0x222>
 8000dac:	f1a9 0102 	sub.w	r1, r9, #2
 8000db0:	443a      	add	r2, r7
 8000db2:	e7be      	b.n	8000d32 <__udivmoddi4+0x222>
 8000db4:	45f0      	cmp	r8, lr
 8000db6:	d29d      	bcs.n	8000cf4 <__udivmoddi4+0x1e4>
 8000db8:	ebbe 0302 	subs.w	r3, lr, r2
 8000dbc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000dc0:	3801      	subs	r0, #1
 8000dc2:	46e1      	mov	r9, ip
 8000dc4:	e796      	b.n	8000cf4 <__udivmoddi4+0x1e4>
 8000dc6:	eba7 0909 	sub.w	r9, r7, r9
 8000dca:	4449      	add	r1, r9
 8000dcc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dd0:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dd4:	fb09 f804 	mul.w	r8, r9, r4
 8000dd8:	e7db      	b.n	8000d92 <__udivmoddi4+0x282>
 8000dda:	4673      	mov	r3, lr
 8000ddc:	e77f      	b.n	8000cde <__udivmoddi4+0x1ce>
 8000dde:	4650      	mov	r0, sl
 8000de0:	e766      	b.n	8000cb0 <__udivmoddi4+0x1a0>
 8000de2:	4608      	mov	r0, r1
 8000de4:	e6fd      	b.n	8000be2 <__udivmoddi4+0xd2>
 8000de6:	443b      	add	r3, r7
 8000de8:	3a02      	subs	r2, #2
 8000dea:	e733      	b.n	8000c54 <__udivmoddi4+0x144>
 8000dec:	f1ac 0c02 	sub.w	ip, ip, #2
 8000df0:	443b      	add	r3, r7
 8000df2:	e71c      	b.n	8000c2e <__udivmoddi4+0x11e>
 8000df4:	4649      	mov	r1, r9
 8000df6:	e79c      	b.n	8000d32 <__udivmoddi4+0x222>
 8000df8:	eba1 0109 	sub.w	r1, r1, r9
 8000dfc:	46c4      	mov	ip, r8
 8000dfe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e02:	fb09 f804 	mul.w	r8, r9, r4
 8000e06:	e7c4      	b.n	8000d92 <__udivmoddi4+0x282>

08000e08 <__aeabi_idiv0>:
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop

08000e0c <erosion>:
/* USER CODE BEGIN PFP */
/* -------------------- MORFOLOJİK İŞLEMLER -------------------- */

// EROZYON (Korozyon)
// Merkeze denk gelen tüm SE pikselleri SİYAH (0) ise, merkez piksel siyah olur.
void erosion(const uint8_t *input_img, uint8_t *output_img) {
 8000e0c:	b480      	push	{r7}
 8000e0e:	b089      	sub	sp, #36	@ 0x24
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	6039      	str	r1, [r7, #0]
    // Kenarları temizle (Siyah yap) - Sınır kontrolü yerine basitçe çerçeve çiziyoruz
    for (int i = 0; i < GRAY_SIZE; i++) output_img[i] = 0;
 8000e16:	2300      	movs	r3, #0
 8000e18:	61fb      	str	r3, [r7, #28]
 8000e1a:	e007      	b.n	8000e2c <erosion+0x20>
 8000e1c:	69fb      	ldr	r3, [r7, #28]
 8000e1e:	683a      	ldr	r2, [r7, #0]
 8000e20:	4413      	add	r3, r2
 8000e22:	2200      	movs	r2, #0
 8000e24:	701a      	strb	r2, [r3, #0]
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	3301      	adds	r3, #1
 8000e2a:	61fb      	str	r3, [r7, #28]
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	f5b3 4f96 	cmp.w	r3, #19200	@ 0x4b00
 8000e32:	dbf3      	blt.n	8000e1c <erosion+0x10>

    for (int y = BORDER; y < GRAY_HEIGHT - BORDER; y++) {
 8000e34:	2301      	movs	r3, #1
 8000e36:	61bb      	str	r3, [r7, #24]
 8000e38:	e066      	b.n	8000f08 <erosion+0xfc>
        for (int x = BORDER; x < GRAY_WIDTH - BORDER; x++) {
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	617b      	str	r3, [r7, #20]
 8000e3e:	e05d      	b.n	8000efc <erosion+0xf0>

            // Eğer merkez piksel SİYAH ise, sonuç kesinlikle siyahtır (işleme gerek yok)
            if (input_img[y * GRAY_WIDTH + x] == 0) {
 8000e40:	69ba      	ldr	r2, [r7, #24]
 8000e42:	4613      	mov	r3, r2
 8000e44:	009b      	lsls	r3, r3, #2
 8000e46:	4413      	add	r3, r2
 8000e48:	015b      	lsls	r3, r3, #5
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	4413      	add	r3, r2
 8000e50:	461a      	mov	r2, r3
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4413      	add	r3, r2
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d10d      	bne.n	8000e78 <erosion+0x6c>
                output_img[y * GRAY_WIDTH + x] = 0;
 8000e5c:	69ba      	ldr	r2, [r7, #24]
 8000e5e:	4613      	mov	r3, r2
 8000e60:	009b      	lsls	r3, r3, #2
 8000e62:	4413      	add	r3, r2
 8000e64:	015b      	lsls	r3, r3, #5
 8000e66:	461a      	mov	r2, r3
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	4413      	add	r3, r2
 8000e6c:	461a      	mov	r2, r3
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	4413      	add	r3, r2
 8000e72:	2200      	movs	r2, #0
 8000e74:	701a      	strb	r2, [r3, #0]
                continue;
 8000e76:	e03e      	b.n	8000ef6 <erosion+0xea>
            }

            // Merkez BEYAZ ise, komşulara bak
            int keep_white = 1;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	613b      	str	r3, [r7, #16]
            for (int i = -BORDER; i <= BORDER; i++) {
 8000e7c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e80:	60fb      	str	r3, [r7, #12]
 8000e82:	e021      	b.n	8000ec8 <erosion+0xbc>
                for (int j = -BORDER; j <= BORDER; j++) {
 8000e84:	f04f 33ff 	mov.w	r3, #4294967295
 8000e88:	60bb      	str	r3, [r7, #8]
 8000e8a:	e017      	b.n	8000ebc <erosion+0xb0>
                    // Herhangi bir komşu SİYAH ise, erozyon gerçekleşir
                    if (input_img[(y + i) * GRAY_WIDTH + (x + j)] == 0) {
 8000e8c:	69ba      	ldr	r2, [r7, #24]
 8000e8e:	68fb      	ldr	r3, [r7, #12]
 8000e90:	441a      	add	r2, r3
 8000e92:	4613      	mov	r3, r2
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	4413      	add	r3, r2
 8000e98:	015b      	lsls	r3, r3, #5
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	697a      	ldr	r2, [r7, #20]
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	4413      	add	r3, r2
 8000ea2:	440b      	add	r3, r1
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d102      	bne.n	8000eb6 <erosion+0xaa>
                        keep_white = 0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	613b      	str	r3, [r7, #16]
                        goto e_break; // Hızlı çıkış
 8000eb4:	e00c      	b.n	8000ed0 <erosion+0xc4>
                for (int j = -BORDER; j <= BORDER; j++) {
 8000eb6:	68bb      	ldr	r3, [r7, #8]
 8000eb8:	3301      	adds	r3, #1
 8000eba:	60bb      	str	r3, [r7, #8]
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	dde4      	ble.n	8000e8c <erosion+0x80>
            for (int i = -BORDER; i <= BORDER; i++) {
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	60fb      	str	r3, [r7, #12]
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	2b01      	cmp	r3, #1
 8000ecc:	ddda      	ble.n	8000e84 <erosion+0x78>
                    }
                }
            }
        e_break:
 8000ece:	bf00      	nop
            output_img[y * GRAY_WIDTH + x] = (keep_white) ? 255 : 0;
 8000ed0:	693b      	ldr	r3, [r7, #16]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <erosion+0xce>
 8000ed6:	21ff      	movs	r1, #255	@ 0xff
 8000ed8:	e000      	b.n	8000edc <erosion+0xd0>
 8000eda:	2100      	movs	r1, #0
 8000edc:	69ba      	ldr	r2, [r7, #24]
 8000ede:	4613      	mov	r3, r2
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	4413      	add	r3, r2
 8000ee4:	015b      	lsls	r3, r3, #5
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	4413      	add	r3, r2
 8000eec:	461a      	mov	r2, r3
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	4413      	add	r3, r2
 8000ef2:	460a      	mov	r2, r1
 8000ef4:	701a      	strb	r2, [r3, #0]
        for (int x = BORDER; x < GRAY_WIDTH - BORDER; x++) {
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	3301      	adds	r3, #1
 8000efa:	617b      	str	r3, [r7, #20]
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	2b9e      	cmp	r3, #158	@ 0x9e
 8000f00:	dd9e      	ble.n	8000e40 <erosion+0x34>
    for (int y = BORDER; y < GRAY_HEIGHT - BORDER; y++) {
 8000f02:	69bb      	ldr	r3, [r7, #24]
 8000f04:	3301      	adds	r3, #1
 8000f06:	61bb      	str	r3, [r7, #24]
 8000f08:	69bb      	ldr	r3, [r7, #24]
 8000f0a:	2b76      	cmp	r3, #118	@ 0x76
 8000f0c:	dd95      	ble.n	8000e3a <erosion+0x2e>
        }
    }
}
 8000f0e:	bf00      	nop
 8000f10:	bf00      	nop
 8000f12:	3724      	adds	r7, #36	@ 0x24
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr

08000f1c <dilation>:

// GENİŞLEME (Dilation)
// Merkeze denk gelen tüm SE piksellerinden en az biri BEYAZ (255) ise, merkez piksel beyaz olur.
void dilation(const uint8_t *input_img, uint8_t *output_img) {
 8000f1c:	b480      	push	{r7}
 8000f1e:	b089      	sub	sp, #36	@ 0x24
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	6039      	str	r1, [r7, #0]
    // Kenarları temizle
    for (int i = 0; i < GRAY_SIZE; i++) output_img[i] = 0;
 8000f26:	2300      	movs	r3, #0
 8000f28:	61fb      	str	r3, [r7, #28]
 8000f2a:	e007      	b.n	8000f3c <dilation+0x20>
 8000f2c:	69fb      	ldr	r3, [r7, #28]
 8000f2e:	683a      	ldr	r2, [r7, #0]
 8000f30:	4413      	add	r3, r2
 8000f32:	2200      	movs	r2, #0
 8000f34:	701a      	strb	r2, [r3, #0]
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	61fb      	str	r3, [r7, #28]
 8000f3c:	69fb      	ldr	r3, [r7, #28]
 8000f3e:	f5b3 4f96 	cmp.w	r3, #19200	@ 0x4b00
 8000f42:	dbf3      	blt.n	8000f2c <dilation+0x10>

    for (int y = BORDER; y < GRAY_HEIGHT - BORDER; y++) {
 8000f44:	2301      	movs	r3, #1
 8000f46:	61bb      	str	r3, [r7, #24]
 8000f48:	e066      	b.n	8001018 <dilation+0xfc>
        for (int x = BORDER; x < GRAY_WIDTH - BORDER; x++) {
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	617b      	str	r3, [r7, #20]
 8000f4e:	e05d      	b.n	800100c <dilation+0xf0>

            // Eğer merkez BEYAZ ise, sonuç kesinlikle beyazdır
            if (input_img[y * GRAY_WIDTH + x] == 255) {
 8000f50:	69ba      	ldr	r2, [r7, #24]
 8000f52:	4613      	mov	r3, r2
 8000f54:	009b      	lsls	r3, r3, #2
 8000f56:	4413      	add	r3, r2
 8000f58:	015b      	lsls	r3, r3, #5
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	4413      	add	r3, r2
 8000f60:	461a      	mov	r2, r3
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4413      	add	r3, r2
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	2bff      	cmp	r3, #255	@ 0xff
 8000f6a:	d10d      	bne.n	8000f88 <dilation+0x6c>
                output_img[y * GRAY_WIDTH + x] = 255;
 8000f6c:	69ba      	ldr	r2, [r7, #24]
 8000f6e:	4613      	mov	r3, r2
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	4413      	add	r3, r2
 8000f74:	015b      	lsls	r3, r3, #5
 8000f76:	461a      	mov	r2, r3
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	4413      	add	r3, r2
 8000f82:	22ff      	movs	r2, #255	@ 0xff
 8000f84:	701a      	strb	r2, [r3, #0]
                continue;
 8000f86:	e03e      	b.n	8001006 <dilation+0xea>
            }

            // Merkez SİYAH ise, komşulara bak (Herhangi biri beyaz mı?)
            int make_white = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	613b      	str	r3, [r7, #16]
            for (int i = -BORDER; i <= BORDER; i++) {
 8000f8c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f90:	60fb      	str	r3, [r7, #12]
 8000f92:	e021      	b.n	8000fd8 <dilation+0xbc>
                for (int j = -BORDER; j <= BORDER; j++) {
 8000f94:	f04f 33ff 	mov.w	r3, #4294967295
 8000f98:	60bb      	str	r3, [r7, #8]
 8000f9a:	e017      	b.n	8000fcc <dilation+0xb0>
                    // Herhangi bir komşu BEYAZ ise genişleme olur
                    if (input_img[(y + i) * GRAY_WIDTH + (x + j)] == 255) {
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	441a      	add	r2, r3
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	009b      	lsls	r3, r3, #2
 8000fa6:	4413      	add	r3, r2
 8000fa8:	015b      	lsls	r3, r3, #5
 8000faa:	4619      	mov	r1, r3
 8000fac:	697a      	ldr	r2, [r7, #20]
 8000fae:	68bb      	ldr	r3, [r7, #8]
 8000fb0:	4413      	add	r3, r2
 8000fb2:	440b      	add	r3, r1
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4413      	add	r3, r2
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	2bff      	cmp	r3, #255	@ 0xff
 8000fbe:	d102      	bne.n	8000fc6 <dilation+0xaa>
                        make_white = 1;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	613b      	str	r3, [r7, #16]
                        goto d_break;
 8000fc4:	e00c      	b.n	8000fe0 <dilation+0xc4>
                for (int j = -BORDER; j <= BORDER; j++) {
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	60bb      	str	r3, [r7, #8]
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	dde4      	ble.n	8000f9c <dilation+0x80>
            for (int i = -BORDER; i <= BORDER; i++) {
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	60fb      	str	r3, [r7, #12]
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	ddda      	ble.n	8000f94 <dilation+0x78>
                    }
                }
            }
        d_break:
 8000fde:	bf00      	nop
            output_img[y * GRAY_WIDTH + x] = (make_white) ? 255 : 0;
 8000fe0:	693b      	ldr	r3, [r7, #16]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <dilation+0xce>
 8000fe6:	21ff      	movs	r1, #255	@ 0xff
 8000fe8:	e000      	b.n	8000fec <dilation+0xd0>
 8000fea:	2100      	movs	r1, #0
 8000fec:	69ba      	ldr	r2, [r7, #24]
 8000fee:	4613      	mov	r3, r2
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	4413      	add	r3, r2
 8000ff4:	015b      	lsls	r3, r3, #5
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	4413      	add	r3, r2
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	4413      	add	r3, r2
 8001002:	460a      	mov	r2, r1
 8001004:	701a      	strb	r2, [r3, #0]
        for (int x = BORDER; x < GRAY_WIDTH - BORDER; x++) {
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	3301      	adds	r3, #1
 800100a:	617b      	str	r3, [r7, #20]
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	2b9e      	cmp	r3, #158	@ 0x9e
 8001010:	dd9e      	ble.n	8000f50 <dilation+0x34>
    for (int y = BORDER; y < GRAY_HEIGHT - BORDER; y++) {
 8001012:	69bb      	ldr	r3, [r7, #24]
 8001014:	3301      	adds	r3, #1
 8001016:	61bb      	str	r3, [r7, #24]
 8001018:	69bb      	ldr	r3, [r7, #24]
 800101a:	2b76      	cmp	r3, #118	@ 0x76
 800101c:	dd95      	ble.n	8000f4a <dilation+0x2e>
        }
    }
}
 800101e:	bf00      	nop
 8001020:	bf00      	nop
 8001022:	3724      	adds	r7, #36	@ 0x24
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <opening>:

// AÇMA (Opening): Erosion -> Dilation
void opening(const uint8_t *input_img, uint8_t *output_img) {
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
    // 1. Erosion: Input -> Temp (rgb_image)
    erosion(input_img, rgb_image);
 8001036:	4906      	ldr	r1, [pc, #24]	@ (8001050 <opening+0x24>)
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f7ff fee7 	bl	8000e0c <erosion>

    // 2. Dilation: Temp (rgb_image) -> Output
    dilation(rgb_image, output_img);
 800103e:	6839      	ldr	r1, [r7, #0]
 8001040:	4803      	ldr	r0, [pc, #12]	@ (8001050 <opening+0x24>)
 8001042:	f7ff ff6b 	bl	8000f1c <dilation>
}
 8001046:	bf00      	nop
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	20004bc0 	.word	0x20004bc0

08001054 <closing>:

// KAPAMA (Closing): Dilation -> Erosion
void closing(const uint8_t *input_img, uint8_t *output_img) {
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	6039      	str	r1, [r7, #0]
    // 1. Dilation: Input -> Temp (rgb_image)
    dilation(input_img, rgb_image);
 800105e:	4906      	ldr	r1, [pc, #24]	@ (8001078 <closing+0x24>)
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	f7ff ff5b 	bl	8000f1c <dilation>

    // 2. Erosion: Temp (rgb_image) -> Output
    erosion(rgb_image, output_img);
 8001066:	6839      	ldr	r1, [r7, #0]
 8001068:	4803      	ldr	r0, [pc, #12]	@ (8001078 <closing+0x24>)
 800106a:	f7ff fecf 	bl	8000e0c <erosion>
}
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20004bc0 	.word	0x20004bc0
 800107c:	00000000 	.word	0x00000000

08001080 <otsu_gray_process>:

void otsu_gray_process(void) {
 8001080:	b5b0      	push	{r4, r5, r7, lr}
 8001082:	f5ad 6d8e 	sub.w	sp, sp, #1136	@ 0x470
 8001086:	af00      	add	r7, sp, #0
    int histogram[256] = {0};
 8001088:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 800108c:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 8001090:	4618      	mov	r0, r3
 8001092:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001096:	461a      	mov	r2, r3
 8001098:	2100      	movs	r1, #0
 800109a:	f002 fbc9 	bl	8003830 <memset>
    const uint8_t *input_img = GRAYSCALE_IMG_ARRAY; // Header dosyasından
 800109e:	4bca      	ldr	r3, [pc, #808]	@ (80013c8 <otsu_gray_process+0x348>)
 80010a0:	f8c7 342c 	str.w	r3, [r7, #1068]	@ 0x42c

    // 1. Histogram
    for (int i = 0; i < GRAY_SIZE; i++) {
 80010a4:	2300      	movs	r3, #0
 80010a6:	f8c7 346c 	str.w	r3, [r7, #1132]	@ 0x46c
 80010aa:	e017      	b.n	80010dc <otsu_gray_process+0x5c>
        histogram[input_img[i]]++;
 80010ac:	f8d7 346c 	ldr.w	r3, [r7, #1132]	@ 0x46c
 80010b0:	f8d7 242c 	ldr.w	r2, [r7, #1068]	@ 0x42c
 80010b4:	4413      	add	r3, r2
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	f507 628e 	add.w	r2, r7, #1136	@ 0x470
 80010bc:	f5a2 628e 	sub.w	r2, r2, #1136	@ 0x470
 80010c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80010c4:	1c51      	adds	r1, r2, #1
 80010c6:	f507 628e 	add.w	r2, r7, #1136	@ 0x470
 80010ca:	f5a2 628e 	sub.w	r2, r2, #1136	@ 0x470
 80010ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < GRAY_SIZE; i++) {
 80010d2:	f8d7 346c 	ldr.w	r3, [r7, #1132]	@ 0x46c
 80010d6:	3301      	adds	r3, #1
 80010d8:	f8c7 346c 	str.w	r3, [r7, #1132]	@ 0x46c
 80010dc:	f8d7 346c 	ldr.w	r3, [r7, #1132]	@ 0x46c
 80010e0:	f5b3 4f96 	cmp.w	r3, #19200	@ 0x4b00
 80010e4:	dbe2      	blt.n	80010ac <otsu_gray_process+0x2c>
    }

    double total_pixels = (double)GRAY_SIZE;
 80010e6:	f04f 0200 	mov.w	r2, #0
 80010ea:	4bb8      	ldr	r3, [pc, #736]	@ (80013cc <otsu_gray_process+0x34c>)
 80010ec:	f507 6184 	add.w	r1, r7, #1056	@ 0x420
 80010f0:	e9c1 2300 	strd	r2, r3, [r1]
    double current_max_variance = 0.0;
 80010f4:	f04f 0200 	mov.w	r2, #0
 80010f8:	f04f 0300 	mov.w	r3, #0
 80010fc:	f507 618c 	add.w	r1, r7, #1120	@ 0x460
 8001100:	e9c1 2300 	strd	r2, r3, [r1]
    int optimal_threshold = 0;
 8001104:	2300      	movs	r3, #0
 8001106:	f8c7 345c 	str.w	r3, [r7, #1116]	@ 0x45c
    double sum_total = 0.0;
 800110a:	f04f 0200 	mov.w	r2, #0
 800110e:	f04f 0300 	mov.w	r3, #0
 8001112:	f507 618a 	add.w	r1, r7, #1104	@ 0x450
 8001116:	e9c1 2300 	strd	r2, r3, [r1]

    for (int i = 0; i < 256; i++) sum_total += i * histogram[i];
 800111a:	2300      	movs	r3, #0
 800111c:	f8c7 344c 	str.w	r3, [r7, #1100]	@ 0x44c
 8001120:	e021      	b.n	8001166 <otsu_gray_process+0xe6>
 8001122:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 8001126:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 800112a:	f8d7 244c 	ldr.w	r2, [r7, #1100]	@ 0x44c
 800112e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001132:	f8d7 244c 	ldr.w	r2, [r7, #1100]	@ 0x44c
 8001136:	fb02 f303 	mul.w	r3, r2, r3
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff f9b6 	bl	80004ac <__aeabi_i2d>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	f507 618a 	add.w	r1, r7, #1104	@ 0x450
 8001148:	e9d1 0100 	ldrd	r0, r1, [r1]
 800114c:	f7ff f862 	bl	8000214 <__adddf3>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	f507 618a 	add.w	r1, r7, #1104	@ 0x450
 8001158:	e9c1 2300 	strd	r2, r3, [r1]
 800115c:	f8d7 344c 	ldr.w	r3, [r7, #1100]	@ 0x44c
 8001160:	3301      	adds	r3, #1
 8001162:	f8c7 344c 	str.w	r3, [r7, #1100]	@ 0x44c
 8001166:	f8d7 344c 	ldr.w	r3, [r7, #1100]	@ 0x44c
 800116a:	2bff      	cmp	r3, #255	@ 0xff
 800116c:	ddd9      	ble.n	8001122 <otsu_gray_process+0xa2>

    double sum_background = 0.0;
 800116e:	f04f 0200 	mov.w	r2, #0
 8001172:	f04f 0300 	mov.w	r3, #0
 8001176:	f507 6188 	add.w	r1, r7, #1088	@ 0x440
 800117a:	e9c1 2300 	strd	r2, r3, [r1]
    double weight_background = 0.0;
 800117e:	f04f 0200 	mov.w	r2, #0
 8001182:	f04f 0300 	mov.w	r3, #0
 8001186:	f507 6187 	add.w	r1, r7, #1080	@ 0x438
 800118a:	e9c1 2300 	strd	r2, r3, [r1]
    double weight_foreground = 0.0;
 800118e:	f04f 0200 	mov.w	r2, #0
 8001192:	f04f 0300 	mov.w	r3, #0
 8001196:	f507 6183 	add.w	r1, r7, #1048	@ 0x418
 800119a:	e9c1 2300 	strd	r2, r3, [r1]

    // 2. Threshold Bulma
    for (int t = 0; t < 256; t++) {
 800119e:	2300      	movs	r3, #0
 80011a0:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
 80011a4:	e0db      	b.n	800135e <otsu_gray_process+0x2de>
        weight_background += histogram[t];
 80011a6:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 80011aa:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 80011ae:	f8d7 2434 	ldr.w	r2, [r7, #1076]	@ 0x434
 80011b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff f978 	bl	80004ac <__aeabi_i2d>
 80011bc:	4602      	mov	r2, r0
 80011be:	460b      	mov	r3, r1
 80011c0:	f507 6187 	add.w	r1, r7, #1080	@ 0x438
 80011c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80011c8:	f7ff f824 	bl	8000214 <__adddf3>
 80011cc:	4602      	mov	r2, r0
 80011ce:	460b      	mov	r3, r1
 80011d0:	f507 6187 	add.w	r1, r7, #1080	@ 0x438
 80011d4:	e9c1 2300 	strd	r2, r3, [r1]
        if (weight_background == 0) continue;
 80011d8:	f04f 0200 	mov.w	r2, #0
 80011dc:	f04f 0300 	mov.w	r3, #0
 80011e0:	f507 6187 	add.w	r1, r7, #1080	@ 0x438
 80011e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80011e8:	f7ff fc32 	bl	8000a50 <__aeabi_dcmpeq>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	f040 80af 	bne.w	8001352 <otsu_gray_process+0x2d2>
        weight_foreground = total_pixels - weight_background;
 80011f4:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 80011f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011fc:	f507 6184 	add.w	r1, r7, #1056	@ 0x420
 8001200:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001204:	f7ff f804 	bl	8000210 <__aeabi_dsub>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	f507 6183 	add.w	r1, r7, #1048	@ 0x418
 8001210:	e9c1 2300 	strd	r2, r3, [r1]
        if (weight_foreground == 0) break;
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	f04f 0300 	mov.w	r3, #0
 800121c:	f507 6183 	add.w	r1, r7, #1048	@ 0x418
 8001220:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001224:	f7ff fc14 	bl	8000a50 <__aeabi_dcmpeq>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	f040 809d 	bne.w	800136a <otsu_gray_process+0x2ea>

        sum_background += (double)(t * histogram[t]);
 8001230:	f507 638e 	add.w	r3, r7, #1136	@ 0x470
 8001234:	f5a3 638e 	sub.w	r3, r3, #1136	@ 0x470
 8001238:	f8d7 2434 	ldr.w	r2, [r7, #1076]	@ 0x434
 800123c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001240:	f8d7 2434 	ldr.w	r2, [r7, #1076]	@ 0x434
 8001244:	fb02 f303 	mul.w	r3, r2, r3
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff f92f 	bl	80004ac <__aeabi_i2d>
 800124e:	4602      	mov	r2, r0
 8001250:	460b      	mov	r3, r1
 8001252:	f507 6188 	add.w	r1, r7, #1088	@ 0x440
 8001256:	e9d1 0100 	ldrd	r0, r1, [r1]
 800125a:	f7fe ffdb 	bl	8000214 <__adddf3>
 800125e:	4602      	mov	r2, r0
 8001260:	460b      	mov	r3, r1
 8001262:	f507 6188 	add.w	r1, r7, #1088	@ 0x440
 8001266:	e9c1 2300 	strd	r2, r3, [r1]
        double mean_b = sum_background / weight_background;
 800126a:	f507 6387 	add.w	r3, r7, #1080	@ 0x438
 800126e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001272:	f507 6188 	add.w	r1, r7, #1088	@ 0x440
 8001276:	e9d1 0100 	ldrd	r0, r1, [r1]
 800127a:	f7ff faab 	bl	80007d4 <__aeabi_ddiv>
 800127e:	4602      	mov	r2, r0
 8001280:	460b      	mov	r3, r1
 8001282:	f507 6182 	add.w	r1, r7, #1040	@ 0x410
 8001286:	e9c1 2300 	strd	r2, r3, [r1]
        double mean_f = (sum_total - sum_background) / weight_foreground;
 800128a:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 800128e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001292:	f507 618a 	add.w	r1, r7, #1104	@ 0x450
 8001296:	e9d1 0100 	ldrd	r0, r1, [r1]
 800129a:	f7fe ffb9 	bl	8000210 <__aeabi_dsub>
 800129e:	4602      	mov	r2, r0
 80012a0:	460b      	mov	r3, r1
 80012a2:	4610      	mov	r0, r2
 80012a4:	4619      	mov	r1, r3
 80012a6:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80012aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ae:	f7ff fa91 	bl	80007d4 <__aeabi_ddiv>
 80012b2:	4602      	mov	r2, r0
 80012b4:	460b      	mov	r3, r1
 80012b6:	f507 6181 	add.w	r1, r7, #1032	@ 0x408
 80012ba:	e9c1 2300 	strd	r2, r3, [r1]
        double var_between = weight_background * weight_foreground * pow((mean_b - mean_f), 2);
 80012be:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80012c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c6:	f507 6187 	add.w	r1, r7, #1080	@ 0x438
 80012ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012ce:	f7ff f957 	bl	8000580 <__aeabi_dmul>
 80012d2:	4602      	mov	r2, r0
 80012d4:	460b      	mov	r3, r1
 80012d6:	4614      	mov	r4, r2
 80012d8:	461d      	mov	r5, r3
 80012da:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 80012de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e2:	f507 6182 	add.w	r1, r7, #1040	@ 0x410
 80012e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012ea:	f7fe ff91 	bl	8000210 <__aeabi_dsub>
 80012ee:	4602      	mov	r2, r0
 80012f0:	460b      	mov	r3, r1
 80012f2:	ec43 2b17 	vmov	d7, r2, r3
 80012f6:	ed9f 1b32 	vldr	d1, [pc, #200]	@ 80013c0 <otsu_gray_process+0x340>
 80012fa:	eeb0 0a47 	vmov.f32	s0, s14
 80012fe:	eef0 0a67 	vmov.f32	s1, s15
 8001302:	f002 fac7 	bl	8003894 <pow>
 8001306:	ec53 2b10 	vmov	r2, r3, d0
 800130a:	4620      	mov	r0, r4
 800130c:	4629      	mov	r1, r5
 800130e:	f7ff f937 	bl	8000580 <__aeabi_dmul>
 8001312:	4602      	mov	r2, r0
 8001314:	460b      	mov	r3, r1
 8001316:	f507 6180 	add.w	r1, r7, #1024	@ 0x400
 800131a:	e9c1 2300 	strd	r2, r3, [r1]

        if (var_between > current_max_variance) {
 800131e:	f507 638c 	add.w	r3, r7, #1120	@ 0x460
 8001322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001326:	f507 6180 	add.w	r1, r7, #1024	@ 0x400
 800132a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800132e:	f7ff fbb7 	bl	8000aa0 <__aeabi_dcmpgt>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d00d      	beq.n	8001354 <otsu_gray_process+0x2d4>
            current_max_variance = var_between;
 8001338:	f507 6380 	add.w	r3, r7, #1024	@ 0x400
 800133c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001340:	f507 618c 	add.w	r1, r7, #1120	@ 0x460
 8001344:	e9c1 2300 	strd	r2, r3, [r1]
            optimal_threshold = t;
 8001348:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 800134c:	f8c7 345c 	str.w	r3, [r7, #1116]	@ 0x45c
 8001350:	e000      	b.n	8001354 <otsu_gray_process+0x2d4>
        if (weight_background == 0) continue;
 8001352:	bf00      	nop
    for (int t = 0; t < 256; t++) {
 8001354:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001358:	3301      	adds	r3, #1
 800135a:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434
 800135e:	f8d7 3434 	ldr.w	r3, [r7, #1076]	@ 0x434
 8001362:	2bff      	cmp	r3, #255	@ 0xff
 8001364:	f77f af1f 	ble.w	80011a6 <otsu_gray_process+0x126>
 8001368:	e000      	b.n	800136c <otsu_gray_process+0x2ec>
        if (weight_foreground == 0) break;
 800136a:	bf00      	nop
        }
    }

    // 3. Binary'e Çevirme
    for (int i = 0; i < GRAY_SIZE; i++) {
 800136c:	2300      	movs	r3, #0
 800136e:	f8c7 3430 	str.w	r3, [r7, #1072]	@ 0x430
 8001372:	e018      	b.n	80013a6 <otsu_gray_process+0x326>
        binary_image[i] = (input_img[i] > optimal_threshold) ? 255 : 0;
 8001374:	f8d7 3430 	ldr.w	r3, [r7, #1072]	@ 0x430
 8001378:	f8d7 242c 	ldr.w	r2, [r7, #1068]	@ 0x42c
 800137c:	4413      	add	r3, r2
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	461a      	mov	r2, r3
 8001382:	f8d7 345c 	ldr.w	r3, [r7, #1116]	@ 0x45c
 8001386:	4293      	cmp	r3, r2
 8001388:	da01      	bge.n	800138e <otsu_gray_process+0x30e>
 800138a:	21ff      	movs	r1, #255	@ 0xff
 800138c:	e000      	b.n	8001390 <otsu_gray_process+0x310>
 800138e:	2100      	movs	r1, #0
 8001390:	4a0f      	ldr	r2, [pc, #60]	@ (80013d0 <otsu_gray_process+0x350>)
 8001392:	f8d7 3430 	ldr.w	r3, [r7, #1072]	@ 0x430
 8001396:	4413      	add	r3, r2
 8001398:	460a      	mov	r2, r1
 800139a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < GRAY_SIZE; i++) {
 800139c:	f8d7 3430 	ldr.w	r3, [r7, #1072]	@ 0x430
 80013a0:	3301      	adds	r3, #1
 80013a2:	f8c7 3430 	str.w	r3, [r7, #1072]	@ 0x430
 80013a6:	f8d7 3430 	ldr.w	r3, [r7, #1072]	@ 0x430
 80013aa:	f5b3 4f96 	cmp.w	r3, #19200	@ 0x4b00
 80013ae:	dbe1      	blt.n	8001374 <otsu_gray_process+0x2f4>
    }
}
 80013b0:	bf00      	nop
 80013b2:	bf00      	nop
 80013b4:	f507 678e 	add.w	r7, r7, #1136	@ 0x470
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bdb0      	pop	{r4, r5, r7, pc}
 80013bc:	f3af 8000 	nop.w
 80013c0:	00000000 	.word	0x00000000
 80013c4:	40000000 	.word	0x40000000
 80013c8:	08004770 	.word	0x08004770
 80013cc:	40d2c000 	.word	0x40d2c000
 80013d0:	200000c0 	.word	0x200000c0

080013d4 <calculate_single_channel_otsu>:


/* --- Q2: COLOR OTSU FONKSİYONLARI --- */
int calculate_single_channel_otsu(uint8_t *data, int step, int offset, int total_pixels) {
 80013d4:	b5b0      	push	{r4, r5, r7, lr}
 80013d6:	f5ad 6d8f 	sub.w	sp, sp, #1144	@ 0x478
 80013da:	af00      	add	r7, sp, #0
 80013dc:	f507 648f 	add.w	r4, r7, #1144	@ 0x478
 80013e0:	f2a4 446c 	subw	r4, r4, #1132	@ 0x46c
 80013e4:	6020      	str	r0, [r4, #0]
 80013e6:	f507 608f 	add.w	r0, r7, #1144	@ 0x478
 80013ea:	f5a0 608e 	sub.w	r0, r0, #1136	@ 0x470
 80013ee:	6001      	str	r1, [r0, #0]
 80013f0:	f507 618f 	add.w	r1, r7, #1144	@ 0x478
 80013f4:	f2a1 4174 	subw	r1, r1, #1140	@ 0x474
 80013f8:	600a      	str	r2, [r1, #0]
 80013fa:	f507 628f 	add.w	r2, r7, #1144	@ 0x478
 80013fe:	f5a2 628f 	sub.w	r2, r2, #1144	@ 0x478
 8001402:	6013      	str	r3, [r2, #0]
    int histogram[256] = {0};
 8001404:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8001408:	f5a3 638d 	sub.w	r3, r3, #1128	@ 0x468
 800140c:	4618      	mov	r0, r3
 800140e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001412:	461a      	mov	r2, r3
 8001414:	2100      	movs	r1, #0
 8001416:	f002 fa0b 	bl	8003830 <memset>
    for (int i = 0; i < total_pixels; i++) {
 800141a:	2300      	movs	r3, #0
 800141c:	f8c7 3474 	str.w	r3, [r7, #1140]	@ 0x474
 8001420:	e028      	b.n	8001474 <calculate_single_channel_otsu+0xa0>
        histogram[data[i * step + offset]]++;
 8001422:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8001426:	f5a3 628e 	sub.w	r2, r3, #1136	@ 0x470
 800142a:	f8d7 3474 	ldr.w	r3, [r7, #1140]	@ 0x474
 800142e:	6812      	ldr	r2, [r2, #0]
 8001430:	fb03 f202 	mul.w	r2, r3, r2
 8001434:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8001438:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4413      	add	r3, r2
 8001440:	461a      	mov	r2, r3
 8001442:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8001446:	f2a3 436c 	subw	r3, r3, #1132	@ 0x46c
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4413      	add	r3, r2
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	f507 628f 	add.w	r2, r7, #1144	@ 0x478
 8001454:	f5a2 628d 	sub.w	r2, r2, #1128	@ 0x468
 8001458:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800145c:	1c51      	adds	r1, r2, #1
 800145e:	f507 628f 	add.w	r2, r7, #1144	@ 0x478
 8001462:	f5a2 628d 	sub.w	r2, r2, #1128	@ 0x468
 8001466:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < total_pixels; i++) {
 800146a:	f8d7 3474 	ldr.w	r3, [r7, #1140]	@ 0x474
 800146e:	3301      	adds	r3, #1
 8001470:	f8c7 3474 	str.w	r3, [r7, #1140]	@ 0x474
 8001474:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8001478:	f5a3 638f 	sub.w	r3, r3, #1144	@ 0x478
 800147c:	f8d7 2474 	ldr.w	r2, [r7, #1140]	@ 0x474
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	429a      	cmp	r2, r3
 8001484:	dbcd      	blt.n	8001422 <calculate_single_channel_otsu+0x4e>
    }

    double total = (double)total_pixels;
 8001486:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 800148a:	f5a3 638f 	sub.w	r3, r3, #1144	@ 0x478
 800148e:	6818      	ldr	r0, [r3, #0]
 8001490:	f7ff f80c 	bl	80004ac <__aeabi_i2d>
 8001494:	4602      	mov	r2, r0
 8001496:	460b      	mov	r3, r1
 8001498:	f507 6186 	add.w	r1, r7, #1072	@ 0x430
 800149c:	e9c1 2300 	strd	r2, r3, [r1]
    double max_var = 0.0;
 80014a0:	f04f 0200 	mov.w	r2, #0
 80014a4:	f04f 0300 	mov.w	r3, #0
 80014a8:	f507 618d 	add.w	r1, r7, #1128	@ 0x468
 80014ac:	e9c1 2300 	strd	r2, r3, [r1]
    int threshold = 0;
 80014b0:	2300      	movs	r3, #0
 80014b2:	f8c7 3464 	str.w	r3, [r7, #1124]	@ 0x464
    double sum_total = 0.0;
 80014b6:	f04f 0200 	mov.w	r2, #0
 80014ba:	f04f 0300 	mov.w	r3, #0
 80014be:	f507 618b 	add.w	r1, r7, #1112	@ 0x458
 80014c2:	e9c1 2300 	strd	r2, r3, [r1]

    for(int i=0; i<256; i++) sum_total += i * histogram[i];
 80014c6:	2300      	movs	r3, #0
 80014c8:	f8c7 3454 	str.w	r3, [r7, #1108]	@ 0x454
 80014cc:	e021      	b.n	8001512 <calculate_single_channel_otsu+0x13e>
 80014ce:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 80014d2:	f5a3 638d 	sub.w	r3, r3, #1128	@ 0x468
 80014d6:	f8d7 2454 	ldr.w	r2, [r7, #1108]	@ 0x454
 80014da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014de:	f8d7 2454 	ldr.w	r2, [r7, #1108]	@ 0x454
 80014e2:	fb02 f303 	mul.w	r3, r2, r3
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7fe ffe0 	bl	80004ac <__aeabi_i2d>
 80014ec:	4602      	mov	r2, r0
 80014ee:	460b      	mov	r3, r1
 80014f0:	f507 618b 	add.w	r1, r7, #1112	@ 0x458
 80014f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80014f8:	f7fe fe8c 	bl	8000214 <__adddf3>
 80014fc:	4602      	mov	r2, r0
 80014fe:	460b      	mov	r3, r1
 8001500:	f507 618b 	add.w	r1, r7, #1112	@ 0x458
 8001504:	e9c1 2300 	strd	r2, r3, [r1]
 8001508:	f8d7 3454 	ldr.w	r3, [r7, #1108]	@ 0x454
 800150c:	3301      	adds	r3, #1
 800150e:	f8c7 3454 	str.w	r3, [r7, #1108]	@ 0x454
 8001512:	f8d7 3454 	ldr.w	r3, [r7, #1108]	@ 0x454
 8001516:	2bff      	cmp	r3, #255	@ 0xff
 8001518:	ddd9      	ble.n	80014ce <calculate_single_channel_otsu+0xfa>

    double sum_bg = 0.0;
 800151a:	f04f 0200 	mov.w	r2, #0
 800151e:	f04f 0300 	mov.w	r3, #0
 8001522:	f507 6189 	add.w	r1, r7, #1096	@ 0x448
 8001526:	e9c1 2300 	strd	r2, r3, [r1]
    double w_bg = 0.0, w_fg = 0.0;
 800152a:	f04f 0200 	mov.w	r2, #0
 800152e:	f04f 0300 	mov.w	r3, #0
 8001532:	f507 6188 	add.w	r1, r7, #1088	@ 0x440
 8001536:	e9c1 2300 	strd	r2, r3, [r1]
 800153a:	f04f 0200 	mov.w	r2, #0
 800153e:	f04f 0300 	mov.w	r3, #0
 8001542:	f507 6185 	add.w	r1, r7, #1064	@ 0x428
 8001546:	e9c1 2300 	strd	r2, r3, [r1]

    for (int t = 0; t < 256; t++) {
 800154a:	2300      	movs	r3, #0
 800154c:	f8c7 343c 	str.w	r3, [r7, #1084]	@ 0x43c
 8001550:	e0e3      	b.n	800171a <calculate_single_channel_otsu+0x346>
        w_bg += histogram[t];
 8001552:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 8001556:	f5a3 638d 	sub.w	r3, r3, #1128	@ 0x468
 800155a:	f8d7 243c 	ldr.w	r2, [r7, #1084]	@ 0x43c
 800155e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001562:	4618      	mov	r0, r3
 8001564:	f7fe ffa2 	bl	80004ac <__aeabi_i2d>
 8001568:	4602      	mov	r2, r0
 800156a:	460b      	mov	r3, r1
 800156c:	f507 6188 	add.w	r1, r7, #1088	@ 0x440
 8001570:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001574:	f7fe fe4e 	bl	8000214 <__adddf3>
 8001578:	4602      	mov	r2, r0
 800157a:	460b      	mov	r3, r1
 800157c:	f507 6188 	add.w	r1, r7, #1088	@ 0x440
 8001580:	e9c1 2300 	strd	r2, r3, [r1]
        if (w_bg == 0) continue;
 8001584:	f04f 0200 	mov.w	r2, #0
 8001588:	f04f 0300 	mov.w	r3, #0
 800158c:	f507 6188 	add.w	r1, r7, #1088	@ 0x440
 8001590:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001594:	f7ff fa5c 	bl	8000a50 <__aeabi_dcmpeq>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	f040 80b7 	bne.w	800170e <calculate_single_channel_otsu+0x33a>
        w_fg = total - w_bg;
 80015a0:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 80015a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a8:	f507 6186 	add.w	r1, r7, #1072	@ 0x430
 80015ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80015b0:	f7fe fe2e 	bl	8000210 <__aeabi_dsub>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	f507 6185 	add.w	r1, r7, #1064	@ 0x428
 80015bc:	e9c1 2300 	strd	r2, r3, [r1]
        if (w_fg == 0) break;
 80015c0:	f04f 0200 	mov.w	r2, #0
 80015c4:	f04f 0300 	mov.w	r3, #0
 80015c8:	f507 6185 	add.w	r1, r7, #1064	@ 0x428
 80015cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80015d0:	f7ff fa3e 	bl	8000a50 <__aeabi_dcmpeq>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	f040 80a5 	bne.w	8001726 <calculate_single_channel_otsu+0x352>

        sum_bg += (double)(t * histogram[t]);
 80015dc:	f507 638f 	add.w	r3, r7, #1144	@ 0x478
 80015e0:	f5a3 638d 	sub.w	r3, r3, #1128	@ 0x468
 80015e4:	f8d7 243c 	ldr.w	r2, [r7, #1084]	@ 0x43c
 80015e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015ec:	f8d7 243c 	ldr.w	r2, [r7, #1084]	@ 0x43c
 80015f0:	fb02 f303 	mul.w	r3, r2, r3
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7fe ff59 	bl	80004ac <__aeabi_i2d>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	f507 6189 	add.w	r1, r7, #1096	@ 0x448
 8001602:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001606:	f7fe fe05 	bl	8000214 <__adddf3>
 800160a:	4602      	mov	r2, r0
 800160c:	460b      	mov	r3, r1
 800160e:	f507 6189 	add.w	r1, r7, #1096	@ 0x448
 8001612:	e9c1 2300 	strd	r2, r3, [r1]
        double m_b = sum_bg / w_bg;
 8001616:	f507 6388 	add.w	r3, r7, #1088	@ 0x440
 800161a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800161e:	f507 6189 	add.w	r1, r7, #1096	@ 0x448
 8001622:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001626:	f7ff f8d5 	bl	80007d4 <__aeabi_ddiv>
 800162a:	4602      	mov	r2, r0
 800162c:	460b      	mov	r3, r1
 800162e:	f507 6184 	add.w	r1, r7, #1056	@ 0x420
 8001632:	e9c1 2300 	strd	r2, r3, [r1]
        double m_f = (sum_total - sum_bg) / w_fg;
 8001636:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 800163a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163e:	f507 618b 	add.w	r1, r7, #1112	@ 0x458
 8001642:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001646:	f7fe fde3 	bl	8000210 <__aeabi_dsub>
 800164a:	4602      	mov	r2, r0
 800164c:	460b      	mov	r3, r1
 800164e:	4610      	mov	r0, r2
 8001650:	4619      	mov	r1, r3
 8001652:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 8001656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800165a:	f7ff f8bb 	bl	80007d4 <__aeabi_ddiv>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	f507 6183 	add.w	r1, r7, #1048	@ 0x418
 8001666:	e9c1 2300 	strd	r2, r3, [r1]
        double var = w_bg * w_fg * (m_b - m_f) * (m_b - m_f);
 800166a:	f507 6385 	add.w	r3, r7, #1064	@ 0x428
 800166e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001672:	f507 6188 	add.w	r1, r7, #1088	@ 0x440
 8001676:	e9d1 0100 	ldrd	r0, r1, [r1]
 800167a:	f7fe ff81 	bl	8000580 <__aeabi_dmul>
 800167e:	4602      	mov	r2, r0
 8001680:	460b      	mov	r3, r1
 8001682:	4614      	mov	r4, r2
 8001684:	461d      	mov	r5, r3
 8001686:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 800168a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168e:	f507 6184 	add.w	r1, r7, #1056	@ 0x420
 8001692:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001696:	f7fe fdbb 	bl	8000210 <__aeabi_dsub>
 800169a:	4602      	mov	r2, r0
 800169c:	460b      	mov	r3, r1
 800169e:	4620      	mov	r0, r4
 80016a0:	4629      	mov	r1, r5
 80016a2:	f7fe ff6d 	bl	8000580 <__aeabi_dmul>
 80016a6:	4602      	mov	r2, r0
 80016a8:	460b      	mov	r3, r1
 80016aa:	4614      	mov	r4, r2
 80016ac:	461d      	mov	r5, r3
 80016ae:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80016b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b6:	f507 6184 	add.w	r1, r7, #1056	@ 0x420
 80016ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 80016be:	f7fe fda7 	bl	8000210 <__aeabi_dsub>
 80016c2:	4602      	mov	r2, r0
 80016c4:	460b      	mov	r3, r1
 80016c6:	4620      	mov	r0, r4
 80016c8:	4629      	mov	r1, r5
 80016ca:	f7fe ff59 	bl	8000580 <__aeabi_dmul>
 80016ce:	4602      	mov	r2, r0
 80016d0:	460b      	mov	r3, r1
 80016d2:	f507 6182 	add.w	r1, r7, #1040	@ 0x410
 80016d6:	e9c1 2300 	strd	r2, r3, [r1]

        if (var > max_var) {
 80016da:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 80016de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e2:	f507 6182 	add.w	r1, r7, #1040	@ 0x410
 80016e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80016ea:	f7ff f9d9 	bl	8000aa0 <__aeabi_dcmpgt>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d00d      	beq.n	8001710 <calculate_single_channel_otsu+0x33c>
            max_var = var;
 80016f4:	f507 6382 	add.w	r3, r7, #1040	@ 0x410
 80016f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fc:	f507 618d 	add.w	r1, r7, #1128	@ 0x468
 8001700:	e9c1 2300 	strd	r2, r3, [r1]
            threshold = t;
 8001704:	f8d7 343c 	ldr.w	r3, [r7, #1084]	@ 0x43c
 8001708:	f8c7 3464 	str.w	r3, [r7, #1124]	@ 0x464
 800170c:	e000      	b.n	8001710 <calculate_single_channel_otsu+0x33c>
        if (w_bg == 0) continue;
 800170e:	bf00      	nop
    for (int t = 0; t < 256; t++) {
 8001710:	f8d7 343c 	ldr.w	r3, [r7, #1084]	@ 0x43c
 8001714:	3301      	adds	r3, #1
 8001716:	f8c7 343c 	str.w	r3, [r7, #1084]	@ 0x43c
 800171a:	f8d7 343c 	ldr.w	r3, [r7, #1084]	@ 0x43c
 800171e:	2bff      	cmp	r3, #255	@ 0xff
 8001720:	f77f af17 	ble.w	8001552 <calculate_single_channel_otsu+0x17e>
 8001724:	e000      	b.n	8001728 <calculate_single_channel_otsu+0x354>
        if (w_fg == 0) break;
 8001726:	bf00      	nop
        }
    }
    return threshold;
 8001728:	f8d7 3464 	ldr.w	r3, [r7, #1124]	@ 0x464
}
 800172c:	4618      	mov	r0, r3
 800172e:	f507 678f 	add.w	r7, r7, #1144	@ 0x478
 8001732:	46bd      	mov	sp, r7
 8001734:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001738 <process_color_otsu>:

void process_color_otsu(void) {
 8001738:	b580      	push	{r7, lr}
 800173a:	b086      	sub	sp, #24
 800173c:	af00      	add	r7, sp, #0
    int total_pixels = RGB_WIDTH * RGB_HEIGHT;
 800173e:	f44f 4396 	mov.w	r3, #19200	@ 0x4b00
 8001742:	613b      	str	r3, [r7, #16]

    // R, G, B için ayrı eşik değerleri
    int th_r = calculate_single_channel_otsu(rgb_image, 3, 0, total_pixels);
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	2200      	movs	r2, #0
 8001748:	2103      	movs	r1, #3
 800174a:	482f      	ldr	r0, [pc, #188]	@ (8001808 <process_color_otsu+0xd0>)
 800174c:	f7ff fe42 	bl	80013d4 <calculate_single_channel_otsu>
 8001750:	60f8      	str	r0, [r7, #12]
    int th_g = calculate_single_channel_otsu(rgb_image, 3, 1, total_pixels);
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	2201      	movs	r2, #1
 8001756:	2103      	movs	r1, #3
 8001758:	482b      	ldr	r0, [pc, #172]	@ (8001808 <process_color_otsu+0xd0>)
 800175a:	f7ff fe3b 	bl	80013d4 <calculate_single_channel_otsu>
 800175e:	60b8      	str	r0, [r7, #8]
    int th_b = calculate_single_channel_otsu(rgb_image, 3, 2, total_pixels);
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	2202      	movs	r2, #2
 8001764:	2103      	movs	r1, #3
 8001766:	4828      	ldr	r0, [pc, #160]	@ (8001808 <process_color_otsu+0xd0>)
 8001768:	f7ff fe34 	bl	80013d4 <calculate_single_channel_otsu>
 800176c:	6078      	str	r0, [r7, #4]

    for (int i = 0; i < total_pixels; i++) {
 800176e:	2300      	movs	r3, #0
 8001770:	617b      	str	r3, [r7, #20]
 8001772:	e03f      	b.n	80017f4 <process_color_otsu+0xbc>
        // Red Kanalı
        rgb_image[i*3 + 0] = (rgb_image[i*3 + 0] > th_r) ? 255 : 0;
 8001774:	697a      	ldr	r2, [r7, #20]
 8001776:	4613      	mov	r3, r2
 8001778:	005b      	lsls	r3, r3, #1
 800177a:	4413      	add	r3, r2
 800177c:	4a22      	ldr	r2, [pc, #136]	@ (8001808 <process_color_otsu+0xd0>)
 800177e:	5cd3      	ldrb	r3, [r2, r3]
 8001780:	461a      	mov	r2, r3
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	4293      	cmp	r3, r2
 8001786:	da01      	bge.n	800178c <process_color_otsu+0x54>
 8001788:	21ff      	movs	r1, #255	@ 0xff
 800178a:	e000      	b.n	800178e <process_color_otsu+0x56>
 800178c:	2100      	movs	r1, #0
 800178e:	697a      	ldr	r2, [r7, #20]
 8001790:	4613      	mov	r3, r2
 8001792:	005b      	lsls	r3, r3, #1
 8001794:	4413      	add	r3, r2
 8001796:	4a1c      	ldr	r2, [pc, #112]	@ (8001808 <process_color_otsu+0xd0>)
 8001798:	54d1      	strb	r1, [r2, r3]
        // Green Kanalı
        rgb_image[i*3 + 1] = (rgb_image[i*3 + 1] > th_g) ? 255 : 0;
 800179a:	697a      	ldr	r2, [r7, #20]
 800179c:	4613      	mov	r3, r2
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	4413      	add	r3, r2
 80017a2:	3301      	adds	r3, #1
 80017a4:	4a18      	ldr	r2, [pc, #96]	@ (8001808 <process_color_otsu+0xd0>)
 80017a6:	5cd3      	ldrb	r3, [r2, r3]
 80017a8:	461a      	mov	r2, r3
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	4293      	cmp	r3, r2
 80017ae:	da01      	bge.n	80017b4 <process_color_otsu+0x7c>
 80017b0:	21ff      	movs	r1, #255	@ 0xff
 80017b2:	e000      	b.n	80017b6 <process_color_otsu+0x7e>
 80017b4:	2100      	movs	r1, #0
 80017b6:	697a      	ldr	r2, [r7, #20]
 80017b8:	4613      	mov	r3, r2
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	4413      	add	r3, r2
 80017be:	3301      	adds	r3, #1
 80017c0:	4a11      	ldr	r2, [pc, #68]	@ (8001808 <process_color_otsu+0xd0>)
 80017c2:	54d1      	strb	r1, [r2, r3]
        // Blue Kanalı
        rgb_image[i*3 + 2] = (rgb_image[i*3 + 2] > th_b) ? 255 : 0;
 80017c4:	697a      	ldr	r2, [r7, #20]
 80017c6:	4613      	mov	r3, r2
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	4413      	add	r3, r2
 80017cc:	3302      	adds	r3, #2
 80017ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001808 <process_color_otsu+0xd0>)
 80017d0:	5cd3      	ldrb	r3, [r2, r3]
 80017d2:	461a      	mov	r2, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4293      	cmp	r3, r2
 80017d8:	da01      	bge.n	80017de <process_color_otsu+0xa6>
 80017da:	21ff      	movs	r1, #255	@ 0xff
 80017dc:	e000      	b.n	80017e0 <process_color_otsu+0xa8>
 80017de:	2100      	movs	r1, #0
 80017e0:	697a      	ldr	r2, [r7, #20]
 80017e2:	4613      	mov	r3, r2
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	4413      	add	r3, r2
 80017e8:	3302      	adds	r3, #2
 80017ea:	4a07      	ldr	r2, [pc, #28]	@ (8001808 <process_color_otsu+0xd0>)
 80017ec:	54d1      	strb	r1, [r2, r3]
    for (int i = 0; i < total_pixels; i++) {
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	3301      	adds	r3, #1
 80017f2:	617b      	str	r3, [r7, #20]
 80017f4:	697a      	ldr	r2, [r7, #20]
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	dbbb      	blt.n	8001774 <process_color_otsu+0x3c>
    }
}
 80017fc:	bf00      	nop
 80017fe:	bf00      	nop
 8001800:	3718      	adds	r7, #24
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20004bc0 	.word	0x20004bc0

0800180c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001812:	f000 fa7d 	bl	8001d10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001816:	f000 f893 	bl	8001940 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800181a:	f000 f929 	bl	8001a70 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800181e:	f000 f8fd 	bl	8001a1c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */
  uint8_t cmd = 0;
 8001822:	2300      	movs	r3, #0
 8001824:	71fb      	strb	r3, [r7, #7]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // PC'den 1 byte komut bekle (Bloklayıcı)
	  if (HAL_UART_Receive(&huart2, &cmd, 1, HAL_MAX_DELAY) == HAL_OK)
 8001826:	1df9      	adds	r1, r7, #7
 8001828:	f04f 33ff 	mov.w	r3, #4294967295
 800182c:	2201      	movs	r2, #1
 800182e:	4840      	ldr	r0, [pc, #256]	@ (8001930 <main+0x124>)
 8001830:	f001 fc37 	bl	80030a2 <HAL_UART_Receive>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d1f5      	bne.n	8001826 <main+0x1a>
	  {
	      /* --- SENARYO 1: Q1 GRAYSCALE --- */
	      if (cmd == '1')
 800183a:	79fb      	ldrb	r3, [r7, #7]
 800183c:	2b31      	cmp	r3, #49	@ 0x31
 800183e:	d10a      	bne.n	8001856 <main+0x4a>
	      {
	          // İşlemi yap
	          otsu_gray_process();
 8001840:	f7ff fc1e 	bl	8001080 <otsu_gray_process>
	          // Sonucu yolla
	          HAL_UART_Transmit(&huart2, binary_image, GRAY_SIZE, HAL_MAX_DELAY);
 8001844:	f04f 33ff 	mov.w	r3, #4294967295
 8001848:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 800184c:	4939      	ldr	r1, [pc, #228]	@ (8001934 <main+0x128>)
 800184e:	4838      	ldr	r0, [pc, #224]	@ (8001930 <main+0x124>)
 8001850:	f001 fb9c 	bl	8002f8c <HAL_UART_Transmit>
 8001854:	e7e7      	b.n	8001826 <main+0x1a>
	      }

	      /* --- SENARYO 2: Q2 RESİM YÜKLEME VE İŞLEME --- */
	      else if (cmd == '2')
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	2b32      	cmp	r3, #50	@ 0x32
 800185a:	d11d      	bne.n	8001898 <main+0x8c>
	      {
	          // Onay gönder ('A' - Ack)
	          uint8_t ack = 'A';
 800185c:	2341      	movs	r3, #65	@ 0x41
 800185e:	71bb      	strb	r3, [r7, #6]
	          HAL_UART_Transmit(&huart2, &ack, 1, 100);
 8001860:	1db9      	adds	r1, r7, #6
 8001862:	2364      	movs	r3, #100	@ 0x64
 8001864:	2201      	movs	r2, #1
 8001866:	4832      	ldr	r0, [pc, #200]	@ (8001930 <main+0x124>)
 8001868:	f001 fb90 	bl	8002f8c <HAL_UART_Transmit>

	          // 57.6KB Renkli Veriyi Al (Timeout yüksek olmalı)
	          if (HAL_UART_Receive(&huart2, rgb_image, RGB_SIZE, 10000) == HAL_OK)
 800186c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001870:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 8001874:	4930      	ldr	r1, [pc, #192]	@ (8001938 <main+0x12c>)
 8001876:	482e      	ldr	r0, [pc, #184]	@ (8001930 <main+0x124>)
 8001878:	f001 fc13 	bl	80030a2 <HAL_UART_Receive>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d1d1      	bne.n	8001826 <main+0x1a>
	          {
	              // İşle
	              process_color_otsu();
 8001882:	f7ff ff59 	bl	8001738 <process_color_otsu>
	              // İşlem Bitti onayı ('D' - Done)
	              uint8_t done = 'D';
 8001886:	2344      	movs	r3, #68	@ 0x44
 8001888:	717b      	strb	r3, [r7, #5]
	              HAL_UART_Transmit(&huart2, &done, 1, 100);
 800188a:	1d79      	adds	r1, r7, #5
 800188c:	2364      	movs	r3, #100	@ 0x64
 800188e:	2201      	movs	r2, #1
 8001890:	4827      	ldr	r0, [pc, #156]	@ (8001930 <main+0x124>)
 8001892:	f001 fb7b 	bl	8002f8c <HAL_UART_Transmit>
 8001896:	e7c6      	b.n	8001826 <main+0x1a>
	          }
	      }

	      /* --- SENARYO 3: Q2 SONUCU OKUMA --- */
	      else if (cmd == '3')
 8001898:	79fb      	ldrb	r3, [r7, #7]
 800189a:	2b33      	cmp	r3, #51	@ 0x33
 800189c:	d108      	bne.n	80018b0 <main+0xa4>
	      {
	          // İşlenmiş renkli veriyi geri yolla
	          HAL_UART_Transmit(&huart2, rgb_image, RGB_SIZE, HAL_MAX_DELAY);
 800189e:	f04f 33ff 	mov.w	r3, #4294967295
 80018a2:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 80018a6:	4924      	ldr	r1, [pc, #144]	@ (8001938 <main+0x12c>)
 80018a8:	4821      	ldr	r0, [pc, #132]	@ (8001930 <main+0x124>)
 80018aa:	f001 fb6f 	bl	8002f8c <HAL_UART_Transmit>
 80018ae:	e7ba      	b.n	8001826 <main+0x1a>
	      }
	      /* --- Q3: EROZYON --- */
	      else if (cmd == '4')
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	2b34      	cmp	r3, #52	@ 0x34
 80018b4:	d10c      	bne.n	80018d0 <main+0xc4>
	      {
	          // Q1 sonucunu (binary_image) kullan
	          erosion(binary_image, morph_result);
 80018b6:	4921      	ldr	r1, [pc, #132]	@ (800193c <main+0x130>)
 80018b8:	481e      	ldr	r0, [pc, #120]	@ (8001934 <main+0x128>)
 80018ba:	f7ff faa7 	bl	8000e0c <erosion>
	          HAL_UART_Transmit(&huart2, morph_result, GRAY_SIZE, HAL_MAX_DELAY);
 80018be:	f04f 33ff 	mov.w	r3, #4294967295
 80018c2:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 80018c6:	491d      	ldr	r1, [pc, #116]	@ (800193c <main+0x130>)
 80018c8:	4819      	ldr	r0, [pc, #100]	@ (8001930 <main+0x124>)
 80018ca:	f001 fb5f 	bl	8002f8c <HAL_UART_Transmit>
 80018ce:	e7aa      	b.n	8001826 <main+0x1a>
	      }

	      /* --- Q3: GENİŞLEME --- */
	      else if (cmd == '5')
 80018d0:	79fb      	ldrb	r3, [r7, #7]
 80018d2:	2b35      	cmp	r3, #53	@ 0x35
 80018d4:	d10c      	bne.n	80018f0 <main+0xe4>
	      {
	          dilation(binary_image, morph_result);
 80018d6:	4919      	ldr	r1, [pc, #100]	@ (800193c <main+0x130>)
 80018d8:	4816      	ldr	r0, [pc, #88]	@ (8001934 <main+0x128>)
 80018da:	f7ff fb1f 	bl	8000f1c <dilation>
	          HAL_UART_Transmit(&huart2, morph_result, GRAY_SIZE, HAL_MAX_DELAY);
 80018de:	f04f 33ff 	mov.w	r3, #4294967295
 80018e2:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 80018e6:	4915      	ldr	r1, [pc, #84]	@ (800193c <main+0x130>)
 80018e8:	4811      	ldr	r0, [pc, #68]	@ (8001930 <main+0x124>)
 80018ea:	f001 fb4f 	bl	8002f8c <HAL_UART_Transmit>
 80018ee:	e79a      	b.n	8001826 <main+0x1a>
	      }

	      /* --- Q3: AÇMA (OPENING) --- */
	      else if (cmd == '6')
 80018f0:	79fb      	ldrb	r3, [r7, #7]
 80018f2:	2b36      	cmp	r3, #54	@ 0x36
 80018f4:	d10c      	bne.n	8001910 <main+0x104>
	      {
	          // Önce Q1 sonucunu kopyala, çünkü opening in-place işlem yapar

	          opening(binary_image, morph_result);
 80018f6:	4911      	ldr	r1, [pc, #68]	@ (800193c <main+0x130>)
 80018f8:	480e      	ldr	r0, [pc, #56]	@ (8001934 <main+0x128>)
 80018fa:	f7ff fb97 	bl	800102c <opening>
	          HAL_UART_Transmit(&huart2, morph_result, GRAY_SIZE, HAL_MAX_DELAY);
 80018fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001902:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8001906:	490d      	ldr	r1, [pc, #52]	@ (800193c <main+0x130>)
 8001908:	4809      	ldr	r0, [pc, #36]	@ (8001930 <main+0x124>)
 800190a:	f001 fb3f 	bl	8002f8c <HAL_UART_Transmit>
 800190e:	e78a      	b.n	8001826 <main+0x1a>
	      }

	      /* --- Q3: KAPAMA (CLOSING) --- */
	      else if (cmd == '7')
 8001910:	79fb      	ldrb	r3, [r7, #7]
 8001912:	2b37      	cmp	r3, #55	@ 0x37
 8001914:	d187      	bne.n	8001826 <main+0x1a>
	      {
	          // Önce Q1 sonucunu kopyala
	          closing(binary_image, morph_result);
 8001916:	4909      	ldr	r1, [pc, #36]	@ (800193c <main+0x130>)
 8001918:	4806      	ldr	r0, [pc, #24]	@ (8001934 <main+0x128>)
 800191a:	f7ff fb9b 	bl	8001054 <closing>
	          HAL_UART_Transmit(&huart2, morph_result, GRAY_SIZE, HAL_MAX_DELAY);
 800191e:	f04f 33ff 	mov.w	r3, #4294967295
 8001922:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8001926:	4905      	ldr	r1, [pc, #20]	@ (800193c <main+0x130>)
 8001928:	4801      	ldr	r0, [pc, #4]	@ (8001930 <main+0x124>)
 800192a:	f001 fb2f 	bl	8002f8c <HAL_UART_Transmit>
	  if (HAL_UART_Receive(&huart2, &cmd, 1, HAL_MAX_DELAY) == HAL_OK)
 800192e:	e77a      	b.n	8001826 <main+0x1a>
 8001930:	20000078 	.word	0x20000078
 8001934:	200000c0 	.word	0x200000c0
 8001938:	20004bc0 	.word	0x20004bc0
 800193c:	20012cc0 	.word	0x20012cc0

08001940 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b094      	sub	sp, #80	@ 0x50
 8001944:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001946:	f107 031c 	add.w	r3, r7, #28
 800194a:	2234      	movs	r2, #52	@ 0x34
 800194c:	2100      	movs	r1, #0
 800194e:	4618      	mov	r0, r3
 8001950:	f001 ff6e 	bl	8003830 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001954:	f107 0308 	add.w	r3, r7, #8
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	609a      	str	r2, [r3, #8]
 8001960:	60da      	str	r2, [r3, #12]
 8001962:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001964:	2300      	movs	r3, #0
 8001966:	607b      	str	r3, [r7, #4]
 8001968:	4b2a      	ldr	r3, [pc, #168]	@ (8001a14 <SystemClock_Config+0xd4>)
 800196a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196c:	4a29      	ldr	r2, [pc, #164]	@ (8001a14 <SystemClock_Config+0xd4>)
 800196e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001972:	6413      	str	r3, [r2, #64]	@ 0x40
 8001974:	4b27      	ldr	r3, [pc, #156]	@ (8001a14 <SystemClock_Config+0xd4>)
 8001976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001978:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800197c:	607b      	str	r3, [r7, #4]
 800197e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001980:	2300      	movs	r3, #0
 8001982:	603b      	str	r3, [r7, #0]
 8001984:	4b24      	ldr	r3, [pc, #144]	@ (8001a18 <SystemClock_Config+0xd8>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800198c:	4a22      	ldr	r2, [pc, #136]	@ (8001a18 <SystemClock_Config+0xd8>)
 800198e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001992:	6013      	str	r3, [r2, #0]
 8001994:	4b20      	ldr	r3, [pc, #128]	@ (8001a18 <SystemClock_Config+0xd8>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800199c:	603b      	str	r3, [r7, #0]
 800199e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019a0:	2302      	movs	r3, #2
 80019a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019a4:	2301      	movs	r3, #1
 80019a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019a8:	2310      	movs	r3, #16
 80019aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019ac:	2302      	movs	r3, #2
 80019ae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019b0:	2300      	movs	r3, #0
 80019b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80019b4:	2310      	movs	r3, #16
 80019b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80019b8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80019bc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80019be:	2304      	movs	r3, #4
 80019c0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80019c2:	2302      	movs	r3, #2
 80019c4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80019c6:	2302      	movs	r3, #2
 80019c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019ca:	f107 031c 	add.w	r3, r7, #28
 80019ce:	4618      	mov	r0, r3
 80019d0:	f000 ffee 	bl	80029b0 <HAL_RCC_OscConfig>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80019da:	f000 f8b7 	bl	8001b4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019de:	230f      	movs	r3, #15
 80019e0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019e2:	2302      	movs	r3, #2
 80019e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019e6:	2300      	movs	r3, #0
 80019e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019f0:	2300      	movs	r3, #0
 80019f2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019f4:	f107 0308 	add.w	r3, r7, #8
 80019f8:	2102      	movs	r1, #2
 80019fa:	4618      	mov	r0, r3
 80019fc:	f000 fc8e 	bl	800231c <HAL_RCC_ClockConfig>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001a06:	f000 f8a1 	bl	8001b4c <Error_Handler>
  }
}
 8001a0a:	bf00      	nop
 8001a0c:	3750      	adds	r7, #80	@ 0x50
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	40023800 	.word	0x40023800
 8001a18:	40007000 	.word	0x40007000

08001a1c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a20:	4b11      	ldr	r3, [pc, #68]	@ (8001a68 <MX_USART2_UART_Init+0x4c>)
 8001a22:	4a12      	ldr	r2, [pc, #72]	@ (8001a6c <MX_USART2_UART_Init+0x50>)
 8001a24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a26:	4b10      	ldr	r3, [pc, #64]	@ (8001a68 <MX_USART2_UART_Init+0x4c>)
 8001a28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a68 <MX_USART2_UART_Init+0x4c>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a34:	4b0c      	ldr	r3, [pc, #48]	@ (8001a68 <MX_USART2_UART_Init+0x4c>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a68 <MX_USART2_UART_Init+0x4c>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a40:	4b09      	ldr	r3, [pc, #36]	@ (8001a68 <MX_USART2_UART_Init+0x4c>)
 8001a42:	220c      	movs	r2, #12
 8001a44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a46:	4b08      	ldr	r3, [pc, #32]	@ (8001a68 <MX_USART2_UART_Init+0x4c>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a4c:	4b06      	ldr	r3, [pc, #24]	@ (8001a68 <MX_USART2_UART_Init+0x4c>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a52:	4805      	ldr	r0, [pc, #20]	@ (8001a68 <MX_USART2_UART_Init+0x4c>)
 8001a54:	f001 fa4a 	bl	8002eec <HAL_UART_Init>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a5e:	f000 f875 	bl	8001b4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	20000078 	.word	0x20000078
 8001a6c:	40004400 	.word	0x40004400

08001a70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b08a      	sub	sp, #40	@ 0x28
 8001a74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a76:	f107 0314 	add.w	r3, r7, #20
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	601a      	str	r2, [r3, #0]
 8001a7e:	605a      	str	r2, [r3, #4]
 8001a80:	609a      	str	r2, [r3, #8]
 8001a82:	60da      	str	r2, [r3, #12]
 8001a84:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	613b      	str	r3, [r7, #16]
 8001a8a:	4b2d      	ldr	r3, [pc, #180]	@ (8001b40 <MX_GPIO_Init+0xd0>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8e:	4a2c      	ldr	r2, [pc, #176]	@ (8001b40 <MX_GPIO_Init+0xd0>)
 8001a90:	f043 0304 	orr.w	r3, r3, #4
 8001a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a96:	4b2a      	ldr	r3, [pc, #168]	@ (8001b40 <MX_GPIO_Init+0xd0>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9a:	f003 0304 	and.w	r3, r3, #4
 8001a9e:	613b      	str	r3, [r7, #16]
 8001aa0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	4b26      	ldr	r3, [pc, #152]	@ (8001b40 <MX_GPIO_Init+0xd0>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aaa:	4a25      	ldr	r2, [pc, #148]	@ (8001b40 <MX_GPIO_Init+0xd0>)
 8001aac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ab0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab2:	4b23      	ldr	r3, [pc, #140]	@ (8001b40 <MX_GPIO_Init+0xd0>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60bb      	str	r3, [r7, #8]
 8001ac2:	4b1f      	ldr	r3, [pc, #124]	@ (8001b40 <MX_GPIO_Init+0xd0>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac6:	4a1e      	ldr	r2, [pc, #120]	@ (8001b40 <MX_GPIO_Init+0xd0>)
 8001ac8:	f043 0301 	orr.w	r3, r3, #1
 8001acc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ace:	4b1c      	ldr	r3, [pc, #112]	@ (8001b40 <MX_GPIO_Init+0xd0>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	60bb      	str	r3, [r7, #8]
 8001ad8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	607b      	str	r3, [r7, #4]
 8001ade:	4b18      	ldr	r3, [pc, #96]	@ (8001b40 <MX_GPIO_Init+0xd0>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae2:	4a17      	ldr	r2, [pc, #92]	@ (8001b40 <MX_GPIO_Init+0xd0>)
 8001ae4:	f043 0302 	orr.w	r3, r3, #2
 8001ae8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aea:	4b15      	ldr	r3, [pc, #84]	@ (8001b40 <MX_GPIO_Init+0xd0>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001af6:	2200      	movs	r2, #0
 8001af8:	2120      	movs	r1, #32
 8001afa:	4812      	ldr	r0, [pc, #72]	@ (8001b44 <MX_GPIO_Init+0xd4>)
 8001afc:	f000 fbf4 	bl	80022e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001b00:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b06:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001b0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b10:	f107 0314 	add.w	r3, r7, #20
 8001b14:	4619      	mov	r1, r3
 8001b16:	480c      	ldr	r0, [pc, #48]	@ (8001b48 <MX_GPIO_Init+0xd8>)
 8001b18:	f000 fa52 	bl	8001fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001b1c:	2320      	movs	r3, #32
 8001b1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b20:	2301      	movs	r3, #1
 8001b22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b24:	2300      	movs	r3, #0
 8001b26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001b2c:	f107 0314 	add.w	r3, r7, #20
 8001b30:	4619      	mov	r1, r3
 8001b32:	4804      	ldr	r0, [pc, #16]	@ (8001b44 <MX_GPIO_Init+0xd4>)
 8001b34:	f000 fa44 	bl	8001fc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b38:	bf00      	nop
 8001b3a:	3728      	adds	r7, #40	@ 0x28
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	40023800 	.word	0x40023800
 8001b44:	40020000 	.word	0x40020000
 8001b48:	40020800 	.word	0x40020800

08001b4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b50:	b672      	cpsid	i
}
 8001b52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b54:	bf00      	nop
 8001b56:	e7fd      	b.n	8001b54 <Error_Handler+0x8>

08001b58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b5e:	2300      	movs	r3, #0
 8001b60:	607b      	str	r3, [r7, #4]
 8001b62:	4b10      	ldr	r3, [pc, #64]	@ (8001ba4 <HAL_MspInit+0x4c>)
 8001b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b66:	4a0f      	ldr	r2, [pc, #60]	@ (8001ba4 <HAL_MspInit+0x4c>)
 8001b68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba4 <HAL_MspInit+0x4c>)
 8001b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b76:	607b      	str	r3, [r7, #4]
 8001b78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	603b      	str	r3, [r7, #0]
 8001b7e:	4b09      	ldr	r3, [pc, #36]	@ (8001ba4 <HAL_MspInit+0x4c>)
 8001b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b82:	4a08      	ldr	r2, [pc, #32]	@ (8001ba4 <HAL_MspInit+0x4c>)
 8001b84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b88:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b8a:	4b06      	ldr	r3, [pc, #24]	@ (8001ba4 <HAL_MspInit+0x4c>)
 8001b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b92:	603b      	str	r3, [r7, #0]
 8001b94:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b96:	2007      	movs	r0, #7
 8001b98:	f000 f9de 	bl	8001f58 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b9c:	bf00      	nop
 8001b9e:	3708      	adds	r7, #8
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40023800 	.word	0x40023800

08001ba8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b08a      	sub	sp, #40	@ 0x28
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb0:	f107 0314 	add.w	r3, r7, #20
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
 8001bbe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a19      	ldr	r2, [pc, #100]	@ (8001c2c <HAL_UART_MspInit+0x84>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d12b      	bne.n	8001c22 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bca:	2300      	movs	r3, #0
 8001bcc:	613b      	str	r3, [r7, #16]
 8001bce:	4b18      	ldr	r3, [pc, #96]	@ (8001c30 <HAL_UART_MspInit+0x88>)
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd2:	4a17      	ldr	r2, [pc, #92]	@ (8001c30 <HAL_UART_MspInit+0x88>)
 8001bd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bda:	4b15      	ldr	r3, [pc, #84]	@ (8001c30 <HAL_UART_MspInit+0x88>)
 8001bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001be2:	613b      	str	r3, [r7, #16]
 8001be4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be6:	2300      	movs	r3, #0
 8001be8:	60fb      	str	r3, [r7, #12]
 8001bea:	4b11      	ldr	r3, [pc, #68]	@ (8001c30 <HAL_UART_MspInit+0x88>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bee:	4a10      	ldr	r2, [pc, #64]	@ (8001c30 <HAL_UART_MspInit+0x88>)
 8001bf0:	f043 0301 	orr.w	r3, r3, #1
 8001bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bf6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c30 <HAL_UART_MspInit+0x88>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfa:	f003 0301 	and.w	r3, r3, #1
 8001bfe:	60fb      	str	r3, [r7, #12]
 8001c00:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c02:	230c      	movs	r3, #12
 8001c04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c06:	2302      	movs	r3, #2
 8001c08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c12:	2307      	movs	r3, #7
 8001c14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c16:	f107 0314 	add.w	r3, r7, #20
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4805      	ldr	r0, [pc, #20]	@ (8001c34 <HAL_UART_MspInit+0x8c>)
 8001c1e:	f000 f9cf 	bl	8001fc0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001c22:	bf00      	nop
 8001c24:	3728      	adds	r7, #40	@ 0x28
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40004400 	.word	0x40004400
 8001c30:	40023800 	.word	0x40023800
 8001c34:	40020000 	.word	0x40020000

08001c38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c3c:	bf00      	nop
 8001c3e:	e7fd      	b.n	8001c3c <NMI_Handler+0x4>

08001c40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <HardFault_Handler+0x4>

08001c48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c4c:	bf00      	nop
 8001c4e:	e7fd      	b.n	8001c4c <MemManage_Handler+0x4>

08001c50 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c54:	bf00      	nop
 8001c56:	e7fd      	b.n	8001c54 <BusFault_Handler+0x4>

08001c58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c5c:	bf00      	nop
 8001c5e:	e7fd      	b.n	8001c5c <UsageFault_Handler+0x4>

08001c60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c64:	bf00      	nop
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr

08001c6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c72:	bf00      	nop
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c80:	bf00      	nop
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c8a:	b580      	push	{r7, lr}
 8001c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c8e:	f000 f891 	bl	8001db4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c92:	bf00      	nop
 8001c94:	bd80      	pop	{r7, pc}
	...

08001c98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c9c:	4b06      	ldr	r3, [pc, #24]	@ (8001cb8 <SystemInit+0x20>)
 8001c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ca2:	4a05      	ldr	r2, [pc, #20]	@ (8001cb8 <SystemInit+0x20>)
 8001ca4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ca8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cac:	bf00      	nop
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	e000ed00 	.word	0xe000ed00

08001cbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001cbc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001cf4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001cc0:	f7ff ffea 	bl	8001c98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cc4:	480c      	ldr	r0, [pc, #48]	@ (8001cf8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cc6:	490d      	ldr	r1, [pc, #52]	@ (8001cfc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cc8:	4a0d      	ldr	r2, [pc, #52]	@ (8001d00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ccc:	e002      	b.n	8001cd4 <LoopCopyDataInit>

08001cce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cd2:	3304      	adds	r3, #4

08001cd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cd8:	d3f9      	bcc.n	8001cce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cda:	4a0a      	ldr	r2, [pc, #40]	@ (8001d04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cdc:	4c0a      	ldr	r4, [pc, #40]	@ (8001d08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ce0:	e001      	b.n	8001ce6 <LoopFillZerobss>

08001ce2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ce2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ce4:	3204      	adds	r2, #4

08001ce6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ce6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ce8:	d3fb      	bcc.n	8001ce2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001cea:	f001 fdaf 	bl	800384c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cee:	f7ff fd8d 	bl	800180c <main>
  bx  lr    
 8001cf2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001cf4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cfc:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001d00:	080092d8 	.word	0x080092d8
  ldr r2, =_sbss
 8001d04:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001d08:	200178fc 	.word	0x200178fc

08001d0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d0c:	e7fe      	b.n	8001d0c <ADC_IRQHandler>
	...

08001d10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d14:	4b0e      	ldr	r3, [pc, #56]	@ (8001d50 <HAL_Init+0x40>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a0d      	ldr	r2, [pc, #52]	@ (8001d50 <HAL_Init+0x40>)
 8001d1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d20:	4b0b      	ldr	r3, [pc, #44]	@ (8001d50 <HAL_Init+0x40>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a0a      	ldr	r2, [pc, #40]	@ (8001d50 <HAL_Init+0x40>)
 8001d26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d2c:	4b08      	ldr	r3, [pc, #32]	@ (8001d50 <HAL_Init+0x40>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a07      	ldr	r2, [pc, #28]	@ (8001d50 <HAL_Init+0x40>)
 8001d32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d38:	2003      	movs	r0, #3
 8001d3a:	f000 f90d 	bl	8001f58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d3e:	2000      	movs	r0, #0
 8001d40:	f000 f808 	bl	8001d54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d44:	f7ff ff08 	bl	8001b58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	40023c00 	.word	0x40023c00

08001d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d5c:	4b12      	ldr	r3, [pc, #72]	@ (8001da8 <HAL_InitTick+0x54>)
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	4b12      	ldr	r3, [pc, #72]	@ (8001dac <HAL_InitTick+0x58>)
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	4619      	mov	r1, r3
 8001d66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d72:	4618      	mov	r0, r3
 8001d74:	f000 f917 	bl	8001fa6 <HAL_SYSTICK_Config>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e00e      	b.n	8001da0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2b0f      	cmp	r3, #15
 8001d86:	d80a      	bhi.n	8001d9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	6879      	ldr	r1, [r7, #4]
 8001d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d90:	f000 f8ed 	bl	8001f6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d94:	4a06      	ldr	r2, [pc, #24]	@ (8001db0 <HAL_InitTick+0x5c>)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	e000      	b.n	8001da0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	20000000 	.word	0x20000000
 8001dac:	20000008 	.word	0x20000008
 8001db0:	20000004 	.word	0x20000004

08001db4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001db8:	4b06      	ldr	r3, [pc, #24]	@ (8001dd4 <HAL_IncTick+0x20>)
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	4b06      	ldr	r3, [pc, #24]	@ (8001dd8 <HAL_IncTick+0x24>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4413      	add	r3, r2
 8001dc4:	4a04      	ldr	r2, [pc, #16]	@ (8001dd8 <HAL_IncTick+0x24>)
 8001dc6:	6013      	str	r3, [r2, #0]
}
 8001dc8:	bf00      	nop
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	20000008 	.word	0x20000008
 8001dd8:	200177c0 	.word	0x200177c0

08001ddc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  return uwTick;
 8001de0:	4b03      	ldr	r3, [pc, #12]	@ (8001df0 <HAL_GetTick+0x14>)
 8001de2:	681b      	ldr	r3, [r3, #0]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	200177c0 	.word	0x200177c0

08001df4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f003 0307 	and.w	r3, r3, #7
 8001e02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e04:	4b0c      	ldr	r3, [pc, #48]	@ (8001e38 <__NVIC_SetPriorityGrouping+0x44>)
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e0a:	68ba      	ldr	r2, [r7, #8]
 8001e0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e10:	4013      	ands	r3, r2
 8001e12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e1c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e26:	4a04      	ldr	r2, [pc, #16]	@ (8001e38 <__NVIC_SetPriorityGrouping+0x44>)
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	60d3      	str	r3, [r2, #12]
}
 8001e2c:	bf00      	nop
 8001e2e:	3714      	adds	r7, #20
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr
 8001e38:	e000ed00 	.word	0xe000ed00

08001e3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e40:	4b04      	ldr	r3, [pc, #16]	@ (8001e54 <__NVIC_GetPriorityGrouping+0x18>)
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	0a1b      	lsrs	r3, r3, #8
 8001e46:	f003 0307 	and.w	r3, r3, #7
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr
 8001e54:	e000ed00 	.word	0xe000ed00

08001e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	4603      	mov	r3, r0
 8001e60:	6039      	str	r1, [r7, #0]
 8001e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	db0a      	blt.n	8001e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	b2da      	uxtb	r2, r3
 8001e70:	490c      	ldr	r1, [pc, #48]	@ (8001ea4 <__NVIC_SetPriority+0x4c>)
 8001e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e76:	0112      	lsls	r2, r2, #4
 8001e78:	b2d2      	uxtb	r2, r2
 8001e7a:	440b      	add	r3, r1
 8001e7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e80:	e00a      	b.n	8001e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	b2da      	uxtb	r2, r3
 8001e86:	4908      	ldr	r1, [pc, #32]	@ (8001ea8 <__NVIC_SetPriority+0x50>)
 8001e88:	79fb      	ldrb	r3, [r7, #7]
 8001e8a:	f003 030f 	and.w	r3, r3, #15
 8001e8e:	3b04      	subs	r3, #4
 8001e90:	0112      	lsls	r2, r2, #4
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	440b      	add	r3, r1
 8001e96:	761a      	strb	r2, [r3, #24]
}
 8001e98:	bf00      	nop
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr
 8001ea4:	e000e100 	.word	0xe000e100
 8001ea8:	e000ed00 	.word	0xe000ed00

08001eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b089      	sub	sp, #36	@ 0x24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	f003 0307 	and.w	r3, r3, #7
 8001ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	f1c3 0307 	rsb	r3, r3, #7
 8001ec6:	2b04      	cmp	r3, #4
 8001ec8:	bf28      	it	cs
 8001eca:	2304      	movcs	r3, #4
 8001ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	3304      	adds	r3, #4
 8001ed2:	2b06      	cmp	r3, #6
 8001ed4:	d902      	bls.n	8001edc <NVIC_EncodePriority+0x30>
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	3b03      	subs	r3, #3
 8001eda:	e000      	b.n	8001ede <NVIC_EncodePriority+0x32>
 8001edc:	2300      	movs	r3, #0
 8001ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eea:	43da      	mvns	r2, r3
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	401a      	ands	r2, r3
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	fa01 f303 	lsl.w	r3, r1, r3
 8001efe:	43d9      	mvns	r1, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f04:	4313      	orrs	r3, r2
         );
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3724      	adds	r7, #36	@ 0x24
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
	...

08001f14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	3b01      	subs	r3, #1
 8001f20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f24:	d301      	bcc.n	8001f2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f26:	2301      	movs	r3, #1
 8001f28:	e00f      	b.n	8001f4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f54 <SysTick_Config+0x40>)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	3b01      	subs	r3, #1
 8001f30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f32:	210f      	movs	r1, #15
 8001f34:	f04f 30ff 	mov.w	r0, #4294967295
 8001f38:	f7ff ff8e 	bl	8001e58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f3c:	4b05      	ldr	r3, [pc, #20]	@ (8001f54 <SysTick_Config+0x40>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f42:	4b04      	ldr	r3, [pc, #16]	@ (8001f54 <SysTick_Config+0x40>)
 8001f44:	2207      	movs	r2, #7
 8001f46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	e000e010 	.word	0xe000e010

08001f58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f7ff ff47 	bl	8001df4 <__NVIC_SetPriorityGrouping>
}
 8001f66:	bf00      	nop
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}

08001f6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	b086      	sub	sp, #24
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	4603      	mov	r3, r0
 8001f76:	60b9      	str	r1, [r7, #8]
 8001f78:	607a      	str	r2, [r7, #4]
 8001f7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f80:	f7ff ff5c 	bl	8001e3c <__NVIC_GetPriorityGrouping>
 8001f84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	68b9      	ldr	r1, [r7, #8]
 8001f8a:	6978      	ldr	r0, [r7, #20]
 8001f8c:	f7ff ff8e 	bl	8001eac <NVIC_EncodePriority>
 8001f90:	4602      	mov	r2, r0
 8001f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f96:	4611      	mov	r1, r2
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7ff ff5d 	bl	8001e58 <__NVIC_SetPriority>
}
 8001f9e:	bf00      	nop
 8001fa0:	3718      	adds	r7, #24
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}

08001fa6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b082      	sub	sp, #8
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f7ff ffb0 	bl	8001f14 <SysTick_Config>
 8001fb4:	4603      	mov	r3, r0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
	...

08001fc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	b089      	sub	sp, #36	@ 0x24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	61fb      	str	r3, [r7, #28]
 8001fda:	e165      	b.n	80022a8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001fdc:	2201      	movs	r2, #1
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	697a      	ldr	r2, [r7, #20]
 8001fec:	4013      	ands	r3, r2
 8001fee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ff0:	693a      	ldr	r2, [r7, #16]
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	f040 8154 	bne.w	80022a2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f003 0303 	and.w	r3, r3, #3
 8002002:	2b01      	cmp	r3, #1
 8002004:	d005      	beq.n	8002012 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800200e:	2b02      	cmp	r3, #2
 8002010:	d130      	bne.n	8002074 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	2203      	movs	r2, #3
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	43db      	mvns	r3, r3
 8002024:	69ba      	ldr	r2, [r7, #24]
 8002026:	4013      	ands	r3, r2
 8002028:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	68da      	ldr	r2, [r3, #12]
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	fa02 f303 	lsl.w	r3, r2, r3
 8002036:	69ba      	ldr	r2, [r7, #24]
 8002038:	4313      	orrs	r3, r2
 800203a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	69ba      	ldr	r2, [r7, #24]
 8002040:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002048:	2201      	movs	r2, #1
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	fa02 f303 	lsl.w	r3, r2, r3
 8002050:	43db      	mvns	r3, r3
 8002052:	69ba      	ldr	r2, [r7, #24]
 8002054:	4013      	ands	r3, r2
 8002056:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	091b      	lsrs	r3, r3, #4
 800205e:	f003 0201 	and.w	r2, r3, #1
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	69ba      	ldr	r2, [r7, #24]
 800206a:	4313      	orrs	r3, r2
 800206c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f003 0303 	and.w	r3, r3, #3
 800207c:	2b03      	cmp	r3, #3
 800207e:	d017      	beq.n	80020b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	2203      	movs	r2, #3
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	43db      	mvns	r3, r3
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	4013      	ands	r3, r2
 8002096:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	689a      	ldr	r2, [r3, #8]
 800209c:	69fb      	ldr	r3, [r7, #28]
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	69ba      	ldr	r2, [r7, #24]
 80020a6:	4313      	orrs	r3, r2
 80020a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f003 0303 	and.w	r3, r3, #3
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	d123      	bne.n	8002104 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	08da      	lsrs	r2, r3, #3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	3208      	adds	r2, #8
 80020c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	f003 0307 	and.w	r3, r3, #7
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	220f      	movs	r2, #15
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	43db      	mvns	r3, r3
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	4013      	ands	r3, r2
 80020de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	691a      	ldr	r2, [r3, #16]
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	f003 0307 	and.w	r3, r3, #7
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020f6:	69fb      	ldr	r3, [r7, #28]
 80020f8:	08da      	lsrs	r2, r3, #3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	3208      	adds	r2, #8
 80020fe:	69b9      	ldr	r1, [r7, #24]
 8002100:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	2203      	movs	r2, #3
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	43db      	mvns	r3, r3
 8002116:	69ba      	ldr	r2, [r7, #24]
 8002118:	4013      	ands	r3, r2
 800211a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f003 0203 	and.w	r2, r3, #3
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	005b      	lsls	r3, r3, #1
 8002128:	fa02 f303 	lsl.w	r3, r2, r3
 800212c:	69ba      	ldr	r2, [r7, #24]
 800212e:	4313      	orrs	r3, r2
 8002130:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	69ba      	ldr	r2, [r7, #24]
 8002136:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002140:	2b00      	cmp	r3, #0
 8002142:	f000 80ae 	beq.w	80022a2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	60fb      	str	r3, [r7, #12]
 800214a:	4b5d      	ldr	r3, [pc, #372]	@ (80022c0 <HAL_GPIO_Init+0x300>)
 800214c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800214e:	4a5c      	ldr	r2, [pc, #368]	@ (80022c0 <HAL_GPIO_Init+0x300>)
 8002150:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002154:	6453      	str	r3, [r2, #68]	@ 0x44
 8002156:	4b5a      	ldr	r3, [pc, #360]	@ (80022c0 <HAL_GPIO_Init+0x300>)
 8002158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800215a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800215e:	60fb      	str	r3, [r7, #12]
 8002160:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002162:	4a58      	ldr	r2, [pc, #352]	@ (80022c4 <HAL_GPIO_Init+0x304>)
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	089b      	lsrs	r3, r3, #2
 8002168:	3302      	adds	r3, #2
 800216a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800216e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002170:	69fb      	ldr	r3, [r7, #28]
 8002172:	f003 0303 	and.w	r3, r3, #3
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	220f      	movs	r2, #15
 800217a:	fa02 f303 	lsl.w	r3, r2, r3
 800217e:	43db      	mvns	r3, r3
 8002180:	69ba      	ldr	r2, [r7, #24]
 8002182:	4013      	ands	r3, r2
 8002184:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a4f      	ldr	r2, [pc, #316]	@ (80022c8 <HAL_GPIO_Init+0x308>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d025      	beq.n	80021da <HAL_GPIO_Init+0x21a>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a4e      	ldr	r2, [pc, #312]	@ (80022cc <HAL_GPIO_Init+0x30c>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d01f      	beq.n	80021d6 <HAL_GPIO_Init+0x216>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a4d      	ldr	r2, [pc, #308]	@ (80022d0 <HAL_GPIO_Init+0x310>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d019      	beq.n	80021d2 <HAL_GPIO_Init+0x212>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a4c      	ldr	r2, [pc, #304]	@ (80022d4 <HAL_GPIO_Init+0x314>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d013      	beq.n	80021ce <HAL_GPIO_Init+0x20e>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4a4b      	ldr	r2, [pc, #300]	@ (80022d8 <HAL_GPIO_Init+0x318>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d00d      	beq.n	80021ca <HAL_GPIO_Init+0x20a>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4a4a      	ldr	r2, [pc, #296]	@ (80022dc <HAL_GPIO_Init+0x31c>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d007      	beq.n	80021c6 <HAL_GPIO_Init+0x206>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a49      	ldr	r2, [pc, #292]	@ (80022e0 <HAL_GPIO_Init+0x320>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d101      	bne.n	80021c2 <HAL_GPIO_Init+0x202>
 80021be:	2306      	movs	r3, #6
 80021c0:	e00c      	b.n	80021dc <HAL_GPIO_Init+0x21c>
 80021c2:	2307      	movs	r3, #7
 80021c4:	e00a      	b.n	80021dc <HAL_GPIO_Init+0x21c>
 80021c6:	2305      	movs	r3, #5
 80021c8:	e008      	b.n	80021dc <HAL_GPIO_Init+0x21c>
 80021ca:	2304      	movs	r3, #4
 80021cc:	e006      	b.n	80021dc <HAL_GPIO_Init+0x21c>
 80021ce:	2303      	movs	r3, #3
 80021d0:	e004      	b.n	80021dc <HAL_GPIO_Init+0x21c>
 80021d2:	2302      	movs	r3, #2
 80021d4:	e002      	b.n	80021dc <HAL_GPIO_Init+0x21c>
 80021d6:	2301      	movs	r3, #1
 80021d8:	e000      	b.n	80021dc <HAL_GPIO_Init+0x21c>
 80021da:	2300      	movs	r3, #0
 80021dc:	69fa      	ldr	r2, [r7, #28]
 80021de:	f002 0203 	and.w	r2, r2, #3
 80021e2:	0092      	lsls	r2, r2, #2
 80021e4:	4093      	lsls	r3, r2
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	4313      	orrs	r3, r2
 80021ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021ec:	4935      	ldr	r1, [pc, #212]	@ (80022c4 <HAL_GPIO_Init+0x304>)
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	089b      	lsrs	r3, r3, #2
 80021f2:	3302      	adds	r3, #2
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021fa:	4b3a      	ldr	r3, [pc, #232]	@ (80022e4 <HAL_GPIO_Init+0x324>)
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	43db      	mvns	r3, r3
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	4013      	ands	r3, r2
 8002208:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002212:	2b00      	cmp	r3, #0
 8002214:	d003      	beq.n	800221e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002216:	69ba      	ldr	r2, [r7, #24]
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	4313      	orrs	r3, r2
 800221c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800221e:	4a31      	ldr	r2, [pc, #196]	@ (80022e4 <HAL_GPIO_Init+0x324>)
 8002220:	69bb      	ldr	r3, [r7, #24]
 8002222:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002224:	4b2f      	ldr	r3, [pc, #188]	@ (80022e4 <HAL_GPIO_Init+0x324>)
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800222a:	693b      	ldr	r3, [r7, #16]
 800222c:	43db      	mvns	r3, r3
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	4013      	ands	r3, r2
 8002232:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800223c:	2b00      	cmp	r3, #0
 800223e:	d003      	beq.n	8002248 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	4313      	orrs	r3, r2
 8002246:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002248:	4a26      	ldr	r2, [pc, #152]	@ (80022e4 <HAL_GPIO_Init+0x324>)
 800224a:	69bb      	ldr	r3, [r7, #24]
 800224c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800224e:	4b25      	ldr	r3, [pc, #148]	@ (80022e4 <HAL_GPIO_Init+0x324>)
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	43db      	mvns	r3, r3
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	4013      	ands	r3, r2
 800225c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002266:	2b00      	cmp	r3, #0
 8002268:	d003      	beq.n	8002272 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800226a:	69ba      	ldr	r2, [r7, #24]
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	4313      	orrs	r3, r2
 8002270:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002272:	4a1c      	ldr	r2, [pc, #112]	@ (80022e4 <HAL_GPIO_Init+0x324>)
 8002274:	69bb      	ldr	r3, [r7, #24]
 8002276:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002278:	4b1a      	ldr	r3, [pc, #104]	@ (80022e4 <HAL_GPIO_Init+0x324>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	43db      	mvns	r3, r3
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	4013      	ands	r3, r2
 8002286:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d003      	beq.n	800229c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002294:	69ba      	ldr	r2, [r7, #24]
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	4313      	orrs	r3, r2
 800229a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800229c:	4a11      	ldr	r2, [pc, #68]	@ (80022e4 <HAL_GPIO_Init+0x324>)
 800229e:	69bb      	ldr	r3, [r7, #24]
 80022a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	3301      	adds	r3, #1
 80022a6:	61fb      	str	r3, [r7, #28]
 80022a8:	69fb      	ldr	r3, [r7, #28]
 80022aa:	2b0f      	cmp	r3, #15
 80022ac:	f67f ae96 	bls.w	8001fdc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80022b0:	bf00      	nop
 80022b2:	bf00      	nop
 80022b4:	3724      	adds	r7, #36	@ 0x24
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	40023800 	.word	0x40023800
 80022c4:	40013800 	.word	0x40013800
 80022c8:	40020000 	.word	0x40020000
 80022cc:	40020400 	.word	0x40020400
 80022d0:	40020800 	.word	0x40020800
 80022d4:	40020c00 	.word	0x40020c00
 80022d8:	40021000 	.word	0x40021000
 80022dc:	40021400 	.word	0x40021400
 80022e0:	40021800 	.word	0x40021800
 80022e4:	40013c00 	.word	0x40013c00

080022e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b083      	sub	sp, #12
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	460b      	mov	r3, r1
 80022f2:	807b      	strh	r3, [r7, #2]
 80022f4:	4613      	mov	r3, r2
 80022f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022f8:	787b      	ldrb	r3, [r7, #1]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d003      	beq.n	8002306 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022fe:	887a      	ldrh	r2, [r7, #2]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002304:	e003      	b.n	800230e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002306:	887b      	ldrh	r3, [r7, #2]
 8002308:	041a      	lsls	r2, r3, #16
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	619a      	str	r2, [r3, #24]
}
 800230e:	bf00      	nop
 8002310:	370c      	adds	r7, #12
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
	...

0800231c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d101      	bne.n	8002330 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e0cc      	b.n	80024ca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002330:	4b68      	ldr	r3, [pc, #416]	@ (80024d4 <HAL_RCC_ClockConfig+0x1b8>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 030f 	and.w	r3, r3, #15
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	429a      	cmp	r2, r3
 800233c:	d90c      	bls.n	8002358 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800233e:	4b65      	ldr	r3, [pc, #404]	@ (80024d4 <HAL_RCC_ClockConfig+0x1b8>)
 8002340:	683a      	ldr	r2, [r7, #0]
 8002342:	b2d2      	uxtb	r2, r2
 8002344:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002346:	4b63      	ldr	r3, [pc, #396]	@ (80024d4 <HAL_RCC_ClockConfig+0x1b8>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 030f 	and.w	r3, r3, #15
 800234e:	683a      	ldr	r2, [r7, #0]
 8002350:	429a      	cmp	r2, r3
 8002352:	d001      	beq.n	8002358 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e0b8      	b.n	80024ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0302 	and.w	r3, r3, #2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d020      	beq.n	80023a6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0304 	and.w	r3, r3, #4
 800236c:	2b00      	cmp	r3, #0
 800236e:	d005      	beq.n	800237c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002370:	4b59      	ldr	r3, [pc, #356]	@ (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	4a58      	ldr	r2, [pc, #352]	@ (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002376:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800237a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 0308 	and.w	r3, r3, #8
 8002384:	2b00      	cmp	r3, #0
 8002386:	d005      	beq.n	8002394 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002388:	4b53      	ldr	r3, [pc, #332]	@ (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	4a52      	ldr	r2, [pc, #328]	@ (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 800238e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002392:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002394:	4b50      	ldr	r3, [pc, #320]	@ (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	494d      	ldr	r1, [pc, #308]	@ (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 80023a2:	4313      	orrs	r3, r2
 80023a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 0301 	and.w	r3, r3, #1
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d044      	beq.n	800243c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d107      	bne.n	80023ca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ba:	4b47      	ldr	r3, [pc, #284]	@ (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d119      	bne.n	80023fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e07f      	b.n	80024ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d003      	beq.n	80023da <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023d6:	2b03      	cmp	r3, #3
 80023d8:	d107      	bne.n	80023ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023da:	4b3f      	ldr	r3, [pc, #252]	@ (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d109      	bne.n	80023fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e06f      	b.n	80024ca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ea:	4b3b      	ldr	r3, [pc, #236]	@ (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e067      	b.n	80024ca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023fa:	4b37      	ldr	r3, [pc, #220]	@ (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	f023 0203 	bic.w	r2, r3, #3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	4934      	ldr	r1, [pc, #208]	@ (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002408:	4313      	orrs	r3, r2
 800240a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800240c:	f7ff fce6 	bl	8001ddc <HAL_GetTick>
 8002410:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002412:	e00a      	b.n	800242a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002414:	f7ff fce2 	bl	8001ddc <HAL_GetTick>
 8002418:	4602      	mov	r2, r0
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002422:	4293      	cmp	r3, r2
 8002424:	d901      	bls.n	800242a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e04f      	b.n	80024ca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800242a:	4b2b      	ldr	r3, [pc, #172]	@ (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	f003 020c 	and.w	r2, r3, #12
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	429a      	cmp	r2, r3
 800243a:	d1eb      	bne.n	8002414 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800243c:	4b25      	ldr	r3, [pc, #148]	@ (80024d4 <HAL_RCC_ClockConfig+0x1b8>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 030f 	and.w	r3, r3, #15
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	429a      	cmp	r2, r3
 8002448:	d20c      	bcs.n	8002464 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800244a:	4b22      	ldr	r3, [pc, #136]	@ (80024d4 <HAL_RCC_ClockConfig+0x1b8>)
 800244c:	683a      	ldr	r2, [r7, #0]
 800244e:	b2d2      	uxtb	r2, r2
 8002450:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002452:	4b20      	ldr	r3, [pc, #128]	@ (80024d4 <HAL_RCC_ClockConfig+0x1b8>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 030f 	and.w	r3, r3, #15
 800245a:	683a      	ldr	r2, [r7, #0]
 800245c:	429a      	cmp	r2, r3
 800245e:	d001      	beq.n	8002464 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e032      	b.n	80024ca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0304 	and.w	r3, r3, #4
 800246c:	2b00      	cmp	r3, #0
 800246e:	d008      	beq.n	8002482 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002470:	4b19      	ldr	r3, [pc, #100]	@ (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	4916      	ldr	r1, [pc, #88]	@ (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 800247e:	4313      	orrs	r3, r2
 8002480:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0308 	and.w	r3, r3, #8
 800248a:	2b00      	cmp	r3, #0
 800248c:	d009      	beq.n	80024a2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800248e:	4b12      	ldr	r3, [pc, #72]	@ (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	691b      	ldr	r3, [r3, #16]
 800249a:	00db      	lsls	r3, r3, #3
 800249c:	490e      	ldr	r1, [pc, #56]	@ (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 800249e:	4313      	orrs	r3, r2
 80024a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024a2:	f000 f855 	bl	8002550 <HAL_RCC_GetSysClockFreq>
 80024a6:	4602      	mov	r2, r0
 80024a8:	4b0b      	ldr	r3, [pc, #44]	@ (80024d8 <HAL_RCC_ClockConfig+0x1bc>)
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	091b      	lsrs	r3, r3, #4
 80024ae:	f003 030f 	and.w	r3, r3, #15
 80024b2:	490a      	ldr	r1, [pc, #40]	@ (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 80024b4:	5ccb      	ldrb	r3, [r1, r3]
 80024b6:	fa22 f303 	lsr.w	r3, r2, r3
 80024ba:	4a09      	ldr	r2, [pc, #36]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80024bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80024be:	4b09      	ldr	r3, [pc, #36]	@ (80024e4 <HAL_RCC_ClockConfig+0x1c8>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7ff fc46 	bl	8001d54 <HAL_InitTick>

  return HAL_OK;
 80024c8:	2300      	movs	r3, #0
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3710      	adds	r7, #16
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	40023c00 	.word	0x40023c00
 80024d8:	40023800 	.word	0x40023800
 80024dc:	08009270 	.word	0x08009270
 80024e0:	20000000 	.word	0x20000000
 80024e4:	20000004 	.word	0x20000004

080024e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024ec:	4b03      	ldr	r3, [pc, #12]	@ (80024fc <HAL_RCC_GetHCLKFreq+0x14>)
 80024ee:	681b      	ldr	r3, [r3, #0]
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	20000000 	.word	0x20000000

08002500 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002504:	f7ff fff0 	bl	80024e8 <HAL_RCC_GetHCLKFreq>
 8002508:	4602      	mov	r2, r0
 800250a:	4b05      	ldr	r3, [pc, #20]	@ (8002520 <HAL_RCC_GetPCLK1Freq+0x20>)
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	0a9b      	lsrs	r3, r3, #10
 8002510:	f003 0307 	and.w	r3, r3, #7
 8002514:	4903      	ldr	r1, [pc, #12]	@ (8002524 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002516:	5ccb      	ldrb	r3, [r1, r3]
 8002518:	fa22 f303 	lsr.w	r3, r2, r3
}
 800251c:	4618      	mov	r0, r3
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40023800 	.word	0x40023800
 8002524:	08009280 	.word	0x08009280

08002528 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800252c:	f7ff ffdc 	bl	80024e8 <HAL_RCC_GetHCLKFreq>
 8002530:	4602      	mov	r2, r0
 8002532:	4b05      	ldr	r3, [pc, #20]	@ (8002548 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	0b5b      	lsrs	r3, r3, #13
 8002538:	f003 0307 	and.w	r3, r3, #7
 800253c:	4903      	ldr	r1, [pc, #12]	@ (800254c <HAL_RCC_GetPCLK2Freq+0x24>)
 800253e:	5ccb      	ldrb	r3, [r1, r3]
 8002540:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002544:	4618      	mov	r0, r3
 8002546:	bd80      	pop	{r7, pc}
 8002548:	40023800 	.word	0x40023800
 800254c:	08009280 	.word	0x08009280

08002550 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002550:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002554:	b0ae      	sub	sp, #184	@ 0xb8
 8002556:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002558:	2300      	movs	r3, #0
 800255a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800255e:	2300      	movs	r3, #0
 8002560:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002564:	2300      	movs	r3, #0
 8002566:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800256a:	2300      	movs	r3, #0
 800256c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002570:	2300      	movs	r3, #0
 8002572:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002576:	4bcb      	ldr	r3, [pc, #812]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f003 030c 	and.w	r3, r3, #12
 800257e:	2b0c      	cmp	r3, #12
 8002580:	f200 8206 	bhi.w	8002990 <HAL_RCC_GetSysClockFreq+0x440>
 8002584:	a201      	add	r2, pc, #4	@ (adr r2, 800258c <HAL_RCC_GetSysClockFreq+0x3c>)
 8002586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800258a:	bf00      	nop
 800258c:	080025c1 	.word	0x080025c1
 8002590:	08002991 	.word	0x08002991
 8002594:	08002991 	.word	0x08002991
 8002598:	08002991 	.word	0x08002991
 800259c:	080025c9 	.word	0x080025c9
 80025a0:	08002991 	.word	0x08002991
 80025a4:	08002991 	.word	0x08002991
 80025a8:	08002991 	.word	0x08002991
 80025ac:	080025d1 	.word	0x080025d1
 80025b0:	08002991 	.word	0x08002991
 80025b4:	08002991 	.word	0x08002991
 80025b8:	08002991 	.word	0x08002991
 80025bc:	080027c1 	.word	0x080027c1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025c0:	4bb9      	ldr	r3, [pc, #740]	@ (80028a8 <HAL_RCC_GetSysClockFreq+0x358>)
 80025c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80025c6:	e1e7      	b.n	8002998 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025c8:	4bb8      	ldr	r3, [pc, #736]	@ (80028ac <HAL_RCC_GetSysClockFreq+0x35c>)
 80025ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80025ce:	e1e3      	b.n	8002998 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025d0:	4bb4      	ldr	r3, [pc, #720]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80025d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025dc:	4bb1      	ldr	r3, [pc, #708]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d071      	beq.n	80026cc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80025e8:	4bae      	ldr	r3, [pc, #696]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	099b      	lsrs	r3, r3, #6
 80025ee:	2200      	movs	r2, #0
 80025f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80025f4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80025f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80025fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002600:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002604:	2300      	movs	r3, #0
 8002606:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800260a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800260e:	4622      	mov	r2, r4
 8002610:	462b      	mov	r3, r5
 8002612:	f04f 0000 	mov.w	r0, #0
 8002616:	f04f 0100 	mov.w	r1, #0
 800261a:	0159      	lsls	r1, r3, #5
 800261c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002620:	0150      	lsls	r0, r2, #5
 8002622:	4602      	mov	r2, r0
 8002624:	460b      	mov	r3, r1
 8002626:	4621      	mov	r1, r4
 8002628:	1a51      	subs	r1, r2, r1
 800262a:	6439      	str	r1, [r7, #64]	@ 0x40
 800262c:	4629      	mov	r1, r5
 800262e:	eb63 0301 	sbc.w	r3, r3, r1
 8002632:	647b      	str	r3, [r7, #68]	@ 0x44
 8002634:	f04f 0200 	mov.w	r2, #0
 8002638:	f04f 0300 	mov.w	r3, #0
 800263c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002640:	4649      	mov	r1, r9
 8002642:	018b      	lsls	r3, r1, #6
 8002644:	4641      	mov	r1, r8
 8002646:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800264a:	4641      	mov	r1, r8
 800264c:	018a      	lsls	r2, r1, #6
 800264e:	4641      	mov	r1, r8
 8002650:	1a51      	subs	r1, r2, r1
 8002652:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002654:	4649      	mov	r1, r9
 8002656:	eb63 0301 	sbc.w	r3, r3, r1
 800265a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800265c:	f04f 0200 	mov.w	r2, #0
 8002660:	f04f 0300 	mov.w	r3, #0
 8002664:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002668:	4649      	mov	r1, r9
 800266a:	00cb      	lsls	r3, r1, #3
 800266c:	4641      	mov	r1, r8
 800266e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002672:	4641      	mov	r1, r8
 8002674:	00ca      	lsls	r2, r1, #3
 8002676:	4610      	mov	r0, r2
 8002678:	4619      	mov	r1, r3
 800267a:	4603      	mov	r3, r0
 800267c:	4622      	mov	r2, r4
 800267e:	189b      	adds	r3, r3, r2
 8002680:	633b      	str	r3, [r7, #48]	@ 0x30
 8002682:	462b      	mov	r3, r5
 8002684:	460a      	mov	r2, r1
 8002686:	eb42 0303 	adc.w	r3, r2, r3
 800268a:	637b      	str	r3, [r7, #52]	@ 0x34
 800268c:	f04f 0200 	mov.w	r2, #0
 8002690:	f04f 0300 	mov.w	r3, #0
 8002694:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002698:	4629      	mov	r1, r5
 800269a:	024b      	lsls	r3, r1, #9
 800269c:	4621      	mov	r1, r4
 800269e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80026a2:	4621      	mov	r1, r4
 80026a4:	024a      	lsls	r2, r1, #9
 80026a6:	4610      	mov	r0, r2
 80026a8:	4619      	mov	r1, r3
 80026aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80026ae:	2200      	movs	r2, #0
 80026b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80026b4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80026b8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80026bc:	f7fe fa10 	bl	8000ae0 <__aeabi_uldivmod>
 80026c0:	4602      	mov	r2, r0
 80026c2:	460b      	mov	r3, r1
 80026c4:	4613      	mov	r3, r2
 80026c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80026ca:	e067      	b.n	800279c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026cc:	4b75      	ldr	r3, [pc, #468]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	099b      	lsrs	r3, r3, #6
 80026d2:	2200      	movs	r2, #0
 80026d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80026d8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80026dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80026e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80026e6:	2300      	movs	r3, #0
 80026e8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80026ea:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80026ee:	4622      	mov	r2, r4
 80026f0:	462b      	mov	r3, r5
 80026f2:	f04f 0000 	mov.w	r0, #0
 80026f6:	f04f 0100 	mov.w	r1, #0
 80026fa:	0159      	lsls	r1, r3, #5
 80026fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002700:	0150      	lsls	r0, r2, #5
 8002702:	4602      	mov	r2, r0
 8002704:	460b      	mov	r3, r1
 8002706:	4621      	mov	r1, r4
 8002708:	1a51      	subs	r1, r2, r1
 800270a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800270c:	4629      	mov	r1, r5
 800270e:	eb63 0301 	sbc.w	r3, r3, r1
 8002712:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002714:	f04f 0200 	mov.w	r2, #0
 8002718:	f04f 0300 	mov.w	r3, #0
 800271c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002720:	4649      	mov	r1, r9
 8002722:	018b      	lsls	r3, r1, #6
 8002724:	4641      	mov	r1, r8
 8002726:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800272a:	4641      	mov	r1, r8
 800272c:	018a      	lsls	r2, r1, #6
 800272e:	4641      	mov	r1, r8
 8002730:	ebb2 0a01 	subs.w	sl, r2, r1
 8002734:	4649      	mov	r1, r9
 8002736:	eb63 0b01 	sbc.w	fp, r3, r1
 800273a:	f04f 0200 	mov.w	r2, #0
 800273e:	f04f 0300 	mov.w	r3, #0
 8002742:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002746:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800274a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800274e:	4692      	mov	sl, r2
 8002750:	469b      	mov	fp, r3
 8002752:	4623      	mov	r3, r4
 8002754:	eb1a 0303 	adds.w	r3, sl, r3
 8002758:	623b      	str	r3, [r7, #32]
 800275a:	462b      	mov	r3, r5
 800275c:	eb4b 0303 	adc.w	r3, fp, r3
 8002760:	627b      	str	r3, [r7, #36]	@ 0x24
 8002762:	f04f 0200 	mov.w	r2, #0
 8002766:	f04f 0300 	mov.w	r3, #0
 800276a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800276e:	4629      	mov	r1, r5
 8002770:	028b      	lsls	r3, r1, #10
 8002772:	4621      	mov	r1, r4
 8002774:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002778:	4621      	mov	r1, r4
 800277a:	028a      	lsls	r2, r1, #10
 800277c:	4610      	mov	r0, r2
 800277e:	4619      	mov	r1, r3
 8002780:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002784:	2200      	movs	r2, #0
 8002786:	673b      	str	r3, [r7, #112]	@ 0x70
 8002788:	677a      	str	r2, [r7, #116]	@ 0x74
 800278a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800278e:	f7fe f9a7 	bl	8000ae0 <__aeabi_uldivmod>
 8002792:	4602      	mov	r2, r0
 8002794:	460b      	mov	r3, r1
 8002796:	4613      	mov	r3, r2
 8002798:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800279c:	4b41      	ldr	r3, [pc, #260]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x354>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	0c1b      	lsrs	r3, r3, #16
 80027a2:	f003 0303 	and.w	r3, r3, #3
 80027a6:	3301      	adds	r3, #1
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80027ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80027b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80027b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80027be:	e0eb      	b.n	8002998 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027c0:	4b38      	ldr	r3, [pc, #224]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80027c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027cc:	4b35      	ldr	r3, [pc, #212]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d06b      	beq.n	80028b0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027d8:	4b32      	ldr	r3, [pc, #200]	@ (80028a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	099b      	lsrs	r3, r3, #6
 80027de:	2200      	movs	r2, #0
 80027e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80027e2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80027e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80027e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027ea:	663b      	str	r3, [r7, #96]	@ 0x60
 80027ec:	2300      	movs	r3, #0
 80027ee:	667b      	str	r3, [r7, #100]	@ 0x64
 80027f0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80027f4:	4622      	mov	r2, r4
 80027f6:	462b      	mov	r3, r5
 80027f8:	f04f 0000 	mov.w	r0, #0
 80027fc:	f04f 0100 	mov.w	r1, #0
 8002800:	0159      	lsls	r1, r3, #5
 8002802:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002806:	0150      	lsls	r0, r2, #5
 8002808:	4602      	mov	r2, r0
 800280a:	460b      	mov	r3, r1
 800280c:	4621      	mov	r1, r4
 800280e:	1a51      	subs	r1, r2, r1
 8002810:	61b9      	str	r1, [r7, #24]
 8002812:	4629      	mov	r1, r5
 8002814:	eb63 0301 	sbc.w	r3, r3, r1
 8002818:	61fb      	str	r3, [r7, #28]
 800281a:	f04f 0200 	mov.w	r2, #0
 800281e:	f04f 0300 	mov.w	r3, #0
 8002822:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002826:	4659      	mov	r1, fp
 8002828:	018b      	lsls	r3, r1, #6
 800282a:	4651      	mov	r1, sl
 800282c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002830:	4651      	mov	r1, sl
 8002832:	018a      	lsls	r2, r1, #6
 8002834:	4651      	mov	r1, sl
 8002836:	ebb2 0801 	subs.w	r8, r2, r1
 800283a:	4659      	mov	r1, fp
 800283c:	eb63 0901 	sbc.w	r9, r3, r1
 8002840:	f04f 0200 	mov.w	r2, #0
 8002844:	f04f 0300 	mov.w	r3, #0
 8002848:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800284c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002850:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002854:	4690      	mov	r8, r2
 8002856:	4699      	mov	r9, r3
 8002858:	4623      	mov	r3, r4
 800285a:	eb18 0303 	adds.w	r3, r8, r3
 800285e:	613b      	str	r3, [r7, #16]
 8002860:	462b      	mov	r3, r5
 8002862:	eb49 0303 	adc.w	r3, r9, r3
 8002866:	617b      	str	r3, [r7, #20]
 8002868:	f04f 0200 	mov.w	r2, #0
 800286c:	f04f 0300 	mov.w	r3, #0
 8002870:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002874:	4629      	mov	r1, r5
 8002876:	024b      	lsls	r3, r1, #9
 8002878:	4621      	mov	r1, r4
 800287a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800287e:	4621      	mov	r1, r4
 8002880:	024a      	lsls	r2, r1, #9
 8002882:	4610      	mov	r0, r2
 8002884:	4619      	mov	r1, r3
 8002886:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800288a:	2200      	movs	r2, #0
 800288c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800288e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002890:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002894:	f7fe f924 	bl	8000ae0 <__aeabi_uldivmod>
 8002898:	4602      	mov	r2, r0
 800289a:	460b      	mov	r3, r1
 800289c:	4613      	mov	r3, r2
 800289e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80028a2:	e065      	b.n	8002970 <HAL_RCC_GetSysClockFreq+0x420>
 80028a4:	40023800 	.word	0x40023800
 80028a8:	00f42400 	.word	0x00f42400
 80028ac:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028b0:	4b3d      	ldr	r3, [pc, #244]	@ (80029a8 <HAL_RCC_GetSysClockFreq+0x458>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	099b      	lsrs	r3, r3, #6
 80028b6:	2200      	movs	r2, #0
 80028b8:	4618      	mov	r0, r3
 80028ba:	4611      	mov	r1, r2
 80028bc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80028c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80028c2:	2300      	movs	r3, #0
 80028c4:	657b      	str	r3, [r7, #84]	@ 0x54
 80028c6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80028ca:	4642      	mov	r2, r8
 80028cc:	464b      	mov	r3, r9
 80028ce:	f04f 0000 	mov.w	r0, #0
 80028d2:	f04f 0100 	mov.w	r1, #0
 80028d6:	0159      	lsls	r1, r3, #5
 80028d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028dc:	0150      	lsls	r0, r2, #5
 80028de:	4602      	mov	r2, r0
 80028e0:	460b      	mov	r3, r1
 80028e2:	4641      	mov	r1, r8
 80028e4:	1a51      	subs	r1, r2, r1
 80028e6:	60b9      	str	r1, [r7, #8]
 80028e8:	4649      	mov	r1, r9
 80028ea:	eb63 0301 	sbc.w	r3, r3, r1
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	f04f 0200 	mov.w	r2, #0
 80028f4:	f04f 0300 	mov.w	r3, #0
 80028f8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80028fc:	4659      	mov	r1, fp
 80028fe:	018b      	lsls	r3, r1, #6
 8002900:	4651      	mov	r1, sl
 8002902:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002906:	4651      	mov	r1, sl
 8002908:	018a      	lsls	r2, r1, #6
 800290a:	4651      	mov	r1, sl
 800290c:	1a54      	subs	r4, r2, r1
 800290e:	4659      	mov	r1, fp
 8002910:	eb63 0501 	sbc.w	r5, r3, r1
 8002914:	f04f 0200 	mov.w	r2, #0
 8002918:	f04f 0300 	mov.w	r3, #0
 800291c:	00eb      	lsls	r3, r5, #3
 800291e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002922:	00e2      	lsls	r2, r4, #3
 8002924:	4614      	mov	r4, r2
 8002926:	461d      	mov	r5, r3
 8002928:	4643      	mov	r3, r8
 800292a:	18e3      	adds	r3, r4, r3
 800292c:	603b      	str	r3, [r7, #0]
 800292e:	464b      	mov	r3, r9
 8002930:	eb45 0303 	adc.w	r3, r5, r3
 8002934:	607b      	str	r3, [r7, #4]
 8002936:	f04f 0200 	mov.w	r2, #0
 800293a:	f04f 0300 	mov.w	r3, #0
 800293e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002942:	4629      	mov	r1, r5
 8002944:	028b      	lsls	r3, r1, #10
 8002946:	4621      	mov	r1, r4
 8002948:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800294c:	4621      	mov	r1, r4
 800294e:	028a      	lsls	r2, r1, #10
 8002950:	4610      	mov	r0, r2
 8002952:	4619      	mov	r1, r3
 8002954:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002958:	2200      	movs	r2, #0
 800295a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800295c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800295e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002962:	f7fe f8bd 	bl	8000ae0 <__aeabi_uldivmod>
 8002966:	4602      	mov	r2, r0
 8002968:	460b      	mov	r3, r1
 800296a:	4613      	mov	r3, r2
 800296c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002970:	4b0d      	ldr	r3, [pc, #52]	@ (80029a8 <HAL_RCC_GetSysClockFreq+0x458>)
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	0f1b      	lsrs	r3, r3, #28
 8002976:	f003 0307 	and.w	r3, r3, #7
 800297a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800297e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002982:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002986:	fbb2 f3f3 	udiv	r3, r2, r3
 800298a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800298e:	e003      	b.n	8002998 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002990:	4b06      	ldr	r3, [pc, #24]	@ (80029ac <HAL_RCC_GetSysClockFreq+0x45c>)
 8002992:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002996:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002998:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800299c:	4618      	mov	r0, r3
 800299e:	37b8      	adds	r7, #184	@ 0xb8
 80029a0:	46bd      	mov	sp, r7
 80029a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029a6:	bf00      	nop
 80029a8:	40023800 	.word	0x40023800
 80029ac:	00f42400 	.word	0x00f42400

080029b0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b086      	sub	sp, #24
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d101      	bne.n	80029c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e28d      	b.n	8002ede <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0301 	and.w	r3, r3, #1
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	f000 8083 	beq.w	8002ad6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80029d0:	4b94      	ldr	r3, [pc, #592]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f003 030c 	and.w	r3, r3, #12
 80029d8:	2b04      	cmp	r3, #4
 80029da:	d019      	beq.n	8002a10 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80029dc:	4b91      	ldr	r3, [pc, #580]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	f003 030c 	and.w	r3, r3, #12
        || \
 80029e4:	2b08      	cmp	r3, #8
 80029e6:	d106      	bne.n	80029f6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80029e8:	4b8e      	ldr	r3, [pc, #568]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029f4:	d00c      	beq.n	8002a10 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029f6:	4b8b      	ldr	r3, [pc, #556]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80029fe:	2b0c      	cmp	r3, #12
 8002a00:	d112      	bne.n	8002a28 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a02:	4b88      	ldr	r3, [pc, #544]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a0e:	d10b      	bne.n	8002a28 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a10:	4b84      	ldr	r3, [pc, #528]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d05b      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x124>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d157      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002a24:	2301      	movs	r3, #1
 8002a26:	e25a      	b.n	8002ede <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a30:	d106      	bne.n	8002a40 <HAL_RCC_OscConfig+0x90>
 8002a32:	4b7c      	ldr	r3, [pc, #496]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a7b      	ldr	r2, [pc, #492]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002a38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a3c:	6013      	str	r3, [r2, #0]
 8002a3e:	e01d      	b.n	8002a7c <HAL_RCC_OscConfig+0xcc>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a48:	d10c      	bne.n	8002a64 <HAL_RCC_OscConfig+0xb4>
 8002a4a:	4b76      	ldr	r3, [pc, #472]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a75      	ldr	r2, [pc, #468]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002a50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a54:	6013      	str	r3, [r2, #0]
 8002a56:	4b73      	ldr	r3, [pc, #460]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a72      	ldr	r2, [pc, #456]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002a5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a60:	6013      	str	r3, [r2, #0]
 8002a62:	e00b      	b.n	8002a7c <HAL_RCC_OscConfig+0xcc>
 8002a64:	4b6f      	ldr	r3, [pc, #444]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a6e      	ldr	r2, [pc, #440]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002a6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a6e:	6013      	str	r3, [r2, #0]
 8002a70:	4b6c      	ldr	r3, [pc, #432]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a6b      	ldr	r2, [pc, #428]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002a76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d013      	beq.n	8002aac <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a84:	f7ff f9aa 	bl	8001ddc <HAL_GetTick>
 8002a88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a8a:	e008      	b.n	8002a9e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a8c:	f7ff f9a6 	bl	8001ddc <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	2b64      	cmp	r3, #100	@ 0x64
 8002a98:	d901      	bls.n	8002a9e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	e21f      	b.n	8002ede <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a9e:	4b61      	ldr	r3, [pc, #388]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d0f0      	beq.n	8002a8c <HAL_RCC_OscConfig+0xdc>
 8002aaa:	e014      	b.n	8002ad6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aac:	f7ff f996 	bl	8001ddc <HAL_GetTick>
 8002ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ab2:	e008      	b.n	8002ac6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ab4:	f7ff f992 	bl	8001ddc <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b64      	cmp	r3, #100	@ 0x64
 8002ac0:	d901      	bls.n	8002ac6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e20b      	b.n	8002ede <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ac6:	4b57      	ldr	r3, [pc, #348]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1f0      	bne.n	8002ab4 <HAL_RCC_OscConfig+0x104>
 8002ad2:	e000      	b.n	8002ad6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ad4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0302 	and.w	r3, r3, #2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d06f      	beq.n	8002bc2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002ae2:	4b50      	ldr	r3, [pc, #320]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f003 030c 	and.w	r3, r3, #12
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d017      	beq.n	8002b1e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002aee:	4b4d      	ldr	r3, [pc, #308]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	f003 030c 	and.w	r3, r3, #12
        || \
 8002af6:	2b08      	cmp	r3, #8
 8002af8:	d105      	bne.n	8002b06 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002afa:	4b4a      	ldr	r3, [pc, #296]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d00b      	beq.n	8002b1e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b06:	4b47      	ldr	r3, [pc, #284]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002b0e:	2b0c      	cmp	r3, #12
 8002b10:	d11c      	bne.n	8002b4c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b12:	4b44      	ldr	r3, [pc, #272]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d116      	bne.n	8002b4c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b1e:	4b41      	ldr	r3, [pc, #260]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d005      	beq.n	8002b36 <HAL_RCC_OscConfig+0x186>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d001      	beq.n	8002b36 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	e1d3      	b.n	8002ede <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b36:	4b3b      	ldr	r3, [pc, #236]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	691b      	ldr	r3, [r3, #16]
 8002b42:	00db      	lsls	r3, r3, #3
 8002b44:	4937      	ldr	r1, [pc, #220]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002b46:	4313      	orrs	r3, r2
 8002b48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b4a:	e03a      	b.n	8002bc2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d020      	beq.n	8002b96 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b54:	4b34      	ldr	r3, [pc, #208]	@ (8002c28 <HAL_RCC_OscConfig+0x278>)
 8002b56:	2201      	movs	r2, #1
 8002b58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b5a:	f7ff f93f 	bl	8001ddc <HAL_GetTick>
 8002b5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b60:	e008      	b.n	8002b74 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b62:	f7ff f93b 	bl	8001ddc <HAL_GetTick>
 8002b66:	4602      	mov	r2, r0
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d901      	bls.n	8002b74 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e1b4      	b.n	8002ede <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b74:	4b2b      	ldr	r3, [pc, #172]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0302 	and.w	r3, r3, #2
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d0f0      	beq.n	8002b62 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b80:	4b28      	ldr	r3, [pc, #160]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	691b      	ldr	r3, [r3, #16]
 8002b8c:	00db      	lsls	r3, r3, #3
 8002b8e:	4925      	ldr	r1, [pc, #148]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002b90:	4313      	orrs	r3, r2
 8002b92:	600b      	str	r3, [r1, #0]
 8002b94:	e015      	b.n	8002bc2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b96:	4b24      	ldr	r3, [pc, #144]	@ (8002c28 <HAL_RCC_OscConfig+0x278>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b9c:	f7ff f91e 	bl	8001ddc <HAL_GetTick>
 8002ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ba2:	e008      	b.n	8002bb6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ba4:	f7ff f91a 	bl	8001ddc <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	1ad3      	subs	r3, r2, r3
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e193      	b.n	8002ede <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bb6:	4b1b      	ldr	r3, [pc, #108]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0302 	and.w	r3, r3, #2
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1f0      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 0308 	and.w	r3, r3, #8
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d036      	beq.n	8002c3c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d016      	beq.n	8002c04 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bd6:	4b15      	ldr	r3, [pc, #84]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002bd8:	2201      	movs	r2, #1
 8002bda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bdc:	f7ff f8fe 	bl	8001ddc <HAL_GetTick>
 8002be0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002be2:	e008      	b.n	8002bf6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002be4:	f7ff f8fa 	bl	8001ddc <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d901      	bls.n	8002bf6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e173      	b.n	8002ede <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8002c24 <HAL_RCC_OscConfig+0x274>)
 8002bf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d0f0      	beq.n	8002be4 <HAL_RCC_OscConfig+0x234>
 8002c02:	e01b      	b.n	8002c3c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c04:	4b09      	ldr	r3, [pc, #36]	@ (8002c2c <HAL_RCC_OscConfig+0x27c>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c0a:	f7ff f8e7 	bl	8001ddc <HAL_GetTick>
 8002c0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c10:	e00e      	b.n	8002c30 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c12:	f7ff f8e3 	bl	8001ddc <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d907      	bls.n	8002c30 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002c20:	2303      	movs	r3, #3
 8002c22:	e15c      	b.n	8002ede <HAL_RCC_OscConfig+0x52e>
 8002c24:	40023800 	.word	0x40023800
 8002c28:	42470000 	.word	0x42470000
 8002c2c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c30:	4b8a      	ldr	r3, [pc, #552]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002c32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c34:	f003 0302 	and.w	r3, r3, #2
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1ea      	bne.n	8002c12 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0304 	and.w	r3, r3, #4
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 8097 	beq.w	8002d78 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c4e:	4b83      	ldr	r3, [pc, #524]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d10f      	bne.n	8002c7a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	60bb      	str	r3, [r7, #8]
 8002c5e:	4b7f      	ldr	r3, [pc, #508]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c62:	4a7e      	ldr	r2, [pc, #504]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002c64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c68:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c6a:	4b7c      	ldr	r3, [pc, #496]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c72:	60bb      	str	r3, [r7, #8]
 8002c74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c76:	2301      	movs	r3, #1
 8002c78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c7a:	4b79      	ldr	r3, [pc, #484]	@ (8002e60 <HAL_RCC_OscConfig+0x4b0>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d118      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c86:	4b76      	ldr	r3, [pc, #472]	@ (8002e60 <HAL_RCC_OscConfig+0x4b0>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a75      	ldr	r2, [pc, #468]	@ (8002e60 <HAL_RCC_OscConfig+0x4b0>)
 8002c8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c92:	f7ff f8a3 	bl	8001ddc <HAL_GetTick>
 8002c96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c98:	e008      	b.n	8002cac <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c9a:	f7ff f89f 	bl	8001ddc <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d901      	bls.n	8002cac <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e118      	b.n	8002ede <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cac:	4b6c      	ldr	r3, [pc, #432]	@ (8002e60 <HAL_RCC_OscConfig+0x4b0>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d0f0      	beq.n	8002c9a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d106      	bne.n	8002cce <HAL_RCC_OscConfig+0x31e>
 8002cc0:	4b66      	ldr	r3, [pc, #408]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002cc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cc4:	4a65      	ldr	r2, [pc, #404]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002cc6:	f043 0301 	orr.w	r3, r3, #1
 8002cca:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ccc:	e01c      	b.n	8002d08 <HAL_RCC_OscConfig+0x358>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	2b05      	cmp	r3, #5
 8002cd4:	d10c      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x340>
 8002cd6:	4b61      	ldr	r3, [pc, #388]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002cd8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cda:	4a60      	ldr	r2, [pc, #384]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002cdc:	f043 0304 	orr.w	r3, r3, #4
 8002ce0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ce2:	4b5e      	ldr	r3, [pc, #376]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002ce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ce6:	4a5d      	ldr	r2, [pc, #372]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002ce8:	f043 0301 	orr.w	r3, r3, #1
 8002cec:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cee:	e00b      	b.n	8002d08 <HAL_RCC_OscConfig+0x358>
 8002cf0:	4b5a      	ldr	r3, [pc, #360]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002cf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cf4:	4a59      	ldr	r2, [pc, #356]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002cf6:	f023 0301 	bic.w	r3, r3, #1
 8002cfa:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cfc:	4b57      	ldr	r3, [pc, #348]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002cfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d00:	4a56      	ldr	r2, [pc, #344]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002d02:	f023 0304 	bic.w	r3, r3, #4
 8002d06:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d015      	beq.n	8002d3c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d10:	f7ff f864 	bl	8001ddc <HAL_GetTick>
 8002d14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d16:	e00a      	b.n	8002d2e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d18:	f7ff f860 	bl	8001ddc <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d901      	bls.n	8002d2e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e0d7      	b.n	8002ede <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d2e:	4b4b      	ldr	r3, [pc, #300]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002d30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d0ee      	beq.n	8002d18 <HAL_RCC_OscConfig+0x368>
 8002d3a:	e014      	b.n	8002d66 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d3c:	f7ff f84e 	bl	8001ddc <HAL_GetTick>
 8002d40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d42:	e00a      	b.n	8002d5a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d44:	f7ff f84a 	bl	8001ddc <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d901      	bls.n	8002d5a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002d56:	2303      	movs	r3, #3
 8002d58:	e0c1      	b.n	8002ede <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d5a:	4b40      	ldr	r3, [pc, #256]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002d5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d5e:	f003 0302 	and.w	r3, r3, #2
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d1ee      	bne.n	8002d44 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d66:	7dfb      	ldrb	r3, [r7, #23]
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d105      	bne.n	8002d78 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d6c:	4b3b      	ldr	r3, [pc, #236]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d70:	4a3a      	ldr	r2, [pc, #232]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002d72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d76:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	699b      	ldr	r3, [r3, #24]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	f000 80ad 	beq.w	8002edc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d82:	4b36      	ldr	r3, [pc, #216]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f003 030c 	and.w	r3, r3, #12
 8002d8a:	2b08      	cmp	r3, #8
 8002d8c:	d060      	beq.n	8002e50 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	699b      	ldr	r3, [r3, #24]
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d145      	bne.n	8002e22 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d96:	4b33      	ldr	r3, [pc, #204]	@ (8002e64 <HAL_RCC_OscConfig+0x4b4>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d9c:	f7ff f81e 	bl	8001ddc <HAL_GetTick>
 8002da0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002da2:	e008      	b.n	8002db6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002da4:	f7ff f81a 	bl	8001ddc <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e093      	b.n	8002ede <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002db6:	4b29      	ldr	r3, [pc, #164]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d1f0      	bne.n	8002da4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	69da      	ldr	r2, [r3, #28]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a1b      	ldr	r3, [r3, #32]
 8002dca:	431a      	orrs	r2, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd0:	019b      	lsls	r3, r3, #6
 8002dd2:	431a      	orrs	r2, r3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd8:	085b      	lsrs	r3, r3, #1
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	041b      	lsls	r3, r3, #16
 8002dde:	431a      	orrs	r2, r3
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de4:	061b      	lsls	r3, r3, #24
 8002de6:	431a      	orrs	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dec:	071b      	lsls	r3, r3, #28
 8002dee:	491b      	ldr	r1, [pc, #108]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002df0:	4313      	orrs	r3, r2
 8002df2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002df4:	4b1b      	ldr	r3, [pc, #108]	@ (8002e64 <HAL_RCC_OscConfig+0x4b4>)
 8002df6:	2201      	movs	r2, #1
 8002df8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dfa:	f7fe ffef 	bl	8001ddc <HAL_GetTick>
 8002dfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e00:	e008      	b.n	8002e14 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e02:	f7fe ffeb 	bl	8001ddc <HAL_GetTick>
 8002e06:	4602      	mov	r2, r0
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	1ad3      	subs	r3, r2, r3
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d901      	bls.n	8002e14 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002e10:	2303      	movs	r3, #3
 8002e12:	e064      	b.n	8002ede <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e14:	4b11      	ldr	r3, [pc, #68]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d0f0      	beq.n	8002e02 <HAL_RCC_OscConfig+0x452>
 8002e20:	e05c      	b.n	8002edc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e22:	4b10      	ldr	r3, [pc, #64]	@ (8002e64 <HAL_RCC_OscConfig+0x4b4>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e28:	f7fe ffd8 	bl	8001ddc <HAL_GetTick>
 8002e2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e2e:	e008      	b.n	8002e42 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e30:	f7fe ffd4 	bl	8001ddc <HAL_GetTick>
 8002e34:	4602      	mov	r2, r0
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	2b02      	cmp	r3, #2
 8002e3c:	d901      	bls.n	8002e42 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e04d      	b.n	8002ede <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e42:	4b06      	ldr	r3, [pc, #24]	@ (8002e5c <HAL_RCC_OscConfig+0x4ac>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d1f0      	bne.n	8002e30 <HAL_RCC_OscConfig+0x480>
 8002e4e:	e045      	b.n	8002edc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d107      	bne.n	8002e68 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e040      	b.n	8002ede <HAL_RCC_OscConfig+0x52e>
 8002e5c:	40023800 	.word	0x40023800
 8002e60:	40007000 	.word	0x40007000
 8002e64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e68:	4b1f      	ldr	r3, [pc, #124]	@ (8002ee8 <HAL_RCC_OscConfig+0x538>)
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	699b      	ldr	r3, [r3, #24]
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d030      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d129      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e8e:	429a      	cmp	r2, r3
 8002e90:	d122      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e92:	68fa      	ldr	r2, [r7, #12]
 8002e94:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002e98:	4013      	ands	r3, r2
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d119      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eae:	085b      	lsrs	r3, r3, #1
 8002eb0:	3b01      	subs	r3, #1
 8002eb2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d10f      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ec2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d107      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d001      	beq.n	8002edc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e000      	b.n	8002ede <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002edc:	2300      	movs	r3, #0
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3718      	adds	r7, #24
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	40023800 	.word	0x40023800

08002eec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d101      	bne.n	8002efe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e042      	b.n	8002f84 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d106      	bne.n	8002f18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f7fe fe48 	bl	8001ba8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2224      	movs	r2, #36	@ 0x24
 8002f1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	68da      	ldr	r2, [r3, #12]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f000 fa09 	bl	8003348 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	691a      	ldr	r2, [r3, #16]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002f44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	695a      	ldr	r2, [r3, #20]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002f54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	68da      	ldr	r2, [r3, #12]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2220      	movs	r2, #32
 8002f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2220      	movs	r2, #32
 8002f78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002f82:	2300      	movs	r3, #0
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3708      	adds	r7, #8
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b08a      	sub	sp, #40	@ 0x28
 8002f90:	af02      	add	r7, sp, #8
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	603b      	str	r3, [r7, #0]
 8002f98:	4613      	mov	r3, r2
 8002f9a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	2b20      	cmp	r3, #32
 8002faa:	d175      	bne.n	8003098 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d002      	beq.n	8002fb8 <HAL_UART_Transmit+0x2c>
 8002fb2:	88fb      	ldrh	r3, [r7, #6]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d101      	bne.n	8002fbc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e06e      	b.n	800309a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2221      	movs	r2, #33	@ 0x21
 8002fc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002fca:	f7fe ff07 	bl	8001ddc <HAL_GetTick>
 8002fce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	88fa      	ldrh	r2, [r7, #6]
 8002fd4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	88fa      	ldrh	r2, [r7, #6]
 8002fda:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fe4:	d108      	bne.n	8002ff8 <HAL_UART_Transmit+0x6c>
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	691b      	ldr	r3, [r3, #16]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d104      	bne.n	8002ff8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	61bb      	str	r3, [r7, #24]
 8002ff6:	e003      	b.n	8003000 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003000:	e02e      	b.n	8003060 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	9300      	str	r3, [sp, #0]
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	2200      	movs	r2, #0
 800300a:	2180      	movs	r1, #128	@ 0x80
 800300c:	68f8      	ldr	r0, [r7, #12]
 800300e:	f000 f8df 	bl	80031d0 <UART_WaitOnFlagUntilTimeout>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d005      	beq.n	8003024 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2220      	movs	r2, #32
 800301c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003020:	2303      	movs	r3, #3
 8003022:	e03a      	b.n	800309a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d10b      	bne.n	8003042 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800302a:	69bb      	ldr	r3, [r7, #24]
 800302c:	881b      	ldrh	r3, [r3, #0]
 800302e:	461a      	mov	r2, r3
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003038:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	3302      	adds	r3, #2
 800303e:	61bb      	str	r3, [r7, #24]
 8003040:	e007      	b.n	8003052 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	781a      	ldrb	r2, [r3, #0]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	3301      	adds	r3, #1
 8003050:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003056:	b29b      	uxth	r3, r3
 8003058:	3b01      	subs	r3, #1
 800305a:	b29a      	uxth	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003064:	b29b      	uxth	r3, r3
 8003066:	2b00      	cmp	r3, #0
 8003068:	d1cb      	bne.n	8003002 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	9300      	str	r3, [sp, #0]
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	2200      	movs	r2, #0
 8003072:	2140      	movs	r1, #64	@ 0x40
 8003074:	68f8      	ldr	r0, [r7, #12]
 8003076:	f000 f8ab 	bl	80031d0 <UART_WaitOnFlagUntilTimeout>
 800307a:	4603      	mov	r3, r0
 800307c:	2b00      	cmp	r3, #0
 800307e:	d005      	beq.n	800308c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2220      	movs	r2, #32
 8003084:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003088:	2303      	movs	r3, #3
 800308a:	e006      	b.n	800309a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2220      	movs	r2, #32
 8003090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003094:	2300      	movs	r3, #0
 8003096:	e000      	b.n	800309a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003098:	2302      	movs	r3, #2
  }
}
 800309a:	4618      	mov	r0, r3
 800309c:	3720      	adds	r7, #32
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}

080030a2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030a2:	b580      	push	{r7, lr}
 80030a4:	b08a      	sub	sp, #40	@ 0x28
 80030a6:	af02      	add	r7, sp, #8
 80030a8:	60f8      	str	r0, [r7, #12]
 80030aa:	60b9      	str	r1, [r7, #8]
 80030ac:	603b      	str	r3, [r7, #0]
 80030ae:	4613      	mov	r3, r2
 80030b0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80030b2:	2300      	movs	r3, #0
 80030b4:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2b20      	cmp	r3, #32
 80030c0:	f040 8081 	bne.w	80031c6 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d002      	beq.n	80030d0 <HAL_UART_Receive+0x2e>
 80030ca:	88fb      	ldrh	r3, [r7, #6]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d101      	bne.n	80030d4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e079      	b.n	80031c8 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2200      	movs	r2, #0
 80030d8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2222      	movs	r2, #34	@ 0x22
 80030de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2200      	movs	r2, #0
 80030e6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030e8:	f7fe fe78 	bl	8001ddc <HAL_GetTick>
 80030ec:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	88fa      	ldrh	r2, [r7, #6]
 80030f2:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	88fa      	ldrh	r2, [r7, #6]
 80030f8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003102:	d108      	bne.n	8003116 <HAL_UART_Receive+0x74>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	691b      	ldr	r3, [r3, #16]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d104      	bne.n	8003116 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800310c:	2300      	movs	r3, #0
 800310e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	61bb      	str	r3, [r7, #24]
 8003114:	e003      	b.n	800311e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800311a:	2300      	movs	r3, #0
 800311c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800311e:	e047      	b.n	80031b0 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	9300      	str	r3, [sp, #0]
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	2200      	movs	r2, #0
 8003128:	2120      	movs	r1, #32
 800312a:	68f8      	ldr	r0, [r7, #12]
 800312c:	f000 f850 	bl	80031d0 <UART_WaitOnFlagUntilTimeout>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d005      	beq.n	8003142 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2220      	movs	r2, #32
 800313a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e042      	b.n	80031c8 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d10c      	bne.n	8003162 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	b29b      	uxth	r3, r3
 8003150:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003154:	b29a      	uxth	r2, r3
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	3302      	adds	r3, #2
 800315e:	61bb      	str	r3, [r7, #24]
 8003160:	e01f      	b.n	80031a2 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800316a:	d007      	beq.n	800317c <HAL_UART_Receive+0xda>
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d10a      	bne.n	800318a <HAL_UART_Receive+0xe8>
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	691b      	ldr	r3, [r3, #16]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d106      	bne.n	800318a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	b2da      	uxtb	r2, r3
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	701a      	strb	r2, [r3, #0]
 8003188:	e008      	b.n	800319c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	b2db      	uxtb	r3, r3
 8003192:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003196:	b2da      	uxtb	r2, r3
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800319c:	69fb      	ldr	r3, [r7, #28]
 800319e:	3301      	adds	r3, #1
 80031a0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	3b01      	subs	r3, #1
 80031aa:	b29a      	uxth	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d1b2      	bne.n	8003120 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2220      	movs	r2, #32
 80031be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80031c2:	2300      	movs	r3, #0
 80031c4:	e000      	b.n	80031c8 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80031c6:	2302      	movs	r3, #2
  }
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3720      	adds	r7, #32
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b086      	sub	sp, #24
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	603b      	str	r3, [r7, #0]
 80031dc:	4613      	mov	r3, r2
 80031de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031e0:	e03b      	b.n	800325a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031e2:	6a3b      	ldr	r3, [r7, #32]
 80031e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031e8:	d037      	beq.n	800325a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031ea:	f7fe fdf7 	bl	8001ddc <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	6a3a      	ldr	r2, [r7, #32]
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d302      	bcc.n	8003200 <UART_WaitOnFlagUntilTimeout+0x30>
 80031fa:	6a3b      	ldr	r3, [r7, #32]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d101      	bne.n	8003204 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e03a      	b.n	800327a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	f003 0304 	and.w	r3, r3, #4
 800320e:	2b00      	cmp	r3, #0
 8003210:	d023      	beq.n	800325a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	2b80      	cmp	r3, #128	@ 0x80
 8003216:	d020      	beq.n	800325a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	2b40      	cmp	r3, #64	@ 0x40
 800321c:	d01d      	beq.n	800325a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0308 	and.w	r3, r3, #8
 8003228:	2b08      	cmp	r3, #8
 800322a:	d116      	bne.n	800325a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800322c:	2300      	movs	r3, #0
 800322e:	617b      	str	r3, [r7, #20]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	617b      	str	r3, [r7, #20]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	617b      	str	r3, [r7, #20]
 8003240:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003242:	68f8      	ldr	r0, [r7, #12]
 8003244:	f000 f81d 	bl	8003282 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2208      	movs	r2, #8
 800324c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e00f      	b.n	800327a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	4013      	ands	r3, r2
 8003264:	68ba      	ldr	r2, [r7, #8]
 8003266:	429a      	cmp	r2, r3
 8003268:	bf0c      	ite	eq
 800326a:	2301      	moveq	r3, #1
 800326c:	2300      	movne	r3, #0
 800326e:	b2db      	uxtb	r3, r3
 8003270:	461a      	mov	r2, r3
 8003272:	79fb      	ldrb	r3, [r7, #7]
 8003274:	429a      	cmp	r2, r3
 8003276:	d0b4      	beq.n	80031e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003278:	2300      	movs	r3, #0
}
 800327a:	4618      	mov	r0, r3
 800327c:	3718      	adds	r7, #24
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}

08003282 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003282:	b480      	push	{r7}
 8003284:	b095      	sub	sp, #84	@ 0x54
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	330c      	adds	r3, #12
 8003290:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003294:	e853 3f00 	ldrex	r3, [r3]
 8003298:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800329a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800329c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80032a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	330c      	adds	r3, #12
 80032a8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80032aa:	643a      	str	r2, [r7, #64]	@ 0x40
 80032ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80032b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80032b2:	e841 2300 	strex	r3, r2, [r1]
 80032b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80032b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d1e5      	bne.n	800328a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	3314      	adds	r3, #20
 80032c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032c6:	6a3b      	ldr	r3, [r7, #32]
 80032c8:	e853 3f00 	ldrex	r3, [r3]
 80032cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	f023 0301 	bic.w	r3, r3, #1
 80032d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	3314      	adds	r3, #20
 80032dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80032de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80032e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032e6:	e841 2300 	strex	r3, r2, [r1]
 80032ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80032ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1e5      	bne.n	80032be <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d119      	bne.n	800332e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	330c      	adds	r3, #12
 8003300:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	e853 3f00 	ldrex	r3, [r3]
 8003308:	60bb      	str	r3, [r7, #8]
   return(result);
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	f023 0310 	bic.w	r3, r3, #16
 8003310:	647b      	str	r3, [r7, #68]	@ 0x44
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	330c      	adds	r3, #12
 8003318:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800331a:	61ba      	str	r2, [r7, #24]
 800331c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800331e:	6979      	ldr	r1, [r7, #20]
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	e841 2300 	strex	r3, r2, [r1]
 8003326:	613b      	str	r3, [r7, #16]
   return(result);
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d1e5      	bne.n	80032fa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2220      	movs	r2, #32
 8003332:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800333c:	bf00      	nop
 800333e:	3754      	adds	r7, #84	@ 0x54
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003348:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800334c:	b0c0      	sub	sp, #256	@ 0x100
 800334e:	af00      	add	r7, sp, #0
 8003350:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	691b      	ldr	r3, [r3, #16]
 800335c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003364:	68d9      	ldr	r1, [r3, #12]
 8003366:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	ea40 0301 	orr.w	r3, r0, r1
 8003370:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003376:	689a      	ldr	r2, [r3, #8]
 8003378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800337c:	691b      	ldr	r3, [r3, #16]
 800337e:	431a      	orrs	r2, r3
 8003380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003384:	695b      	ldr	r3, [r3, #20]
 8003386:	431a      	orrs	r2, r3
 8003388:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800338c:	69db      	ldr	r3, [r3, #28]
 800338e:	4313      	orrs	r3, r2
 8003390:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	68db      	ldr	r3, [r3, #12]
 800339c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80033a0:	f021 010c 	bic.w	r1, r1, #12
 80033a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80033ae:	430b      	orrs	r3, r1
 80033b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80033b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	695b      	ldr	r3, [r3, #20]
 80033ba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80033be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033c2:	6999      	ldr	r1, [r3, #24]
 80033c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	ea40 0301 	orr.w	r3, r0, r1
 80033ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80033d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	4b8f      	ldr	r3, [pc, #572]	@ (8003614 <UART_SetConfig+0x2cc>)
 80033d8:	429a      	cmp	r2, r3
 80033da:	d005      	beq.n	80033e8 <UART_SetConfig+0xa0>
 80033dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	4b8d      	ldr	r3, [pc, #564]	@ (8003618 <UART_SetConfig+0x2d0>)
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d104      	bne.n	80033f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80033e8:	f7ff f89e 	bl	8002528 <HAL_RCC_GetPCLK2Freq>
 80033ec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80033f0:	e003      	b.n	80033fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80033f2:	f7ff f885 	bl	8002500 <HAL_RCC_GetPCLK1Freq>
 80033f6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033fe:	69db      	ldr	r3, [r3, #28]
 8003400:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003404:	f040 810c 	bne.w	8003620 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003408:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800340c:	2200      	movs	r2, #0
 800340e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003412:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003416:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800341a:	4622      	mov	r2, r4
 800341c:	462b      	mov	r3, r5
 800341e:	1891      	adds	r1, r2, r2
 8003420:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003422:	415b      	adcs	r3, r3
 8003424:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003426:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800342a:	4621      	mov	r1, r4
 800342c:	eb12 0801 	adds.w	r8, r2, r1
 8003430:	4629      	mov	r1, r5
 8003432:	eb43 0901 	adc.w	r9, r3, r1
 8003436:	f04f 0200 	mov.w	r2, #0
 800343a:	f04f 0300 	mov.w	r3, #0
 800343e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003442:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003446:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800344a:	4690      	mov	r8, r2
 800344c:	4699      	mov	r9, r3
 800344e:	4623      	mov	r3, r4
 8003450:	eb18 0303 	adds.w	r3, r8, r3
 8003454:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003458:	462b      	mov	r3, r5
 800345a:	eb49 0303 	adc.w	r3, r9, r3
 800345e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003462:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	2200      	movs	r2, #0
 800346a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800346e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003472:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003476:	460b      	mov	r3, r1
 8003478:	18db      	adds	r3, r3, r3
 800347a:	653b      	str	r3, [r7, #80]	@ 0x50
 800347c:	4613      	mov	r3, r2
 800347e:	eb42 0303 	adc.w	r3, r2, r3
 8003482:	657b      	str	r3, [r7, #84]	@ 0x54
 8003484:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003488:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800348c:	f7fd fb28 	bl	8000ae0 <__aeabi_uldivmod>
 8003490:	4602      	mov	r2, r0
 8003492:	460b      	mov	r3, r1
 8003494:	4b61      	ldr	r3, [pc, #388]	@ (800361c <UART_SetConfig+0x2d4>)
 8003496:	fba3 2302 	umull	r2, r3, r3, r2
 800349a:	095b      	lsrs	r3, r3, #5
 800349c:	011c      	lsls	r4, r3, #4
 800349e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034a2:	2200      	movs	r2, #0
 80034a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80034a8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80034ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80034b0:	4642      	mov	r2, r8
 80034b2:	464b      	mov	r3, r9
 80034b4:	1891      	adds	r1, r2, r2
 80034b6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80034b8:	415b      	adcs	r3, r3
 80034ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80034c0:	4641      	mov	r1, r8
 80034c2:	eb12 0a01 	adds.w	sl, r2, r1
 80034c6:	4649      	mov	r1, r9
 80034c8:	eb43 0b01 	adc.w	fp, r3, r1
 80034cc:	f04f 0200 	mov.w	r2, #0
 80034d0:	f04f 0300 	mov.w	r3, #0
 80034d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80034d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80034dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80034e0:	4692      	mov	sl, r2
 80034e2:	469b      	mov	fp, r3
 80034e4:	4643      	mov	r3, r8
 80034e6:	eb1a 0303 	adds.w	r3, sl, r3
 80034ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80034ee:	464b      	mov	r3, r9
 80034f0:	eb4b 0303 	adc.w	r3, fp, r3
 80034f4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80034f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	2200      	movs	r2, #0
 8003500:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003504:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003508:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800350c:	460b      	mov	r3, r1
 800350e:	18db      	adds	r3, r3, r3
 8003510:	643b      	str	r3, [r7, #64]	@ 0x40
 8003512:	4613      	mov	r3, r2
 8003514:	eb42 0303 	adc.w	r3, r2, r3
 8003518:	647b      	str	r3, [r7, #68]	@ 0x44
 800351a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800351e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003522:	f7fd fadd 	bl	8000ae0 <__aeabi_uldivmod>
 8003526:	4602      	mov	r2, r0
 8003528:	460b      	mov	r3, r1
 800352a:	4611      	mov	r1, r2
 800352c:	4b3b      	ldr	r3, [pc, #236]	@ (800361c <UART_SetConfig+0x2d4>)
 800352e:	fba3 2301 	umull	r2, r3, r3, r1
 8003532:	095b      	lsrs	r3, r3, #5
 8003534:	2264      	movs	r2, #100	@ 0x64
 8003536:	fb02 f303 	mul.w	r3, r2, r3
 800353a:	1acb      	subs	r3, r1, r3
 800353c:	00db      	lsls	r3, r3, #3
 800353e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003542:	4b36      	ldr	r3, [pc, #216]	@ (800361c <UART_SetConfig+0x2d4>)
 8003544:	fba3 2302 	umull	r2, r3, r3, r2
 8003548:	095b      	lsrs	r3, r3, #5
 800354a:	005b      	lsls	r3, r3, #1
 800354c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003550:	441c      	add	r4, r3
 8003552:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003556:	2200      	movs	r2, #0
 8003558:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800355c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003560:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003564:	4642      	mov	r2, r8
 8003566:	464b      	mov	r3, r9
 8003568:	1891      	adds	r1, r2, r2
 800356a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800356c:	415b      	adcs	r3, r3
 800356e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003570:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003574:	4641      	mov	r1, r8
 8003576:	1851      	adds	r1, r2, r1
 8003578:	6339      	str	r1, [r7, #48]	@ 0x30
 800357a:	4649      	mov	r1, r9
 800357c:	414b      	adcs	r3, r1
 800357e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003580:	f04f 0200 	mov.w	r2, #0
 8003584:	f04f 0300 	mov.w	r3, #0
 8003588:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800358c:	4659      	mov	r1, fp
 800358e:	00cb      	lsls	r3, r1, #3
 8003590:	4651      	mov	r1, sl
 8003592:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003596:	4651      	mov	r1, sl
 8003598:	00ca      	lsls	r2, r1, #3
 800359a:	4610      	mov	r0, r2
 800359c:	4619      	mov	r1, r3
 800359e:	4603      	mov	r3, r0
 80035a0:	4642      	mov	r2, r8
 80035a2:	189b      	adds	r3, r3, r2
 80035a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80035a8:	464b      	mov	r3, r9
 80035aa:	460a      	mov	r2, r1
 80035ac:	eb42 0303 	adc.w	r3, r2, r3
 80035b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80035b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80035c0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80035c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80035c8:	460b      	mov	r3, r1
 80035ca:	18db      	adds	r3, r3, r3
 80035cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80035ce:	4613      	mov	r3, r2
 80035d0:	eb42 0303 	adc.w	r3, r2, r3
 80035d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80035d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80035da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80035de:	f7fd fa7f 	bl	8000ae0 <__aeabi_uldivmod>
 80035e2:	4602      	mov	r2, r0
 80035e4:	460b      	mov	r3, r1
 80035e6:	4b0d      	ldr	r3, [pc, #52]	@ (800361c <UART_SetConfig+0x2d4>)
 80035e8:	fba3 1302 	umull	r1, r3, r3, r2
 80035ec:	095b      	lsrs	r3, r3, #5
 80035ee:	2164      	movs	r1, #100	@ 0x64
 80035f0:	fb01 f303 	mul.w	r3, r1, r3
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	00db      	lsls	r3, r3, #3
 80035f8:	3332      	adds	r3, #50	@ 0x32
 80035fa:	4a08      	ldr	r2, [pc, #32]	@ (800361c <UART_SetConfig+0x2d4>)
 80035fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003600:	095b      	lsrs	r3, r3, #5
 8003602:	f003 0207 	and.w	r2, r3, #7
 8003606:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4422      	add	r2, r4
 800360e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003610:	e106      	b.n	8003820 <UART_SetConfig+0x4d8>
 8003612:	bf00      	nop
 8003614:	40011000 	.word	0x40011000
 8003618:	40011400 	.word	0x40011400
 800361c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003620:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003624:	2200      	movs	r2, #0
 8003626:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800362a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800362e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003632:	4642      	mov	r2, r8
 8003634:	464b      	mov	r3, r9
 8003636:	1891      	adds	r1, r2, r2
 8003638:	6239      	str	r1, [r7, #32]
 800363a:	415b      	adcs	r3, r3
 800363c:	627b      	str	r3, [r7, #36]	@ 0x24
 800363e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003642:	4641      	mov	r1, r8
 8003644:	1854      	adds	r4, r2, r1
 8003646:	4649      	mov	r1, r9
 8003648:	eb43 0501 	adc.w	r5, r3, r1
 800364c:	f04f 0200 	mov.w	r2, #0
 8003650:	f04f 0300 	mov.w	r3, #0
 8003654:	00eb      	lsls	r3, r5, #3
 8003656:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800365a:	00e2      	lsls	r2, r4, #3
 800365c:	4614      	mov	r4, r2
 800365e:	461d      	mov	r5, r3
 8003660:	4643      	mov	r3, r8
 8003662:	18e3      	adds	r3, r4, r3
 8003664:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003668:	464b      	mov	r3, r9
 800366a:	eb45 0303 	adc.w	r3, r5, r3
 800366e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003672:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800367e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003682:	f04f 0200 	mov.w	r2, #0
 8003686:	f04f 0300 	mov.w	r3, #0
 800368a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800368e:	4629      	mov	r1, r5
 8003690:	008b      	lsls	r3, r1, #2
 8003692:	4621      	mov	r1, r4
 8003694:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003698:	4621      	mov	r1, r4
 800369a:	008a      	lsls	r2, r1, #2
 800369c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80036a0:	f7fd fa1e 	bl	8000ae0 <__aeabi_uldivmod>
 80036a4:	4602      	mov	r2, r0
 80036a6:	460b      	mov	r3, r1
 80036a8:	4b60      	ldr	r3, [pc, #384]	@ (800382c <UART_SetConfig+0x4e4>)
 80036aa:	fba3 2302 	umull	r2, r3, r3, r2
 80036ae:	095b      	lsrs	r3, r3, #5
 80036b0:	011c      	lsls	r4, r3, #4
 80036b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036b6:	2200      	movs	r2, #0
 80036b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80036bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80036c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80036c4:	4642      	mov	r2, r8
 80036c6:	464b      	mov	r3, r9
 80036c8:	1891      	adds	r1, r2, r2
 80036ca:	61b9      	str	r1, [r7, #24]
 80036cc:	415b      	adcs	r3, r3
 80036ce:	61fb      	str	r3, [r7, #28]
 80036d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036d4:	4641      	mov	r1, r8
 80036d6:	1851      	adds	r1, r2, r1
 80036d8:	6139      	str	r1, [r7, #16]
 80036da:	4649      	mov	r1, r9
 80036dc:	414b      	adcs	r3, r1
 80036de:	617b      	str	r3, [r7, #20]
 80036e0:	f04f 0200 	mov.w	r2, #0
 80036e4:	f04f 0300 	mov.w	r3, #0
 80036e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80036ec:	4659      	mov	r1, fp
 80036ee:	00cb      	lsls	r3, r1, #3
 80036f0:	4651      	mov	r1, sl
 80036f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80036f6:	4651      	mov	r1, sl
 80036f8:	00ca      	lsls	r2, r1, #3
 80036fa:	4610      	mov	r0, r2
 80036fc:	4619      	mov	r1, r3
 80036fe:	4603      	mov	r3, r0
 8003700:	4642      	mov	r2, r8
 8003702:	189b      	adds	r3, r3, r2
 8003704:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003708:	464b      	mov	r3, r9
 800370a:	460a      	mov	r2, r1
 800370c:	eb42 0303 	adc.w	r3, r2, r3
 8003710:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800371e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003720:	f04f 0200 	mov.w	r2, #0
 8003724:	f04f 0300 	mov.w	r3, #0
 8003728:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800372c:	4649      	mov	r1, r9
 800372e:	008b      	lsls	r3, r1, #2
 8003730:	4641      	mov	r1, r8
 8003732:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003736:	4641      	mov	r1, r8
 8003738:	008a      	lsls	r2, r1, #2
 800373a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800373e:	f7fd f9cf 	bl	8000ae0 <__aeabi_uldivmod>
 8003742:	4602      	mov	r2, r0
 8003744:	460b      	mov	r3, r1
 8003746:	4611      	mov	r1, r2
 8003748:	4b38      	ldr	r3, [pc, #224]	@ (800382c <UART_SetConfig+0x4e4>)
 800374a:	fba3 2301 	umull	r2, r3, r3, r1
 800374e:	095b      	lsrs	r3, r3, #5
 8003750:	2264      	movs	r2, #100	@ 0x64
 8003752:	fb02 f303 	mul.w	r3, r2, r3
 8003756:	1acb      	subs	r3, r1, r3
 8003758:	011b      	lsls	r3, r3, #4
 800375a:	3332      	adds	r3, #50	@ 0x32
 800375c:	4a33      	ldr	r2, [pc, #204]	@ (800382c <UART_SetConfig+0x4e4>)
 800375e:	fba2 2303 	umull	r2, r3, r2, r3
 8003762:	095b      	lsrs	r3, r3, #5
 8003764:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003768:	441c      	add	r4, r3
 800376a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800376e:	2200      	movs	r2, #0
 8003770:	673b      	str	r3, [r7, #112]	@ 0x70
 8003772:	677a      	str	r2, [r7, #116]	@ 0x74
 8003774:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003778:	4642      	mov	r2, r8
 800377a:	464b      	mov	r3, r9
 800377c:	1891      	adds	r1, r2, r2
 800377e:	60b9      	str	r1, [r7, #8]
 8003780:	415b      	adcs	r3, r3
 8003782:	60fb      	str	r3, [r7, #12]
 8003784:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003788:	4641      	mov	r1, r8
 800378a:	1851      	adds	r1, r2, r1
 800378c:	6039      	str	r1, [r7, #0]
 800378e:	4649      	mov	r1, r9
 8003790:	414b      	adcs	r3, r1
 8003792:	607b      	str	r3, [r7, #4]
 8003794:	f04f 0200 	mov.w	r2, #0
 8003798:	f04f 0300 	mov.w	r3, #0
 800379c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80037a0:	4659      	mov	r1, fp
 80037a2:	00cb      	lsls	r3, r1, #3
 80037a4:	4651      	mov	r1, sl
 80037a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037aa:	4651      	mov	r1, sl
 80037ac:	00ca      	lsls	r2, r1, #3
 80037ae:	4610      	mov	r0, r2
 80037b0:	4619      	mov	r1, r3
 80037b2:	4603      	mov	r3, r0
 80037b4:	4642      	mov	r2, r8
 80037b6:	189b      	adds	r3, r3, r2
 80037b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80037ba:	464b      	mov	r3, r9
 80037bc:	460a      	mov	r2, r1
 80037be:	eb42 0303 	adc.w	r3, r2, r3
 80037c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80037c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80037ce:	667a      	str	r2, [r7, #100]	@ 0x64
 80037d0:	f04f 0200 	mov.w	r2, #0
 80037d4:	f04f 0300 	mov.w	r3, #0
 80037d8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80037dc:	4649      	mov	r1, r9
 80037de:	008b      	lsls	r3, r1, #2
 80037e0:	4641      	mov	r1, r8
 80037e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80037e6:	4641      	mov	r1, r8
 80037e8:	008a      	lsls	r2, r1, #2
 80037ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80037ee:	f7fd f977 	bl	8000ae0 <__aeabi_uldivmod>
 80037f2:	4602      	mov	r2, r0
 80037f4:	460b      	mov	r3, r1
 80037f6:	4b0d      	ldr	r3, [pc, #52]	@ (800382c <UART_SetConfig+0x4e4>)
 80037f8:	fba3 1302 	umull	r1, r3, r3, r2
 80037fc:	095b      	lsrs	r3, r3, #5
 80037fe:	2164      	movs	r1, #100	@ 0x64
 8003800:	fb01 f303 	mul.w	r3, r1, r3
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	011b      	lsls	r3, r3, #4
 8003808:	3332      	adds	r3, #50	@ 0x32
 800380a:	4a08      	ldr	r2, [pc, #32]	@ (800382c <UART_SetConfig+0x4e4>)
 800380c:	fba2 2303 	umull	r2, r3, r2, r3
 8003810:	095b      	lsrs	r3, r3, #5
 8003812:	f003 020f 	and.w	r2, r3, #15
 8003816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4422      	add	r2, r4
 800381e:	609a      	str	r2, [r3, #8]
}
 8003820:	bf00      	nop
 8003822:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003826:	46bd      	mov	sp, r7
 8003828:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800382c:	51eb851f 	.word	0x51eb851f

08003830 <memset>:
 8003830:	4402      	add	r2, r0
 8003832:	4603      	mov	r3, r0
 8003834:	4293      	cmp	r3, r2
 8003836:	d100      	bne.n	800383a <memset+0xa>
 8003838:	4770      	bx	lr
 800383a:	f803 1b01 	strb.w	r1, [r3], #1
 800383e:	e7f9      	b.n	8003834 <memset+0x4>

08003840 <__errno>:
 8003840:	4b01      	ldr	r3, [pc, #4]	@ (8003848 <__errno+0x8>)
 8003842:	6818      	ldr	r0, [r3, #0]
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	2000000c 	.word	0x2000000c

0800384c <__libc_init_array>:
 800384c:	b570      	push	{r4, r5, r6, lr}
 800384e:	4d0d      	ldr	r5, [pc, #52]	@ (8003884 <__libc_init_array+0x38>)
 8003850:	4c0d      	ldr	r4, [pc, #52]	@ (8003888 <__libc_init_array+0x3c>)
 8003852:	1b64      	subs	r4, r4, r5
 8003854:	10a4      	asrs	r4, r4, #2
 8003856:	2600      	movs	r6, #0
 8003858:	42a6      	cmp	r6, r4
 800385a:	d109      	bne.n	8003870 <__libc_init_array+0x24>
 800385c:	4d0b      	ldr	r5, [pc, #44]	@ (800388c <__libc_init_array+0x40>)
 800385e:	4c0c      	ldr	r4, [pc, #48]	@ (8003890 <__libc_init_array+0x44>)
 8003860:	f000 ff78 	bl	8004754 <_init>
 8003864:	1b64      	subs	r4, r4, r5
 8003866:	10a4      	asrs	r4, r4, #2
 8003868:	2600      	movs	r6, #0
 800386a:	42a6      	cmp	r6, r4
 800386c:	d105      	bne.n	800387a <__libc_init_array+0x2e>
 800386e:	bd70      	pop	{r4, r5, r6, pc}
 8003870:	f855 3b04 	ldr.w	r3, [r5], #4
 8003874:	4798      	blx	r3
 8003876:	3601      	adds	r6, #1
 8003878:	e7ee      	b.n	8003858 <__libc_init_array+0xc>
 800387a:	f855 3b04 	ldr.w	r3, [r5], #4
 800387e:	4798      	blx	r3
 8003880:	3601      	adds	r6, #1
 8003882:	e7f2      	b.n	800386a <__libc_init_array+0x1e>
 8003884:	080092d0 	.word	0x080092d0
 8003888:	080092d0 	.word	0x080092d0
 800388c:	080092d0 	.word	0x080092d0
 8003890:	080092d4 	.word	0x080092d4

08003894 <pow>:
 8003894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003896:	ed2d 8b02 	vpush	{d8}
 800389a:	eeb0 8a40 	vmov.f32	s16, s0
 800389e:	eef0 8a60 	vmov.f32	s17, s1
 80038a2:	ec55 4b11 	vmov	r4, r5, d1
 80038a6:	f000 f873 	bl	8003990 <__ieee754_pow>
 80038aa:	4622      	mov	r2, r4
 80038ac:	462b      	mov	r3, r5
 80038ae:	4620      	mov	r0, r4
 80038b0:	4629      	mov	r1, r5
 80038b2:	ec57 6b10 	vmov	r6, r7, d0
 80038b6:	f7fd f8fd 	bl	8000ab4 <__aeabi_dcmpun>
 80038ba:	2800      	cmp	r0, #0
 80038bc:	d13b      	bne.n	8003936 <pow+0xa2>
 80038be:	ec51 0b18 	vmov	r0, r1, d8
 80038c2:	2200      	movs	r2, #0
 80038c4:	2300      	movs	r3, #0
 80038c6:	f7fd f8c3 	bl	8000a50 <__aeabi_dcmpeq>
 80038ca:	b1b8      	cbz	r0, 80038fc <pow+0x68>
 80038cc:	2200      	movs	r2, #0
 80038ce:	2300      	movs	r3, #0
 80038d0:	4620      	mov	r0, r4
 80038d2:	4629      	mov	r1, r5
 80038d4:	f7fd f8bc 	bl	8000a50 <__aeabi_dcmpeq>
 80038d8:	2800      	cmp	r0, #0
 80038da:	d146      	bne.n	800396a <pow+0xd6>
 80038dc:	ec45 4b10 	vmov	d0, r4, r5
 80038e0:	f000 f848 	bl	8003974 <finite>
 80038e4:	b338      	cbz	r0, 8003936 <pow+0xa2>
 80038e6:	2200      	movs	r2, #0
 80038e8:	2300      	movs	r3, #0
 80038ea:	4620      	mov	r0, r4
 80038ec:	4629      	mov	r1, r5
 80038ee:	f7fd f8b9 	bl	8000a64 <__aeabi_dcmplt>
 80038f2:	b300      	cbz	r0, 8003936 <pow+0xa2>
 80038f4:	f7ff ffa4 	bl	8003840 <__errno>
 80038f8:	2322      	movs	r3, #34	@ 0x22
 80038fa:	e01b      	b.n	8003934 <pow+0xa0>
 80038fc:	ec47 6b10 	vmov	d0, r6, r7
 8003900:	f000 f838 	bl	8003974 <finite>
 8003904:	b9e0      	cbnz	r0, 8003940 <pow+0xac>
 8003906:	eeb0 0a48 	vmov.f32	s0, s16
 800390a:	eef0 0a68 	vmov.f32	s1, s17
 800390e:	f000 f831 	bl	8003974 <finite>
 8003912:	b1a8      	cbz	r0, 8003940 <pow+0xac>
 8003914:	ec45 4b10 	vmov	d0, r4, r5
 8003918:	f000 f82c 	bl	8003974 <finite>
 800391c:	b180      	cbz	r0, 8003940 <pow+0xac>
 800391e:	4632      	mov	r2, r6
 8003920:	463b      	mov	r3, r7
 8003922:	4630      	mov	r0, r6
 8003924:	4639      	mov	r1, r7
 8003926:	f7fd f8c5 	bl	8000ab4 <__aeabi_dcmpun>
 800392a:	2800      	cmp	r0, #0
 800392c:	d0e2      	beq.n	80038f4 <pow+0x60>
 800392e:	f7ff ff87 	bl	8003840 <__errno>
 8003932:	2321      	movs	r3, #33	@ 0x21
 8003934:	6003      	str	r3, [r0, #0]
 8003936:	ecbd 8b02 	vpop	{d8}
 800393a:	ec47 6b10 	vmov	d0, r6, r7
 800393e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003940:	2200      	movs	r2, #0
 8003942:	2300      	movs	r3, #0
 8003944:	4630      	mov	r0, r6
 8003946:	4639      	mov	r1, r7
 8003948:	f7fd f882 	bl	8000a50 <__aeabi_dcmpeq>
 800394c:	2800      	cmp	r0, #0
 800394e:	d0f2      	beq.n	8003936 <pow+0xa2>
 8003950:	eeb0 0a48 	vmov.f32	s0, s16
 8003954:	eef0 0a68 	vmov.f32	s1, s17
 8003958:	f000 f80c 	bl	8003974 <finite>
 800395c:	2800      	cmp	r0, #0
 800395e:	d0ea      	beq.n	8003936 <pow+0xa2>
 8003960:	ec45 4b10 	vmov	d0, r4, r5
 8003964:	f000 f806 	bl	8003974 <finite>
 8003968:	e7c3      	b.n	80038f2 <pow+0x5e>
 800396a:	4f01      	ldr	r7, [pc, #4]	@ (8003970 <pow+0xdc>)
 800396c:	2600      	movs	r6, #0
 800396e:	e7e2      	b.n	8003936 <pow+0xa2>
 8003970:	3ff00000 	.word	0x3ff00000

08003974 <finite>:
 8003974:	b082      	sub	sp, #8
 8003976:	ed8d 0b00 	vstr	d0, [sp]
 800397a:	9801      	ldr	r0, [sp, #4]
 800397c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8003980:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8003984:	0fc0      	lsrs	r0, r0, #31
 8003986:	b002      	add	sp, #8
 8003988:	4770      	bx	lr
 800398a:	0000      	movs	r0, r0
 800398c:	0000      	movs	r0, r0
	...

08003990 <__ieee754_pow>:
 8003990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003994:	b091      	sub	sp, #68	@ 0x44
 8003996:	ed8d 1b00 	vstr	d1, [sp]
 800399a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800399e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 80039a2:	ea5a 0001 	orrs.w	r0, sl, r1
 80039a6:	ec57 6b10 	vmov	r6, r7, d0
 80039aa:	d113      	bne.n	80039d4 <__ieee754_pow+0x44>
 80039ac:	19b3      	adds	r3, r6, r6
 80039ae:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 80039b2:	4152      	adcs	r2, r2
 80039b4:	4298      	cmp	r0, r3
 80039b6:	4b9a      	ldr	r3, [pc, #616]	@ (8003c20 <__ieee754_pow+0x290>)
 80039b8:	4193      	sbcs	r3, r2
 80039ba:	f080 84ee 	bcs.w	800439a <__ieee754_pow+0xa0a>
 80039be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80039c2:	4630      	mov	r0, r6
 80039c4:	4639      	mov	r1, r7
 80039c6:	f7fc fc25 	bl	8000214 <__adddf3>
 80039ca:	ec41 0b10 	vmov	d0, r0, r1
 80039ce:	b011      	add	sp, #68	@ 0x44
 80039d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039d4:	4a93      	ldr	r2, [pc, #588]	@ (8003c24 <__ieee754_pow+0x294>)
 80039d6:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 80039da:	4295      	cmp	r5, r2
 80039dc:	46b8      	mov	r8, r7
 80039de:	4633      	mov	r3, r6
 80039e0:	d80a      	bhi.n	80039f8 <__ieee754_pow+0x68>
 80039e2:	d104      	bne.n	80039ee <__ieee754_pow+0x5e>
 80039e4:	2e00      	cmp	r6, #0
 80039e6:	d1ea      	bne.n	80039be <__ieee754_pow+0x2e>
 80039e8:	45aa      	cmp	sl, r5
 80039ea:	d8e8      	bhi.n	80039be <__ieee754_pow+0x2e>
 80039ec:	e001      	b.n	80039f2 <__ieee754_pow+0x62>
 80039ee:	4592      	cmp	sl, r2
 80039f0:	d802      	bhi.n	80039f8 <__ieee754_pow+0x68>
 80039f2:	4592      	cmp	sl, r2
 80039f4:	d10f      	bne.n	8003a16 <__ieee754_pow+0x86>
 80039f6:	b171      	cbz	r1, 8003a16 <__ieee754_pow+0x86>
 80039f8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 80039fc:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8003a00:	ea58 0803 	orrs.w	r8, r8, r3
 8003a04:	d1db      	bne.n	80039be <__ieee754_pow+0x2e>
 8003a06:	e9dd 3200 	ldrd	r3, r2, [sp]
 8003a0a:	18db      	adds	r3, r3, r3
 8003a0c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8003a10:	4152      	adcs	r2, r2
 8003a12:	4598      	cmp	r8, r3
 8003a14:	e7cf      	b.n	80039b6 <__ieee754_pow+0x26>
 8003a16:	f1b8 0f00 	cmp.w	r8, #0
 8003a1a:	46ab      	mov	fp, r5
 8003a1c:	da43      	bge.n	8003aa6 <__ieee754_pow+0x116>
 8003a1e:	4a82      	ldr	r2, [pc, #520]	@ (8003c28 <__ieee754_pow+0x298>)
 8003a20:	4592      	cmp	sl, r2
 8003a22:	d856      	bhi.n	8003ad2 <__ieee754_pow+0x142>
 8003a24:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8003a28:	4592      	cmp	sl, r2
 8003a2a:	f240 84c5 	bls.w	80043b8 <__ieee754_pow+0xa28>
 8003a2e:	ea4f 522a 	mov.w	r2, sl, asr #20
 8003a32:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8003a36:	2a14      	cmp	r2, #20
 8003a38:	dd18      	ble.n	8003a6c <__ieee754_pow+0xdc>
 8003a3a:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8003a3e:	fa21 f402 	lsr.w	r4, r1, r2
 8003a42:	fa04 f202 	lsl.w	r2, r4, r2
 8003a46:	428a      	cmp	r2, r1
 8003a48:	f040 84b6 	bne.w	80043b8 <__ieee754_pow+0xa28>
 8003a4c:	f004 0401 	and.w	r4, r4, #1
 8003a50:	f1c4 0402 	rsb	r4, r4, #2
 8003a54:	2900      	cmp	r1, #0
 8003a56:	d159      	bne.n	8003b0c <__ieee754_pow+0x17c>
 8003a58:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8003a5c:	d148      	bne.n	8003af0 <__ieee754_pow+0x160>
 8003a5e:	4632      	mov	r2, r6
 8003a60:	463b      	mov	r3, r7
 8003a62:	4630      	mov	r0, r6
 8003a64:	4639      	mov	r1, r7
 8003a66:	f7fc fd8b 	bl	8000580 <__aeabi_dmul>
 8003a6a:	e7ae      	b.n	80039ca <__ieee754_pow+0x3a>
 8003a6c:	2900      	cmp	r1, #0
 8003a6e:	d14c      	bne.n	8003b0a <__ieee754_pow+0x17a>
 8003a70:	f1c2 0214 	rsb	r2, r2, #20
 8003a74:	fa4a f402 	asr.w	r4, sl, r2
 8003a78:	fa04 f202 	lsl.w	r2, r4, r2
 8003a7c:	4552      	cmp	r2, sl
 8003a7e:	f040 8498 	bne.w	80043b2 <__ieee754_pow+0xa22>
 8003a82:	f004 0401 	and.w	r4, r4, #1
 8003a86:	f1c4 0402 	rsb	r4, r4, #2
 8003a8a:	4a68      	ldr	r2, [pc, #416]	@ (8003c2c <__ieee754_pow+0x29c>)
 8003a8c:	4592      	cmp	sl, r2
 8003a8e:	d1e3      	bne.n	8003a58 <__ieee754_pow+0xc8>
 8003a90:	f1b9 0f00 	cmp.w	r9, #0
 8003a94:	f280 8489 	bge.w	80043aa <__ieee754_pow+0xa1a>
 8003a98:	4964      	ldr	r1, [pc, #400]	@ (8003c2c <__ieee754_pow+0x29c>)
 8003a9a:	4632      	mov	r2, r6
 8003a9c:	463b      	mov	r3, r7
 8003a9e:	2000      	movs	r0, #0
 8003aa0:	f7fc fe98 	bl	80007d4 <__aeabi_ddiv>
 8003aa4:	e791      	b.n	80039ca <__ieee754_pow+0x3a>
 8003aa6:	2400      	movs	r4, #0
 8003aa8:	bb81      	cbnz	r1, 8003b0c <__ieee754_pow+0x17c>
 8003aaa:	4a5e      	ldr	r2, [pc, #376]	@ (8003c24 <__ieee754_pow+0x294>)
 8003aac:	4592      	cmp	sl, r2
 8003aae:	d1ec      	bne.n	8003a8a <__ieee754_pow+0xfa>
 8003ab0:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8003ab4:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8003ab8:	431a      	orrs	r2, r3
 8003aba:	f000 846e 	beq.w	800439a <__ieee754_pow+0xa0a>
 8003abe:	4b5c      	ldr	r3, [pc, #368]	@ (8003c30 <__ieee754_pow+0x2a0>)
 8003ac0:	429d      	cmp	r5, r3
 8003ac2:	d908      	bls.n	8003ad6 <__ieee754_pow+0x146>
 8003ac4:	f1b9 0f00 	cmp.w	r9, #0
 8003ac8:	f280 846b 	bge.w	80043a2 <__ieee754_pow+0xa12>
 8003acc:	2000      	movs	r0, #0
 8003ace:	2100      	movs	r1, #0
 8003ad0:	e77b      	b.n	80039ca <__ieee754_pow+0x3a>
 8003ad2:	2402      	movs	r4, #2
 8003ad4:	e7e8      	b.n	8003aa8 <__ieee754_pow+0x118>
 8003ad6:	f1b9 0f00 	cmp.w	r9, #0
 8003ada:	f04f 0000 	mov.w	r0, #0
 8003ade:	f04f 0100 	mov.w	r1, #0
 8003ae2:	f6bf af72 	bge.w	80039ca <__ieee754_pow+0x3a>
 8003ae6:	e9dd 0300 	ldrd	r0, r3, [sp]
 8003aea:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8003aee:	e76c      	b.n	80039ca <__ieee754_pow+0x3a>
 8003af0:	4a50      	ldr	r2, [pc, #320]	@ (8003c34 <__ieee754_pow+0x2a4>)
 8003af2:	4591      	cmp	r9, r2
 8003af4:	d10a      	bne.n	8003b0c <__ieee754_pow+0x17c>
 8003af6:	f1b8 0f00 	cmp.w	r8, #0
 8003afa:	db07      	blt.n	8003b0c <__ieee754_pow+0x17c>
 8003afc:	ec47 6b10 	vmov	d0, r6, r7
 8003b00:	b011      	add	sp, #68	@ 0x44
 8003b02:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b06:	f000 bd4f 	b.w	80045a8 <__ieee754_sqrt>
 8003b0a:	2400      	movs	r4, #0
 8003b0c:	ec47 6b10 	vmov	d0, r6, r7
 8003b10:	9302      	str	r3, [sp, #8]
 8003b12:	f000 fc87 	bl	8004424 <fabs>
 8003b16:	9b02      	ldr	r3, [sp, #8]
 8003b18:	ec51 0b10 	vmov	r0, r1, d0
 8003b1c:	bb43      	cbnz	r3, 8003b70 <__ieee754_pow+0x1e0>
 8003b1e:	4b43      	ldr	r3, [pc, #268]	@ (8003c2c <__ieee754_pow+0x29c>)
 8003b20:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d000      	beq.n	8003b2a <__ieee754_pow+0x19a>
 8003b28:	bb15      	cbnz	r5, 8003b70 <__ieee754_pow+0x1e0>
 8003b2a:	f1b9 0f00 	cmp.w	r9, #0
 8003b2e:	da05      	bge.n	8003b3c <__ieee754_pow+0x1ac>
 8003b30:	4602      	mov	r2, r0
 8003b32:	460b      	mov	r3, r1
 8003b34:	2000      	movs	r0, #0
 8003b36:	493d      	ldr	r1, [pc, #244]	@ (8003c2c <__ieee754_pow+0x29c>)
 8003b38:	f7fc fe4c 	bl	80007d4 <__aeabi_ddiv>
 8003b3c:	f1b8 0f00 	cmp.w	r8, #0
 8003b40:	f6bf af43 	bge.w	80039ca <__ieee754_pow+0x3a>
 8003b44:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8003b48:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8003b4c:	4325      	orrs	r5, r4
 8003b4e:	d108      	bne.n	8003b62 <__ieee754_pow+0x1d2>
 8003b50:	4602      	mov	r2, r0
 8003b52:	460b      	mov	r3, r1
 8003b54:	4610      	mov	r0, r2
 8003b56:	4619      	mov	r1, r3
 8003b58:	f7fc fb5a 	bl	8000210 <__aeabi_dsub>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	460b      	mov	r3, r1
 8003b60:	e79e      	b.n	8003aa0 <__ieee754_pow+0x110>
 8003b62:	2c01      	cmp	r4, #1
 8003b64:	f47f af31 	bne.w	80039ca <__ieee754_pow+0x3a>
 8003b68:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003b6c:	4619      	mov	r1, r3
 8003b6e:	e72c      	b.n	80039ca <__ieee754_pow+0x3a>
 8003b70:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8003b74:	3b01      	subs	r3, #1
 8003b76:	ea53 0204 	orrs.w	r2, r3, r4
 8003b7a:	d102      	bne.n	8003b82 <__ieee754_pow+0x1f2>
 8003b7c:	4632      	mov	r2, r6
 8003b7e:	463b      	mov	r3, r7
 8003b80:	e7e8      	b.n	8003b54 <__ieee754_pow+0x1c4>
 8003b82:	3c01      	subs	r4, #1
 8003b84:	431c      	orrs	r4, r3
 8003b86:	d016      	beq.n	8003bb6 <__ieee754_pow+0x226>
 8003b88:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8003c10 <__ieee754_pow+0x280>
 8003b8c:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8003b90:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003b94:	f240 8110 	bls.w	8003db8 <__ieee754_pow+0x428>
 8003b98:	4b27      	ldr	r3, [pc, #156]	@ (8003c38 <__ieee754_pow+0x2a8>)
 8003b9a:	459a      	cmp	sl, r3
 8003b9c:	4b24      	ldr	r3, [pc, #144]	@ (8003c30 <__ieee754_pow+0x2a0>)
 8003b9e:	d916      	bls.n	8003bce <__ieee754_pow+0x23e>
 8003ba0:	429d      	cmp	r5, r3
 8003ba2:	d80b      	bhi.n	8003bbc <__ieee754_pow+0x22c>
 8003ba4:	f1b9 0f00 	cmp.w	r9, #0
 8003ba8:	da0b      	bge.n	8003bc2 <__ieee754_pow+0x232>
 8003baa:	2000      	movs	r0, #0
 8003bac:	b011      	add	sp, #68	@ 0x44
 8003bae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bb2:	f000 bcf1 	b.w	8004598 <__math_oflow>
 8003bb6:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8003c18 <__ieee754_pow+0x288>
 8003bba:	e7e7      	b.n	8003b8c <__ieee754_pow+0x1fc>
 8003bbc:	f1b9 0f00 	cmp.w	r9, #0
 8003bc0:	dcf3      	bgt.n	8003baa <__ieee754_pow+0x21a>
 8003bc2:	2000      	movs	r0, #0
 8003bc4:	b011      	add	sp, #68	@ 0x44
 8003bc6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003bca:	f000 bcdd 	b.w	8004588 <__math_uflow>
 8003bce:	429d      	cmp	r5, r3
 8003bd0:	d20c      	bcs.n	8003bec <__ieee754_pow+0x25c>
 8003bd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	2300      	movs	r3, #0
 8003bda:	f7fc ff43 	bl	8000a64 <__aeabi_dcmplt>
 8003bde:	3800      	subs	r0, #0
 8003be0:	bf18      	it	ne
 8003be2:	2001      	movne	r0, #1
 8003be4:	f1b9 0f00 	cmp.w	r9, #0
 8003be8:	daec      	bge.n	8003bc4 <__ieee754_pow+0x234>
 8003bea:	e7df      	b.n	8003bac <__ieee754_pow+0x21c>
 8003bec:	4b0f      	ldr	r3, [pc, #60]	@ (8003c2c <__ieee754_pow+0x29c>)
 8003bee:	429d      	cmp	r5, r3
 8003bf0:	f04f 0200 	mov.w	r2, #0
 8003bf4:	d922      	bls.n	8003c3c <__ieee754_pow+0x2ac>
 8003bf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	f7fc ff32 	bl	8000a64 <__aeabi_dcmplt>
 8003c00:	3800      	subs	r0, #0
 8003c02:	bf18      	it	ne
 8003c04:	2001      	movne	r0, #1
 8003c06:	f1b9 0f00 	cmp.w	r9, #0
 8003c0a:	dccf      	bgt.n	8003bac <__ieee754_pow+0x21c>
 8003c0c:	e7da      	b.n	8003bc4 <__ieee754_pow+0x234>
 8003c0e:	bf00      	nop
 8003c10:	00000000 	.word	0x00000000
 8003c14:	3ff00000 	.word	0x3ff00000
 8003c18:	00000000 	.word	0x00000000
 8003c1c:	bff00000 	.word	0xbff00000
 8003c20:	fff00000 	.word	0xfff00000
 8003c24:	7ff00000 	.word	0x7ff00000
 8003c28:	433fffff 	.word	0x433fffff
 8003c2c:	3ff00000 	.word	0x3ff00000
 8003c30:	3fefffff 	.word	0x3fefffff
 8003c34:	3fe00000 	.word	0x3fe00000
 8003c38:	43f00000 	.word	0x43f00000
 8003c3c:	4b5a      	ldr	r3, [pc, #360]	@ (8003da8 <__ieee754_pow+0x418>)
 8003c3e:	f7fc fae7 	bl	8000210 <__aeabi_dsub>
 8003c42:	a351      	add	r3, pc, #324	@ (adr r3, 8003d88 <__ieee754_pow+0x3f8>)
 8003c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c48:	4604      	mov	r4, r0
 8003c4a:	460d      	mov	r5, r1
 8003c4c:	f7fc fc98 	bl	8000580 <__aeabi_dmul>
 8003c50:	a34f      	add	r3, pc, #316	@ (adr r3, 8003d90 <__ieee754_pow+0x400>)
 8003c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c56:	4606      	mov	r6, r0
 8003c58:	460f      	mov	r7, r1
 8003c5a:	4620      	mov	r0, r4
 8003c5c:	4629      	mov	r1, r5
 8003c5e:	f7fc fc8f 	bl	8000580 <__aeabi_dmul>
 8003c62:	4b52      	ldr	r3, [pc, #328]	@ (8003dac <__ieee754_pow+0x41c>)
 8003c64:	4682      	mov	sl, r0
 8003c66:	468b      	mov	fp, r1
 8003c68:	2200      	movs	r2, #0
 8003c6a:	4620      	mov	r0, r4
 8003c6c:	4629      	mov	r1, r5
 8003c6e:	f7fc fc87 	bl	8000580 <__aeabi_dmul>
 8003c72:	4602      	mov	r2, r0
 8003c74:	460b      	mov	r3, r1
 8003c76:	a148      	add	r1, pc, #288	@ (adr r1, 8003d98 <__ieee754_pow+0x408>)
 8003c78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003c7c:	f7fc fac8 	bl	8000210 <__aeabi_dsub>
 8003c80:	4622      	mov	r2, r4
 8003c82:	462b      	mov	r3, r5
 8003c84:	f7fc fc7c 	bl	8000580 <__aeabi_dmul>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	460b      	mov	r3, r1
 8003c8c:	2000      	movs	r0, #0
 8003c8e:	4948      	ldr	r1, [pc, #288]	@ (8003db0 <__ieee754_pow+0x420>)
 8003c90:	f7fc fabe 	bl	8000210 <__aeabi_dsub>
 8003c94:	4622      	mov	r2, r4
 8003c96:	4680      	mov	r8, r0
 8003c98:	4689      	mov	r9, r1
 8003c9a:	462b      	mov	r3, r5
 8003c9c:	4620      	mov	r0, r4
 8003c9e:	4629      	mov	r1, r5
 8003ca0:	f7fc fc6e 	bl	8000580 <__aeabi_dmul>
 8003ca4:	4602      	mov	r2, r0
 8003ca6:	460b      	mov	r3, r1
 8003ca8:	4640      	mov	r0, r8
 8003caa:	4649      	mov	r1, r9
 8003cac:	f7fc fc68 	bl	8000580 <__aeabi_dmul>
 8003cb0:	a33b      	add	r3, pc, #236	@ (adr r3, 8003da0 <__ieee754_pow+0x410>)
 8003cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb6:	f7fc fc63 	bl	8000580 <__aeabi_dmul>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	460b      	mov	r3, r1
 8003cbe:	4650      	mov	r0, sl
 8003cc0:	4659      	mov	r1, fp
 8003cc2:	f7fc faa5 	bl	8000210 <__aeabi_dsub>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	460b      	mov	r3, r1
 8003cca:	4680      	mov	r8, r0
 8003ccc:	4689      	mov	r9, r1
 8003cce:	4630      	mov	r0, r6
 8003cd0:	4639      	mov	r1, r7
 8003cd2:	f7fc fa9f 	bl	8000214 <__adddf3>
 8003cd6:	2400      	movs	r4, #0
 8003cd8:	4632      	mov	r2, r6
 8003cda:	463b      	mov	r3, r7
 8003cdc:	4620      	mov	r0, r4
 8003cde:	460d      	mov	r5, r1
 8003ce0:	f7fc fa96 	bl	8000210 <__aeabi_dsub>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	4640      	mov	r0, r8
 8003cea:	4649      	mov	r1, r9
 8003cec:	f7fc fa90 	bl	8000210 <__aeabi_dsub>
 8003cf0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003cf4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	9304      	str	r3, [sp, #16]
 8003cfc:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8003d00:	4606      	mov	r6, r0
 8003d02:	460f      	mov	r7, r1
 8003d04:	465b      	mov	r3, fp
 8003d06:	4652      	mov	r2, sl
 8003d08:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003d0c:	f7fc fa80 	bl	8000210 <__aeabi_dsub>
 8003d10:	4622      	mov	r2, r4
 8003d12:	462b      	mov	r3, r5
 8003d14:	f7fc fc34 	bl	8000580 <__aeabi_dmul>
 8003d18:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003d1c:	4680      	mov	r8, r0
 8003d1e:	4689      	mov	r9, r1
 8003d20:	4630      	mov	r0, r6
 8003d22:	4639      	mov	r1, r7
 8003d24:	f7fc fc2c 	bl	8000580 <__aeabi_dmul>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	460b      	mov	r3, r1
 8003d2c:	4640      	mov	r0, r8
 8003d2e:	4649      	mov	r1, r9
 8003d30:	f7fc fa70 	bl	8000214 <__adddf3>
 8003d34:	465b      	mov	r3, fp
 8003d36:	4606      	mov	r6, r0
 8003d38:	460f      	mov	r7, r1
 8003d3a:	4652      	mov	r2, sl
 8003d3c:	4620      	mov	r0, r4
 8003d3e:	4629      	mov	r1, r5
 8003d40:	f7fc fc1e 	bl	8000580 <__aeabi_dmul>
 8003d44:	460b      	mov	r3, r1
 8003d46:	4602      	mov	r2, r0
 8003d48:	4680      	mov	r8, r0
 8003d4a:	4689      	mov	r9, r1
 8003d4c:	4630      	mov	r0, r6
 8003d4e:	4639      	mov	r1, r7
 8003d50:	f7fc fa60 	bl	8000214 <__adddf3>
 8003d54:	4b17      	ldr	r3, [pc, #92]	@ (8003db4 <__ieee754_pow+0x424>)
 8003d56:	4299      	cmp	r1, r3
 8003d58:	4604      	mov	r4, r0
 8003d5a:	460d      	mov	r5, r1
 8003d5c:	468b      	mov	fp, r1
 8003d5e:	f340 820b 	ble.w	8004178 <__ieee754_pow+0x7e8>
 8003d62:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8003d66:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8003d6a:	4303      	orrs	r3, r0
 8003d6c:	f000 81ea 	beq.w	8004144 <__ieee754_pow+0x7b4>
 8003d70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d74:	2200      	movs	r2, #0
 8003d76:	2300      	movs	r3, #0
 8003d78:	f7fc fe74 	bl	8000a64 <__aeabi_dcmplt>
 8003d7c:	3800      	subs	r0, #0
 8003d7e:	bf18      	it	ne
 8003d80:	2001      	movne	r0, #1
 8003d82:	e713      	b.n	8003bac <__ieee754_pow+0x21c>
 8003d84:	f3af 8000 	nop.w
 8003d88:	60000000 	.word	0x60000000
 8003d8c:	3ff71547 	.word	0x3ff71547
 8003d90:	f85ddf44 	.word	0xf85ddf44
 8003d94:	3e54ae0b 	.word	0x3e54ae0b
 8003d98:	55555555 	.word	0x55555555
 8003d9c:	3fd55555 	.word	0x3fd55555
 8003da0:	652b82fe 	.word	0x652b82fe
 8003da4:	3ff71547 	.word	0x3ff71547
 8003da8:	3ff00000 	.word	0x3ff00000
 8003dac:	3fd00000 	.word	0x3fd00000
 8003db0:	3fe00000 	.word	0x3fe00000
 8003db4:	408fffff 	.word	0x408fffff
 8003db8:	4bd5      	ldr	r3, [pc, #852]	@ (8004110 <__ieee754_pow+0x780>)
 8003dba:	ea08 0303 	and.w	r3, r8, r3
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	b92b      	cbnz	r3, 8003dce <__ieee754_pow+0x43e>
 8003dc2:	4bd4      	ldr	r3, [pc, #848]	@ (8004114 <__ieee754_pow+0x784>)
 8003dc4:	f7fc fbdc 	bl	8000580 <__aeabi_dmul>
 8003dc8:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8003dcc:	468b      	mov	fp, r1
 8003dce:	ea4f 532b 	mov.w	r3, fp, asr #20
 8003dd2:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8003dd6:	4413      	add	r3, r2
 8003dd8:	930a      	str	r3, [sp, #40]	@ 0x28
 8003dda:	4bcf      	ldr	r3, [pc, #828]	@ (8004118 <__ieee754_pow+0x788>)
 8003ddc:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8003de0:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8003de4:	459b      	cmp	fp, r3
 8003de6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8003dea:	dd08      	ble.n	8003dfe <__ieee754_pow+0x46e>
 8003dec:	4bcb      	ldr	r3, [pc, #812]	@ (800411c <__ieee754_pow+0x78c>)
 8003dee:	459b      	cmp	fp, r3
 8003df0:	f340 81a5 	ble.w	800413e <__ieee754_pow+0x7ae>
 8003df4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003df6:	3301      	adds	r3, #1
 8003df8:	930a      	str	r3, [sp, #40]	@ 0x28
 8003dfa:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8003dfe:	f04f 0a00 	mov.w	sl, #0
 8003e02:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8003e06:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003e08:	4bc5      	ldr	r3, [pc, #788]	@ (8004120 <__ieee754_pow+0x790>)
 8003e0a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8003e0e:	ed93 7b00 	vldr	d7, [r3]
 8003e12:	4629      	mov	r1, r5
 8003e14:	ec53 2b17 	vmov	r2, r3, d7
 8003e18:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003e1c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003e20:	f7fc f9f6 	bl	8000210 <__aeabi_dsub>
 8003e24:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003e28:	4606      	mov	r6, r0
 8003e2a:	460f      	mov	r7, r1
 8003e2c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003e30:	f7fc f9f0 	bl	8000214 <__adddf3>
 8003e34:	4602      	mov	r2, r0
 8003e36:	460b      	mov	r3, r1
 8003e38:	2000      	movs	r0, #0
 8003e3a:	49ba      	ldr	r1, [pc, #744]	@ (8004124 <__ieee754_pow+0x794>)
 8003e3c:	f7fc fcca 	bl	80007d4 <__aeabi_ddiv>
 8003e40:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8003e44:	4602      	mov	r2, r0
 8003e46:	460b      	mov	r3, r1
 8003e48:	4630      	mov	r0, r6
 8003e4a:	4639      	mov	r1, r7
 8003e4c:	f7fc fb98 	bl	8000580 <__aeabi_dmul>
 8003e50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003e54:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8003e58:	106d      	asrs	r5, r5, #1
 8003e5a:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8003e5e:	f04f 0b00 	mov.w	fp, #0
 8003e62:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8003e66:	4661      	mov	r1, ip
 8003e68:	2200      	movs	r2, #0
 8003e6a:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8003e6e:	4658      	mov	r0, fp
 8003e70:	46e1      	mov	r9, ip
 8003e72:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8003e76:	4614      	mov	r4, r2
 8003e78:	461d      	mov	r5, r3
 8003e7a:	f7fc fb81 	bl	8000580 <__aeabi_dmul>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	460b      	mov	r3, r1
 8003e82:	4630      	mov	r0, r6
 8003e84:	4639      	mov	r1, r7
 8003e86:	f7fc f9c3 	bl	8000210 <__aeabi_dsub>
 8003e8a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003e8e:	4606      	mov	r6, r0
 8003e90:	460f      	mov	r7, r1
 8003e92:	4620      	mov	r0, r4
 8003e94:	4629      	mov	r1, r5
 8003e96:	f7fc f9bb 	bl	8000210 <__aeabi_dsub>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	460b      	mov	r3, r1
 8003e9e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003ea2:	f7fc f9b5 	bl	8000210 <__aeabi_dsub>
 8003ea6:	465a      	mov	r2, fp
 8003ea8:	464b      	mov	r3, r9
 8003eaa:	f7fc fb69 	bl	8000580 <__aeabi_dmul>
 8003eae:	4602      	mov	r2, r0
 8003eb0:	460b      	mov	r3, r1
 8003eb2:	4630      	mov	r0, r6
 8003eb4:	4639      	mov	r1, r7
 8003eb6:	f7fc f9ab 	bl	8000210 <__aeabi_dsub>
 8003eba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8003ebe:	f7fc fb5f 	bl	8000580 <__aeabi_dmul>
 8003ec2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003ec6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003eca:	4610      	mov	r0, r2
 8003ecc:	4619      	mov	r1, r3
 8003ece:	f7fc fb57 	bl	8000580 <__aeabi_dmul>
 8003ed2:	a37d      	add	r3, pc, #500	@ (adr r3, 80040c8 <__ieee754_pow+0x738>)
 8003ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed8:	4604      	mov	r4, r0
 8003eda:	460d      	mov	r5, r1
 8003edc:	f7fc fb50 	bl	8000580 <__aeabi_dmul>
 8003ee0:	a37b      	add	r3, pc, #492	@ (adr r3, 80040d0 <__ieee754_pow+0x740>)
 8003ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee6:	f7fc f995 	bl	8000214 <__adddf3>
 8003eea:	4622      	mov	r2, r4
 8003eec:	462b      	mov	r3, r5
 8003eee:	f7fc fb47 	bl	8000580 <__aeabi_dmul>
 8003ef2:	a379      	add	r3, pc, #484	@ (adr r3, 80040d8 <__ieee754_pow+0x748>)
 8003ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ef8:	f7fc f98c 	bl	8000214 <__adddf3>
 8003efc:	4622      	mov	r2, r4
 8003efe:	462b      	mov	r3, r5
 8003f00:	f7fc fb3e 	bl	8000580 <__aeabi_dmul>
 8003f04:	a376      	add	r3, pc, #472	@ (adr r3, 80040e0 <__ieee754_pow+0x750>)
 8003f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f0a:	f7fc f983 	bl	8000214 <__adddf3>
 8003f0e:	4622      	mov	r2, r4
 8003f10:	462b      	mov	r3, r5
 8003f12:	f7fc fb35 	bl	8000580 <__aeabi_dmul>
 8003f16:	a374      	add	r3, pc, #464	@ (adr r3, 80040e8 <__ieee754_pow+0x758>)
 8003f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f1c:	f7fc f97a 	bl	8000214 <__adddf3>
 8003f20:	4622      	mov	r2, r4
 8003f22:	462b      	mov	r3, r5
 8003f24:	f7fc fb2c 	bl	8000580 <__aeabi_dmul>
 8003f28:	a371      	add	r3, pc, #452	@ (adr r3, 80040f0 <__ieee754_pow+0x760>)
 8003f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f2e:	f7fc f971 	bl	8000214 <__adddf3>
 8003f32:	4622      	mov	r2, r4
 8003f34:	4606      	mov	r6, r0
 8003f36:	460f      	mov	r7, r1
 8003f38:	462b      	mov	r3, r5
 8003f3a:	4620      	mov	r0, r4
 8003f3c:	4629      	mov	r1, r5
 8003f3e:	f7fc fb1f 	bl	8000580 <__aeabi_dmul>
 8003f42:	4602      	mov	r2, r0
 8003f44:	460b      	mov	r3, r1
 8003f46:	4630      	mov	r0, r6
 8003f48:	4639      	mov	r1, r7
 8003f4a:	f7fc fb19 	bl	8000580 <__aeabi_dmul>
 8003f4e:	465a      	mov	r2, fp
 8003f50:	4604      	mov	r4, r0
 8003f52:	460d      	mov	r5, r1
 8003f54:	464b      	mov	r3, r9
 8003f56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003f5a:	f7fc f95b 	bl	8000214 <__adddf3>
 8003f5e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003f62:	f7fc fb0d 	bl	8000580 <__aeabi_dmul>
 8003f66:	4622      	mov	r2, r4
 8003f68:	462b      	mov	r3, r5
 8003f6a:	f7fc f953 	bl	8000214 <__adddf3>
 8003f6e:	465a      	mov	r2, fp
 8003f70:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003f74:	464b      	mov	r3, r9
 8003f76:	4658      	mov	r0, fp
 8003f78:	4649      	mov	r1, r9
 8003f7a:	f7fc fb01 	bl	8000580 <__aeabi_dmul>
 8003f7e:	4b6a      	ldr	r3, [pc, #424]	@ (8004128 <__ieee754_pow+0x798>)
 8003f80:	2200      	movs	r2, #0
 8003f82:	4606      	mov	r6, r0
 8003f84:	460f      	mov	r7, r1
 8003f86:	f7fc f945 	bl	8000214 <__adddf3>
 8003f8a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003f8e:	f7fc f941 	bl	8000214 <__adddf3>
 8003f92:	46d8      	mov	r8, fp
 8003f94:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8003f98:	460d      	mov	r5, r1
 8003f9a:	465a      	mov	r2, fp
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	4640      	mov	r0, r8
 8003fa0:	4649      	mov	r1, r9
 8003fa2:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8003fa6:	f7fc faeb 	bl	8000580 <__aeabi_dmul>
 8003faa:	465c      	mov	r4, fp
 8003fac:	4680      	mov	r8, r0
 8003fae:	4689      	mov	r9, r1
 8003fb0:	4b5d      	ldr	r3, [pc, #372]	@ (8004128 <__ieee754_pow+0x798>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	4620      	mov	r0, r4
 8003fb6:	4629      	mov	r1, r5
 8003fb8:	f7fc f92a 	bl	8000210 <__aeabi_dsub>
 8003fbc:	4632      	mov	r2, r6
 8003fbe:	463b      	mov	r3, r7
 8003fc0:	f7fc f926 	bl	8000210 <__aeabi_dsub>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	460b      	mov	r3, r1
 8003fc8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003fcc:	f7fc f920 	bl	8000210 <__aeabi_dsub>
 8003fd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003fd4:	f7fc fad4 	bl	8000580 <__aeabi_dmul>
 8003fd8:	4622      	mov	r2, r4
 8003fda:	4606      	mov	r6, r0
 8003fdc:	460f      	mov	r7, r1
 8003fde:	462b      	mov	r3, r5
 8003fe0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003fe4:	f7fc facc 	bl	8000580 <__aeabi_dmul>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	460b      	mov	r3, r1
 8003fec:	4630      	mov	r0, r6
 8003fee:	4639      	mov	r1, r7
 8003ff0:	f7fc f910 	bl	8000214 <__adddf3>
 8003ff4:	4606      	mov	r6, r0
 8003ff6:	460f      	mov	r7, r1
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	460b      	mov	r3, r1
 8003ffc:	4640      	mov	r0, r8
 8003ffe:	4649      	mov	r1, r9
 8004000:	f7fc f908 	bl	8000214 <__adddf3>
 8004004:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8004008:	a33b      	add	r3, pc, #236	@ (adr r3, 80040f8 <__ieee754_pow+0x768>)
 800400a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800400e:	4658      	mov	r0, fp
 8004010:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8004014:	460d      	mov	r5, r1
 8004016:	f7fc fab3 	bl	8000580 <__aeabi_dmul>
 800401a:	465c      	mov	r4, fp
 800401c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004020:	4642      	mov	r2, r8
 8004022:	464b      	mov	r3, r9
 8004024:	4620      	mov	r0, r4
 8004026:	4629      	mov	r1, r5
 8004028:	f7fc f8f2 	bl	8000210 <__aeabi_dsub>
 800402c:	4602      	mov	r2, r0
 800402e:	460b      	mov	r3, r1
 8004030:	4630      	mov	r0, r6
 8004032:	4639      	mov	r1, r7
 8004034:	f7fc f8ec 	bl	8000210 <__aeabi_dsub>
 8004038:	a331      	add	r3, pc, #196	@ (adr r3, 8004100 <__ieee754_pow+0x770>)
 800403a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800403e:	f7fc fa9f 	bl	8000580 <__aeabi_dmul>
 8004042:	a331      	add	r3, pc, #196	@ (adr r3, 8004108 <__ieee754_pow+0x778>)
 8004044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004048:	4606      	mov	r6, r0
 800404a:	460f      	mov	r7, r1
 800404c:	4620      	mov	r0, r4
 800404e:	4629      	mov	r1, r5
 8004050:	f7fc fa96 	bl	8000580 <__aeabi_dmul>
 8004054:	4602      	mov	r2, r0
 8004056:	460b      	mov	r3, r1
 8004058:	4630      	mov	r0, r6
 800405a:	4639      	mov	r1, r7
 800405c:	f7fc f8da 	bl	8000214 <__adddf3>
 8004060:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004062:	4b32      	ldr	r3, [pc, #200]	@ (800412c <__ieee754_pow+0x79c>)
 8004064:	4413      	add	r3, r2
 8004066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406a:	f7fc f8d3 	bl	8000214 <__adddf3>
 800406e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004072:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004074:	f7fc fa1a 	bl	80004ac <__aeabi_i2d>
 8004078:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800407a:	4b2d      	ldr	r3, [pc, #180]	@ (8004130 <__ieee754_pow+0x7a0>)
 800407c:	4413      	add	r3, r2
 800407e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004082:	4606      	mov	r6, r0
 8004084:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004088:	460f      	mov	r7, r1
 800408a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800408e:	f7fc f8c1 	bl	8000214 <__adddf3>
 8004092:	4642      	mov	r2, r8
 8004094:	464b      	mov	r3, r9
 8004096:	f7fc f8bd 	bl	8000214 <__adddf3>
 800409a:	4632      	mov	r2, r6
 800409c:	463b      	mov	r3, r7
 800409e:	f7fc f8b9 	bl	8000214 <__adddf3>
 80040a2:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80040a6:	4632      	mov	r2, r6
 80040a8:	463b      	mov	r3, r7
 80040aa:	4658      	mov	r0, fp
 80040ac:	460d      	mov	r5, r1
 80040ae:	f7fc f8af 	bl	8000210 <__aeabi_dsub>
 80040b2:	4642      	mov	r2, r8
 80040b4:	464b      	mov	r3, r9
 80040b6:	f7fc f8ab 	bl	8000210 <__aeabi_dsub>
 80040ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80040be:	f7fc f8a7 	bl	8000210 <__aeabi_dsub>
 80040c2:	465c      	mov	r4, fp
 80040c4:	e036      	b.n	8004134 <__ieee754_pow+0x7a4>
 80040c6:	bf00      	nop
 80040c8:	4a454eef 	.word	0x4a454eef
 80040cc:	3fca7e28 	.word	0x3fca7e28
 80040d0:	93c9db65 	.word	0x93c9db65
 80040d4:	3fcd864a 	.word	0x3fcd864a
 80040d8:	a91d4101 	.word	0xa91d4101
 80040dc:	3fd17460 	.word	0x3fd17460
 80040e0:	518f264d 	.word	0x518f264d
 80040e4:	3fd55555 	.word	0x3fd55555
 80040e8:	db6fabff 	.word	0xdb6fabff
 80040ec:	3fdb6db6 	.word	0x3fdb6db6
 80040f0:	33333303 	.word	0x33333303
 80040f4:	3fe33333 	.word	0x3fe33333
 80040f8:	e0000000 	.word	0xe0000000
 80040fc:	3feec709 	.word	0x3feec709
 8004100:	dc3a03fd 	.word	0xdc3a03fd
 8004104:	3feec709 	.word	0x3feec709
 8004108:	145b01f5 	.word	0x145b01f5
 800410c:	be3e2fe0 	.word	0xbe3e2fe0
 8004110:	7ff00000 	.word	0x7ff00000
 8004114:	43400000 	.word	0x43400000
 8004118:	0003988e 	.word	0x0003988e
 800411c:	000bb679 	.word	0x000bb679
 8004120:	080092a8 	.word	0x080092a8
 8004124:	3ff00000 	.word	0x3ff00000
 8004128:	40080000 	.word	0x40080000
 800412c:	08009288 	.word	0x08009288
 8004130:	08009298 	.word	0x08009298
 8004134:	4602      	mov	r2, r0
 8004136:	460b      	mov	r3, r1
 8004138:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800413c:	e5d6      	b.n	8003cec <__ieee754_pow+0x35c>
 800413e:	f04f 0a01 	mov.w	sl, #1
 8004142:	e65e      	b.n	8003e02 <__ieee754_pow+0x472>
 8004144:	a3b5      	add	r3, pc, #724	@ (adr r3, 800441c <__ieee754_pow+0xa8c>)
 8004146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800414a:	4630      	mov	r0, r6
 800414c:	4639      	mov	r1, r7
 800414e:	f7fc f861 	bl	8000214 <__adddf3>
 8004152:	4642      	mov	r2, r8
 8004154:	e9cd 0100 	strd	r0, r1, [sp]
 8004158:	464b      	mov	r3, r9
 800415a:	4620      	mov	r0, r4
 800415c:	4629      	mov	r1, r5
 800415e:	f7fc f857 	bl	8000210 <__aeabi_dsub>
 8004162:	4602      	mov	r2, r0
 8004164:	460b      	mov	r3, r1
 8004166:	e9dd 0100 	ldrd	r0, r1, [sp]
 800416a:	f7fc fc99 	bl	8000aa0 <__aeabi_dcmpgt>
 800416e:	2800      	cmp	r0, #0
 8004170:	f47f adfe 	bne.w	8003d70 <__ieee754_pow+0x3e0>
 8004174:	4ba2      	ldr	r3, [pc, #648]	@ (8004400 <__ieee754_pow+0xa70>)
 8004176:	e022      	b.n	80041be <__ieee754_pow+0x82e>
 8004178:	4ca2      	ldr	r4, [pc, #648]	@ (8004404 <__ieee754_pow+0xa74>)
 800417a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800417e:	42a3      	cmp	r3, r4
 8004180:	d919      	bls.n	80041b6 <__ieee754_pow+0x826>
 8004182:	4ba1      	ldr	r3, [pc, #644]	@ (8004408 <__ieee754_pow+0xa78>)
 8004184:	440b      	add	r3, r1
 8004186:	4303      	orrs	r3, r0
 8004188:	d009      	beq.n	800419e <__ieee754_pow+0x80e>
 800418a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800418e:	2200      	movs	r2, #0
 8004190:	2300      	movs	r3, #0
 8004192:	f7fc fc67 	bl	8000a64 <__aeabi_dcmplt>
 8004196:	3800      	subs	r0, #0
 8004198:	bf18      	it	ne
 800419a:	2001      	movne	r0, #1
 800419c:	e512      	b.n	8003bc4 <__ieee754_pow+0x234>
 800419e:	4642      	mov	r2, r8
 80041a0:	464b      	mov	r3, r9
 80041a2:	f7fc f835 	bl	8000210 <__aeabi_dsub>
 80041a6:	4632      	mov	r2, r6
 80041a8:	463b      	mov	r3, r7
 80041aa:	f7fc fc6f 	bl	8000a8c <__aeabi_dcmpge>
 80041ae:	2800      	cmp	r0, #0
 80041b0:	d1eb      	bne.n	800418a <__ieee754_pow+0x7fa>
 80041b2:	4b96      	ldr	r3, [pc, #600]	@ (800440c <__ieee754_pow+0xa7c>)
 80041b4:	e003      	b.n	80041be <__ieee754_pow+0x82e>
 80041b6:	4a96      	ldr	r2, [pc, #600]	@ (8004410 <__ieee754_pow+0xa80>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	f240 80e7 	bls.w	800438c <__ieee754_pow+0x9fc>
 80041be:	151b      	asrs	r3, r3, #20
 80041c0:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 80041c4:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 80041c8:	fa4a fa03 	asr.w	sl, sl, r3
 80041cc:	44da      	add	sl, fp
 80041ce:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80041d2:	4890      	ldr	r0, [pc, #576]	@ (8004414 <__ieee754_pow+0xa84>)
 80041d4:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80041d8:	4108      	asrs	r0, r1
 80041da:	ea00 030a 	and.w	r3, r0, sl
 80041de:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80041e2:	f1c1 0114 	rsb	r1, r1, #20
 80041e6:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 80041ea:	fa4a fa01 	asr.w	sl, sl, r1
 80041ee:	f1bb 0f00 	cmp.w	fp, #0
 80041f2:	4640      	mov	r0, r8
 80041f4:	4649      	mov	r1, r9
 80041f6:	f04f 0200 	mov.w	r2, #0
 80041fa:	bfb8      	it	lt
 80041fc:	f1ca 0a00 	rsblt	sl, sl, #0
 8004200:	f7fc f806 	bl	8000210 <__aeabi_dsub>
 8004204:	4680      	mov	r8, r0
 8004206:	4689      	mov	r9, r1
 8004208:	4632      	mov	r2, r6
 800420a:	463b      	mov	r3, r7
 800420c:	4640      	mov	r0, r8
 800420e:	4649      	mov	r1, r9
 8004210:	f7fc f800 	bl	8000214 <__adddf3>
 8004214:	2400      	movs	r4, #0
 8004216:	a36a      	add	r3, pc, #424	@ (adr r3, 80043c0 <__ieee754_pow+0xa30>)
 8004218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800421c:	4620      	mov	r0, r4
 800421e:	460d      	mov	r5, r1
 8004220:	f7fc f9ae 	bl	8000580 <__aeabi_dmul>
 8004224:	4642      	mov	r2, r8
 8004226:	e9cd 0100 	strd	r0, r1, [sp]
 800422a:	464b      	mov	r3, r9
 800422c:	4620      	mov	r0, r4
 800422e:	4629      	mov	r1, r5
 8004230:	f7fb ffee 	bl	8000210 <__aeabi_dsub>
 8004234:	4602      	mov	r2, r0
 8004236:	460b      	mov	r3, r1
 8004238:	4630      	mov	r0, r6
 800423a:	4639      	mov	r1, r7
 800423c:	f7fb ffe8 	bl	8000210 <__aeabi_dsub>
 8004240:	a361      	add	r3, pc, #388	@ (adr r3, 80043c8 <__ieee754_pow+0xa38>)
 8004242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004246:	f7fc f99b 	bl	8000580 <__aeabi_dmul>
 800424a:	a361      	add	r3, pc, #388	@ (adr r3, 80043d0 <__ieee754_pow+0xa40>)
 800424c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004250:	4680      	mov	r8, r0
 8004252:	4689      	mov	r9, r1
 8004254:	4620      	mov	r0, r4
 8004256:	4629      	mov	r1, r5
 8004258:	f7fc f992 	bl	8000580 <__aeabi_dmul>
 800425c:	4602      	mov	r2, r0
 800425e:	460b      	mov	r3, r1
 8004260:	4640      	mov	r0, r8
 8004262:	4649      	mov	r1, r9
 8004264:	f7fb ffd6 	bl	8000214 <__adddf3>
 8004268:	4604      	mov	r4, r0
 800426a:	460d      	mov	r5, r1
 800426c:	4602      	mov	r2, r0
 800426e:	460b      	mov	r3, r1
 8004270:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004274:	f7fb ffce 	bl	8000214 <__adddf3>
 8004278:	e9dd 2300 	ldrd	r2, r3, [sp]
 800427c:	4680      	mov	r8, r0
 800427e:	4689      	mov	r9, r1
 8004280:	f7fb ffc6 	bl	8000210 <__aeabi_dsub>
 8004284:	4602      	mov	r2, r0
 8004286:	460b      	mov	r3, r1
 8004288:	4620      	mov	r0, r4
 800428a:	4629      	mov	r1, r5
 800428c:	f7fb ffc0 	bl	8000210 <__aeabi_dsub>
 8004290:	4642      	mov	r2, r8
 8004292:	4606      	mov	r6, r0
 8004294:	460f      	mov	r7, r1
 8004296:	464b      	mov	r3, r9
 8004298:	4640      	mov	r0, r8
 800429a:	4649      	mov	r1, r9
 800429c:	f7fc f970 	bl	8000580 <__aeabi_dmul>
 80042a0:	a34d      	add	r3, pc, #308	@ (adr r3, 80043d8 <__ieee754_pow+0xa48>)
 80042a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a6:	4604      	mov	r4, r0
 80042a8:	460d      	mov	r5, r1
 80042aa:	f7fc f969 	bl	8000580 <__aeabi_dmul>
 80042ae:	a34c      	add	r3, pc, #304	@ (adr r3, 80043e0 <__ieee754_pow+0xa50>)
 80042b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b4:	f7fb ffac 	bl	8000210 <__aeabi_dsub>
 80042b8:	4622      	mov	r2, r4
 80042ba:	462b      	mov	r3, r5
 80042bc:	f7fc f960 	bl	8000580 <__aeabi_dmul>
 80042c0:	a349      	add	r3, pc, #292	@ (adr r3, 80043e8 <__ieee754_pow+0xa58>)
 80042c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042c6:	f7fb ffa5 	bl	8000214 <__adddf3>
 80042ca:	4622      	mov	r2, r4
 80042cc:	462b      	mov	r3, r5
 80042ce:	f7fc f957 	bl	8000580 <__aeabi_dmul>
 80042d2:	a347      	add	r3, pc, #284	@ (adr r3, 80043f0 <__ieee754_pow+0xa60>)
 80042d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d8:	f7fb ff9a 	bl	8000210 <__aeabi_dsub>
 80042dc:	4622      	mov	r2, r4
 80042de:	462b      	mov	r3, r5
 80042e0:	f7fc f94e 	bl	8000580 <__aeabi_dmul>
 80042e4:	a344      	add	r3, pc, #272	@ (adr r3, 80043f8 <__ieee754_pow+0xa68>)
 80042e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ea:	f7fb ff93 	bl	8000214 <__adddf3>
 80042ee:	4622      	mov	r2, r4
 80042f0:	462b      	mov	r3, r5
 80042f2:	f7fc f945 	bl	8000580 <__aeabi_dmul>
 80042f6:	4602      	mov	r2, r0
 80042f8:	460b      	mov	r3, r1
 80042fa:	4640      	mov	r0, r8
 80042fc:	4649      	mov	r1, r9
 80042fe:	f7fb ff87 	bl	8000210 <__aeabi_dsub>
 8004302:	4604      	mov	r4, r0
 8004304:	460d      	mov	r5, r1
 8004306:	4602      	mov	r2, r0
 8004308:	460b      	mov	r3, r1
 800430a:	4640      	mov	r0, r8
 800430c:	4649      	mov	r1, r9
 800430e:	f7fc f937 	bl	8000580 <__aeabi_dmul>
 8004312:	2200      	movs	r2, #0
 8004314:	e9cd 0100 	strd	r0, r1, [sp]
 8004318:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800431c:	4620      	mov	r0, r4
 800431e:	4629      	mov	r1, r5
 8004320:	f7fb ff76 	bl	8000210 <__aeabi_dsub>
 8004324:	4602      	mov	r2, r0
 8004326:	460b      	mov	r3, r1
 8004328:	e9dd 0100 	ldrd	r0, r1, [sp]
 800432c:	f7fc fa52 	bl	80007d4 <__aeabi_ddiv>
 8004330:	4632      	mov	r2, r6
 8004332:	4604      	mov	r4, r0
 8004334:	460d      	mov	r5, r1
 8004336:	463b      	mov	r3, r7
 8004338:	4640      	mov	r0, r8
 800433a:	4649      	mov	r1, r9
 800433c:	f7fc f920 	bl	8000580 <__aeabi_dmul>
 8004340:	4632      	mov	r2, r6
 8004342:	463b      	mov	r3, r7
 8004344:	f7fb ff66 	bl	8000214 <__adddf3>
 8004348:	4602      	mov	r2, r0
 800434a:	460b      	mov	r3, r1
 800434c:	4620      	mov	r0, r4
 800434e:	4629      	mov	r1, r5
 8004350:	f7fb ff5e 	bl	8000210 <__aeabi_dsub>
 8004354:	4642      	mov	r2, r8
 8004356:	464b      	mov	r3, r9
 8004358:	f7fb ff5a 	bl	8000210 <__aeabi_dsub>
 800435c:	460b      	mov	r3, r1
 800435e:	4602      	mov	r2, r0
 8004360:	492d      	ldr	r1, [pc, #180]	@ (8004418 <__ieee754_pow+0xa88>)
 8004362:	2000      	movs	r0, #0
 8004364:	f7fb ff54 	bl	8000210 <__aeabi_dsub>
 8004368:	ec41 0b10 	vmov	d0, r0, r1
 800436c:	ee10 3a90 	vmov	r3, s1
 8004370:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8004374:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004378:	da0b      	bge.n	8004392 <__ieee754_pow+0xa02>
 800437a:	4650      	mov	r0, sl
 800437c:	f000 f85c 	bl	8004438 <scalbn>
 8004380:	ec51 0b10 	vmov	r0, r1, d0
 8004384:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004388:	f7ff bb6d 	b.w	8003a66 <__ieee754_pow+0xd6>
 800438c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8004390:	e73a      	b.n	8004208 <__ieee754_pow+0x878>
 8004392:	ec51 0b10 	vmov	r0, r1, d0
 8004396:	4619      	mov	r1, r3
 8004398:	e7f4      	b.n	8004384 <__ieee754_pow+0x9f4>
 800439a:	491f      	ldr	r1, [pc, #124]	@ (8004418 <__ieee754_pow+0xa88>)
 800439c:	2000      	movs	r0, #0
 800439e:	f7ff bb14 	b.w	80039ca <__ieee754_pow+0x3a>
 80043a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80043a6:	f7ff bb10 	b.w	80039ca <__ieee754_pow+0x3a>
 80043aa:	4630      	mov	r0, r6
 80043ac:	4639      	mov	r1, r7
 80043ae:	f7ff bb0c 	b.w	80039ca <__ieee754_pow+0x3a>
 80043b2:	460c      	mov	r4, r1
 80043b4:	f7ff bb69 	b.w	8003a8a <__ieee754_pow+0xfa>
 80043b8:	2400      	movs	r4, #0
 80043ba:	f7ff bb4b 	b.w	8003a54 <__ieee754_pow+0xc4>
 80043be:	bf00      	nop
 80043c0:	00000000 	.word	0x00000000
 80043c4:	3fe62e43 	.word	0x3fe62e43
 80043c8:	fefa39ef 	.word	0xfefa39ef
 80043cc:	3fe62e42 	.word	0x3fe62e42
 80043d0:	0ca86c39 	.word	0x0ca86c39
 80043d4:	be205c61 	.word	0xbe205c61
 80043d8:	72bea4d0 	.word	0x72bea4d0
 80043dc:	3e663769 	.word	0x3e663769
 80043e0:	c5d26bf1 	.word	0xc5d26bf1
 80043e4:	3ebbbd41 	.word	0x3ebbbd41
 80043e8:	af25de2c 	.word	0xaf25de2c
 80043ec:	3f11566a 	.word	0x3f11566a
 80043f0:	16bebd93 	.word	0x16bebd93
 80043f4:	3f66c16c 	.word	0x3f66c16c
 80043f8:	5555553e 	.word	0x5555553e
 80043fc:	3fc55555 	.word	0x3fc55555
 8004400:	40900000 	.word	0x40900000
 8004404:	4090cbff 	.word	0x4090cbff
 8004408:	3f6f3400 	.word	0x3f6f3400
 800440c:	4090cc00 	.word	0x4090cc00
 8004410:	3fe00000 	.word	0x3fe00000
 8004414:	fff00000 	.word	0xfff00000
 8004418:	3ff00000 	.word	0x3ff00000
 800441c:	652b82fe 	.word	0x652b82fe
 8004420:	3c971547 	.word	0x3c971547

08004424 <fabs>:
 8004424:	ec51 0b10 	vmov	r0, r1, d0
 8004428:	4602      	mov	r2, r0
 800442a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800442e:	ec43 2b10 	vmov	d0, r2, r3
 8004432:	4770      	bx	lr
 8004434:	0000      	movs	r0, r0
	...

08004438 <scalbn>:
 8004438:	b570      	push	{r4, r5, r6, lr}
 800443a:	ec55 4b10 	vmov	r4, r5, d0
 800443e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8004442:	4606      	mov	r6, r0
 8004444:	462b      	mov	r3, r5
 8004446:	b991      	cbnz	r1, 800446e <scalbn+0x36>
 8004448:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800444c:	4323      	orrs	r3, r4
 800444e:	d03b      	beq.n	80044c8 <scalbn+0x90>
 8004450:	4b33      	ldr	r3, [pc, #204]	@ (8004520 <scalbn+0xe8>)
 8004452:	4620      	mov	r0, r4
 8004454:	4629      	mov	r1, r5
 8004456:	2200      	movs	r2, #0
 8004458:	f7fc f892 	bl	8000580 <__aeabi_dmul>
 800445c:	4b31      	ldr	r3, [pc, #196]	@ (8004524 <scalbn+0xec>)
 800445e:	429e      	cmp	r6, r3
 8004460:	4604      	mov	r4, r0
 8004462:	460d      	mov	r5, r1
 8004464:	da0f      	bge.n	8004486 <scalbn+0x4e>
 8004466:	a326      	add	r3, pc, #152	@ (adr r3, 8004500 <scalbn+0xc8>)
 8004468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800446c:	e01e      	b.n	80044ac <scalbn+0x74>
 800446e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8004472:	4291      	cmp	r1, r2
 8004474:	d10b      	bne.n	800448e <scalbn+0x56>
 8004476:	4622      	mov	r2, r4
 8004478:	4620      	mov	r0, r4
 800447a:	4629      	mov	r1, r5
 800447c:	f7fb feca 	bl	8000214 <__adddf3>
 8004480:	4604      	mov	r4, r0
 8004482:	460d      	mov	r5, r1
 8004484:	e020      	b.n	80044c8 <scalbn+0x90>
 8004486:	460b      	mov	r3, r1
 8004488:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800448c:	3936      	subs	r1, #54	@ 0x36
 800448e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8004492:	4296      	cmp	r6, r2
 8004494:	dd0d      	ble.n	80044b2 <scalbn+0x7a>
 8004496:	2d00      	cmp	r5, #0
 8004498:	a11b      	add	r1, pc, #108	@ (adr r1, 8004508 <scalbn+0xd0>)
 800449a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800449e:	da02      	bge.n	80044a6 <scalbn+0x6e>
 80044a0:	a11b      	add	r1, pc, #108	@ (adr r1, 8004510 <scalbn+0xd8>)
 80044a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80044a6:	a318      	add	r3, pc, #96	@ (adr r3, 8004508 <scalbn+0xd0>)
 80044a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ac:	f7fc f868 	bl	8000580 <__aeabi_dmul>
 80044b0:	e7e6      	b.n	8004480 <scalbn+0x48>
 80044b2:	1872      	adds	r2, r6, r1
 80044b4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80044b8:	428a      	cmp	r2, r1
 80044ba:	dcec      	bgt.n	8004496 <scalbn+0x5e>
 80044bc:	2a00      	cmp	r2, #0
 80044be:	dd06      	ble.n	80044ce <scalbn+0x96>
 80044c0:	f36f 531e 	bfc	r3, #20, #11
 80044c4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80044c8:	ec45 4b10 	vmov	d0, r4, r5
 80044cc:	bd70      	pop	{r4, r5, r6, pc}
 80044ce:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80044d2:	da08      	bge.n	80044e6 <scalbn+0xae>
 80044d4:	2d00      	cmp	r5, #0
 80044d6:	a10a      	add	r1, pc, #40	@ (adr r1, 8004500 <scalbn+0xc8>)
 80044d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80044dc:	dac3      	bge.n	8004466 <scalbn+0x2e>
 80044de:	a10e      	add	r1, pc, #56	@ (adr r1, 8004518 <scalbn+0xe0>)
 80044e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80044e4:	e7bf      	b.n	8004466 <scalbn+0x2e>
 80044e6:	3236      	adds	r2, #54	@ 0x36
 80044e8:	f36f 531e 	bfc	r3, #20, #11
 80044ec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80044f0:	4620      	mov	r0, r4
 80044f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004528 <scalbn+0xf0>)
 80044f4:	4629      	mov	r1, r5
 80044f6:	2200      	movs	r2, #0
 80044f8:	e7d8      	b.n	80044ac <scalbn+0x74>
 80044fa:	bf00      	nop
 80044fc:	f3af 8000 	nop.w
 8004500:	c2f8f359 	.word	0xc2f8f359
 8004504:	01a56e1f 	.word	0x01a56e1f
 8004508:	8800759c 	.word	0x8800759c
 800450c:	7e37e43c 	.word	0x7e37e43c
 8004510:	8800759c 	.word	0x8800759c
 8004514:	fe37e43c 	.word	0xfe37e43c
 8004518:	c2f8f359 	.word	0xc2f8f359
 800451c:	81a56e1f 	.word	0x81a56e1f
 8004520:	43500000 	.word	0x43500000
 8004524:	ffff3cb0 	.word	0xffff3cb0
 8004528:	3c900000 	.word	0x3c900000

0800452c <with_errno>:
 800452c:	b510      	push	{r4, lr}
 800452e:	ed2d 8b02 	vpush	{d8}
 8004532:	eeb0 8a40 	vmov.f32	s16, s0
 8004536:	eef0 8a60 	vmov.f32	s17, s1
 800453a:	4604      	mov	r4, r0
 800453c:	f7ff f980 	bl	8003840 <__errno>
 8004540:	eeb0 0a48 	vmov.f32	s0, s16
 8004544:	eef0 0a68 	vmov.f32	s1, s17
 8004548:	ecbd 8b02 	vpop	{d8}
 800454c:	6004      	str	r4, [r0, #0]
 800454e:	bd10      	pop	{r4, pc}

08004550 <xflow>:
 8004550:	4603      	mov	r3, r0
 8004552:	b507      	push	{r0, r1, r2, lr}
 8004554:	ec51 0b10 	vmov	r0, r1, d0
 8004558:	b183      	cbz	r3, 800457c <xflow+0x2c>
 800455a:	4602      	mov	r2, r0
 800455c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004560:	e9cd 2300 	strd	r2, r3, [sp]
 8004564:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004568:	f7fc f80a 	bl	8000580 <__aeabi_dmul>
 800456c:	ec41 0b10 	vmov	d0, r0, r1
 8004570:	2022      	movs	r0, #34	@ 0x22
 8004572:	b003      	add	sp, #12
 8004574:	f85d eb04 	ldr.w	lr, [sp], #4
 8004578:	f7ff bfd8 	b.w	800452c <with_errno>
 800457c:	4602      	mov	r2, r0
 800457e:	460b      	mov	r3, r1
 8004580:	e7ee      	b.n	8004560 <xflow+0x10>
 8004582:	0000      	movs	r0, r0
 8004584:	0000      	movs	r0, r0
	...

08004588 <__math_uflow>:
 8004588:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8004590 <__math_uflow+0x8>
 800458c:	f7ff bfe0 	b.w	8004550 <xflow>
 8004590:	00000000 	.word	0x00000000
 8004594:	10000000 	.word	0x10000000

08004598 <__math_oflow>:
 8004598:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80045a0 <__math_oflow+0x8>
 800459c:	f7ff bfd8 	b.w	8004550 <xflow>
 80045a0:	00000000 	.word	0x00000000
 80045a4:	70000000 	.word	0x70000000

080045a8 <__ieee754_sqrt>:
 80045a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045ac:	4a66      	ldr	r2, [pc, #408]	@ (8004748 <__ieee754_sqrt+0x1a0>)
 80045ae:	ec55 4b10 	vmov	r4, r5, d0
 80045b2:	43aa      	bics	r2, r5
 80045b4:	462b      	mov	r3, r5
 80045b6:	4621      	mov	r1, r4
 80045b8:	d110      	bne.n	80045dc <__ieee754_sqrt+0x34>
 80045ba:	4622      	mov	r2, r4
 80045bc:	4620      	mov	r0, r4
 80045be:	4629      	mov	r1, r5
 80045c0:	f7fb ffde 	bl	8000580 <__aeabi_dmul>
 80045c4:	4602      	mov	r2, r0
 80045c6:	460b      	mov	r3, r1
 80045c8:	4620      	mov	r0, r4
 80045ca:	4629      	mov	r1, r5
 80045cc:	f7fb fe22 	bl	8000214 <__adddf3>
 80045d0:	4604      	mov	r4, r0
 80045d2:	460d      	mov	r5, r1
 80045d4:	ec45 4b10 	vmov	d0, r4, r5
 80045d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045dc:	2d00      	cmp	r5, #0
 80045de:	dc0e      	bgt.n	80045fe <__ieee754_sqrt+0x56>
 80045e0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80045e4:	4322      	orrs	r2, r4
 80045e6:	d0f5      	beq.n	80045d4 <__ieee754_sqrt+0x2c>
 80045e8:	b19d      	cbz	r5, 8004612 <__ieee754_sqrt+0x6a>
 80045ea:	4622      	mov	r2, r4
 80045ec:	4620      	mov	r0, r4
 80045ee:	4629      	mov	r1, r5
 80045f0:	f7fb fe0e 	bl	8000210 <__aeabi_dsub>
 80045f4:	4602      	mov	r2, r0
 80045f6:	460b      	mov	r3, r1
 80045f8:	f7fc f8ec 	bl	80007d4 <__aeabi_ddiv>
 80045fc:	e7e8      	b.n	80045d0 <__ieee754_sqrt+0x28>
 80045fe:	152a      	asrs	r2, r5, #20
 8004600:	d115      	bne.n	800462e <__ieee754_sqrt+0x86>
 8004602:	2000      	movs	r0, #0
 8004604:	e009      	b.n	800461a <__ieee754_sqrt+0x72>
 8004606:	0acb      	lsrs	r3, r1, #11
 8004608:	3a15      	subs	r2, #21
 800460a:	0549      	lsls	r1, r1, #21
 800460c:	2b00      	cmp	r3, #0
 800460e:	d0fa      	beq.n	8004606 <__ieee754_sqrt+0x5e>
 8004610:	e7f7      	b.n	8004602 <__ieee754_sqrt+0x5a>
 8004612:	462a      	mov	r2, r5
 8004614:	e7fa      	b.n	800460c <__ieee754_sqrt+0x64>
 8004616:	005b      	lsls	r3, r3, #1
 8004618:	3001      	adds	r0, #1
 800461a:	02dc      	lsls	r4, r3, #11
 800461c:	d5fb      	bpl.n	8004616 <__ieee754_sqrt+0x6e>
 800461e:	1e44      	subs	r4, r0, #1
 8004620:	1b12      	subs	r2, r2, r4
 8004622:	f1c0 0420 	rsb	r4, r0, #32
 8004626:	fa21 f404 	lsr.w	r4, r1, r4
 800462a:	4323      	orrs	r3, r4
 800462c:	4081      	lsls	r1, r0
 800462e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004632:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8004636:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800463a:	07d2      	lsls	r2, r2, #31
 800463c:	bf5c      	itt	pl
 800463e:	005b      	lslpl	r3, r3, #1
 8004640:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8004644:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004648:	bf58      	it	pl
 800464a:	0049      	lslpl	r1, r1, #1
 800464c:	2600      	movs	r6, #0
 800464e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8004652:	107f      	asrs	r7, r7, #1
 8004654:	0049      	lsls	r1, r1, #1
 8004656:	2016      	movs	r0, #22
 8004658:	4632      	mov	r2, r6
 800465a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800465e:	1915      	adds	r5, r2, r4
 8004660:	429d      	cmp	r5, r3
 8004662:	bfde      	ittt	le
 8004664:	192a      	addle	r2, r5, r4
 8004666:	1b5b      	suble	r3, r3, r5
 8004668:	1936      	addle	r6, r6, r4
 800466a:	0fcd      	lsrs	r5, r1, #31
 800466c:	3801      	subs	r0, #1
 800466e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8004672:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8004676:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800467a:	d1f0      	bne.n	800465e <__ieee754_sqrt+0xb6>
 800467c:	4605      	mov	r5, r0
 800467e:	2420      	movs	r4, #32
 8004680:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8004684:	4293      	cmp	r3, r2
 8004686:	eb0c 0e00 	add.w	lr, ip, r0
 800468a:	dc02      	bgt.n	8004692 <__ieee754_sqrt+0xea>
 800468c:	d113      	bne.n	80046b6 <__ieee754_sqrt+0x10e>
 800468e:	458e      	cmp	lr, r1
 8004690:	d811      	bhi.n	80046b6 <__ieee754_sqrt+0x10e>
 8004692:	f1be 0f00 	cmp.w	lr, #0
 8004696:	eb0e 000c 	add.w	r0, lr, ip
 800469a:	da3f      	bge.n	800471c <__ieee754_sqrt+0x174>
 800469c:	2800      	cmp	r0, #0
 800469e:	db3d      	blt.n	800471c <__ieee754_sqrt+0x174>
 80046a0:	f102 0801 	add.w	r8, r2, #1
 80046a4:	1a9b      	subs	r3, r3, r2
 80046a6:	458e      	cmp	lr, r1
 80046a8:	bf88      	it	hi
 80046aa:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80046ae:	eba1 010e 	sub.w	r1, r1, lr
 80046b2:	4465      	add	r5, ip
 80046b4:	4642      	mov	r2, r8
 80046b6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80046ba:	3c01      	subs	r4, #1
 80046bc:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80046c0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80046c4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80046c8:	d1dc      	bne.n	8004684 <__ieee754_sqrt+0xdc>
 80046ca:	4319      	orrs	r1, r3
 80046cc:	d01b      	beq.n	8004706 <__ieee754_sqrt+0x15e>
 80046ce:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800474c <__ieee754_sqrt+0x1a4>
 80046d2:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8004750 <__ieee754_sqrt+0x1a8>
 80046d6:	e9da 0100 	ldrd	r0, r1, [sl]
 80046da:	e9db 2300 	ldrd	r2, r3, [fp]
 80046de:	f7fb fd97 	bl	8000210 <__aeabi_dsub>
 80046e2:	e9da 8900 	ldrd	r8, r9, [sl]
 80046e6:	4602      	mov	r2, r0
 80046e8:	460b      	mov	r3, r1
 80046ea:	4640      	mov	r0, r8
 80046ec:	4649      	mov	r1, r9
 80046ee:	f7fc f9c3 	bl	8000a78 <__aeabi_dcmple>
 80046f2:	b140      	cbz	r0, 8004706 <__ieee754_sqrt+0x15e>
 80046f4:	f1b5 3fff 	cmp.w	r5, #4294967295
 80046f8:	e9da 0100 	ldrd	r0, r1, [sl]
 80046fc:	e9db 2300 	ldrd	r2, r3, [fp]
 8004700:	d10e      	bne.n	8004720 <__ieee754_sqrt+0x178>
 8004702:	3601      	adds	r6, #1
 8004704:	4625      	mov	r5, r4
 8004706:	1073      	asrs	r3, r6, #1
 8004708:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800470c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8004710:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8004714:	086b      	lsrs	r3, r5, #1
 8004716:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800471a:	e759      	b.n	80045d0 <__ieee754_sqrt+0x28>
 800471c:	4690      	mov	r8, r2
 800471e:	e7c1      	b.n	80046a4 <__ieee754_sqrt+0xfc>
 8004720:	f7fb fd78 	bl	8000214 <__adddf3>
 8004724:	e9da 8900 	ldrd	r8, r9, [sl]
 8004728:	4602      	mov	r2, r0
 800472a:	460b      	mov	r3, r1
 800472c:	4640      	mov	r0, r8
 800472e:	4649      	mov	r1, r9
 8004730:	f7fc f998 	bl	8000a64 <__aeabi_dcmplt>
 8004734:	b120      	cbz	r0, 8004740 <__ieee754_sqrt+0x198>
 8004736:	1cab      	adds	r3, r5, #2
 8004738:	bf08      	it	eq
 800473a:	3601      	addeq	r6, #1
 800473c:	3502      	adds	r5, #2
 800473e:	e7e2      	b.n	8004706 <__ieee754_sqrt+0x15e>
 8004740:	1c6b      	adds	r3, r5, #1
 8004742:	f023 0501 	bic.w	r5, r3, #1
 8004746:	e7de      	b.n	8004706 <__ieee754_sqrt+0x15e>
 8004748:	7ff00000 	.word	0x7ff00000
 800474c:	080092c0 	.word	0x080092c0
 8004750:	080092b8 	.word	0x080092b8

08004754 <_init>:
 8004754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004756:	bf00      	nop
 8004758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800475a:	bc08      	pop	{r3}
 800475c:	469e      	mov	lr, r3
 800475e:	4770      	bx	lr

08004760 <_fini>:
 8004760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004762:	bf00      	nop
 8004764:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004766:	bc08      	pop	{r3}
 8004768:	469e      	mov	lr, r3
 800476a:	4770      	bx	lr
