# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../20250801_adder_fnd.srcs/sources_1/new/fnd_controller.v" \
"../../../../20250801_adder_fnd.srcs/sources_1/imports/new/adder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
