
#include "drv8323.h"

uint16_t DRV8323_read_reg(const DRV8323_Reg reg)
{
    uint16_t controlword = 0x8000 | reg; // MSbit =1 for read, address is 3 bits (MSbit is always 0), data is 11 bits
    uint16_t recbuff = 0xbeef;
    // CS
    SPI1_NSS_L;
    recbuff = SPI_RW_byte(1, controlword);
    // NCS
    SPI1_NSS_H;
    return (0x7ff & recbuff);
}
void DRV8323_write_reg(const DRV8323_Reg reg, uint16_t regVal)
{
    uint16_t controlword = (reg | (regVal & 0x7ff)); // MSbit =0 for write, address is 3 bits (MSbit is always 0), data is 11 bits

    // CS
    SPI1_NSS_L;
    SPI_RW_byte(1, controlword);
    // NCS
    SPI1_NSS_H;
}
void DRV8323_set_enable(bool enable)
{
    if (enable)
    {
        // Enable driver
        Drv8323_Enable;
    }
    else
    {
        // Disable driver
        Drv8323_Disable;
    }

    // Wait for driver to come online
    SYSTICK_delay_ms(2);
}
uint16_t DRV8323_read_FSR1(void)
{
    return DRV8323_read_reg(DRV8323_FAULT_STATUS_1);
}

uint16_t DRV8323_read_FSR2(void)
{
    return DRV8323_read_reg(DRV8323_FAULT_STATUS_2);
}
uint32_t DRV8323_getFault(void)
{
    uint16_t val1 = DRV8323_read_FSR1();
    SYSTICK_delay_us(10);
    uint16_t val2 = DRV8323_read_FSR2();
    SYSTICK_delay_us(10);

    val1 &= 0x07FF;
    val2 &= 0x07FF;

    return (uint32_t)(val1 << 11 & val2);
}
void DRV8323_write_DCR(int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT)
{
    uint16_t val = (DIS_CPUV << 9) | (DIS_GDF << 8) | (OTW_REP << 7) | (PWM_MODE << 5) | (PWM_COM << 4) | (PWM_DIR << 3) | (COAST << 2) | (BRAKE << 1) | CLR_FLT;
    DRV8323_write_reg(DRV8323_DRIVER_CONTROL, val);
}

void DRV8323_write_HSR(int LOCK, int IDRIVEP_HS, int IDRIVEN_HS)
{
    uint16_t val = (LOCK << 8) | (IDRIVEP_HS << 4) | IDRIVEN_HS;
    DRV8323_write_reg(DRV8323_GATE_DRIVE_HS, val);
}

void DRV8323_write_LSR(int CBC, int TDRIVE, int IDRIVEP_LS, int IDRIVEN_LS)
{
    uint16_t val = (CBC << 10) | (TDRIVE << 8) | (IDRIVEP_LS << 4) | IDRIVEN_LS;
    DRV8323_write_reg(DRV8323_GATE_DRIVE_LS, val);
}

void DRV8323_write_OCPCR(int TRETRY, int DEAD_TIME, int OCP_MODE, int OCP_DEG, int VDS_LVL)
{
    uint16_t val = (TRETRY << 10) | (DEAD_TIME << 8) | (OCP_MODE << 6) | (OCP_DEG << 4) | VDS_LVL;
    DRV8323_write_reg(DRV8323_OCP_CONTROL, val);
}

void DRV8323_write_CSACR(int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL)
{
    uint16_t val = (CSA_FET << 10) | (VREF_DIV << 9) | (LS_REF << 8) | (CSA_GAIN << 6) | (DIS_SEN << 5) | (CSA_CAL_A << 4) | (CSA_CAL_B << 3) | (CSA_CAL_C << 2) | SEN_LVL;
    DRV8323_write_reg(DRV8323_CSA_CONTROL, val);
}

void DRV8323_enable_gd(void)
{
    uint16_t val = (DRV8323_read_reg(DRV8323_DRIVER_CONTROL)) & (~(0x1 << 2));
    DRV8323_write_reg(DRV8323_DRIVER_CONTROL, val);
}

void DRV8323_disable_gd(void)
{
    uint16_t val = (DRV8323_read_reg(DRV8323_DRIVER_CONTROL)) | (0x1 << 2);
    DRV8323_write_reg(DRV8323_DRIVER_CONTROL, val);
}

void DRV8323_calibrate(void)
{
    uint16_t val = 0x1 << 4 | 0x1 << 3 | 0x1 << 2;
    DRV8323_write_reg(DRV8323_CSA_CONTROL, val);
}
int DRV8323_reset(void)
{
    // DRV8323 config
    DRV8323_set_enable(false);
    SYSTICK_delay_us(20);
    DRV8323_set_enable(true);

    DRV8323_calibrate();
    SYSTICK_delay_us(100);
    DRV8323_write_DCR(0x0, 0x0, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x1, 0x0, 0x1);
    SYSTICK_delay_us(100);
    DRV8323_write_HSR(LOCK_OFF, IDRIVEP_HS_370MA, IDRIVEN_HS_1360MA);
    SYSTICK_delay_us(100);
    DRV8323_write_LSR(1, TDRIVE_1000NS, IDRIVEP_HS_370MA, IDRIVEN_HS_1360MA);
    SYSTICK_delay_us(100);
    DRV8323_write_CSACR(0x0, VREF_DIV_2, 0x0, CSA_GAIN_40, 0x0, 0x0, 0x0, 0x0, SEN_LVL_0_25);
    SYSTICK_delay_us(100);
    DRV8323_write_OCPCR(TRETRY_50US, DEADTIME_50NS, OCP_RETRY, OCP_DEG_4US, VDS_LVL_0_45);
    SYSTICK_delay_us(100);

    if (0x0024 != DRV8323_read_reg(DRV8323_DRIVER_CONTROL))
    {
        return -1;
    }
    if (0x03AD != DRV8323_read_reg(DRV8323_GATE_DRIVE_HS))
    {
        return -1;
    }
    if (0x05AD != DRV8323_read_reg(DRV8323_GATE_DRIVE_LS))
    {
        return -1;
    }
    if (0x02C0 != DRV8323_read_reg(DRV8323_CSA_CONTROL))
    {
        return -1;
    }
    if (0x0455 != DRV8323_read_reg(DRV8323_OCP_CONTROL))
    {
        return -1;
    }

    return 0;
}
void PWMC_switch_on_pwm(void)
{
    /* Set all duty to 50% */
    TIMER_CH2CV(TIMER0) = (PWM_ARR >> 1);
    TIMER_CH1CV(TIMER0) = (PWM_ARR >> 1);
    TIMER_CH0CV(TIMER0) = (PWM_ARR >> 1);

    /* wait for a new PWM period */
    timer_flag_clear(TIMER0, TIMER_FLAG_UP);
    while (RESET == timer_flag_get(TIMER0, TIMER_FLAG_UP))
    {
    };
    timer_flag_clear(TIMER0, TIMER_FLAG_UP);

    DRV8323_enable_gd();
}
void PWMC_switch_off_pwm(void)
{
    DRV8323_disable_gd();

    /* Set all duty to 50% */
    TIMER_CH2CV(TIMER0) = (PWM_ARR >> 1);
    TIMER_CH1CV(TIMER0) = (PWM_ARR >> 1);
    TIMER_CH0CV(TIMER0) = (PWM_ARR >> 1);

    /* wait for a new PWM period */
    timer_flag_clear(TIMER0, TIMER_FLAG_UP);
    while (RESET == timer_flag_get(TIMER0, TIMER_FLAG_UP))
    {
    };
    timer_flag_clear(TIMER0, TIMER_FLAG_UP);
}
