Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 188f4ad337db47af8e5a70cba7307ae7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.im_4k
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.load_use_check
Compiling module xil_defaultlib.ctrl_top
Compiling module xil_defaultlib.mux2(parameter_width=5)
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.GU
Compiling module xil_defaultlib.PU
Compiling module xil_defaultlib.CarryLookAhead_4
Compiling module xil_defaultlib.SUM
Compiling module xil_defaultlib.ParallelAdder4
Compiling module xil_defaultlib.PartialCarryLookAheadAdder_16
Compiling module xil_defaultlib.PartialCarryLookAheadAdder_32
Compiling module xil_defaultlib.Minus
Compiling module xil_defaultlib.FixedComplementAdder32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.relation_check
Compiling module xil_defaultlib.relation_check_mem
Compiling module xil_defaultlib.dm_4k
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
