Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Mon Sep 18 17:27:37 2023

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 2.58 sec.

Routing started.
Building routing graph takes 0.62 sec.
Processing design graph takes 0.09 sec.
Total nets for routing : 236.
Global routing takes 0.52 sec.
Detailed routing takes 0.05 sec.
Hold Violation Fix in router takes 0.05 sec.
Finish routing takes 0.00 sec.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 1.52 sec.

IO Port Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT             | DIRECTION     | LOC     | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     | IO_REGISTER     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| key_col[0]       | output        | P4      | BANK3     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| key_col[1]       | output        | U2      | BANK3     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| key_col[2]       | output        | U1      | BANK3     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| key_col[3]       | output        | P3      | BANK3     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| key_row[0]       | input         | L6      | BANK3     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| key_row[1]       | input         | M3      | BANK3     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| key_row[2]       | input         | M1      | BANK3     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| key_row[3]       | input         | M5      | BANK3     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| led[0]           | output        | M11     | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[1]           | output        | N11     | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[2]           | output        | T12     | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[3]           | output        | V12     | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[4]           | output        | U8      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[5]           | output        | V8      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[6]           | output        | U7      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[7]           | output        | V7      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| seg_led_t[0]     | output        | R5      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| seg_led_t[1]     | output        | T6      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| seg_led_t[2]     | output        | R8      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| seg_led_t[3]     | output        | T5      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| seg_led_t[4]     | output        | P7      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| seg_led_t[5]     | output        | P8      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| seg_led_t[6]     | output        | U13     | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| seg_led_t[7]     | output        | N7      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| sel_t[0]         | output        | V6      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| sel_t[1]         | output        | V13     | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| sel_t[2]         | output        | T8      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| sel_t[3]         | output        | N6      | BANK2     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| swi[0]           | input         | P1      | BANK3     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| swi[1]           | input         | T1      | BANK3     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| swi[2]           | input         | P2      | BANK3     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| swi[3]           | input         | T2      | BANK3     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| swi[4]           | input         | L1      | BANK3     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| swi[5]           | input         | N1      | BANK3     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| swi[6]           | input         | L2      | BANK3     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| swi[7]           | input         | N2      | BANK3     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| sys_clk          | input         | V9      | BANK2     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| sys_rst_n        | input         | C4      | BANK0     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 19       | 3748          | 1                  
|   FF                     | 37       | 22488         | 1                  
|   LUT                    | 39       | 14992         | 1                  
|   LUT-FF pairs           | 18       | 14992         | 1                  
| Use of CLMS              | 19       | 1892          | 2                  
|   FF                     | 44       | 11352         | 1                  
|   LUT                    | 59       | 7568          | 1                  
|   LUT-FF pairs           | 12       | 7568          | 1                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 0        | 60            | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 1        | 3480          | 1                  
| Use of IO                | 38       | 226           | 17                 
|   IOBD                   | 10       | 57            | 18                 
|   IOBR                   | 4        | 12            | 34                 
|   IOBS                   | 24       | 157           | 16                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 38       | 308           | 13                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 4             | 0                  
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 30            | 4                  
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst             | Driver Pin     | Site Of Driver Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_56_112           | ntclkbufg_0         | 66              | 0                   | sys_clk_ibuf/opit_1     | INCK           | IOL_131_5               
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name        | LUT     | FF     | Distributed RAM     | APM     | DRM     | CRYSTAL     | DLL     | DQSL     | FUSECODE     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_matrix_keyboard     | 97      | 81     | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 38     | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 1        
| + u_key_4x4             | 79      | 64     | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_seg_led             | 18      | 9      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_swi_led             | 0       | 8      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                        
+--------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/device_map/top_matrix_keyboard_map.adf          
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/device_map/top_matrix_keyboard.pcf              
| Output     | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/place_route/top_matrix_keyboard_pnr.adf         
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/place_route/clock_utilization.txt               
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/place_route/top_matrix_keyboard_plc.adf         
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/place_route/top_matrix_keyboard.prr             
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/place_route/top_matrix_keyboard_prr.prt         
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/place_route/top_matrix_keyboard_pnr.netlist     
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/place_route/prr.db                              
+--------------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 812 MB
Total CPU time to pnr completion : 0h:0m:8s
Process Total CPU time to pnr completion : 0h:0m:8s
Total real time to pnr completion : 0h:0m:10s
