$date
	Sat Aug 12 22:27:05 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module gate $end
$var wire 1 ! oXor $end
$var wire 1 " oXnor $end
$var wire 1 # oOr $end
$var wire 1 $ oNot $end
$var wire 1 % oNor $end
$var wire 1 & oNand $end
$var wire 1 ' oBuf $end
$var wire 1 ( oAnd $end
$var wire 1 ) i2 $end
$var wire 1 * i1 $end
$var integer 32 + i [31:0] $end
$var integer 32 , k [31:0] $end
$scope module A1 $end
$var wire 1 * i1 $end
$var wire 1 ) i2 $end
$var wire 1 ( o $end
$upscope $end
$scope module B1 $end
$var wire 1 * i $end
$var wire 1 ' o $end
$upscope $end
$scope module N1 $end
$var wire 1 * i $end
$var wire 1 $ o $end
$upscope $end
$scope module Na1 $end
$var wire 1 * i1 $end
$var wire 1 ) i2 $end
$var wire 1 & o $end
$upscope $end
$scope module No1 $end
$var wire 1 * i1 $end
$var wire 1 ) i2 $end
$var wire 1 % o $end
$upscope $end
$scope module O1 $end
$var wire 1 * i1 $end
$var wire 1 ) i2 $end
$var wire 1 # o $end
$upscope $end
$scope module X1 $end
$var wire 1 * i1 $end
$var wire 1 ) i2 $end
$var wire 1 ! o $end
$upscope $end
$scope module Xn1 $end
$var wire 1 * i1 $end
$var wire 1 ) i2 $end
$var wire 1 " o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b11 +
0*
0)
0(
0'
1&
1%
1$
0#
1"
0!
$end
#100
0%
1#
1!
0"
1)
b1 ,
b10 +
#200
1'
0$
0)
1*
b10 ,
b1 +
#300
1(
0&
0!
1"
1)
b11 ,
b0 +
#400
b11111111111111111111111111111111 +
