[2025-09-17 22:46:38] START suite=cs trace=classification_phase4_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 3909519 heartbeat IPC: 2.558 cumulative IPC: 2.558 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6042020 heartbeat IPC: 4.689 cumulative IPC: 3.31 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6042020 cumulative IPC: 3.31 (Simulation time: 00 hr 00 min 38 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6042020 cumulative IPC: 3.31 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 16604891 heartbeat IPC: 0.9467 cumulative IPC: 0.9467 (Simulation time: 00 hr 01 min 28 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 27597132 heartbeat IPC: 0.9097 cumulative IPC: 0.9279 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 39404926 heartbeat IPC: 0.8469 cumulative IPC: 0.8992 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 52855135 heartbeat IPC: 0.7435 cumulative IPC: 0.8545 (Simulation time: 00 hr 05 min 00 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 66866204 heartbeat IPC: 0.7137 cumulative IPC: 0.822 (Simulation time: 00 hr 06 min 15 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 81445043 heartbeat IPC: 0.6859 cumulative IPC: 0.7957 (Simulation time: 00 hr 07 min 34 sec)
Heartbeat CPU 0 instructions: 90000010 cycles: 95928718 heartbeat IPC: 0.6904 cumulative IPC: 0.7788 (Simulation time: 00 hr 08 min 50 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000011 cycles: 110852958 heartbeat IPC: 0.6701 cumulative IPC: 0.7633 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 126386032 heartbeat IPC: 0.6438 cumulative IPC: 0.7479 (Simulation time: 00 hr 11 min 28 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 135444166 cumulative IPC: 0.7383 (Simulation time: 00 hr 12 min 45 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 135444166 cumulative IPC: 0.7383 (Simulation time: 00 hr 12 min 45 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7383 instructions: 100000001 cycles: 135444166
CPU 0 Branch Prediction Accuracy: 99.92% MPKI: 0.00207 Average ROB Occupancy at Mispredict: 1.436e+06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00112
BRANCH_INDIRECT: 0.0009
BRANCH_CONDITIONAL: 5e-05
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1170120
LQ_STALL: 0
SQ_STALL: 135884


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 118.6183
REPLAY_LOAD: 79.63178
NON_REPLAY_LOAD: 56.463074

== Total ==
ADDR_TRANS: 334385
REPLAY_LOAD: 456529
NON_REPLAY_LOAD: 379206

== Counts ==
ADDR_TRANS: 2819
REPLAY_LOAD: 5733
NON_REPLAY_LOAD: 6716

cpu0->cpu0_STLB TOTAL        ACCESS:     715250 HIT:     522131 MISS:     193119 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     715250 HIT:     522131 MISS:     193119 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 215.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1494619 HIT:     525480 MISS:     969139 MSHR_MERGE:      15441
cpu0->cpu0_L2C LOAD         ACCESS:     724940 HIT:     206732 MISS:     518208 MSHR_MERGE:          6
cpu0->cpu0_L2C RFO          ACCESS:      80532 HIT:      58474 MISS:      22058 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     169367 HIT:      80026 MISS:      89341 MSHR_MERGE:      15435
cpu0->cpu0_L2C WRITE        ACCESS:      91539 HIT:      91313 MISS:        226 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     428241 HIT:      88935 MISS:     339306 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     134478 ISSUED:     134478 USEFUL:      35457 USELESS:      18404
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 94.85 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6181181 HIT:    6176996 MISS:       4185 MSHR_MERGE:       1486
cpu0->cpu0_L1I LOAD         ACCESS:    6181181 HIT:    6176996 MISS:       4185 MSHR_MERGE:       1486
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 146.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11162451 HIT:    9382228 MISS:    1780223 MSHR_MERGE:     514315
cpu0->cpu0_L1D LOAD         ACCESS:    9098497 HIT:    8048649 MISS:    1049848 MSHR_MERGE:     327607
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     132717 HIT:      70018 MISS:      62699 MSHR_MERGE:      27805
cpu0->cpu0_L1D WRITE        ACCESS:    1480991 HIT:    1242454 MISS:     238537 MSHR_MERGE:     158005
cpu0->cpu0_L1D TRANSLATION  ACCESS:     450246 HIT:      21107 MISS:     429139 MSHR_MERGE:        898
cpu0->cpu0_L1D PREFETCH REQUESTED:     132972 ISSUED:     132717 USEFUL:      20272 USELESS:      14366
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 77.94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4939001 HIT:    4938027 MISS:        974 MSHR_MERGE:        603
cpu0->cpu0_ITLB LOAD         ACCESS:    4939001 HIT:    4938027 MISS:        974 MSHR_MERGE:        603
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 385.9 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10543309 HIT:    9560066 MISS:     983243 MSHR_MERGE:     268364
cpu0->cpu0_DTLB LOAD         ACCESS:   10543309 HIT:    9560066 MISS:     983243 MSHR_MERGE:     268364
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 62.1 cycles
cpu0->LLC TOTAL        ACCESS:     976863 HIT:     240101 MISS:     736762 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     518202 HIT:     103496 MISS:     414706 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      22058 HIT:         81 MISS:      21977 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      73906 HIT:      18571 MISS:      55335 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      23391 HIT:      23276 MISS:        115 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     339306 HIT:      94677 MISS:     244629 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 93.07 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      20923
  ROW_BUFFER_MISS:     715724
  AVG DBUS CONGESTED CYCLE: 6.772
Channel 0 WQ ROW_BUFFER_HIT:       6075
  ROW_BUFFER_MISS:      17215
  FULL:          0
Channel 0 REFRESHES ISSUED:      11287

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       482376        51992        41835        83684
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          613         6755         6433        33657
  STLB miss resolved @ L2C                0         2297        24156        15543       105813
  STLB miss resolved @ LLC                0         2188        18508        16832        97808
  STLB miss resolved @ MEM                0          893        15585        60480       232339

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                220            6            4            6          170
---------------------------------------------------------------
  STLB miss resolved @ L1D               16            2            0            1          117
  STLB miss resolved @ L2C                0            0            0           10           19
  STLB miss resolved @ LLC               11            1            1            2           15
  STLB miss resolved @ MEM              114           14           13           34          622
[2025-09-17 22:59:24] END   suite=cs trace=classification_phase4_core2 (rc=0)
