// Seed: 2035200933
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  task id_5;
    begin : LABEL_0
      id_5 = id_3 - id_5;
    end
  endtask
endmodule
module module_1 #(
    parameter id_4 = 32'd18,
    parameter id_6 = 32'd16,
    parameter id_7 = 32'd83,
    parameter id_9 = 32'd77
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output logic [7:0] id_3;
  output wire id_2;
  inout tri id_1;
  assign id_1 = -1 && 1 > -1;
  wire id_5;
  ;
  integer [-1 : -1] _id_6;
  ;
  wire _id_7;
  wire id_8;
  logic [1 : id_6] _id_9;
  wire [1 : {  id_6  ,  1  ,  -1 'b0 ,  id_7  ,  id_9  !=  1  ,  -1 'b0 ,  id_9  ==  1  }] id_10;
  wire id_11;
  assign id_3[-1'd0] = id_11;
  integer id_12;
  module_0 modCall_1 (
      id_11,
      id_1,
      id_5
  );
  logic id_13;
  struct packed {logic [1  -  1 : id_4] id_14;} id_15;
  generate
    assign id_7 = id_11;
  endgenerate
endmodule
