onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /cpu_pipeline_testbench/dut/clk
add wave -noupdate /cpu_pipeline_testbench/dut/reset
add wave -noupdate -radix decimal -childformat {{{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[31]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[30]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[29]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[28]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[27]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[26]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[25]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[24]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[23]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[22]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[21]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[20]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[19]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[18]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[17]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[16]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[15]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[14]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[13]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[12]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[11]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[10]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[9]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[8]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[7]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[6]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[5]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[4]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[3]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[2]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[1]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[0]} -radix decimal}} -subitemconfig {{/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[31]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[30]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[29]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[28]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[27]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[26]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[25]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[24]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[23]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[22]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[21]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[20]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[19]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[18]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[17]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[16]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[15]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[14]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[13]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[12]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[11]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[10]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[9]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[8]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[7]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[6]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[5]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[4]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[3]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[2]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[1]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData[0]} {-height 15 -radix decimal}} /cpu_pipeline_testbench/dut/stage_2_5/regdata/RegisData
add wave -noupdate -radix decimal -childformat {{{/cpu_pipeline_testbench/dut/PC[63]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[62]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[61]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[60]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[59]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[58]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[57]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[56]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[55]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[54]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[53]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[52]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[51]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[50]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[49]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[48]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[47]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[46]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[45]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[44]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[43]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[42]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[41]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[40]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[39]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[38]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[37]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[36]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[35]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[34]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[33]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[32]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[31]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[30]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[29]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[28]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[27]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[26]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[25]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[24]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[23]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[22]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[21]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[20]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[19]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[18]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[17]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[16]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[15]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[14]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[13]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[12]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[11]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[10]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[9]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[8]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[7]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[6]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[5]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[4]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[3]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[2]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[1]} -radix decimal} {{/cpu_pipeline_testbench/dut/PC[0]} -radix decimal}} -subitemconfig {{/cpu_pipeline_testbench/dut/PC[63]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[62]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[61]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[60]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[59]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[58]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[57]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[56]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[55]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[54]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[53]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[52]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[51]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[50]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[49]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[48]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[47]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[46]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[45]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[44]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[43]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[42]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[41]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[40]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[39]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[38]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[37]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[36]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[35]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[34]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[33]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[32]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[31]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[30]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[29]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[28]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[27]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[26]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[25]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[24]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[23]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[22]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[21]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[20]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[19]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[18]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[17]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[16]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[15]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[14]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[13]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[12]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[11]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[10]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[9]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[8]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[7]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[6]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[5]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[4]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[3]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[2]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[1]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/PC[0]} {-height 15 -radix decimal}} /cpu_pipeline_testbench/dut/PC
add wave -noupdate -radix decimal -childformat {{{/cpu_pipeline_testbench/dut/stage3/ALU_out[63]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[62]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[61]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[60]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[59]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[58]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[57]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[56]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[55]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[54]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[53]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[52]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[51]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[50]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[49]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[48]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[47]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[46]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[45]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[44]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[43]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[42]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[41]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[40]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[39]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[38]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[37]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[36]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[35]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[34]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[33]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[32]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[31]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[30]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[29]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[28]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[27]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[26]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[25]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[24]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[23]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[22]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[21]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[20]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[19]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[18]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[17]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[16]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[15]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[14]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[13]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[12]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[11]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[10]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[9]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[8]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[7]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[6]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[5]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[4]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[3]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[2]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[1]} -radix decimal} {{/cpu_pipeline_testbench/dut/stage3/ALU_out[0]} -radix decimal}} -subitemconfig {{/cpu_pipeline_testbench/dut/stage3/ALU_out[63]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[62]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[61]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[60]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[59]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[58]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[57]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[56]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[55]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[54]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[53]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[52]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[51]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[50]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[49]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[48]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[47]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[46]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[45]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[44]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[43]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[42]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[41]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[40]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[39]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[38]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[37]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[36]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[35]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[34]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[33]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[32]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[31]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[30]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[29]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[28]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[27]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[26]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[25]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[24]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[23]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[22]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[21]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[20]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[19]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[18]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[17]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[16]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[15]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[14]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[13]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[12]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[11]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[10]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[9]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[8]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[7]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[6]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[5]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[4]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[3]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[2]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[1]} {-height 15 -radix decimal} {/cpu_pipeline_testbench/dut/stage3/ALU_out[0]} {-height 15 -radix decimal}} /cpu_pipeline_testbench/dut/stage3/ALU_out
add wave -noupdate /cpu_pipeline_testbench/dut/NewNegative
add wave -noupdate /cpu_pipeline_testbench/dut/NewZero
add wave -noupdate /cpu_pipeline_testbench/dut/NewOverflow
add wave -noupdate /cpu_pipeline_testbench/dut/NewCarryout
add wave -noupdate -radix binary /cpu_pipeline_testbench/dut/negative
add wave -noupdate -radix binary /cpu_pipeline_testbench/dut/zero
add wave -noupdate -radix binary /cpu_pipeline_testbench/dut/overflow
add wave -noupdate -radix binary /cpu_pipeline_testbench/dut/carryout
add wave -noupdate -radix unsigned /cpu_pipeline_testbench/dut/stage_2_5/Rn
add wave -noupdate -radix unsigned /cpu_pipeline_testbench/dut/stage_2_5/Rd_Rm
add wave -noupdate -radix unsigned /cpu_pipeline_testbench/dut/stage_2_5/Rd
add wave -noupdate -radix unsigned /cpu_pipeline_testbench/dut/stage_2_5/Rd_Reg
add wave -noupdate -radix unsigned /cpu_pipeline_testbench/dut/stage_2_5/Rd_Ex
add wave -noupdate /cpu_pipeline_testbench/dut/stage_2_5/RegWrSrc_Ex
add wave -noupdate /cpu_pipeline_testbench/dut/stage_2_5/Cycle2_FW_A
add wave -noupdate -radix decimal /cpu_pipeline_testbench/dut/stage_2_5/RegWriteData_Mem
add wave -noupdate -radix decimal /cpu_pipeline_testbench/dut/stage_2_5/RegWriteData
add wave -noupdate -radix decimal /cpu_pipeline_testbench/dut/stage_2_5/Cycle2_FW_Out_A
add wave -noupdate /cpu_pipeline_testbench/dut/stage_2_5/Cycle1_FW_A
add wave -noupdate -radix decimal /cpu_pipeline_testbench/dut/stage_2_5/DataA
add wave -noupdate -radix decimal /cpu_pipeline_testbench/dut/stage_2_5/ALU_out
add wave -noupdate /cpu_pipeline_testbench/dut/stage_2_5/Cycle1_FW_B
add wave -noupdate /cpu_pipeline_testbench/dut/stage_2_5/Cycle2_FW_B
add wave -noupdate -radix unsigned /cpu_pipeline_testbench/dut/stage_2_5/Rd_Mem
add wave -noupdate -radix decimal /cpu_pipeline_testbench/dut/stage_2_5/shifter2_out
add wave -noupdate -radix decimal /cpu_pipeline_testbench/dut/stage_2_5/MUL_out
add wave -noupdate /cpu_pipeline_testbench/dut/stage4/data/mem
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {122690217 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 150
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 50
configure wave -gridperiod 100
configure wave -griddelta 2
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {236250 ns}
