# Loading project fir-filter
# reading /home/matt/altera_lite/15.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project iir-filter
# Compile of iir_tb.vhd failed with 1 errors.
# Compile of iir.vhd was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of iir_tb.vhd failed with 1 errors.
# Compile of iir.vhd was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of iir_tb.vhd failed with 4 errors.
# Compile of iir.vhd was successful.
# 2 compiles, 1 failed with 4 errors.
# Compile of iir_tb.vhd failed with 2 errors.
# Compile of iir_tb.vhd was successful with warnings.
vsim work.iir_tb
# vsim work.iir_tb 
# Start time: 11:04:24 on Mar 31,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.iir_tb(testbench)
# Loading work.iir(fpga)
add wave  \
sim:/iir_tb/clk_tb \
sim:/iir_tb/reset_tb \
sim:/iir_tb/x_in_tb \
sim:/iir_tb/y_out_tb
run
run
run
run
run
# Compile of iir_tb.vhd was successful with warnings.
vsim work.iir_tb
# End time: 11:09:52 on Mar 31,2018, Elapsed time: 0:05:28
# Errors: 0, Warnings: 0
# vsim work.iir_tb 
# Start time: 11:09:52 on Mar 31,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.iir_tb(testbench)
# Loading work.iir(fpga)
add wave  \
sim:/iir_tb/clk_tb \
sim:/iir_tb/reset_tb \
sim:/iir_tb/x_in_tb \
sim:/iir_tb/y_out_tb
run
run
run
# Compile of iir_tb.vhd was successful with warnings.
# Compile of iir.vhd failed with 6 errors.
# 2 compiles, 1 failed with 6 errors.
# Compile of iir_tb.vhd failed with 4 errors.
# Compile of iir.vhd was successful.
# 2 compiles, 1 failed with 4 errors.
# Compile of iir_tb.vhd was successful with warnings.
# Compile of iir_tb.vhd was successful with warnings.
vsim work.iir_tb
# End time: 11:19:15 on Mar 31,2018, Elapsed time: 0:09:23
# Errors: 0, Warnings: 0
# vsim work.iir_tb 
# Start time: 11:19:15 on Mar 31,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.iir_tb(testbench)
# Loading work.iir(fpga)
add wave  \
sim:/iir_tb/clk_tb \
sim:/iir_tb/reset_tb \
sim:/iir_tb/x_in_tb \
sim:/iir_tb/y_out_tb
run
run
run
run
run
run
run
run
run
restart
run
run
run
run
restart
run
run
# Compile of iir_tb.vhd was successful with warnings.
vsim work.iir_tb
# End time: 11:23:50 on Mar 31,2018, Elapsed time: 0:04:35
# Errors: 0, Warnings: 0
# vsim work.iir_tb 
# Start time: 11:23:50 on Mar 31,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.iir_tb(testbench)
# Loading work.iir(fpga)
add wave  \
sim:/iir_tb/clk_tb \
sim:/iir_tb/reset_tb \
sim:/iir_tb/x_in_tb \
sim:/iir_tb/y_out_tb
run
run
run
# Compile of iir.vhd was successful.
vsim work.iir_tb
# End time: 11:26:14 on Mar 31,2018, Elapsed time: 0:02:24
# Errors: 0, Warnings: 0
# vsim work.iir_tb 
# Start time: 11:26:14 on Mar 31,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.iir_tb(testbench)
# Loading work.iir(fpga)
add wave  \
sim:/iir_tb/clk_tb \
sim:/iir_tb/reset_tb \
sim:/iir_tb/x_in_tb \
sim:/iir_tb/y_out_tb
run
run
run
# Compile of iir.vhd was successful.
vsim work.iir_tb
# End time: 11:29:06 on Mar 31,2018, Elapsed time: 0:02:52
# Errors: 0, Warnings: 0
# vsim work.iir_tb 
# Start time: 11:29:06 on Mar 31,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.iir_tb(testbench)
# Loading work.iir(fpga)
add wave  \
sim:/iir_tb/clk_tb \
sim:/iir_tb/reset_tb \
sim:/iir_tb/x_in_tb \
sim:/iir_tb/y_out_tb
run
run
run
# Compile of iir.vhd failed with 3 errors.
# Compile of iir.vhd was successful.
vsim work.iir_tb
# End time: 11:36:59 on Mar 31,2018, Elapsed time: 0:07:53
# Errors: 0, Warnings: 0
# vsim work.iir_tb 
# Start time: 11:36:59 on Mar 31,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.iir_tb(testbench)
# Loading work.iir(fpga)
add wave  \
sim:/iir_tb/clk_tb \
sim:/iir_tb/reset_tb \
sim:/iir_tb/x_in_tb \
sim:/iir_tb/y_out_tb
run
run
run
run
# Compile of iir.vhd was successful.
vsim work.iir_tb
# End time: 11:38:28 on Mar 31,2018, Elapsed time: 0:01:29
# Errors: 0, Warnings: 0
# vsim work.iir_tb 
# Start time: 11:38:28 on Mar 31,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.iir_tb(testbench)
# Loading work.iir(fpga)
add wave  \
sim:/iir_tb/clk_tb \
sim:/iir_tb/reset_tb \
sim:/iir_tb/x_in_tb \
sim:/iir_tb/y_out_tb
run
run
run
# Compile of iir.vhd was successful.
vsim work.iir_tb
# End time: 11:40:45 on Mar 31,2018, Elapsed time: 0:02:17
# Errors: 0, Warnings: 0
# vsim work.iir_tb 
# Start time: 11:40:45 on Mar 31,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.iir_tb(testbench)
# Loading work.iir(fpga)
add wave  \
sim:/iir_tb/clk_tb \
sim:/iir_tb/reset_tb \
sim:/iir_tb/x_in_tb \
sim:/iir_tb/y_out_tb
run
run
run
run
run
run
run
run
run
run
run
run
run
#  Trace back: invalid command name ".main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data"
#     while executing
# "$widget index @$x,$y"
#     (procedure "WaveABar::mouseMotionUpdate" line 19)
#     invoked from within
# "WaveABar::mouseMotionUpdate .main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data .main_pane.wave.interior.cs.body.pw.wf 177 419"
#     ("after" script)
#    <2:/home/matt/altera_lite/15.1/modelsim_ase/linuxaloem/tk8.5/bgerror.tcl:92: ::tkerror {invalid command name ".main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data"}
#    <1:eval:1: ::tk::dialog::error::bgerror {invalid command name ".main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data"}
# Compile of iir_tb.vhd was successful with warnings.
# Compile of iir.vhd was successful.
# Compile of iir_pipe.vhd failed with 1 errors.
# 3 compiles, 1 failed with 1 error.
# Compile of iir_pipe.vhd failed with 1 errors.
# Compile of iir_pipe.vhd was successful.
vsim work.iir_tb
# End time: 15:13:27 on Mar 31,2018, Elapsed time: 3:32:42
# Errors: 0, Warnings: 0
# vsim work.iir_tb 
# Start time: 15:13:27 on Mar 31,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.iir_tb(testbench)
# Loading work.iir_pipe(fpga)
add wave  \
sim:/iir_tb/clk_tb \
sim:/iir_tb/reset_tb \
sim:/iir_tb/x_in_tb \
sim:/iir_tb/y_out_tb
run
run
run
run
run
run
run
run
# Compile of iir_pipe.vhd failed with 5 errors.
# Compile of iir_pipe.vhd was successful.
vsim work.iir_tb
# End time: 15:16:03 on Mar 31,2018, Elapsed time: 0:02:36
# Errors: 0, Warnings: 0
# vsim work.iir_tb 
# Start time: 15:16:03 on Mar 31,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.iir_tb(testbench)
# Loading work.iir_pipe(fpga)
add wave  \
sim:/iir_tb/clk_tb \
sim:/iir_tb/reset_tb \
sim:/iir_tb/x_in_tb \
sim:/iir_tb/y_out_tb
run
run
run
run
run
run
# Compile of iir_pipe.vhd was successful.
vsim work.iir_tb
# End time: 15:20:04 on Mar 31,2018, Elapsed time: 0:04:01
# Errors: 0, Warnings: 0
# vsim work.iir_tb 
# Start time: 15:20:04 on Mar 31,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.iir_tb(testbench)
# Loading work.iir_pipe(fpga)
add wave  \
sim:/iir_tb/clk_tb \
sim:/iir_tb/reset_tb \
sim:/iir_tb/x_in_tb \
sim:/iir_tb/y_out_tb
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of iir_pipe.vhd was successful.
vsim work.iir_tb
# End time: 16:04:23 on Mar 31,2018, Elapsed time: 0:44:19
# Errors: 0, Warnings: 0
# vsim work.iir_tb 
# Start time: 16:04:23 on Mar 31,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.iir_tb(testbench)
# Loading work.iir_pipe(fpga)
add wave  \
sim:/iir_tb/clk_tb \
sim:/iir_tb/reset_tb \
sim:/iir_tb/x_in_tb \
sim:/iir_tb/y_out_tb
run
run
run
run
run
run
run
run
# Compile of iir_pipe.vhd was successful.
vsim work.iir_tb
# End time: 16:14:09 on Mar 31,2018, Elapsed time: 0:09:46
# Errors: 0, Warnings: 0
# vsim work.iir_tb 
# Start time: 16:14:09 on Mar 31,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.iir_tb(testbench)
# Loading work.iir_pipe(fpga)
add wave  \
sim:/iir_tb/clk_tb \
sim:/iir_tb/reset_tb \
sim:/iir_tb/x_in_tb \
sim:/iir_tb/y_out_tb
run
run
run
run
run
run
run
run
run
run
