;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-128
	SUB #0, 830
	SUB #-30, 9
	DJN 100, 10
	CMP <200, 90
	JMN <-127, 700
	SUB #1, <0
	MOV 21, 90
	SUB 21, 90
	MOV 21, 90
	MOV #10, @8
	ADD #0, 830
	ADD #0, 830
	SPL 0, <750
	MOV @121, 103
	DJN <-30, 9
	SLT 121, 0
	CMP #0, 830
	SLT 121, 0
	SPL 100, 9
	ADD 21, 90
	JMP @300, 90
	JMP @300, 90
	JMP @300, 90
	SUB #0, -75
	DJN -1, @-20
	ADD <200, 90
	ADD 270, 60
	ADD 270, 60
	SUB @0, @2
	CMP 1, <-1
	SPL 100, 9
	ADD #0, 830
	ADD 270, 60
	SPL 0, <753
	SUB -7, <-128
	SPL 100, 9
	SUB -7, <-128
	SUB -7, <-128
	SPL 0, <753
	ADD <300, 90
	CMP -207, <-120
	ADD #0, 830
	SPL 0, <753
	SPL 0, <753
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
