// Seed: 4125313772
module module_0 (
    output tri1 id_0,
    input supply0 id_1
);
  assign module_2.id_4 = 0;
  assign id_0 = -1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input tri0 id_2,
    output uwire id_3
);
  assign id_3 = {id_2 || -1{1}};
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 (
    output tri id_0,
    input tri1 id_1,
    input wire id_2,
    output wor id_3,
    output supply1 id_4,
    input tri1 id_5,
    input uwire id_6,
    input wor id_7,
    output uwire id_8,
    output tri0 id_9,
    output tri id_10,
    output logic id_11,
    output wand id_12,
    output supply1 id_13
);
  supply0 id_15;
  assign id_15 = -1'b0;
  initial $clog2(26);
  ;
  id_16 :
  assert property (@(1) id_6) id_11 <= id_16;
  module_0 modCall_1 (
      id_9,
      id_5
  );
  assign id_16 = 1;
endmodule
