{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1460777546414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1460777546415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 20:32:26 2016 " "Processing started: Fri Apr 15 20:32:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1460777546415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1460777546415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sram_test_de1soc -c sram_test_de1soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off sram_test_de1soc -c sram_test_de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1460777546415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1460777547377 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(21) " "Verilog HDL warning at sram.v(21): extended using \"x\" or \"z\"" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460777547485 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(24) " "Verilog HDL warning at sram.v(24): extended using \"x\" or \"z\"" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460777547487 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(28) " "Verilog HDL warning at sram.v(28): extended using \"x\" or \"z\"" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460777547487 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(30) " "Verilog HDL warning at sram.v(30): extended using \"x\" or \"z\"" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460777547488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460777547492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460777547492 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_test_de1soc.v(35) " "Verilog HDL warning at sram_test_de1soc.v(35): extended using \"x\" or \"z\"" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460777547499 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_test_de1soc.v(37) " "Verilog HDL warning at sram_test_de1soc.v(37): extended using \"x\" or \"z\"" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1460777547500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_test_de1soc.v 2 2 " "Found 2 design units, including 2 entities, in source file sram_test_de1soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_test_de1soc " "Found entity 1: sram_test_de1soc" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460777547501 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_clock " "Found entity 2: div_clock" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460777547501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460777547501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sram_test_de1soc " "Elaborating entity \"sram_test_de1soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1460777547613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:clock_divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:clock_divider\"" {  } { { "sram_test_de1soc.v" "clock_divider" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777547617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:memory " "Elaborating entity \"sram\" for hierarchy \"sram:memory\"" {  } { { "sram_test_de1soc.v" "memory" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777547620 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs sram.v(42) " "Verilog HDL Always Construct warning at sram.v(42): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1460777547636 "|sram_test_de1soc|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw sram.v(43) " "Verilog HDL Always Construct warning at sram.v(43): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1460777547636 "|sram_test_de1soc|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "oe sram.v(43) " "Verilog HDL Always Construct warning at sram.v(43): variable \"oe\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1460777547637 "|sram_test_de1soc|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bus sram.v(44) " "Verilog HDL Always Construct warning at sram.v(44): variable \"data_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1460777547637 "|sram_test_de1soc|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw sram.v(45) " "Verilog HDL Always Construct warning at sram.v(45): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1460777547637 "|sram_test_de1soc|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "oe sram.v(45) " "Verilog HDL Always Construct warning at sram.v(45): variable \"oe\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1460777547637 "|sram_test_de1soc|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sram_mar_bus sram.v(46) " "Verilog HDL Always Construct warning at sram.v(46): variable \"sram_mar_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1460777547638 "|sram_test_de1soc|sram:memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr sram.v(41) " "Verilog HDL Always Construct warning at sram.v(41): inferring latch(es) for variable \"mdr\", which holds its previous value in one or more paths through the always construct" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1460777547638 "|sram_test_de1soc|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[0\] sram.v(42) " "Inferred latch for \"mdr\[0\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460777547686 "|sram_test_de1soc|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[1\] sram.v(42) " "Inferred latch for \"mdr\[1\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460777547686 "|sram_test_de1soc|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[2\] sram.v(42) " "Inferred latch for \"mdr\[2\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460777547687 "|sram_test_de1soc|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[3\] sram.v(42) " "Inferred latch for \"mdr\[3\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460777547687 "|sram_test_de1soc|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[4\] sram.v(42) " "Inferred latch for \"mdr\[4\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460777547687 "|sram_test_de1soc|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[5\] sram.v(42) " "Inferred latch for \"mdr\[5\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460777547687 "|sram_test_de1soc|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[6\] sram.v(42) " "Inferred latch for \"mdr\[6\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460777547688 "|sram_test_de1soc|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[7\] sram.v(42) " "Inferred latch for \"mdr\[7\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460777547688 "|sram_test_de1soc|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[8\] sram.v(42) " "Inferred latch for \"mdr\[8\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460777547688 "|sram_test_de1soc|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[9\] sram.v(42) " "Inferred latch for \"mdr\[9\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460777547688 "|sram_test_de1soc|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[10\] sram.v(42) " "Inferred latch for \"mdr\[10\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460777547689 "|sram_test_de1soc|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[11\] sram.v(42) " "Inferred latch for \"mdr\[11\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460777547689 "|sram_test_de1soc|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[12\] sram.v(42) " "Inferred latch for \"mdr\[12\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460777547689 "|sram_test_de1soc|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[13\] sram.v(42) " "Inferred latch for \"mdr\[13\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460777547689 "|sram_test_de1soc|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[14\] sram.v(42) " "Inferred latch for \"mdr\[14\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460777547689 "|sram_test_de1soc|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[15\] sram.v(42) " "Inferred latch for \"mdr\[15\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1460777547689 "|sram_test_de1soc|sram:memory"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "sram:memory\|memory_rtl_0 " "Inferred dual-clock RAM node \"sram:memory\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1460777548232 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sram:memory\|memory " "RAM logic \"sram:memory\|memory\" is uninferred due to asynchronous read logic" {  } { { "sram.v" "memory" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1460777548233 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1460777548233 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[15\]\" " "Converted tri-state node \"data_bus\[15\]\" into a selector" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[14\]\" " "Converted tri-state node \"data_bus\[14\]\" into a selector" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[13\]\" " "Converted tri-state node \"data_bus\[13\]\" into a selector" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[12\]\" " "Converted tri-state node \"data_bus\[12\]\" into a selector" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[11\]\" " "Converted tri-state node \"data_bus\[11\]\" into a selector" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[10\]\" " "Converted tri-state node \"data_bus\[10\]\" into a selector" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[9\]\" " "Converted tri-state node \"data_bus\[9\]\" into a selector" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"data_bus\[8\]\" " "Converted tri-state node \"data_bus\[8\]\" into a selector" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[0\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[0\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[1\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[1\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[2\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[2\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[3\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[3\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[4\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[4\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[5\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[5\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[6\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[6\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[7\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[7\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[8\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[8\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[9\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[9\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[10\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[10\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[0\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[0\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[1\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[1\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[2\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[2\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[3\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[3\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[4\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[4\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[5\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[5\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[6\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[6\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[7\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[7\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[8\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[8\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[9\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[9\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[10\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[10\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[11\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[11\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[12\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[12\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[13\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[13\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[14\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[14\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[15\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[15\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1460777548236 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1460777548236 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram:memory\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram:memory\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460777562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460777562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460777562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460777562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460777562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460777562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460777562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460777562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460777562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460777562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460777562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460777562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460777562006 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1460777562006 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1460777562006 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1460777562006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram:memory\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"sram:memory\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460777562150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram:memory\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"sram:memory\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777562151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777562151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777562151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777562151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777562151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777562151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777562151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777562151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777562151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777562151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777562151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777562151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777562151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777562151 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1460777562151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ruk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ruk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ruk1 " "Found entity 1: altsyncram_ruk1" {  } { { "db/altsyncram_ruk1.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/db/altsyncram_ruk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1460777562246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1460777562246 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram:memory\|altsyncram:memory_rtl_0\|altsyncram_ruk1:auto_generated\|ram_block1a8 " "Synthesized away node \"sram:memory\|altsyncram:memory_rtl_0\|altsyncram_ruk1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ruk1.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/db/altsyncram_ruk1.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "c:/program_files/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460777563826 "|sram_test_de1soc|sram:memory|altsyncram:memory_rtl_0|altsyncram_ruk1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram:memory\|altsyncram:memory_rtl_0\|altsyncram_ruk1:auto_generated\|ram_block1a9 " "Synthesized away node \"sram:memory\|altsyncram:memory_rtl_0\|altsyncram_ruk1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ruk1.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/db/altsyncram_ruk1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/program_files/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460777563826 "|sram_test_de1soc|sram:memory|altsyncram:memory_rtl_0|altsyncram_ruk1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram:memory\|altsyncram:memory_rtl_0\|altsyncram_ruk1:auto_generated\|ram_block1a10 " "Synthesized away node \"sram:memory\|altsyncram:memory_rtl_0\|altsyncram_ruk1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ruk1.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/db/altsyncram_ruk1.tdf" 340 2 0 } } { "altsyncram.tdf" "" { Text "c:/program_files/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460777563826 "|sram_test_de1soc|sram:memory|altsyncram:memory_rtl_0|altsyncram_ruk1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram:memory\|altsyncram:memory_rtl_0\|altsyncram_ruk1:auto_generated\|ram_block1a11 " "Synthesized away node \"sram:memory\|altsyncram:memory_rtl_0\|altsyncram_ruk1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ruk1.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/db/altsyncram_ruk1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/program_files/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460777563826 "|sram_test_de1soc|sram:memory|altsyncram:memory_rtl_0|altsyncram_ruk1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram:memory\|altsyncram:memory_rtl_0\|altsyncram_ruk1:auto_generated\|ram_block1a12 " "Synthesized away node \"sram:memory\|altsyncram:memory_rtl_0\|altsyncram_ruk1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ruk1.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/db/altsyncram_ruk1.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "c:/program_files/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460777563826 "|sram_test_de1soc|sram:memory|altsyncram:memory_rtl_0|altsyncram_ruk1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram:memory\|altsyncram:memory_rtl_0\|altsyncram_ruk1:auto_generated\|ram_block1a13 " "Synthesized away node \"sram:memory\|altsyncram:memory_rtl_0\|altsyncram_ruk1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ruk1.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/db/altsyncram_ruk1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/program_files/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460777563826 "|sram_test_de1soc|sram:memory|altsyncram:memory_rtl_0|altsyncram_ruk1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram:memory\|altsyncram:memory_rtl_0\|altsyncram_ruk1:auto_generated\|ram_block1a14 " "Synthesized away node \"sram:memory\|altsyncram:memory_rtl_0\|altsyncram_ruk1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ruk1.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/db/altsyncram_ruk1.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "c:/program_files/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460777563826 "|sram_test_de1soc|sram:memory|altsyncram:memory_rtl_0|altsyncram_ruk1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram:memory\|altsyncram:memory_rtl_0\|altsyncram_ruk1:auto_generated\|ram_block1a15 " "Synthesized away node \"sram:memory\|altsyncram:memory_rtl_0\|altsyncram_ruk1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ruk1.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/db/altsyncram_ruk1.tdf" 490 2 0 } } { "altsyncram.tdf" "" { Text "c:/program_files/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460777563826 "|sram_test_de1soc|sram:memory|altsyncram:memory_rtl_0|altsyncram_ruk1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1460777563826 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1460777563826 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1460777565829 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:memory\|mar\[0\] " "Inserted always-enabled tri-state buffer between \"sram:memory\|mar\[0\]\" and its non-tri-state driver." {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460777566300 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram:memory\|mar\[1\] " "Inserted always-enabled tri-state buffer between \"sram:memory\|mar\[1\]\" and its non-tri-state driver." {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1460777566300 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1460777566300 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[9\] GND node " "The node \"sram:memory\|mar\[9\]\" is fed by GND" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460777566300 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[10\] GND node " "The node \"sram:memory\|mar\[10\]\" is fed by GND" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460777566300 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[4\] GND node " "The node \"sram:memory\|mar\[4\]\" is fed by GND" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460777566300 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[5\] GND node " "The node \"sram:memory\|mar\[5\]\" is fed by GND" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460777566300 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[2\] GND node " "The node \"sram:memory\|mar\[2\]\" is fed by GND" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460777566300 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[3\] GND node " "The node \"sram:memory\|mar\[3\]\" is fed by GND" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460777566300 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[8\] GND node " "The node \"sram:memory\|mar\[8\]\" is fed by GND" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460777566300 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[7\] GND node " "The node \"sram:memory\|mar\[7\]\" is fed by GND" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460777566300 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "sram:memory\|mar\[6\] GND node " "The node \"sram:memory\|mar\[6\]\" is fed by GND" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 33 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1460777566300 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1460777566300 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[9\] sram:memory\|mar\[9\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[9\]\" to the node \"sram:memory\|mar\[9\]\"" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777567824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[10\] sram:memory\|mar\[10\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[10\]\" to the node \"sram:memory\|mar\[10\]\"" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777567824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[0\] sram:memory\|mar\[0\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[0\]\" to the node \"sram:memory\|mar\[0\]\"" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777567824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[1\] sram:memory\|mar\[1\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[1\]\" to the node \"sram:memory\|mar\[1\]\"" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777567824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[4\] sram:memory\|mar\[4\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[4\]\" to the node \"sram:memory\|mar\[4\]\"" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777567824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[5\] sram:memory\|mar\[5\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[5\]\" to the node \"sram:memory\|mar\[5\]\"" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777567824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[2\] sram:memory\|mar\[2\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[2\]\" to the node \"sram:memory\|mar\[2\]\"" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777567824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[3\] sram:memory\|mar\[3\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[3\]\" to the node \"sram:memory\|mar\[3\]\"" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777567824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[8\] sram:memory\|mar\[8\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[8\]\" to the node \"sram:memory\|mar\[8\]\"" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777567824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[7\] sram:memory\|mar\[7\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[7\]\" to the node \"sram:memory\|mar\[7\]\"" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777567824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sram:memory\|addr_bus\[6\] sram:memory\|mar\[6\] " "Removed fan-out from the always-disabled I/O buffer \"sram:memory\|addr_bus\[6\]\" to the node \"sram:memory\|mar\[6\]\"" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1460777567824 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1460777567824 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram:memory\|addr_bus\[9\] sram:memory\|mar\[9\] " "Converted the fanout from the open-drain buffer \"sram:memory\|addr_bus\[9\]\" to the node \"sram:memory\|mar\[9\]\" into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1460777567825 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram:memory\|addr_bus\[10\] sram:memory\|mar\[10\] " "Converted the fanout from the open-drain buffer \"sram:memory\|addr_bus\[10\]\" to the node \"sram:memory\|mar\[10\]\" into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1460777567825 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram:memory\|addr_bus\[4\] sram:memory\|mar\[4\] " "Converted the fanout from the open-drain buffer \"sram:memory\|addr_bus\[4\]\" to the node \"sram:memory\|mar\[4\]\" into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1460777567825 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram:memory\|addr_bus\[5\] sram:memory\|mar\[5\] " "Converted the fanout from the open-drain buffer \"sram:memory\|addr_bus\[5\]\" to the node \"sram:memory\|mar\[5\]\" into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1460777567825 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram:memory\|addr_bus\[2\] sram:memory\|mar\[2\] " "Converted the fanout from the open-drain buffer \"sram:memory\|addr_bus\[2\]\" to the node \"sram:memory\|mar\[2\]\" into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1460777567825 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram:memory\|addr_bus\[3\] sram:memory\|mar\[3\] " "Converted the fanout from the open-drain buffer \"sram:memory\|addr_bus\[3\]\" to the node \"sram:memory\|mar\[3\]\" into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1460777567825 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram:memory\|addr_bus\[8\] sram:memory\|mar\[8\] " "Converted the fanout from the open-drain buffer \"sram:memory\|addr_bus\[8\]\" to the node \"sram:memory\|mar\[8\]\" into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1460777567825 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram:memory\|addr_bus\[7\] sram:memory\|mar\[7\] " "Converted the fanout from the open-drain buffer \"sram:memory\|addr_bus\[7\]\" to the node \"sram:memory\|mar\[7\]\" into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1460777567825 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "sram:memory\|addr_bus\[6\] sram:memory\|mar\[6\] " "Converted the fanout from the open-drain buffer \"sram:memory\|addr_bus\[6\]\" to the node \"sram:memory\|mar\[6\]\" into a wire" {  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 11 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1460777567825 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Quartus II" 0 -1 1460777567825 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "read_data\[0\] led_data\[0\] " "Converted the fan-out from the tri-state buffer \"read_data\[0\]\" to the node \"led_data\[0\]\" into an OR gate" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460777567825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "read_data\[1\] led_data\[1\] " "Converted the fan-out from the tri-state buffer \"read_data\[1\]\" to the node \"led_data\[1\]\" into an OR gate" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460777567825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "read_data\[2\] led_data\[2\] " "Converted the fan-out from the tri-state buffer \"read_data\[2\]\" to the node \"led_data\[2\]\" into an OR gate" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460777567825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "read_data\[3\] led_data\[3\] " "Converted the fan-out from the tri-state buffer \"read_data\[3\]\" to the node \"led_data\[3\]\" into an OR gate" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460777567825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "read_data\[4\] led_data\[4\] " "Converted the fan-out from the tri-state buffer \"read_data\[4\]\" to the node \"led_data\[4\]\" into an OR gate" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460777567825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "read_data\[5\] led_data\[5\] " "Converted the fan-out from the tri-state buffer \"read_data\[5\]\" to the node \"led_data\[5\]\" into an OR gate" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460777567825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "read_data\[6\] led_data\[6\] " "Converted the fan-out from the tri-state buffer \"read_data\[6\]\" to the node \"led_data\[6\]\" into an OR gate" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460777567825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "read_data\[7\] led_data\[7\] " "Converted the fan-out from the tri-state buffer \"read_data\[7\]\" to the node \"led_data\[7\]\" into an OR gate" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460777567825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address\[0\] sram:memory\|mar\[0\] " "Converted the fan-out from the tri-state buffer \"address\[0\]\" to the node \"sram:memory\|mar\[0\]\" into an OR gate" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460777567825 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "address\[1\] sram:memory\|mar\[1\] " "Converted the fan-out from the tri-state buffer \"address\[1\]\" to the node \"sram:memory\|mar\[1\]\" into an OR gate" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460777567825 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1460777567825 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[0\] sram:memory\|mdr\[0\] " "Converted the fan-out from the tri-state buffer \"data_bus\[0\]\" to the node \"sram:memory\|mdr\[0\]\" into an OR gate" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460777567827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[1\] sram:memory\|mdr\[1\] " "Converted the fan-out from the tri-state buffer \"data_bus\[1\]\" to the node \"sram:memory\|mdr\[1\]\" into an OR gate" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460777567827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[2\] sram:memory\|mdr\[2\] " "Converted the fan-out from the tri-state buffer \"data_bus\[2\]\" to the node \"sram:memory\|mdr\[2\]\" into an OR gate" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460777567827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[3\] sram:memory\|mdr\[3\] " "Converted the fan-out from the tri-state buffer \"data_bus\[3\]\" to the node \"sram:memory\|mdr\[3\]\" into an OR gate" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460777567827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[4\] sram:memory\|mdr\[4\] " "Converted the fan-out from the tri-state buffer \"data_bus\[4\]\" to the node \"sram:memory\|mdr\[4\]\" into an OR gate" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460777567827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[5\] sram:memory\|mdr\[5\] " "Converted the fan-out from the tri-state buffer \"data_bus\[5\]\" to the node \"sram:memory\|mdr\[5\]\" into an OR gate" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460777567827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[6\] sram:memory\|mdr\[6\] " "Converted the fan-out from the tri-state buffer \"data_bus\[6\]\" to the node \"sram:memory\|mdr\[6\]\" into an OR gate" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460777567827 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "data_bus\[7\] sram:memory\|mdr\[7\] " "Converted the fan-out from the tri-state buffer \"data_bus\[7\]\" to the node \"sram:memory\|mdr\[7\]\" into an OR gate" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1460777567827 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1460777567827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[0\] " "Latch sram:memory\|mdr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460777567829 ""}  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460777567829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[1\] " "Latch sram:memory\|mdr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460777567829 ""}  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460777567829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[2\] " "Latch sram:memory\|mdr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460777567830 ""}  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460777567830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[3\] " "Latch sram:memory\|mdr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460777567830 ""}  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460777567830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[4\] " "Latch sram:memory\|mdr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460777567830 ""}  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460777567830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[5\] " "Latch sram:memory\|mdr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460777567830 ""}  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460777567830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[6\] " "Latch sram:memory\|mdr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460777567830 ""}  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460777567830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sram:memory\|mdr\[7\] " "Latch sram:memory\|mdr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1460777567830 ""}  } { { "sram.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1460777567830 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460777567884 "|sram_test_de1soc|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1460777567884 "|sram_test_de1soc|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1460777567884 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1460777568026 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26947 " "26947 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1460777568622 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "sram:memory\|altsyncram:memory_rtl_0\|altsyncram_ruk1:auto_generated\|ALTSYNCRAM 9 " "Removed 9 MSB VCC or GND address nodes from RAM block \"sram:memory\|altsyncram:memory_rtl_0\|altsyncram_ruk1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ruk1.tdf" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/db/altsyncram_ruk1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/program_files/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sram_test_de1soc.v" "" { Text "C:/EE_469/git/EE469/Lab2/verilog/sram/sram_test_de1soc.v" 47 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460777568652 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EE_469/git/EE469/Lab2/verilog/sram/output_files/sram_test_de1soc.map.smsg " "Generated suppressed messages file C:/EE_469/git/EE469/Lab2/verilog/sram/output_files/sram_test_de1soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1460777569578 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1460777569816 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1460777569816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1460777571062 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1460777571062 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1460777571062 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1460777571062 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1460777571062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "722 " "Peak virtual memory: 722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1460777571163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 20:32:51 2016 " "Processing ended: Fri Apr 15 20:32:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1460777571163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1460777571163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1460777571163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1460777571163 ""}
