

================================================================
== Vitis HLS Report for 'conv2_Pipeline_OUT_ROW_COL'
================================================================
* Date:           Thu Nov  2 03:20:21 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   195850|   195850|  1.958 ms|  1.958 ms|  195850|  195850|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- OUT_ROW_COL  |   195848|   195848|        10|          1|          1|  195840|       yes|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    414|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|     397|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     397|    568|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln40_2_fu_235_p2     |         +|   0|  0|  25|          18|           1|
    |add_ln40_fu_253_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln41_1_fu_601_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln41_fu_351_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln43_1_fu_587_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln43_fu_458_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln44_fu_581_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln46_1_fu_528_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln46_2_fu_564_p2     |         +|   0|  0|  16|          16|          16|
    |add_ln46_3_fu_575_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln46_fu_500_p2       |         +|   0|  0|  18|          11|          11|
    |sub_ln46_1_fu_395_p2     |         -|   0|  0|  17|          10|          10|
    |sub_ln46_2_fu_522_p2     |         -|   0|  0|  16|          16|          16|
    |sub_ln46_3_fu_550_p2     |         -|   0|  0|  17|          12|          12|
    |sub_ln46_fu_297_p2       |         -|   0|  0|  13|           6|           6|
    |and_ln40_1_fu_345_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln40_fu_446_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln41_fu_452_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln40_fu_229_p2      |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln41_fu_259_p2      |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln43_fu_339_p2      |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln44_fu_333_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln41_1_fu_440_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln41_fu_357_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln43_1_fu_470_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln43_fu_464_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln40_2_fu_273_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln40_3_fu_319_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln40_fu_265_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln41_1_fu_371_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln41_2_fu_421_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln41_3_fu_607_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln41_fu_363_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln43_1_fu_484_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln43_2_fu_593_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln43_fu_476_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln40_fu_327_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln41_fu_434_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 414|         228|         189|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_fu_90                  |   9|          2|    8|         16|
    |i_fu_102                 |   9|          2|    7|         14|
    |indvar_flatten31_fu_98   |   9|          2|   10|         20|
    |indvar_flatten51_fu_106  |   9|          2|   17|         34|
    |indvar_flatten92_fu_114  |   9|          2|   18|         36|
    |o_fu_110                 |   9|          2|    3|          6|
    |r_fu_94                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         20|   68|        136|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln46_3_reg_721                |  12|   0|   12|          0|
    |add_reg_757                       |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |c_fu_90                           |   8|   0|    8|          0|
    |i_fu_102                          |   7|   0|    7|          0|
    |indvar_flatten31_fu_98            |  10|   0|   10|          0|
    |indvar_flatten51_fu_106           |  17|   0|   17|          0|
    |indvar_flatten92_fu_114           |  18|   0|   18|          0|
    |input_fm_buffer_1_load_reg_731    |  32|   0|   32|          0|
    |mul_reg_747                       |  32|   0|   32|          0|
    |o_fu_110                          |   3|   0|    3|          0|
    |output_fm_buffer_addr_reg_741     |  12|   0|   12|          0|
    |output_fm_buffer_load_reg_752     |  32|   0|   32|          0|
    |r_fu_94                           |   2|   0|    2|          0|
    |weight_buffer_load_reg_726        |  32|   0|   32|          0|
    |add_ln46_3_reg_721                |  64|  32|   12|          0|
    |output_fm_buffer_addr_reg_741     |  64|  32|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 397|  64|  293|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_994_p_din0           |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_994_p_din1           |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_994_p_opcode         |  out|    2|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_994_p_dout0          |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_994_p_ce             |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_998_p_din0           |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_998_p_din1           |  out|   32|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_998_p_dout0          |   in|   32|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_998_p_ce             |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|weight_buffer_address0      |  out|    8|   ap_memory|               weight_buffer|         array|
|weight_buffer_ce0           |  out|    1|   ap_memory|               weight_buffer|         array|
|weight_buffer_q0            |   in|   32|   ap_memory|               weight_buffer|         array|
|input_fm_buffer_1_address0  |  out|   16|   ap_memory|           input_fm_buffer_1|         array|
|input_fm_buffer_1_ce0       |  out|    1|   ap_memory|           input_fm_buffer_1|         array|
|input_fm_buffer_1_q0        |   in|   32|   ap_memory|           input_fm_buffer_1|         array|
|output_fm_buffer_address0   |  out|   12|   ap_memory|            output_fm_buffer|         array|
|output_fm_buffer_ce0        |  out|    1|   ap_memory|            output_fm_buffer|         array|
|output_fm_buffer_we0        |  out|    1|   ap_memory|            output_fm_buffer|         array|
|output_fm_buffer_d0         |  out|   32|   ap_memory|            output_fm_buffer|         array|
|output_fm_buffer_address1   |  out|   12|   ap_memory|            output_fm_buffer|         array|
|output_fm_buffer_ce1        |  out|    1|   ap_memory|            output_fm_buffer|         array|
|output_fm_buffer_q1         |   in|   32|   ap_memory|            output_fm_buffer|         array|
+----------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 13 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 14 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten51 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 18 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten92 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_fm_buffer_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten92"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %o"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten51"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten31"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %r"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %c"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.28>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i"   --->   Operation 29 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%o_1 = load i3 %o"   --->   Operation 30 'load' 'o_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten92_load = load i18 %indvar_flatten92" [src/conv2.cpp:40]   --->   Operation 31 'load' 'indvar_flatten92_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_1"   --->   Operation 32 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty_71 = trunc i3 %o_1"   --->   Operation 33 'trunc' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty_71, i6 %empty"   --->   Operation 34 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.87ns)   --->   "%icmp_ln40 = icmp_eq  i18 %indvar_flatten92_load, i18 195840" [src/conv2.cpp:40]   --->   Operation 36 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.87ns)   --->   "%add_ln40_2 = add i18 %indvar_flatten92_load, i18 1" [src/conv2.cpp:40]   --->   Operation 37 'add' 'add_ln40_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc47, void %BH.i23.preheader.exitStub" [src/conv2.cpp:40]   --->   Operation 38 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%c_load = load i8 %c" [src/conv2.cpp:43]   --->   Operation 39 'load' 'c_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%r_load = load i2 %r" [src/conv2.cpp:41]   --->   Operation 40 'load' 'r_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i10 %indvar_flatten31" [src/conv2.cpp:43]   --->   Operation 41 'load' 'indvar_flatten31_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten51_load = load i17 %indvar_flatten51" [src/conv2.cpp:41]   --->   Operation 42 'load' 'indvar_flatten51_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.67ns)   --->   "%add_ln40 = add i3 %o_1, i3 1" [src/conv2.cpp:40]   --->   Operation 43 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.86ns)   --->   "%icmp_ln41 = icmp_eq  i17 %indvar_flatten51_load, i17 48960" [src/conv2.cpp:41]   --->   Operation 44 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.36ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i7 0, i7 %i_1" [src/conv2.cpp:40]   --->   Operation 45 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.20ns)   --->   "%select_ln40_2 = select i1 %icmp_ln41, i3 %add_ln40, i3 %o_1" [src/conv2.cpp:40]   --->   Operation 46 'select' 'select_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i3 %select_ln40_2" [src/conv2.cpp:46]   --->   Operation 47 'zext' 'zext_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln40_2, i2 0" [src/conv2.cpp:46]   --->   Operation 48 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i5 %tmp_9" [src/conv2.cpp:46]   --->   Operation 49 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.78ns)   --->   "%sub_ln46 = sub i6 %zext_ln46_2, i6 %zext_ln46" [src/conv2.cpp:46]   --->   Operation 50 'sub' 'sub_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i6 %sub_ln46" [src/conv2.cpp:40]   --->   Operation 51 'sext' 'sext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%empty_72 = trunc i3 %add_ln40" [src/conv2.cpp:40]   --->   Operation 52 'trunc' 'empty_72' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%p_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty_72, i6 0" [src/conv2.cpp:40]   --->   Operation 53 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%select_ln40_3 = select i1 %icmp_ln41, i8 %p_mid, i8 %tmp_s" [src/conv2.cpp:40]   --->   Operation 54 'select' 'select_ln40_3' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.28ns)   --->   "%xor_ln40 = xor i1 %icmp_ln41, i1 1" [src/conv2.cpp:40]   --->   Operation 55 'xor' 'xor_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.76ns)   --->   "%icmp_ln44 = icmp_eq  i8 %c_load, i8 255" [src/conv2.cpp:44]   --->   Operation 56 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.78ns)   --->   "%icmp_ln43 = icmp_eq  i10 %indvar_flatten31_load, i10 765" [src/conv2.cpp:43]   --->   Operation 57 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.28ns)   --->   "%and_ln40_1 = and i1 %icmp_ln43, i1 %xor_ln40" [src/conv2.cpp:40]   --->   Operation 58 'and' 'and_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.77ns)   --->   "%add_ln41 = add i7 %select_ln40, i7 1" [src/conv2.cpp:41]   --->   Operation 59 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.28ns)   --->   "%or_ln41 = or i1 %and_ln40_1, i1 %icmp_ln41" [src/conv2.cpp:41]   --->   Operation 60 'or' 'or_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.17ns)   --->   "%select_ln41 = select i1 %or_ln41, i2 0, i2 %r_load" [src/conv2.cpp:41]   --->   Operation 61 'select' 'select_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.36ns)   --->   "%select_ln41_1 = select i1 %and_ln40_1, i7 %add_ln41, i7 %select_ln40" [src/conv2.cpp:41]   --->   Operation 62 'select' 'select_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i7 %select_ln41_1" [src/conv2.cpp:46]   --->   Operation 63 'zext' 'zext_ln46_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %select_ln41_1, i2 0" [src/conv2.cpp:46]   --->   Operation 64 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i9 %p_shl3" [src/conv2.cpp:46]   --->   Operation 65 'zext' 'zext_ln46_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.77ns)   --->   "%sub_ln46_1 = sub i10 %zext_ln46_4, i10 %zext_ln46_3" [src/conv2.cpp:46]   --->   Operation 66 'sub' 'sub_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sub_ln46_1_cast = sext i10 %sub_ln46_1" [src/conv2.cpp:46]   --->   Operation 67 'sext' 'sub_ln46_1_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%empty_73 = trunc i7 %add_ln41" [src/conv2.cpp:41]   --->   Operation 68 'trunc' 'empty_73' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%empty_74 = trunc i3 %select_ln40_2" [src/conv2.cpp:40]   --->   Operation 69 'trunc' 'empty_74' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%p_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty_74, i6 %empty_73" [src/conv2.cpp:40]   --->   Operation 70 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln41_2 = select i1 %and_ln40_1, i8 %p_mid1, i8 %select_ln40_3" [src/conv2.cpp:41]   --->   Operation 71 'select' 'select_ln41_2' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i8 %select_ln41_2" [src/conv2.cpp:41]   --->   Operation 72 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%weight_buffer_addr = getelementptr i32 %weight_buffer, i64 0, i64 %zext_ln41" [src/conv2.cpp:41]   --->   Operation 73 'getelementptr' 'weight_buffer_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (1.23ns)   --->   "%weight_buffer_load = load i8 %weight_buffer_addr" [src/conv2.cpp:41]   --->   Operation 74 'load' 'weight_buffer_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%xor_ln41 = xor i1 %icmp_ln43, i1 1" [src/conv2.cpp:41]   --->   Operation 75 'xor' 'xor_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%or_ln41_1 = or i1 %icmp_ln41, i1 %xor_ln41" [src/conv2.cpp:41]   --->   Operation 76 'or' 'or_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%and_ln40 = and i1 %or_ln41_1, i1 %xor_ln40" [src/conv2.cpp:40]   --->   Operation 77 'and' 'and_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln41 = and i1 %and_ln40, i1 %icmp_ln44" [src/conv2.cpp:41]   --->   Operation 78 'and' 'and_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.54ns)   --->   "%add_ln43 = add i2 %select_ln41, i2 1" [src/conv2.cpp:43]   --->   Operation 79 'add' 'add_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln43)   --->   "%or_ln43 = or i1 %and_ln41, i1 %and_ln40_1" [src/conv2.cpp:43]   --->   Operation 80 'or' 'or_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln43)   --->   "%or_ln43_1 = or i1 %or_ln43, i1 %icmp_ln41" [src/conv2.cpp:43]   --->   Operation 81 'or' 'or_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln43 = select i1 %or_ln43_1, i8 0, i8 %c_load" [src/conv2.cpp:43]   --->   Operation 82 'select' 'select_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.17ns)   --->   "%select_ln43_1 = select i1 %and_ln41, i2 %add_ln43, i2 %select_ln41" [src/conv2.cpp:43]   --->   Operation 83 'select' 'select_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i2 %select_ln43_1" [src/conv2.cpp:46]   --->   Operation 84 'zext' 'zext_ln46_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln46_6 = zext i2 %select_ln43_1" [src/conv2.cpp:46]   --->   Operation 85 'zext' 'zext_ln46_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.78ns)   --->   "%add_ln46 = add i11 %sub_ln46_1_cast, i11 %zext_ln46_6" [src/conv2.cpp:46]   --->   Operation 86 'add' 'add_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i11 %add_ln46" [src/conv2.cpp:46]   --->   Operation 87 'sext' 'sext_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i11 %add_ln46" [src/conv2.cpp:46]   --->   Operation 88 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln46, i8 0" [src/conv2.cpp:46]   --->   Operation 89 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln46_2 = sub i16 %p_shl4, i16 %sext_ln46" [src/conv2.cpp:46]   --->   Operation 90 'sub' 'sub_ln46_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.78ns)   --->   "%add_ln46_1 = add i7 %sext_ln40, i7 %zext_ln46_5" [src/conv2.cpp:46]   --->   Operation 91 'add' 'add_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i7 %add_ln46_1" [src/conv2.cpp:46]   --->   Operation 92 'sext' 'sext_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i7 %add_ln46_1" [src/conv2.cpp:46]   --->   Operation 93 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln46_1, i8 0" [src/conv2.cpp:46]   --->   Operation 94 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln46_3 = sub i12 %p_shl5, i12 %sext_ln46_1" [src/conv2.cpp:46]   --->   Operation 95 'sub' 'sub_ln46_3' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln46_7 = zext i8 %select_ln43" [src/conv2.cpp:46]   --->   Operation 96 'zext' 'zext_ln46_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln46_8 = zext i8 %select_ln43" [src/conv2.cpp:46]   --->   Operation 97 'zext' 'zext_ln46_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln46_2 = add i16 %sub_ln46_2, i16 %zext_ln46_8" [src/conv2.cpp:46]   --->   Operation 98 'add' 'add_ln46_2' <Predicate = (!icmp_ln40)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln46_9 = zext i16 %add_ln46_2" [src/conv2.cpp:46]   --->   Operation 99 'zext' 'zext_ln46_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%input_fm_buffer_1_addr = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln46_9" [src/conv2.cpp:46]   --->   Operation 100 'getelementptr' 'input_fm_buffer_1_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln46_3 = add i12 %sub_ln46_3, i12 %zext_ln46_7" [src/conv2.cpp:46]   --->   Operation 101 'add' 'add_ln46_3' <Predicate = (!icmp_ln40)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [2/2] (0.67ns)   --->   "%input_fm_buffer_1_load = load i16 %input_fm_buffer_1_addr" [src/conv2.cpp:46]   --->   Operation 102 'load' 'input_fm_buffer_1_load' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48960> <RAM>
ST_2 : Operation 103 [1/1] (0.76ns)   --->   "%add_ln44 = add i8 %select_ln43, i8 1" [src/conv2.cpp:44]   --->   Operation 103 'add' 'add_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.78ns)   --->   "%add_ln43_1 = add i10 %indvar_flatten31_load, i10 1" [src/conv2.cpp:43]   --->   Operation 104 'add' 'add_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.40ns)   --->   "%select_ln43_2 = select i1 %or_ln41, i10 1, i10 %add_ln43_1" [src/conv2.cpp:43]   --->   Operation 105 'select' 'select_ln43_2' <Predicate = (!icmp_ln40)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.86ns)   --->   "%add_ln41_1 = add i17 %indvar_flatten51_load, i17 1" [src/conv2.cpp:41]   --->   Operation 106 'add' 'add_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.35ns)   --->   "%select_ln41_3 = select i1 %icmp_ln41, i17 1, i17 %add_ln41_1" [src/conv2.cpp:41]   --->   Operation 107 'select' 'select_ln41_3' <Predicate = (!icmp_ln40)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln44 = store i18 %add_ln40_2, i18 %indvar_flatten92" [src/conv2.cpp:44]   --->   Operation 108 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln44 = store i3 %select_ln40_2, i3 %o" [src/conv2.cpp:44]   --->   Operation 109 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln44 = store i17 %select_ln41_3, i17 %indvar_flatten51" [src/conv2.cpp:44]   --->   Operation 110 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln44 = store i7 %select_ln41_1, i7 %i" [src/conv2.cpp:44]   --->   Operation 111 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln44 = store i10 %select_ln43_2, i10 %indvar_flatten31" [src/conv2.cpp:44]   --->   Operation 112 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln44 = store i2 %select_ln43_1, i2 %r" [src/conv2.cpp:44]   --->   Operation 113 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln44 = store i8 %add_ln44, i8 %c" [src/conv2.cpp:44]   --->   Operation 114 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 115 [1/2] (1.23ns)   --->   "%weight_buffer_load = load i8 %weight_buffer_addr" [src/conv2.cpp:41]   --->   Operation 115 'load' 'weight_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 116 [1/2] (0.67ns)   --->   "%input_fm_buffer_1_load = load i16 %input_fm_buffer_1_addr" [src/conv2.cpp:46]   --->   Operation 116 'load' 'input_fm_buffer_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48960> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %weight_buffer_load" [src/conv2.cpp:41]   --->   Operation 117 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (0.47ns)   --->   Input mux for Operation 118 '%mul = fmul i32 %bitcast_ln41, i32 %input_fm_buffer_1_load'
ST_4 : Operation 118 [3/3] (6.54ns)   --->   "%mul = fmul i32 %bitcast_ln41, i32 %input_fm_buffer_1_load" [src/conv2.cpp:46]   --->   Operation 118 'fmul' 'mul' <Predicate = true> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln46_10 = zext i12 %add_ln46_3" [src/conv2.cpp:46]   --->   Operation 119 'zext' 'zext_ln46_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln46_10" [src/conv2.cpp:46]   --->   Operation 120 'getelementptr' 'output_fm_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln41, i32 %input_fm_buffer_1_load" [src/conv2.cpp:46]   --->   Operation 121 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i12 %output_fm_buffer_addr" [src/conv2.cpp:46]   --->   Operation 122 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3060> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 123 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln41, i32 %input_fm_buffer_1_load" [src/conv2.cpp:46]   --->   Operation 123 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i12 %output_fm_buffer_addr" [src/conv2.cpp:46]   --->   Operation 124 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3060> <RAM>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : [1/1] (0.77ns)   --->   Input mux for Operation 125 '%add = fadd i32 %output_fm_buffer_load, i32 %mul'
ST_7 : Operation 125 [4/4] (5.66ns)   --->   "%add = fadd i32 %output_fm_buffer_load, i32 %mul" [src/conv2.cpp:46]   --->   Operation 125 'fadd' 'add' <Predicate = true> <Delay = 5.66> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 126 [3/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_load, i32 %mul" [src/conv2.cpp:46]   --->   Operation 126 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 127 [2/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_load, i32 %mul" [src/conv2.cpp:46]   --->   Operation 127 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 128 [1/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_load, i32 %mul" [src/conv2.cpp:46]   --->   Operation 128 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.23>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str"   --->   Operation 129 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 195840, i64 195840, i64 195840"   --->   Operation 130 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 131 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 133 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 134 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 135 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/conv2.cpp:44]   --->   Operation 136 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %add, i12 %output_fm_buffer_addr" [src/conv2.cpp:46]   --->   Operation 137 'store' 'store_ln46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3060> <RAM>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc" [src/conv2.cpp:44]   --->   Operation 138 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                      (alloca           ) [ 011000000000]
r                      (alloca           ) [ 011000000000]
indvar_flatten31       (alloca           ) [ 011000000000]
i                      (alloca           ) [ 011000000000]
indvar_flatten51       (alloca           ) [ 011000000000]
o                      (alloca           ) [ 011000000000]
indvar_flatten92       (alloca           ) [ 011000000000]
specmemcore_ln0        (specmemcore      ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
i_1                    (load             ) [ 000000000000]
o_1                    (load             ) [ 000000000000]
indvar_flatten92_load  (load             ) [ 000000000000]
empty                  (trunc            ) [ 000000000000]
empty_71               (trunc            ) [ 000000000000]
tmp_s                  (bitconcatenate   ) [ 000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000]
icmp_ln40              (icmp             ) [ 011111111110]
add_ln40_2             (add              ) [ 000000000000]
br_ln40                (br               ) [ 000000000000]
c_load                 (load             ) [ 000000000000]
r_load                 (load             ) [ 000000000000]
indvar_flatten31_load  (load             ) [ 000000000000]
indvar_flatten51_load  (load             ) [ 000000000000]
add_ln40               (add              ) [ 000000000000]
icmp_ln41              (icmp             ) [ 000000000000]
select_ln40            (select           ) [ 000000000000]
select_ln40_2          (select           ) [ 000000000000]
zext_ln46              (zext             ) [ 000000000000]
tmp_9                  (bitconcatenate   ) [ 000000000000]
zext_ln46_2            (zext             ) [ 000000000000]
sub_ln46               (sub              ) [ 000000000000]
sext_ln40              (sext             ) [ 000000000000]
empty_72               (trunc            ) [ 000000000000]
p_mid                  (bitconcatenate   ) [ 000000000000]
select_ln40_3          (select           ) [ 000000000000]
xor_ln40               (xor              ) [ 000000000000]
icmp_ln44              (icmp             ) [ 000000000000]
icmp_ln43              (icmp             ) [ 000000000000]
and_ln40_1             (and              ) [ 000000000000]
add_ln41               (add              ) [ 000000000000]
or_ln41                (or               ) [ 000000000000]
select_ln41            (select           ) [ 000000000000]
select_ln41_1          (select           ) [ 000000000000]
zext_ln46_3            (zext             ) [ 000000000000]
p_shl3                 (bitconcatenate   ) [ 000000000000]
zext_ln46_4            (zext             ) [ 000000000000]
sub_ln46_1             (sub              ) [ 000000000000]
sub_ln46_1_cast        (sext             ) [ 000000000000]
empty_73               (trunc            ) [ 000000000000]
empty_74               (trunc            ) [ 000000000000]
p_mid1                 (bitconcatenate   ) [ 000000000000]
select_ln41_2          (select           ) [ 000000000000]
zext_ln41              (zext             ) [ 000000000000]
weight_buffer_addr     (getelementptr    ) [ 010100000000]
xor_ln41               (xor              ) [ 000000000000]
or_ln41_1              (or               ) [ 000000000000]
and_ln40               (and              ) [ 000000000000]
and_ln41               (and              ) [ 000000000000]
add_ln43               (add              ) [ 000000000000]
or_ln43                (or               ) [ 000000000000]
or_ln43_1              (or               ) [ 000000000000]
select_ln43            (select           ) [ 000000000000]
select_ln43_1          (select           ) [ 000000000000]
zext_ln46_5            (zext             ) [ 000000000000]
zext_ln46_6            (zext             ) [ 000000000000]
add_ln46               (add              ) [ 000000000000]
sext_ln46              (sext             ) [ 000000000000]
trunc_ln46             (trunc            ) [ 000000000000]
p_shl4                 (bitconcatenate   ) [ 000000000000]
sub_ln46_2             (sub              ) [ 000000000000]
add_ln46_1             (add              ) [ 000000000000]
sext_ln46_1            (sext             ) [ 000000000000]
trunc_ln46_1           (trunc            ) [ 000000000000]
p_shl5                 (bitconcatenate   ) [ 000000000000]
sub_ln46_3             (sub              ) [ 000000000000]
zext_ln46_7            (zext             ) [ 000000000000]
zext_ln46_8            (zext             ) [ 000000000000]
add_ln46_2             (add              ) [ 000000000000]
zext_ln46_9            (zext             ) [ 000000000000]
input_fm_buffer_1_addr (getelementptr    ) [ 010100000000]
add_ln46_3             (add              ) [ 010111000000]
add_ln44               (add              ) [ 000000000000]
add_ln43_1             (add              ) [ 000000000000]
select_ln43_2          (select           ) [ 000000000000]
add_ln41_1             (add              ) [ 000000000000]
select_ln41_3          (select           ) [ 000000000000]
store_ln44             (store            ) [ 000000000000]
store_ln44             (store            ) [ 000000000000]
store_ln44             (store            ) [ 000000000000]
store_ln44             (store            ) [ 000000000000]
store_ln44             (store            ) [ 000000000000]
store_ln44             (store            ) [ 000000000000]
store_ln44             (store            ) [ 000000000000]
weight_buffer_load     (load             ) [ 010010000000]
input_fm_buffer_1_load (load             ) [ 010011100000]
bitcast_ln41           (bitcast          ) [ 010001100000]
zext_ln46_10           (zext             ) [ 000000000000]
output_fm_buffer_addr  (getelementptr    ) [ 010000111111]
mul                    (fmul             ) [ 010000011110]
output_fm_buffer_load  (load             ) [ 010000011110]
add                    (fadd             ) [ 010000000001]
specloopname_ln0       (specloopname     ) [ 000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000]
specpipeline_ln0       (specpipeline     ) [ 000000000000]
specloopname_ln44      (specloopname     ) [ 000000000000]
store_ln46             (store            ) [ 000000000000]
br_ln44                (br               ) [ 000000000000]
ret_ln0                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_buffer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_fm_buffer_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_fm_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="c_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="r_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten31_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten31/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten51_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten51/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="o_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten92_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten92/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="weight_buffer_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buffer_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buffer_load/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="input_fm_buffer_1_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="16" slack="0"/>
<pin id="135" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_1_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_fm_buffer_1_load/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="output_fm_buffer_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="12" slack="0"/>
<pin id="148" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_addr/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="12" slack="6"/>
<pin id="153" dir="0" index="1" bw="32" slack="1"/>
<pin id="154" dir="0" index="2" bw="0" slack="0"/>
<pin id="156" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="157" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="159" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_fm_buffer_load/5 store_ln46/11 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="32" slack="1"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="1"/>
<pin id="168" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln0_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="18" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln0_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="3" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln0_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="17" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="7" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln0_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="10" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln0_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="2" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln0_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_1_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="1"/>
<pin id="206" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="o_1_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="1"/>
<pin id="209" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="indvar_flatten92_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="18" slack="1"/>
<pin id="212" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten92_load/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="empty_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="empty_71_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_71/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_s_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="2" slack="0"/>
<pin id="224" dir="0" index="2" bw="6" slack="0"/>
<pin id="225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln40_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="18" slack="0"/>
<pin id="231" dir="0" index="1" bw="18" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln40_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="18" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="c_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="1"/>
<pin id="243" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="r_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="1"/>
<pin id="246" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="indvar_flatten31_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="1"/>
<pin id="249" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten31_load/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="indvar_flatten51_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="17" slack="1"/>
<pin id="252" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten51_load/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln40_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln41_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="17" slack="0"/>
<pin id="261" dir="0" index="1" bw="17" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="select_ln40_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="7" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="0"/>
<pin id="269" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln40_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="3" slack="0"/>
<pin id="276" dir="0" index="2" bw="3" slack="0"/>
<pin id="277" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_2/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln46_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="0"/>
<pin id="283" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_9_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln46_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sub_ln46_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="3" slack="0"/>
<pin id="300" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sext_ln40_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="empty_72_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_72/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_mid_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="2" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln40_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="8" slack="0"/>
<pin id="322" dir="0" index="2" bw="8" slack="0"/>
<pin id="323" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_3/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="xor_ln40_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_ln44_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln43_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="0" index="1" bw="10" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="and_ln40_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40_1/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln41_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="or_ln41_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="select_ln41_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="2" slack="0"/>
<pin id="366" dir="0" index="2" bw="2" slack="0"/>
<pin id="367" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln41_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="7" slack="0"/>
<pin id="374" dir="0" index="2" bw="7" slack="0"/>
<pin id="375" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln46_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="0"/>
<pin id="381" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_3/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_shl3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="0" index="1" bw="7" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln46_4_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="9" slack="0"/>
<pin id="393" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_4/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sub_ln46_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="9" slack="0"/>
<pin id="397" dir="0" index="1" bw="7" slack="0"/>
<pin id="398" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46_1/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sub_ln46_1_cast_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="0"/>
<pin id="403" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub_ln46_1_cast/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="empty_73_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_73/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="empty_74_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_74/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_mid1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="2" slack="0"/>
<pin id="416" dir="0" index="2" bw="6" slack="0"/>
<pin id="417" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln41_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="0"/>
<pin id="424" dir="0" index="2" bw="8" slack="0"/>
<pin id="425" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_2/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln41_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="xor_ln41_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln41/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="or_ln41_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41_1/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="and_ln40_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="and_ln41_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln41/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln43_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_ln43_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="or_ln43_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_1/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln43_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="0" index="2" bw="8" slack="0"/>
<pin id="480" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="select_ln43_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="2" slack="0"/>
<pin id="487" dir="0" index="2" bw="2" slack="0"/>
<pin id="488" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_1/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln46_5_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="2" slack="0"/>
<pin id="494" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_5/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln46_6_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="0"/>
<pin id="498" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_6/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln46_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="0"/>
<pin id="502" dir="0" index="1" bw="2" slack="0"/>
<pin id="503" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sext_ln46_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="0"/>
<pin id="508" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="trunc_ln46_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="11" slack="0"/>
<pin id="512" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_shl4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="0"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sub_ln46_2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="0"/>
<pin id="524" dir="0" index="1" bw="11" slack="0"/>
<pin id="525" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46_2/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln46_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="6" slack="0"/>
<pin id="530" dir="0" index="1" bw="2" slack="0"/>
<pin id="531" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sext_ln46_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="7" slack="0"/>
<pin id="536" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_1/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="trunc_ln46_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="0"/>
<pin id="540" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_1/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="p_shl5_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="12" slack="0"/>
<pin id="544" dir="0" index="1" bw="4" slack="0"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sub_ln46_3_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="12" slack="0"/>
<pin id="552" dir="0" index="1" bw="7" slack="0"/>
<pin id="553" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46_3/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln46_7_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_7/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln46_8_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_8/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln46_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="0" index="1" bw="8" slack="0"/>
<pin id="567" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_2/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln46_9_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="0"/>
<pin id="572" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_9/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln46_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="12" slack="0"/>
<pin id="577" dir="0" index="1" bw="8" slack="0"/>
<pin id="578" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_3/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln44_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln43_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="10" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="select_ln43_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="10" slack="0"/>
<pin id="596" dir="0" index="2" bw="10" slack="0"/>
<pin id="597" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_2/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln41_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="17" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="select_ln41_3_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="17" slack="0"/>
<pin id="610" dir="0" index="2" bw="17" slack="0"/>
<pin id="611" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_3/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln44_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="18" slack="0"/>
<pin id="617" dir="0" index="1" bw="18" slack="1"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln44_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="3" slack="0"/>
<pin id="622" dir="0" index="1" bw="3" slack="1"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="store_ln44_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="17" slack="0"/>
<pin id="627" dir="0" index="1" bw="17" slack="1"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln44_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="7" slack="0"/>
<pin id="632" dir="0" index="1" bw="7" slack="1"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="store_ln44_store_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="10" slack="0"/>
<pin id="637" dir="0" index="1" bw="10" slack="1"/>
<pin id="638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="store_ln44_store_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="2" slack="0"/>
<pin id="642" dir="0" index="1" bw="2" slack="1"/>
<pin id="643" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="store_ln44_store_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="0"/>
<pin id="647" dir="0" index="1" bw="8" slack="1"/>
<pin id="648" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="bitcast_ln41_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln41/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln46_10_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="12" slack="3"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_10/5 "/>
</bind>
</comp>

<comp id="658" class="1005" name="c_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="665" class="1005" name="r_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="2" slack="0"/>
<pin id="667" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="672" class="1005" name="indvar_flatten31_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="10" slack="0"/>
<pin id="674" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten31 "/>
</bind>
</comp>

<comp id="679" class="1005" name="i_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="7" slack="0"/>
<pin id="681" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="686" class="1005" name="indvar_flatten51_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="17" slack="0"/>
<pin id="688" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten51 "/>
</bind>
</comp>

<comp id="693" class="1005" name="o_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="3" slack="0"/>
<pin id="695" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="700" class="1005" name="indvar_flatten92_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="18" slack="0"/>
<pin id="702" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten92 "/>
</bind>
</comp>

<comp id="707" class="1005" name="icmp_ln40_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="8"/>
<pin id="709" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="711" class="1005" name="weight_buffer_addr_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="1"/>
<pin id="713" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_buffer_addr "/>
</bind>
</comp>

<comp id="716" class="1005" name="input_fm_buffer_1_addr_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="16" slack="1"/>
<pin id="718" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_1_addr "/>
</bind>
</comp>

<comp id="721" class="1005" name="add_ln46_3_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="12" slack="3"/>
<pin id="723" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="add_ln46_3 "/>
</bind>
</comp>

<comp id="726" class="1005" name="weight_buffer_load_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_buffer_load "/>
</bind>
</comp>

<comp id="731" class="1005" name="input_fm_buffer_1_load_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_1_load "/>
</bind>
</comp>

<comp id="736" class="1005" name="bitcast_ln41_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln41 "/>
</bind>
</comp>

<comp id="741" class="1005" name="output_fm_buffer_addr_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="12" slack="1"/>
<pin id="743" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_addr "/>
</bind>
</comp>

<comp id="747" class="1005" name="mul_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="752" class="1005" name="output_fm_buffer_load_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_load "/>
</bind>
</comp>

<comp id="757" class="1005" name="add_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="62" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="62" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="62" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="160"><net_src comp="144" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="216"><net_src comp="204" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="207" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="213" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="210" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="40" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="210" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="257"><net_src comp="207" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="44" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="250" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="204" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="278"><net_src comp="259" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="253" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="207" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="273" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="281" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="253" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="30" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="50" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="324"><net_src comp="259" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="311" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="221" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="259" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="241" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="54" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="247" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="56" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="327" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="265" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="58" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="345" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="259" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="26" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="244" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="376"><net_src comp="345" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="351" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="265" pin="3"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="60" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="371" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="26" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="383" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="379" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="351" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="273" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="30" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="405" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="426"><net_src comp="345" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="413" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="319" pin="3"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="438"><net_src comp="339" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="52" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="259" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="434" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="327" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="333" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="363" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="64" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="452" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="345" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="259" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="28" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="241" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="489"><net_src comp="452" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="458" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="363" pin="3"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="484" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="401" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="500" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="519"><net_src comp="66" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="510" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="28" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="514" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="506" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="303" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="492" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="528" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="68" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="28" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="542" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="534" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="476" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="476" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="522" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="579"><net_src comp="550" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="556" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="476" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="70" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="247" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="72" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="598"><net_src comp="357" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="72" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="587" pin="2"/><net_sink comp="593" pin=2"/></net>

<net id="605"><net_src comp="250" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="74" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="612"><net_src comp="259" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="74" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="601" pin="2"/><net_sink comp="607" pin=2"/></net>

<net id="619"><net_src comp="235" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="273" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="607" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="371" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="593" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="644"><net_src comp="484" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="649"><net_src comp="581" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="650" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="657"><net_src comp="654" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="661"><net_src comp="90" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="664"><net_src comp="658" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="668"><net_src comp="94" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="675"><net_src comp="98" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="682"><net_src comp="102" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="685"><net_src comp="679" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="689"><net_src comp="106" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="692"><net_src comp="686" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="696"><net_src comp="110" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="699"><net_src comp="693" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="703"><net_src comp="114" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="706"><net_src comp="700" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="710"><net_src comp="229" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="118" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="719"><net_src comp="131" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="724"><net_src comp="575" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="729"><net_src comp="125" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="734"><net_src comp="138" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="739"><net_src comp="650" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="744"><net_src comp="144" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="750"><net_src comp="165" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="755"><net_src comp="151" pin="7"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="760"><net_src comp="161" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="151" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_buffer | {}
	Port: input_fm_buffer_1 | {}
	Port: output_fm_buffer | {11 }
 - Input state : 
	Port: conv2_Pipeline_OUT_ROW_COL : weight_buffer | {2 3 }
	Port: conv2_Pipeline_OUT_ROW_COL : input_fm_buffer_1 | {2 3 }
	Port: conv2_Pipeline_OUT_ROW_COL : output_fm_buffer | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		empty : 1
		empty_71 : 1
		tmp_s : 2
		icmp_ln40 : 1
		add_ln40_2 : 1
		br_ln40 : 2
		add_ln40 : 1
		icmp_ln41 : 1
		select_ln40 : 2
		select_ln40_2 : 2
		zext_ln46 : 3
		tmp_9 : 3
		zext_ln46_2 : 4
		sub_ln46 : 5
		sext_ln40 : 6
		empty_72 : 2
		p_mid : 3
		select_ln40_3 : 4
		xor_ln40 : 2
		icmp_ln44 : 1
		icmp_ln43 : 1
		and_ln40_1 : 2
		add_ln41 : 3
		or_ln41 : 2
		select_ln41 : 2
		select_ln41_1 : 2
		zext_ln46_3 : 3
		p_shl3 : 3
		zext_ln46_4 : 4
		sub_ln46_1 : 5
		sub_ln46_1_cast : 6
		empty_73 : 4
		empty_74 : 3
		p_mid1 : 5
		select_ln41_2 : 6
		zext_ln41 : 7
		weight_buffer_addr : 8
		weight_buffer_load : 9
		xor_ln41 : 2
		or_ln41_1 : 2
		and_ln40 : 2
		and_ln41 : 2
		add_ln43 : 3
		or_ln43 : 2
		or_ln43_1 : 2
		select_ln43 : 2
		select_ln43_1 : 4
		zext_ln46_5 : 5
		zext_ln46_6 : 5
		add_ln46 : 7
		sext_ln46 : 8
		trunc_ln46 : 8
		p_shl4 : 9
		sub_ln46_2 : 10
		add_ln46_1 : 6
		sext_ln46_1 : 7
		trunc_ln46_1 : 7
		p_shl5 : 8
		sub_ln46_3 : 9
		zext_ln46_7 : 3
		zext_ln46_8 : 3
		add_ln46_2 : 11
		zext_ln46_9 : 12
		input_fm_buffer_1_addr : 13
		add_ln46_3 : 10
		input_fm_buffer_1_load : 14
		add_ln44 : 3
		add_ln43_1 : 1
		select_ln43_2 : 2
		add_ln41_1 : 1
		select_ln41_3 : 2
		store_ln44 : 2
		store_ln44 : 3
		store_ln44 : 3
		store_ln44 : 3
		store_ln44 : 3
		store_ln44 : 5
		store_ln44 : 4
	State 3
	State 4
		mul : 1
	State 5
		output_fm_buffer_addr : 1
		output_fm_buffer_load : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |       grp_fu_161       |    2    |   227   |   214   |
|----------|------------------------|---------|---------|---------|
|   fmul   |       grp_fu_165       |    3    |   128   |   135   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln40_2_fu_235   |    0    |    0    |    25   |
|          |     add_ln40_fu_253    |    0    |    0    |    10   |
|          |     add_ln41_fu_351    |    0    |    0    |    14   |
|          |     add_ln43_fu_458    |    0    |    0    |    9    |
|          |     add_ln46_fu_500    |    0    |    0    |    17   |
|    add   |    add_ln46_1_fu_528   |    0    |    0    |    13   |
|          |    add_ln46_2_fu_564   |    0    |    0    |    16   |
|          |    add_ln46_3_fu_575   |    0    |    0    |    17   |
|          |     add_ln44_fu_581    |    0    |    0    |    15   |
|          |    add_ln43_1_fu_587   |    0    |    0    |    17   |
|          |    add_ln41_1_fu_601   |    0    |    0    |    24   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln40_fu_229    |    0    |    0    |    25   |
|   icmp   |    icmp_ln41_fu_259    |    0    |    0    |    24   |
|          |    icmp_ln44_fu_333    |    0    |    0    |    15   |
|          |    icmp_ln43_fu_339    |    0    |    0    |    17   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln40_fu_265   |    0    |    0    |    7    |
|          |  select_ln40_2_fu_273  |    0    |    0    |    3    |
|          |  select_ln40_3_fu_319  |    0    |    0    |    8    |
|          |   select_ln41_fu_363   |    0    |    0    |    2    |
|  select  |  select_ln41_1_fu_371  |    0    |    0    |    7    |
|          |  select_ln41_2_fu_421  |    0    |    0    |    8    |
|          |   select_ln43_fu_476   |    0    |    0    |    8    |
|          |  select_ln43_1_fu_484  |    0    |    0    |    2    |
|          |  select_ln43_2_fu_593  |    0    |    0    |    10   |
|          |  select_ln41_3_fu_607  |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |     sub_ln46_fu_297    |    0    |    0    |    12   |
|    sub   |    sub_ln46_1_fu_395   |    0    |    0    |    16   |
|          |    sub_ln46_2_fu_522   |    0    |    0    |    16   |
|          |    sub_ln46_3_fu_550   |    0    |    0    |    17   |
|----------|------------------------|---------|---------|---------|
|          |     or_ln41_fu_357     |    0    |    0    |    2    |
|    or    |    or_ln41_1_fu_440    |    0    |    0    |    2    |
|          |     or_ln43_fu_464     |    0    |    0    |    2    |
|          |    or_ln43_1_fu_470    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    and_ln40_1_fu_345   |    0    |    0    |    2    |
|    and   |     and_ln40_fu_446    |    0    |    0    |    2    |
|          |     and_ln41_fu_452    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln40_fu_327    |    0    |    0    |    2    |
|          |     xor_ln41_fu_434    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |      empty_fu_213      |    0    |    0    |    0    |
|          |     empty_71_fu_217    |    0    |    0    |    0    |
|          |     empty_72_fu_307    |    0    |    0    |    0    |
|   trunc  |     empty_73_fu_405    |    0    |    0    |    0    |
|          |     empty_74_fu_409    |    0    |    0    |    0    |
|          |    trunc_ln46_fu_510   |    0    |    0    |    0    |
|          |   trunc_ln46_1_fu_538  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_s_fu_221      |    0    |    0    |    0    |
|          |      tmp_9_fu_285      |    0    |    0    |    0    |
|          |      p_mid_fu_311      |    0    |    0    |    0    |
|bitconcatenate|      p_shl3_fu_383     |    0    |    0    |    0    |
|          |      p_mid1_fu_413     |    0    |    0    |    0    |
|          |      p_shl4_fu_514     |    0    |    0    |    0    |
|          |      p_shl5_fu_542     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln46_fu_281    |    0    |    0    |    0    |
|          |   zext_ln46_2_fu_293   |    0    |    0    |    0    |
|          |   zext_ln46_3_fu_379   |    0    |    0    |    0    |
|          |   zext_ln46_4_fu_391   |    0    |    0    |    0    |
|          |    zext_ln41_fu_429    |    0    |    0    |    0    |
|   zext   |   zext_ln46_5_fu_492   |    0    |    0    |    0    |
|          |   zext_ln46_6_fu_496   |    0    |    0    |    0    |
|          |   zext_ln46_7_fu_556   |    0    |    0    |    0    |
|          |   zext_ln46_8_fu_560   |    0    |    0    |    0    |
|          |   zext_ln46_9_fu_570   |    0    |    0    |    0    |
|          |   zext_ln46_10_fu_654  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln40_fu_303    |    0    |    0    |    0    |
|   sext   | sub_ln46_1_cast_fu_401 |    0    |    0    |    0    |
|          |    sext_ln46_fu_506    |    0    |    0    |    0    |
|          |   sext_ln46_1_fu_534   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    5    |   355   |   757   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln46_3_reg_721      |   12   |
|          add_reg_757         |   32   |
|     bitcast_ln41_reg_736     |   32   |
|           c_reg_658          |    8   |
|           i_reg_679          |    7   |
|       icmp_ln40_reg_707      |    1   |
|   indvar_flatten31_reg_672   |   10   |
|   indvar_flatten51_reg_686   |   17   |
|   indvar_flatten92_reg_700   |   18   |
|input_fm_buffer_1_addr_reg_716|   16   |
|input_fm_buffer_1_load_reg_731|   32   |
|          mul_reg_747         |   32   |
|           o_reg_693          |    3   |
| output_fm_buffer_addr_reg_741|   12   |
| output_fm_buffer_load_reg_752|   32   |
|           r_reg_665          |    2   |
|  weight_buffer_addr_reg_711  |    8   |
|  weight_buffer_load_reg_726  |   32   |
+------------------------------+--------+
|             Total            |   306  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_138 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_151 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_165    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   112  ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   757  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   306  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   661  |   793  |
+-----------+--------+--------+--------+--------+
