--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44446255 paths analyzed, 556 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.429ns.
--------------------------------------------------------------------------------
Slack:                  0.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.345ns (Levels of Logic = 9)
  Clock Path Skew:      -0.049ns (0.596 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X10Y26.B2      net (fanout=7)        0.553   gl/gc/M_player_pos_q_1_1
    SLICE_X10Y26.B       Tilo                  0.235   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/n2138<1>1
    SLICE_X10Y27.AX      net (fanout=6)        0.657   gl/gc/n2138[1]
    SLICE_X10Y27.CMUX    Taxc                  0.410   gl/gc/Maddsub_n25891_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25891_Madd2_cy<4>
    SLICE_X15Y40.A3      net (fanout=155)      3.945   gl/gc/Maddsub_n25891_3
    SLICE_X15Y40.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d9717
                                                       gl/gc/_n4601<6>11
    SLICE_X10Y16.C5      net (fanout=24)       5.776   gl/gc/_n4601<6>1
    SLICE_X10Y16.C       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d10914
                                                       gl/gc/_n4854<6>1
    SLICE_X16Y16.A3      net (fanout=4)        1.112   gl/gc/_n4854
    SLICE_X16Y16.A       Tilo                  0.254   gl/gc/_n5700
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<16>17214
    SLICE_X21Y16.A5      net (fanout=1)        0.889   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<16>17214
    SLICE_X21Y16.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d2110
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<16>17216
    SLICE_X20Y12.B2      net (fanout=9)        1.547   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<16>1721
    SLICE_X20Y12.B       Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<51>213
                                                       gl/gc/Mmux_M_tiles_type_d247
    SLICE_X19Y18.C4      net (fanout=1)        1.358   gl/gc/Mmux_M_tiles_type_d246
    SLICE_X19Y18.C       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d2411
                                                       gl/gc/Mmux_M_tiles_type_d248
    SLICE_X18Y20.B4      net (fanout=1)        0.518   gl/gc/Mmux_M_tiles_type_d247
    SLICE_X18Y20.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d2412
                                                       gl/gc/M_tiles_type_q_16
    -------------------------------------------------  ---------------------------
    Total                                     19.345ns (2.990ns logic, 16.355ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  0.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_4 (FF)
  Destination:          gl/gc/M_tiles_type_q_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.387ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.335 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_4 to gl/gc/M_tiles_type_q_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/M_player_pos_q_4
    SLICE_X21Y48.B1      net (fanout=58)       4.577   gl/gc/M_player_pos_q[4]
    SLICE_X21Y48.BMUX    Tilo                  0.337   gl/gc/N1872
                                                       gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1475_o<4>1
    SLICE_X8Y11.D3       net (fanout=62)       4.356   gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1475_o
    SLICE_X8Y11.DMUX     Tilo                  0.326   gl/gc/Mmux_M_step_counter_d124
                                                       gl/gc/Mmux_M_tiles_type_d100311_SW0
    SLICE_X14Y35.A5      net (fanout=2)        2.280   gl/gc/N1072
    SLICE_X14Y35.A       Tilo                  0.235   gl/gc/N879
                                                       gl/gc/Mmux_M_tiles_type_d100311_1
    SLICE_X0Y34.B4       net (fanout=9)        1.393   gl/gc/Mmux_M_tiles_type_d100311
    SLICE_X0Y34.B        Tilo                  0.254   gl/gc/N867
                                                       gl/gc/Mmux_M_tiles_type_d2804_SW1
    SLICE_X6Y35.D1       net (fanout=4)        1.138   gl/gc/N867
    SLICE_X6Y35.CMUX     Topdc                 0.402   gl/M_gc_level_state[2]
                                                       gl/gc/Mmux_M_tiles_type_d2804_SW3_F
                                                       gl/gc/Mmux_M_tiles_type_d2804_SW3
    SLICE_X0Y30.A2       net (fanout=1)        1.581   gl/gc/N1763
    SLICE_X0Y30.A        Tilo                  0.254   gl/gc/N632
                                                       gl/gc/Mmux_M_tiles_type_d28010_SW0
    SLICE_X0Y27.D1       net (fanout=1)        1.390   gl/gc/N1121
    SLICE_X0Y27.CLK      Tas                   0.339   gl/gc/M_tiles_type_q[82]
                                                       gl/gc/Mmux_M_tiles_type_d28010
                                                       gl/gc/M_tiles_type_q_82
    -------------------------------------------------  ---------------------------
    Total                                     19.387ns (2.672ns logic, 16.715ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack:                  0.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_7 (FF)
  Destination:          gl/gc/M_tiles_type_q_58 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.422ns (Levels of Logic = 10)
  Clock Path Skew:      0.076ns (0.699 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_7 to gl/gc/M_tiles_type_q_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.DQ      Tcko                  0.476   gl/gc/M_player_pos_q_0_7
                                                       gl/gc/M_player_pos_q_0_7
    SLICE_X9Y37.D3       net (fanout=12)       2.011   gl/gc/M_player_pos_q_0_7
    SLICE_X9Y37.D        Tilo                  0.259   gl/gc/Sh14862
                                                       gl/gc/Sh148621
    SLICE_X12Y32.B2      net (fanout=3)        1.711   gl/gc/Sh14862
    SLICE_X12Y32.B       Tilo                  0.254   gl/gc/Sh19191
                                                       gl/gc/Sh19191
    SLICE_X10Y34.A1      net (fanout=1)        1.354   gl/gc/Sh19191
    SLICE_X10Y34.A       Tilo                  0.235   gl/gc/Sh19192
                                                       gl/gc/Sh19195
    SLICE_X9Y36.B4       net (fanout=4)        0.827   gl/gc/Sh19195
    SLICE_X9Y36.B        Tilo                  0.259   gl/gc/up_level_state[2]_AND_8_o6891
                                                       gl/gc/Sh191917
    SLICE_X8Y14.D1       net (fanout=96)       4.604   gl/gc/Sh1919
    SLICE_X8Y14.D        Tilo                  0.254   gl/gc/up_level_state[2]_AND_8_o6001
                                                       gl/gc/up_level_state[2]_AND_8_o60011
    SLICE_X4Y19.B2       net (fanout=2)        1.570   gl/gc/up_level_state[2]_AND_8_o6001
    SLICE_X4Y19.B        Tilo                  0.254   gl/gc/_n4519_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d16919_SW0
    SLICE_X4Y16.B2       net (fanout=1)        1.370   gl/gc/N1885
    SLICE_X4Y16.B        Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d1721
                                                       gl/gc/Mmux_M_tiles_type_d16919
    SLICE_X4Y13.B2       net (fanout=4)        1.695   gl/gc/Mmux_M_tiles_type_d1691
    SLICE_X4Y13.B        Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d1724
                                                       gl/gc/Mmux_M_tiles_type_d1723
    SLICE_X5Y15.D2       net (fanout=1)        0.743   gl/gc/Mmux_M_tiles_type_d1722
    SLICE_X5Y15.D        Tilo                  0.259   gl/gc/M_tiles_type_q[58]
                                                       gl/gc/Mmux_M_tiles_type_d1726
    SLICE_X5Y15.C5       net (fanout=1)        0.406   gl/gc/Mmux_M_tiles_type_d1725
    SLICE_X5Y15.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[58]
                                                       gl/gc/Mmux_M_tiles_type_d1729
                                                       gl/gc/M_tiles_type_q_58
    -------------------------------------------------  ---------------------------
    Total                                     19.422ns (3.131ns logic, 16.291ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_5 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.305ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.680 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_5 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.BQ      Tcko                  0.476   gl/gc/M_player_pos_q_0_7
                                                       gl/gc/M_player_pos_q_0_5
    SLICE_X7Y24.A1       net (fanout=17)       2.048   gl/gc/M_player_pos_q_0_5
    SLICE_X7Y24.A        Tilo                  0.259   gl/gc/N914
                                                       gl/gc/Sh13411
    SLICE_X9Y33.D1       net (fanout=5)        2.145   gl/gc/Sh1341
    SLICE_X9Y33.D        Tilo                  0.259   gl/gc/Sh25877
                                                       gl/gc/Sh25877
    SLICE_X10Y35.B4      net (fanout=1)        0.721   gl/gc/Sh25877
    SLICE_X10Y35.B       Tilo                  0.235   gl/gc/Sh19198
                                                       gl/gc/Sh258710
    SLICE_X14Y30.D6      net (fanout=1)        1.131   gl/gc/Sh258710
    SLICE_X14Y30.D       Tilo                  0.235   gl/gc/Sh2587
                                                       gl/gc/Sh258717
    SLICE_X21Y48.C4      net (fanout=66)       4.558   gl/gc/Sh2587
    SLICE_X21Y48.C       Tilo                  0.259   gl/gc/N1872
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<46>121122
    SLICE_X16Y40.C4      net (fanout=1)        1.332   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<46>121122
    SLICE_X16Y40.C       Tilo                  0.255   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<46>_mmx_out4
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<46>121124
    SLICE_X14Y32.D1      net (fanout=3)        1.737   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<46>12112
    SLICE_X14Y32.CMUX    Topdc                 0.402   gl/gc/N911
                                                       gl/gc/Mmux_M_tiles_type_d<10>1611_F
                                                       gl/gc/Mmux_M_tiles_type_d<10>1611
    SLICE_X13Y37.D2      net (fanout=1)        1.787   gl/gc/Mmux_M_tiles_type_d<10>16
    SLICE_X13Y37.D       Tilo                  0.259   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d<10>162
    SLICE_X13Y37.C3      net (fanout=1)        0.834   gl/gc/Mmux_M_tiles_type_d<10>161
    SLICE_X13Y37.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d<10>168
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     19.305ns (3.012ns logic, 16.293ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  0.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_13 (FF)
  Destination:          gl/gc/M_tiles_type_q_61 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.327ns (Levels of Logic = 11)
  Clock Path Skew:      0.020ns (0.633 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_13 to gl/gc/M_tiles_type_q_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.BQ      Tcko                  0.430   gl/gc/M_tiles_type_q[15]
                                                       gl/gc/M_tiles_type_q_13
    SLICE_X10Y29.A6      net (fanout=6)        2.267   gl/gc/M_tiles_type_q[13]
    SLICE_X10Y29.A       Tilo                  0.235   gl/gc/M_player_pos_q_2_1
                                                       gl/gc/Sh142911
    SLICE_X10Y29.D2      net (fanout=5)        1.901   gl/gc/Sh14291
    SLICE_X10Y29.D       Tilo                  0.235   gl/gc/M_player_pos_q_2_1
                                                       gl/gc/Sh258611
    SLICE_X8Y28.C5       net (fanout=1)        0.653   gl/gc/Sh258611
    SLICE_X8Y28.C        Tilo                  0.255   gl/gc/Sh258612
                                                       gl/gc/Sh258615
    SLICE_X8Y27.D5       net (fanout=2)        0.431   gl/gc/Sh258615
    SLICE_X8Y27.CMUX     Topdc                 0.456   gl/gc/Sh25867
                                                       gl/gc/Sh25866_F
                                                       gl/gc/Sh25866
    SLICE_X19Y19.B2      net (fanout=67)       2.572   gl/gc/Sh2586
    SLICE_X19Y19.B       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d5102
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<45>1211211
    SLICE_X7Y34.B2       net (fanout=36)       3.814   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<0>51
    SLICE_X7Y34.B        Tilo                  0.259   gl/gc/N106
                                                       gl/gc/Mmux_M_tiles_type_d18512
    SLICE_X4Y35.B5       net (fanout=1)        0.446   gl/gc/Mmux_M_tiles_type_d18512
    SLICE_X4Y35.B        Tilo                  0.254   gl/gc/N480
                                                       gl/gc/Mmux_M_tiles_type_d18519_SW0
    SLICE_X1Y28.B3       net (fanout=1)        1.431   gl/gc/N1881
    SLICE_X1Y28.B        Tilo                  0.259   gl/gc/N353
                                                       gl/gc/Mmux_M_tiles_type_d18519
    SLICE_X3Y27.D4       net (fanout=4)        0.544   gl/gc/Mmux_M_tiles_type_d1851
    SLICE_X3Y27.D        Tilo                  0.259   gl/gc/N354
                                                       gl/gc/Mmux_M_tiles_type_d1887_SW1
    SLICE_X1Y28.C4       net (fanout=1)        0.760   gl/gc/N354
    SLICE_X1Y28.C        Tilo                  0.259   gl/gc/N353
                                                       gl/gc/Mmux_M_tiles_type_d1888
    SLICE_X3Y24.C1       net (fanout=1)        0.975   gl/gc/Mmux_M_tiles_type_d1887
    SLICE_X3Y24.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[61]
                                                       gl/gc/Mmux_M_tiles_type_d1889
                                                       gl/gc/M_tiles_type_q_61
    -------------------------------------------------  ---------------------------
    Total                                     19.327ns (3.533ns logic, 15.794ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_13 (FF)
  Destination:          gl/gc/M_tiles_type_q_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.312ns (Levels of Logic = 10)
  Clock Path Skew:      0.016ns (0.629 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_13 to gl/gc/M_tiles_type_q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.BQ      Tcko                  0.430   gl/gc/M_tiles_type_q[15]
                                                       gl/gc/M_tiles_type_q_13
    SLICE_X10Y29.A6      net (fanout=6)        2.267   gl/gc/M_tiles_type_q[13]
    SLICE_X10Y29.A       Tilo                  0.235   gl/gc/M_player_pos_q_2_1
                                                       gl/gc/Sh142911
    SLICE_X10Y29.D2      net (fanout=5)        1.901   gl/gc/Sh14291
    SLICE_X10Y29.D       Tilo                  0.235   gl/gc/M_player_pos_q_2_1
                                                       gl/gc/Sh258611
    SLICE_X8Y28.C5       net (fanout=1)        0.653   gl/gc/Sh258611
    SLICE_X8Y28.C        Tilo                  0.255   gl/gc/Sh258612
                                                       gl/gc/Sh258615
    SLICE_X8Y26.A4       net (fanout=2)        0.530   gl/gc/Sh258615
    SLICE_X8Y26.A        Tilo                  0.254   gl/gc/Sh25864
                                                       gl/gc/Sh258618
    SLICE_X16Y39.B3      net (fanout=12)       2.276   gl/gc/Sh25861
    SLICE_X16Y39.B       Tilo                  0.254   gl/gc/up_level_state[2]_AND_8_o3831
                                                       gl/gc/Mmux_M_tiles_type_d9712_SW0
    SLICE_X13Y15.B1      net (fanout=4)        3.281   gl/gc/N1181
    SLICE_X13Y15.B       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d100252
                                                       gl/gc/Mmux_M_tiles_type_d10912
    SLICE_X11Y17.D5      net (fanout=1)        0.868   gl/gc/Mmux_M_tiles_type_d10912
    SLICE_X11Y17.D       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d10913
                                                       gl/gc/Mmux_M_tiles_type_d10913
    SLICE_X8Y19.A2       net (fanout=1)        1.135   gl/gc/Mmux_M_tiles_type_d10913
    SLICE_X8Y19.A        Tilo                  0.254   gl/gc/level_state[2]_GND_11_o_select_21_OUT[40]
                                                       gl/gc/Mmux_M_tiles_type_d10919
    SLICE_X5Y31.C6       net (fanout=4)        1.341   gl/gc/Mmux_M_tiles_type_d1091
    SLICE_X5Y31.C        Tilo                  0.259   gl/gc/N1393
                                                       gl/gc/Mmux_M_tiles_type_d1123
    SLICE_X6Y21.B1       net (fanout=1)        2.017   gl/gc/Mmux_M_tiles_type_d1122
    SLICE_X6Y21.CLK      Tas                   0.349   gl/gc/M_tiles_type_q[40]
                                                       gl/gc/Mmux_M_tiles_type_d1129
                                                       gl/gc/M_tiles_type_q_39
    -------------------------------------------------  ---------------------------
    Total                                     19.312ns (3.043ns logic, 16.269ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  0.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_7 (FF)
  Destination:          gl/gc/M_tiles_type_q_46 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.259ns (Levels of Logic = 9)
  Clock Path Skew:      -0.036ns (0.680 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_7 to gl/gc/M_tiles_type_q_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.DQ      Tcko                  0.476   gl/gc/M_player_pos_q_0_7
                                                       gl/gc/M_player_pos_q_0_7
    SLICE_X9Y37.D3       net (fanout=12)       2.011   gl/gc/M_player_pos_q_0_7
    SLICE_X9Y37.D        Tilo                  0.259   gl/gc/Sh14862
                                                       gl/gc/Sh148621
    SLICE_X6Y31.D2       net (fanout=3)        1.740   gl/gc/Sh14862
    SLICE_X6Y31.CMUX     Topdc                 0.402   gl/gc/Sh1464
                                                       gl/gc/Sh25873_F
                                                       gl/gc/Sh25873
    SLICE_X14Y30.C3      net (fanout=1)        1.103   gl/gc/Sh25873
    SLICE_X14Y30.C       Tilo                  0.235   gl/gc/Sh2587
                                                       gl/gc/Sh25875
    SLICE_X14Y30.D2      net (fanout=1)        1.002   gl/gc/Sh25875
    SLICE_X14Y30.D       Tilo                  0.235   gl/gc/Sh2587
                                                       gl/gc/Sh258717
    SLICE_X21Y48.C4      net (fanout=66)       4.558   gl/gc/Sh2587
    SLICE_X21Y48.C       Tilo                  0.259   gl/gc/N1872
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<46>121122
    SLICE_X16Y40.C4      net (fanout=1)        1.332   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<46>121122
    SLICE_X16Y40.C       Tilo                  0.255   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<46>_mmx_out4
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<46>121124
    SLICE_X14Y32.D1      net (fanout=3)        1.737   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<46>12112
    SLICE_X14Y32.CMUX    Topdc                 0.402   gl/gc/N911
                                                       gl/gc/Mmux_M_tiles_type_d<10>1611_F
                                                       gl/gc/Mmux_M_tiles_type_d<10>1611
    SLICE_X13Y37.D2      net (fanout=1)        1.787   gl/gc/Mmux_M_tiles_type_d<10>16
    SLICE_X13Y37.D       Tilo                  0.259   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d<10>162
    SLICE_X13Y37.C3      net (fanout=1)        0.834   gl/gc/Mmux_M_tiles_type_d<10>161
    SLICE_X13Y37.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[46]
                                                       gl/gc/Mmux_M_tiles_type_d<10>168
                                                       gl/gc/M_tiles_type_q_46
    -------------------------------------------------  ---------------------------
    Total                                     19.259ns (3.155ns logic, 16.104ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  0.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_13 (FF)
  Destination:          gl/gc/M_player_pos_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.300ns (Levels of Logic = 10)
  Clock Path Skew:      0.013ns (0.626 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_13 to gl/gc/M_player_pos_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.BQ      Tcko                  0.430   gl/gc/M_tiles_type_q[15]
                                                       gl/gc/M_tiles_type_q_13
    SLICE_X10Y29.A6      net (fanout=6)        2.267   gl/gc/M_tiles_type_q[13]
    SLICE_X10Y29.A       Tilo                  0.235   gl/gc/M_player_pos_q_2_1
                                                       gl/gc/Sh142911
    SLICE_X10Y29.D2      net (fanout=5)        1.901   gl/gc/Sh14291
    SLICE_X10Y29.D       Tilo                  0.235   gl/gc/M_player_pos_q_2_1
                                                       gl/gc/Sh258611
    SLICE_X8Y28.C5       net (fanout=1)        0.653   gl/gc/Sh258611
    SLICE_X8Y28.C        Tilo                  0.255   gl/gc/Sh258612
                                                       gl/gc/Sh258615
    SLICE_X8Y27.D5       net (fanout=2)        0.431   gl/gc/Sh258615
    SLICE_X8Y27.CMUX     Topdc                 0.456   gl/gc/Sh25867
                                                       gl/gc/Sh25866_F
                                                       gl/gc/Sh25866
    SLICE_X13Y33.A5      net (fanout=67)       2.033   gl/gc/Sh2586
    SLICE_X13Y33.A       Tilo                  0.259   gl/gc/Sh1432
                                                       gl/gc/_n3458<83>1
    SLICE_X18Y22.D6      net (fanout=10)       2.690   gl/gc/_n3458
    SLICE_X18Y22.D       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<47>111
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<47>1111
    SLICE_X12Y22.C1      net (fanout=6)        2.205   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<47>111
    SLICE_X12Y22.C       Tilo                  0.255   gl/gc/Mmux_M_player_pos_d12
                                                       gl/gc/level_state[2]_GND_11_o_equal_19_o212
    SLICE_X12Y22.B4      net (fanout=2)        0.309   gl/gc/level_state[2]_GND_11_o_equal_19_o212
    SLICE_X12Y22.B       Tilo                  0.254   gl/gc/Mmux_M_player_pos_d12
                                                       gl/gc/Mmux_M_player_pos_d122
    SLICE_X10Y28.D5      net (fanout=1)        1.119   gl/gc/Mmux_M_player_pos_d123
    SLICE_X10Y28.D       Tilo                  0.235   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Mmux_M_player_pos_d123
    SLICE_X10Y28.C3      net (fanout=1)        1.911   gl/gc/Mmux_M_player_pos_d124
    SLICE_X10Y28.C       Tilo                  0.235   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Mmux_M_player_pos_d124
    SLICE_X11Y28.DX      net (fanout=2)        0.583   gl/gc/M_player_pos_d[3]
    SLICE_X11Y28.CLK     Tdick                 0.114   gl/gc/M_player_pos_q[3]
                                                       gl/gc/M_player_pos_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.300ns (3.198ns logic, 16.102ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  0.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_13 (FF)
  Destination:          gl/gc/M_player_pos_q_3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.292ns (Levels of Logic = 10)
  Clock Path Skew:      0.013ns (0.626 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_13 to gl/gc/M_player_pos_q_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.BQ      Tcko                  0.430   gl/gc/M_tiles_type_q[15]
                                                       gl/gc/M_tiles_type_q_13
    SLICE_X10Y29.A6      net (fanout=6)        2.267   gl/gc/M_tiles_type_q[13]
    SLICE_X10Y29.A       Tilo                  0.235   gl/gc/M_player_pos_q_2_1
                                                       gl/gc/Sh142911
    SLICE_X10Y29.D2      net (fanout=5)        1.901   gl/gc/Sh14291
    SLICE_X10Y29.D       Tilo                  0.235   gl/gc/M_player_pos_q_2_1
                                                       gl/gc/Sh258611
    SLICE_X8Y28.C5       net (fanout=1)        0.653   gl/gc/Sh258611
    SLICE_X8Y28.C        Tilo                  0.255   gl/gc/Sh258612
                                                       gl/gc/Sh258615
    SLICE_X8Y27.D5       net (fanout=2)        0.431   gl/gc/Sh258615
    SLICE_X8Y27.CMUX     Topdc                 0.456   gl/gc/Sh25867
                                                       gl/gc/Sh25866_F
                                                       gl/gc/Sh25866
    SLICE_X13Y33.A5      net (fanout=67)       2.033   gl/gc/Sh2586
    SLICE_X13Y33.A       Tilo                  0.259   gl/gc/Sh1432
                                                       gl/gc/_n3458<83>1
    SLICE_X18Y22.D6      net (fanout=10)       2.690   gl/gc/_n3458
    SLICE_X18Y22.D       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<47>111
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<47>1111
    SLICE_X12Y22.C1      net (fanout=6)        2.205   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<47>111
    SLICE_X12Y22.C       Tilo                  0.255   gl/gc/Mmux_M_player_pos_d12
                                                       gl/gc/level_state[2]_GND_11_o_equal_19_o212
    SLICE_X12Y22.B4      net (fanout=2)        0.309   gl/gc/level_state[2]_GND_11_o_equal_19_o212
    SLICE_X12Y22.B       Tilo                  0.254   gl/gc/Mmux_M_player_pos_d12
                                                       gl/gc/Mmux_M_player_pos_d122
    SLICE_X10Y28.D5      net (fanout=1)        1.119   gl/gc/Mmux_M_player_pos_d123
    SLICE_X10Y28.D       Tilo                  0.235   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Mmux_M_player_pos_d123
    SLICE_X10Y28.C3      net (fanout=1)        1.911   gl/gc/Mmux_M_player_pos_d124
    SLICE_X10Y28.C       Tilo                  0.235   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Mmux_M_player_pos_d124
    SLICE_X10Y28.DX      net (fanout=2)        0.575   gl/gc/M_player_pos_d[3]
    SLICE_X10Y28.CLK     Tdick                 0.114   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/M_player_pos_q_3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.292ns (3.198ns logic, 16.094ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  0.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_4_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_53 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.285ns (Levels of Logic = 9)
  Clock Path Skew:      0.018ns (0.662 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_4_1 to gl/gc/M_tiles_type_q_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/M_player_pos_q_4_1
    SLICE_X10Y28.A2      net (fanout=6)        1.951   gl/gc/M_player_pos_q_4_1
    SLICE_X10Y28.BMUX    Topab                 0.524   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Maddsub_n25891_Madd_cy<4>1
                                                       gl/gc/Maddsub_n25891_Madd2_xor<6>
    SLICE_X13Y43.B4      net (fanout=22)       1.822   gl/gc/Maddsub_n25891_6
    SLICE_X13Y43.B       Tilo                  0.259   gl/gc/N1119
                                                       gl/gc/_n4593<6>11
    SLICE_X8Y12.B2       net (fanout=19)       5.971   gl/gc/_n4593<6>1
    SLICE_X8Y12.B        Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<39>17215
                                                       gl/gc/_n4630<6>1
    SLICE_X12Y18.A3      net (fanout=10)       1.221   gl/gc/_n4630
    SLICE_X12Y18.AMUX    Tilo                  0.326   gl/gc/Sh12521
                                                       gl/gc/Mmux_M_tiles_type_d<10>11614
    SLICE_X11Y18.A1      net (fanout=2)        1.198   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<53>1212
    SLICE_X11Y18.A       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<49>17214
                                                       gl/gc/Mmux_M_tiles_type_d<10>11615
    SLICE_X13Y13.C1      net (fanout=3)        2.186   gl/gc/Mmux_M_tiles_type_d<10>11615
    SLICE_X13Y13.C       Tilo                  0.259   gl/gc/N1851
                                                       gl/gc/Mmux_M_tiles_type_d<10>1195_SW0_SW0
    SLICE_X16Y15.B4      net (fanout=1)        0.791   gl/gc/N1853
    SLICE_X16Y15.B       Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<53>_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>1195
    SLICE_X16Y15.A5      net (fanout=1)        0.247   gl/gc/Mmux_M_tiles_type_d<10>1194
    SLICE_X16Y15.A       Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<53>_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>1197
    SLICE_X12Y15.C3      net (fanout=1)        0.645   gl/gc/Mmux_M_tiles_type_d<10>1196
    SLICE_X12Y15.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[53]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1198
                                                       gl/gc/M_tiles_type_q_53
    -------------------------------------------------  ---------------------------
    Total                                     19.285ns (3.253ns logic, 16.032ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_4_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_53 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.280ns (Levels of Logic = 9)
  Clock Path Skew:      0.018ns (0.662 - 0.644)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_4_1 to gl/gc/M_tiles_type_q_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/M_player_pos_q_4_1
    SLICE_X10Y28.A2      net (fanout=6)        1.951   gl/gc/M_player_pos_q_4_1
    SLICE_X10Y28.BMUX    Topab                 0.519   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Maddsub_n25891_Madd2_lut<5>1
                                                       gl/gc/Maddsub_n25891_Madd2_xor<6>
    SLICE_X13Y43.B4      net (fanout=22)       1.822   gl/gc/Maddsub_n25891_6
    SLICE_X13Y43.B       Tilo                  0.259   gl/gc/N1119
                                                       gl/gc/_n4593<6>11
    SLICE_X8Y12.B2       net (fanout=19)       5.971   gl/gc/_n4593<6>1
    SLICE_X8Y12.B        Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<39>17215
                                                       gl/gc/_n4630<6>1
    SLICE_X12Y18.A3      net (fanout=10)       1.221   gl/gc/_n4630
    SLICE_X12Y18.AMUX    Tilo                  0.326   gl/gc/Sh12521
                                                       gl/gc/Mmux_M_tiles_type_d<10>11614
    SLICE_X11Y18.A1      net (fanout=2)        1.198   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<53>1212
    SLICE_X11Y18.A       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<49>17214
                                                       gl/gc/Mmux_M_tiles_type_d<10>11615
    SLICE_X13Y13.C1      net (fanout=3)        2.186   gl/gc/Mmux_M_tiles_type_d<10>11615
    SLICE_X13Y13.C       Tilo                  0.259   gl/gc/N1851
                                                       gl/gc/Mmux_M_tiles_type_d<10>1195_SW0_SW0
    SLICE_X16Y15.B4      net (fanout=1)        0.791   gl/gc/N1853
    SLICE_X16Y15.B       Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<53>_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>1195
    SLICE_X16Y15.A5      net (fanout=1)        0.247   gl/gc/Mmux_M_tiles_type_d<10>1194
    SLICE_X16Y15.A       Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<53>_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>1197
    SLICE_X12Y15.C3      net (fanout=1)        0.645   gl/gc/Mmux_M_tiles_type_d<10>1196
    SLICE_X12Y15.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[53]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1198
                                                       gl/gc/M_tiles_type_q_53
    -------------------------------------------------  ---------------------------
    Total                                     19.280ns (3.248ns logic, 16.032ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  0.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_4 (FF)
  Destination:          gl/gc/M_tiles_type_q_61 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.249ns (Levels of Logic = 11)
  Clock Path Skew:      0.010ns (0.633 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_4 to gl/gc/M_tiles_type_q_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.AQ      Tcko                  0.476   gl/gc/M_player_pos_q_0_7
                                                       gl/gc/M_player_pos_q_0_4
    SLICE_X3Y27.C3       net (fanout=18)       2.648   gl/gc/M_player_pos_q_0_4
    SLICE_X3Y27.C        Tilo                  0.259   gl/gc/N354
                                                       gl/gc/Sh12111
    SLICE_X5Y27.B3       net (fanout=2)        1.148   gl/gc/Sh1211
    SLICE_X5Y27.B        Tilo                  0.259   gl/gc/N1047
                                                       gl/gc/Sh258613
    SLICE_X8Y28.C4       net (fanout=1)        0.853   gl/gc/Sh258613
    SLICE_X8Y28.C        Tilo                  0.255   gl/gc/Sh258612
                                                       gl/gc/Sh258615
    SLICE_X8Y27.D5       net (fanout=2)        0.431   gl/gc/Sh258615
    SLICE_X8Y27.CMUX     Topdc                 0.456   gl/gc/Sh25867
                                                       gl/gc/Sh25866_F
                                                       gl/gc/Sh25866
    SLICE_X19Y19.B2      net (fanout=67)       2.572   gl/gc/Sh2586
    SLICE_X19Y19.B       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d5102
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<45>1211211
    SLICE_X7Y34.B2       net (fanout=36)       3.814   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<0>51
    SLICE_X7Y34.B        Tilo                  0.259   gl/gc/N106
                                                       gl/gc/Mmux_M_tiles_type_d18512
    SLICE_X4Y35.B5       net (fanout=1)        0.446   gl/gc/Mmux_M_tiles_type_d18512
    SLICE_X4Y35.B        Tilo                  0.254   gl/gc/N480
                                                       gl/gc/Mmux_M_tiles_type_d18519_SW0
    SLICE_X1Y28.B3       net (fanout=1)        1.431   gl/gc/N1881
    SLICE_X1Y28.B        Tilo                  0.259   gl/gc/N353
                                                       gl/gc/Mmux_M_tiles_type_d18519
    SLICE_X3Y27.D4       net (fanout=4)        0.544   gl/gc/Mmux_M_tiles_type_d1851
    SLICE_X3Y27.D        Tilo                  0.259   gl/gc/N354
                                                       gl/gc/Mmux_M_tiles_type_d1887_SW1
    SLICE_X1Y28.C4       net (fanout=1)        0.760   gl/gc/N354
    SLICE_X1Y28.C        Tilo                  0.259   gl/gc/N353
                                                       gl/gc/Mmux_M_tiles_type_d1888
    SLICE_X3Y24.C1       net (fanout=1)        0.975   gl/gc/Mmux_M_tiles_type_d1887
    SLICE_X3Y24.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[61]
                                                       gl/gc/Mmux_M_tiles_type_d1889
                                                       gl/gc/M_tiles_type_q_61
    -------------------------------------------------  ---------------------------
    Total                                     19.249ns (3.627ns logic, 15.622ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/M_game_states_q_FSM_FFd4 (FF)
  Destination:          gl/gc/M_tiles_type_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.214ns (Levels of Logic = 8)
  Clock Path Skew:      -0.019ns (0.322 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/M_game_states_q_FSM_FFd4 to gl/gc/M_tiles_type_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.CQ       Tcko                  0.476   gl/M_game_states_q_FSM_FFd4
                                                       gl/M_game_states_q_FSM_FFd4
    SLICE_X8Y20.B5       net (fanout=30)       5.265   gl/M_game_states_q_FSM_FFd4
    SLICE_X8Y20.B        Tilo                  0.254   gl/gc/M_init_toggle_q_0
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<0>23_SW0
    SLICE_X9Y37.C4       net (fanout=225)      3.954   gl/gc/M_req_steps_d<0>1
    SLICE_X9Y37.C        Tilo                  0.259   gl/gc/Sh14862
                                                       gl/gc/level_state[2]_GND_11_o_select_21_OUT<43>1
    SLICE_X9Y39.B2       net (fanout=5)        1.197   gl/gc/level_state[2]_GND_11_o_select_21_OUT[43]
    SLICE_X9Y39.B        Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<43>1723
                                                       gl/gc/up_level_state[2]_AND_8_o4791
    SLICE_X6Y29.B5       net (fanout=2)        1.503   gl/gc/up_level_state[2]_AND_8_o_mmx_out376
    SLICE_X6Y29.B        Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d12918
                                                       gl/gc/Mmux_M_tiles_type_d12918
    SLICE_X9Y38.B1       net (fanout=1)        2.077   gl/gc/Mmux_M_tiles_type_d12918
    SLICE_X9Y38.B        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1327
                                                       gl/gc/Mmux_M_tiles_type_d12919
    SLICE_X7Y39.B5       net (fanout=4)        1.817   gl/gc/Mmux_M_tiles_type_d1291
    SLICE_X7Y39.B        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1324
                                                       gl/gc/Mmux_M_tiles_type_d1323
    SLICE_X6Y38.D6       net (fanout=1)        0.327   gl/gc/Mmux_M_tiles_type_d1322
    SLICE_X6Y38.D        Tilo                  0.235   gl/gc/M_tiles_type_q[43]
                                                       gl/gc/Mmux_M_tiles_type_d1326
    SLICE_X6Y38.C4       net (fanout=1)        0.489   gl/gc/Mmux_M_tiles_type_d1325
    SLICE_X6Y38.CLK      Tas                   0.349   gl/gc/M_tiles_type_q[43]
                                                       gl/gc/Mmux_M_tiles_type_d1329
                                                       gl/gc/M_tiles_type_q_43
    -------------------------------------------------  ---------------------------
    Total                                     19.214ns (2.585ns logic, 16.629ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_4 (FF)
  Destination:          gl/gc/M_tiles_type_q_39 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.234ns (Levels of Logic = 10)
  Clock Path Skew:      0.006ns (0.629 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_4 to gl/gc/M_tiles_type_q_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.AQ      Tcko                  0.476   gl/gc/M_player_pos_q_0_7
                                                       gl/gc/M_player_pos_q_0_4
    SLICE_X3Y27.C3       net (fanout=18)       2.648   gl/gc/M_player_pos_q_0_4
    SLICE_X3Y27.C        Tilo                  0.259   gl/gc/N354
                                                       gl/gc/Sh12111
    SLICE_X5Y27.B3       net (fanout=2)        1.148   gl/gc/Sh1211
    SLICE_X5Y27.B        Tilo                  0.259   gl/gc/N1047
                                                       gl/gc/Sh258613
    SLICE_X8Y28.C4       net (fanout=1)        0.853   gl/gc/Sh258613
    SLICE_X8Y28.C        Tilo                  0.255   gl/gc/Sh258612
                                                       gl/gc/Sh258615
    SLICE_X8Y26.A4       net (fanout=2)        0.530   gl/gc/Sh258615
    SLICE_X8Y26.A        Tilo                  0.254   gl/gc/Sh25864
                                                       gl/gc/Sh258618
    SLICE_X16Y39.B3      net (fanout=12)       2.276   gl/gc/Sh25861
    SLICE_X16Y39.B       Tilo                  0.254   gl/gc/up_level_state[2]_AND_8_o3831
                                                       gl/gc/Mmux_M_tiles_type_d9712_SW0
    SLICE_X13Y15.B1      net (fanout=4)        3.281   gl/gc/N1181
    SLICE_X13Y15.B       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d100252
                                                       gl/gc/Mmux_M_tiles_type_d10912
    SLICE_X11Y17.D5      net (fanout=1)        0.868   gl/gc/Mmux_M_tiles_type_d10912
    SLICE_X11Y17.D       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d10913
                                                       gl/gc/Mmux_M_tiles_type_d10913
    SLICE_X8Y19.A2       net (fanout=1)        1.135   gl/gc/Mmux_M_tiles_type_d10913
    SLICE_X8Y19.A        Tilo                  0.254   gl/gc/level_state[2]_GND_11_o_select_21_OUT[40]
                                                       gl/gc/Mmux_M_tiles_type_d10919
    SLICE_X5Y31.C6       net (fanout=4)        1.341   gl/gc/Mmux_M_tiles_type_d1091
    SLICE_X5Y31.C        Tilo                  0.259   gl/gc/N1393
                                                       gl/gc/Mmux_M_tiles_type_d1123
    SLICE_X6Y21.B1       net (fanout=1)        2.017   gl/gc/Mmux_M_tiles_type_d1122
    SLICE_X6Y21.CLK      Tas                   0.349   gl/gc/M_tiles_type_q[40]
                                                       gl/gc/Mmux_M_tiles_type_d1129
                                                       gl/gc/M_tiles_type_q_39
    -------------------------------------------------  ---------------------------
    Total                                     19.234ns (3.137ns logic, 16.097ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack:                  0.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_4 (FF)
  Destination:          gl/gc/M_player_pos_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.222ns (Levels of Logic = 10)
  Clock Path Skew:      0.003ns (0.626 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_4 to gl/gc/M_player_pos_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.AQ      Tcko                  0.476   gl/gc/M_player_pos_q_0_7
                                                       gl/gc/M_player_pos_q_0_4
    SLICE_X3Y27.C3       net (fanout=18)       2.648   gl/gc/M_player_pos_q_0_4
    SLICE_X3Y27.C        Tilo                  0.259   gl/gc/N354
                                                       gl/gc/Sh12111
    SLICE_X5Y27.B3       net (fanout=2)        1.148   gl/gc/Sh1211
    SLICE_X5Y27.B        Tilo                  0.259   gl/gc/N1047
                                                       gl/gc/Sh258613
    SLICE_X8Y28.C4       net (fanout=1)        0.853   gl/gc/Sh258613
    SLICE_X8Y28.C        Tilo                  0.255   gl/gc/Sh258612
                                                       gl/gc/Sh258615
    SLICE_X8Y27.D5       net (fanout=2)        0.431   gl/gc/Sh258615
    SLICE_X8Y27.CMUX     Topdc                 0.456   gl/gc/Sh25867
                                                       gl/gc/Sh25866_F
                                                       gl/gc/Sh25866
    SLICE_X13Y33.A5      net (fanout=67)       2.033   gl/gc/Sh2586
    SLICE_X13Y33.A       Tilo                  0.259   gl/gc/Sh1432
                                                       gl/gc/_n3458<83>1
    SLICE_X18Y22.D6      net (fanout=10)       2.690   gl/gc/_n3458
    SLICE_X18Y22.D       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<47>111
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<47>1111
    SLICE_X12Y22.C1      net (fanout=6)        2.205   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<47>111
    SLICE_X12Y22.C       Tilo                  0.255   gl/gc/Mmux_M_player_pos_d12
                                                       gl/gc/level_state[2]_GND_11_o_equal_19_o212
    SLICE_X12Y22.B4      net (fanout=2)        0.309   gl/gc/level_state[2]_GND_11_o_equal_19_o212
    SLICE_X12Y22.B       Tilo                  0.254   gl/gc/Mmux_M_player_pos_d12
                                                       gl/gc/Mmux_M_player_pos_d122
    SLICE_X10Y28.D5      net (fanout=1)        1.119   gl/gc/Mmux_M_player_pos_d123
    SLICE_X10Y28.D       Tilo                  0.235   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Mmux_M_player_pos_d123
    SLICE_X10Y28.C3      net (fanout=1)        1.911   gl/gc/Mmux_M_player_pos_d124
    SLICE_X10Y28.C       Tilo                  0.235   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Mmux_M_player_pos_d124
    SLICE_X11Y28.DX      net (fanout=2)        0.583   gl/gc/M_player_pos_d[3]
    SLICE_X11Y28.CLK     Tdick                 0.114   gl/gc/M_player_pos_q[3]
                                                       gl/gc/M_player_pos_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.222ns (3.292ns logic, 15.930ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  0.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_4 (FF)
  Destination:          gl/gc/M_tiles_type_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.190ns (Levels of Logic = 10)
  Clock Path Skew:      -0.022ns (0.715 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_4 to gl/gc/M_tiles_type_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/M_player_pos_q_4
    SLICE_X4Y36.D5       net (fanout=58)       1.964   gl/gc/M_player_pos_q[4]
    SLICE_X4Y36.COUT     Topcyd                0.312   gl/gc/Maddsub_n2583_Madd1_cy[4]
                                                       gl/gc/Maddsub_n2583_Madd1_lut<4>
                                                       gl/gc/Maddsub_n2583_Madd1_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   gl/gc/Maddsub_n2583_Madd1_cy[4]
    SLICE_X4Y37.BMUX     Tcinb                 0.310   gl/gc/M_player_pos_q[4]_GND_11_o_add_495_OUT[6]
                                                       gl/gc/Maddsub_n2583_Madd1_cy<5>
    SLICE_X4Y37.D1       net (fanout=13)       0.862   gl/gc/Maddsub_n2583_Madd1_cy[5]
    SLICE_X4Y37.D        Tilo                  0.254   gl/gc/M_player_pos_q[4]_GND_11_o_add_495_OUT[6]
                                                       gl/gc/Maddsub_n2583_Madd_xor<6>11
    SLICE_X16Y28.A4      net (fanout=34)       2.346   gl/gc/M_player_pos_q[4]_GND_11_o_add_495_OUT[6]
    SLICE_X16Y28.A       Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_496_OUT[61]
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<13><6>11
    SLICE_X9Y40.B5       net (fanout=25)       3.658   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<13><6>1
    SLICE_X9Y40.B        Tilo                  0.259   gl/gc/N430
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<45><6>1
    SLICE_X12Y28.B5      net (fanout=12)       1.723   gl/gc/M_player_pos_q[4]_Decoder_496_OUT[45]
    SLICE_X12Y28.B       Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d1002414
                                                       gl/gc/Mmux_M_tiles_type_d12914
    SLICE_X9Y38.B3       net (fanout=1)        2.731   gl/gc/Mmux_M_tiles_type_d12914
    SLICE_X9Y38.B        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1327
                                                       gl/gc/Mmux_M_tiles_type_d12919
    SLICE_X7Y39.B5       net (fanout=4)        1.817   gl/gc/Mmux_M_tiles_type_d1291
    SLICE_X7Y39.B        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1324
                                                       gl/gc/Mmux_M_tiles_type_d1323
    SLICE_X6Y38.D6       net (fanout=1)        0.327   gl/gc/Mmux_M_tiles_type_d1322
    SLICE_X6Y38.D        Tilo                  0.235   gl/gc/M_tiles_type_q[43]
                                                       gl/gc/Mmux_M_tiles_type_d1326
    SLICE_X6Y38.C4       net (fanout=1)        0.489   gl/gc/Mmux_M_tiles_type_d1325
    SLICE_X6Y38.CLK      Tas                   0.349   gl/gc/M_tiles_type_q[43]
                                                       gl/gc/Mmux_M_tiles_type_d1329
                                                       gl/gc/M_tiles_type_q_43
    -------------------------------------------------  ---------------------------
    Total                                     19.190ns (3.270ns logic, 15.920ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  0.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_4 (FF)
  Destination:          gl/gc/M_player_pos_q_3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.214ns (Levels of Logic = 10)
  Clock Path Skew:      0.003ns (0.626 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_4 to gl/gc/M_player_pos_q_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.AQ      Tcko                  0.476   gl/gc/M_player_pos_q_0_7
                                                       gl/gc/M_player_pos_q_0_4
    SLICE_X3Y27.C3       net (fanout=18)       2.648   gl/gc/M_player_pos_q_0_4
    SLICE_X3Y27.C        Tilo                  0.259   gl/gc/N354
                                                       gl/gc/Sh12111
    SLICE_X5Y27.B3       net (fanout=2)        1.148   gl/gc/Sh1211
    SLICE_X5Y27.B        Tilo                  0.259   gl/gc/N1047
                                                       gl/gc/Sh258613
    SLICE_X8Y28.C4       net (fanout=1)        0.853   gl/gc/Sh258613
    SLICE_X8Y28.C        Tilo                  0.255   gl/gc/Sh258612
                                                       gl/gc/Sh258615
    SLICE_X8Y27.D5       net (fanout=2)        0.431   gl/gc/Sh258615
    SLICE_X8Y27.CMUX     Topdc                 0.456   gl/gc/Sh25867
                                                       gl/gc/Sh25866_F
                                                       gl/gc/Sh25866
    SLICE_X13Y33.A5      net (fanout=67)       2.033   gl/gc/Sh2586
    SLICE_X13Y33.A       Tilo                  0.259   gl/gc/Sh1432
                                                       gl/gc/_n3458<83>1
    SLICE_X18Y22.D6      net (fanout=10)       2.690   gl/gc/_n3458
    SLICE_X18Y22.D       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<47>111
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<47>1111
    SLICE_X12Y22.C1      net (fanout=6)        2.205   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<47>111
    SLICE_X12Y22.C       Tilo                  0.255   gl/gc/Mmux_M_player_pos_d12
                                                       gl/gc/level_state[2]_GND_11_o_equal_19_o212
    SLICE_X12Y22.B4      net (fanout=2)        0.309   gl/gc/level_state[2]_GND_11_o_equal_19_o212
    SLICE_X12Y22.B       Tilo                  0.254   gl/gc/Mmux_M_player_pos_d12
                                                       gl/gc/Mmux_M_player_pos_d122
    SLICE_X10Y28.D5      net (fanout=1)        1.119   gl/gc/Mmux_M_player_pos_d123
    SLICE_X10Y28.D       Tilo                  0.235   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Mmux_M_player_pos_d123
    SLICE_X10Y28.C3      net (fanout=1)        1.911   gl/gc/Mmux_M_player_pos_d124
    SLICE_X10Y28.C       Tilo                  0.235   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Mmux_M_player_pos_d124
    SLICE_X10Y28.DX      net (fanout=2)        0.575   gl/gc/M_player_pos_d[3]
    SLICE_X10Y28.CLK     Tdick                 0.114   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/M_player_pos_q_3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.214ns (3.292ns logic, 15.922ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  0.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_2_2 (FF)
  Destination:          gl/gc/M_tiles_type_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.177ns (Levels of Logic = 9)
  Clock Path Skew:      -0.033ns (0.713 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_2_2 to gl/gc/M_tiles_type_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.BQ       Tcko                  0.430   gl/gc/M_player_pos_q_2_3
                                                       gl/gc/M_player_pos_q_2_2
    SLICE_X8Y22.B4       net (fanout=16)       2.272   gl/gc/M_player_pos_q_2_2
    SLICE_X8Y22.CMUX     Topbc                 0.650   gl/gc/Maddsub_n25951_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25951_Madd2_lut<2>
                                                       gl/gc/Maddsub_n25951_Madd2_cy<4>
    SLICE_X10Y16.A1      net (fanout=61)       1.900   gl/gc/Maddsub_n25951_3
    SLICE_X10Y16.A       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d10914
                                                       gl/gc/Sh125016_SW3
    SLICE_X9Y20.B1       net (fanout=1)        1.123   gl/gc/N1107
    SLICE_X9Y20.B        Tilo                  0.259   gl/gc/N1106
                                                       gl/gc/Sh125016
    SLICE_X11Y19.B3      net (fanout=1)        0.574   gl/gc/Sh125016
    SLICE_X11Y19.B       Tilo                  0.259   gl/gc/n2483[1]
                                                       gl/gc/Sh125018
    SLICE_X11Y19.A5      net (fanout=1)        0.230   gl/gc/Sh125018
    SLICE_X11Y19.A       Tilo                  0.259   gl/gc/n2483[1]
                                                       gl/gc/Sh125019
    SLICE_X15Y18.C3      net (fanout=2)        0.963   gl/gc/Sh12501
    SLICE_X15Y18.C       Tilo                  0.259   gl/gc/Sh12522
                                                       gl/gc/Sh12523
    SLICE_X11Y12.A2      net (fanout=49)       2.152   gl/gc/Sh1252
    SLICE_X11Y12.A       Tilo                  0.259   gl/gc/Mmux_M_player_pos_d62
                                                       gl/gc/Mmux_M_tiles_type_d10101
    SLICE_X12Y46.B1      net (fanout=106)      5.854   gl/gc/Mmux_M_tiles_type_d1010
    SLICE_X12Y46.B       Tilo                  0.254   gl/gc/level_state[2]_M_player_pos_q[4]_select_22_OUT[4]
                                                       gl/gc/Mmux_M_tiles_type_d22410
    SLICE_X10Y44.B5      net (fanout=1)        0.896   gl/gc/Mmux_M_tiles_type_d2249
    SLICE_X10Y44.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[7]
                                                       gl/gc/Mmux_M_tiles_type_d22411
                                                       gl/gc/M_tiles_type_q_6
    -------------------------------------------------  ---------------------------
    Total                                     19.177ns (3.213ns logic, 15.964ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  0.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_24 (FF)
  Destination:          gl/gc/M_tiles_type_q_58 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.279ns (Levels of Logic = 10)
  Clock Path Skew:      0.069ns (0.787 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_24 to gl/gc/M_tiles_type_q_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.DQ      Tcko                  0.525   gl/gc/M_tiles_type_q[24]
                                                       gl/gc/M_tiles_type_q_24
    SLICE_X10Y21.A6      net (fanout=8)        1.897   gl/gc/M_tiles_type_q[24]
    SLICE_X10Y21.A       Tilo                  0.235   gl/gc/Sh1381
                                                       gl/gc/Sh10611
    SLICE_X9Y26.B2       net (fanout=3)        1.516   gl/gc/Sh1061
    SLICE_X9Y26.B        Tilo                  0.259   gl/gc/M_player_pos_q_0_3
                                                       gl/gc/Sh191911
    SLICE_X12Y31.A5      net (fanout=1)        1.060   gl/gc/Sh191911
    SLICE_X12Y31.A       Tilo                  0.254   gl/gc/Sh1062
                                                       gl/gc/Sh191916
    SLICE_X9Y36.B5       net (fanout=3)        1.238   gl/gc/Sh191916
    SLICE_X9Y36.B        Tilo                  0.259   gl/gc/up_level_state[2]_AND_8_o6891
                                                       gl/gc/Sh191917
    SLICE_X8Y14.D1       net (fanout=96)       4.604   gl/gc/Sh1919
    SLICE_X8Y14.D        Tilo                  0.254   gl/gc/up_level_state[2]_AND_8_o6001
                                                       gl/gc/up_level_state[2]_AND_8_o60011
    SLICE_X4Y19.B2       net (fanout=2)        1.570   gl/gc/up_level_state[2]_AND_8_o6001
    SLICE_X4Y19.B        Tilo                  0.254   gl/gc/_n4519_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d16919_SW0
    SLICE_X4Y16.B2       net (fanout=1)        1.370   gl/gc/N1885
    SLICE_X4Y16.B        Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d1721
                                                       gl/gc/Mmux_M_tiles_type_d16919
    SLICE_X4Y13.B2       net (fanout=4)        1.695   gl/gc/Mmux_M_tiles_type_d1691
    SLICE_X4Y13.B        Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d1724
                                                       gl/gc/Mmux_M_tiles_type_d1723
    SLICE_X5Y15.D2       net (fanout=1)        0.743   gl/gc/Mmux_M_tiles_type_d1722
    SLICE_X5Y15.D        Tilo                  0.259   gl/gc/M_tiles_type_q[58]
                                                       gl/gc/Mmux_M_tiles_type_d1726
    SLICE_X5Y15.C5       net (fanout=1)        0.406   gl/gc/Mmux_M_tiles_type_d1725
    SLICE_X5Y15.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[58]
                                                       gl/gc/Mmux_M_tiles_type_d1729
                                                       gl/gc/M_tiles_type_q_58
    -------------------------------------------------  ---------------------------
    Total                                     19.279ns (3.180ns logic, 16.099ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  0.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_3_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_53 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.221ns (Levels of Logic = 11)
  Clock Path Skew:      0.012ns (0.662 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_3_1 to gl/gc/M_tiles_type_q_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.CQ      Tcko                  0.476   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/M_player_pos_q_3_1
    SLICE_X11Y27.D1      net (fanout=10)       1.024   gl/gc/M_player_pos_q_3_1
    SLICE_X11Y27.D       Tilo                  0.259   gl/gc/n2138[3]
                                                       gl/gc/n2138<3>1
    SLICE_X10Y27.CX      net (fanout=2)        0.763   gl/gc/n2138[3]
    SLICE_X10Y27.COUT    Tcxcy                 0.134   gl/gc/Maddsub_n25891_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25891_Madd2_cy<4>
    SLICE_X10Y28.CIN     net (fanout=1)        0.003   gl/gc/Maddsub_n25891_Madd2_cy[4]
    SLICE_X10Y28.BMUX    Tcinb                 0.277   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Maddsub_n25891_Madd2_xor<6>
    SLICE_X13Y43.B4      net (fanout=22)       1.822   gl/gc/Maddsub_n25891_6
    SLICE_X13Y43.B       Tilo                  0.259   gl/gc/N1119
                                                       gl/gc/_n4593<6>11
    SLICE_X8Y12.B2       net (fanout=19)       5.971   gl/gc/_n4593<6>1
    SLICE_X8Y12.B        Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<39>17215
                                                       gl/gc/_n4630<6>1
    SLICE_X12Y18.A3      net (fanout=10)       1.221   gl/gc/_n4630
    SLICE_X12Y18.AMUX    Tilo                  0.326   gl/gc/Sh12521
                                                       gl/gc/Mmux_M_tiles_type_d<10>11614
    SLICE_X11Y18.A1      net (fanout=2)        1.198   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<53>1212
    SLICE_X11Y18.A       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<49>17214
                                                       gl/gc/Mmux_M_tiles_type_d<10>11615
    SLICE_X13Y13.C1      net (fanout=3)        2.186   gl/gc/Mmux_M_tiles_type_d<10>11615
    SLICE_X13Y13.C       Tilo                  0.259   gl/gc/N1851
                                                       gl/gc/Mmux_M_tiles_type_d<10>1195_SW0_SW0
    SLICE_X16Y15.B4      net (fanout=1)        0.791   gl/gc/N1853
    SLICE_X16Y15.B       Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<53>_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>1195
    SLICE_X16Y15.A5      net (fanout=1)        0.247   gl/gc/Mmux_M_tiles_type_d<10>1194
    SLICE_X16Y15.A       Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<53>_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d<10>1197
    SLICE_X12Y15.C3      net (fanout=1)        0.645   gl/gc/Mmux_M_tiles_type_d<10>1196
    SLICE_X12Y15.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[53]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1198
                                                       gl/gc/M_tiles_type_q_53
    -------------------------------------------------  ---------------------------
    Total                                     19.221ns (3.350ns logic, 15.871ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_4 (FF)
  Destination:          gl/gc/M_tiles_type_q_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.211ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.335 - 0.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_4 to gl/gc/M_tiles_type_q_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/M_player_pos_q_4
    SLICE_X21Y48.B1      net (fanout=58)       4.577   gl/gc/M_player_pos_q[4]
    SLICE_X21Y48.BMUX    Tilo                  0.337   gl/gc/N1872
                                                       gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1475_o<4>1
    SLICE_X8Y11.D3       net (fanout=62)       4.356   gl/gc/M_player_pos_q[4]_PWR_5_o_equal_1475_o
    SLICE_X8Y11.DMUX     Tilo                  0.326   gl/gc/Mmux_M_step_counter_d124
                                                       gl/gc/Mmux_M_tiles_type_d100311_SW0
    SLICE_X14Y35.A5      net (fanout=2)        2.280   gl/gc/N1072
    SLICE_X14Y35.A       Tilo                  0.235   gl/gc/N879
                                                       gl/gc/Mmux_M_tiles_type_d100311_1
    SLICE_X0Y34.B4       net (fanout=9)        1.393   gl/gc/Mmux_M_tiles_type_d100311
    SLICE_X0Y34.B        Tilo                  0.254   gl/gc/N867
                                                       gl/gc/Mmux_M_tiles_type_d2804_SW1
    SLICE_X6Y35.C4       net (fanout=4)        0.961   gl/gc/N867
    SLICE_X6Y35.CMUX     Tilo                  0.403   gl/M_gc_level_state[2]
                                                       gl/gc/Mmux_M_tiles_type_d2804_SW3_G
                                                       gl/gc/Mmux_M_tiles_type_d2804_SW3
    SLICE_X0Y30.A2       net (fanout=1)        1.581   gl/gc/N1763
    SLICE_X0Y30.A        Tilo                  0.254   gl/gc/N632
                                                       gl/gc/Mmux_M_tiles_type_d28010_SW0
    SLICE_X0Y27.D1       net (fanout=1)        1.390   gl/gc/N1121
    SLICE_X0Y27.CLK      Tas                   0.339   gl/gc/M_tiles_type_q[82]
                                                       gl/gc/Mmux_M_tiles_type_d28010
                                                       gl/gc/M_tiles_type_q_82
    -------------------------------------------------  ---------------------------
    Total                                     19.211ns (2.673ns logic, 16.538ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  0.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_2_2 (FF)
  Destination:          gl/gc/M_tiles_type_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.135ns (Levels of Logic = 10)
  Clock Path Skew:      -0.069ns (0.677 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_2_2 to gl/gc/M_tiles_type_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.BQ       Tcko                  0.430   gl/gc/M_player_pos_q_2_3
                                                       gl/gc/M_player_pos_q_2_2
    SLICE_X8Y22.B4       net (fanout=16)       2.272   gl/gc/M_player_pos_q_2_2
    SLICE_X8Y22.CMUX     Topbc                 0.650   gl/gc/Maddsub_n25951_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25951_Madd2_lut<2>
                                                       gl/gc/Maddsub_n25951_Madd2_cy<4>
    SLICE_X10Y16.A1      net (fanout=61)       1.900   gl/gc/Maddsub_n25951_3
    SLICE_X10Y16.A       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d10914
                                                       gl/gc/Sh125016_SW3
    SLICE_X9Y20.B1       net (fanout=1)        1.123   gl/gc/N1107
    SLICE_X9Y20.B        Tilo                  0.259   gl/gc/N1106
                                                       gl/gc/Sh125016
    SLICE_X11Y19.B3      net (fanout=1)        0.574   gl/gc/Sh125016
    SLICE_X11Y19.B       Tilo                  0.259   gl/gc/n2483[1]
                                                       gl/gc/Sh125018
    SLICE_X11Y19.A5      net (fanout=1)        0.230   gl/gc/Sh125018
    SLICE_X11Y19.A       Tilo                  0.259   gl/gc/n2483[1]
                                                       gl/gc/Sh125019
    SLICE_X15Y18.C3      net (fanout=2)        0.963   gl/gc/Sh12501
    SLICE_X15Y18.C       Tilo                  0.259   gl/gc/Sh12522
                                                       gl/gc/Sh12523
    SLICE_X11Y12.A2      net (fanout=49)       2.152   gl/gc/Sh1252
    SLICE_X11Y12.A       Tilo                  0.259   gl/gc/Mmux_M_player_pos_d62
                                                       gl/gc/Mmux_M_tiles_type_d10101
    SLICE_X19Y44.D5      net (fanout=106)      5.194   gl/gc/Mmux_M_tiles_type_d1010
    SLICE_X19Y44.D       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d642
                                                       gl/gc/Mmux_M_tiles_type_d643
    SLICE_X19Y39.C1      net (fanout=1)        0.992   gl/gc/Mmux_M_tiles_type_d642
    SLICE_X19Y39.C       Tilo                  0.259   gl/gc/M_tiles_type_q[28]
                                                       gl/gc/Mmux_M_tiles_type_d6412_SW0
    SLICE_X19Y39.D5      net (fanout=1)        0.234   gl/gc/N1029
    SLICE_X19Y39.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[28]
                                                       gl/gc/Mmux_M_tiles_type_d6412
                                                       gl/gc/M_tiles_type_q_28
    -------------------------------------------------  ---------------------------
    Total                                     19.135ns (3.501ns logic, 15.634ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.147ns (Levels of Logic = 11)
  Clock Path Skew:      -0.053ns (0.685 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X10Y26.B2      net (fanout=7)        0.553   gl/gc/M_player_pos_q_1_1
    SLICE_X10Y26.B       Tilo                  0.235   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/n2138<1>1
    SLICE_X10Y27.AX      net (fanout=6)        0.657   gl/gc/n2138[1]
    SLICE_X10Y27.CMUX    Taxc                  0.410   gl/gc/Maddsub_n25891_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25891_Madd2_cy<4>
    SLICE_X6Y43.B4       net (fanout=155)      3.210   gl/gc/Maddsub_n25891_3
    SLICE_X6Y43.B        Tilo                  0.235   gl/gc/N1962
                                                       gl/gc/Sh5833_SW1
    SLICE_X6Y30.C5       net (fanout=1)        1.183   gl/gc/N917
    SLICE_X6Y30.C        Tilo                  0.235   gl/gc/M_player_pos_q[1]
                                                       gl/gc/Sh5833
    SLICE_X7Y30.A4       net (fanout=1)        0.298   gl/gc/Sh5833
    SLICE_X7Y30.A        Tilo                  0.259   gl/gc/Sh58316
                                                       gl/gc/Sh5835
    SLICE_X15Y31.A6      net (fanout=6)        0.857   gl/gc/Sh5835
    SLICE_X15Y31.A       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<46>174
                                                       gl/gc/Sh58316
    SLICE_X19Y36.A4      net (fanout=92)       1.968   gl/gc/Sh583
    SLICE_X19Y36.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d527
                                                       gl/gc/down_level_state[2]_AND_1315_o53021
    SLICE_X13Y27.B6      net (fanout=4)        2.093   gl/gc/down_level_state[2]_AND_1315_o5302
    SLICE_X13Y27.B       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<24>172
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<9>175
    SLICE_X19Y37.C3      net (fanout=2)        3.973   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<9>176
    SLICE_X19Y37.C       Tilo                  0.259   gl/gc/N1109
                                                       gl/gc/Mmux_M_tiles_type_d<10>1201
    SLICE_X16Y35.B5      net (fanout=1)        0.629   gl/gc/Mmux_M_tiles_type_d<10>120
    SLICE_X16Y35.B       Tilo                  0.254   gl/gc/M_tiles_type_q[10]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1203
    SLICE_X16Y35.A5      net (fanout=1)        0.247   gl/gc/Mmux_M_tiles_type_d<10>1202
    SLICE_X16Y35.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[10]
                                                       gl/gc/Mmux_M_tiles_type_d<10>1206
                                                       gl/gc/M_tiles_type_q_9
    -------------------------------------------------  ---------------------------
    Total                                     19.147ns (3.479ns logic, 15.668ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_13 (FF)
  Destination:          gl/gc/M_tiles_type_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.207ns (Levels of Logic = 10)
  Clock Path Skew:      0.011ns (0.717 - 0.706)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_13 to gl/gc/M_tiles_type_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y23.BQ      Tcko                  0.430   gl/gc/M_tiles_type_q[15]
                                                       gl/gc/M_tiles_type_q_13
    SLICE_X10Y29.A6      net (fanout=6)        2.267   gl/gc/M_tiles_type_q[13]
    SLICE_X10Y29.A       Tilo                  0.235   gl/gc/M_player_pos_q_2_1
                                                       gl/gc/Sh142911
    SLICE_X10Y29.D2      net (fanout=5)        1.901   gl/gc/Sh14291
    SLICE_X10Y29.D       Tilo                  0.235   gl/gc/M_player_pos_q_2_1
                                                       gl/gc/Sh258611
    SLICE_X8Y28.C5       net (fanout=1)        0.653   gl/gc/Sh258611
    SLICE_X8Y28.C        Tilo                  0.255   gl/gc/Sh258612
                                                       gl/gc/Sh258615
    SLICE_X8Y26.A4       net (fanout=2)        0.530   gl/gc/Sh258615
    SLICE_X8Y26.A        Tilo                  0.254   gl/gc/Sh25864
                                                       gl/gc/Sh258618
    SLICE_X14Y33.A1      net (fanout=12)       1.837   gl/gc/Sh25861
    SLICE_X14Y33.A       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d8918
                                                       gl/gc/_n3453<83>1_1
    SLICE_X8Y44.A3       net (fanout=7)        3.647   gl/gc/_n3453<83>1
    SLICE_X8Y44.A        Tilo                  0.254   gl/gc/N1207
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<3>17216_SW0
    SLICE_X8Y43.A5       net (fanout=2)        0.439   gl/gc/N141
    SLICE_X8Y43.A        Tilo                  0.254   gl/gc/Sh14222
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<3>17216
    SLICE_X17Y34.B4      net (fanout=7)        1.830   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<3>1721
    SLICE_X17Y34.B       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<9>_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d1163_SW0
    SLICE_X9Y41.A6       net (fanout=1)        1.947   gl/gc/N872
    SLICE_X9Y41.A        Tilo                  0.259   gl/gc/N639
                                                       gl/gc/Mmux_M_tiles_type_d1166_SW0_SW0
    SLICE_X9Y46.A3       net (fanout=1)        1.113   gl/gc/N1249
    SLICE_X9Y46.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[4]
                                                       gl/gc/Mmux_M_tiles_type_d1169
                                                       gl/gc/M_tiles_type_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.207ns (3.043ns logic, 16.164ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack:                  0.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_5 (FF)
  Destination:          gl/gc/M_player_pos_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.179ns (Levels of Logic = 10)
  Clock Path Skew:      0.003ns (0.626 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_5 to gl/gc/M_player_pos_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.BQ      Tcko                  0.476   gl/gc/M_player_pos_q_0_7
                                                       gl/gc/M_player_pos_q_0_5
    SLICE_X7Y24.A1       net (fanout=17)       2.048   gl/gc/M_player_pos_q_0_5
    SLICE_X7Y24.A        Tilo                  0.259   gl/gc/N914
                                                       gl/gc/Sh13411
    SLICE_X9Y33.D1       net (fanout=5)        2.145   gl/gc/Sh1341
    SLICE_X9Y33.D        Tilo                  0.259   gl/gc/Sh25877
                                                       gl/gc/Sh25877
    SLICE_X10Y35.B4      net (fanout=1)        0.721   gl/gc/Sh25877
    SLICE_X10Y35.B       Tilo                  0.235   gl/gc/Sh19198
                                                       gl/gc/Sh258710
    SLICE_X14Y30.D6      net (fanout=1)        1.131   gl/gc/Sh258710
    SLICE_X14Y30.D       Tilo                  0.235   gl/gc/Sh2587
                                                       gl/gc/Sh258717
    SLICE_X13Y33.A1      net (fanout=66)       1.266   gl/gc/Sh2587
    SLICE_X13Y33.A       Tilo                  0.259   gl/gc/Sh1432
                                                       gl/gc/_n3458<83>1
    SLICE_X18Y22.D6      net (fanout=10)       2.690   gl/gc/_n3458
    SLICE_X18Y22.D       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<47>111
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<47>1111
    SLICE_X12Y22.C1      net (fanout=6)        2.205   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<47>111
    SLICE_X12Y22.C       Tilo                  0.255   gl/gc/Mmux_M_player_pos_d12
                                                       gl/gc/level_state[2]_GND_11_o_equal_19_o212
    SLICE_X12Y22.B4      net (fanout=2)        0.309   gl/gc/level_state[2]_GND_11_o_equal_19_o212
    SLICE_X12Y22.B       Tilo                  0.254   gl/gc/Mmux_M_player_pos_d12
                                                       gl/gc/Mmux_M_player_pos_d122
    SLICE_X10Y28.D5      net (fanout=1)        1.119   gl/gc/Mmux_M_player_pos_d123
    SLICE_X10Y28.D       Tilo                  0.235   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Mmux_M_player_pos_d123
    SLICE_X10Y28.C3      net (fanout=1)        1.911   gl/gc/Mmux_M_player_pos_d124
    SLICE_X10Y28.C       Tilo                  0.235   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Mmux_M_player_pos_d124
    SLICE_X11Y28.DX      net (fanout=2)        0.583   gl/gc/M_player_pos_d[3]
    SLICE_X11Y28.CLK     Tdick                 0.114   gl/gc/M_player_pos_q[3]
                                                       gl/gc/M_player_pos_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.179ns (3.051ns logic, 16.128ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_2_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.117ns (Levels of Logic = 8)
  Clock Path Skew:      -0.056ns (0.596 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_2_1 to gl/gc/M_tiles_type_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   gl/gc/M_player_pos_q_2_1
                                                       gl/gc/M_player_pos_q_2_1
    SLICE_X10Y27.B1      net (fanout=5)        1.014   gl/gc/M_player_pos_q_2_1
    SLICE_X10Y27.CMUX    Topbc                 0.613   gl/gc/Maddsub_n25891_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25891_Madd2_lut<2>1
                                                       gl/gc/Maddsub_n25891_Madd2_cy<4>
    SLICE_X15Y40.A3      net (fanout=155)      3.945   gl/gc/Maddsub_n25891_3
    SLICE_X15Y40.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d9717
                                                       gl/gc/_n4601<6>11
    SLICE_X10Y16.C5      net (fanout=24)       5.776   gl/gc/_n4601<6>1
    SLICE_X10Y16.C       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d10914
                                                       gl/gc/_n4854<6>1
    SLICE_X16Y16.A3      net (fanout=4)        1.112   gl/gc/_n4854
    SLICE_X16Y16.A       Tilo                  0.254   gl/gc/_n5700
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<16>17214
    SLICE_X21Y16.A5      net (fanout=1)        0.889   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<16>17214
    SLICE_X21Y16.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d2110
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<16>17216
    SLICE_X20Y12.B2      net (fanout=9)        1.547   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<16>1721
    SLICE_X20Y12.B       Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<51>213
                                                       gl/gc/Mmux_M_tiles_type_d247
    SLICE_X19Y18.C4      net (fanout=1)        1.358   gl/gc/Mmux_M_tiles_type_d246
    SLICE_X19Y18.C       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d2411
                                                       gl/gc/Mmux_M_tiles_type_d248
    SLICE_X18Y20.B4      net (fanout=1)        0.518   gl/gc/Mmux_M_tiles_type_d247
    SLICE_X18Y20.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d2412
                                                       gl/gc/M_tiles_type_q_16
    -------------------------------------------------  ---------------------------
    Total                                     19.117ns (2.958ns logic, 16.159ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  0.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_5 (FF)
  Destination:          gl/gc/M_player_pos_q_3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.171ns (Levels of Logic = 10)
  Clock Path Skew:      0.003ns (0.626 - 0.623)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_5 to gl/gc/M_player_pos_q_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y29.BQ      Tcko                  0.476   gl/gc/M_player_pos_q_0_7
                                                       gl/gc/M_player_pos_q_0_5
    SLICE_X7Y24.A1       net (fanout=17)       2.048   gl/gc/M_player_pos_q_0_5
    SLICE_X7Y24.A        Tilo                  0.259   gl/gc/N914
                                                       gl/gc/Sh13411
    SLICE_X9Y33.D1       net (fanout=5)        2.145   gl/gc/Sh1341
    SLICE_X9Y33.D        Tilo                  0.259   gl/gc/Sh25877
                                                       gl/gc/Sh25877
    SLICE_X10Y35.B4      net (fanout=1)        0.721   gl/gc/Sh25877
    SLICE_X10Y35.B       Tilo                  0.235   gl/gc/Sh19198
                                                       gl/gc/Sh258710
    SLICE_X14Y30.D6      net (fanout=1)        1.131   gl/gc/Sh258710
    SLICE_X14Y30.D       Tilo                  0.235   gl/gc/Sh2587
                                                       gl/gc/Sh258717
    SLICE_X13Y33.A1      net (fanout=66)       1.266   gl/gc/Sh2587
    SLICE_X13Y33.A       Tilo                  0.259   gl/gc/Sh1432
                                                       gl/gc/_n3458<83>1
    SLICE_X18Y22.D6      net (fanout=10)       2.690   gl/gc/_n3458
    SLICE_X18Y22.D       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<47>111
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<47>1111
    SLICE_X12Y22.C1      net (fanout=6)        2.205   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<47>111
    SLICE_X12Y22.C       Tilo                  0.255   gl/gc/Mmux_M_player_pos_d12
                                                       gl/gc/level_state[2]_GND_11_o_equal_19_o212
    SLICE_X12Y22.B4      net (fanout=2)        0.309   gl/gc/level_state[2]_GND_11_o_equal_19_o212
    SLICE_X12Y22.B       Tilo                  0.254   gl/gc/Mmux_M_player_pos_d12
                                                       gl/gc/Mmux_M_player_pos_d122
    SLICE_X10Y28.D5      net (fanout=1)        1.119   gl/gc/Mmux_M_player_pos_d123
    SLICE_X10Y28.D       Tilo                  0.235   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Mmux_M_player_pos_d123
    SLICE_X10Y28.C3      net (fanout=1)        1.911   gl/gc/Mmux_M_player_pos_d124
    SLICE_X10Y28.C       Tilo                  0.235   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Mmux_M_player_pos_d124
    SLICE_X10Y28.DX      net (fanout=2)        0.575   gl/gc/M_player_pos_d[3]
    SLICE_X10Y28.CLK     Tdick                 0.114   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/M_player_pos_q_3_2
    -------------------------------------------------  ---------------------------
    Total                                     19.171ns (3.051ns logic, 16.120ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack:                  0.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.108ns (Levels of Logic = 10)
  Clock Path Skew:      -0.056ns (0.589 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X10Y26.B2      net (fanout=7)        0.553   gl/gc/M_player_pos_q_1_1
    SLICE_X10Y26.B       Tilo                  0.235   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/n2138<1>1
    SLICE_X10Y27.AX      net (fanout=6)        0.657   gl/gc/n2138[1]
    SLICE_X10Y27.CMUX    Taxc                  0.410   gl/gc/Maddsub_n25891_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25891_Madd2_cy<4>
    SLICE_X15Y40.A3      net (fanout=155)      3.945   gl/gc/Maddsub_n25891_3
    SLICE_X15Y40.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d9717
                                                       gl/gc/_n4601<6>11
    SLICE_X10Y16.C5      net (fanout=24)       5.776   gl/gc/_n4601<6>1
    SLICE_X10Y16.C       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d10914
                                                       gl/gc/_n4854<6>1
    SLICE_X23Y16.D2      net (fanout=4)        1.602   gl/gc/_n4854
    SLICE_X23Y16.D       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<15>17214
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<15>17214
    SLICE_X23Y16.A3      net (fanout=1)        0.359   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<15>17214
    SLICE_X23Y16.A       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<15>17214
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<15>17216
    SLICE_X23Y16.C2      net (fanout=9)        0.544   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<15>1721
    SLICE_X23Y16.CMUX    Tilo                  0.337   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<15>17214
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<15>181
    SLICE_X22Y19.A6      net (fanout=2)        0.810   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<15>_mmx_out4
    SLICE_X22Y19.A       Tilo                  0.235   gl/gc/N1927
                                                       gl/gc/Mmux_M_tiles_type_d204_SW0
    SLICE_X19Y23.C2      net (fanout=1)        1.291   gl/gc/N1161
    SLICE_X19Y23.C       Tilo                  0.259   gl/gc/M_tiles_type_q[15]
                                                       gl/gc/Mmux_M_tiles_type_d2012_SW0
    SLICE_X19Y23.D5      net (fanout=1)        0.234   gl/gc/N1043
    SLICE_X19Y23.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[15]
                                                       gl/gc/Mmux_M_tiles_type_d2012
                                                       gl/gc/M_tiles_type_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.108ns (3.337ns logic, 15.771ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.086ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (0.589 - 0.645)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X10Y26.B2      net (fanout=7)        0.553   gl/gc/M_player_pos_q_1_1
    SLICE_X10Y26.B       Tilo                  0.235   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/n2138<1>1
    SLICE_X10Y27.AX      net (fanout=6)        0.657   gl/gc/n2138[1]
    SLICE_X10Y27.CMUX    Taxc                  0.410   gl/gc/Maddsub_n25891_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25891_Madd2_cy<4>
    SLICE_X15Y40.A3      net (fanout=155)      3.945   gl/gc/Maddsub_n25891_3
    SLICE_X15Y40.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d9717
                                                       gl/gc/_n4601<6>11
    SLICE_X10Y16.C5      net (fanout=24)       5.776   gl/gc/_n4601<6>1
    SLICE_X10Y16.C       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d10914
                                                       gl/gc/_n4854<6>1
    SLICE_X23Y16.D2      net (fanout=4)        1.602   gl/gc/_n4854
    SLICE_X23Y16.D       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<15>17214
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<15>17214
    SLICE_X23Y16.A3      net (fanout=1)        0.359   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<15>17214
    SLICE_X23Y16.A       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<15>17214
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<15>17216
    SLICE_X22Y19.B3      net (fanout=9)        0.827   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<15>1721
    SLICE_X22Y19.B       Tilo                  0.235   gl/gc/N1927
                                                       gl/gc/Mmux_M_tiles_type_d17109
    SLICE_X21Y23.C3      net (fanout=4)        1.409   gl/gc/Mmux_M_tiles_type_d1710
    SLICE_X21Y23.C       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d207
                                                       gl/gc/Mmux_M_tiles_type_d201
    SLICE_X19Y23.D3      net (fanout=1)        0.958   gl/gc/Mmux_M_tiles_type_d20
    SLICE_X19Y23.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[15]
                                                       gl/gc/Mmux_M_tiles_type_d2012
                                                       gl/gc/M_tiles_type_q_15
    -------------------------------------------------  ---------------------------
    Total                                     19.086ns (3.000ns logic, 16.086ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack:                  0.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_4 (FF)
  Destination:          gl/gc/M_tiles_type_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.076ns (Levels of Logic = 11)
  Clock Path Skew:      -0.060ns (0.677 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_4 to gl/gc/M_tiles_type_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.AQ       Tcko                  0.525   gl/gc/M_player_pos_q_4_1
                                                       gl/gc/M_player_pos_q_4
    SLICE_X4Y36.D5       net (fanout=58)       1.964   gl/gc/M_player_pos_q[4]
    SLICE_X4Y36.COUT     Topcyd                0.312   gl/gc/Maddsub_n2583_Madd1_cy[4]
                                                       gl/gc/Maddsub_n2583_Madd1_lut<4>
                                                       gl/gc/Maddsub_n2583_Madd1_cy<4>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   gl/gc/Maddsub_n2583_Madd1_cy[4]
    SLICE_X4Y37.BMUX     Tcinb                 0.310   gl/gc/M_player_pos_q[4]_GND_11_o_add_495_OUT[6]
                                                       gl/gc/Maddsub_n2583_Madd1_cy<5>
    SLICE_X4Y37.D1       net (fanout=13)       0.862   gl/gc/Maddsub_n2583_Madd1_cy[5]
    SLICE_X4Y37.D        Tilo                  0.254   gl/gc/M_player_pos_q[4]_GND_11_o_add_495_OUT[6]
                                                       gl/gc/Maddsub_n2583_Madd_xor<6>11
    SLICE_X16Y28.A4      net (fanout=34)       2.346   gl/gc/M_player_pos_q[4]_GND_11_o_add_495_OUT[6]
    SLICE_X16Y28.A       Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_496_OUT[61]
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<13><6>11
    SLICE_X22Y43.B4      net (fanout=25)       5.187   gl/gc/M_player_pos_q[4]_Decoder_496_OUT<13><6>1
    SLICE_X22Y43.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d645
                                                       gl/gc/M_player_pos_q[4]_Decoder_496_OUT<29><6>1
    SLICE_X17Y42.D2      net (fanout=17)       1.993   gl/gc/M_player_pos_q[4]_Decoder_496_OUT[29]
    SLICE_X17Y42.D       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d5712
                                                       gl/gc/Mmux_M_tiles_type_d5712
    SLICE_X17Y38.C1      net (fanout=1)        0.974   gl/gc/Mmux_M_tiles_type_d5712
    SLICE_X17Y38.C       Tilo                  0.259   gl/gc/N1132
                                                       gl/gc/Mmux_M_tiles_type_d5719_SW0
    SLICE_X17Y38.A1      net (fanout=1)        0.744   gl/gc/N1915
    SLICE_X17Y38.A       Tilo                  0.259   gl/gc/N1132
                                                       gl/gc/Mmux_M_tiles_type_d5719
    SLICE_X17Y38.B4      net (fanout=4)        0.564   gl/gc/Mmux_M_tiles_type_d571
    SLICE_X17Y38.B       Tilo                  0.259   gl/gc/N1132
                                                       gl/gc/Mmux_M_tiles_type_d604_SW0
    SLICE_X19Y39.A4      net (fanout=1)        0.738   gl/gc/N1143
    SLICE_X19Y39.A       Tilo                  0.259   gl/gc/M_tiles_type_q[28]
                                                       gl/gc/Mmux_M_tiles_type_d6012_SW0
    SLICE_X19Y39.B6      net (fanout=1)        0.143   gl/gc/N1031
    SLICE_X19Y39.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[28]
                                                       gl/gc/Mmux_M_tiles_type_d6012
                                                       gl/gc/M_tiles_type_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.076ns (3.558ns logic, 15.518ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/tiles_gen_0[15].tiles/M_lf2_out/CLK
  Logical resource: gl/gc/tiles_gen_0[15].tiles/lf2/M_counter_q_23/CK
  Location pin: SLICE_X12Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_0/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_1/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_2/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_3/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_4/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_5/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_6/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_7/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_8/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_9/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_10/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_11/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_12/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_13/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_14/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_15/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_16/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_17/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_18/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_19/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_22/CLK
  Logical resource: gl/sc/M_counter_q_20/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_22/CLK
  Logical resource: gl/sc/M_counter_q_21/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_22/CLK
  Logical resource: gl/sc/M_counter_q_22/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_tiles_type_q[82]/CLK
  Logical resource: gl/gc/M_tiles_type_q_81/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_tiles_type_q[82]/CLK
  Logical resource: gl/gc/M_tiles_type_q_82/CK
  Location pin: SLICE_X0Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_req_steps_q[3]/CLK
  Logical resource: gl/gc/M_req_steps_q_2/CK
  Location pin: SLICE_X4Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/M_req_steps_q[3]/CLK
  Logical resource: gl/gc/M_req_steps_q_4/CK
  Location pin: SLICE_X4Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: gl/gc/M_req_steps_q[3]/SR
  Logical resource: gl/gc/M_req_steps_q_4/SR
  Location pin: SLICE_X4Y18.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.429|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 44446255 paths, 0 nets, and 18945 connections

Design statistics:
   Minimum period:  19.429ns{1}   (Maximum frequency:  51.469MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 03 21:32:58 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 262 MB



