module wideexpr_00368(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ($signed({2{5'sb01101}}))>>(2'b00);
  assign y1 = 5'sb11111;
  assign y2 = s0;
  assign y3 = {s7,($signed({(3'sb111)>>((ctrl[4]?u6:6'b100011)),2'b01,((s4)>>(6'sb011000))^((s1)<<(6'sb000101))}))^(s0),s0,5'sb01010};
  assign y4 = (-($signed(-((s0)<<(~^((-(6'sb010100))<<(-(5'sb00110))))))))>>>(2'sb00);
  assign y5 = $unsigned((ctrl[2]?$unsigned((ctrl[0]?(ctrl[2]?(u2)^~((u7)<<<(s2)):(1'b0)<<<((6'sb000110)^(s3))):({2{u5}})<<<($signed(s6)))):(6'b100110)>>>({3{$signed((s2)>>((s5)>=(1'b0)))}})));
  assign y6 = $signed((5'b10101)&((-(s2))>((6'sb110100)<<((s6)<<<((s5)>>>(5'b01111))))));
  assign y7 = ((ctrl[4]?(-((((4'sb0000)<<<(~&(s7)))|(+(4'sb1000)))!=($signed($signed((u4)-(u5))))))>=(((ctrl[6]?s2:1'sb1))>>((ctrl[4]?{4{(ctrl[0]?(s6)>>>(5'sb01110):(s3)-(5'sb00001))}}:1'b1))):({4{!($signed(3'sb001))}})!=(4'sb1011)))&({{3{((s5)^(s6))>>(+((($signed(s6))>>(3'b100))>>(2'sb00)))}},(ctrl[2]?s7:$signed({6'sb101111,$signed({1{(ctrl[5]?5'sb11011:4'sb1100)}}),4'sb1011,(+((u7)==(3'sb110)))<<<((ctrl[2]?(5'b00011)<<<(u5):|(s1)))})),(ctrl[4]?$signed(((s1)>>(u5))<(~|(s6))):{5'sb01001})});
endmodule
