 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:43:53 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[53]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX2_HVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX2_HVT)         0.25       0.25 r
  U737/Y (XOR2X1_HVT)                      0.19       0.45 f
  U1024/Y (NAND2X0_HVT)                    0.08       0.53 r
  U871/Y (OA21X1_RVT)                      0.09       0.61 r
  U576/Y (INVX0_HVT)                       0.04       0.65 f
  U1026/Y (NAND2X0_HVT)                    0.04       0.70 r
  U1030/Y (AND2X1_HVT)                     0.08       0.78 r
  U860/Y (OR2X1_RVT)                       0.05       0.83 r
  U859/Y (NAND2X0_RVT)                     0.05       0.88 f
  U853/Y (AO21X1_RVT)                      0.11       0.99 f
  U851/Y (INVX2_RVT)                       0.05       1.04 r
  U1626/Y (OAI21X1_HVT)                    0.15       1.19 f
  U867/Y (AO21X1_RVT)                      0.05       1.24 f
  U483/Y (XOR2X1_RVT)                      0.10       1.34 r
  U1630/Y (AO21X1_HVT)                     0.10       1.45 r
  Delay3_out1_reg[53]/D (DFFX1_HVT)        0.00       1.45 r
  data arrival time                                   1.45

  clock clk (rise edge)                    1.54       1.54
  clock network delay (ideal)              0.00       1.54
  Delay3_out1_reg[53]/CLK (DFFX1_HVT)      0.00       1.54 r
  library setup time                      -0.09       1.45
  data required time                                  1.45
  -----------------------------------------------------------
  data required time                                  1.45
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
