#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Aug 24 14:32:03 2020
# Process ID: 18036
# Current directory: C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18452 C:\Users\lalat\Documents\IC\Simulador_FPGA_UERJ-master\reuniao-2408\reuniao-2408.xpr
# Log file: C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/vivado.log
# Journal file: C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 653.879 ; gain = 65.988
update_compile_order -fileset sources_1
open_bd_design {C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd}
Adding cell -- xilinx.com:user:sen:1.0 - sen_0
Adding cell -- xilinx.com:ip:sim_clk_gen:1.0 - sim_clk_gen_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Successfully read diagram <design_sen> from BD file <C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 788.230 ; gain = 91.070
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_sen_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_ref_4oPi_tablbkb_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_g8j_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_fYi_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_eOg_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_dEe_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_cud_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_ref_4oPi_tablbkb_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_g8j_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_fYi_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_eOg_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_dEe_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_cud_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_sen_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/sen_mux_83_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mux_83_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/sen_mux_42_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mux_42_32_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/sen_mux_164_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mux_164_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/sen_mul_52s_56ns_mb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mul_52s_56ns_mb6_MulnS_2
INFO: [VRFC 10-311] analyzing module sen_mul_52s_56ns_mb6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/sen_mul_44s_49ns_ncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mul_44s_49ns_ncg_MulnS_3
INFO: [VRFC 10-311] analyzing module sen_mul_44s_49ns_ncg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/sen_mul_33ns_42nsocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mul_33ns_42nsocq_MulnS_4
INFO: [VRFC 10-311] analyzing module sen_mul_33ns_42nsocq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/sen_fourth_order_g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_fourth_order_g8j_rom
INFO: [VRFC 10-311] analyzing module sen_fourth_order_g8j
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/sen_fourth_order_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_fourth_order_cud_rom
INFO: [VRFC 10-311] analyzing module sen_fourth_order_cud
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/sen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/scaled_fixed2ieee.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scaled_fixed2ieee
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/verilog/sen_ddiv_64ns_64nibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_ddiv_64ns_64nibs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/verilog/sen_dmul_64ns_64nhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_dmul_64ns_64nhbi
"xvhdl --incr --relax -prj design_sen_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_mux_83_1_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mux_83_1_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_mux_42_32_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mux_42_32_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_mux_164_1_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mux_164_1_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_mul_52s_56ns_mb6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_52s_56ns_mb6_MulnS_2'
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_52s_56ns_mb6'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_mul_44s_49ns_ncg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_44s_49ns_ncg_MulnS_3'
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_44s_49ns_ncg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_mul_33ns_42nsocq.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_33ns_42nsocq_MulnS_4'
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_33ns_42nsocq'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_fourth_order_g8j.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_fourth_order_g8j_rom'
INFO: [VRFC 10-3107] analyzing entity 'sen_fourth_order_g8j'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_fourth_order_cud.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_fourth_order_cud_rom'
INFO: [VRFC 10-3107] analyzing entity 'sen_fourth_order_cud'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_dmul_64ns_64nhbi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_dmul_64ns_64nhbi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_ddiv_64ns_64nibs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_ddiv_64ns_64nibs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/scaled_fixed2ieee.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaled_fixed2ieee'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ef51e16054b34be096acd580904d1822 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_sen_wrapper_behav xil_defaultlib.design_sen_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'sen_ap_dmul_4_max_dsp_64' remains a black-box since it has no binding entity [C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_dmul_64ns_64nhbi.vhd:59]
WARNING: [VRFC 10-3009] 'sen_ap_ddiv_29_no_dsp_64' remains a black-box since it has no binding entity [C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_ddiv_64ns_64nibs.vhd:59]
WARNING: [VRFC 10-3009] 'sen_ap_sitodp_3_no_dsp_32' remains a black-box since it has no binding entity [C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_sitodp_32ns_6jbC.vhd:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.sen_ref_4oPi_tablbkb_rom [sen_ref_4opi_tablbkb_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_ref_4oPi_tablbkb [sen_ref_4opi_tablbkb_default]
Compiling architecture rtl of entity xil_defaultlib.sen_fourth_order_cud_rom [sen_fourth_order_cud_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_fourth_order_cud [sen_fourth_order_cud_default]
Compiling architecture rtl of entity xil_defaultlib.sen_fourth_order_dEe_rom [sen_fourth_order_dee_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_fourth_order_dEe [sen_fourth_order_dee_default]
Compiling architecture rtl of entity xil_defaultlib.sen_fourth_order_eOg_rom [sen_fourth_order_eog_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_fourth_order_eOg [sen_fourth_order_eog_default]
Compiling architecture rtl of entity xil_defaultlib.sen_fourth_order_fYi_rom [sen_fourth_order_fyi_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_fourth_order_fYi [sen_fourth_order_fyi_default]
Compiling architecture rtl of entity xil_defaultlib.sen_fourth_order_g8j_rom [sen_fourth_order_g8j_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_fourth_order_g8j [sen_fourth_order_g8j_default]
Compiling architecture rtl of entity xil_defaultlib.sen_mux_42_32_1_1 [\sen_mux_42_32_1_1(id=1,din4_wid...]
Compiling architecture behav of entity xil_defaultlib.scaled_fixed2ieee [scaled_fixed2ieee_default]
Compiling architecture arch of entity xil_defaultlib.sen_dmul_64ns_64nhbi [\sen_dmul_64ns_64nhbi(id=1)\]
Compiling architecture arch of entity xil_defaultlib.sen_ddiv_64ns_64nibs [\sen_ddiv_64ns_64nibs(id=1)\]
Compiling architecture arch of entity xil_defaultlib.sen_sitodp_32ns_6jbC [\sen_sitodp_32ns_6jbC(id=1)\]
Compiling architecture behav of entity xil_defaultlib.sen_mul_53ns_170nkbM_MulnS_0 [sen_mul_53ns_170nkbm_mulns_0_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_53ns_170nkbM [\sen_mul_53ns_170nkbM(id=1,num_s...]
Compiling architecture rtl of entity xil_defaultlib.sen_mux_83_1_1_1 [\sen_mux_83_1_1_1(id=1,din0_widt...]
Compiling architecture behav of entity xil_defaultlib.sen_mul_49ns_49nslbW_MulnS_1 [sen_mul_49ns_49nslbw_mulns_1_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_49ns_49nslbW [\sen_mul_49ns_49nslbW(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.sen_mul_52s_56ns_mb6_MulnS_2 [sen_mul_52s_56ns_mb6_mulns_2_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_52s_56ns_mb6 [\sen_mul_52s_56ns_mb6(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.sen_mul_44s_49ns_ncg_MulnS_3 [sen_mul_44s_49ns_ncg_mulns_3_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_44s_49ns_ncg [\sen_mul_44s_49ns_ncg(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.sen_mul_33ns_42nsocq_MulnS_4 [sen_mul_33ns_42nsocq_mulns_4_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_33ns_42nsocq [\sen_mul_33ns_42nsocq(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.sen_mul_63ns_64s_pcA_MulnS_5 [sen_mul_63ns_64s_pca_mulns_5_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_63ns_64s_pcA [\sen_mul_63ns_64s_pcA(id=1,num_s...]
Compiling architecture rtl of entity xil_defaultlib.sen_mux_164_1_1_1 [\sen_mux_164_1_1_1(id=1,din0_wid...]
Compiling architecture behav of entity xil_defaultlib.sen [sen_default]
Compiling architecture design_sen_sen_0_0_arch of entity xil_defaultlib.design_sen_sen_0_0 [design_sen_sen_0_0_default]
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.design_sen_sim_clk_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_sen_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_sen_xlconstant_1_0
Compiling module xil_defaultlib.design_sen
Compiling module xil_defaultlib.design_sen_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_sen_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_sen_wrapper_behav -key {Behavioral:sim_1:Functional:design_sen_wrapper} -tclbatch {design_sen_wrapper.tcl} -protoinst "protoinst_files/design_sen.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_sen.protoinst
Time resolution is 1 ps
source design_sen_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_sen_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 825.074 ; gain = 0.000
add_wave {{/design_sen_wrapper/design_sen_i/sen_0/ap_clk}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/design_sen_wrapper/design_sen_i/sen_0/Entrada}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/design_sen_wrapper/design_sen_i/sen_0/ap_return}} 
run 1000 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_sen_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_ref_4oPi_tablbkb_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_g8j_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_fYi_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_eOg_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_dEe_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_cud_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_ref_4oPi_tablbkb_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_g8j_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_fYi_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_eOg_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_dEe_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_cud_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_sen_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/sen_mux_83_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mux_83_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/sen_mux_42_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mux_42_32_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/sen_mux_164_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mux_164_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/sen_mul_52s_56ns_mb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mul_52s_56ns_mb6_MulnS_2
INFO: [VRFC 10-311] analyzing module sen_mul_52s_56ns_mb6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/sen_mul_44s_49ns_ncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mul_44s_49ns_ncg_MulnS_3
INFO: [VRFC 10-311] analyzing module sen_mul_44s_49ns_ncg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/sen_mul_33ns_42nsocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mul_33ns_42nsocq_MulnS_4
INFO: [VRFC 10-311] analyzing module sen_mul_33ns_42nsocq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/sen_fourth_order_g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_fourth_order_g8j_rom
INFO: [VRFC 10-311] analyzing module sen_fourth_order_g8j
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/sen_fourth_order_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_fourth_order_cud_rom
INFO: [VRFC 10-311] analyzing module sen_fourth_order_cud
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/sen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/impl/verilog/scaled_fixed2ieee.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scaled_fixed2ieee
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/verilog/sen_ddiv_64ns_64nibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_ddiv_64ns_64nibs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/verilog/sen_dmul_64ns_64nhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_dmul_64ns_64nhbi
"xvhdl --incr --relax -prj design_sen_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_mux_83_1_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mux_83_1_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_mux_42_32_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mux_42_32_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_mux_164_1_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mux_164_1_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_mul_52s_56ns_mb6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_52s_56ns_mb6_MulnS_2'
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_52s_56ns_mb6'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_mul_44s_49ns_ncg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_44s_49ns_ncg_MulnS_3'
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_44s_49ns_ncg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_mul_33ns_42nsocq.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_33ns_42nsocq_MulnS_4'
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_33ns_42nsocq'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_fourth_order_g8j.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_fourth_order_g8j_rom'
INFO: [VRFC 10-3107] analyzing entity 'sen_fourth_order_g8j'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_fourth_order_cud.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_fourth_order_cud_rom'
INFO: [VRFC 10-3107] analyzing entity 'sen_fourth_order_cud'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_dmul_64ns_64nhbi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_dmul_64ns_64nhbi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_ddiv_64ns_64nibs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_ddiv_64ns_64nibs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/scaled_fixed2ieee.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaled_fixed2ieee'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ef51e16054b34be096acd580904d1822 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L sim_clk_gen_v1_0_2 -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_sen_wrapper_behav xil_defaultlib.design_sen_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'sen_ap_dmul_4_max_dsp_64' remains a black-box since it has no binding entity [C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_dmul_64ns_64nhbi.vhd:59]
WARNING: [VRFC 10-3009] 'sen_ap_ddiv_29_no_dsp_64' remains a black-box since it has no binding entity [C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_ddiv_64ns_64nibs.vhd:59]
WARNING: [VRFC 10-3009] 'sen_ap_sitodp_3_no_dsp_32' remains a black-box since it has no binding entity [C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2fed/solution1/syn/vhdl/sen_sitodp_32ns_6jbC.vhd:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.sen_ref_4oPi_tablbkb_rom [sen_ref_4opi_tablbkb_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_ref_4oPi_tablbkb [sen_ref_4opi_tablbkb_default]
Compiling architecture rtl of entity xil_defaultlib.sen_fourth_order_cud_rom [sen_fourth_order_cud_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_fourth_order_cud [sen_fourth_order_cud_default]
Compiling architecture rtl of entity xil_defaultlib.sen_fourth_order_dEe_rom [sen_fourth_order_dee_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_fourth_order_dEe [sen_fourth_order_dee_default]
Compiling architecture rtl of entity xil_defaultlib.sen_fourth_order_eOg_rom [sen_fourth_order_eog_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_fourth_order_eOg [sen_fourth_order_eog_default]
Compiling architecture rtl of entity xil_defaultlib.sen_fourth_order_fYi_rom [sen_fourth_order_fyi_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_fourth_order_fYi [sen_fourth_order_fyi_default]
Compiling architecture rtl of entity xil_defaultlib.sen_fourth_order_g8j_rom [sen_fourth_order_g8j_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_fourth_order_g8j [sen_fourth_order_g8j_default]
Compiling architecture rtl of entity xil_defaultlib.sen_mux_42_32_1_1 [\sen_mux_42_32_1_1(id=1,din4_wid...]
Compiling architecture behav of entity xil_defaultlib.scaled_fixed2ieee [scaled_fixed2ieee_default]
Compiling architecture arch of entity xil_defaultlib.sen_dmul_64ns_64nhbi [\sen_dmul_64ns_64nhbi(id=1)\]
Compiling architecture arch of entity xil_defaultlib.sen_ddiv_64ns_64nibs [\sen_ddiv_64ns_64nibs(id=1)\]
Compiling architecture arch of entity xil_defaultlib.sen_sitodp_32ns_6jbC [\sen_sitodp_32ns_6jbC(id=1)\]
Compiling architecture behav of entity xil_defaultlib.sen_mul_53ns_170nkbM_MulnS_0 [sen_mul_53ns_170nkbm_mulns_0_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_53ns_170nkbM [\sen_mul_53ns_170nkbM(id=1,num_s...]
Compiling architecture rtl of entity xil_defaultlib.sen_mux_83_1_1_1 [\sen_mux_83_1_1_1(id=1,din0_widt...]
Compiling architecture behav of entity xil_defaultlib.sen_mul_49ns_49nslbW_MulnS_1 [sen_mul_49ns_49nslbw_mulns_1_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_49ns_49nslbW [\sen_mul_49ns_49nslbW(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.sen_mul_52s_56ns_mb6_MulnS_2 [sen_mul_52s_56ns_mb6_mulns_2_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_52s_56ns_mb6 [\sen_mul_52s_56ns_mb6(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.sen_mul_44s_49ns_ncg_MulnS_3 [sen_mul_44s_49ns_ncg_mulns_3_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_44s_49ns_ncg [\sen_mul_44s_49ns_ncg(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.sen_mul_33ns_42nsocq_MulnS_4 [sen_mul_33ns_42nsocq_mulns_4_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_33ns_42nsocq [\sen_mul_33ns_42nsocq(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.sen_mul_63ns_64s_pcA_MulnS_5 [sen_mul_63ns_64s_pca_mulns_5_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_63ns_64s_pcA [\sen_mul_63ns_64s_pcA(id=1,num_s...]
Compiling architecture rtl of entity xil_defaultlib.sen_mux_164_1_1_1 [\sen_mux_164_1_1_1(id=1,din0_wid...]
Compiling architecture behav of entity xil_defaultlib.sen [sen_default]
Compiling architecture design_sen_sen_0_0_arch of entity xil_defaultlib.design_sen_sen_0_0 [design_sen_sen_0_0_default]
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.design_sen_sim_clk_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_sen_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_sen_xlconstant_1_0
Compiling module xil_defaultlib.design_sen
Compiling module xil_defaultlib.design_sen_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_sen_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_sen.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 832.242 ; gain = 0.000
run 1000 ns
run 1000 ns
export_ip_user_files -of_objects  [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/hdl/design_sen_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/hdl/design_sen_wrapper.v
file delete -force C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/hdl/design_sen_wrapper.v
delete_bd_objs [get_bd_nets sim_clk_gen_0_clk] [get_bd_nets xlconstant_0_dout] [get_bd_nets xlconstant_1_dout] [get_bd_cells sen_0]
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/scaled_fixed2ieee.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_ddiv_64ns_64nibs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_dmul_64ns_64nhbi.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_cud.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_dEe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_eOg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_fYi.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_g8j.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_170ns_53njbC.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_42ns_33nsncg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_49ns_44s_mb6.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_49ns_49nskbM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_56ns_52s_lbW.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_64s_63ns_ocq.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mux_164_1_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mux_42_32_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mux_83_1_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_ref_4oPi_tablbkb.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/scaled_fixed2ieee.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_ddiv_64ns_64nibs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_dmul_64ns_64nhbi.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_cud.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_dEe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_eOg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_fYi.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_g8j.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_170ns_53njbC.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_42ns_33nsncg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_49ns_44s_mb6.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_49ns_49nskbM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_56ns_52s_lbW.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_64s_63ns_ocq.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mux_164_1_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mux_42_32_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mux_83_1_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_ref_4oPi_tablbkb.v:]
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'ap_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'ap_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::infer_core: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 851.203 ; gain = 14.938
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.tmp c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/lalat/documents/ic/simulador_fpga_uerj-master/reuniao-2408/reuniao-2408.tmp'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 879.840 ; gain = 28.637
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_ref_4oPi_tablbkb.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mux_83_1_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mux_42_32_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mux_164_1_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_64s_63ns_ocq.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_56ns_52s_lbW.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_49ns_49nskbM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_49ns_44s_mb6.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_42ns_33nsncg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_170ns_53njbC.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_g8j.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_fYi.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_eOg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_dEe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_cud.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_dmul_64ns_64nhbi.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_ddiv_64ns_64nibs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/scaled_fixed2ieee.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/scaled_fixed2ieee.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_ddiv_64ns_64nibs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_dmul_64ns_64nhbi.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_cud.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_dEe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_eOg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_fYi.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_g8j.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_170ns_53njbC.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_42ns_33nsncg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_49ns_44s_mb6.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_49ns_49nskbM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_56ns_52s_lbW.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_64s_63ns_ocq.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mux_164_1_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mux_42_32_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mux_83_1_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_ref_4oPi_tablbkb.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 888.863 ; gain = 37.660
ipx::current_core c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:sen:1.0 sen_0
endgroup
set_property location {2.5 620 97} [get_bd_cells sen_0]
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins sen_0/ap_clk]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins sen_0/ap_start]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins sen_0/Entrada]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {64}] [get_bd_cells xlconstant_1]
endgroup
make_wrapper -files [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd] -top
WARNING: [BD 41-927] Following properties on pin /sen_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_sen_sim_clk_gen_0_0_clk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/sen_0/ap_rst

Wrote  : <C:\Users\lalat\Documents\IC\Simulador_FPGA_UERJ-master\reuniao-2408\reuniao-2408.srcs\sources_1\bd\design_sen\design_sen.bd> 
VHDL Output written to : C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/synth/design_sen.v
VHDL Output written to : C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/sim/design_sen.v
VHDL Output written to : C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/hdl/design_sen_wrapper.v
import_files -force -norecurse C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/hdl/design_sen_wrapper.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd]
INFO: [BD 41-1662] The design 'design_sen.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/sen_0/ap_rst

VHDL Output written to : C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/synth/design_sen.v
VHDL Output written to : C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/sim/design_sen.v
VHDL Output written to : C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/hdl/design_sen_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sen_0 .
Exporting to file C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/hw_handoff/design_sen.hwh
Generated Block Design Tcl file C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/hw_handoff/design_sen_bd.tcl
Generated Hardware Definition File C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/synth/design_sen.hwdef
export_ip_user_files -of_objects [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd] -directory C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files -ipstatic_source_dir C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.cache/compile_simlib/modelsim} {questa=C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.cache/compile_simlib/questa} {riviera=C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.cache/compile_simlib/riviera} {activehdl=C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_sen_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_ref_4oPi_tablbkb_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_g8j_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_fYi_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_eOg_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_dEe_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_cud_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_ref_4oPi_tablbkb_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_g8j_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_fYi_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_eOg_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_dEe_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_cud_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_sen_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ip/design_sen_sim_clk_gen_0_0/sim/design_sen_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_sen_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ip/design_sen_xlconstant_0_0/sim/design_sen_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_sen_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ip/design_sen_xlconstant_1_0/sim/design_sen_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_sen_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/sim/design_sen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_sen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_ref_4oPi_tablbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_ref_4oPi_tablbkb_rom
INFO: [VRFC 10-311] analyzing module sen_ref_4oPi_tablbkb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_mux_83_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mux_83_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_mux_42_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mux_42_32_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_mux_164_1_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mux_164_1_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_mul_64s_63ns_ocq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mul_64s_63ns_ocq_MulnS_5
INFO: [VRFC 10-311] analyzing module sen_mul_64s_63ns_ocq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_mul_56ns_52s_lbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mul_56ns_52s_lbW_MulnS_2
INFO: [VRFC 10-311] analyzing module sen_mul_56ns_52s_lbW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_mul_49ns_49nskbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mul_49ns_49nskbM_MulnS_1
INFO: [VRFC 10-311] analyzing module sen_mul_49ns_49nskbM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_mul_49ns_44s_mb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mul_49ns_44s_mb6_MulnS_3
INFO: [VRFC 10-311] analyzing module sen_mul_49ns_44s_mb6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_mul_42ns_33nsncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mul_42ns_33nsncg_MulnS_4
INFO: [VRFC 10-311] analyzing module sen_mul_42ns_33nsncg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_mul_170ns_53njbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_mul_170ns_53njbC_MulnS_0
INFO: [VRFC 10-311] analyzing module sen_mul_170ns_53njbC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_fourth_order_g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_fourth_order_g8j_rom
INFO: [VRFC 10-311] analyzing module sen_fourth_order_g8j
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_fourth_order_fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_fourth_order_fYi_rom
INFO: [VRFC 10-311] analyzing module sen_fourth_order_fYi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_fourth_order_eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_fourth_order_eOg_rom
INFO: [VRFC 10-311] analyzing module sen_fourth_order_eOg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_fourth_order_dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_fourth_order_dEe_rom
INFO: [VRFC 10-311] analyzing module sen_fourth_order_dEe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_fourth_order_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_fourth_order_cud_rom
INFO: [VRFC 10-311] analyzing module sen_fourth_order_cud
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_dmul_64ns_64nhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_dmul_64ns_64nhbi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen_ddiv_64ns_64nibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_ddiv_64ns_64nibs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/sen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/verilog/scaled_fixed2ieee.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scaled_fixed2ieee
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/verilog/sen_ddiv_64ns_64nibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_ddiv_64ns_64nibs
WARNING: [VRFC 10-3609] overwriting previous definition of module 'sen_ddiv_64ns_64nibs' [C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/verilog/sen_ddiv_64ns_64nibs.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/verilog/sen_dmul_64ns_64nhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sen_dmul_64ns_64nhbi
WARNING: [VRFC 10-3609] overwriting previous definition of module 'sen_dmul_64ns_64nhbi' [C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/verilog/sen_dmul_64ns_64nhbi.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/imports/hdl/design_sen_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_sen_wrapper
"xvhdl --incr --relax -prj design_sen_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_ref_4oPi_tablbkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_ref_4oPi_tablbkb_rom'
INFO: [VRFC 10-3107] analyzing entity 'sen_ref_4oPi_tablbkb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_mux_83_1_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mux_83_1_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_mux_42_32_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mux_42_32_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_mux_164_1_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mux_164_1_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_mul_64s_63ns_ocq.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_64s_63ns_ocq_MulnS_5'
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_64s_63ns_ocq'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_mul_56ns_52s_lbW.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_56ns_52s_lbW_MulnS_2'
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_56ns_52s_lbW'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_mul_49ns_49nskbM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_49ns_49nskbM_MulnS_1'
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_49ns_49nskbM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_mul_49ns_44s_mb6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_49ns_44s_mb6_MulnS_3'
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_49ns_44s_mb6'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_mul_42ns_33nsncg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_42ns_33nsncg_MulnS_4'
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_42ns_33nsncg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_mul_170ns_53njbC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_170ns_53njbC_MulnS_0'
INFO: [VRFC 10-3107] analyzing entity 'sen_mul_170ns_53njbC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_fourth_order_g8j.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_fourth_order_g8j_rom'
INFO: [VRFC 10-3107] analyzing entity 'sen_fourth_order_g8j'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_fourth_order_fYi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_fourth_order_fYi_rom'
INFO: [VRFC 10-3107] analyzing entity 'sen_fourth_order_fYi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_fourth_order_eOg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_fourth_order_eOg_rom'
INFO: [VRFC 10-3107] analyzing entity 'sen_fourth_order_eOg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_fourth_order_dEe.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_fourth_order_dEe_rom'
INFO: [VRFC 10-3107] analyzing entity 'sen_fourth_order_dEe'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_fourth_order_cud.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_fourth_order_cud_rom'
INFO: [VRFC 10-3107] analyzing entity 'sen_fourth_order_cud'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_dmul_64ns_64nhbi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_dmul_64ns_64nhbi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_ddiv_64ns_64nibs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_ddiv_64ns_64nibs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/scaled_fixed2ieee.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaled_fixed2ieee'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/vhdl/sen_ddiv_64ns_64nibs.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_ddiv_64ns_64nibs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/impl/vhdl/sen_dmul_64ns_64nhbi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sen_dmul_64ns_64nhbi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ip/design_sen_sen_0_1/sim/design_sen_sen_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_sen_sen_0_1'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1044.434 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ef51e16054b34be096acd580904d1822 --incr --debug typical --relax --mt 2 -L sim_clk_gen_v1_0_2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_sen_wrapper_behav xil_defaultlib.design_sen_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3009] 'sen_ap_dmul_4_max_dsp_64' remains a black-box since it has no binding entity [C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_dmul_64ns_64nhbi.vhd:59]
WARNING: [VRFC 10-3009] 'sen_ap_ddiv_29_no_dsp_64' remains a black-box since it has no binding entity [C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/bd/design_sen/ipshared/2c0a/solution1/syn/vhdl/sen_ddiv_64ns_64nibs.vhd:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.sen_ref_4oPi_tablbkb_rom [sen_ref_4opi_tablbkb_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_ref_4oPi_tablbkb [sen_ref_4opi_tablbkb_default]
Compiling architecture rtl of entity xil_defaultlib.sen_fourth_order_cud_rom [sen_fourth_order_cud_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_fourth_order_cud [sen_fourth_order_cud_default]
Compiling architecture rtl of entity xil_defaultlib.sen_fourth_order_dEe_rom [sen_fourth_order_dee_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_fourth_order_dEe [sen_fourth_order_dee_default]
Compiling architecture rtl of entity xil_defaultlib.sen_fourth_order_eOg_rom [sen_fourth_order_eog_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_fourth_order_eOg [sen_fourth_order_eog_default]
Compiling architecture rtl of entity xil_defaultlib.sen_fourth_order_fYi_rom [sen_fourth_order_fyi_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_fourth_order_fYi [sen_fourth_order_fyi_default]
Compiling architecture rtl of entity xil_defaultlib.sen_fourth_order_g8j_rom [sen_fourth_order_g8j_rom_default]
Compiling architecture arch of entity xil_defaultlib.sen_fourth_order_g8j [sen_fourth_order_g8j_default]
Compiling architecture rtl of entity xil_defaultlib.sen_mux_42_32_1_1 [\sen_mux_42_32_1_1(id=1,din4_wid...]
Compiling architecture behav of entity xil_defaultlib.scaled_fixed2ieee [scaled_fixed2ieee_default]
Compiling architecture arch of entity xil_defaultlib.sen_dmul_64ns_64nhbi [\sen_dmul_64ns_64nhbi(id=1)\]
Compiling architecture arch of entity xil_defaultlib.sen_ddiv_64ns_64nibs [\sen_ddiv_64ns_64nibs(id=1)\]
Compiling architecture behav of entity xil_defaultlib.sen_mul_170ns_53njbC_MulnS_0 [sen_mul_170ns_53njbc_mulns_0_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_170ns_53njbC [\sen_mul_170ns_53njbC(id=1,num_s...]
Compiling architecture rtl of entity xil_defaultlib.sen_mux_83_1_1_1 [\sen_mux_83_1_1_1(id=1,din0_widt...]
Compiling architecture behav of entity xil_defaultlib.sen_mul_49ns_49nskbM_MulnS_1 [sen_mul_49ns_49nskbm_mulns_1_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_49ns_49nskbM [\sen_mul_49ns_49nskbM(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.sen_mul_56ns_52s_lbW_MulnS_2 [sen_mul_56ns_52s_lbw_mulns_2_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_56ns_52s_lbW [\sen_mul_56ns_52s_lbW(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.sen_mul_49ns_44s_mb6_MulnS_3 [sen_mul_49ns_44s_mb6_mulns_3_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_49ns_44s_mb6 [\sen_mul_49ns_44s_mb6(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.sen_mul_42ns_33nsncg_MulnS_4 [sen_mul_42ns_33nsncg_mulns_4_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_42ns_33nsncg [\sen_mul_42ns_33nsncg(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.sen_mul_64s_63ns_ocq_MulnS_5 [sen_mul_64s_63ns_ocq_mulns_5_def...]
Compiling architecture arch of entity xil_defaultlib.sen_mul_64s_63ns_ocq [\sen_mul_64s_63ns_ocq(id=1,num_s...]
Compiling architecture rtl of entity xil_defaultlib.sen_mux_164_1_1_1 [\sen_mux_164_1_1_1(id=1,din0_wid...]
Compiling architecture behav of entity xil_defaultlib.sen [sen_default]
Compiling architecture design_sen_sen_0_1_arch of entity xil_defaultlib.design_sen_sen_0_1 [design_sen_sen_0_1_default]
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.design_sen_sim_clk_gen_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_sen_xlconstant_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.design_sen_xlconstant_1_0
Compiling module xil_defaultlib.design_sen
Compiling module xil_defaultlib.design_sen_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_sen_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1044.434 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_sen_wrapper_behav -key {Behavioral:sim_1:Functional:design_sen_wrapper} -tclbatch {design_sen_wrapper.tcl} -protoinst "protoinst_files/design_sen.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_sen.protoinst
Time resolution is 1 ps
source design_sen_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_sen_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 1048.621 ; gain = 4.188
add_wave {{/design_sen_wrapper/design_sen_i/sen_0/ap_clk}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/design_sen_wrapper/design_sen_i/sen_0/Entrada}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/design_sen_wrapper/design_sen_i/sen_0/ap_return}} 
run 1000 ns
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/design_sen_wrapper/design_sen_i/xlconstant_1}} 
add_force {/design_sen_wrapper/design_sen_i/xlconstant_1/dout} -radix hex {1000000 0ns}
run 1000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
add_force {/design_sen_wrapper/design_sen_i/xlconstant_1/dout} -radix hex {1000000 0ns}
run 1000 ns
run 1000 ns
run 1000 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/design_sen_wrapper/design_sen_i/xlconstant_1/dout} -radix hex {10000000000 0ns}
run 1000 ns
run 1000 ns
add_force {/design_sen_wrapper/design_sen_i/xlconstant_1/dout} -radix hex {10000000000000000000000 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '10000000000000000000000': Object size 64 does not match size of given value 10000000000000000000000.
add_force {/design_sen_wrapper/design_sen_i/xlconstant_1/dout} -radix hex {100000000000000000 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '100000000000000000': Object size 64 does not match size of given value 100000000000000000.
add_force {/design_sen_wrapper/design_sen_i/xlconstant_1/dout} -radix hex {0 0ns}
run 1000 ns
add_force {/design_sen_wrapper/design_sen_i/xlconstant_1/dout[62]} -radix bin {1 0ns}
run 1000 ns
run 1000 ns
run 1000 ns
set_property location {1 131 282} [get_bd_cells xlconstant_1]
export_ip_user_files -of_objects  [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/imports/hdl/design_sen_wrapper.v] -no_script -reset -force -quiet
remove_files  C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/imports/hdl/design_sen_wrapper.v
file delete -force C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/imports/hdl/design_sen_wrapper.v
export_ip_user_files -of_objects  [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd] -no_script -reset -force -quiet
remove_files  C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd
file delete -force C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen
create_bd_design "design_sen"
Wrote  : <C:\Users\lalat\Documents\IC\Simulador_FPGA_UERJ-master\reuniao-2408\reuniao-2408.srcs\sources_1\bd\design_sen\design_sen.bd> 
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/scaled_fixed2ieee.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_ddiv_64ns_64nibs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_dmul_64ns_64nhbi.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_cud.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_dEe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_eOg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_fYi.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_g8j.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_170ns_53njbC.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_42ns_33nsncg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_49ns_44s_mb6.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_49ns_49nskbM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_56ns_52s_lbW.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_64s_63ns_ocq.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mux_164_1_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mux_42_32_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mux_83_1_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_ref_4oPi_tablbkb.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/scaled_fixed2ieee.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_ddiv_64ns_64nibs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_dmul_64ns_64nhbi.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_cud.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_dEe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_eOg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_fYi.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_g8j.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_170ns_53njbC.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_42ns_33nsncg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_49ns_44s_mb6.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_49ns_49nskbM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_56ns_52s_lbW.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_64s_63ns_ocq.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mux_164_1_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mux_42_32_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mux_83_1_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_ref_4oPi_tablbkb.v:]
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'ap_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'ap_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::edit_ip_in_project -upgrade true -name seno_ip -directory C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.tmp c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/lalat/documents/ic/simulador_fpga_uerj-master/reuniao-2408/reuniao-2408.tmp'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1268.941 ; gain = 11.602
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_ref_4oPi_tablbkb.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mux_83_1_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mux_42_32_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mux_164_1_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_64s_63ns_ocq.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_56ns_52s_lbW.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_49ns_49nskbM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_49ns_44s_mb6.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_42ns_33nsncg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_mul_170ns_53njbC.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_g8j.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_fYi.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_eOg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_dEe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_fourth_order_cud.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_dmul_64ns_64nhbi.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen_ddiv_64ns_64nibs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/sen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/impl/verilog/scaled_fixed2ieee.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/scaled_fixed2ieee.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_ddiv_64ns_64nibs.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_dmul_64ns_64nhbi.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_cud.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_dEe.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_eOg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_fYi.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_fourth_order_g8j.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_170ns_53njbC.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_42ns_33nsncg.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_49ns_44s_mb6.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_49ns_49nskbM.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_56ns_52s_lbW.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mul_64s_63ns_ocq.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mux_164_1_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mux_42_32_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_mux_83_1_1_1.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/solution1/syn/verilog/sen_ref_4oPi_tablbkb.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1268.941 ; gain = 11.602
ipx::current_core c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS/component.xml
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/L-2408/senoHLS'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:sen:1.0 sen_0
endgroup
set_property location {1 230 12} [get_bd_cells sen_0]
set_property location {1 251 -1} [get_bd_cells sen_0]
set_property location {1 171 -9} [get_bd_cells sen_0]
set_property location {1 181 -9} [get_bd_cells sen_0]
set_property location {1 236 -13} [get_bd_cells sen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {1 87 35} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins sen_0/Entrada]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins sen_0/ap_start]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins sen_0/ap_clk]
regenerate_bd_layout
expected number but got ""
expected number but got ""
expected number but got ""
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {64} CONFIG.CONST_VAL {60}] [get_bd_cells xlconstant_0]
endgroup
make_wrapper -files [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd] -top
WARNING: [BD 41-927] Following properties on pin /sen_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_sen_sim_clk_gen_0_0_clk 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/sen_0/ap_rst

Wrote  : <C:\Users\lalat\Documents\IC\Simulador_FPGA_UERJ-master\reuniao-2408\reuniao-2408.srcs\sources_1\bd\design_sen\design_sen.bd> 
Wrote  : <C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/ui/bd_ca586adb.ui> 
VHDL Output written to : C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/synth/design_sen.v
VHDL Output written to : C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/sim/design_sen.v
VHDL Output written to : C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/hdl/design_sen_wrapper.v
import_files -force -norecurse C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/hdl/design_sen_wrapper.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd]
INFO: [BD 41-1662] The design 'design_sen.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/sen_0/ap_rst

VHDL Output written to : C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/synth/design_sen.v
VHDL Output written to : C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/sim/design_sen.v
VHDL Output written to : C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/hdl/design_sen_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
Exporting to file C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/hw_handoff/design_sen.hwh
Generated Block Design Tcl file C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/hw_handoff/design_sen_bd.tcl
Generated Hardware Definition File C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/synth/design_sen.hwdef
export_ip_user_files -of_objects [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd] -directory C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files -ipstatic_source_dir C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.cache/compile_simlib/modelsim} {questa=C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.cache/compile_simlib/questa} {riviera=C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.cache/compile_simlib/riviera} {activehdl=C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_sen_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_ref_4oPi_tablbkb_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_g8j_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_fYi_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_eOg_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_dEe_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_cud_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_ref_4oPi_tablbkb_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_g8j_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_fYi_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_eOg_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_dEe_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_cud_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_sen_wrapper_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:50 . Memory (MB): peak = 1346.297 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:52 . Memory (MB): peak = 1346.297 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
open_bd_design {C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.srcs/sources_1/bd/design_sen/design_sen.bd}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_sen_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_ref_4oPi_tablbkb_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_g8j_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_fYi_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_eOg_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_dEe_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_cud_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_ref_4oPi_tablbkb_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_g8j_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_fYi_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_eOg_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_dEe_rom.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim/sen_fourth_order_cud_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lalat/Documents/IC/Simulador_FPGA_UERJ-master/reuniao-2408/reuniao-2408.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_sen_wrapper_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:01:30 . Memory (MB): peak = 1346.297 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:31 . Memory (MB): peak = 1346.297 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 24 15:14:26 2020...
