Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Sat Apr  3 15:10:23 2021
| Host             : merl-HP-Compaq-Pro-6300-Microtower running 64-bit Ubuntu 20.10
| Command          : report_power -file azadi_top_arty7_power_routed.rpt -pb azadi_top_arty7_power_summary_routed.pb -rpx azadi_top_arty7_power_routed.rpx
| Design           : azadi_top_arty7
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.172        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.110        |
| Device Static (W)        | 0.062        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 99.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        5 |       --- |             --- |
| Slice Logic              |     0.001 |    11393 |       --- |             --- |
|   LUT as Logic           |    <0.001 |     6070 |     20800 |           29.18 |
|   Register               |    <0.001 |     3866 |     41600 |            9.29 |
|   CARRY4                 |    <0.001 |       98 |      8150 |            1.20 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |    <0.001 |      305 |     32600 |            0.94 |
|   LUT as Distributed RAM |    <0.001 |       52 |      9600 |            0.54 |
|   Others                 |     0.000 |      156 |       --- |             --- |
| Signals                  |     0.002 |     9374 |       --- |             --- |
| Block RAM                |    <0.001 |        8 |        50 |           16.00 |
| MMCM                     |     0.106 |        1 |         5 |           20.00 |
| DSPs                     |    <0.001 |        1 |        90 |            1.11 |
| I/O                      |    <0.001 |       15 |       210 |            7.14 |
| Static Power             |     0.062 |          |           |                 |
| Total                    |     0.172 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.011 |       0.005 |      0.006 |
| Vccaux    |       1.800 |     0.070 |       0.059 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------+-----------------+
| Clock              | Domain                          | Constraint (ns) |
+--------------------+---------------------------------+-----------------+
| clk                | clk                             |            10.0 |
| clk_out1_clk_wiz_0 | clk_wiz/inst/clk_out1_clk_wiz_0 |           125.0 |
| clkfbout_clk_wiz_0 | clk_wiz/inst/clkfbout_clk_wiz_0 |            10.0 |
+--------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------+-----------+
| Name                                                                | Power (W) |
+---------------------------------------------------------------------+-----------+
| azadi_top_arty7                                                     |     0.110 |
|   clk_wiz                                                           |     0.106 |
|     inst                                                            |     0.106 |
|   top_arty7                                                         |     0.004 |
|     GPIO                                                            |    <0.001 |
|       gen_filter[16].filter                                         |    <0.001 |
|       gen_filter[17].filter                                         |    <0.001 |
|       gen_filter[18].filter                                         |    <0.001 |
|       gen_filter[19].filter                                         |    <0.001 |
|       intr_hw                                                       |    <0.001 |
|       u_reg                                                         |    <0.001 |
|         u_ctrl_en_input_filter                                      |    <0.001 |
|         u_data_in                                                   |    <0.001 |
|         u_intr_ctrl_en_falling                                      |    <0.001 |
|         u_intr_ctrl_en_lvlhigh                                      |    <0.001 |
|         u_intr_ctrl_en_lvllow                                       |    <0.001 |
|         u_intr_ctrl_en_rising                                       |    <0.001 |
|         u_intr_enable                                               |    <0.001 |
|         u_intr_state                                                |    <0.001 |
|         u_reg_if                                                    |    <0.001 |
|     dccm                                                            |    <0.001 |
|       data_mem                                                      |    <0.001 |
|         u_reqfifo                                                   |    <0.001 |
|         u_rspfifo                                                   |    <0.001 |
|         u_sramreqfifo                                               |    <0.001 |
|       dccm                                                          |    <0.001 |
|     debug_module                                                    |     0.001 |
|       dap                                                           |    <0.001 |
|         i_dmi_cdc                                                   |    <0.001 |
|           i_cdc_req                                                 |    <0.001 |
|             storage_reg_0_3_0_5                                     |    <0.001 |
|             storage_reg_0_3_12_17                                   |    <0.001 |
|             storage_reg_0_3_18_23                                   |    <0.001 |
|             storage_reg_0_3_24_29                                   |    <0.001 |
|             storage_reg_0_3_30_35                                   |    <0.001 |
|             storage_reg_0_3_36_40                                   |    <0.001 |
|             storage_reg_0_3_6_11                                    |    <0.001 |
|             sync_rptr                                               |    <0.001 |
|               u_sync_1                                              |    <0.001 |
|               u_sync_2                                              |    <0.001 |
|             sync_wptr                                               |    <0.001 |
|               u_sync_1                                              |    <0.001 |
|               u_sync_2                                              |    <0.001 |
|           i_cdc_resp                                                |    <0.001 |
|             storage_reg_0_3_0_5                                     |    <0.001 |
|             storage_reg_0_3_12_17                                   |    <0.001 |
|             storage_reg_0_3_18_23                                   |    <0.001 |
|             storage_reg_0_3_24_29                                   |    <0.001 |
|             storage_reg_0_3_30_33                                   |    <0.001 |
|             storage_reg_0_3_6_11                                    |    <0.001 |
|             sync_rptr                                               |    <0.001 |
|               u_sync_1                                              |    <0.001 |
|               u_sync_2                                              |    <0.001 |
|             sync_wptr                                               |    <0.001 |
|               u_sync_1                                              |    <0.001 |
|               u_sync_2                                              |    <0.001 |
|         i_dmi_jtag_tap                                              |    <0.001 |
|       i_dm_csrs                                                     |    <0.001 |
|         i_fifo                                                      |    <0.001 |
|       i_dm_mem                                                      |    <0.001 |
|         gen_rom_snd_scratch.i_debug_rom                             |    <0.001 |
|       i_dm_sba                                                      |    <0.001 |
|       tl_adapter_device_mem                                         |    <0.001 |
|         u_reqfifo                                                   |    <0.001 |
|         u_rspfifo                                                   |    <0.001 |
|         u_sramreqfifo                                               |    <0.001 |
|     iccm                                                            |    <0.001 |
|       iccm                                                          |    <0.001 |
|     inst_mem                                                        |    <0.001 |
|       u_reqfifo                                                     |    <0.001 |
|       u_rspfifo                                                     |    <0.001 |
|       u_sramreqfifo                                                 |    <0.001 |
|     intr_controller                                                 |    <0.001 |
|       gen_target[0].u_target                                        |    <0.001 |
|       u_gateway                                                     |    <0.001 |
|       u_reg                                                         |    <0.001 |
|         u_ie0_e_0                                                   |    <0.001 |
|         u_ie0_e_1                                                   |    <0.001 |
|         u_ie0_e_10                                                  |    <0.001 |
|         u_ie0_e_11                                                  |    <0.001 |
|         u_ie0_e_12                                                  |    <0.001 |
|         u_ie0_e_13                                                  |    <0.001 |
|         u_ie0_e_14                                                  |    <0.001 |
|         u_ie0_e_15                                                  |    <0.001 |
|         u_ie0_e_16                                                  |    <0.001 |
|         u_ie0_e_17                                                  |    <0.001 |
|         u_ie0_e_18                                                  |    <0.001 |
|         u_ie0_e_19                                                  |    <0.001 |
|         u_ie0_e_2                                                   |    <0.001 |
|         u_ie0_e_20                                                  |    <0.001 |
|         u_ie0_e_21                                                  |    <0.001 |
|         u_ie0_e_22                                                  |    <0.001 |
|         u_ie0_e_23                                                  |    <0.001 |
|         u_ie0_e_24                                                  |    <0.001 |
|         u_ie0_e_25                                                  |    <0.001 |
|         u_ie0_e_26                                                  |    <0.001 |
|         u_ie0_e_27                                                  |    <0.001 |
|         u_ie0_e_28                                                  |    <0.001 |
|         u_ie0_e_29                                                  |    <0.001 |
|         u_ie0_e_3                                                   |    <0.001 |
|         u_ie0_e_30                                                  |    <0.001 |
|         u_ie0_e_31                                                  |    <0.001 |
|         u_ie0_e_4                                                   |    <0.001 |
|         u_ie0_e_5                                                   |    <0.001 |
|         u_ie0_e_6                                                   |    <0.001 |
|         u_ie0_e_7                                                   |    <0.001 |
|         u_ie0_e_8                                                   |    <0.001 |
|         u_ie0_e_9                                                   |    <0.001 |
|         u_ip_p_0                                                    |    <0.001 |
|         u_ip_p_1                                                    |    <0.001 |
|         u_ip_p_10                                                   |    <0.001 |
|         u_ip_p_11                                                   |    <0.001 |
|         u_ip_p_12                                                   |    <0.001 |
|         u_ip_p_13                                                   |    <0.001 |
|         u_ip_p_14                                                   |    <0.001 |
|         u_ip_p_15                                                   |    <0.001 |
|         u_ip_p_16                                                   |    <0.001 |
|         u_ip_p_17                                                   |    <0.001 |
|         u_ip_p_18                                                   |    <0.001 |
|         u_ip_p_19                                                   |    <0.001 |
|         u_ip_p_2                                                    |    <0.001 |
|         u_ip_p_3                                                    |    <0.001 |
|         u_ip_p_4                                                    |    <0.001 |
|         u_ip_p_5                                                    |    <0.001 |
|         u_ip_p_6                                                    |    <0.001 |
|         u_ip_p_7                                                    |    <0.001 |
|         u_ip_p_8                                                    |    <0.001 |
|         u_ip_p_9                                                    |    <0.001 |
|         u_le_le_0                                                   |    <0.001 |
|         u_le_le_1                                                   |    <0.001 |
|         u_le_le_10                                                  |    <0.001 |
|         u_le_le_11                                                  |    <0.001 |
|         u_le_le_12                                                  |    <0.001 |
|         u_le_le_13                                                  |    <0.001 |
|         u_le_le_14                                                  |    <0.001 |
|         u_le_le_15                                                  |    <0.001 |
|         u_le_le_16                                                  |    <0.001 |
|         u_le_le_17                                                  |    <0.001 |
|         u_le_le_18                                                  |    <0.001 |
|         u_le_le_19                                                  |    <0.001 |
|         u_le_le_2                                                   |    <0.001 |
|         u_le_le_20                                                  |    <0.001 |
|         u_le_le_21                                                  |    <0.001 |
|         u_le_le_22                                                  |    <0.001 |
|         u_le_le_23                                                  |    <0.001 |
|         u_le_le_24                                                  |    <0.001 |
|         u_le_le_25                                                  |    <0.001 |
|         u_le_le_26                                                  |    <0.001 |
|         u_le_le_27                                                  |    <0.001 |
|         u_le_le_28                                                  |    <0.001 |
|         u_le_le_29                                                  |    <0.001 |
|         u_le_le_3                                                   |    <0.001 |
|         u_le_le_30                                                  |    <0.001 |
|         u_le_le_31                                                  |    <0.001 |
|         u_le_le_4                                                   |    <0.001 |
|         u_le_le_5                                                   |    <0.001 |
|         u_le_le_6                                                   |    <0.001 |
|         u_le_le_7                                                   |    <0.001 |
|         u_le_le_8                                                   |    <0.001 |
|         u_le_le_9                                                   |    <0.001 |
|         u_msip0                                                     |    <0.001 |
|         u_prio0                                                     |    <0.001 |
|         u_prio1                                                     |    <0.001 |
|         u_prio10                                                    |    <0.001 |
|         u_prio11                                                    |    <0.001 |
|         u_prio12                                                    |    <0.001 |
|         u_prio13                                                    |    <0.001 |
|         u_prio14                                                    |    <0.001 |
|         u_prio15                                                    |    <0.001 |
|         u_prio16                                                    |    <0.001 |
|         u_prio17                                                    |    <0.001 |
|         u_prio18                                                    |    <0.001 |
|         u_prio19                                                    |    <0.001 |
|         u_prio2                                                     |    <0.001 |
|         u_prio20                                                    |    <0.001 |
|         u_prio21                                                    |    <0.001 |
|         u_prio22                                                    |    <0.001 |
|         u_prio23                                                    |    <0.001 |
|         u_prio24                                                    |    <0.001 |
|         u_prio25                                                    |    <0.001 |
|         u_prio26                                                    |    <0.001 |
|         u_prio27                                                    |    <0.001 |
|         u_prio28                                                    |    <0.001 |
|         u_prio29                                                    |    <0.001 |
|         u_prio3                                                     |    <0.001 |
|         u_prio30                                                    |    <0.001 |
|         u_prio31                                                    |    <0.001 |
|         u_prio4                                                     |    <0.001 |
|         u_prio5                                                     |    <0.001 |
|         u_prio6                                                     |    <0.001 |
|         u_prio7                                                     |    <0.001 |
|         u_prio8                                                     |    <0.001 |
|         u_prio9                                                     |    <0.001 |
|         u_reg_if                                                    |    <0.001 |
|         u_threshold0                                                |    <0.001 |
|     main_swith                                                      |    <0.001 |
|       DCCM                                                          |    <0.001 |
|         gen_arb_ppc.u_reqarb                                        |    <0.001 |
|       DEBUG_ROM                                                     |    <0.001 |
|         gen_arb_ppc.u_reqarb                                        |    <0.001 |
|       ICCM                                                          |    <0.001 |
|         gen_arb_ppc.u_reqarb                                        |    <0.001 |
|       PLIC                                                          |    <0.001 |
|         gen_arb_ppc.u_reqarb                                        |    <0.001 |
|       XBAR_PERI                                                     |    <0.001 |
|         gen_arb_ppc.u_reqarb                                        |    <0.001 |
|       host_1                                                        |    <0.001 |
|         err_resp                                                    |    <0.001 |
|       host_2                                                        |    <0.001 |
|         err_resp                                                    |    <0.001 |
|       host_3                                                        |    <0.001 |
|         err_resp                                                    |    <0.001 |
|     periph_switch                                                   |    <0.001 |
|       u_s1n_14                                                      |    <0.001 |
|         err_resp                                                    |    <0.001 |
|     reset_manager                                                   |    <0.001 |
|     u_top                                                           |     0.002 |
|       u_core                                                        |     0.002 |
|         core_clock_gate_i                                           |    <0.001 |
|           gen_generic.u_impl_generic                                |    <0.001 |
|         cs_registers_i                                              |    <0.001 |
|           gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_control_csr |    <0.001 |
|           gen_trigger_regs.g_dbg_tmatch_reg[0].u_tmatch_value_csr   |    <0.001 |
|           gen_trigger_regs.g_dbg_tmatch_reg[1].u_tmatch_control_csr |    <0.001 |
|           gen_trigger_regs.g_dbg_tmatch_reg[1].u_tmatch_value_csr   |    <0.001 |
|           gen_trigger_regs.u_tselect_csr                            |    <0.001 |
|           mcycle_counter_i                                          |    <0.001 |
|           minstret_counter_i                                        |    <0.001 |
|           u_dcsr_csr                                                |    <0.001 |
|           u_depc_csr                                                |    <0.001 |
|           u_dscratch0_csr                                           |    <0.001 |
|           u_dscratch1_csr                                           |    <0.001 |
|           u_mcause_csr                                              |    <0.001 |
|           u_mepc_csr                                                |    <0.001 |
|           u_mie_csr                                                 |    <0.001 |
|           u_mscratch_csr                                            |    <0.001 |
|           u_mstatus_csr                                             |    <0.001 |
|           u_mtval_csr                                               |    <0.001 |
|           u_mtvec_csr                                               |    <0.001 |
|         ex_block_i                                                  |    <0.001 |
|           alu_i                                                     |    <0.001 |
|           gen_multdiv_fast.multdiv_i                                |    <0.001 |
|         gen_regfile_ff.register_file_i                              |    <0.001 |
|         id_stage_i                                                  |    <0.001 |
|           controller_i                                              |    <0.001 |
|         if_stage_i                                                  |    <0.001 |
|           gen_ifu_prefetch_buffer.ifu_prefetch_buffer_i             |    <0.001 |
|             fifo_i                                                  |    <0.001 |
|         load_store_unit_i                                           |    <0.001 |
|         wb_stage_i                                                  |    <0.001 |
+---------------------------------------------------------------------+-----------+


