#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 13 16:16:58 2022
# Process ID: 28076
# Current directory: C:/Users/hao/Desktop/code/verilog/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25716 C:\Users\hao\Desktop\code\verilog\cpu\cpu.xpr
# Log file: C:/Users/hao/Desktop/code/verilog/cpu/vivado.log
# Journal file: C:/Users/hao/Desktop/code/verilog/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hao/Desktop/code/verilog/cpu/cpu.xpr
INFO: [Project 1-313] Project file moved from 'E:/study/设计与实践/lab3/cpu' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/hao/Desktop/cpu/cpu.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'cpuclk' generated file not found 'c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cpuclk' generated file not found 'c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cpuclk' generated file not found 'c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cpuclk' generated file not found 'c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cpuclk' generated file not found 'c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_sim_netlist.vhdl'. Please regenerate to continue.
update_compile_order -fileset sources_1
reset_run cpuclk_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Jul 13 16:17:35 2022] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/cpuclk_synth_1/runme.log
[Wed Jul 13 16:17:35 2022] Launched synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jul 13 16:18:45 2022] Launched impl_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Jul 13 16:27:57 2022] Launched synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jul 13 16:28:40 2022] Launched impl_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Jul 13 16:36:00 2022] Launched synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jul 13 16:36:45 2022] Launched impl_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Jul 13 19:16:52 2022] Launched synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Jul 13 19:21:46 2022] Launched synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jul 13 19:22:28 2022] Launched impl_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jul 13 19:25:56 2022] Launched impl_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/impl_1/runme.log
generate_target Simulation [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuclk_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/inst_ram_lab1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/prgrom.dcp'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuclk_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/param.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ALU_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/DightDriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DightDriver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/HAVE_INST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAVE_INST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LOAD_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOAD_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/NPC_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/PC_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/PipeLineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeLineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/RegFile_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/SEXT_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/STORE_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STORE_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sim_1/new/cpuclk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f924ca0449cd4293804ce734e84bc814 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpuclk_sim_behav xil_defaultlib.cpuclk_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sim_1/new/cpuclk_sim.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.HAVE_INST
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.PC_PLUS
Compiling module xil_defaultlib.NPC_PLUS
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.CTRL_PLUS
Compiling module xil_defaultlib.SEXT_PLUS
Compiling module xil_defaultlib.RegFile_PLUS
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_PLUS
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.STORE_PLUS
Compiling module xil_defaultlib.LOAD_PLUS
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.PipeLineCPU
Compiling module xil_defaultlib.BUS
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.DightDriver
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.cpuclk_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuclk_sim_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/xsim.dir/cpuclk_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 13 19:32:03 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuclk_sim_behav -key {Behavioral:sim_1:Functional:cpuclk_sim} -tclbatch {cpuclk_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpuclk_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 100us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuclk_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1049.297 ; gain = 46.207
run 10 us
run 10 us
run 0.1 ms
run 0.1 ms
run 1 ms
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1085.668 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/inst_ram.coe}] [get_ips IROM]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/inst_ram.coe' provided. It will be converted relative to IP Instance files 'inst_ram.coe'
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IROM'...
catch { config_ip_cache -export [get_ips -all IROM] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP IROM, cache-ID = 64703df01f778352; cache size = 25.179 MB.
catch { [ delete_ip_run [get_ips -all IROM] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/IROM_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/IROM.xci' from fileset 'IROM' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/IROM.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/IROM.xci'
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/IROM.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1152.602 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuclk_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/inst_ram_lab1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/prgrom.dcp'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuclk_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/param.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ALU_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/DightDriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DightDriver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/HAVE_INST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAVE_INST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LOAD_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOAD_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/NPC_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/PC_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/PipeLineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeLineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/RegFile_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/SEXT_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/STORE_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STORE_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sim_1/new/cpuclk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f924ca0449cd4293804ce734e84bc814 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpuclk_sim_behav xil_defaultlib.cpuclk_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sim_1/new/cpuclk_sim.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.HAVE_INST
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.PC_PLUS
Compiling module xil_defaultlib.NPC_PLUS
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.CTRL_PLUS
Compiling module xil_defaultlib.SEXT_PLUS
Compiling module xil_defaultlib.RegFile_PLUS
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_PLUS
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.STORE_PLUS
Compiling module xil_defaultlib.LOAD_PLUS
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.PipeLineCPU
Compiling module xil_defaultlib.BUS
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.DightDriver
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.cpuclk_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuclk_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuclk_sim_behav -key {Behavioral:sim_1:Functional:cpuclk_sim} -tclbatch {cpuclk_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpuclk_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 100us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuclk_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1152.602 ; gain = 0.000
run 100 us
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {137.681} CONFIG.CLKOUT1_PHASE_ERROR {105.461}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/cpuclk_synth_1

launch_runs -jobs 8 cpuclk_synth_1
[Wed Jul 13 19:37:20 2022] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuclk_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/inst_ram_lab1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/prgrom.dcp'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuclk_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/param.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ALU_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/DightDriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DightDriver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/HAVE_INST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAVE_INST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LOAD_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOAD_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/NPC_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/PC_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/PipeLineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeLineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/RegFile_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/SEXT_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/STORE_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STORE_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sim_1/new/cpuclk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f924ca0449cd4293804ce734e84bc814 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpuclk_sim_behav xil_defaultlib.cpuclk_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sim_1/new/cpuclk_sim.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.HAVE_INST
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.PC_PLUS
Compiling module xil_defaultlib.NPC_PLUS
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.CTRL_PLUS
Compiling module xil_defaultlib.SEXT_PLUS
Compiling module xil_defaultlib.RegFile_PLUS
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_PLUS
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.STORE_PLUS
Compiling module xil_defaultlib.LOAD_PLUS
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.PipeLineCPU
Compiling module xil_defaultlib.BUS
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.DightDriver
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.cpuclk_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuclk_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuclk_sim_behav -key {Behavioral:sim_1:Functional:cpuclk_sim} -tclbatch {cpuclk_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpuclk_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 100us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuclk_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1152.602 ; gain = 0.000
run 100 us
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6} CONFIG.CLKOUT1_JITTER {127.220}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/cpuclk_synth_1

launch_runs -jobs 8 cpuclk_synth_1
[Wed Jul 13 19:38:31 2022] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuclk_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/inst_ram_lab1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/prgrom.dcp'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuclk_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/param.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ALU_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/DightDriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DightDriver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/HAVE_INST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAVE_INST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LOAD_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOAD_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/NPC_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/PC_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/PipeLineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeLineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/RegFile_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/SEXT_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/STORE_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STORE_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sim_1/new/cpuclk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f924ca0449cd4293804ce734e84bc814 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpuclk_sim_behav xil_defaultlib.cpuclk_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sim_1/new/cpuclk_sim.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.HAVE_INST
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.PC_PLUS
Compiling module xil_defaultlib.NPC_PLUS
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.CTRL_PLUS
Compiling module xil_defaultlib.SEXT_PLUS
Compiling module xil_defaultlib.RegFile_PLUS
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_PLUS
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.STORE_PLUS
Compiling module xil_defaultlib.LOAD_PLUS
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.PipeLineCPU
Compiling module xil_defaultlib.BUS
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.DightDriver
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.cpuclk_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuclk_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuclk_sim_behav -key {Behavioral:sim_1:Functional:cpuclk_sim} -tclbatch {cpuclk_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpuclk_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 100us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuclk_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1166.930 ; gain = 0.000
run 100 us
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuclk_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/inst_ram_lab1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/prgrom.dcp'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuclk_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/param.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ALU_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/DightDriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DightDriver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/HAVE_INST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAVE_INST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LOAD_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOAD_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/NPC_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/PC_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/PipeLineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeLineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/RegFile_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/SEXT_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/STORE_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STORE_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sim_1/new/cpuclk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f924ca0449cd4293804ce734e84bc814 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpuclk_sim_behav xil_defaultlib.cpuclk_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sim_1/new/cpuclk_sim.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=9,CLKIN1...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.HAVE_INST
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.PC_PLUS
Compiling module xil_defaultlib.NPC_PLUS
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.CTRL_PLUS
Compiling module xil_defaultlib.SEXT_PLUS
Compiling module xil_defaultlib.RegFile_PLUS
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_PLUS
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.STORE_PLUS
Compiling module xil_defaultlib.LOAD_PLUS
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.PipeLineCPU
Compiling module xil_defaultlib.BUS
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.DightDriver
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.cpuclk_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuclk_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1166.930 ; gain = 0.000
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5} CONFIG.CLKOUT1_JITTER {114.829} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/cpuclk_synth_1

launch_runs -jobs 8 cpuclk_synth_1
[Wed Jul 13 19:39:57 2022] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/hao/Desktop/code/verilog/cpu/cpu.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cpuclk_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/DRAM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/IROM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/inst_ram_lab1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim/prgrom.dcp'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpuclk_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/param.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ALU_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/DightDriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DightDriver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/HAVE_INST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAVE_INST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LOAD_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOAD_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/NPC_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/PC_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/PipeLineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeLineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/RegFile_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/SEXT_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/STORE_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STORE_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sim_1/new/cpuclk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f924ca0449cd4293804ce734e84bc814 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpuclk_sim_behav xil_defaultlib.cpuclk_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 14 for port 'a' [C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sim_1/new/cpuclk_sim.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.HAVE_INST
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.PC_PLUS
Compiling module xil_defaultlib.NPC_PLUS
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.CTRL_PLUS
Compiling module xil_defaultlib.SEXT_PLUS
Compiling module xil_defaultlib.RegFile_PLUS
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_PLUS
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.STORE_PLUS
Compiling module xil_defaultlib.LOAD_PLUS
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.PipeLineCPU
Compiling module xil_defaultlib.BUS
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.DightDriver
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.cpuclk_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpuclk_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpuclk_sim_behav -key {Behavioral:sim_1:Functional:cpuclk_sim} -tclbatch {cpuclk_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cpuclk_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 100us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpuclk_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1166.930 ; gain = 0.000
run 100 us
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {137.681} CONFIG.CLKOUT1_PHASE_ERROR {105.461}] [get_ips cpuclk]
generate_target all [get_files  C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cpuclk, cache-ID = c93732508553e9a0; cache size = 25.351 MB.
catch { [ delete_ip_run [get_ips -all cpuclk] ] }
INFO: [Project 1-386] Moving file 'C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci' from fileset 'cpuclk' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci'
export_simulation -of_objects [get_files C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory C:/Users/hao/Desktop/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hao/Desktop/cpu/cpu.ip_user_files -ipstatic_source_dir C:/Users/hao/Desktop/code/verilog/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/modelsim} {questa=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/questa} {riviera=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/hao/Desktop/code/verilog/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 13 19:42:20 2022...
