library verilog;
use verilog.vl_types.all;
entity tb_sram is
end tb_sram;
