@N: CD630 :"E:\Embedded\Projects\POCP\Lab06\src\RegFile.vhd":6:7:6:13|Synthesizing lab06.regfile.beh 
@N: CD630 :"E:\Embedded\Projects\POCP\Lab06\src\RegN.vhd":4:7:4:10|Synthesizing lab06.regn.beh 
Post processing for lab06.regn.beh
@W: CL113 :"E:\Embedded\Projects\POCP\Lab06\src\RegN.vhd":22:2:22:3|Feedback mux created for signal reg[0:3].
Post processing for lab06.regfile.beh
