module count_init4 (rst, clk, en, init, e[3..0] : c[3..0])
	c[3..0] := /T[3..0]*c[3..0] + T[3..0]*/c[3..0] on clk reset when rst enabled when en
   T[0] = 1*/init + init * (/e[0]*c[0] + e[0]*/c[0])
   T[1] = c[0]*/init + init * (/e[1]*c[1] + e[1]*/c[1])
   T[2] = c[1]*T[1]*/init + init * (/e[2]*c[2] + e[2]*/c[2])
   T[3] = c[2]*T[2]*/init + init * (/e[3]*c[3] + e[3]*/c[3])
   
end module