{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652158143738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652158143738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 11:49:03 2022 " "Processing started: Tue May 10 11:49:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652158143738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652158143738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mock2 -c Mock2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mock2 -c Mock2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652158143738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652158144037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652158144037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/test/mock2/src/dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/test/mock2/src/dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFFPort " "Found entity 1: DFFPort" {  } { { "../src/DFF.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/DFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652158151026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652158151026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/test/mock2/src/tworca.sv 3 3 " "Found 3 design units, including 3 entities, in source file /users/sangt/onedrive/project/job/rmit/test/mock2/src/tworca.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoRCA " "Found entity 1: TwoRCA" {  } { { "../src/TwoRCA.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/TwoRCA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652158151026 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "../src/TwoRCA.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/TwoRCA.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652158151026 ""} { "Info" "ISGN_ENTITY_NAME" "3 half_adder " "Found entity 3: half_adder" {  } { { "../src/TwoRCA.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/TwoRCA.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652158151026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652158151026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/test/mock2/src/mock2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/sangt/onedrive/project/job/rmit/test/mock2/src/mock2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mock2 " "Found entity 1: Mock2" {  } { { "../src/Mock2.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/Mock2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652158151026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652158151026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sangt/onedrive/project/job/rmit/test/mock2/src/fourcsa.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/sangt/onedrive/project/job/rmit/test/mock2/src/fourcsa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FourCSA " "Found entity 1: FourCSA" {  } { { "../src/FourCSA.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/FourCSA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652158151026 ""} { "Info" "ISGN_ENTITY_NAME" "2 SkipAdder " "Found entity 2: SkipAdder" {  } { { "../src/FourCSA.sv" "" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/FourCSA.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652158151026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652158151026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mock2 " "Elaborating entity \"Mock2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652158151041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFFPort DFFPort:dff_1 " "Elaborating entity \"DFFPort\" for hierarchy \"DFFPort:dff_1\"" {  } { { "../src/Mock2.sv" "dff_1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/Mock2.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652158151057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourCSA FourCSA:csa_1 " "Elaborating entity \"FourCSA\" for hierarchy \"FourCSA:csa_1\"" {  } { { "../src/Mock2.sv" "csa_1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/Mock2.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652158151057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoRCA FourCSA:csa_1\|TwoRCA:RCA_1 " "Elaborating entity \"TwoRCA\" for hierarchy \"FourCSA:csa_1\|TwoRCA:RCA_1\"" {  } { { "../src/FourCSA.sv" "RCA_1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/FourCSA.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652158151057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder FourCSA:csa_1\|TwoRCA:RCA_1\|full_adder:full1 " "Elaborating entity \"full_adder\" for hierarchy \"FourCSA:csa_1\|TwoRCA:RCA_1\|full_adder:full1\"" {  } { { "../src/TwoRCA.sv" "full1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/TwoRCA.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652158151072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder FourCSA:csa_1\|TwoRCA:RCA_1\|full_adder:full1\|half_adder:h1 " "Elaborating entity \"half_adder\" for hierarchy \"FourCSA:csa_1\|TwoRCA:RCA_1\|full_adder:full1\|half_adder:h1\"" {  } { { "../src/TwoRCA.sv" "h1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/TwoRCA.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652158151072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SkipAdder FourCSA:csa_1\|SkipAdder:skip_1 " "Elaborating entity \"SkipAdder\" for hierarchy \"FourCSA:csa_1\|SkipAdder:skip_1\"" {  } { { "../src/FourCSA.sv" "skip_1" { Text "C:/Users/sangt/OneDrive/Project/Job/RMIT/Test/Mock2/src/FourCSA.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652158151088 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652158151498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652158151739 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652158151739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652158151829 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652158151829 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652158151829 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652158151829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652158151839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 11:49:11 2022 " "Processing ended: Tue May 10 11:49:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652158151839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652158151839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652158151839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652158151839 ""}
