// Seed: 2320149377
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout tri1 id_2;
  output wire id_1;
  assign id_4 = (id_5);
  assign id_2 = 1;
  wire [1 : -1 'b0] id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd61
) (
    input tri0 void _id_0
);
  wire [id_0 : -1 'b0] id_2[id_0 : 1  &  id_0];
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  logic id_3;
  ;
  parameter id_4 = 1;
endmodule
