Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Sep  5 10:42:02 2024
| Host         : DESKTOP-B70II2D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.790        0.000                      0                  349        0.073        0.000                      0                  349        3.750        0.000                       0                   155  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.790        0.000                      0                  349        0.073        0.000                      0                  349        3.750        0.000                       0                   155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.790ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.878ns  (logic 1.541ns (31.590%)  route 3.337ns (68.410%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.630     5.151    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.692     6.263    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.296     6.559 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.559    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.109 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.334     8.443    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.124     8.567 r  uart_ip_inst/uart_tx_inst/data_bit_counter_q[2]_i_2/O
                         net (fo=3, routed)           0.667     9.234    uart_ip_inst/uart_tx_inst/data_bit_counter_d
    SLICE_X1Y19          LUT3 (Prop_lut3_I1_O)        0.152     9.386 r  uart_ip_inst/uart_tx_inst/data_bit_counter_q[0]_i_1/O
                         net (fo=1, routed)           0.644    10.029    uart_ip_inst/uart_tx_inst/data_bit_counter_q[0]_i_1_n_0
    SLICE_X1Y19          FDCE                                         r  uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.508    14.849    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)       -0.255    14.819    uart_ip_inst/uart_tx_inst/data_bit_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.513ns (34.224%)  route 2.908ns (65.776%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.630     5.151    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.692     6.263    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.296     6.559 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.559    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.109 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.003     8.112    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     8.236 r  uart_ip_inst/uart_tx_inst/FSM_onehot_present_state[15]_i_2/O
                         net (fo=1, routed)           0.542     8.777    spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_onehot_present_state_reg[15]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.901 r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_onehot_present_state[15]_i_1/O
                         net (fo=16, routed)          0.671     9.572    fsm_pixel_inst/FSM_onehot_present_state_reg[15]_1[0]
    SLICE_X0Y23          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.504    14.845    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDCE (Setup_fdce_C_CE)      -0.205    14.865    fsm_pixel_inst/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.513ns (34.224%)  route 2.908ns (65.776%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.630     5.151    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.692     6.263    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.296     6.559 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.559    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.109 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.003     8.112    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     8.236 r  uart_ip_inst/uart_tx_inst/FSM_onehot_present_state[15]_i_2/O
                         net (fo=1, routed)           0.542     8.777    spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_onehot_present_state_reg[15]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.901 r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_onehot_present_state[15]_i_1/O
                         net (fo=16, routed)          0.671     9.572    fsm_pixel_inst/FSM_onehot_present_state_reg[15]_1[0]
    SLICE_X0Y23          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.504    14.845    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDCE (Setup_fdce_C_CE)      -0.205    14.865    fsm_pixel_inst/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.513ns (34.224%)  route 2.908ns (65.776%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.630     5.151    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.692     6.263    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.296     6.559 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.559    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.109 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.003     8.112    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     8.236 r  uart_ip_inst/uart_tx_inst/FSM_onehot_present_state[15]_i_2/O
                         net (fo=1, routed)           0.542     8.777    spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_onehot_present_state_reg[15]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.901 r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_onehot_present_state[15]_i_1/O
                         net (fo=16, routed)          0.671     9.572    fsm_pixel_inst/FSM_onehot_present_state_reg[15]_1[0]
    SLICE_X0Y23          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.504    14.845    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[6]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDCE (Setup_fdce_C_CE)      -0.205    14.865    fsm_pixel_inst/FSM_onehot_present_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 1.513ns (34.224%)  route 2.908ns (65.776%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.630     5.151    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.692     6.263    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.296     6.559 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.559    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.109 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.003     8.112    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     8.236 r  uart_ip_inst/uart_tx_inst/FSM_onehot_present_state[15]_i_2/O
                         net (fo=1, routed)           0.542     8.777    spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_onehot_present_state_reg[15]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.901 r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_onehot_present_state[15]_i_1/O
                         net (fo=16, routed)          0.671     9.572    fsm_pixel_inst/FSM_onehot_present_state_reg[15]_1[0]
    SLICE_X0Y23          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.504    14.845    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[7]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDCE (Setup_fdce_C_CE)      -0.205    14.865    fsm_pixel_inst/FSM_onehot_present_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.513ns (36.877%)  route 2.590ns (63.123%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.630     5.151    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.692     6.263    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.296     6.559 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.559    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.109 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.003     8.112    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     8.236 r  uart_ip_inst/uart_tx_inst/FSM_onehot_present_state[15]_i_2/O
                         net (fo=1, routed)           0.542     8.777    spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_onehot_present_state_reg[15]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.901 r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_onehot_present_state[15]_i_1/O
                         net (fo=16, routed)          0.353     9.254    fsm_pixel_inst/FSM_onehot_present_state_reg[15]_1[0]
    SLICE_X0Y22          FDPE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.505    14.846    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X0Y22          FDPE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X0Y22          FDPE (Setup_fdpe_C_CE)      -0.205    14.866    fsm_pixel_inst/FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.513ns (36.877%)  route 2.590ns (63.123%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.630     5.151    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.692     6.263    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.296     6.559 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.559    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.109 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.003     8.112    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     8.236 r  uart_ip_inst/uart_tx_inst/FSM_onehot_present_state[15]_i_2/O
                         net (fo=1, routed)           0.542     8.777    spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_onehot_present_state_reg[15]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.901 r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_onehot_present_state[15]_i_1/O
                         net (fo=16, routed)          0.353     9.254    fsm_pixel_inst/FSM_onehot_present_state_reg[15]_1[0]
    SLICE_X1Y22          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.505    14.846    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[10]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y22          FDCE (Setup_fdce_C_CE)      -0.205    14.866    fsm_pixel_inst/FSM_onehot_present_state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.513ns (36.877%)  route 2.590ns (63.123%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.630     5.151    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.692     6.263    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.296     6.559 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.559    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.109 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.003     8.112    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     8.236 r  uart_ip_inst/uart_tx_inst/FSM_onehot_present_state[15]_i_2/O
                         net (fo=1, routed)           0.542     8.777    spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_onehot_present_state_reg[15]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.901 r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_onehot_present_state[15]_i_1/O
                         net (fo=16, routed)          0.353     9.254    fsm_pixel_inst/FSM_onehot_present_state_reg[15]_1[0]
    SLICE_X1Y22          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.505    14.846    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[11]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y22          FDCE (Setup_fdce_C_CE)      -0.205    14.866    fsm_pixel_inst/FSM_onehot_present_state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.513ns (36.877%)  route 2.590ns (63.123%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.630     5.151    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.692     6.263    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.296     6.559 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.559    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.109 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.003     8.112    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     8.236 r  uart_ip_inst/uart_tx_inst/FSM_onehot_present_state[15]_i_2/O
                         net (fo=1, routed)           0.542     8.777    spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_onehot_present_state_reg[15]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.901 r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_onehot_present_state[15]_i_1/O
                         net (fo=16, routed)          0.353     9.254    fsm_pixel_inst/FSM_onehot_present_state_reg[15]_1[0]
    SLICE_X1Y22          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.505    14.846    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[12]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y22          FDCE (Setup_fdce_C_CE)      -0.205    14.866    fsm_pixel_inst/FSM_onehot_present_state_reg[12]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.513ns (36.877%)  route 2.590ns (63.123%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.630     5.151    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.419     5.570 f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/Q
                         net (fo=5, routed)           0.692     6.263    uart_ip_inst/baud_gen_inst/counter_q_reg[3]
    SLICE_X4Y14          LUT3 (Prop_lut3_I0_O)        0.296     6.559 r  uart_ip_inst/baud_gen_inst/counter_done_carry_i_3/O
                         net (fo=1, routed)           0.000     6.559    uart_ip_inst/baud_gen_inst/counter_done_carry_i_3_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.109 r  uart_ip_inst/baud_gen_inst/counter_done_carry/CO[3]
                         net (fo=17, routed)          1.003     8.112    uart_ip_inst/uart_tx_inst/CO[0]
    SLICE_X1Y21          LUT6 (Prop_lut6_I2_O)        0.124     8.236 r  uart_ip_inst/uart_tx_inst/FSM_onehot_present_state[15]_i_2/O
                         net (fo=1, routed)           0.542     8.777    spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_onehot_present_state_reg[15]
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.901 r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_onehot_present_state[15]_i_1/O
                         net (fo=16, routed)          0.353     9.254    fsm_pixel_inst/FSM_onehot_present_state_reg[15]_1[0]
    SLICE_X1Y22          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.505    14.846    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[13]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y22          FDCE (Setup_fdce_C_CE)      -0.205    14.866    fsm_pixel_inst/FSM_onehot_present_state_reg[13]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.583     1.466    spi_w_r_inst/mod_spir/mod_pipo/clk_i_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[7]/Q
                         net (fo=1, routed)           0.115     1.723    ram_ip_inst/ram_reg_0_63_7_7/D
    SLICE_X2Y22          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.853     1.980    ram_ip_inst/ram_reg_0_63_7_7/WCLK
    SLICE_X2Y22          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X2Y22          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.649    ram_ip_inst/ram_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_63_8_8/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.479%)  route 0.169ns (54.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.583     1.466    spi_w_r_inst/mod_spir/mod_pipo/clk_i_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[8]/Q
                         net (fo=1, routed)           0.169     1.776    ram_ip_inst/ram_reg_0_63_8_8/D
    SLICE_X2Y22          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.853     1.980    ram_ip_inst/ram_reg_0_63_8_8/WCLK
    SLICE_X2Y22          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_8_8/SP/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X2Y22          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.648    ram_ip_inst/ram_reg_0_63_8_8/SP
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_63_0_0/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.585     1.468    spi_w_r_inst/mod_spir/mod_pipo/clk_i_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[0]/Q
                         net (fo=1, routed)           0.144     1.753    ram_ip_inst/ram_reg_0_63_0_0/D
    SLICE_X2Y21          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.854     1.981    ram_ip_inst/ram_reg_0_63_0_0/WCLK
    SLICE_X2Y21          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y21          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.625    ram_ip_inst/ram_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_63_9_9/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.520%)  route 0.176ns (55.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.583     1.466    spi_w_r_inst/mod_spir/mod_pipo/clk_i_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[9]/Q
                         net (fo=1, routed)           0.176     1.783    ram_ip_inst/ram_reg_0_63_9_9/D
    SLICE_X2Y22          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.853     1.980    ram_ip_inst/ram_reg_0_63_9_9/WCLK
    SLICE_X2Y22          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_9_9/SP/CLK
                         clock pessimism             -0.478     1.502    
    SLICE_X2Y22          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.646    ram_ip_inst/ram_reg_0_63_9_9/SP
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_63_3_3/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.819%)  route 0.119ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.585     1.468    spi_w_r_inst/mod_spir/mod_pipo/clk_i_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[3]/Q
                         net (fo=1, routed)           0.119     1.715    ram_ip_inst/ram_reg_0_63_3_3/D
    SLICE_X2Y20          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.855     1.982    ram_ip_inst/ram_reg_0_63_3_3/WCLK
    SLICE_X2Y20          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.094     1.577    ram_ip_inst/ram_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 fsm_pixel_inst/FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_pixel_inst/FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.585     1.468    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  fsm_pixel_inst/FSM_onehot_present_state_reg[1]/Q
                         net (fo=2, routed)           0.069     1.678    fsm_pixel_inst/FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X0Y22          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.853     1.980    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[2]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.071     1.539    fsm_pixel_inst/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_63_2_2/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.585     1.468    spi_w_r_inst/mod_spir/mod_pipo/clk_i_IBUF_BUFG
    SLICE_X3Y21          FDCE                                         r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  spi_w_r_inst/mod_spir/mod_pipo/dout_o_reg[2]/Q
                         net (fo=1, routed)           0.117     1.713    ram_ip_inst/ram_reg_0_63_2_2/D
    SLICE_X2Y20          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.855     1.982    ram_ip_inst/ram_reg_0_63_2_2/WCLK
    SLICE_X2Y20          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_2_2/SP/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.090     1.573    ram_ip_inst/ram_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.581     1.464    spi_w_r_inst/mod_spiw/mod_piso/clk_i_IBUF_BUFG
    SLICE_X7Y23          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.087     1.692    spi_w_r_inst/mod_spiw/mod_fsm_write/reg_q_reg[7][0]
    SLICE_X6Y23          LUT3 (Prop_lut3_I1_O)        0.045     1.737 r  spi_w_r_inst/mod_spiw/mod_fsm_write/reg_q[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.737    spi_w_r_inst/mod_spiw/mod_piso/D[0]
    SLICE_X6Y23          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.849     1.976    spi_w_r_inst/mod_spiw/mod_piso/clk_i_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[1]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y23          FDCE (Hold_fdce_C_D)         0.120     1.597    spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 counter_ip_ram/reg_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_63_6_6/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.877%)  route 0.172ns (51.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.583     1.466    counter_ip_ram/clk_i_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  counter_ip_ram/reg_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  counter_ip_ram/reg_q_reg[5]/Q
                         net (fo=14, routed)          0.172     1.802    ram_ip_inst/ram_reg_0_63_6_6/A5
    SLICE_X2Y22          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_6_6/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.853     1.980    ram_ip_inst/ram_reg_0_63_6_6/WCLK
    SLICE_X2Y22          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.651    ram_ip_inst/ram_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 counter_ip_ram/reg_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_ip_inst/ram_reg_0_63_7_7/SP/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.877%)  route 0.172ns (51.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.583     1.466    counter_ip_ram/clk_i_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  counter_ip_ram/reg_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  counter_ip_ram/reg_q_reg[5]/Q
                         net (fo=14, routed)          0.172     1.802    ram_ip_inst/ram_reg_0_63_7_7/A5
    SLICE_X2Y22          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_7_7/SP/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.853     1.980    ram_ip_inst/ram_reg_0_63_7_7/WCLK
    SLICE_X2Y22          RAMS64E                                      r  ram_ip_inst/ram_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.651    ram_ip_inst/ram_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y24    counter_ip_col/reg_q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y24    counter_ip_col/reg_q_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y24    counter_ip_col/reg_q_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y23    counter_ip_ram/reg_q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y23    counter_ip_ram/reg_q_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y23    counter_ip_ram/reg_q_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X2Y23    counter_ip_ram/reg_q_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X2Y23    counter_ip_ram/reg_q_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X2Y23    counter_ip_ram/reg_q_reg[5]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y21    ram_ip_inst/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y21    ram_ip_inst/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y21    ram_ip_inst/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y21    ram_ip_inst/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y21    ram_ip_inst/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y21    ram_ip_inst/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y21    ram_ip_inst/ram_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y21    ram_ip_inst/ram_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    ram_ip_inst/ram_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    ram_ip_inst/ram_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y21    ram_ip_inst/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y21    ram_ip_inst/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y21    ram_ip_inst/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y21    ram_ip_inst/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y21    ram_ip_inst/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y21    ram_ip_inst/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y21    ram_ip_inst/ram_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y21    ram_ip_inst/ram_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    ram_ip_inst/ram_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y20    ram_ip_inst/ram_reg_0_63_2_2/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dclk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.051ns  (logic 4.105ns (37.144%)  route 6.946ns (62.856%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.617     5.138    spi_w_r_inst/mod_spiw/mod_fsm_write/clk_i_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456     5.594 r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]/Q
                         net (fo=14, routed)          1.081     6.675    spi_w_r_inst/mod_spiw/mod_fsm_write/present_state[0]
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.124     6.799 r  spi_w_r_inst/mod_spiw/mod_fsm_write/dclk_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.865    12.664    dclk_o_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525    16.189 r  dclk_o_OBUF_inst/O
                         net (fo=0)                   0.000    16.189    dclk_o
    B15                                                               r  dclk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.697ns  (logic 4.167ns (42.970%)  route 5.530ns (57.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.617     5.138    spi_w_r_inst/mod_spiw/mod_piso/clk_i_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.478     5.616 r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/Q
                         net (fo=1, routed)           5.530    11.146    mosi_o_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.689    14.835 r  mosi_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.835    mosi_o
    A16                                                               r  mosi_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_pixel_inst/FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eos_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.442ns  (logic 3.977ns (42.126%)  route 5.464ns (57.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.621     5.142    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X0Y22          FDPE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDPE (Prop_fdpe_C_Q)         0.456     5.598 r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/Q
                         net (fo=3, routed)           5.464    11.063    eos_o_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.584 r  eos_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.584    eos_o
    L1                                                                r  eos_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.099ns  (logic 4.316ns (47.437%)  route 4.783ns (52.563%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.617     5.138    spi_w_r_inst/mod_spiw/mod_fsm_write/clk_i_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.456     5.594 f  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[0]/Q
                         net (fo=14, routed)          1.081     6.675    spi_w_r_inst/mod_spiw/mod_fsm_write/present_state[0]
    SLICE_X4Y25          LUT3 (Prop_lut3_I0_O)        0.154     6.829 r  spi_w_r_inst/mod_spiw/mod_fsm_write/cs_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.702    10.531    cs_o_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.706    14.237 r  cs_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.237    cs_o
    B16                                                               r  cs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_tx_inst/tx_q_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.839ns  (logic 4.110ns (52.424%)  route 3.730ns (47.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.618     5.139    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X0Y24          FDPE                                         r  uart_ip_inst/uart_tx_inst/tx_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDPE (Prop_fdpe_C_Q)         0.419     5.558 r  uart_ip_inst/uart_tx_inst/tx_q_reg/Q
                         net (fo=1, routed)           3.730     9.288    tx_o_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.691    12.979 r  tx_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.979    tx_o
    A18                                                               r  tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_col/reg_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.933ns  (logic 4.091ns (68.948%)  route 1.842ns (31.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.618     5.139    counter_ip_col/clk_i_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  counter_ip_col/reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419     5.558 r  counter_ip_col/reg_q_reg[2]/Q
                         net (fo=4, routed)           1.842     7.401    col_o_OBUF[2]
    P17                  OBUF (Prop_obuf_I_O)         3.672    11.072 r  col_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.072    col_o[2]
    P17                                                               r  col_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_col/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.890ns  (logic 3.975ns (67.490%)  route 1.915ns (32.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.618     5.139    counter_ip_col/clk_i_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  counter_ip_col/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  counter_ip_col/reg_q_reg[1]/Q
                         net (fo=5, routed)           1.915     7.510    col_o_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         3.519    11.029 r  col_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.029    col_o[1]
    M19                                                               r  col_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_row/reg_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.810ns  (logic 4.086ns (70.332%)  route 1.724ns (29.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.618     5.139    counter_ip_row/clk_i_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  counter_ip_row/reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.419     5.558 r  counter_ip_row/reg_q_reg[2]/Q
                         net (fo=4, routed)           1.724     7.282    row_o_OBUF[2]
    N17                  OBUF (Prop_obuf_I_O)         3.667    10.949 r  row_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.949    row_o[2]
    N17                                                               r  row_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_row/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.764ns  (logic 3.993ns (69.278%)  route 1.771ns (30.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.618     5.139    counter_ip_row/clk_i_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  counter_ip_row/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  counter_ip_row/reg_q_reg[0]/Q
                         net (fo=6, routed)           1.771     7.366    row_o_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.537    10.903 r  row_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.903    row_o[0]
    K17                                                               r  row_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_col/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.742ns  (logic 3.987ns (69.436%)  route 1.755ns (30.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.618     5.139    counter_ip_col/clk_i_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  counter_ip_col/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  counter_ip_col/reg_q_reg[0]/Q
                         net (fo=6, routed)           1.755     7.350    col_o_OBUF[0]
    L17                  OBUF (Prop_obuf_I_O)         3.531    10.881 r  col_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.881    col_o[0]
    L17                                                               r  col_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_ip_row/reg_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.375ns (77.956%)  route 0.389ns (22.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.582     1.465    counter_ip_row/clk_i_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  counter_ip_row/reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.128     1.593 r  counter_ip_row/reg_q_reg[2]/Q
                         net (fo=4, routed)           0.389     1.982    row_o_OBUF[2]
    N17                  OBUF (Prop_obuf_I_O)         1.247     3.229 r  row_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.229    row_o[2]
    N17                                                               r  row_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_col/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.373ns (77.834%)  route 0.391ns (22.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.582     1.465    counter_ip_col/clk_i_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  counter_ip_col/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  counter_ip_col/reg_q_reg[0]/Q
                         net (fo=6, routed)           0.391     1.997    col_o_OBUF[0]
    L17                  OBUF (Prop_obuf_I_O)         1.232     3.229 r  col_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.229    col_o[0]
    L17                                                               r  col_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_row/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.350ns (76.470%)  route 0.415ns (23.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.582     1.465    counter_ip_row/clk_i_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  counter_ip_row/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  counter_ip_row/reg_q_reg[1]/Q
                         net (fo=5, routed)           0.415     2.022    row_o_OBUF[1]
    M18                  OBUF (Prop_obuf_I_O)         1.209     3.230 r  row_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.230    row_o[1]
    M18                                                               r  row_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_col/reg_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.380ns (76.780%)  route 0.417ns (23.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.582     1.465    counter_ip_col/clk_i_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  counter_ip_col/reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.128     1.593 r  counter_ip_col/reg_q_reg[2]/Q
                         net (fo=4, routed)           0.417     2.010    col_o_OBUF[2]
    P17                  OBUF (Prop_obuf_I_O)         1.252     3.262 r  col_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.262    col_o[2]
    P17                                                               r  col_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_row/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.379ns (76.707%)  route 0.419ns (23.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.582     1.465    counter_ip_row/clk_i_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  counter_ip_row/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  counter_ip_row/reg_q_reg[0]/Q
                         net (fo=6, routed)           0.419     2.025    row_o_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         1.238     3.262 r  row_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.262    row_o[0]
    K17                                                               r  row_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_ip_col/reg_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.361ns (73.778%)  route 0.484ns (26.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.582     1.465    counter_ip_col/clk_i_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  counter_ip_col/reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  counter_ip_col/reg_q_reg[1]/Q
                         net (fo=5, routed)           0.484     2.090    col_o_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         1.220     3.310 r  col_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.310    col_o[1]
    M19                                                               r  col_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_ip_inst/uart_tx_inst/tx_q_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.400ns (55.295%)  route 1.132ns (44.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.582     1.465    uart_ip_inst/uart_tx_inst/clk_i_IBUF_BUFG
    SLICE_X0Y24          FDPE                                         r  uart_ip_inst/uart_tx_inst/tx_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDPE (Prop_fdpe_C_Q)         0.128     1.593 r  uart_ip_inst/uart_tx_inst/tx_q_reg/Q
                         net (fo=1, routed)           1.132     2.725    tx_o_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.272     3.997 r  tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.997    tx_o
    A18                                                               r  tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.873ns  (logic 1.455ns (50.661%)  route 1.417ns (49.339%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.580     1.463    spi_w_r_inst/mod_spiw/mod_fsm_write/clk_i_IBUF_BUFG
    SLICE_X4Y24          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  spi_w_r_inst/mod_spiw/mod_fsm_write/FSM_sequential_present_state_reg[2]/Q
                         net (fo=21, routed)          0.328     1.932    spi_w_r_inst/mod_spiw/mod_fsm_write/present_state[2]
    SLICE_X4Y25          LUT3 (Prop_lut3_I2_O)        0.045     1.977 r  spi_w_r_inst/mod_spiw/mod_fsm_write/cs_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.090     3.066    cs_o_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.269     4.336 r  cs_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.336    cs_o
    B16                                                               r  cs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.483ns  (logic 1.415ns (40.620%)  route 2.068ns (59.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.581     1.464    spi_w_r_inst/mod_spiw/mod_piso/clk_i_IBUF_BUFG
    SLICE_X6Y23          FDCE                                         r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.148     1.612 r  spi_w_r_inst/mod_spiw/mod_piso/reg_q_reg[7]/Q
                         net (fo=1, routed)           2.068     3.680    mosi_o_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.267     4.947 r  mosi_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.947    mosi_o
    A16                                                               r  mosi_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_pixel_inst/FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eos_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.584ns  (logic 1.363ns (38.045%)  route 2.220ns (61.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.585     1.468    fsm_pixel_inst/clk_i_IBUF_BUFG
    SLICE_X0Y22          FDPE                                         r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  fsm_pixel_inst/FSM_onehot_present_state_reg[0]/Q
                         net (fo=3, routed)           2.220     3.829    eos_o_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     5.052 r  eos_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.052    eos_o
    L1                                                                r  eos_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso_i
                            (input port)
  Destination:            spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.988ns  (logic 1.589ns (26.537%)  route 4.399ns (73.463%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  miso_i (IN)
                         net (fo=0)                   0.000     0.000    miso_i
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  miso_i_IBUF_inst/O
                         net (fo=1, routed)           4.399     5.864    spi_w_r_inst/mod_spir/mod_fsm_spi_read/miso_i_IBUF
    SLICE_X4Y22          LUT4 (Prop_lut4_I3_O)        0.124     5.988 r  spi_w_r_inst/mod_spir/mod_fsm_spi_read/reg_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     5.988    spi_w_r_inst/mod_spir/mod_sipo/D[0]
    SLICE_X4Y22          FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.503     4.844    spi_w_r_inst/mod_spir/mod_sipo/clk_i_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  spi_w_r_inst/mod_spir/mod_sipo/reg_q_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 1.454ns (27.267%)  route 3.878ns (72.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=142, routed)         3.878     5.332    debouncer_inst/AR[0]
    SLICE_X1Y26          FDCE                                         f  debouncer_inst/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.504     4.845    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  debouncer_inst/cnt_reg[10]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 1.454ns (27.267%)  route 3.878ns (72.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=142, routed)         3.878     5.332    debouncer_inst/AR[0]
    SLICE_X1Y26          FDCE                                         f  debouncer_inst/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.504     4.845    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  debouncer_inst/cnt_reg[11]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 1.454ns (27.267%)  route 3.878ns (72.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=142, routed)         3.878     5.332    debouncer_inst/AR[0]
    SLICE_X1Y26          FDCE                                         f  debouncer_inst/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.504     4.845    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  debouncer_inst/cnt_reg[8]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.332ns  (logic 1.454ns (27.267%)  route 3.878ns (72.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=142, routed)         3.878     5.332    debouncer_inst/AR[0]
    SLICE_X1Y26          FDCE                                         f  debouncer_inst/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.504     4.845    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  debouncer_inst/cnt_reg[9]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.024ns  (logic 1.454ns (28.938%)  route 3.570ns (71.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=142, routed)         3.570     5.024    debouncer_inst/AR[0]
    SLICE_X1Y28          FDCE                                         f  debouncer_inst/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.507     4.848    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X1Y28          FDCE                                         r  debouncer_inst/cnt_reg[16]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.892ns  (logic 1.454ns (29.718%)  route 3.438ns (70.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=142, routed)         3.438     4.892    debouncer_inst/AR[0]
    SLICE_X1Y27          FDCE                                         f  debouncer_inst/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.505     4.846    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  debouncer_inst/cnt_reg[12]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.892ns  (logic 1.454ns (29.718%)  route 3.438ns (70.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=142, routed)         3.438     4.892    debouncer_inst/AR[0]
    SLICE_X1Y27          FDCE                                         f  debouncer_inst/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.505     4.846    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  debouncer_inst/cnt_reg[13]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.892ns  (logic 1.454ns (29.718%)  route 3.438ns (70.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=142, routed)         3.438     4.892    debouncer_inst/AR[0]
    SLICE_X1Y27          FDCE                                         f  debouncer_inst/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.505     4.846    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  debouncer_inst/cnt_reg[14]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            debouncer_inst/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.892ns  (logic 1.454ns (29.718%)  route 3.438ns (70.282%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_i_IBUF_inst/O
                         net (fo=142, routed)         3.438     4.892    debouncer_inst/AR[0]
    SLICE_X1Y27          FDCE                                         f  debouncer_inst/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.505     4.846    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X1Y27          FDCE                                         r  debouncer_inst/cnt_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.222ns (34.083%)  route 0.429ns (65.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=142, routed)         0.429     0.651    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X4Y15          FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.858     1.985    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.222ns (34.083%)  route 0.429ns (65.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=142, routed)         0.429     0.651    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X4Y15          FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.858     1.985    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[6]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.222ns (34.083%)  route 0.429ns (65.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=142, routed)         0.429     0.651    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X4Y15          FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.858     1.985    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[7]/C

Slack:                    inf
  Source:                 sw_i
                            (input port)
  Destination:            debouncer_inst/ff1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.210ns (30.101%)  route 0.487ns (69.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw_i (IN)
                         net (fo=0)                   0.000     0.000    sw_i
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  sw_i_IBUF_inst/O
                         net (fo=1, routed)           0.487     0.696    debouncer_inst/sw_i_IBUF
    SLICE_X0Y24          FDCE                                         r  debouncer_inst/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.850     1.977    debouncer_inst/clk_i_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  debouncer_inst/ff1_reg/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.222ns (31.796%)  route 0.476ns (68.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=142, routed)         0.476     0.698    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X5Y14          FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.859     1.986    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.222ns (31.796%)  route 0.476ns (68.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=142, routed)         0.476     0.698    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X5Y14          FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.859     1.986    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[10]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.222ns (31.796%)  route 0.476ns (68.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=142, routed)         0.476     0.698    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X5Y14          FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.859     1.986    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.222ns (31.796%)  route 0.476ns (68.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=142, routed)         0.476     0.698    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X5Y14          FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.859     1.986    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.222ns (31.796%)  route 0.476ns (68.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=142, routed)         0.476     0.698    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X5Y14          FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.859     1.986    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X5Y14          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            uart_ip_inst/baud_gen_inst/counter_q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.222ns (31.599%)  route 0.480ns (68.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_i_IBUF_inst/O
                         net (fo=142, routed)         0.480     0.702    uart_ip_inst/baud_gen_inst/AR[0]
    SLICE_X4Y14          FDCE                                         f  uart_ip_inst/baud_gen_inst/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.859     1.986    uart_ip_inst/baud_gen_inst/clk_i_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  uart_ip_inst/baud_gen_inst/counter_q_reg[1]/C





