#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Oct 16 14:10:34 2017
# Process ID: 11360
# Log file: F:/Verilog/Math_Project/preject/vivado.log
# Journal file: F:/Verilog/Math_Project/preject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Verilog/Math_Project/preject/preject.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 696.352 ; gain = 145.371
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746660A
set_property PROGRAM.FILE {F:/Verilog/Math_Project/preject/preject.runs/impl_1/Main.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/Verilog/Math_Project/preject/preject.runs/impl_1/Main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:17:47 . Memory (MB): peak = 791.270 ; gain = 618.785
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v:23]
	Parameter OFF bound to: 0 - type: integer 
	Parameter PREPARE bound to: 1 - type: integer 
	Parameter RUN bound to: 2 - type: integer 
	Parameter PAUSE bound to: 3 - type: integer 
	Parameter OVER bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FSM_main' [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v:23]
	Parameter OFF bound to: 0 - type: integer 
	Parameter PREPARE bound to: 1 - type: integer 
	Parameter RUN bound to: 2 - type: integer 
	Parameter PAUSE bound to: 3 - type: integer 
	Parameter OVER bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'divider' [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v:23]
	Parameter N bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider' (1#1) [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-638] synthesizing module 'divider_M' [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v:23]
	Parameter M bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider_M' (2#1) [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v:23]
INFO: [Synth 8-638] synthesizing module 'DetecEdge' [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v:23]
INFO: [Synth 8-256] done synthesizing module 'DetecEdge' (3#1) [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v:92]
INFO: [Synth 8-256] done synthesizing module 'FSM_main' (4#1) [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v:23]
INFO: [Synth 8-638] synthesizing module 'pattern_choose' [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v:23]
	Parameter OFF bound to: 0 - type: integer 
	Parameter PREPARE bound to: 1 - type: integer 
	Parameter RUN bound to: 2 - type: integer 
	Parameter PAUSE bound to: 3 - type: integer 
	Parameter OVER bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v:203]
INFO: [Synth 8-256] done synthesizing module 'pattern_choose' (5#1) [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v:23]
INFO: [Synth 8-638] synthesizing module 'xianshi' [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v:23]
	Parameter k bound to: 200000 - type: integer 
	Parameter OFF bound to: 0 - type: integer 
	Parameter PREPARE bound to: 1 - type: integer 
	Parameter RUN bound to: 2 - type: integer 
	Parameter PAUSE bound to: 3 - type: integer 
	Parameter OVER bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter' [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v:30]
INFO: [Synth 8-256] done synthesizing module 'counter' (6#1) [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v:61]
INFO: [Synth 8-256] done synthesizing module 'xianshi' (7#1) [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v:23]
INFO: [Synth 8-256] done synthesizing module 'Main' (8#1) [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:02 ; elapsed = 00:17:51 . Memory (MB): peak = 821.105 ; gain = 648.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:03 ; elapsed = 00:17:51 . Memory (MB): peak = 821.105 ; gain = 648.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Verilog/Math_Project/preject/preject.srcs/constrs_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/Verilog/Math_Project/preject/preject.srcs/constrs_1/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 27 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:44 ; elapsed = 00:18:26 . Memory (MB): peak = 1136.809 ; gain = 964.324
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:49 . Memory (MB): peak = 1136.809 ; gain = 345.539
close [ open F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v w ]
add_files F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v:1]
[Mon Oct 16 15:14:00 2017] Launched synth_1...
Run output will be captured here: F:/Verilog/Math_Project/preject/preject.runs/synth_1/runme.log
reset_run synth_1 -noclean_dir 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v:1]
[Mon Oct 16 15:14:53 2017] Launched synth_1...
Run output will be captured here: F:/Verilog/Math_Project/preject/preject.runs/synth_1/runme.log
ERROR: [Common 17-9] Error reading message records.
launch_runs impl_1
[Mon Oct 16 15:14:58 2017] Launched impl_1...
Run output will be captured here: F:/Verilog/Math_Project/preject/preject.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Oct 16 15:16:14 2017] Launched impl_1...
Run output will be captured here: F:/Verilog/Math_Project/preject/preject.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/Verilog/Math_Project/preject/preject.runs/impl_1/Main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v:1]
[Mon Oct 16 15:22:11 2017] Launched synth_1...
Run output will be captured here: F:/Verilog/Math_Project/preject/preject.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v:1]
[Mon Oct 16 15:22:37 2017] Launched synth_1...
Run output will be captured here: F:/Verilog/Math_Project/preject/preject.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v:1]
[Mon Oct 16 15:23:33 2017] Launched synth_1...
Run output will be captured here: F:/Verilog/Math_Project/preject/preject.runs/synth_1/runme.log
launch_runs impl_1
[Mon Oct 16 15:25:02 2017] Launched impl_1...
Run output will be captured here: F:/Verilog/Math_Project/preject/preject.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Oct 16 15:26:11 2017] Launched synth_1...
Run output will be captured here: F:/Verilog/Math_Project/preject/preject.runs/synth_1/runme.log
[Mon Oct 16 15:26:11 2017] Launched impl_1...
Run output will be captured here: F:/Verilog/Math_Project/preject/preject.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/Verilog/Math_Project/preject/preject.runs/impl_1/Main.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
report_drc -name drc_1 -ruledecks {default}
INFO: [DRC 23-27] Running DRC with 2 threads
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:30 ; elapsed = 01:18:06 . Memory (MB): peak = 1177.469 ; gain = 1004.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v:23]
	Parameter OFF bound to: 0 - type: integer 
	Parameter PREPARE bound to: 1 - type: integer 
	Parameter RUN bound to: 2 - type: integer 
	Parameter PAUSE bound to: 3 - type: integer 
	Parameter OVER bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fuzhi' [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v:23]
INFO: [Synth 8-256] done synthesizing module 'fuzhi' (1#1) [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v:23]
INFO: [Synth 8-638] synthesizing module 'FSM_main' [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v:23]
	Parameter OFF bound to: 0 - type: integer 
	Parameter PREPARE bound to: 1 - type: integer 
	Parameter RUN bound to: 2 - type: integer 
	Parameter PAUSE bound to: 3 - type: integer 
	Parameter OVER bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'divider' [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v:23]
	Parameter N bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider' (2#1) [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-638] synthesizing module 'divider_M' [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v:23]
	Parameter M bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider_M' (3#1) [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v:23]
INFO: [Synth 8-638] synthesizing module 'DetecEdge' [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v:23]
INFO: [Synth 8-256] done synthesizing module 'DetecEdge' (4#1) [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v:92]
INFO: [Synth 8-256] done synthesizing module 'FSM_main' (5#1) [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v:23]
INFO: [Synth 8-638] synthesizing module 'pattern_choose' [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v:23]
	Parameter OFF bound to: 0 - type: integer 
	Parameter PREPARE bound to: 1 - type: integer 
	Parameter RUN bound to: 2 - type: integer 
	Parameter PAUSE bound to: 3 - type: integer 
	Parameter OVER bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v:119]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v:203]
INFO: [Synth 8-256] done synthesizing module 'pattern_choose' (6#1) [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v:23]
INFO: [Synth 8-638] synthesizing module 'xianshi' [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v:23]
	Parameter k bound to: 200000 - type: integer 
	Parameter OFF bound to: 0 - type: integer 
	Parameter PREPARE bound to: 1 - type: integer 
	Parameter RUN bound to: 2 - type: integer 
	Parameter PAUSE bound to: 3 - type: integer 
	Parameter OVER bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter' [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v:30]
INFO: [Synth 8-256] done synthesizing module 'counter' (7#1) [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v:61]
INFO: [Synth 8-256] done synthesizing module 'xianshi' (8#1) [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v:23]
INFO: [Synth 8-256] done synthesizing module 'Main' (9#1) [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:31 ; elapsed = 01:18:07 . Memory (MB): peak = 1199.406 ; gain = 1026.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:31 ; elapsed = 01:18:07 . Memory (MB): peak = 1199.406 ; gain = 1026.922
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Verilog/Math_Project/preject/preject.srcs/constrs_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/Verilog/Math_Project/preject/preject.srcs/constrs_1/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1296.945 ; gain = 120.648
ERROR: [Labtools 27-3175] Target jsn-Nexys4DDR-210292746660A is no longer available.
Please use disconnect_hw_server to close the current server connection. Check cable connectivity and that the target board is powered up.
Restart the hw_server application running on host localhost, port 3121 and then use connect_hw_server to re-establish connection to target.
close_hw_target
INFO: [Labtoolstcl 44-464] Closing hw_target localhost/xilinx_tcf/Digilent/210292746660A
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Verilog/Math_Project/preject/preject.srcs/constrs_1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/Verilog/Math_Project/preject/preject.srcs/constrs_1/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DetecEdge
INFO: [VRFC 10-311] analyzing module DetecEdge_0
INFO: [VRFC 10-311] analyzing module DetecEdge_1
INFO: [VRFC 10-311] analyzing module DetecEdge_3
INFO: [VRFC 10-311] analyzing module DetecEdge_4
INFO: [VRFC 10-311] analyzing module DetecEdge_5
INFO: [VRFC 10-311] analyzing module DetecEdge_6
INFO: [VRFC 10-311] analyzing module FSM_main
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module divider_M
INFO: [VRFC 10-311] analyzing module divider_M_2
INFO: [VRFC 10-311] analyzing module fuzhi
INFO: [VRFC 10-311] analyzing module pattern_choose
INFO: [VRFC 10-311] analyzing module xianshi
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 81223f7456fe40ed8848012e7f805683 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_tb_func_synth xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.divider_M_2
Compiling module xil_defaultlib.DetecEdge_3
Compiling module xil_defaultlib.DetecEdge_4
Compiling module xil_defaultlib.DetecEdge_5
Compiling module xil_defaultlib.DetecEdge_6
Compiling module xil_defaultlib.FSM_main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.fuzhi
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.DetecEdge
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_M
Compiling module xil_defaultlib.DetecEdge_0
Compiling module xil_defaultlib.DetecEdge_1
Compiling module xil_defaultlib.pattern_choose
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.xianshi
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/xsim.dir/Main_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/xsim.dir/Main_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 16 16:33:42 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 16 16:33:42 2017...
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1705.391 ; gain = 381.102
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1717.152 ; gain = 420.207
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1717.266 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DetecEdge
INFO: [VRFC 10-311] analyzing module DetecEdge_0
INFO: [VRFC 10-311] analyzing module DetecEdge_1
INFO: [VRFC 10-311] analyzing module DetecEdge_3
INFO: [VRFC 10-311] analyzing module DetecEdge_4
INFO: [VRFC 10-311] analyzing module DetecEdge_5
INFO: [VRFC 10-311] analyzing module DetecEdge_6
INFO: [VRFC 10-311] analyzing module FSM_main
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module divider_M
INFO: [VRFC 10-311] analyzing module divider_M_2
INFO: [VRFC 10-311] analyzing module fuzhi
INFO: [VRFC 10-311] analyzing module pattern_choose
INFO: [VRFC 10-311] analyzing module xianshi
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 81223f7456fe40ed8848012e7f805683 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_tb_func_synth xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.divider_M_2
Compiling module xil_defaultlib.DetecEdge_3
Compiling module xil_defaultlib.DetecEdge_4
Compiling module xil_defaultlib.DetecEdge_5
Compiling module xil_defaultlib.DetecEdge_6
Compiling module xil_defaultlib.FSM_main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.fuzhi
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.DetecEdge
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_M
Compiling module xil_defaultlib.DetecEdge_0
Compiling module xil_defaultlib.DetecEdge_1
Compiling module xil_defaultlib.pattern_choose
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.xianshi
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/xsim.dir/Main_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/xsim.dir/Main_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 16 16:36:50 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 16 16:36:50 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1717.266 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1717.266 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v:1]
[Mon Oct 16 16:39:40 2017] Launched synth_1...
Run output will be captured here: F:/Verilog/Math_Project/preject/preject.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Oct 16 16:40:19 2017] Launched impl_1...
Run output will be captured here: F:/Verilog/Math_Project/preject/preject.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1725.035 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DetecEdge
INFO: [VRFC 10-311] analyzing module DetecEdge_0
INFO: [VRFC 10-311] analyzing module DetecEdge_1
INFO: [VRFC 10-311] analyzing module DetecEdge_3
INFO: [VRFC 10-311] analyzing module DetecEdge_4
INFO: [VRFC 10-311] analyzing module DetecEdge_5
INFO: [VRFC 10-311] analyzing module DetecEdge_6
INFO: [VRFC 10-311] analyzing module FSM_main
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module divider_M
INFO: [VRFC 10-311] analyzing module divider_M_2
INFO: [VRFC 10-311] analyzing module fuzhi
INFO: [VRFC 10-311] analyzing module pattern_choose
INFO: [VRFC 10-311] analyzing module xianshi
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 81223f7456fe40ed8848012e7f805683 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_tb_func_synth xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.divider_M_2
Compiling module xil_defaultlib.DetecEdge_3
Compiling module xil_defaultlib.DetecEdge_4
Compiling module xil_defaultlib.DetecEdge_5
Compiling module xil_defaultlib.DetecEdge_6
Compiling module xil_defaultlib.FSM_main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.fuzhi
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.DetecEdge
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_M
Compiling module xil_defaultlib.DetecEdge_0
Compiling module xil_defaultlib.DetecEdge_1
Compiling module xil_defaultlib.pattern_choose
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.xianshi
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/xsim.dir/Main_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/xsim.dir/Main_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 16 16:42:48 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 16 16:42:48 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1725.035 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1725.035 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v:1]
[Mon Oct 16 16:46:31 2017] Launched synth_1...
Run output will be captured here: F:/Verilog/Math_Project/preject/preject.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Oct 16 16:47:07 2017] Launched impl_1...
Run output will be captured here: F:/Verilog/Math_Project/preject/preject.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Verilog/Math_Project/preject/.Xil/Vivado-11360-DESKTOP-6URJJC5/dcp/Main.xdc]
Finished Parsing XDC File [F:/Verilog/Math_Project/preject/.Xil/Vivado-11360-DESKTOP-6URJJC5/dcp/Main.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1809.430 ; gain = 0.043
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1809.430 ; gain = 0.043
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1870.184 ; gain = 133.629
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1892.449 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DetecEdge
INFO: [VRFC 10-311] analyzing module DetecEdge_0
INFO: [VRFC 10-311] analyzing module DetecEdge_1
INFO: [VRFC 10-311] analyzing module DetecEdge_3
INFO: [VRFC 10-311] analyzing module DetecEdge_4
INFO: [VRFC 10-311] analyzing module DetecEdge_5
INFO: [VRFC 10-311] analyzing module DetecEdge_6
INFO: [VRFC 10-311] analyzing module FSM_main
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module divider_M
INFO: [VRFC 10-311] analyzing module divider_M_2
INFO: [VRFC 10-311] analyzing module fuzhi
INFO: [VRFC 10-311] analyzing module pattern_choose
INFO: [VRFC 10-311] analyzing module xianshi
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 81223f7456fe40ed8848012e7f805683 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_tb_func_synth xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.divider_M_2
Compiling module xil_defaultlib.DetecEdge_3
Compiling module xil_defaultlib.DetecEdge_4
Compiling module xil_defaultlib.DetecEdge_5
Compiling module xil_defaultlib.DetecEdge_6
Compiling module xil_defaultlib.FSM_main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.fuzhi
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.DetecEdge
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_M
Compiling module xil_defaultlib.DetecEdge_0
Compiling module xil_defaultlib.DetecEdge_1
Compiling module xil_defaultlib.pattern_choose
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.xianshi
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/xsim.dir/Main_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/xsim.dir/Main_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 16 16:51:46 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 16 16:51:46 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1892.449 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1892.449 ; gain = 0.000
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing/Main_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing/Main_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing/Main_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing/Main_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing/Main_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DetecEdge
INFO: [VRFC 10-311] analyzing module DetecEdge_0
INFO: [VRFC 10-311] analyzing module DetecEdge_1
INFO: [VRFC 10-311] analyzing module DetecEdge_3
INFO: [VRFC 10-311] analyzing module DetecEdge_4
INFO: [VRFC 10-311] analyzing module DetecEdge_5
INFO: [VRFC 10-311] analyzing module DetecEdge_6
INFO: [VRFC 10-311] analyzing module FSM_main
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module divider_M
INFO: [VRFC 10-311] analyzing module divider_M_2
INFO: [VRFC 10-311] analyzing module fuzhi
INFO: [VRFC 10-311] analyzing module pattern_choose
INFO: [VRFC 10-311] analyzing module xianshi
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 81223f7456fe40ed8848012e7f805683 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Main_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Main_tb_time_impl.sdf", for root module "Main_tb/uf".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Main_tb_time_impl.sdf", for root module "Main_tb/uf".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.divider_M_2
Compiling module xil_defaultlib.DetecEdge_3
Compiling module xil_defaultlib.DetecEdge_4
Compiling module xil_defaultlib.DetecEdge_5
Compiling module xil_defaultlib.DetecEdge_6
Compiling module xil_defaultlib.FSM_main
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.fuzhi
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.DetecEdge
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_M
Compiling module xil_defaultlib.DetecEdge_0
Compiling module xil_defaultlib.DetecEdge_1
Compiling module xil_defaultlib.pattern_choose
Compiling module simprims_ver.sffsrce_fdse
Compiling module simprims_ver.FDSE
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.xianshi
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 5 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_time_impl

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing/xsim.dir/Main_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing/xsim.dir/Main_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 16 16:54:24 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 16 16:54:24 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1892.449 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_time_impl -key {Post-Implementation:sim_1:Timing:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1897.496 ; gain = 5.047
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1955.367 ; gain = 0.000
launch_simulation -mode post-implementation -type timing
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-32] Writing simulation netlist file for design 'impl_1'...
INFO: [USF-XSim-92] write_verilog -mode timesim -nolib -sdf_anno true -force -file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing/Main_tb_time_impl.v"
INFO: [USF-XSim-33] Writing SDF file...
INFO: [USF-XSim-93] write_sdf -mode timesim -process_corner slow -force -file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing/Main_tb_time_impl.sdf"
INFO: [USF-XSim-34] Netlist generated:F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing/Main_tb_time_impl.v
INFO: [USF-XSim-35] SDF generated:F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing/Main_tb_time_impl.sdf
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing/Main_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DetecEdge
INFO: [VRFC 10-311] analyzing module DetecEdge_0
INFO: [VRFC 10-311] analyzing module DetecEdge_1
INFO: [VRFC 10-311] analyzing module DetecEdge_3
INFO: [VRFC 10-311] analyzing module DetecEdge_4
INFO: [VRFC 10-311] analyzing module DetecEdge_5
INFO: [VRFC 10-311] analyzing module DetecEdge_6
INFO: [VRFC 10-311] analyzing module FSM_main
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module divider_M
INFO: [VRFC 10-311] analyzing module divider_M_2
INFO: [VRFC 10-311] analyzing module fuzhi
INFO: [VRFC 10-311] analyzing module pattern_choose
INFO: [VRFC 10-311] analyzing module xianshi
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 81223f7456fe40ed8848012e7f805683 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Main_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Main_tb_time_impl.sdf", for root module "Main_tb/uf".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Main_tb_time_impl.sdf", for root module "Main_tb/uf".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut3_mux4
Compiling module simprims_ver.x_lut3_mux4_reduced_0
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.sffsrce_fdre
Compiling module simprims_ver.FDRE
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.divider_M_2
Compiling module xil_defaultlib.DetecEdge_3
Compiling module xil_defaultlib.DetecEdge_4
Compiling module xil_defaultlib.DetecEdge_5
Compiling module xil_defaultlib.DetecEdge_6
Compiling module xil_defaultlib.FSM_main
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.fuzhi
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.DetecEdge
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_M
Compiling module xil_defaultlib.DetecEdge_0
Compiling module xil_defaultlib.DetecEdge_1
Compiling module xil_defaultlib.pattern_choose
Compiling module simprims_ver.sffsrce_fdse
Compiling module simprims_ver.FDSE
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.xianshi
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 5 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_time_impl

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing/xsim.dir/Main_tb_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing/xsim.dir/Main_tb_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 16 16:56:05 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 16 16:56:05 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1955.367 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_time_impl -key {Post-Implementation:sim_1:Timing:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1955.367 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DetecEdge
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_M
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fuzhi
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern_choose
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xianshi
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_main
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 81223f7456fe40ed8848012e7f805683 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fuzhi
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_M
Compiling module xil_defaultlib.DetecEdge
Compiling module xil_defaultlib.FSM_main
Compiling module xil_defaultlib.pattern_choose
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.xianshi
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/Verilog/Math_Project/preject/preject.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 16 16:58:12 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 16 16:58:12 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1996.137 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1996.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1996.137 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DetecEdge
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_M
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fuzhi
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern_choose
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xianshi
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_main
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 81223f7456fe40ed8848012e7f805683 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_tb_behav xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fuzhi
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_M
Compiling module xil_defaultlib.DetecEdge
Compiling module xil_defaultlib.FSM_main
Compiling module xil_defaultlib.pattern_choose
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.xianshi
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/Verilog/Math_Project/preject/preject.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/behav/xsim.dir/Main_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 16 17:00:52 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 16 17:00:52 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1996.137 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_behav -key {Behavioral:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1996.137 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/FSM_main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/Main.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/divider_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/edge.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/fuzhi.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/pattern_choose.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v" into library work [F:/Verilog/Math_Project/preject/preject.srcs/sources_1/new/xianshi.v:1]
[Mon Oct 16 17:14:34 2017] Launched synth_1...
Run output will be captured here: F:/Verilog/Math_Project/preject/preject.runs/synth_1/runme.log
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Oct 16 17:20:25 2017] Launched impl_1...
Run output will be captured here: F:/Verilog/Math_Project/preject/preject.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2000.195 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
WARNING: [Vivado 12-3661] Failed to remove file:F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/simulate.log
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DetecEdge
INFO: [VRFC 10-311] analyzing module DetecEdge_0
INFO: [VRFC 10-311] analyzing module DetecEdge_1
INFO: [VRFC 10-311] analyzing module DetecEdge_3
INFO: [VRFC 10-311] analyzing module DetecEdge_4
INFO: [VRFC 10-311] analyzing module DetecEdge_5
INFO: [VRFC 10-311] analyzing module DetecEdge_6
INFO: [VRFC 10-311] analyzing module FSM_main
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module divider_M
INFO: [VRFC 10-311] analyzing module divider_M_2
INFO: [VRFC 10-311] analyzing module fuzhi
INFO: [VRFC 10-311] analyzing module pattern_choose
INFO: [VRFC 10-311] analyzing module xianshi
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 81223f7456fe40ed8848012e7f805683 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_tb_func_synth xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.divider_M_2
Compiling module xil_defaultlib.DetecEdge_3
Compiling module xil_defaultlib.DetecEdge_4
Compiling module xil_defaultlib.DetecEdge_5
Compiling module xil_defaultlib.DetecEdge_6
Compiling module xil_defaultlib.FSM_main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.fuzhi
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.DetecEdge
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_M
Compiling module xil_defaultlib.DetecEdge_0
Compiling module xil_defaultlib.DetecEdge_1
Compiling module xil_defaultlib.pattern_choose
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.xianshi
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/xsim.dir/Main_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/xsim.dir/Main_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 16 17:21:54 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 16 17:21:54 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2000.195 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2000.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2000.195 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
WARNING: [Vivado 12-3661] Failed to remove file:F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/simulate.log
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DetecEdge
INFO: [VRFC 10-311] analyzing module DetecEdge_0
INFO: [VRFC 10-311] analyzing module DetecEdge_1
INFO: [VRFC 10-311] analyzing module DetecEdge_3
INFO: [VRFC 10-311] analyzing module DetecEdge_4
INFO: [VRFC 10-311] analyzing module DetecEdge_5
INFO: [VRFC 10-311] analyzing module DetecEdge_6
INFO: [VRFC 10-311] analyzing module FSM_main
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module divider_M
INFO: [VRFC 10-311] analyzing module divider_M_2
INFO: [VRFC 10-311] analyzing module fuzhi
INFO: [VRFC 10-311] analyzing module pattern_choose
INFO: [VRFC 10-311] analyzing module xianshi
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 81223f7456fe40ed8848012e7f805683 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_tb_func_synth xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.divider_M_2
Compiling module xil_defaultlib.DetecEdge_3
Compiling module xil_defaultlib.DetecEdge_4
Compiling module xil_defaultlib.DetecEdge_5
Compiling module xil_defaultlib.DetecEdge_6
Compiling module xil_defaultlib.FSM_main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.fuzhi
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.DetecEdge
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_M
Compiling module xil_defaultlib.DetecEdge_0
Compiling module xil_defaultlib.DetecEdge_1
Compiling module xil_defaultlib.pattern_choose
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.xianshi
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/xsim.dir/Main_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/xsim.dir/Main_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 16 17:25:15 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 16 17:25:15 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2000.195 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2000.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2000.195 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
WARNING: [Vivado 12-3661] Failed to remove file:F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/simulate.log
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DetecEdge
INFO: [VRFC 10-311] analyzing module DetecEdge_0
INFO: [VRFC 10-311] analyzing module DetecEdge_1
INFO: [VRFC 10-311] analyzing module DetecEdge_3
INFO: [VRFC 10-311] analyzing module DetecEdge_4
INFO: [VRFC 10-311] analyzing module DetecEdge_5
INFO: [VRFC 10-311] analyzing module DetecEdge_6
INFO: [VRFC 10-311] analyzing module FSM_main
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module divider_M
INFO: [VRFC 10-311] analyzing module divider_M_2
INFO: [VRFC 10-311] analyzing module fuzhi
INFO: [VRFC 10-311] analyzing module pattern_choose
INFO: [VRFC 10-311] analyzing module xianshi
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 81223f7456fe40ed8848012e7f805683 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_tb_func_synth xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.divider_M_2
Compiling module xil_defaultlib.DetecEdge_3
Compiling module xil_defaultlib.DetecEdge_4
Compiling module xil_defaultlib.DetecEdge_5
Compiling module xil_defaultlib.DetecEdge_6
Compiling module xil_defaultlib.FSM_main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.fuzhi
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.DetecEdge
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_M
Compiling module xil_defaultlib.DetecEdge_0
Compiling module xil_defaultlib.DetecEdge_1
Compiling module xil_defaultlib.pattern_choose
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.xianshi
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/xsim.dir/Main_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/xsim.dir/Main_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 16 17:26:17 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 16 17:26:17 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2000.195 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2000.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2000.195 ; gain = 0.000
launch_simulation -mode post-synthesis -type functional
WARNING: [Vivado 12-3661] Failed to remove file:F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.wdb
WARNING: [Vivado 12-3661] Failed to remove file:F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/simulate.log
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-29] Writing simulation netlist file for design 'synth_1'...
INFO: [USF-XSim-90] write_verilog -mode funcsim -nolib -force -file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v"
INFO: [USF-XSim-34] Netlist generated:F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v
INFO: [USF-XSim-37] Inspecting design source files for 'Main_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj Main_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/Main_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DetecEdge
INFO: [VRFC 10-311] analyzing module DetecEdge_0
INFO: [VRFC 10-311] analyzing module DetecEdge_1
INFO: [VRFC 10-311] analyzing module DetecEdge_3
INFO: [VRFC 10-311] analyzing module DetecEdge_4
INFO: [VRFC 10-311] analyzing module DetecEdge_5
INFO: [VRFC 10-311] analyzing module DetecEdge_6
INFO: [VRFC 10-311] analyzing module FSM_main
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module divider_M
INFO: [VRFC 10-311] analyzing module divider_M_2
INFO: [VRFC 10-311] analyzing module fuzhi
INFO: [VRFC 10-311] analyzing module pattern_choose
INFO: [VRFC 10-311] analyzing module xianshi
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/glbl.v:6]
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 81223f7456fe40ed8848012e7f805683 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Main_tb_func_synth xil_defaultlib.Main_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.divider_M_2
Compiling module xil_defaultlib.DetecEdge_3
Compiling module xil_defaultlib.DetecEdge_4
Compiling module xil_defaultlib.DetecEdge_5
Compiling module xil_defaultlib.DetecEdge_6
Compiling module xil_defaultlib.FSM_main
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.fuzhi
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.DetecEdge
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_M
Compiling module xil_defaultlib.DetecEdge_0
Compiling module xil_defaultlib.DetecEdge_1
Compiling module xil_defaultlib.pattern_choose
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.xianshi
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot Main_tb_func_synth

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/xsim.dir/Main_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func/xsim.dir/Main_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Oct 16 17:28:43 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 16 17:28:43 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2000.195 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Verilog/Math_Project/preject/preject.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_tb_func_synth -key {Post-Synthesis:sim_1:Functional:Main_tb} -tclbatch {Main_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source Main_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2000.195 ; gain = 0.000
close_sim
