<!--Copyright (C) 2022, Advanced Micro Devices, Inc. All rights reserved.-->
<!--SPDX-License-Identifier: MIT-->

<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>dma_hls</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>axis_in</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_in_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_in_TKEEP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_in_TLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_in_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_in_TREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_in_TUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDEST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_in_TDEST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_in_TID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.axis_in" xilinx:dependency="$USE_DMA = 1">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_out</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_TDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_TKEEP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_TLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_TVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_TREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_TUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDEST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_TDEST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_out_TID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.axis_out" xilinx:dependency="$USE_DMA = 1">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axi_gmem</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="m_axi_gmem"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_AWID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_AWLEN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_AWSIZE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_AWBURST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_AWLOCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_AWCACHE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_AWPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_AWREGION</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_AWQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_AWUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_WID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_WLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_BID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_BUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_ARID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_ARLEN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_ARSIZE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_ARBURST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_ARLOCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_ARCACHE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_ARPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_ARREGION</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_ARQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_ARUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_RID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_RLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_gmem_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_control</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axi_control"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_control_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.s_axi_control" xilinx:dependency="$USE_DMA = 1">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ap_rst_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ap_rst_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AP_RST_N.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ap_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ap_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AP_CLK.ASSOCIATED_RESET">ap_rst_n</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AP_CLK.ASSOCIATED_BUSIF">axis_in:axis_out:m_axi_gmem:s_axi_control:s_axi_gmem</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_gmem</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axi_gmem"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_AWID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_AWLEN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_AWSIZE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_AWBURST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_AWLOCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_AWCACHE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_AWPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_AWREGION</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_AWQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_AWUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_WID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_WLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_BID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_BUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_ARID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_ARLEN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_ARSIZE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_ARBURST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_ARLOCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_ARCACHE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_ARPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_ARREGION</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_ARQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_ARUSER</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_RID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_RLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_gmem_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.s_axi_gmem" xilinx:dependency="$USE_DMA = 0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>m_axi_gmem</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">16777216T</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="user">128</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s_axi_control</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">65536</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
    <spirit:memoryMap>
      <spirit:name>s_axi_gmem</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">16777216T</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="user">128</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>dma_hls</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_user_org_user_s2mm_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_user_org_user_mm2s_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f471915e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>dma_hls</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_user_org_user_s2mm_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_user_org_user_mm2s_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f471915e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e8a13b29</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e232cd51</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ap_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ap_rst_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_AWID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_AWLEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_AWSIZE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_AWBURST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_AWLOCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_AWCACHE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_AWPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_AWQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_AWREGION</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_AWUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_WLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_WID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_ARID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_ARLEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_ARSIZE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_ARBURST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_ARLOCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_ARCACHE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_ARPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_ARQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_ARREGION</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_ARUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_RLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_RID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_BID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_gmem_BUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_in_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_in_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_in_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_in_TKEEP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_in_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_in_TUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_in_TID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_in_TDEST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_TDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_TVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_TREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_TKEEP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_TLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_TUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_TID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_out_TDEST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">16</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">16</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_control_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_AWID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_AWLEN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_AWSIZE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_AWBURST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_AWLOCK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_AWCACHE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">3</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_AWPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_AWQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_AWREGION</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_AWUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_WLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_WID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_ARID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_ARLEN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_ARSIZE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_ARBURST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_ARLOCK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_ARCACHE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">3</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_ARPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_ARQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_ARREGION</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_ARUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_RLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_RID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_BID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_gmem_BUSER</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ap_done_s2mm</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.ap_done_s2mm" xilinx:dependency="$USE_DMA = 1">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>ap_done_mm2s</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.ap_done_mm2s" xilinx:dependency="$USE_DMA = 1">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>interrupt_s2mm</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.interrupt_s2mm" xilinx:dependency="$USE_DMA = 1">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>interrupt_mm2s</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.interrupt_mm2s" xilinx:dependency="$USE_DMA = 1">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>USE_DMA</spirit:name>
        <spirit:displayName>Use Dma</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.USE_DMA">true</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/s2mm_0/s2mm_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_use_dma.s2mm_0_inst/s2mm_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mm2s_0/mm2s_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_use_dma.mm2s_0_inst/mm2s_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axilite_ic.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dma_hls.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_59a45a37</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_user_org_user_s2mm_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="user.org" xilinx:library="user" xilinx:name="s2mm" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_user_org_user_mm2s_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="user.org" xilinx:library="user" xilinx:name="mm2s" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/s2mm_0/s2mm_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_use_dma.s2mm_0_inst/s2mm_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mm2s_0/mm2s_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_use_dma.mm2s_0_inst/mm2s_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axilite_ic.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dma_hls.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_user_org_user_s2mm_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="user.org" xilinx:library="user" xilinx:name="s2mm" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_user_org_user_mm2s_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="user.org" xilinx:library="user" xilinx:name="mm2s" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/dma_hls_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e8a13b29</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>dma_hls_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">dma_hls_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USE_DMA</spirit:name>
      <spirit:displayName>Use Dma</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.USE_DMA">true</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>HLS DMA</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>19</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-03-24T11:48:10Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ad28a8_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b58590a_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af3c9dc_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e580a22_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3618a70c_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bba04df_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5569e009_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b7289_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61a5a8e9_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3919e5fb_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128cb88b_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb3ae3b_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9bd005e_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c035e9_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107c5fc7_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76803dd9_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28da58b9_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dce6a77_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b443fa_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e02a6_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6335914_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3250f999_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e38cd70_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196783e3_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752f0596_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60772dfa_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@540d27e2_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190544a1_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5d9580_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773dd861_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca68d0e_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12dc5320_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569616da_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@488e0b68_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee12a01_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3098f2a_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab9c89f_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661619d2_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ffdec24_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a527d5_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea810db_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc221ae_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f76dfc5_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a834fed_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee099ab_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68bbcb60_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531fce0_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f96dc_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ba6e16_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dccea62_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af3661d_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a82ad9_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5536fd4e_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b7d240_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/openacap/zu+/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a526949_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69cadf62_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b7d568_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692db75d_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17242e12_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35236864_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1691675_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5094c836_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b20423c_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ffd576_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3494b32f_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d54476c_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1567f85d_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4365d50d_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cee0248_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7176ff_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bef04b_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4127a2_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb7d2db_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b46a0e4_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2590a7e7_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c84eab4_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c378ecc_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a98a4a5_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d6df8b2_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37e7edef_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4e9390_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c86185d_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e52f59_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61297529_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b84b06d_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b6f7250_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566406d3_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41667922_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fd56b9_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@449a2d0_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@281fcffc_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a834c1_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5256bf91_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d8fefc_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12878839_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7555ca2c_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b85c173_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775ab79a_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d6cec31_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c53a325_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507d221f_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6555f0_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51fcfaef_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b5d847_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798ea773_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3554359d_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e22c2fe_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f792686_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b314b1_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e89e8a5_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dde4924_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62611af1_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc300c0_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac4db5a_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f662c5e_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737cc8fd_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1ebafa_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a468dad_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37cc0c23_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614dd845_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c5bc355_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9754d7f_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c53d8b_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71cfabf2_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a64044b_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a72838b_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e59ce12_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279ce60d_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4154cd5d_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f9daf4_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd7ef59_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@619169fe_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e52aa7_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46687d32_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b26b1fa_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111c60c_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d03735_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db4faef_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3ae50b_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad61b0a_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3907dd56_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1841d480_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1adc70_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a8bff7_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4052a894_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@471b36c5_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e30703e_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21fab55d_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be197d1_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73cff3b1_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d0eaf4_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a971170_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31762852_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e051486_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20dff28_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bdd7da3_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6383e2b6_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6280a113_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5419e0af_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e72e35e_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5013e48f_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6144cea5_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220187fc_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2686273f_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e69a2e_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a72d64_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e259d0d_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7487867b_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37139fe4_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57684c54_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b7bcff_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35019371_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4a2155_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348664ba_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f7f715_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b9001cb_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26c91d6_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af0ee2_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce4d10c_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8a105c_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7df880_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b799af_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dffeb24_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aade231_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57539bb9_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747e34ab_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16197011_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b285cf6_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a325843_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670c57aa_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231eab53_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c97c3d1_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f89ae4b_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@144883f7_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6523b3b9_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6659d6_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b8abdc_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d276af_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376a85e0_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637a9eb9_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168c3553_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e2c37d_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a08624c_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ecec88_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c31b2e_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8775401_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@619e11ad_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21673e3c_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9a718b_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47098233_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c27c963_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7e9b64_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532289ea_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d22c9b7_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff0ecbd_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f4ea37_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7c99c8_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15616d30_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b9a266_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1af196_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f0c8d1_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca26b8c_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a742b7e_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc3efc3_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6653e7_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45326eea_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a5ac59_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d11442_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418c7345_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6721dcb3_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6142da7e_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9eb346_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97ad3aa_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c2b203_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4385c421_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ef1c8b_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188c72b8_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576bda12_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c6767a_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1091e183_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3046bfbd_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22486ea1_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de0ee20_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c080aa_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd70b06_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b345b1e_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b392ccb_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3042b8df_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c721f78_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60127aba_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap_4/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c73510_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e7c1697_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ffba0c3_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e03636_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cb43068_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1075f90b_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ed493fd_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@429774b9_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a7a8f3_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f96c20_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac67d29_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/openacap/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d7ae88b_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/24mar_2/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@84b7d38_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/24mar_2/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62050ac1_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/24mar_2/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d863a2d_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/24mar_2/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57d41095_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/24mar_2/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1eda71b4_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/24mar_2/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5156e687_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/24mar_2/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@393dffa0_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/24mar_2/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e64be95_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/24mar_2/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24b746a4_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/24mar_2/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f4df895_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/24mar_2/zu/ip_repo/dma_hls</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35d70d_ARCHIVE_LOCATION">/group/siv_proto3/work/everest/vijc/git_repo/24mar_2/zu/ip_repo/dma_hls</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1.0</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="e6dfe4c5"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="ea6b6658"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="4e8d11b6"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9e131634"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="60d9712e"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="1b0b7a42"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="caa6f988"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
