{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634159893457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634159893469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 05:18:13 2021 " "Processing started: Thu Oct 14 05:18:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634159893469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1634159893469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc eightBitProcessor -c eightBitProcessor " "Command: quartus_drc eightBitProcessor -c eightBitProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1634159893469 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1634159895171 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "eightBitProcessor.sdc " "Synopsys Design Constraints File file not found: 'eightBitProcessor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1634159895291 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1634159895292 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1634159895296 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1634159895296 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 1 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 1 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Clk~inputclkctrl " "Node  \"Clk~inputclkctrl\"" {  } { { "lib/Processor.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Processor.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895316 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1634159895316 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Clk~inputclkctrl " "Node  \"Clk~inputclkctrl\"" {  } { { "lib/Processor.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Processor.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " sync:button_sync\[3\]\|q " "Node  \"sync:button_sync\[3\]\|q\"" {  } { { "lib/Synchronizers.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Synchronizers.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " control:control_unit\|curr_state.A " "Node  \"control:control_unit\|curr_state.A\"" {  } { { "lib/Control.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Control.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " sync:button_sync\[1\]\|q " "Node  \"sync:button_sync\[1\]\|q\"" {  } { { "lib/Synchronizers.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Synchronizers.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\] " "Node  \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[0\]\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\] " "Node  \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[0\]\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[7\] " "Node  \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[7\]\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " sync:button_sync\[2\]\|q " "Node  \"sync:button_sync\[2\]\|q\"" {  } { { "lib/Synchronizers.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Synchronizers.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[7\] " "Node  \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[7\]\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[4\] " "Node  \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[4\]\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[3\] " "Node  \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[3\]\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\] " "Node  \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\]\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[4\] " "Node  \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[4\]\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[5\] " "Node  \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[5\]\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[2\] " "Node  \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[2\]\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[1\] " "Node  \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[1\]\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[3\] " "Node  \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[3\]\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[5\] " "Node  \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[5\]\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\] " "Node  \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\]\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[6\] " "Node  \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[6\]\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[1\] " "Node  \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[1\]\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\]~1 " "Node  \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out\[2\]~1\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\]~1 " "Node  \"register_unit:reg_unit\|reg_8:reg_B\|Data_Out\[6\]~1\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " control:control_unit\|curr_state.F " "Node  \"control:control_unit\|curr_state.F\"" {  } { { "lib/Control.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Control.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_A\|Data_Out~9 " "Node  \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out~9\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " sync:R_sync\[1\]\|q " "Node  \"sync:R_sync\[1\]\|q\"" {  } { { "lib/Synchronizers.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Synchronizers.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " sync:button_sync\[0\]\|q " "Node  \"sync:button_sync\[0\]\|q\"" {  } { { "lib/Synchronizers.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Synchronizers.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " sync:R_sync\[0\]\|q " "Node  \"sync:R_sync\[0\]\|q\"" {  } { { "lib/Synchronizers.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Synchronizers.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " sync:Din_sync\[4\]\|q " "Node  \"sync:Din_sync\[4\]\|q\"" {  } { { "lib/Synchronizers.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Synchronizers.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_NODES_INFO" " register_unit:reg_unit\|reg_8:reg_A\|Data_Out~10 " "Node  \"register_unit:reg_unit\|reg_8:reg_A\|Data_Out~10\"" {  } { { "lib/Reg_4.sv" "" { Text "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/lib/Reg_4.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/home/Documents/University/Lessons/ECE_385/LAB/Lab4/lab_pt1_8BitProcessor/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1634159895323 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1634159895323 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1634159895323 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "51 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 51 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1634159895330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634159895382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 05:18:15 2021 " "Processing ended: Thu Oct 14 05:18:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634159895382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634159895382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634159895382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1634159895382 ""}
