
                                    ZeBu (R)
                                   zTopBuild

            Version S-2021.09-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zTopBuild zTopBuild.tcl 

# start time is Wed May 14 18:58:15 2025




# Build Date : May  7 2024 - 21:40:17
# ---------------------------System Context--------------------------- 
# Cpu        20 x bogomips - 4800.11 Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz
#            Load: 2.48 4.14 4.99 5/901 805462
#            Hostname: vgzeburtdc257   OS: Linux 4.18.0-425.3.1.el8.x86_64
# Memory     Total: 257566 MB Free: 209633 MB
#            Swap space: 1023 MB Free Swap space: 0 MB
#            VmSize: 382 MB VmPeak: 382 MB
# Disk Space Total: 5000 GB Available: 553 GB Used: 4447 GB
#            Free inodes: 11741568
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            unlimited            unlimited            bytes     
# -------------------------------------------------------------------- 


#   step OPTIONSDB : Started reading options db ./options.db
#   step OPTIONSDB : Default value() overwritten with post_routing_basic for zopt
#   step OPTIONSDB : Completed reading options db ./options.db
### warning in OPTIONSDB [OPTDB01] : Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.
#   step OPTIONSDB : Default value(false) overwritten with true for ztdb_rb_api
#   step ENV.VAR : LM_LICENSE_FILE=26585@us01genlic:26585@us01snpslmd1
#   step ENV.VAR : SNPSLMD_LICENSE_FILE=26585@us01genlic:26585@us01snpslmd1
#   step ENV.VAR : VCS_HOME=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64
#   step ENV.VAR : VERDI_HOME=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10
#   step ENV.VAR : ZEBU_ACTIVATE_EMU_QUEUE=TRUE
#   step ENV.VAR : ZEBU_DEBUG_DYN_GRAPH_LOADING=1
#   step ENV.VAR : ZEBU_DEBUG_USE_AUTO_ZXF=1
#   step ENV.VAR : ZEBU_DEBUG_USE_DFS=1
#   step ENV.VAR : ZEBU_DEBUG_USE_SIMZILLA=1
#   step ENV.VAR : ZEBU_DRIVER_PATH=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/drivers
#   step ENV.VAR : ZEBU_ENABLE_DDR_DMA=true
#   step ENV.VAR : ZEBU_ENABLE_NEW_ZTDB_RB=1
#   step ENV.VAR : ZEBU_IP_ROOT=/global/apps/zebu_vs_2023.03-SP1/
#   step ENV.VAR : ZEBU_ROOT=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64
#   step ENV.VAR : ZEBU_SA_ROOT=/remote/vginterfaces1/zebu_sa/ZebuSaRoot_Q-2020.03
#   step ENV.VAR : ZEBU_SERIALIZED_ZFPGATIMING_BACK_ANNOTATION=1
#   step ENV.VAR : ZEBU_SIMZILLA_VIRTUAL_SLICING=1
#   step ENV.VAR : ZEBU_SYSTEM_DIR=/remote/vginterfaces1/zebu_system_dir/CONFIG.TD/ZSE/zs5_4s.zs_0170
#   step ENV.VAR : ZEBU_XIL=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/ise/ISE_DS
#   step ENV.VAR : ZEBU_XIL_VIVADO=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado/
#   step ENV.VAR : ZEBU_XIL_VIVADO_FRACTAL=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_fractal/
#   step ENV.VAR : ZEBU_XIL_VIVADO_P2=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p2/
#   step ENV.VAR : ZEBU_XIL_VIVADO_P4=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/
#   step TOE : set_app_var NULL
### warning in data_localization [ZTCL0144W] : Option 'html_report' is registered several times in command 'data_localization'
### warning in data_localization [ZTCL0144W] : Option 'high_effort' is registered several times in command 'data_localization'
### warning in !dump_netlist [ZTCL0144W] : Option 'low_power' is registered several times in command '!dump_netlist'
### warning in !dump_netlist [ZTCL0144W] : Option 'sorting_cells' is registered several times in command '!dump_netlist'
### warning in !dump_netlist [ZTCL0144W] : Option 'sorting_cells' is registered several times in command '!dump_netlist'
### warning in !dump_netlist [ZTCL0144W] : Option 'system_cell_localization' is registered several times in command '!dump_netlist'
### warning in !dump_netlist [ZTCL0144W] : Option 'statistics' is registered several times in command '!dump_netlist'
### warning in !dump_netlist [ZTCL0144W] : Option 'sorting_cells' is registered several times in command '!dump_netlist'
### warning in dump_checkpoint [ZTCL0144W] : Option 'low_power' is registered several times in command 'dump_checkpoint'
### warning in dump_checkpoint [ZTCL0144W] : Option 'sorting_cells' is registered several times in command 'dump_checkpoint'
### warning in dump_checkpoint [ZTCL0144W] : Option 'sorting_cells' is registered several times in command 'dump_checkpoint'
### warning in dump_checkpoint [ZTCL0144W] : Option 'system_cell_localization' is registered several times in command 'dump_checkpoint'
### warning in dump_checkpoint [ZTCL0144W] : Option 'statistics' is registered several times in command 'dump_checkpoint'
### warning in dump_checkpoint [ZTCL0144W] : Option 'sorting_cells' is registered several times in command 'dump_checkpoint'
### warning in dump_checkpoint [ZTCL0144W] : Option 'hydra_conversion' is registered several times in command 'dump_checkpoint'
### warning in dump_checkpoint [ZTCL0144W] : Option 'observerinserter_step' is registered several times in command 'dump_checkpoint'
### warning in dump_checkpoint [ZTCL0144W] : Option 'userip_insert_readback_probes' is registered several times in command 'dump_checkpoint'
### warning in dump_checkpoint [ZTCL0144W] : Option 'clockdeclaration_step' is registered several times in command 'dump_checkpoint'
### warning in dump_checkpoint [ZTCL0144W] : Option 'sdcconstraintreader_step' is registered several times in command 'dump_checkpoint'
### warning in dump_checkpoint [ZTCL0144W] : Reached max count for message, next warning of this id won't be displayed.
data_localization -core_strategy NO -fpga_strategy NO
vectorize -enable yes
wire_resolution_defaults -conflict wand -tristate pullup -undriven 0
set_config -relocate=yes
set_tranif -optimize_false_path yes -simplify_tranif_sccs no -multidriver_logic_sharing 0 -dominant_driver_optimization no
winding_path optimize_laces -mode=manual -depth=1 -max_cut=1
winding_path_zcore optimize_laces -mode=manual -depth=1 -max_cut=1
zoffline_debug -enable no
set_dump_var -filename dumpvars.db
loop report -limit 10000 -async -explore_clock_tree
cluster set -lut_weighting_default  1 0  2 1 3 1 4 1 5 1 6 1 
config_upf -use_rtlname yes -hier_sep / -firmware_lib zse_hw_zTop.edf.gz
dump_memory -merged -report_details stability
cluster accept_overflow -lut=5 -reg=5 -dsp=0 -bram=5 -qiwc_bit=5 -uram 5 -fwc_ip=5
cluster set -max_fill_fwc_ip 80
cluster set -max_fill_sabre_pi_bit 100
cluster set -max_fill_sabre_ff_bit 50
set_force_assign -value_1_on_vector warning
#   step set_force_assign : Please note that netlist editing commands like 'set_force_assign' in the advanced script will be executed before any command in the edit-netlist script.
set_dpi_simplification -enable yes
read_edif ../design/fs_macros.edf
read_edif ../design/synth_Default_RTL_Group/edif/DWbb_bcm21_0000/DWbb_bcm21_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/DWbb_bcm21_atv_0000/DWbb_bcm21_atv_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/DWbb_bcm21_atv_0001/DWbb_bcm21_atv_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/DWbb_bcm99/DWbb_bcm99.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_0/ZebuClockDetectFront_0.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_1/ZebuClockDetectFront_1.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_10/ZebuClockDetectFront_10.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_100/ZebuClockDetectFront_100.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_101/ZebuClockDetectFront_101.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_102/ZebuClockDetectFront_102.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_103/ZebuClockDetectFront_103.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_104/ZebuClockDetectFront_104.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_105/ZebuClockDetectFront_105.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_106/ZebuClockDetectFront_106.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_107/ZebuClockDetectFront_107.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_11/ZebuClockDetectFront_11.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_12/ZebuClockDetectFront_12.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_13/ZebuClockDetectFront_13.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_14/ZebuClockDetectFront_14.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_15/ZebuClockDetectFront_15.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_16/ZebuClockDetectFront_16.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_17/ZebuClockDetectFront_17.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_18/ZebuClockDetectFront_18.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_19/ZebuClockDetectFront_19.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_2/ZebuClockDetectFront_2.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_20/ZebuClockDetectFront_20.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_21/ZebuClockDetectFront_21.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_22/ZebuClockDetectFront_22.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_23/ZebuClockDetectFront_23.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_24/ZebuClockDetectFront_24.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_25/ZebuClockDetectFront_25.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_26/ZebuClockDetectFront_26.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_27/ZebuClockDetectFront_27.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_28/ZebuClockDetectFront_28.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_29/ZebuClockDetectFront_29.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_3/ZebuClockDetectFront_3.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_30/ZebuClockDetectFront_30.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_31/ZebuClockDetectFront_31.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_32/ZebuClockDetectFront_32.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_33/ZebuClockDetectFront_33.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_34/ZebuClockDetectFront_34.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_35/ZebuClockDetectFront_35.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_36/ZebuClockDetectFront_36.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_37/ZebuClockDetectFront_37.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_38/ZebuClockDetectFront_38.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_39/ZebuClockDetectFront_39.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_4/ZebuClockDetectFront_4.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_40/ZebuClockDetectFront_40.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_41/ZebuClockDetectFront_41.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_42/ZebuClockDetectFront_42.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_43/ZebuClockDetectFront_43.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_44/ZebuClockDetectFront_44.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_45/ZebuClockDetectFront_45.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_46/ZebuClockDetectFront_46.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_47/ZebuClockDetectFront_47.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_48/ZebuClockDetectFront_48.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_49/ZebuClockDetectFront_49.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_5/ZebuClockDetectFront_5.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_50/ZebuClockDetectFront_50.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_51/ZebuClockDetectFront_51.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_52/ZebuClockDetectFront_52.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_53/ZebuClockDetectFront_53.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_54/ZebuClockDetectFront_54.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_55/ZebuClockDetectFront_55.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_56/ZebuClockDetectFront_56.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_57/ZebuClockDetectFront_57.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_58/ZebuClockDetectFront_58.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_59/ZebuClockDetectFront_59.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_6/ZebuClockDetectFront_6.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_60/ZebuClockDetectFront_60.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_61/ZebuClockDetectFront_61.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_62/ZebuClockDetectFront_62.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_63/ZebuClockDetectFront_63.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_64/ZebuClockDetectFront_64.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_65/ZebuClockDetectFront_65.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_66/ZebuClockDetectFront_66.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_67/ZebuClockDetectFront_67.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_68/ZebuClockDetectFront_68.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_69/ZebuClockDetectFront_69.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_7/ZebuClockDetectFront_7.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_70/ZebuClockDetectFront_70.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_71/ZebuClockDetectFront_71.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_72/ZebuClockDetectFront_72.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_73/ZebuClockDetectFront_73.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_74/ZebuClockDetectFront_74.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_75/ZebuClockDetectFront_75.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_76/ZebuClockDetectFront_76.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_77/ZebuClockDetectFront_77.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_78/ZebuClockDetectFront_78.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_79/ZebuClockDetectFront_79.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_8/ZebuClockDetectFront_8.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_80/ZebuClockDetectFront_80.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_81/ZebuClockDetectFront_81.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_82/ZebuClockDetectFront_82.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_83/ZebuClockDetectFront_83.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_84/ZebuClockDetectFront_84.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_85/ZebuClockDetectFront_85.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_86/ZebuClockDetectFront_86.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_87/ZebuClockDetectFront_87.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_88/ZebuClockDetectFront_88.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_89/ZebuClockDetectFront_89.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_9/ZebuClockDetectFront_9.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_90/ZebuClockDetectFront_90.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_91/ZebuClockDetectFront_91.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_92/ZebuClockDetectFront_92.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_93/ZebuClockDetectFront_93.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_94/ZebuClockDetectFront_94.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_95/ZebuClockDetectFront_95.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_96/ZebuClockDetectFront_96.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_97/ZebuClockDetectFront_97.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_98/ZebuClockDetectFront_98.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ZebuClockDetectFront_99/ZebuClockDetectFront_99.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_bus_switch/alb_mss_bus_switch.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_clkctrl/alb_mss_clkctrl.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_clkctrl_clken_gen/alb_mss_clkctrl_clken_gen.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_clkctrl_clkgate/alb_mss_clkctrl_clkgate.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_clkctrl_clkgen/alb_mss_clkctrl_clkgen.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_clkctrl_ratio_calc/alb_mss_clkctrl_ratio_calc.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_dummy_slave/alb_mss_dummy_slave.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_ext_stub/alb_mss_ext_stub.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab/alb_mss_fab.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ahbl2ibp_0000/alb_mss_fab_ahbl2ibp_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_axi2ibp_0000/alb_mss_fab_axi2ibp_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_axi2ibp_0001/alb_mss_fab_axi2ibp_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_axi2ibp_rrobin/alb_mss_fab_axi2ibp_rrobin.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_bus_lat_0000/alb_mss_fab_bus_lat_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_bus_lat_0000_0000/alb_mss_fab_bus_lat_0000_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_bypbuf_0000/alb_mss_fab_bypbuf_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_bypbuf_0000_0000/alb_mss_fab_bypbuf_0000_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_bypbuf_0000_0001/alb_mss_fab_bypbuf_0000_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_bypbuf_0000_0002/alb_mss_fab_bypbuf_0000_0002.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000/alb_mss_fab_fifo_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_0000/alb_mss_fab_fifo_0000_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_0001/alb_mss_fab_fifo_0000_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_0002/alb_mss_fab_fifo_0000_0002.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_0003/alb_mss_fab_fifo_0000_0003.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_0004/alb_mss_fab_fifo_0000_0004.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_0005/alb_mss_fab_fifo_0000_0005.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_0006/alb_mss_fab_fifo_0000_0006.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_0007/alb_mss_fab_fifo_0000_0007.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_0008/alb_mss_fab_fifo_0000_0008.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_0009/alb_mss_fab_fifo_0000_0009.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_000A/alb_mss_fab_fifo_0000_000A.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_000B/alb_mss_fab_fifo_0000_000B.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_000C/alb_mss_fab_fifo_0000_000C.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_000D/alb_mss_fab_fifo_0000_000D.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_000E/alb_mss_fab_fifo_0000_000E.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_000F/alb_mss_fab_fifo_0000_000F.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_0010/alb_mss_fab_fifo_0000_0010.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_0011/alb_mss_fab_fifo_0000_0011.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_0012/alb_mss_fab_fifo_0000_0012.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_0013/alb_mss_fab_fifo_0000_0013.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_0014/alb_mss_fab_fifo_0000_0014.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_0015/alb_mss_fab_fifo_0000_0015.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_0016/alb_mss_fab_fifo_0000_0016.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0000_0017/alb_mss_fab_fifo_0000_0017.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0002/alb_mss_fab_fifo_0002.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0002_0000/alb_mss_fab_fifo_0002_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0002_0001/alb_mss_fab_fifo_0002_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0003/alb_mss_fab_fifo_0003.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0003_0000/alb_mss_fab_fifo_0003_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0003_0001/alb_mss_fab_fifo_0003_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0004/alb_mss_fab_fifo_0004.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0004_0000/alb_mss_fab_fifo_0004_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0005/alb_mss_fab_fifo_0005.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0005_0000/alb_mss_fab_fifo_0005_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0006/alb_mss_fab_fifo_0006.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0006_0000/alb_mss_fab_fifo_0006_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0006_0001/alb_mss_fab_fifo_0006_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0007/alb_mss_fab_fifo_0007.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0008/alb_mss_fab_fifo_0008.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_0009/alb_mss_fab_fifo_0009.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_000A/alb_mss_fab_fifo_000A.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_fifo_000A_0000/alb_mss_fab_fifo_000A_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp2ahbl/alb_mss_fab_ibp2ahbl.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp2ahbl_sel/alb_mss_fab_ibp2ahbl_sel.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp2apb/alb_mss_fab_ibp2apb.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp2apb_0000/alb_mss_fab_ibp2apb_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp2axi/alb_mss_fab_ibp2axi.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp2axi_rg/alb_mss_fab_ibp2axi_rg.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp2single_0000/alb_mss_fab_ibp2single_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp2single_0000_0000/alb_mss_fab_ibp2single_0000_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp2single_0000_0001/alb_mss_fab_ibp2single_0000_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp_buffer_0000/alb_mss_fab_ibp_buffer_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp_buffer_0000_0000/alb_mss_fab_ibp_buffer_0000_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp_buffer_0000_0001/alb_mss_fab_ibp_buffer_0000_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp_buffer_0000_0002/alb_mss_fab_ibp_buffer_0000_0002.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp_buffer_0000_0003/alb_mss_fab_ibp_buffer_0000_0003.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp_buffer_0000_0004/alb_mss_fab_ibp_buffer_0000_0004.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp_buffer_0000_0005/alb_mss_fab_ibp_buffer_0000_0005.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp_buffer_0000_0006/alb_mss_fab_ibp_buffer_0000_0006.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp_buffer_0000_0007/alb_mss_fab_ibp_buffer_0000_0007.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp_buffer_0000_0008/alb_mss_fab_ibp_buffer_0000_0008.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp_buffer_0000_0009/alb_mss_fab_ibp_buffer_0000_0009.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp_buffer_0000_000A/alb_mss_fab_ibp_buffer_0000_000A.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp_lat/alb_mss_fab_ibp_lat.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_ibp_lat_0000/alb_mss_fab_ibp_lat_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_mst_axi_buffer/alb_mss_fab_mst_axi_buffer.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_single2ahbl/alb_mss_fab_single2ahbl.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_single2sparse_0000/alb_mss_fab_single2sparse_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_slv_axi_buffer/alb_mss_fab_slv_axi_buffer.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fab_slv_axi_buffer_0000/alb_mss_fab_slv_axi_buffer_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_fpga_sram_0000/alb_mss_fpga_sram_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem/alb_mss_mem.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_bypbuf_0000/alb_mss_mem_bypbuf_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_bypbuf_0000_0000/alb_mss_mem_bypbuf_0000_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_bypbuf_0000_0001/alb_mss_mem_bypbuf_0000_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_bypbuf_0000_0002/alb_mss_mem_bypbuf_0000_0002.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_bypbuf_0000_0003/alb_mss_mem_bypbuf_0000_0003.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_bypbuf_0000_0004/alb_mss_mem_bypbuf_0000_0004.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_clkgate/alb_mss_mem_clkgate.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_ctrl/alb_mss_mem_ctrl.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_fifo_0000/alb_mss_mem_fifo_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_fifo_0000_0000/alb_mss_mem_fifo_0000_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_fifo_0000_0001/alb_mss_mem_fifo_0000_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_fifo_0000_0002/alb_mss_mem_fifo_0000_0002.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_fifo_0000_0003/alb_mss_mem_fifo_0000_0003.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_fifo_0001/alb_mss_mem_fifo_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_fifo_0002/alb_mss_mem_fifo_0002.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_fifo_0003/alb_mss_mem_fifo_0003.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_fifo_0003_0000/alb_mss_mem_fifo_0003_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_ibp2single_0000/alb_mss_mem_ibp2single_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_ibp_buf/alb_mss_mem_ibp_buf.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_ibp_bypbuf_0000/alb_mss_mem_ibp_bypbuf_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_ibp_cwbind_0000/alb_mss_mem_ibp_cwbind_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_ibp_excl_0000/alb_mss_mem_ibp_excl_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_ibp_lat/alb_mss_mem_ibp_lat.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_lat_0000/alb_mss_mem_lat_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_mem_model/alb_mss_mem_model.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/alb_mss_perfctrl/alb_mss_perfctrl.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/apb_master_ap0/apb_master_ap0.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/archipelago/archipelago.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/arcv_dm/arcv_dm.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/arcv_dm_top/arcv_dm_top.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/arcv_imsic_clint/arcv_imsic_clint.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/arcv_timer/arcv_timer.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/arcv_timer_synch/arcv_timer_synch.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/arcv_watchdog/arcv_watchdog.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/arcv_watchdog_csr/arcv_watchdog_csr.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/arcv_watchdog_ctrl/arcv_watchdog_ctrl.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/arcv_wd_parity/arcv_wd_parity.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/arcv_wd_parity_0000/arcv_wd_parity_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/arcv_wd_parity_0001/arcv_wd_parity_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/arcv_wd_parity_0002/arcv_wd_parity_0002.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/arcv_wdt_synch/arcv_wdt_synch.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/axi_dummy_slave/axi_dummy_slave.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/bvci_to_axi/bvci_to_axi.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/cdc_synch_wrap/cdc_synch_wrap.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/clkgate/clkgate.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/clockDelayPort_0000/clockDelayPort_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/core_chip/core_chip.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/core_sys/core_sys.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/cpu_safety_monitor/cpu_safety_monitor.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/cpu_top_safety_controller/cpu_top_safety_controller.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/dccm_ram/dccm_ram.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/dm_cdc_sync/dm_cdc_sync.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/dm_cgm/dm_cgm.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/dm_clock_gate/dm_clock_gate.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/dm_hmst/dm_hmst.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/dw_dbp/dw_dbp.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/dw_dbp_cdc_sync/dw_dbp_cdc_sync.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/dwt_debug_port/dwt_debug_port.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/dwt_jtag_port/dwt_jtag_port.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/dwt_reset_ctrl/dwt_reset_ctrl.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/dwt_reset_ctrl_0000/dwt_reset_ctrl_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/dwt_sys_clk_sync/dwt_sys_clk_sync.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/dwt_tap_controller/dwt_tap_controller.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/e2e_edc32_1stg_chk/e2e_edc32_1stg_chk.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/e2e_edc32_1stg_qual_chk_wrap_0000/e2e_edc32_1stg_qual_chk_wrap_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/err_inj_ctrl_0000/err_inj_ctrl_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/fpga_sram_0000/fpga_sram_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/fpga_sram_0001/fpga_sram_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/fpga_sram_0002/fpga_sram_0002.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/fpga_sram_0002_0000/fpga_sram_0002_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ic_data_ecc_decoder/ic_data_ecc_decoder.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ic_data_ecc_encoder/ic_data_ecc_encoder.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ic_data_ram/ic_data_ram.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ic_tag_ecc_decoder/ic_tag_ecc_decoder.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ic_tag_ecc_encoder/ic_tag_ecc_encoder.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ic_tag_ram/ic_tag_ram.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/iccm0_ram/iccm0_ram.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/iccm_ecc_decoder/iccm_ecc_decoder.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/iccm_ecc_encoder/iccm_ecc_encoder.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/io_pad_ring/io_pad_ring.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/iprio_arb/iprio_arb.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/iprio_arb_4to1/iprio_arb_4to1.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ls_cdc_sync/ls_cdc_sync.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ls_cdc_sync_0000/ls_cdc_sync_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ls_compare_unit_0000/ls_compare_unit_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ls_compare_unit_0001/ls_compare_unit_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ls_compare_unit_0002/ls_compare_unit_0002.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ls_compare_unit_0004/ls_compare_unit_0004.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ls_compare_unit_0005/ls_compare_unit_0005.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ls_compare_unit_0009/ls_compare_unit_0009.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ls_compare_unit_000A/ls_compare_unit_000A.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ls_compare_unit_000B/ls_compare_unit_000B.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ls_compare_unit_000C/ls_compare_unit_000C.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ls_compare_unit_000D/ls_compare_unit_000D.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ls_error_register_0000/ls_error_register_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ls_multi_bit_comparator_0000/ls_multi_bit_comparator_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ls_multi_bit_comparator_0004/ls_multi_bit_comparator_0004.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ls_multi_bit_comparator_0005/ls_multi_bit_comparator_0005.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ls_sfty_mnt_diag_ctrl/ls_sfty_mnt_diag_ctrl.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/ls_sfty_mnt_diag_ctrl_0000/ls_sfty_mnt_diag_ctrl_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_default_slv_0000/mss_bus_switch_default_slv_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_dw32_slv/mss_bus_switch_dw32_slv.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_dw512_slv/mss_bus_switch_dw512_slv.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_fifo_0001/mss_bus_switch_fifo_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_fifo_0001_0000/mss_bus_switch_fifo_0001_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_fifo_0001_0001/mss_bus_switch_fifo_0001_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_fifo_0001_0002/mss_bus_switch_fifo_0001_0002.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_fifo_0001_0003/mss_bus_switch_fifo_0001_0003.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_fifo_0001_0004/mss_bus_switch_fifo_0001_0004.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibp2ibps/mss_bus_switch_ibp2ibps.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibp2ibps_0000/mss_bus_switch_ibp2ibps_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibp2ibps_0001/mss_bus_switch_ibp2ibps_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibp2single_0000/mss_bus_switch_ibp2single_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibp2single_0000_0000/mss_bus_switch_ibp2single_0000_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibp2single_0000_0001/mss_bus_switch_ibp2single_0000_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibp_compr_0000/mss_bus_switch_ibp_compr_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibp_compr_0000_0000/mss_bus_switch_ibp_compr_0000_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibp_compr_0000_0001/mss_bus_switch_ibp_compr_0000_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibp_dw128_mst/mss_bus_switch_ibp_dw128_mst.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibp_dw32_mst/mss_bus_switch_ibp_dw32_mst.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibp_dw64_mst/mss_bus_switch_ibp_dw64_mst.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibp_split_0000/mss_bus_switch_ibp_split_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibp_split_0000_0000/mss_bus_switch_ibp_split_0000_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibpn2ibpw_0000/mss_bus_switch_ibpn2ibpw_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibpn2ibpw_0001/mss_bus_switch_ibpn2ibpw_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibpw2ibpn_0000/mss_bus_switch_ibpw2ibpn_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibpw2ibpn_0001/mss_bus_switch_ibpw2ibpn_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibpw2ibpn_0002/mss_bus_switch_ibpw2ibpn_0002.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibpx2ibpy_0001/mss_bus_switch_ibpx2ibpy_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibpx2ibpy_0001_0000/mss_bus_switch_ibpx2ibpy_0001_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibpx2ibpy_0001_0001/mss_bus_switch_ibpx2ibpy_0001_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibpx2ibpy_0002/mss_bus_switch_ibpx2ibpy_0002.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_ibpx2ibpy_0002_0000/mss_bus_switch_ibpx2ibpy_0002_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_mst_ibp_buffer_0000/mss_bus_switch_mst_ibp_buffer_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_mst_ibp_buffer_0000_0000/mss_bus_switch_mst_ibp_buffer_0000_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_mst_ibp_buffer_0000_0001/mss_bus_switch_mst_ibp_buffer_0000_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_rrobin/mss_bus_switch_rrobin.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_slv_ibp_buffer_0000/mss_bus_switch_slv_ibp_buffer_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_slv_ibp_buffer_0000_0000/mss_bus_switch_slv_ibp_buffer_0000_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_slv_ibp_buffer_0001/mss_bus_switch_slv_ibp_buffer_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/mss_bus_switch_slv_ibp_buffer_0001_0000/mss_bus_switch_slv_ibp_buffer_0001_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/reset_fsm/reset_fsm.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/reset_handshake/reset_handshake.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_adder_0000/rl_adder_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_ahb2ibp_0000/rl_ahb2ibp_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_ahb2ibp_0001/rl_ahb2ibp_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_alu/rl_alu.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_alu_data_path/rl_alu_data_path.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_bitscan/rl_bitscan.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_bitscan_16b/rl_bitscan_16b.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_bitscan_32b/rl_bitscan_32b.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_bitscan_4b/rl_bitscan_4b.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_bitscan_8b/rl_bitscan_8b.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_branch/rl_branch.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_bypass/rl_bypass.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_byte_unit/rl_byte_unit.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_clock_ctrl/rl_clock_ctrl.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_complete/rl_complete.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_core/rl_core.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_cpu_misc_synch/rl_cpu_misc_synch.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_cpu_synch_wrap/rl_cpu_synch_wrap.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_cpu_top/rl_cpu_top.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_csr/rl_csr.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_debug/rl_debug.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_decoder/rl_decoder.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_dispatch/rl_dispatch.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_dmp/rl_dmp.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_dmp_amo/rl_dmp_amo.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_dmp_csr/rl_dmp_csr.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_dmp_cwb/rl_dmp_cwb.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_dmp_dccm/rl_dmp_dccm.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_dmp_dccm_ecc_decoder/rl_dmp_dccm_ecc_decoder.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_dmp_dccm_ecc_encoder/rl_dmp_dccm_ecc_encoder.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_dmp_dccm_ibp_wrapper/rl_dmp_dccm_ibp_wrapper.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_dmp_ecc_store_aligner/rl_dmp_ecc_store_aligner.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_dmp_load_aligner/rl_dmp_load_aligner.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_dmp_lsq/rl_dmp_lsq.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_dmp_lsq_cmd_port/rl_dmp_lsq_cmd_port.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_dmp_lsq_fifo/rl_dmp_lsq_fifo.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_dmp_store_aligner/rl_dmp_store_aligner.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_ecc_cnt/rl_ecc_cnt.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_epmp/rl_epmp.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_exu/rl_exu.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_halt_mgr/rl_halt_mgr.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_hpm/rl_hpm.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_ibp2ahb/rl_ibp2ahb.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_ibp2mmio/rl_ibp2mmio.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_ibp_target_wrapper/rl_ibp_target_wrapper.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_iesb/rl_iesb.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_ifu/rl_ifu.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_ifu_align/rl_ifu_align.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_ifu_fetcher/rl_ifu_fetcher.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_ifu_icache/rl_ifu_icache.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_ifu_icache_ctl/rl_ifu_icache_ctl.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_ifu_icache_rf/rl_ifu_icache_rf.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_ifu_iccm/rl_ifu_iccm.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_ifu_iccm_csr/rl_ifu_iccm_csr.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_ifu_id_ctrl/rl_ifu_id_ctrl.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_maskgen/rl_maskgen.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_mmio_ahb2ibp/rl_mmio_ahb2ibp.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_mpy/rl_mpy.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_parity_chk_0000/rl_parity_chk_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_parity_chk_0001/rl_parity_chk_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_parity_chk_0002/rl_parity_chk_0002.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_parity_chk_0002_0000/rl_parity_chk_0002_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_parity_chk_0002_0001/rl_parity_chk_0002_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_parity_chk_0002_0002/rl_parity_chk_0002_0002.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_parity_chk_0002_0003/rl_parity_chk_0002_0003.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_parity_gen_0000/rl_parity_gen_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_parity_gen_0000_0000/rl_parity_gen_0000_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_parity_gen_0000_0001/rl_parity_gen_0000_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_parity_gen_0000_0002/rl_parity_gen_0000_0002.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_parity_gen_0000_0003/rl_parity_gen_0000_0003.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_parity_gen_0001/rl_parity_gen_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_parity_gen_0002/rl_parity_gen_0002.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_per_ibp2ahb/rl_per_ibp2ahb.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_pipe_ctrl/rl_pipe_ctrl.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_pma/rl_pma.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_pma_hit/rl_pma_hit.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_pmp/rl_pmp.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_pmp_hit/rl_pmp_hit.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_predecoder/rl_predecoder.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_ras_top/rl_ras_top.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_regfile/rl_regfile.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_reset_ctrl/rl_reset_ctrl.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_reset_ctrl_synch/rl_reset_ctrl_synch.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_reset_ctrl_wrap/rl_reset_ctrl_wrap.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_result_bus/rl_result_bus.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_sfty_csr/rl_sfty_csr.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_sfty_ibp_tgt_e2e_wrap_0000/rl_sfty_ibp_tgt_e2e_wrap_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_sfty_mnt_err_aggr/rl_sfty_mnt_err_aggr.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_sfty_mnt_reg_agent/rl_sfty_mnt_reg_agent.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_shifter_0000/rl_shifter_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_simple_fifo/rl_simple_fifo.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_soft_reset_aux/rl_soft_reset_aux.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_special/rl_special.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_srams/rl_srams.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_trap/rl_trap.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_triggers/rl_triggers.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_triggers_iso/rl_triggers_iso.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_uop_seq/rl_uop_seq.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/rl_wtree_32x4/rl_wtree_32x4.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/safety_iso_sync/safety_iso_sync.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/sfty_dmsi_down_tgt_e2e_wrap_0000/sfty_dmsi_down_tgt_e2e_wrap_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/sfty_ibp_ini_e2e_wrap_0000/sfty_ibp_ini_e2e_wrap_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/simple_parity/simple_parity.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/simple_parity_0000/simple_parity_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/single_bit_syncP/single_bit_syncP.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/sr_err_aggr_0000/sr_err_aggr_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/sr_err_aggr_0000_0000/sr_err_aggr_0000_0000.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/sr_err_aggr_0000_0001/sr_err_aggr_0000_0001.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/sr_err_aggr_0000_0002/sr_err_aggr_0000_0002.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/sr_err_aggr_0000_0003/sr_err_aggr_0000_0003.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/xtor_amba_master_axi3_svs/xtor_amba_master_axi3_svs.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/xtor_amba_slave_axi3_svs/xtor_amba_slave_axi3_svs.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/xtor_t32Jtag_svs/xtor_t32Jtag_svs.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/zebu_axi_xtor/zebu_axi_xtor.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/zebu_time_capture/zebu_time_capture.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/zebu_top/zebu_top.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/zebu_ts_orion_tick_clk_mod/zebu_ts_orion_tick_clk_mod.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/zemi3OutPortBuffer_169_4096_24/zemi3OutPortBuffer_169_4096_24.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/zz_Encrypt_1/zz_Encrypt_1.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/zz_Encrypt_12/zz_Encrypt_12.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/zz_Encrypt_2/zz_Encrypt_2.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/zz_Encrypt_5/zz_Encrypt_5.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/zz_Encrypt_6/zz_Encrypt_6.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/zz_Encrypt_7/zz_Encrypt_7.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/zz_Encrypt_8/zz_Encrypt_8.edf.gz
read_edif ../design/synth_Default_RTL_Group/edif/zz_Encrypt_9/zz_Encrypt_9.edf.gz
read_edif ../design/synth_Default_RTL_Group/zmem/Memory_alb_mss_fpga_sram_0000_zMem/alb_mss_fpga_sram_0000_ZMEM_mem_r.edf.gz
read_edif ../design/synth_Default_RTL_Group/zmem/Memory_alb_mss_mem_lat_0000_zMem/alb_mss_mem_lat_0000_ZMEM_i_bdel_mem.edf.gz
read_edif ../design/synth_Default_RTL_Group/zmem/Memory_alb_mss_mem_lat_0000_zMem/alb_mss_mem_lat_0000_ZMEM_i_rdel_mem.edf.gz
read_edif ../design/synth_Default_RTL_Group/zmem/Memory_fpga_sram_0000_zMem/fpga_sram_0000_ZMEM_mem_r.edf.gz
read_edif ../design/synth_Default_RTL_Group/zmem/Memory_fpga_sram_0001_zMem/fpga_sram_0001_ZMEM_mem_r.edf.gz
read_edif ../design/synth_Default_RTL_Group/zmem/Memory_fpga_sram_0002_0000_zMem/fpga_sram_0002_0000_ZMEM_mem_r.edf.gz
read_edif ../design/synth_Default_RTL_Group/zmem/Memory_fpga_sram_0002_zMem/fpga_sram_0002_ZMEM_mem_r.edf.gz
read_edif ../design/synth_Default_RTL_Group/zmem/Memory_zz_Encrypt_2_zMem/zz_Encrypt_2_ZMEM_0.edf.gz
read_edif ../design/synth_Default_RTL_Group/zmem/Memory_zz_Encrypt_5_zMem/zz_Encrypt_5_ZMEM_0.edf.gz
read_edif ../design/synth_Default_RTL_Group/zmem/Memory_zz_Encrypt_6_zMem/zz_Encrypt_6_ZMEM_0.edf.gz
read_edif ../design/synth_Default_RTL_Group/zmem/Memory_zz_Encrypt_7_zMem/zz_Encrypt_7_ZMEM_0.edf.gz
read_edif ../design/synth_Default_RTL_Group/zmem/Memory_zz_Encrypt_8_zMem/zz_Encrypt_8_ZMEM_0.edf.gz
read_edif ../design/synth_Default_RTL_Group/zmem/Memory_zz_Encrypt_9_zMem/zz_Encrypt_9_ZMEM_0.edf.gz
set_top zebu_top
edit_netlist ../utf_generatefiles/zTopBuild_netlist_config.tcl
System quiet 
System quiet 
Component new XC5V330 
Component set XC5V330.type PROGRAMMABLE 
Component set XC5V330.usetype DESIGN 
Component set XC5V330.part 5vlx330-1-ff1760 
Component set XC5V330.die 1 
Component new XC5V110 
Component set XC5V110.type PROGRAMMABLE 
Component set XC5V110.usetype DESIGN 
Component set XC5V110.part 5vlx110-1-ff1760 
Component set XC5V110.die 1 
Component new XC5V330_IF 
Component set XC5V330_IF.type PROGRAMMABLE 
Component set XC5V330_IF.usetype IF 
Component set XC5V330_IF.part 5vlx330-1-ff1760 
Component set XC5V330_IF.die 1 
Component new XC5V110_IF 
Component set XC5V110_IF.type PROGRAMMABLE 
Component set XC5V110_IF.usetype IF 
Component set XC5V110_IF.part 5vlx110-1-ff1760 
Component set XC5V110_IF.die 1 
Component new XC6V760 
Component set XC6V760.type PROGRAMMABLE 
Component set XC6V760.usetype DESIGN 
Component set XC6V760.part 6vlx760-1-ff1760 
Component set XC6V760.die 1 
Component new XC6V760_IF 
Component set XC6V760_IF.type PROGRAMMABLE 
Component set XC6V760_IF.usetype IF 
Component set XC6V760_IF.part 6vlx760-1-ff1760 
Component set XC6V760_IF.die 1 
Component new XC6V550 
Component set XC6V550.type PROGRAMMABLE 
Component set XC6V550.usetype DESIGN 
Component set XC6V550.part 6vlx550t-1-ff1760 
Component set XC6V550.die 1 
Component new XC6V550_IF 
Component set XC6V550_IF.type PROGRAMMABLE 
Component set XC6V550_IF.usetype IF 
Component set XC6V550_IF.part 6vlx550t-1-ff1760 
Component set XC6V550_IF.die 1 
Component new XC7V2000 
Component set XC7V2000.type PROGRAMMABLE 
Component set XC7V2000.usetype DESIGN 
Component set XC7V2000.part 7vlx2000tff1925 
Component set XC7V2000.die 1 
Component new XC7V2000_DIE 
Component set XC7V2000_DIE.type PROGRAMMABLE 
Component set XC7V2000_DIE.usetype DESIGN 
Component set XC7V2000_DIE.part 7vlx2000tff1925:die 
Component set XC7V2000_DIE.die 4 
Component new XC7V2000_IF 
Component set XC7V2000_IF.type PROGRAMMABLE 
Component set XC7V2000_IF.usetype IF 
Component set XC7V2000_IF.part 7vlx2000tff1925 
Component set XC7V2000_IF.die 1 
Component new XCVU440 
Component set XCVU440.type PROGRAMMABLE 
Component set XCVU440.usetype DESIGN 
Component set XCVU440.part xcvu440flva2892 
Component set XCVU440.die 1 
Component new XCVU440_DIE 
Component set XCVU440_DIE.type PROGRAMMABLE 
Component set XCVU440_DIE.usetype DESIGN 
Component set XCVU440_DIE.part xcvu440flva2892:die 
Component set XCVU440_DIE.die 3 
Component new XCVU440_IF 
Component set XCVU440_IF.type PROGRAMMABLE 
Component set XCVU440_IF.usetype IF 
Component set XCVU440_IF.part xcvu440flva2892 
Component new M21605 
Component set M21605.type PROGRAMMABLE 
Component set M21605.usetype HUBCOMP 
Component set M21605.part MACOM21605 
Component new M23170 
Component set M23170.type PROGRAMMABLE 
Component set M23170.usetype HUBCOMP 
Component set M23170.part MACOM23170 
Component new VU19P 
Component set VU19P.type PROGRAMMABLE 
Component set VU19P.usetype DESIGN 
Component set VU19P.part xcvu19p-fsva3824-1-e 
Component set VU19P.die 1 
Component new VU3P 
Component set VU3P.type PROGRAMMABLE 
Component set VU3P.usetype DESIGN 
Component set VU3P.part xcvu3p-ffvc1517-1-e 
Component set VU3P.die 1 
Component new S10_280 
Component set S10_280.type PROGRAMMABLE 
Component set S10_280.usetype DESIGN 
Component set S10_280.part 1sg280lh2f55i2vg 
Component new S10_10M_DIE 
Component set S10_10M_DIE.type PROGRAMMABLE 
Component set S10_10M_DIE.usetype DESIGN 
Component set S10_10M_DIE.part 1sg10m_u1 
Component set S10_10M_DIE.die 1 
Component new S10_10MS1_DIE_U1 
Component set S10_10MS1_DIE_U1.type PROGRAMMABLE 
Component set S10_10MS1_DIE_U1.usetype DESIGN 
Component set S10_10MS1_DIE_U1.part 1SG10MHN3F74C2LGS1_U1 
Component set S10_10MS1_DIE_U1.die 1 
Component new S10_10MS1_DIE_U2 
Component set S10_10MS1_DIE_U2.type PROGRAMMABLE 
Component set S10_10MS1_DIE_U2.usetype DESIGN 
Component set S10_10MS1_DIE_U2.part 1SG10MHN3F74C2LGS1_U2 
Component set S10_10MS1_DIE_U2.die 1 
Component new S10_10MS2_DIE_U1 
Component set S10_10MS2_DIE_U1.type PROGRAMMABLE 
Component set S10_10MS2_DIE_U1.usetype DESIGN 
Component set S10_10MS2_DIE_U1.part 1SG10MHN3F74C2LGS2_U1 
Component set S10_10MS2_DIE_U1.die 1 
Component new S10_10MS2_DIE_U2 
Component set S10_10MS2_DIE_U2.type PROGRAMMABLE 
Component set S10_10MS2_DIE_U2.usetype DESIGN 
Component set S10_10MS2_DIE_U2.part 1SG10MHN3F74C2LGS2_U2 
Component set S10_10MS2_DIE_U2.die 1 
Component new S10_10MPROD_DIE_U1 
Component set S10_10MPROD_DIE_U1.type PROGRAMMABLE 
Component set S10_10MPROD_DIE_U1.usetype DESIGN 
Component set S10_10MPROD_DIE_U1.part 1SG10MHN3F74C2LG_U1 
Component set S10_10MPROD_DIE_U1.die 1 
Component new S10_10MPROD_DIE_U2 
Component set S10_10MPROD_DIE_U2.type PROGRAMMABLE 
Component set S10_10MPROD_DIE_U2.usetype DESIGN 
Component set S10_10MPROD_DIE_U2.part 1SG10MHN3F74C2LG_U2 
Component set S10_10MPROD_DIE_U2.die 1 
Component new S10_10M_DIE_U1 
Component set S10_10M_DIE_U1.type PROGRAMMABLE 
Component set S10_10M_DIE_U1.usetype DESIGN 
Component set S10_10M_DIE_U1.part ND7M_PART1_U1 
Component set S10_10M_DIE_U1.die 1 
Component new S10_10M_DIE_U2 
Component set S10_10M_DIE_U2.type PROGRAMMABLE 
Component set S10_10M_DIE_U2.usetype DESIGN 
Component set S10_10M_DIE_U2.part ND7M_PART1_U2 
Component set S10_10M_DIE_U2.die 1 
Component new S10_10MF_DIE_U1 
Component set S10_10MF_DIE_U1.type PROGRAMMABLE 
Component set S10_10MF_DIE_U1.usetype DESIGN 
Component set S10_10MF_DIE_U1.part ND7MF_PART_LEFT 
Component set S10_10MF_DIE_U1.die 1 
Component new S10_10MF_DIE_U2 
Component set S10_10MF_DIE_U2.type PROGRAMMABLE 
Component set S10_10MF_DIE_U2.usetype DESIGN 
Component set S10_10MF_DIE_U2.part ND7MF_PART_RIGHT 
Component set S10_10MF_DIE_U2.die 1 
Component new ZSE_ICE_CONNECTOR 
Component set ZSE_ICE_CONNECTOR.type MACRO 
Component set ZSE_ICE_CONNECTOR.part SMC_Q_50 
Component set ZSE_ICE_CONNECTOR.class DIRECT_ICE 
Component new ZSE_ZALTA_CONNECTOR 
Component set ZSE_ZALTA_CONNECTOR.type MACRO 
Component set ZSE_ZALTA_CONNECTOR.part SMC_Q_50 
Component set ZSE_ZALTA_CONNECTOR.class DIRECT_ICE 
System quiet 
Target new zebu 
Target set zebu.netlist /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/sys/ZS5/edifs/zs5_bp_4s_v1.edf.gz 
Target set zebu.top zs5_bp_4s_v1 
Target set zebu.product zs5 
Target set zebu.zparfwlib zs5_hw_zPar.edf.gz 
Target set zebu.zpargtlib zs5_hw_zPar_gt_gp.edf.gz 
Target set zebu.lancefwlib anaconda_hw_fx_pal.edf.gz 
Target set zebu.zrmfwlib zs5_hw_zrm.edf.gz 
Target set zebu.zfwfwlib zse_hw_zFW.edf.gz 
Target set zebu.clocklib zs5_hw_ts_clock.edf.gz 
Target set zebu.xtorfwlib zs5_hw_zXtor.edf.gz 
Target set zebu.zicefwlib zs5_hw_ice.edf.gz 
Target set zebu.rbipfwlib zs5_hw_rbip.edf.gz 
Target set zebu.smartzicefwlib zs5_hw_smartzice.edf.gz 
Target set zebu.mbname zs5_bp_4s_v1 
Target set zebu.id ZS5_4S 
Target set zebu.sysclock 0 mclk:min=25MHz,max=100MHz,def=50MHz 
Target set zebu.sysclock 1 xclk:min=400MHz,max=1000MHz,def=1000MHz 
Target set zebu.sysclock 2 pclk:min=1MHz,max=50MHz,def=10MHz 
Target set zebu.frequency 1000 
Target set zebu.trace off 
System quiet 
Module new zs5_vup_12c_19_v2 
Module set zs5_vup_12c_19_v2.netlist /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/sys/ZS5/edifs/zs5_vup_12c_19_v2.edf.gz 
Module set zs5_vup_12c_19_v2.serigraphy /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/sys/ZS5/configs/zs5_vup_12c_19_serigraphy_v2.tcl 
Module set zs5_vup_12c_19_v2.top zs5_vup_12c_19_v2 
Module set zs5_vup_12c_19_v2.type zse_module 
Module set zs5_vup_12c_19_v2.fwlibname zs5_xcvup_12c_19_v2 
Module set zs5_vup_12c_19_v2.id ZS5_VU19P_12C 
Module set zs5_vup_12c_19_v2.bufg 6 20 
Component new F00_VUP_12C_19_V1 
Component set F00_VUP_12C_19_V1.type VU19P 
Component set F00_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F00_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 0 F00_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 0 64x256 dram 0 0 
Component new F01_VUP_12C_19_V1 
Component set F01_VUP_12C_19_V1.type VU19P 
Component set F01_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F01_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 1 F01_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 1 128x1024 dram 0 1 
Component new F02_VUP_12C_19_V1 
Component set F02_VUP_12C_19_V1.type VU19P 
Component set F02_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F02_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 2 F02_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 2 64x256 dram 0 2 
Component new F03_VUP_12C_19_V1 
Component set F03_VUP_12C_19_V1.type VU19P 
Component set F03_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F03_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 3 F03_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 3 64x256 dram 0 3 
Component new F04_VUP_12C_19_V1 
Component set F04_VUP_12C_19_V1.type VU19P 
Component set F04_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F04_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 4 F04_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 4 128x1024 dram 0 4 
Component new F05_VUP_12C_19_V1 
Component set F05_VUP_12C_19_V1.type VU19P 
Component set F05_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F05_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 5 F05_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 5 64x256 dram 0 5 
Component new F06_VUP_12C_19_V1 
Component set F06_VUP_12C_19_V1.type VU19P 
Component set F06_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F06_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 6 F06_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 6 64x256 dram 0 6 
Component new F07_VUP_12C_19_V1 
Component set F07_VUP_12C_19_V1.type VU19P 
Component set F07_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F07_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 7 F07_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 7 128x1024 dram 0 7 
Component new F08_VUP_12C_19_V1 
Component set F08_VUP_12C_19_V1.type VU19P 
Component set F08_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F08_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 8 F08_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 8 64x256 dram 0 8 
Component new F09_VUP_12C_19_V1 
Component set F09_VUP_12C_19_V1.type VU19P 
Component set F09_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F09_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 9 F09_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 9 64x256 dram 0 9 
Component new F10_VUP_12C_19_V1 
Component set F10_VUP_12C_19_V1.type VU19P 
Component set F10_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F10_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 10 F10_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 10 128x1024 dram 0 10 
Component new F11_VUP_12C_19_V1 
Component set F11_VUP_12C_19_V1.type VU19P 
Component set F11_VUP_12C_19_V1.bitgen_options -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable 
Component set F11_VUP_12C_19_V1.zcei_capable true 
Module set zs5_vup_12c_19_v2.component 11 F11_VUP_12C_19_V1 
Module set zs5_vup_12c_19_v2.embedded_zrm 11 64x256 dram 0 11 
Target set zebu.wapfwlib zs5_hw_fx_paw.edf.gz 
Target set zebu.wapfwlib4m zs5_hw_fx_paw_4m.edf.gz 
Target set zebu.module 0 U0.M0 zs5_vup_12c_19_v2  0195 
Target set zebu.module 1 U0.M1 zs5_vup_12c_19_v2  0074 
Target set zebu.module 2 U0.M2 zs5_vup_12c_19_v2  0343 
Target set zebu.module 3 U0.M3 zs5_vup_12c_19_v2  0579 
cluster set -max_fill_lut6 20
cluster set -max_fill_type safe -dsp 40 -bram 50 -uram 30 -ramlut 25 -reg 15 -lut 40 -fwc_ip 80 -fwc_bit 15 -qiwc_bit 50
cluster set -max_fill_type standard -dsp 60 -bram 60 -uram 40 -ramlut 25 -reg 22 -lut 50 -fwc_ip 80 -fwc_bit 30 -qiwc_bit 60
cluster set -max_fill_type aggressive -dsp 90 -bram 90 -uram 60 -ramlut 30 -reg 30 -lut 55 -fwc_ip 80 -fwc_bit 35 -qiwc_bit 70
cluster set -mode=customized
cluster auto
cluster set -max_fill_default standard
cluster set -max_fill_dsp 60
cluster set -max_fill_bram 60
cluster set -max_fill_uram 40
cluster set -max_fill_ramlut 25
cluster set -max_fill_reg 22
cluster set -max_fill_lut 50
cluster set -max_fill_fwc_ip 80
### warning in zTopBuild [ZTB0410W] : Param max_fill_fwc_ip already set, resetting it to 80
cluster set -max_fill_fwc_bit 30
cluster set -max_fill_qiwc_bit 60
zcorebuild_command *  cluster enable -accept_changes_on_user_max_fill_constraints 
clock_handling algorithm=filter_glitches_synchronous -detect_clock_glitches=no -retiming=no -FGS_fetch_mode=yes
#   step FETCH MODE : Fetch mode would be enabled.
clock_localization -core_strategy=AUTO -fpga_strategy=AUTO
disable manipulate_bram_for_sw_rw
enable zrm_use_16_value_latency
set_synthesis_uc_mode uc_no_zfe
zoffline_debug -enable yes -probe_outputs yes
rtlDB -path RTLDB
Target get zebu.frequency2 
probe_signals -rtlname  {zebu_top.rst_a} 
rtl_clock_mode -enable -debug -auto_tolerance -max_ginc_size 24 -replicate_fpga
enable group_clock_delay_mode
enable group_clock_delay_with_time_distrib_mode
enable clock_delay_stop_rlc
xtor -name clockDelayPort_0000 -type ZCEI
xtor -name rl_ifu_fetcher -type ZEMI3
xtor -name xtor_amba_master_axi3_svs -type ZEMI3
xtor -name xtor_amba_slave_axi3_svs -type ZEMI3
xtor -name xtor_t32Jtag_svs -type ZEMI3
xtor -name zebu_time_capture -type ZEMI3
xtor_install_file -append /global/apps/zebu_vs_2023.03-SP1//drivers
enable uc_no_dve_flow
enable zemi3_fm_optimization
enable zemi3_fm_mcp
enable zemi3_fm_hydra
encrypted_commands_tcl /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/utf_generatefiles/uc_nodve_ztb.tcl
zinject -rtlname zebu_top.zebu_disable
zinject -rtlname zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.zebu_disable
zinject -rtlname zebu_top.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.zebu_disable
zsva -trace_success no -trace_busy no -trace_start no -trace_end no -trace_failure yes
disable ztime_uses_rtl_names
### warning in zTopBuild [ZTB1036W] : The command 'disable ztime_uses_rtl_names' is deprecated and will be removed in the next ZeBu software release.
enable advanced_incremental_mode
set_hydra -enable yes
set_perf_flow flow1 -tag begin_2021.09
enable replicate_zprd_disable
zcorebuild_command * enable replicate_zprd_disable
partitioning auto -xdraware_opt_placement
enable ac_annotate_prob_routes
zcorebuild_command * partitioning auto  -xdraware -tag perf_flow_command
clock_localization -core_strategy=AUTO -fpga_strategy=AUTO -extend_clock_cone=yes -check_paths_to_preserve yes
data_localization -inter_unit_paths -level unit -core_strategy AUTO -fpga_strategy AUTO -tristates
clock_config -share_clock_bus true
zrm_partitioning
set_perf_flow flow1 -tag end_2021.09
zforce -mode dynamic -object_not_found fatal -rtlname {zebu_top.rst_a} -sync_enable
### warning in zforce [CTB0246W] : the options -sync_enable and -sync_write are obsolete and they are turned on by default
### warning in zforce [CTB0246W] : the option -sync_enable or -sync is obsolete and it is turned on by default
zforce -mode dynamic -object_not_found warning -rtlname {zebu_top.core_chip_dut.i_ext_personality_mode} -sync_enable
zforce -mode dynamic -object_not_found warning -rtlname {zebu_top.core_chip_dut.icore_sys.i_ext_personality_mode} -sync_enable
run_manager -number_of_instances 3
cluster_constraint_adv set_max_fill -lut 30
### warning in zTopBuild [ZTB0410W] : Param max_fill_lut already set, resetting it to 30
default_reg_init 0
set_fast_waveform_capture -relocate yes
dump_stats -logic_optimization
enable zrm_performance_mode
compile_objective Performance -tag begin
zcorebuild_command * timing_model -ml_delay
vivado_constraints -mode=soft -paths=inter
#   step VivadoConstraintOptions Table : 
# +---------------------------------------------------------+--------+
# |                                              Description|   Value|
# +---------------------------------------------------------+--------+
# |                                          Constraint type|    soft|
# +---------------------------------------------------------+--------+
# |                                        Paths constrained|   inter|
# +---------------------------------------------------------+--------+
# |                                   Vivado placer response|     all|
# +---------------------------------------------------------+--------+
# |                    MCP support for fully contained paths|        |
# +---------------------------------------------------------+--------+
# |        Number of paths to report when verbose is enabled|       0|
# |                                            (not default)|        |
# +---------------------------------------------------------+--------+
# |        Merge constraints with similar delays into groups|       0|
# +---------------------------------------------------------+--------+
# |       Maximum number of constraint merged into one group|       0|
# +---------------------------------------------------------+--------+
# |           Dumps DCP file even with succesful compilation|   False|
# +---------------------------------------------------------+--------+
# |                                                  Verbose|   False|
# +---------------------------------------------------------+--------+
# |Keep track of number of gates covered by each constraint.|10000000|
# |Drop least critical constraints once threshold is reached|        |
# |                                               (per FPGA)|        |
# +---------------------------------------------------------+--------+
# |        Dumps constraints, but do not load them in Vivado|   False|
# +---------------------------------------------------------+--------+
# |    Ensures timing of latches in clock cone is equivalent|    True|
# |            in Vivado. Important for latch-based designs.|        |
# |           Constrain from Q pins for all inter-FPGA paths|       0|
# +---------------------------------------------------------+--------+
compile_objective Performance -tag end
set_logic_opt -drop_optimizable_waveform_capture yes
#   step Evaluating encrypted commands script. : Starting
#   step Evaluating encrypted commands script. : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:2.68       fm:209614 m      vm:680 m       vm:+0 m      um:235 m       um:+1 m
#   step zTopBuild : Incremental flow is not used in this compile which activates Hydra flow
#   step zTopBuild : # of threads: 20
#   step zTopBuild : hydra mode: enabled
#   step EDIF LOADER : reading EDIF file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/sys/ZS5/edifs/zs5_bp_4s_v1.edf.gz'
#   step EDIF LOADER : reading EDIF file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/libXilinx.edif.gz'
#   step EDIF LOADER : reading EDIF file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/sys/ZS5/edifs/zs5_vup_12c_19_v2.edf.gz'
#   step Target : Targeting product type: zs5
#   step DESIGN_SIZE_DEFAULT : The number of boards will be inferred automatically
#   step PARTITIONING : Configuring resource model for UltraScalePlus (URAM)
#   step zTopBuild : *** Switch zrm_transactional_mode    = disable 
#   step zTopBuild : *** Switch zrm_performance_mode      = enable 
#   step zTopBuild : *** Switch manipulate_bram_for_sw_rw = disable 
#   step zTopBuild : Applying command 'set_app_var public::use_routing_via_clkhub true' replaces all usage of deprecated command '<enable|disable>  use_gnetwork_ts' 
#   step switch_level_modeling : Strength propagation through (r)mos is done by default in Hydra.
#   step DumpVars : Loading DumpVars database from file 'dumpvars.db'.
#   step TIMESCHEDULER : Enable grouping transactor with terminal FPGA
#   step AC : FWCs: using gen2 model
#   step FWC : Configuring for Virtex 8 (Ultrascale+), fast waveform capture gen2
#   step QIWC : IP_LIMIT_CONFIG (FR = 100%, VFAMILY = 8, VMEMBER = 19)
#   step QIWC : Configuring for Virtex 8 (Ultrascale+)
#   step QIWC_FF_PI : QIWC_FF_PI_IP_LIMIT_CONFIG (Full frame FR = 100%  PI FR=100%, VFAMILY = 8, VMEMBER = 0max ff bit 1310720 max pi bit 262144)
#   step AC_TGT : Architecture type is set as zs5
#   step AC : FWCS LIMIT: 992 fwc_ip(s)/fpga, 384 bit(s) per fwc_ip
#   step AC : ORION: no inter-zcore io mapping, not supported in hydra flow
#   step AC : Maximum allowed number of fast waveform capture bits per FPGA: 114278
#   step AC : Fill rate of the fast waveform capture bits on one FPGA: 30
#   step AC : Maximum allowed number of fast waveform IPs per FPGA: 793
#   step AC : Fill rate of the fast waveform IP on one FPGA: 80
### warning in TGT [TGT0145W] : no binary identifier defined for module ID ZS5_VU19P_12C
#   step AC : Found 48 FPGA(s) available for auto clustering.
#   step STAT : MODE=virtex8
#   step STAT : MODE=vu19
#   step AC : Chosen part reference for resource evaluation is Ultrascale+ xcvu19p-fsva3824-1-e .
#   step AC : System size : 48 FPGA
#   step AC : 
# +----------------------------+------+------+------+------+------+-----+----+-----+------+
# |                            |   REG|   LUT|RAMLUT|  LUT6| MUXCY| BRAM|URAM|  DSP|  QIWC|
# +----------------------------+------+------+------+------+------+-----+----+-----+------+
# |VIRTEX8 UltraScale+ (FPGA)  |8,172K|4,086K|  645K|4,086K|4,086K|2,158| 320|3,840|1,049K|
# |VIRTEX8 UltraScale+ (System)|  392M|  196M|   31M|  196M|  196M| 104K| 15K| 184K|   50M|
# +----------------------------+------+------+------+------+------+-----+----+-----+------+
#   step AC : 
# +
#   step AC : AC Analysis configuration
#   step AC : AC Optimization configuration
#   step AC : Configuring clustering mode with zdelay estimates.
#   step ZCEI CLOCK SPLIT : design is not HAPS80, disable taurus_split_zceiClockPort
#   step TRIGGER LOCALIZATION : design is not HAPS80, turn off trigger localization
#   step Loading source files. : Starting
#   step EDIF : Max. files that can be opened by this process 65513
#   step EDIF : Processed 487 files in parallel, 0 left to do.
#   step zTopBuild : 487 edif files loaded.
#   step zTopBuild : Set top 'zebu_top'
#   step Loading source files. : Done in       elapsed:1 s     user:13 s      system:7 s    %cpu:1060.44       load:2.68       fm:209227 m     vm:1129 m     vm:+384 m      um:617 m     um:+311 m
#   step DEFINE : ZRM binary latency encoding is ON
#   step DEFINE : New memory : fpga_sram_0002_ZMEM_mem_r
memory depth 131072
#   step DEFINE : Set memory : fpga_sram_0002_ZMEM_mem_r depth 131072
memory width 40
#   step DEFINE : Set memory : fpga_sram_0002_ZMEM_mem_r width    40
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'fpga_sram_0002_ZMEM_mem_r'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'fpga_sram_0002_ZMEM_mem_r'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'fpga_sram_0002_ZMEM_mem_r'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'fpga_sram_0002_ZMEM_mem_r'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'fpga_sram_0002_ZMEM_mem_r'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'fpga_sram_0002_ZMEM_mem_r'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'fpga_sram_0002_ZMEM_mem_r'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'fpga_sram_0002_ZMEM_mem_r'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'fpga_sram_0002_ZMEM_mem_r'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 async
#   step DEFINE : Set port access 'async' of port 'r1' for memory 'fpga_sram_0002_ZMEM_mem_r'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'fpga_sram_0002_ZMEM_mem_r'.
memory add_port r2 r
#   step DEFINE : New port : 'r2' 'r' for memory 'fpga_sram_0002_ZMEM_mem_r'.
memory set_rw_mode r2 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r2' of memory 'fpga_sram_0002_ZMEM_mem_r'.
memory set_port_latency r2 1
#   step DEFINE : The latency of port 'r2' is '1'
memory set_port_access r2 async
#   step DEFINE : Set port access 'async' of port 'r2' for memory 'fpga_sram_0002_ZMEM_mem_r'.
memory_port r2 do r2do
#   step DEFINE : Set 'do' pin name 'r2do' for port 'r2'.
memory_port r2 addr r2addr
#   step DEFINE : Set 'addr' pin name 'r2addr' for port 'r2'.
memory set_debug_mode r2 true
#   step DEFINE : Set port debug mode  'true' for port 'r2' of memory 'fpga_sram_0002_ZMEM_mem_r'.
memory new zz_Encrypt_5_ZMEM_0 bram
#   step DEFINE : New memory : zz_Encrypt_5_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_5_ZMEM_0 depth 1024
memory width 16
#   step DEFINE : Set memory : zz_Encrypt_5_ZMEM_0 width    16
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_5_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_5_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_5_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_5_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_5_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_5_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_5_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_5_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_5_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_5_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_5_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_5_ZMEM_0'.
memory new zz_Encrypt_7_ZMEM_0 bram
#   step DEFINE : New memory : zz_Encrypt_7_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_7_ZMEM_0 depth 1024
memory width 181
#   step DEFINE : Set memory : zz_Encrypt_7_ZMEM_0 width   181
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_7_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_7_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_7_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_7_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_7_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_7_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_7_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_7_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_7_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_7_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_7_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'r1'.
memory_port r1 ce r1re low
#   step DEFINE : Set 'ce' pin name 'r1re' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_7_ZMEM_0'.
memory new zz_Encrypt_2_ZMEM_0 bram
#   step DEFINE : New memory : zz_Encrypt_2_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_2_ZMEM_0 depth 1024
memory width 116
#   step DEFINE : Set memory : zz_Encrypt_2_ZMEM_0 width   116
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_2_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_2_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_2_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_2_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_2_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_2_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_2_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_2_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_2_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_2_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_2_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'r1'.
memory_port r1 ce r1re low
#   step DEFINE : Set 'ce' pin name 'r1re' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_2_ZMEM_0'.
memory new alb_mss_fpga_sram_0000_ZMEM_mem_r zrm
#   step DEFINE : New memory : alb_mss_fpga_sram_0000_ZMEM_mem_r
memory depth 268435456
#   step DEFINE : Set memory : alb_mss_fpga_sram_0000_ZMEM_mem_r depth 268435456
memory width 128
#   step DEFINE : Set memory : alb_mss_fpga_sram_0000_ZMEM_mem_r width   128
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
memory optimize_capacity true
#   step DEFINE : Optimize capacity is 'true' for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port rw0 rw
#   step DEFINE : New port : 'rw0' 'rw' for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
memory set_rw_mode rw0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'rw0' of memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
memory set_port_latency rw0 1
#   step DEFINE : The latency of port 'rw0' is '1'
memory set_port_access rw0 sync
#   step DEFINE : Set port access 'sync' of port 'rw0' for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
memory_port rw0 di rw0di
#   step DEFINE : Set 'di' pin name 'rw0di' for port 'rw0'.
memory_port rw0 do rw0do
#   step DEFINE : Set 'do' pin name 'rw0do' for port 'rw0'.
memory_port rw0 addr rw0addr
#   step DEFINE : Set 'addr' pin name 'rw0addr' for port 'rw0'.
memory_port rw0 clk rw0clk posedge
#   step DEFINE : Set 'clk' pin name 'rw0clk' for port 'rw0'.
memory_port rw0 we rw0we high
#   step DEFINE : Set 'we' pin name 'rw0we' for port 'rw0'.
memory_port rw0 re rw0re high
#   step DEFINE : Set 're' pin name 'rw0re' for port 'rw0'.
memory_port rw0 fbie rw0bie high
#   step DEFINE : Set 'fbie' pin name 'rw0bie' for port 'rw0'.
memory set_debug_mode rw0 false
#   step DEFINE : Set port debug mode  'false' for port 'rw0' of memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
memory new fpga_sram_0000_ZMEM_mem_r bram
#   step DEFINE : New memory : fpga_sram_0000_ZMEM_mem_r
memory depth 256
#   step DEFINE : Set memory : fpga_sram_0000_ZMEM_mem_r depth 256
memory width 56
#   step DEFINE : Set memory : fpga_sram_0000_ZMEM_mem_r width    56
memory set_word_length 1
#   step DEFINE : Set word length '1' for memory 'fpga_sram_0000_ZMEM_mem_r'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'fpga_sram_0000_ZMEM_mem_r'.
memory optimize_capacity true
#   step DEFINE : Optimize capacity is 'true' for memory 'fpga_sram_0000_ZMEM_mem_r'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'fpga_sram_0000_ZMEM_mem_r'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'fpga_sram_0000_ZMEM_mem_r'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'fpga_sram_0000_ZMEM_mem_r'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'fpga_sram_0000_ZMEM_mem_r'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'fpga_sram_0000_ZMEM_mem_r'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory_port w0 bie w0bie high
#   step DEFINE : Set 'bie' pin name 'w0bie' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'fpga_sram_0000_ZMEM_mem_r'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'fpga_sram_0000_ZMEM_mem_r'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'fpga_sram_0000_ZMEM_mem_r'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 async
#   step DEFINE : Set port access 'async' of port 'r1' for memory 'fpga_sram_0000_ZMEM_mem_r'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'fpga_sram_0000_ZMEM_mem_r'.
memory new zz_Encrypt_8_ZMEM_0 bram
#   step DEFINE : New memory : zz_Encrypt_8_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_8_ZMEM_0 depth 1024
memory width 86
#   step DEFINE : Set memory : zz_Encrypt_8_ZMEM_0 width    86
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_8_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_8_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_8_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_8_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_8_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_8_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_8_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_8_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_8_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_8_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_8_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'r1'.
memory_port r1 ce r1re low
#   step DEFINE : Set 'ce' pin name 'r1re' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_8_ZMEM_0'.
memory new zz_Encrypt_9_ZMEM_0 bram
#   step DEFINE : New memory : zz_Encrypt_9_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_9_ZMEM_0 depth 1024
memory width 613
#   step DEFINE : Set memory : zz_Encrypt_9_ZMEM_0 width   613
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_9_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_9_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_9_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_9_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_9_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_9_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_9_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_9_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_9_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_9_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_9_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'r1'.
memory_port r1 ce r1re low
#   step DEFINE : Set 'ce' pin name 'r1re' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_9_ZMEM_0'.
memory new alb_mss_mem_lat_0000_ZMEM_i_bdel_mem bram
#   step DEFINE : New memory : alb_mss_mem_lat_0000_ZMEM_i_bdel_mem
memory depth 1024
#   step DEFINE : Set memory : alb_mss_mem_lat_0000_ZMEM_i_bdel_mem depth 1024
memory width 2
#   step DEFINE : Set memory : alb_mss_mem_lat_0000_ZMEM_i_bdel_mem width     2
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 async
#   step DEFINE : Set port access 'async' of port 'r1' for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory new fpga_sram_0002_0000_ZMEM_mem_r uram
#   step DEFINE : New memory : fpga_sram_0002_0000_ZMEM_mem_r
memory depth 131072
#   step DEFINE : Set memory : fpga_sram_0002_0000_ZMEM_mem_r depth 131072
memory width 40
#   step DEFINE : Set memory : fpga_sram_0002_0000_ZMEM_mem_r width    40
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'fpga_sram_0002_0000_ZMEM_mem_r'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 async
#   step DEFINE : Set port access 'async' of port 'r1' for memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory add_port r2 r
#   step DEFINE : New port : 'r2' 'r' for memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory set_rw_mode r2 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r2' of memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory set_port_latency r2 1
#   step DEFINE : The latency of port 'r2' is '1'
memory set_port_access r2 async
#   step DEFINE : Set port access 'async' of port 'r2' for memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory_port r2 do r2do
#   step DEFINE : Set 'do' pin name 'r2do' for port 'r2'.
memory_port r2 addr r2addr
#   step DEFINE : Set 'addr' pin name 'r2addr' for port 'r2'.
memory set_debug_mode r2 true
#   step DEFINE : Set port debug mode  'true' for port 'r2' of memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory new alb_mss_mem_lat_0000_ZMEM_i_rdel_mem bram
#   step DEFINE : New memory : alb_mss_mem_lat_0000_ZMEM_i_rdel_mem
memory depth 1024
#   step DEFINE : Set memory : alb_mss_mem_lat_0000_ZMEM_i_rdel_mem depth 1024
memory width 131
#   step DEFINE : Set memory : alb_mss_mem_lat_0000_ZMEM_i_rdel_mem width   131
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 async
#   step DEFINE : Set port access 'async' of port 'r1' for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory new fpga_sram_0001_ZMEM_mem_r uram
#   step DEFINE : New memory : fpga_sram_0001_ZMEM_mem_r
memory depth 2048
#   step DEFINE : Set memory : fpga_sram_0001_ZMEM_mem_r depth 2048
memory width 80
#   step DEFINE : Set memory : fpga_sram_0001_ZMEM_mem_r width    80
memory set_word_length 1
#   step DEFINE : Set word length '1' for memory 'fpga_sram_0001_ZMEM_mem_r'.
memory optimize_capacity true
#   step DEFINE : Optimize capacity is 'true' for memory 'fpga_sram_0001_ZMEM_mem_r'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'fpga_sram_0001_ZMEM_mem_r'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'fpga_sram_0001_ZMEM_mem_r'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'fpga_sram_0001_ZMEM_mem_r'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'fpga_sram_0001_ZMEM_mem_r'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'fpga_sram_0001_ZMEM_mem_r'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory_port w0 bie w0bie high
#   step DEFINE : Set 'bie' pin name 'w0bie' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'fpga_sram_0001_ZMEM_mem_r'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'fpga_sram_0001_ZMEM_mem_r'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'fpga_sram_0001_ZMEM_mem_r'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 async
#   step DEFINE : Set port access 'async' of port 'r1' for memory 'fpga_sram_0001_ZMEM_mem_r'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'fpga_sram_0001_ZMEM_mem_r'.
memory new zz_Encrypt_6_ZMEM_0 bram
#   step DEFINE : New memory : zz_Encrypt_6_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_6_ZMEM_0 depth 1024
memory width 4
#   step DEFINE : Set memory : zz_Encrypt_6_ZMEM_0 width     4
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_6_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_6_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_6_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_6_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_6_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_6_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_6_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_6_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_6_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_6_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_6_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_6_ZMEM_0'.
#   step FETCH MODE : Sample event for memories mode: FILTER PCLK EN
#   step FETCH MODE : No pipeline pclk ready out is enabled since sample event is ON.
#   step FETCH MODE : cd mcp is default off.
#   step FETCH MODE : feedback mcp is set off: From UTF command	Hydra is enabled, set feedback mcp to no to avoid zPar CT issue. Manually setting option -fm_feedback_mcp=full will lead to full performance potential.	
#   step FETCH MODE : Full memory timing model is enabled
#   step LICENSE CHECK : License 'hw_octane_zs5' existence check passed on product 'zs5' for command 'performance -fetch_mode true -zemi3_fm_opt true -zemi3_fm_mcp_opt true'
#   step Partial uniquify : Starting
#   step Partial uniquify : Done in     elapsed:0.3 s    user:0.3 s    system:0.1 s     %cpu:135.59       load:2.68       fm:209225 m     vm:1129 m       vm:+0 m      um:620 m       um:+1 m
#   step dump_memory : 719773 flat leaf instances / 294412 leaf instances in folded model = 2.44
### warning in dump_memory [LST0478W] : The leaf instance uniquification ratio is less then 4.00
#   step dump_memory : 1094848 flat wires / 730158 wires in folded model.
#   step dump_memory : 2270 hierarchical instances (excluding fs_macros) / 901 hierarchical modules (excluding fs_macros) = 2.52
### warning in dump_memory [LST0479W] : The hierarchical instance per module uniquification ratio is less then 4.00
#   step RhinoDB enabled, lib path : /slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/linux64/lib/libNameDB.so
#   step Loading Rhino DB : Starting
#   step RhinoDB charging... : 
#   step RhinoDB : load succesful!
#   step Loading Rhino DB : Done in    elapsed:0.14 s    user:0.2 s    system:0.2 s      %cpu:30.19       load:2.68       fm:209183 m     vm:1175 m      vm:+46 m      um:659 m      um:+39 m
#   info : ZEBU_DRIVER_PATH = /global/apps/zebu_vs_2023.03-SP1//drivers:/global/apps/zebu_vs_2023.03-SP1//drivers:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/drivers
#   step CLOCKDELAYPORT : FW_MACRO:clockdelayport_24 cdpTolOpt:0
#   step TRIGGER : Dynamic trigger 'zebu_top.trigger_pc' mapped on port 0
#   step TRIGGER :  Start to insert 1 Triggers ...
#   step TRIGGER : 0 Static Trigger and 1 Dynamic Trigger were inferred.
#   step SW_CTRL_REG : 0 software control registers were inferred out of 0 commands.
### warning in ZTB_XTOR_DISABLE [ZTB1062W] : Signal zebu_top.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.zebu_disable controls instance name zebu_top.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor. To avoid possible critical log path, signal name zebu_top.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.zebu_disable should be in module zebu_top.core_chip_dut.icore_sys.ialb_mss_dummy_slave.i2_axi_slave.slave_xtor.xtor_amba_slave_axi3_svs. 
### warning in ZTB_XTOR_DISABLE [ZTB1062W] : Signal zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.zebu_disable controls instance name zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i. To avoid possible critical log path, signal name zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.zebu_disable should be in module zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor.master_node_i.xtor_amba_master_axi3_svs. 
### warning in ZTB_XTOR_DISABLE [ZTB1062W] : Signal zebu_top.zebu_disable controls instance name zebu_top.i_t32Jtag_driver. To avoid possible critical log path, signal name zebu_top.zebu_disable should be in module zebu_top.i_t32Jtag_driver.xtor_t32Jtag_svs. 
### warning in CLOCK_GEN [ZTB1122W] : Clock accuracy of 0 is not supported. It will be set to 24.
#   step zTopBuild : Found 0 bits for GenXtor edge detectors.
#   step TIMESCHEDULER RM BB : Found 5 modules of runman

#   step DEFAULT REG INIT : Initializing all unitialized registers and latches with value 0
set_force_assign -value_1_on_vector warning
#   step Execute netlist edition script. : Starting
#   step Execute netlist edition script. : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:2.71       fm:208706 m     vm:1646 m       vm:+0 m     um:1133 m       um:+0 m
#   step TIMESCHEDULER : Enable grouping of delays on terminal FPGA, group_transactor_with_terminal and optimization of ClockBus.
#   step TIMESCHEDULER : Enable grouping of delays on terminal FPGA, group_transactor_with_terminal, $time usage handling and optimization of ClockBus.
#   step zTopBuild : Disable localiztion of clock delay instances during clock localization as zTopbuild option "enable clock_delay_stop_rlc" is present.
#   step zTopBuild : Enabled driver clock ready pipelining optimization.
#   step TIMESCHEDULER : Enable grouping of clock delays with terminal
#   step TIMESCHEDULER : Enable clock delay replication per fpga
#   step SPEED_ZPRD : ztb_prdboxOrion processing for rtlClocks
#   step SPEED_ZPRD : ztb_prdboxOrion found timeCapture
#   step SPEED_ZPRD : ztb_prdboxOrion found zebu_sendtime_portbuffer
#   step Blackbox : 1 blackboxes were processed with default implementation. More details in ./zTopBuild_report.log, 4.1..
#   step Blackbox : 1 Unexpected blackboxes were found. More details in ./zTopBuild_report.log, 4.2..
#   step Force Assign : Starting
#   step Force Assign : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.71       fm:208705 m     vm:1646 m       vm:+0 m     um:1133 m       um:+0 m
#   step Annotation DB : Opening file 'tools/zDB/zTopBuild_equi.inf' for writing
#   step Connection to ICE. : Starting
#   step Connection to ICE. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.71       fm:208706 m     vm:1646 m       vm:+0 m     um:1133 m       um:+0 m
#   step Runtime access : Starting
#   step Runtime Access : 0 marked wire(s) across 0 module(s) captured for readback.
#   step Runtime Access : 0 readers added for System Verilog Assertions (SVA).
#   step Runtime Access : 1 zviews, 0 sram_trace access, 0 read_port and 0 write_port were inserted, and 0 DVE XMRs were scheduled.
#   step Runtime access : Done in     elapsed:0.3 s    user:0.2 s      system:0 s      %cpu:75.47       load:2.71       fm:208706 m     vm:1646 m       vm:+0 m     um:1133 m       um:+0 m
#   step addEncryptionNotionOnWires : Starting
#   step addEncryptionNotionOnWires : Done in     elapsed:0.3 s    user:0.1 s      system:0 s      %cpu:33.33       load:2.71       fm:208705 m     vm:1646 m       vm:+0 m     um:1133 m       um:+0 m
#   step addZviewToEncryptModule : Starting
#   step addZviewToEncryptModule : Done in     elapsed:0.2 s    user:0.2 s      system:0 s      %cpu:86.96       load:2.71       fm:208705 m     vm:1646 m       vm:+0 m     um:1133 m       um:+0 m
#   step Pre-split dynamic force insertion. : Starting
#   step Pre-split dynamic force insertion. : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:2.71       fm:208705 m     vm:1646 m       vm:+0 m     um:1133 m       um:+0 m
#   step Module relative zGate command : Starting
#   step Module relative zGate command : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:500.00       load:2.71       fm:208705 m     vm:1646 m       vm:+0 m     um:1133 m       um:+0 m
#   step Process For Dynamic Emulation : Starting
#   step Process For Dynamic Emulation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.71       fm:208705 m     vm:1646 m       vm:+0 m     um:1133 m       um:+0 m
#   step Pre-split simxl_read and simxl_write. : Starting
#   step Pre-split simxl_read and simxl_write. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.71       fm:208705 m     vm:1646 m       vm:+0 m     um:1133 m       um:+0 m
#   step Pre-split zforce and zinject. : Starting
### warning in FORCE INJECT [ZTB0530W] : Object not found within context : zebu_top.core_chip_dut.i_ext_personality_mode
### warning in FORCE INJECT [ZTB0532W] : Command 'zforce -mode dynamic -rtlname { {zebu_top.core_chip_dut.i_ext_personality_mode} } -access all  -type global -object_not_found warning' is not matching any edif element in design. This command will be ignored.
### warning in FORCE INJECT [ZTB0530W] : Object not found within context : zebu_top.core_chip_dut.icore_sys.i_ext_personality_mode
### warning in FORCE INJECT [ZTB0532W] : Command 'zforce -mode dynamic -rtlname { {zebu_top.core_chip_dut.icore_sys.i_ext_personality_mode} } -access all  -type global -object_not_found warning' is not matching any edif element in design. This command will be ignored.
#   step FORCE INJECT : 3 injection were performed as instructed by 4 user commands.
#   step FORCE INJECT : 1 force were applied as instructed by 4 user commands.
#   step FORCE INJECT : 4 force/inject were applied as instructed by 8 user commands.
#   step FORCE INJECT : See ./zTopBuild_report.log, 15.2. section for more details.
#   step Pre-split zforce and zinject. : Done in     elapsed:0.9 s    user:0.7 s    system:0.2 s      %cpu:97.30       load:2.71       fm:208690 m     vm:1658 m      vm:+12 m     um:1146 m      um:+13 m
#   step Pre-split transparent_latch cmd. : Starting
#   step Pre-split transparent_latch cmd. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.71       fm:208690 m     vm:1658 m       vm:+0 m     um:1146 m       um:+0 m
#   step Processing user tristate commands. : Starting
#   step Processing user tristate commands. : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:2.71       fm:208690 m     vm:1658 m       vm:+0 m     um:1146 m       um:+0 m
#   step Processing user wire resolution commands. : Starting
#   step Processing user wire resolution commands. : Done in     elapsed:0.3 s    user:0.4 s      system:0 s     %cpu:115.94       load:2.71       fm:208690 m     vm:1658 m       vm:+0 m     um:1146 m       um:+0 m
#   step Input netlist checks. : Starting
#   step Input netlist checks. : Done in    elapsed:0.11 s   user:0.14 s    system:0.1 s     %cpu:145.63       load:2.71       fm:208681 m     vm:1667 m       vm:+9 m     um:1156 m      um:+10 m
#   step Fast waveform capture : Starting
#   step RhinoDB : WaveAssign/Pass1 finished without errors.
#   step FastWaveformCapture : Initializing HWCacheInPlace with upfront computation = true and parallel zvu translator
#   step RhinoDB OPT : enabled
#   step FastWaveformCapture : 0 upgrade to QiWC and 0 upgrades to FWC.
#   step FastWaveformCapture : 1162 wires were defined for Fast Waveform Capture, it will result in 1162 marking
#   step FastWaveformCapture : 138545 essential signals captured for Combinational Signal Accessibility (CSA), to give additional visibility on 138562 bits of 'FULL_DUT_DUMP' value set.
#   step FastWaveformCapture : Including processing of 3 partially encrypted instances (within 1 value sets) : 0 essential signals.
#   step Monitor : Starting
#   step Monitor : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.71       fm:208602 m     vm:1776 m       vm:+0 m     um:1269 m       um:+0 m
#   step Fast waveform capture : Done in       elapsed:1 s      user:1 s    system:0.7 s     %cpu:131.65       load:2.71       fm:208602 m     vm:1776 m     vm:+109 m     um:1269 m     um:+111 m
#   step ZEMI3 XTOR Pre-Hydra Processing : Starting
#   step Partial uniquify : Starting
#   step Partial uniquify : Done in     elapsed:0.3 s    user:0.2 s      system:0 s      %cpu:76.92       load:2.71       fm:208605 m     vm:1776 m       vm:+0 m     um:1270 m       um:+0 m
#   step DEFINE : ZRM binary latency encoding is ON
#   step DEFINE : New memory : zz_Encrypt_7_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_7_ZMEM_0 depth 1024
memory width 181
#   step DEFINE : Set memory : zz_Encrypt_7_ZMEM_0 width   181
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_7_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_7_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_7_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_7_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_7_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_7_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_7_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_7_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_7_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_7_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_7_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'r1'.
memory_port r1 ce r1re low
#   step DEFINE : Set 'ce' pin name 'r1re' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_7_ZMEM_0'.
memory new zz_Encrypt_2_ZMEM_0 bram
#   step DEFINE : New memory : zz_Encrypt_2_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_2_ZMEM_0 depth 1024
memory width 116
#   step DEFINE : Set memory : zz_Encrypt_2_ZMEM_0 width   116
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_2_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_2_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_2_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_2_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_2_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_2_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_2_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_2_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_2_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_2_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_2_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'r1'.
memory_port r1 ce r1re low
#   step DEFINE : Set 'ce' pin name 'r1re' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_2_ZMEM_0'.
memory new zz_Encrypt_8_ZMEM_0 bram
#   step DEFINE : New memory : zz_Encrypt_8_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_8_ZMEM_0 depth 1024
memory width 86
#   step DEFINE : Set memory : zz_Encrypt_8_ZMEM_0 width    86
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_8_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_8_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_8_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_8_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_8_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_8_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_8_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_8_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_8_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_8_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_8_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'r1'.
memory_port r1 ce r1re low
#   step DEFINE : Set 'ce' pin name 'r1re' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_8_ZMEM_0'.
memory new zz_Encrypt_9_ZMEM_0 bram
#   step DEFINE : New memory : zz_Encrypt_9_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_9_ZMEM_0 depth 1024
memory width 613
#   step DEFINE : Set memory : zz_Encrypt_9_ZMEM_0 width   613
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_9_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_9_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_9_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_9_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_9_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_9_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_9_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_9_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_9_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_9_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_9_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'r1'.
memory_port r1 ce r1re low
#   step DEFINE : Set 'ce' pin name 'r1re' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_9_ZMEM_0'.
#   step DEFINE : ZRM binary latency encoding is ON
#   step DEFINE : New memory : zz_Encrypt_7_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_7_ZMEM_0 depth 1024
memory width 181
#   step DEFINE : Set memory : zz_Encrypt_7_ZMEM_0 width   181
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_7_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_7_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_7_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_7_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_7_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_7_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_7_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk xtor_fm_mcp_mem_clk posedge
#   step DEFINE : Set 'clk' pin name 'xtor_fm_mcp_mem_clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_7_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_7_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_7_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_7_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk xtor_fm_mcp_mem_clk_0 posedge
#   step DEFINE : Set 'clk' pin name 'xtor_fm_mcp_mem_clk_0' for port 'r1'.
memory_port r1 ce r1re low
#   step DEFINE : Set 'ce' pin name 'r1re' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_7_ZMEM_0'.
memory new zz_Encrypt_2_ZMEM_0 bram
#   step DEFINE : New memory : zz_Encrypt_2_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_2_ZMEM_0 depth 1024
memory width 116
#   step DEFINE : Set memory : zz_Encrypt_2_ZMEM_0 width   116
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_2_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_2_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_2_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_2_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_2_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_2_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_2_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk xtor_fm_mcp_mem_clk posedge
#   step DEFINE : Set 'clk' pin name 'xtor_fm_mcp_mem_clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_2_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_2_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_2_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_2_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk xtor_fm_mcp_mem_clk_0 posedge
#   step DEFINE : Set 'clk' pin name 'xtor_fm_mcp_mem_clk_0' for port 'r1'.
memory_port r1 ce r1re low
#   step DEFINE : Set 'ce' pin name 'r1re' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_2_ZMEM_0'.
memory new zz_Encrypt_8_ZMEM_0 bram
#   step DEFINE : New memory : zz_Encrypt_8_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_8_ZMEM_0 depth 1024
memory width 86
#   step DEFINE : Set memory : zz_Encrypt_8_ZMEM_0 width    86
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_8_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_8_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_8_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_8_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_8_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_8_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_8_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk xtor_fm_mcp_mem_clk_0 posedge
#   step DEFINE : Set 'clk' pin name 'xtor_fm_mcp_mem_clk_0' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_8_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_8_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_8_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_8_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk xtor_fm_mcp_mem_clk posedge
#   step DEFINE : Set 'clk' pin name 'xtor_fm_mcp_mem_clk' for port 'r1'.
memory_port r1 ce r1re low
#   step DEFINE : Set 'ce' pin name 'r1re' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_8_ZMEM_0'.
memory new zz_Encrypt_9_ZMEM_0 bram
#   step DEFINE : New memory : zz_Encrypt_9_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_9_ZMEM_0 depth 1024
memory width 613
#   step DEFINE : Set memory : zz_Encrypt_9_ZMEM_0 width   613
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_9_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_9_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_9_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_9_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_9_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_9_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_9_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk xtor_fm_mcp_mem_clk posedge
#   step DEFINE : Set 'clk' pin name 'xtor_fm_mcp_mem_clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_9_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_9_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_9_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_9_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk xtor_fm_mcp_mem_clk_0 posedge
#   step DEFINE : Set 'clk' pin name 'xtor_fm_mcp_mem_clk_0' for port 'r1'.
memory_port r1 ce r1re low
#   step DEFINE : Set 'ce' pin name 'r1re' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_9_ZMEM_0'.
#   step ZEMI3 XTOR Pre-Hydra Processing : Done in    elapsed:0.27 s   user:0.30 s    system:0.1 s     %cpu:116.10       load:2.71       fm:208607 m     vm:1776 m       vm:+0 m     um:1270 m       um:+1 m
#   step DEFINE : ZRM binary latency encoding is ON
#   step DEFINE : New memory : fpga_sram_0002_ZMEM_mem_r
memory depth 131072
#   step DEFINE : Set memory : fpga_sram_0002_ZMEM_mem_r depth 131072
memory width 40
#   step DEFINE : Set memory : fpga_sram_0002_ZMEM_mem_r width    40
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'fpga_sram_0002_ZMEM_mem_r'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'fpga_sram_0002_ZMEM_mem_r'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'fpga_sram_0002_ZMEM_mem_r'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'fpga_sram_0002_ZMEM_mem_r'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'fpga_sram_0002_ZMEM_mem_r'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'fpga_sram_0002_ZMEM_mem_r'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'fpga_sram_0002_ZMEM_mem_r'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'fpga_sram_0002_ZMEM_mem_r'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'fpga_sram_0002_ZMEM_mem_r'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 async
#   step DEFINE : Set port access 'async' of port 'r1' for memory 'fpga_sram_0002_ZMEM_mem_r'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'fpga_sram_0002_ZMEM_mem_r'.
memory add_port r2 r
#   step DEFINE : New port : 'r2' 'r' for memory 'fpga_sram_0002_ZMEM_mem_r'.
memory set_rw_mode r2 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r2' of memory 'fpga_sram_0002_ZMEM_mem_r'.
memory set_port_latency r2 1
#   step DEFINE : The latency of port 'r2' is '1'
memory set_port_access r2 async
#   step DEFINE : Set port access 'async' of port 'r2' for memory 'fpga_sram_0002_ZMEM_mem_r'.
memory_port r2 do r2do
#   step DEFINE : Set 'do' pin name 'r2do' for port 'r2'.
memory_port r2 addr r2addr
#   step DEFINE : Set 'addr' pin name 'r2addr' for port 'r2'.
memory set_debug_mode r2 true
#   step DEFINE : Set port debug mode  'true' for port 'r2' of memory 'fpga_sram_0002_ZMEM_mem_r'.
memory new zz_Encrypt_5_ZMEM_0 bram
#   step DEFINE : New memory : zz_Encrypt_5_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_5_ZMEM_0 depth 1024
memory width 16
#   step DEFINE : Set memory : zz_Encrypt_5_ZMEM_0 width    16
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_5_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_5_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_5_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_5_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_5_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_5_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_5_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_5_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_5_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_5_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_5_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_5_ZMEM_0'.
memory new zz_Encrypt_7_ZMEM_0 bram
#   step DEFINE : New memory : zz_Encrypt_7_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_7_ZMEM_0 depth 1024
memory width 181
#   step DEFINE : Set memory : zz_Encrypt_7_ZMEM_0 width   181
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_7_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_7_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_7_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_7_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_7_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_7_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_7_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk xtor_fm_mcp_mem_clk posedge
#   step DEFINE : Set 'clk' pin name 'xtor_fm_mcp_mem_clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_7_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_7_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_7_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_7_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk xtor_fm_mcp_mem_clk_0 posedge
#   step DEFINE : Set 'clk' pin name 'xtor_fm_mcp_mem_clk_0' for port 'r1'.
memory_port r1 ce r1re low
#   step DEFINE : Set 'ce' pin name 'r1re' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_7_ZMEM_0'.
memory new zz_Encrypt_2_ZMEM_0 bram
#   step DEFINE : New memory : zz_Encrypt_2_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_2_ZMEM_0 depth 1024
memory width 116
#   step DEFINE : Set memory : zz_Encrypt_2_ZMEM_0 width   116
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_2_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_2_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_2_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_2_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_2_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_2_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_2_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk xtor_fm_mcp_mem_clk posedge
#   step DEFINE : Set 'clk' pin name 'xtor_fm_mcp_mem_clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_2_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_2_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_2_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_2_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk xtor_fm_mcp_mem_clk_0 posedge
#   step DEFINE : Set 'clk' pin name 'xtor_fm_mcp_mem_clk_0' for port 'r1'.
memory_port r1 ce r1re low
#   step DEFINE : Set 'ce' pin name 'r1re' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_2_ZMEM_0'.
memory new alb_mss_fpga_sram_0000_ZMEM_mem_r zrm
#   step DEFINE : New memory : alb_mss_fpga_sram_0000_ZMEM_mem_r
memory depth 268435456
#   step DEFINE : Set memory : alb_mss_fpga_sram_0000_ZMEM_mem_r depth 268435456
memory width 128
#   step DEFINE : Set memory : alb_mss_fpga_sram_0000_ZMEM_mem_r width   128
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
memory optimize_capacity true
#   step DEFINE : Optimize capacity is 'true' for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port rw0 rw
#   step DEFINE : New port : 'rw0' 'rw' for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
memory set_rw_mode rw0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'rw0' of memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
memory set_port_latency rw0 1
#   step DEFINE : The latency of port 'rw0' is '1'
memory set_port_access rw0 sync
#   step DEFINE : Set port access 'sync' of port 'rw0' for memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
memory_port rw0 di rw0di
#   step DEFINE : Set 'di' pin name 'rw0di' for port 'rw0'.
memory_port rw0 do rw0do
#   step DEFINE : Set 'do' pin name 'rw0do' for port 'rw0'.
memory_port rw0 addr rw0addr
#   step DEFINE : Set 'addr' pin name 'rw0addr' for port 'rw0'.
memory_port rw0 clk rw0clk posedge
#   step DEFINE : Set 'clk' pin name 'rw0clk' for port 'rw0'.
memory_port rw0 we rw0we high
#   step DEFINE : Set 'we' pin name 'rw0we' for port 'rw0'.
memory_port rw0 re rw0re high
#   step DEFINE : Set 're' pin name 'rw0re' for port 'rw0'.
memory_port rw0 fbie rw0bie high
#   step DEFINE : Set 'fbie' pin name 'rw0bie' for port 'rw0'.
memory set_debug_mode rw0 false
#   step DEFINE : Set port debug mode  'false' for port 'rw0' of memory 'alb_mss_fpga_sram_0000_ZMEM_mem_r'.
memory new fpga_sram_0000_ZMEM_mem_r bram
#   step DEFINE : New memory : fpga_sram_0000_ZMEM_mem_r
memory depth 256
#   step DEFINE : Set memory : fpga_sram_0000_ZMEM_mem_r depth 256
memory width 56
#   step DEFINE : Set memory : fpga_sram_0000_ZMEM_mem_r width    56
memory set_word_length 1
#   step DEFINE : Set word length '1' for memory 'fpga_sram_0000_ZMEM_mem_r'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'fpga_sram_0000_ZMEM_mem_r'.
memory optimize_capacity true
#   step DEFINE : Optimize capacity is 'true' for memory 'fpga_sram_0000_ZMEM_mem_r'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'fpga_sram_0000_ZMEM_mem_r'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'fpga_sram_0000_ZMEM_mem_r'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'fpga_sram_0000_ZMEM_mem_r'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'fpga_sram_0000_ZMEM_mem_r'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'fpga_sram_0000_ZMEM_mem_r'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory_port w0 bie w0bie high
#   step DEFINE : Set 'bie' pin name 'w0bie' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'fpga_sram_0000_ZMEM_mem_r'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'fpga_sram_0000_ZMEM_mem_r'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'fpga_sram_0000_ZMEM_mem_r'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 async
#   step DEFINE : Set port access 'async' of port 'r1' for memory 'fpga_sram_0000_ZMEM_mem_r'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'fpga_sram_0000_ZMEM_mem_r'.
memory new zz_Encrypt_8_ZMEM_0 bram
#   step DEFINE : New memory : zz_Encrypt_8_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_8_ZMEM_0 depth 1024
memory width 86
#   step DEFINE : Set memory : zz_Encrypt_8_ZMEM_0 width    86
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_8_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_8_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_8_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_8_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_8_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_8_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_8_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk xtor_fm_mcp_mem_clk_0 posedge
#   step DEFINE : Set 'clk' pin name 'xtor_fm_mcp_mem_clk_0' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_8_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_8_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_8_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_8_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk xtor_fm_mcp_mem_clk posedge
#   step DEFINE : Set 'clk' pin name 'xtor_fm_mcp_mem_clk' for port 'r1'.
memory_port r1 ce r1re low
#   step DEFINE : Set 'ce' pin name 'r1re' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_8_ZMEM_0'.
memory new zz_Encrypt_9_ZMEM_0 bram
#   step DEFINE : New memory : zz_Encrypt_9_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_9_ZMEM_0 depth 1024
memory width 613
#   step DEFINE : Set memory : zz_Encrypt_9_ZMEM_0 width   613
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_9_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_9_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_9_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_9_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_9_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_9_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_9_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk xtor_fm_mcp_mem_clk posedge
#   step DEFINE : Set 'clk' pin name 'xtor_fm_mcp_mem_clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_9_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_9_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_9_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_9_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk xtor_fm_mcp_mem_clk_0 posedge
#   step DEFINE : Set 'clk' pin name 'xtor_fm_mcp_mem_clk_0' for port 'r1'.
memory_port r1 ce r1re low
#   step DEFINE : Set 'ce' pin name 'r1re' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_9_ZMEM_0'.
memory new alb_mss_mem_lat_0000_ZMEM_i_bdel_mem bram
#   step DEFINE : New memory : alb_mss_mem_lat_0000_ZMEM_i_bdel_mem
memory depth 1024
#   step DEFINE : Set memory : alb_mss_mem_lat_0000_ZMEM_i_bdel_mem depth 1024
memory width 2
#   step DEFINE : Set memory : alb_mss_mem_lat_0000_ZMEM_i_bdel_mem width     2
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 async
#   step DEFINE : Set port access 'async' of port 'r1' for memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'alb_mss_mem_lat_0000_ZMEM_i_bdel_mem'.
memory new fpga_sram_0002_0000_ZMEM_mem_r uram
#   step DEFINE : New memory : fpga_sram_0002_0000_ZMEM_mem_r
memory depth 131072
#   step DEFINE : Set memory : fpga_sram_0002_0000_ZMEM_mem_r depth 131072
memory width 40
#   step DEFINE : Set memory : fpga_sram_0002_0000_ZMEM_mem_r width    40
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'fpga_sram_0002_0000_ZMEM_mem_r'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 async
#   step DEFINE : Set port access 'async' of port 'r1' for memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory add_port r2 r
#   step DEFINE : New port : 'r2' 'r' for memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory set_rw_mode r2 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r2' of memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory set_port_latency r2 1
#   step DEFINE : The latency of port 'r2' is '1'
memory set_port_access r2 async
#   step DEFINE : Set port access 'async' of port 'r2' for memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory_port r2 do r2do
#   step DEFINE : Set 'do' pin name 'r2do' for port 'r2'.
memory_port r2 addr r2addr
#   step DEFINE : Set 'addr' pin name 'r2addr' for port 'r2'.
memory set_debug_mode r2 true
#   step DEFINE : Set port debug mode  'true' for port 'r2' of memory 'fpga_sram_0002_0000_ZMEM_mem_r'.
memory new alb_mss_mem_lat_0000_ZMEM_i_rdel_mem bram
#   step DEFINE : New memory : alb_mss_mem_lat_0000_ZMEM_i_rdel_mem
memory depth 1024
#   step DEFINE : Set memory : alb_mss_mem_lat_0000_ZMEM_i_rdel_mem depth 1024
memory width 131
#   step DEFINE : Set memory : alb_mss_mem_lat_0000_ZMEM_i_rdel_mem width   131
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 async
#   step DEFINE : Set port access 'async' of port 'r1' for memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'alb_mss_mem_lat_0000_ZMEM_i_rdel_mem'.
memory new fpga_sram_0001_ZMEM_mem_r uram
#   step DEFINE : New memory : fpga_sram_0001_ZMEM_mem_r
memory depth 2048
#   step DEFINE : Set memory : fpga_sram_0001_ZMEM_mem_r depth 2048
memory width 80
#   step DEFINE : Set memory : fpga_sram_0001_ZMEM_mem_r width    80
memory set_word_length 1
#   step DEFINE : Set word length '1' for memory 'fpga_sram_0001_ZMEM_mem_r'.
memory optimize_capacity true
#   step DEFINE : Optimize capacity is 'true' for memory 'fpga_sram_0001_ZMEM_mem_r'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'fpga_sram_0001_ZMEM_mem_r'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'fpga_sram_0001_ZMEM_mem_r'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'fpga_sram_0001_ZMEM_mem_r'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'fpga_sram_0001_ZMEM_mem_r'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'fpga_sram_0001_ZMEM_mem_r'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory_port w0 bie w0bie high
#   step DEFINE : Set 'bie' pin name 'w0bie' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'fpga_sram_0001_ZMEM_mem_r'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'fpga_sram_0001_ZMEM_mem_r'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'fpga_sram_0001_ZMEM_mem_r'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 async
#   step DEFINE : Set port access 'async' of port 'r1' for memory 'fpga_sram_0001_ZMEM_mem_r'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'fpga_sram_0001_ZMEM_mem_r'.
memory new zz_Encrypt_6_ZMEM_0 bram
#   step DEFINE : New memory : zz_Encrypt_6_ZMEM_0
memory depth 1024
#   step DEFINE : Set memory : zz_Encrypt_6_ZMEM_0 depth 1024
memory width 4
#   step DEFINE : Set memory : zz_Encrypt_6_ZMEM_0 width     4
memory set_word_length 8
#   step DEFINE : Set word length '8' for memory 'zz_Encrypt_6_ZMEM_0'.
memory enable_bram_dual_port_multiplexed true
#   step DEFINE : enabling multiplexing on dual port BRAM 'zz_Encrypt_6_ZMEM_0'.
memory type sync
#   step DEFINE : Set memory type  'sync' of memory 'zz_Encrypt_6_ZMEM_0'.
memory scalarize false
memory set_memory_debug_mode false
#   step DEFINE : Debug mode is OFF for memory 'zz_Encrypt_6_ZMEM_0'
memory set_sys_freq clk_100
#   step DEFINE : Set sys freq: 'clk_100'.
set_max_sys_freq clk_100
memory add_port w0 w
#   step DEFINE : New port : 'w0' 'w' for memory 'zz_Encrypt_6_ZMEM_0'.
memory set_rw_mode w0 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'w0' of memory 'zz_Encrypt_6_ZMEM_0'.
memory set_port_latency w0 1
#   step DEFINE : The latency of port 'w0' is '1'
memory set_port_access w0 sync
#   step DEFINE : Set port access 'sync' of port 'w0' for memory 'zz_Encrypt_6_ZMEM_0'.
memory_port w0 di w0di
#   step DEFINE : Set 'di' pin name 'w0di' for port 'w0'.
memory_port w0 addr w0addr
#   step DEFINE : Set 'addr' pin name 'w0addr' for port 'w0'.
memory_port w0 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'w0'.
memory_port w0 we w0we high
#   step DEFINE : Set 'we' pin name 'w0we' for port 'w0'.
memory set_debug_mode w0 true
#   step DEFINE : Set port debug mode  'true' for port 'w0' of memory 'zz_Encrypt_6_ZMEM_0'.
memory add_port r1 r
#   step DEFINE : New port : 'r1' 'r' for memory 'zz_Encrypt_6_ZMEM_0'.
memory set_rw_mode r1 ReadBeforeWrite
#   step DEFINE : Set port read/write mode  'ReadBeforeWrite' for port 'r1' of memory 'zz_Encrypt_6_ZMEM_0'.
memory set_port_latency r1 1
#   step DEFINE : The latency of port 'r1' is '1'
memory set_port_access r1 sync
#   step DEFINE : Set port access 'sync' of port 'r1' for memory 'zz_Encrypt_6_ZMEM_0'.
memory_port r1 do r1do
#   step DEFINE : Set 'do' pin name 'r1do' for port 'r1'.
memory_port r1 addr r1addr
#   step DEFINE : Set 'addr' pin name 'r1addr' for port 'r1'.
memory_port r1 clk w0clk posedge
#   step DEFINE : Set 'clk' pin name 'w0clk' for port 'r1'.
memory set_debug_mode r1 true
#   step DEFINE : Set port debug mode  'true' for port 'r1' of memory 'zz_Encrypt_6_ZMEM_0'.
#   step USER TYPE SELECTION : Type 'bram' has been chosen by user for memory 'zz_Encrypt_2_ZMEM_0'.
#   step DEFINE : Multiplexing forced on dual port BRAM.
#   step MEMORY CHECK : Fast clock used for memory 'zz_Encrypt_2_ZMEM_0'.
#   step MEMORY CHECK : Fast clock used for memory 'zz_Encrypt_2_ZMEM_0'.
#   step ZMEM : Non-Optimizable zview instances used in module 'zz_Encrypt_2_ZMEM_0'.
#   step MULTI_PORT : Replicating 2 instances to reduce high fanout nets
#   step ZMEM : Fast system clock 'clk_100' is used for memory 'zz_Encrypt_2_ZMEM_0'.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'IS_NET_DRIVER' is found in module 'ZXLSYS' from library 'work' but not in the gold macro 'ZXLSYS' in library 'lib_zxlsys_macros'. When replacing with gold macro 'ZXLSYS', this attribute will be ignored.
#   step USER TYPE SELECTION : Type 'bram' has been chosen by user for memory 'zz_Encrypt_7_ZMEM_0'.
#   step DEFINE : Multiplexing forced on dual port BRAM.
#   step MEMORY CHECK : Fast clock used for memory 'zz_Encrypt_7_ZMEM_0'.
#   step MEMORY CHECK : Fast clock used for memory 'zz_Encrypt_7_ZMEM_0'.
#   step ZMEM : Non-Optimizable zview instances used in module 'zz_Encrypt_7_ZMEM_0'.
#   step MULTI_PORT : Replicating 2 instances to reduce high fanout nets
#   step ZMEM : Fast system clock 'clk_100' is used for memory 'zz_Encrypt_7_ZMEM_0'.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'IS_NET_DRIVER' is found in module 'ZXLSYS' from library 'work' but not in the gold macro 'ZXLSYS' in library 'lib_zxlsys_macros'. When replacing with gold macro 'ZXLSYS', this attribute will be ignored.
#   step USER TYPE SELECTION : Type 'bram' has been chosen by user for memory 'zz_Encrypt_8_ZMEM_0'.
#   step DEFINE : Multiplexing forced on dual port BRAM.
#   step MEMORY CHECK : Fast clock used for memory 'zz_Encrypt_8_ZMEM_0'.
#   step MEMORY CHECK : Fast clock used for memory 'zz_Encrypt_8_ZMEM_0'.
#   step ZMEM : Non-Optimizable zview instances used in module 'zz_Encrypt_8_ZMEM_0'.
#   step MULTI_PORT : Replicating 2 instances to reduce high fanout nets
#   step ZMEM : Fast system clock 'clk_100' is used for memory 'zz_Encrypt_8_ZMEM_0'.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'IS_NET_DRIVER' is found in module 'ZXLSYS' from library 'work' but not in the gold macro 'ZXLSYS' in library 'lib_zxlsys_macros'. When replacing with gold macro 'ZXLSYS', this attribute will be ignored.
#   step USER TYPE SELECTION : Type 'bram' has been chosen by user for memory 'zz_Encrypt_9_ZMEM_0'.
#   step DEFINE : Multiplexing forced on dual port BRAM.
#   step MEMORY CHECK : Fast clock used for memory 'zz_Encrypt_9_ZMEM_0'.
#   step MEMORY CHECK : Fast clock used for memory 'zz_Encrypt_9_ZMEM_0'.
#   step ZMEM : Non-Optimizable zview instances used in module 'zz_Encrypt_9_ZMEM_0'.
#   step MULTI_PORT : Replicating 2 instances to reduce high fanout nets
#   step ZMEM : Fast system clock 'clk_100' is used for memory 'zz_Encrypt_9_ZMEM_0'.
### warning in ZEBU_MACRO_LEGALIZATION [PLU0610W] : Attribute 'IS_NET_DRIVER' is found in module 'ZXLSYS' from library 'work' but not in the gold macro 'ZXLSYS' in library 'lib_zxlsys_macros'. When replacing with gold macro 'ZXLSYS', this attribute will be ignored.
### warning in AC [TAM0018W] : No Netlist available, disabling command generators for commands based on it
#   step Generate zTopBuild equi file. : Starting
#   step SERIALIZE : writing netlist 'zTopBuild_netlist' into znl file 'tools/zDB/zTopBuild_equi.edf.gz'
#   step SERIALIZE : #bytes in: 22253143, #bytes out: 5962254, compression ratio: 3.732337
#   step Generate zTopBuild equi file. : Done in       elapsed:1 s      user:2 s   system:0.10 s     %cpu:167.34       load:2.73       fm:208610 m     vm:1776 m       vm:+0 m     um:1271 m       um:+1 m
#   step GEN_XTOR : Generating for indexes in runtime data base '0' features
#   step GEN_XTOR : Generating for indexes in runtime data base '0' features...done
#   step PRE-CLUSTERING STAT : Activating muxcy cost estimate
#   step AC : Configuring stat DB for sync elements reg cost counting.
#   step Property DB : writing property DB into file 'tools/zTopBuild/zTopBuild_propertyDB.gz'
#   step Hydra Conversion : Starting
#   step Znl2Netplus : Starting
#   step Builder : #fake scopes       = 1069
#   step Build WB : Starting
#   step Build WB : Done in     elapsed:0.3 s    user:0.7 s    system:0.1 s     %cpu:271.19       load:2.73       fm:208616 m     vm:1776 m       vm:+0 m     um:1271 m       um:+0 m
#   step Build indexer : Starting
#   step Builder : #unfolded wires      = 1102491
#   step Builder : #unfolded hierInsts  = 5383
#   step Builder : #unfolded insts      = 875561
#   step Builder : #hierWires           = 773761
#   step Builder : #equis               = 773732
#   step Builder : #leaf-free hierWires = 29
#   step Build indexer : Done in     elapsed:0.4 s   user:0.34 s      system:0 s     %cpu:871.79       load:2.73       fm:208583 m     vm:2552 m     vm:+776 m     um:1293 m      um:+22 m
#   step Build indexer : Total Memory: 0.75 GB (+ 0.75 GB) -- In Use: 0.75 GB -- Free Memory: 0.00 GB
#   step create cells : Starting
#   step create cells : Done in    elapsed:0.41 s    user:0.4 s    system:0.1 s      %cpu:12.21       load:2.73       fm:208565 m     vm:3256 m     vm:+704 m     um:1338 m      um:+45 m
#   step create cells : Total Memory: 1.00 GB (+ 0.25 GB) -- In Use: 1.00 GB -- Free Memory: 0.00 GB
#   step resize eid2names vector : Starting
#   step resize eid2names vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208557 m     vm:3512 m     vm:+256 m     um:1346 m       um:+8 m
#   step resize eid2names vector : Total Memory: 1.25 GB (+ 0.25 GB) -- In Use: 1.25 GB -- Free Memory: 0.00 GB
#   step Init MuDb : Starting
#   step Init MuDb : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208550 m     vm:3768 m       vm:+0 m     um:1349 m       um:+0 m
#   step populate cells : Starting
#   step populate NL::Instance's : Starting
#   step populate NL::Instance's : Done in    elapsed:0.16 s      user:2 s    system:0.2 s    %cpu:1493.98       load:2.73       fm:208471 m     vm:4292 m     vm:+524 m     um:1436 m      um:+87 m
#   step populate NL::Instance's : Total Memory: 2.00 GB (+ 0.50 GB) -- In Use: 2.00 GB -- Free Memory: 0.00 GB
#   step Create top output ports : Starting
#   step Create top output ports : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208471 m     vm:4292 m       vm:+0 m     um:1436 m       um:+0 m
#   step Create top output ports : Total Memory: 2.00 GB -- In Use: 2.00 GB -- Free Memory: 0.00 GB
#   step find unconnected NL::MacroCell's : Starting
#   step find unconnected NL::MacroCell's : Done in     elapsed:0.3 s    user:0.2 s      system:0 s      %cpu:95.24       load:2.73       fm:208476 m     vm:4292 m       vm:+0 m     um:1436 m       um:+0 m
#   step find unconnected NL::MacroCell's : Total Memory: 2.00 GB -- In Use: 2.00 GB -- Free Memory: 0.00 GB
#   step schedule unconnected NL::MacroCell's creation : Starting
#   step Builder : #unconnected mcs    =2
#   step schedule unconnected NL::MacroCell's creation : Done in       elapsed:0 s    user:0.8 s      system:0 s    %cpu:1600.00       load:2.73       fm:208472 m     vm:4548 m     vm:+256 m     um:1440 m       um:+4 m
#   step schedule unconnected NL::MacroCell's creation : Total Memory: 2.25 GB (+ 0.25 GB) -- In Use: 2.00 GB -- Free Memory: 0.25 GB
#   step populate NL::MacroCell's : Starting
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s    user:0.3 s      system:0 s    %cpu:1000.00       load:2.73       fm:208462 m     vm:4804 m       vm:+0 m     um:1452 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in       elapsed:0 s    user:0.1 s    system:0.1 s    %cpu:2000.00       load:2.73       fm:208462 m     vm:4804 m       vm:+0 m     um:1452 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208462 m     vm:4804 m       vm:+0 m     um:1452 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208462 m     vm:4804 m       vm:+0 m     um:1453 m       um:+1 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208461 m     vm:4804 m       vm:+0 m     um:1453 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in     elapsed:0.1 s    user:0.1 s      system:0 s    %cpu:2000.00       load:2.73       fm:208431 m     vm:5060 m       vm:+0 m     um:1483 m      um:+28 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s      user:0 s    system:0.1 s    %cpu:1000.00       load:2.73       fm:208429 m     vm:5316 m     vm:+256 m     um:1485 m       um:+2 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:666.67       load:2.73       fm:208425 m     vm:5828 m     vm:+512 m     um:1489 m       um:+4 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s    user:0.3 s      system:0 s    %cpu:2000.00       load:2.73       fm:208423 m     vm:5828 m       vm:+0 m     um:1491 m       um:+2 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208423 m     vm:5828 m       vm:+0 m     um:1491 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208417 m     vm:5828 m       vm:+0 m     um:1499 m       um:+8 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:1142.86       load:2.73       fm:208418 m     vm:5828 m       vm:+0 m     um:1499 m       um:+0 m
#   step Cell reordering : Done in     elapsed:0.2 s   user:0.14 s    system:0.3 s     %cpu:971.43       load:2.73       fm:208418 m     vm:5828 m    vm:+1024 m     um:1499 m      um:+47 m
#   step Builder : #loadless mcos      =30133
#   step populate NL::MacroCell's : Done in     elapsed:0.5 s   user:0.47 s    system:0.7 s    %cpu:1213.48       load:2.73       fm:208418 m     vm:5828 m    vm:+1280 m     um:1499 m      um:+59 m
#   step populate NL::MacroCell's : Total Memory: 3.50 GB (+ 1.25 GB) -- In Use: 2.00 GB -- Free Memory: 1.50 GB
#   step post-process for RTL clocks : Starting
#   step post-process for RTL clocks : Done in     elapsed:0.7 s   user:0.12 s      system:0 s     %cpu:165.52       load:2.73       fm:208415 m     vm:5828 m       vm:+0 m     um:1501 m       um:+2 m
#   step post-process for RTL clocks : Total Memory: 3.50 GB -- In Use: 2.00 GB -- Free Memory: 1.50 GB
#   step Building DriverLess : Starting
#   step Building driverless for undriven ports : Starting
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208381 m     vm:5828 m       vm:+0 m     um:1535 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:2000.00       load:2.73       fm:208381 m     vm:5828 m       vm:+0 m     um:1535 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208381 m     vm:5828 m       vm:+0 m     um:1535 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208381 m     vm:5828 m       vm:+0 m     um:1535 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208381 m     vm:5828 m       vm:+0 m     um:1535 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in       elapsed:0 s      user:0 s    system:0.1 s     %cpu:500.00       load:2.73       fm:208343 m     vm:5828 m       vm:+0 m     um:1573 m      um:+38 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s    user:0.1 s      system:0 s       %cpu:0.00       load:2.73       fm:208343 m     vm:5828 m       vm:+0 m     um:1573 m       um:+0 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208339 m     vm:6340 m     vm:+512 m     um:1577 m       um:+4 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208339 m     vm:6340 m       vm:+0 m     um:1577 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208339 m     vm:6340 m       vm:+0 m     um:1577 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208333 m     vm:6340 m       vm:+0 m     um:1583 m       um:+6 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:1142.86       load:2.73       fm:208333 m     vm:6340 m       vm:+0 m     um:1583 m       um:+0 m
#   step Cell reordering : Done in     elapsed:0.1 s    user:0.7 s    system:0.3 s     %cpu:800.00       load:2.73       fm:208333 m     vm:6340 m     vm:+512 m     um:1583 m      um:+48 m
#   step Builder : Created 4231 driverless.
#   step Building driverless for undriven ports : Done in     elapsed:0.2 s   user:0.21 s    system:0.4 s    %cpu:1086.96       load:2.73       fm:208333 m     vm:6340 m     vm:+512 m     um:1583 m      um:+82 m
#   step Building driverless for undriven ports : Total Memory: 4.00 GB (+ 0.50 GB) -- In Use: 2.50 GB -- Free Memory: 1.50 GB
#   step Building DriverLess : Done in     elapsed:0.2 s   user:0.21 s    system:0.4 s    %cpu:1086.96       load:2.73       fm:208333 m     vm:6340 m     vm:+512 m     um:1583 m      um:+82 m
#   step Building DriverLess : Total Memory: 4.00 GB (+ 0.50 GB) -- In Use: 2.25 GB -- Free Memory: 1.75 GB
#   step Capturing DICE/SA wrappers : Starting
#   step SA-DICE-DUMP : Found 0 DICE/SA wrapper instances
#   step SA-DICE-DUMP : Found 0 DICE/SA connector instances
#   step Capturing DICE/SA wrappers : Done in     elapsed:0.6 s    user:0.6 s      system:0 s      %cpu:96.77       load:2.73       fm:208333 m     vm:6340 m       vm:+0 m     um:1583 m       um:+0 m
#   step Capturing DICE/SA wrappers : Total Memory: 4.00 GB -- In Use: 2.25 GB -- Free Memory: 1.75 GB
#   step populate cells : Done in    elapsed:0.40 s      user:3 s   system:0.13 s     %cpu:890.84       load:2.73       fm:208333 m     vm:6340 m    vm:+2572 m     um:1583 m     um:+234 m
#   step populate cells : Total Memory: 4.00 GB (+ 2.50 GB) -- In Use: 2.25 GB -- Free Memory: 1.75 GB
#   step Builder : #built HW                    =773732
#   step Builder : (#built HW)/(#equis)  =1
#   step Builder : #undriven HW          =107
#   step Builder : #single wire HW       =0
#   step Build HierView : Starting
#   step Build HierView : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208333 m     vm:6340 m       vm:+0 m     um:1584 m       um:+1 m
#   step Build HierView : Total Memory: 4.00 GB -- In Use: 2.00 GB -- Free Memory: 2.00 GB
#   step Compute and save eid2label.bin : Starting
#   step Compute and save eid2label.bin : Done in     elapsed:0.1 s    user:0.2 s      system:0 s     %cpu:153.85       load:2.73       fm:208333 m     vm:6340 m       vm:+0 m     um:1584 m       um:+0 m
#   step Compute and save eid2label.bin : Total Memory: 4.00 GB -- In Use: 2.25 GB -- Free Memory: 1.75 GB
#   step save equiID name database : Starting
#   step Save names : Starting
#   step Save names : Done in    elapsed:0.14 s   user:0.16 s    system:0.2 s     %cpu:130.43       load:2.73       fm:208311 m     vm:6340 m       vm:+0 m     um:1603 m      um:+19 m
#   step save equiID name database : Done in    elapsed:0.14 s   user:0.16 s    system:0.2 s     %cpu:129.96       load:2.73       fm:208311 m     vm:6340 m       vm:+0 m     um:1603 m      um:+19 m
#   step save equiID name database : Total Memory: 4.00 GB -- In Use: 2.50 GB -- Free Memory: 1.50 GB
#   step Builder : START: CHECKCONSISTENCY IN BUILDER
#   step Builder : END:   CHECKCONSISTENCY IN BUILDER
#   step Znl2Netplus : Done in       elapsed:1 s      user:4 s   system:0.19 s     %cpu:393.88       load:2.73       fm:208306 m     vm:6340 m    vm:+4564 m     um:1609 m     um:+338 m
#   step Znl2Netplus : Total Memory: 4.00 GB (+ 4.00 GB) -- In Use: 2.25 GB -- Free Memory: 1.75 GB
#   step NameResolver : Load hierarchy : Starting
#   step NameResolver : Load hierarchy : Done in     elapsed:0.1 s   user:0.19 s    system:0.1 s    %cpu:1333.33       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step ZnlNameResolver : CellIDs mapping : Starting
#   step ZnlNameResolver : CellIDs mapping : Done in     elapsed:0.1 s    user:0.5 s      system:0 s    %cpu:1250.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step periodic_steps : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step Hydra Conversion : Done in       elapsed:1 s      user:4 s   system:0.21 s     %cpu:399.37       load:2.73       fm:208306 m     vm:6340 m    vm:+4564 m     um:1609 m     um:+338 m
#   step Hydra Conversion : Total Memory: 4.00 GB (+ 4.00 GB) -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step ObserverInserter Step : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step periodic_steps : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step ObserverInserter Step : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step ObserverInserter Step : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step UserIP Insert Readback probes : Starting
#   step USERIP_OBS : Inserted 0 observers for UserIP output ports
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step periodic_steps : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step UserIP Insert Readback probes : Done in       elapsed:0 s    user:0.5 s      system:0 s    %cpu:1000.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step UserIP Insert Readback probes : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step ClockDeclaration Step : Starting
#   step ClockDeclaration tcl command processing. : Starting
#   step ClockDeclaration tcl command processing. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step periodic_steps : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step ClockDeclaration Step : Done in       elapsed:0 s      user:0 s    system:0.1 s    %cpu:2000.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step ClockDeclaration Step : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step SdcConstraintReader Step : Starting
#   step SdcConstraintReader::run : Starting
#   step SdcConstraintReader::run : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step SdcConstraintReader::run : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step periodic_steps : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step SdcConstraintReader Step : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step SdcConstraintReader Step : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step SdcMcpPlaceHolder Step : Starting
#   step SdcMcpPlaceHolder::run : Starting
#   step SdcMcpPlaceHolder::run : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step SdcMcpPlaceHolder::run : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step periodic_steps : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step SdcMcpPlaceHolder Step : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step SdcMcpPlaceHolder Step : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step SparseMudbData Step : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step periodic_steps : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step SparseMudbData Step : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step SparseMudbData Step : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step LoopBreakAction Step : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step periodic_steps : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step LoopBreakAction Step : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step LoopBreakAction Step : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step FalsePathAction Step : Starting
#   step User defined false paths tcl command processing. : Starting
#   step User defined false paths tcl command processing. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step periodic_steps : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step FalsePathAction Step : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step FalsePathAction Step : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step BlackBox Drive Command : Starting
#   step Blackbox drive : Starting
#   step Blackbox Drive : There are 0 user blackbox drive commands
#   step Blackbox drive : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step periodic_steps : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step BlackBox Drive Command : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step BlackBox Drive Command : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step Update MuDb : Starting
#   step DBGMGR : Found '2' user value sets and '4' combination of value sets before MuDb update.
#   step DBGMGR : Found '2' user value sets and '4' combination of value sets after MuDb update (0 processed observers).
#   step Update MuDb : Done in       elapsed:0 s    user:0.3 s      system:0 s    %cpu:1200.00       load:2.73       fm:208306 m     vm:6340 m       vm:+0 m     um:1609 m       um:+0 m
#   step Internal signals notification : Starting
#   step Internal signals : Starting
#   step Internal signals : Done in     elapsed:0.8 s      user:1 s    system:0.6 s    %cpu:1425.15       load:2.73       fm:208304 m     vm:6340 m       vm:+0 m     um:1612 m       um:+3 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208304 m     vm:6340 m       vm:+0 m     um:1612 m       um:+0 m
#   step periodic_steps : Total Memory: 4.00 GB -- In Use: 1.50 GB -- Free Memory: 2.50 GB
#   step Internal signals notification : Done in     elapsed:0.9 s      user:1 s    system:0.7 s    %cpu:1411.76       load:2.73       fm:208304 m     vm:6340 m       vm:+0 m     um:1612 m       um:+3 m
#   step Internal signals notification : Total Memory: 4.00 GB -- In Use: 1.50 GB -- Free Memory: 2.50 GB
#   step Disconnect top ports : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208304 m     vm:6340 m       vm:+0 m     um:1612 m       um:+0 m
#   step periodic_steps : Total Memory: 4.00 GB -- In Use: 1.50 GB -- Free Memory: 2.50 GB
#   step Disconnect top ports : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:666.67       load:2.73       fm:208304 m     vm:6340 m       vm:+0 m     um:1612 m       um:+0 m
#   step Disconnect top ports : Total Memory: 4.00 GB -- In Use: 1.50 GB -- Free Memory: 2.50 GB
#   step GenericXtor PreSplit Process : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208304 m     vm:6340 m       vm:+0 m     um:1612 m       um:+0 m
#   step periodic_steps : Total Memory: 4.00 GB -- In Use: 1.50 GB -- Free Memory: 2.50 GB
#   step GenericXtor PreSplit Process : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208304 m     vm:6340 m       vm:+0 m     um:1612 m       um:+0 m
#   step GenericXtor PreSplit Process : Total Memory: 4.00 GB -- In Use: 1.50 GB -- Free Memory: 2.50 GB
#   step Trigger Process : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208304 m     vm:6340 m       vm:+0 m     um:1612 m       um:+0 m
#   step periodic_steps : Total Memory: 4.00 GB -- In Use: 1.50 GB -- Free Memory: 2.50 GB
#   step Trigger Process : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208304 m     vm:6340 m       vm:+0 m     um:1612 m       um:+0 m
#   step Trigger Process : Total Memory: 4.00 GB -- In Use: 1.50 GB -- Free Memory: 2.50 GB
#   step fs_macro merge : Starting
#   step ZMEM_CLK_DETECT : Instrumentation of alb_mss_fpga_sram_0000_ZMEM_mem_r ports : Beginning
#   step ZMEM_CLK_DETECT : Steps are saved in file : zTopBuild_zmem_clk_detect.log
#   step ZMEM_CLK_DETECT : Pass on all memories for full memory timing model...
#   step ZMEM_CLK_DETECT : Instrumentation of alb_mss_fpga_sram_0000_ZMEM_mem_r ports : Done
#   step ZMEM_CLK_DETECT : Instrumentation of alb_mss_mem_lat_0000_ZMEM_i_bdel_mem ports : Beginning
#   step ZMEM_CLK_DETECT : Steps are saved in file : zTopBuild_zmem_clk_detect.log
#   step ZMEM_CLK_DETECT : Pass on all memories for full memory timing model...
#   step ZMEM_CLK_DETECT : Instrumentation of alb_mss_mem_lat_0000_ZMEM_i_bdel_mem ports : Done
#   step ZMEM_CLK_DETECT : Instrumentation of alb_mss_mem_lat_0000_ZMEM_i_rdel_mem ports : Beginning
#   step ZMEM_CLK_DETECT : Steps are saved in file : zTopBuild_zmem_clk_detect.log
#   step ZMEM_CLK_DETECT : Pass on all memories for full memory timing model...
#   step ZMEM_CLK_DETECT : Instrumentation of alb_mss_mem_lat_0000_ZMEM_i_rdel_mem ports : Done
#   step ZMEM_CLK_DETECT : Instrumentation of fpga_sram_0000_ZMEM_mem_r ports : Beginning
#   step ZMEM_CLK_DETECT : Steps are saved in file : zTopBuild_zmem_clk_detect.log
#   step ZMEM_CLK_DETECT : Pass on all memories for full memory timing model...
#   step ZMEM_CLK_DETECT : Instrumentation of fpga_sram_0000_ZMEM_mem_r ports : Done
#   step ZMEM_CLK_DETECT : Instrumentation of fpga_sram_0001_ZMEM_mem_r ports : Beginning
#   step ZMEM_CLK_DETECT : Steps are saved in file : zTopBuild_zmem_clk_detect.log
#   step ZMEM_CLK_DETECT : Pass on all memories for full memory timing model...
#   step ZMEM_CLK_DETECT : Instrumentation of fpga_sram_0001_ZMEM_mem_r ports : Done
#   step ZMEM_CLK_DETECT : Instrumentation of fpga_sram_0002_0000_ZMEM_mem_r ports : Beginning
#   step ZMEM_CLK_DETECT : Steps are saved in file : zTopBuild_zmem_clk_detect.log
#   step ZMEM_CLK_DETECT : Pass on all memories for full memory timing model...
#   step ZMEM_CLK_DETECT : Instrumentation of fpga_sram_0002_0000_ZMEM_mem_r ports : Done
#   step ZMEM_CLK_DETECT : Instrumentation of fpga_sram_0002_ZMEM_mem_r ports : Beginning
#   step ZMEM_CLK_DETECT : Steps are saved in file : zTopBuild_zmem_clk_detect.log
#   step ZMEM_CLK_DETECT : Pass on all memories for full memory timing model...
#   step ZMEM_CLK_DETECT : Instrumentation of fpga_sram_0002_ZMEM_mem_r ports : Done
#   step ZMEM_CLK_DETECT : Instrumentation of zz_Encrypt_5_ZMEM_0 ports : Beginning
#   step ZMEM_CLK_DETECT : Steps are saved in file : zTopBuild_zmem_clk_detect.log
#   step ZMEM_CLK_DETECT : Pass on all memories for full memory timing model...
#   step ZMEM_CLK_DETECT : Instrumentation of zz_Encrypt_5_ZMEM_0 ports : Done
#   step ZMEM_CLK_DETECT : Instrumentation of zz_Encrypt_6_ZMEM_0 ports : Beginning
#   step ZMEM_CLK_DETECT : Steps are saved in file : zTopBuild_zmem_clk_detect.log
#   step ZMEM_CLK_DETECT : Pass on all memories for full memory timing model...
#   step ZMEM_CLK_DETECT : Instrumentation of zz_Encrypt_6_ZMEM_0 ports : Done
#   step ZMEM_CLK_DETECT : Instrumentation of zz_Encrypt_2_ZMEM_0 ports : Beginning
#   step ZMEM_CLK_DETECT : Steps are saved in file : zTopBuild_zmem_clk_detect.log
#   step ZMEM_CLK_DETECT : Pass on all memories for full memory timing model...
#   step ZMEM_CLK_DETECT : Instrumentation of zz_Encrypt_2_ZMEM_0 ports : Done
#   step ZMEM_CLK_DETECT : Instrumentation of zz_Encrypt_7_ZMEM_0 ports : Beginning
#   step ZMEM_CLK_DETECT : Steps are saved in file : zTopBuild_zmem_clk_detect.log
#   step ZMEM_CLK_DETECT : Pass on all memories for full memory timing model...
#   step ZMEM_CLK_DETECT : Instrumentation of zz_Encrypt_7_ZMEM_0 ports : Done
#   step ZMEM_CLK_DETECT : Instrumentation of zz_Encrypt_8_ZMEM_0 ports : Beginning
#   step ZMEM_CLK_DETECT : Steps are saved in file : zTopBuild_zmem_clk_detect.log
#   step ZMEM_CLK_DETECT : Pass on all memories for full memory timing model...
#   step ZMEM_CLK_DETECT : Instrumentation of zz_Encrypt_8_ZMEM_0 ports : Done
#   step ZMEM_CLK_DETECT : Instrumentation of zz_Encrypt_9_ZMEM_0 ports : Beginning
#   step ZMEM_CLK_DETECT : Steps are saved in file : zTopBuild_zmem_clk_detect.log
#   step ZMEM_CLK_DETECT : Pass on all memories for full memory timing model...
#   step ZMEM_CLK_DETECT : Instrumentation of zz_Encrypt_9_ZMEM_0 ports : Done
#   step Build WB : Starting
#   step Build WB : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:250.00       load:2.73       fm:208307 m     vm:6340 m       vm:+0 m     um:1613 m       um:+0 m
#   step Build WB : Total Memory: 4.00 GB -- In Use: 1.50 GB -- Free Memory: 2.50 GB
#   step Build indexer : Starting
#   step Build indexer : Done in     elapsed:0.1 s    user:0.2 s    system:0.1 s    %cpu:1500.00       load:2.73       fm:208307 m     vm:6340 m       vm:+0 m     um:1613 m       um:+0 m
#   step Build indexer : Total Memory: 4.00 GB -- In Use: 2.25 GB -- Free Memory: 1.75 GB
#   step create cells : Starting
#   step create cells : Done in    elapsed:0.40 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208301 m     vm:6788 m     vm:+448 m     um:1621 m       um:+8 m
#   step create cells : Total Memory: 4.00 GB -- In Use: 2.25 GB -- Free Memory: 1.75 GB
#   step Init MuDb : Starting
#   step Init MuDb : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208298 m     vm:6788 m       vm:+0 m     um:1621 m       um:+0 m
#   step populate cells : Starting
#   step populate NL::Instance's : Starting
#   step populate NL::Instance's : Done in     elapsed:0.2 s   user:0.15 s    system:0.2 s    %cpu:1133.33       load:2.73       fm:208233 m     vm:6788 m       vm:+0 m     um:1685 m      um:+64 m
#   step populate NL::Instance's : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step Create top output ports : Starting
#   step Create top output ports : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208233 m     vm:6788 m       vm:+0 m     um:1685 m       um:+0 m
#   step Create top output ports : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step find unconnected NL::MacroCell's : Starting
#   step find unconnected NL::MacroCell's : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208233 m     vm:6788 m       vm:+0 m     um:1685 m       um:+0 m
#   step find unconnected NL::MacroCell's : Total Memory: 4.00 GB -- In Use: 2.75 GB -- Free Memory: 1.25 GB
#   step populate NL::MacroCell's : Starting
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:2000.00       load:2.73       fm:208223 m     vm:6788 m       vm:+0 m     um:1697 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208223 m     vm:6788 m       vm:+0 m     um:1697 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208223 m     vm:6788 m       vm:+0 m     um:1697 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208223 m     vm:6788 m       vm:+0 m     um:1697 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208223 m     vm:6788 m       vm:+0 m     um:1697 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in       elapsed:0 s      user:0 s    system:0.1 s     %cpu:666.67       load:2.73       fm:208191 m     vm:6788 m       vm:+0 m     um:1729 m      um:+32 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s      user:0 s    system:0.2 s    %cpu:1333.33       load:2.73       fm:208190 m     vm:7044 m     vm:+256 m     um:1731 m       um:+2 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s      user:0 s    system:0.1 s    %cpu:1000.00       load:2.73       fm:208186 m     vm:7556 m     vm:+512 m     um:1735 m       um:+4 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:1000.00       load:2.73       fm:208186 m     vm:7556 m       vm:+0 m     um:1735 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208186 m     vm:7556 m       vm:+0 m     um:1735 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208186 m     vm:7556 m       vm:+0 m     um:1735 m       um:+0 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208186 m     vm:7556 m       vm:+0 m     um:1735 m       um:+0 m
#   step Cell reordering : Done in       elapsed:0 s    user:0.3 s    system:0.5 s    %cpu:1000.00       load:2.73       fm:208186 m     vm:7556 m     vm:+768 m     um:1735 m      um:+38 m
#   step populate NL::MacroCell's : Done in     elapsed:0.4 s   user:0.44 s    system:0.6 s    %cpu:1086.96       load:2.73       fm:208187 m     vm:7556 m     vm:+768 m     um:1735 m      um:+50 m
#   step populate NL::MacroCell's : Total Memory: 4.75 GB (+ 0.75 GB) -- In Use: 3.25 GB -- Free Memory: 1.50 GB
#   step post-process for RTL clocks : Starting
#   step post-process for RTL clocks : Done in       elapsed:0 s    user:0.1 s      system:0 s       %cpu:0.00       load:2.73       fm:208187 m     vm:7556 m       vm:+0 m     um:1735 m       um:+0 m
#   step post-process for RTL clocks : Total Memory: 4.75 GB -- In Use: 3.25 GB -- Free Memory: 1.50 GB
#   step Building DriverLess : Starting
#   step Building driverless for undriven ports : Starting
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s      user:0 s    system:0.1 s     %cpu:666.67       load:2.73       fm:208151 m     vm:7556 m       vm:+0 m     um:1771 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208151 m     vm:7556 m       vm:+0 m     um:1771 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208151 m     vm:7556 m       vm:+0 m     um:1771 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208151 m     vm:7556 m       vm:+0 m     um:1771 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208151 m     vm:7556 m       vm:+0 m     um:1771 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in       elapsed:0 s      user:0 s    system:0.1 s       %cpu:0.00       load:2.73       fm:208121 m     vm:7556 m       vm:+0 m     um:1801 m      um:+30 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208121 m     vm:7556 m       vm:+0 m     um:1801 m       um:+0 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208119 m     vm:7812 m     vm:+256 m     um:1803 m       um:+2 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208119 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208119 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:2000.00       load:2.73       fm:208119 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208119 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step Cell reordering : Done in       elapsed:0 s    user:0.2 s    system:0.2 s     %cpu:615.38       load:2.73       fm:208119 m     vm:7812 m     vm:+256 m     um:1803 m      um:+32 m
#   step Building driverless for undriven ports : Done in     elapsed:0.1 s    user:0.5 s    system:0.3 s     %cpu:842.11       load:2.73       fm:208119 m     vm:7812 m     vm:+256 m     um:1803 m      um:+68 m
#   step Building driverless for undriven ports : Total Memory: 5.00 GB (+ 0.25 GB) -- In Use: 3.50 GB -- Free Memory: 1.50 GB
#   step Building DriverLess : Done in     elapsed:0.1 s    user:0.5 s    system:0.3 s     %cpu:842.11       load:2.73       fm:208119 m     vm:7812 m     vm:+256 m     um:1803 m      um:+68 m
#   step Building DriverLess : Total Memory: 5.00 GB (+ 0.25 GB) -- In Use: 3.25 GB -- Free Memory: 1.75 GB
#   step Capturing DICE/SA wrappers : Starting
#   step SA-DICE-DUMP : Found 0 DICE/SA wrapper instances
#   step SA-DICE-DUMP : Found 0 DICE/SA connector instances
#   step Capturing DICE/SA wrappers : Done in     elapsed:0.1 s    user:0.1 s      system:0 s     %cpu:153.85       load:2.73       fm:208119 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step Capturing DICE/SA wrappers : Total Memory: 5.00 GB -- In Use: 3.25 GB -- Free Memory: 1.75 GB
#   step populate cells : Done in     elapsed:0.8 s   user:0.66 s   system:0.11 s     %cpu:968.55       load:2.73       fm:208119 m     vm:7812 m    vm:+1024 m     um:1803 m     um:+182 m
#   step populate cells : Total Memory: 5.00 GB (+ 1.00 GB) -- In Use: 3.25 GB -- Free Memory: 1.75 GB
#   step Build HierView : Starting
#   step Build HierView : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208119 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step Build HierView : Total Memory: 5.00 GB -- In Use: 3.00 GB -- Free Memory: 2.00 GB
#   step Build Bridge for Late Inlining : Starting
#   step Build Library IP-Bridge for Late Inlining : Starting
#   step Build Library IP-Bridge for Late Inlining : Done in     elapsed:0.1 s    user:0.3 s      system:0 s     %cpu:200.00       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step Build DUT Output-Bridge for Late Inlining : Starting
#   step Collect Memory Output for Build Output-Bridge : Starting
#   step Collect Memory Output for Build Output-Bridge : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:1333.33       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step Build Output-Bridge on Collected Memory Output : Starting
#   step Build Output-Bridge on Collected Memory Output : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step Build DUT Output-Bridge for Late Inlining : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:1333.33       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step Build Bridge for Late Inlining : Done in     elapsed:0.2 s    user:0.7 s      system:0 s     %cpu:368.42       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step ZebuPull conversion : Starting
#   step ZebuPull conversion : Done in     elapsed:0.1 s      user:0 s    system:0.1 s     %cpu:166.67       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step Bidirectional switches : Starting
#   step Loop-free preprocess : Starting
#   step Loop-free preprocess : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:666.67       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step Bidirectional switches : 0 (r)tranif processed, (0 new intermediate multidrivers created, 0 drivers replicated, 0 shared implementations, 0 bits).
#   step Bidirectional switches : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:666.67       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step Z propagation : Starting
#   step Fix unconnected enable : Starting
#   step Fix unconnected enable : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:666.67       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step FanoutTable : Starting
#   step FanoutTable : Done in       elapsed:0 s      user:0 s    system:0.1 s     %cpu:666.67       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step Connect buf/bufif/(r)mos gates : Starting
#   step Connect buf/bufif/(r)mos gates : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step Remove undriven buf/bufif/(r)mos gates : Starting
#   step Buf processing : 0 undriven buffers cleaned up and 0 buffers processed for z propagation.
#   step Mos/Rmos processing : 0 undriven mos/rmos cleaned up and 0 mos/rmos processed for z propagation.
#   step Remove undriven buf/bufif/(r)mos gates : Done in       elapsed:0 s    user:0.1 s    system:0.1 s    %cpu:1333.33       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step Z propagation : Done in       elapsed:0 s    user:0.3 s    system:0.2 s     %cpu:714.29       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step Fix undriven : Starting
#   step Fix Undriven : 0 undriven ports, 0 undriven wires and 0 unconnected wires cleaned up.
#   step Fix undriven : Done in     elapsed:0.1 s    user:0.1 s      system:0 s    %cpu:1000.00       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step Tristate and multidriver resolution : Starting
#   step collect : Starting
#   step collect : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step prepare : Starting
#   step prepare : Done in       elapsed:0 s      user:0 s    system:0.1 s       %cpu:0.00       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1803 m       um:+0 m
#   step resolve : Starting
#   step Tristate/Multidriver : 0 mono tristates and 0 multidriver resolved (including 0 multidriver of assign buf).
#   step report : Starting
#   step report : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1804 m       um:+0 m
#   step resolve : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:1000.00       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1804 m       um:+1 m
#   step Tristate and multidriver resolution : Done in       elapsed:0 s    user:0.1 s    system:0.1 s    %cpu:1000.00       load:2.73       fm:208118 m     vm:7812 m       vm:+0 m     um:1804 m       um:+1 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208117 m     vm:7812 m       vm:+0 m     um:1804 m       um:+0 m
#   step periodic_steps : Total Memory: 5.00 GB -- In Use: 2.25 GB -- Free Memory: 2.75 GB
#   step fs_macro merge : Done in       elapsed:1 s      user:1 s   system:0.19 s     %cpu:159.48       load:2.73       fm:208117 m     vm:7812 m    vm:+1472 m     um:1804 m     um:+192 m
#   step fs_macro merge : Total Memory: 5.00 GB (+ 1.00 GB) -- In Use: 2.25 GB -- Free Memory: 2.75 GB
#   step ClockDelayPort merge : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208117 m     vm:7812 m       vm:+0 m     um:1804 m       um:+0 m
#   step periodic_steps : Total Memory: 5.00 GB -- In Use: 2.25 GB -- Free Memory: 2.75 GB
#   step ClockDelayPort merge : Done in     elapsed:0.4 s   user:0.67 s      system:0 s    %cpu:1558.14       load:2.73       fm:208117 m     vm:7812 m       vm:+0 m     um:1804 m       um:+0 m
#   step ClockDelayPort merge : Total Memory: 5.00 GB -- In Use: 2.25 GB -- Free Memory: 2.75 GB
#   step CCosim : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208117 m     vm:7812 m       vm:+0 m     um:1804 m       um:+0 m
#   step periodic_steps : Total Memory: 5.00 GB -- In Use: 2.25 GB -- Free Memory: 2.75 GB
#   step CCosim : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208117 m     vm:7812 m       vm:+0 m     um:1804 m       um:+0 m
#   step CCosim : Total Memory: 5.00 GB -- In Use: 2.25 GB -- Free Memory: 2.75 GB
#   step SA ZPRD Flow : Starting
#   step SA-DUMP : Total number of cells moved across zebu force/inject 0
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208117 m     vm:7812 m       vm:+0 m     um:1804 m       um:+0 m
#   step periodic_steps : Total Memory: 5.00 GB -- In Use: 2.25 GB -- Free Memory: 2.75 GB
#   step SA ZPRD Flow : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:1333.33       load:2.73       fm:208117 m     vm:7812 m       vm:+0 m     um:1804 m       um:+0 m
#   step SA ZPRD Flow : Total Memory: 5.00 GB -- In Use: 2.25 GB -- Free Memory: 2.75 GB
#   step zforce/zinject Implementation : Starting
#   step ZforceZinject : Implemented 0 zforce, 1 zforce on undriven, 0 static inject, 0 dynamic zinject, 3 undriven zinject, 0 simxl combinational deposits.
#   step NativeZforce : Implemented 0 native zforce (0 bits), resulting in addition of 0 Flips-flops and 0 LUTs.
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208117 m     vm:7812 m       vm:+0 m     um:1804 m       um:+0 m
#   step periodic_steps : Total Memory: 5.00 GB -- In Use: 2.25 GB -- Free Memory: 2.75 GB
#   step zforce/zinject Implementation : Done in     elapsed:0.1 s    user:0.9 s      system:0 s     %cpu:900.00       load:2.73       fm:208117 m     vm:7812 m       vm:+0 m     um:1804 m       um:+0 m
#   step zforce/zinject Implementation : Total Memory: 5.00 GB -- In Use: 2.25 GB -- Free Memory: 2.75 GB
#   step Plusargs Support : Starting
#   step Implement plusargs : Starting
#   step Plusargs :   #Injected WB registers = 0
#   step Implement plusargs : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:1600.00       load:2.73       fm:208117 m     vm:7812 m       vm:+0 m     um:1804 m       um:+0 m
#   step Implement plusargs : Total Memory: 5.00 GB -- In Use: 2.25 GB -- Free Memory: 2.75 GB
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208117 m     vm:7812 m       vm:+0 m     um:1804 m       um:+0 m
#   step periodic_steps : Total Memory: 5.00 GB -- In Use: 2.25 GB -- Free Memory: 2.75 GB
#   step Plusargs Support : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:1600.00       load:2.73       fm:208117 m     vm:7812 m       vm:+0 m     um:1804 m       um:+0 m
#   step Plusargs Support : Total Memory: 5.00 GB -- In Use: 2.25 GB -- Free Memory: 2.75 GB
#   step Blackbox ClockDelayPort : Starting
#   step UNKNOWN TIMING MODEL : No timing information has been defined for model 'zebu_bb_ts_rtl_clock' wit 50 ports, a default timing model will be generated.
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208073 m     vm:7812 m       vm:+0 m     um:1848 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208073 m     vm:7812 m       vm:+0 m     um:1848 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208073 m     vm:7812 m       vm:+0 m     um:1848 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208073 m     vm:7812 m       vm:+0 m     um:1848 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s    user:0.1 s    system:0.1 s    %cpu:2000.00       load:2.73       fm:208073 m     vm:7812 m       vm:+0 m     um:1848 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208045 m     vm:7812 m       vm:+0 m     um:1876 m      um:+28 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s      user:0 s    system:0.1 s       %cpu:0.00       load:2.73       fm:208045 m     vm:7812 m       vm:+0 m     um:1876 m       um:+0 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208043 m     vm:8068 m     vm:+256 m     um:1879 m       um:+3 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208043 m     vm:8068 m       vm:+0 m     um:1879 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208043 m     vm:8068 m       vm:+0 m     um:1879 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208035 m     vm:8068 m       vm:+0 m     um:1887 m       um:+8 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in       elapsed:0 s    user:0.5 s      system:0 s    %cpu:2000.00       load:2.73       fm:208035 m     vm:8068 m       vm:+0 m     um:1887 m       um:+0 m
#   step Cell reordering : Done in     elapsed:0.2 s    user:0.8 s    system:0.3 s     %cpu:916.67       load:2.73       fm:208035 m     vm:8068 m     vm:+256 m     um:1887 m      um:+39 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s    user:0.1 s      system:0 s       %cpu:0.00       load:2.73       fm:208035 m     vm:8068 m       vm:+0 m     um:1887 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Blackbox ClockDelayPort : Done in     elapsed:0.8 s   user:0.75 s    system:0.6 s    %cpu:1058.82       load:2.73       fm:208035 m     vm:8068 m     vm:+256 m     um:1887 m      um:+83 m
#   step Blackbox ClockDelayPort : Total Memory: 5.25 GB (+ 0.25 GB) -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Sorting cells : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208040 m     vm:8068 m       vm:+0 m     um:1889 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Sorting cells : Done in    elapsed:0.40 s    user:0.4 s      system:0 s       %cpu:9.91       load:2.73       fm:208040 m     vm:8068 m       vm:+0 m     um:1889 m       um:+2 m
#   step Sorting cells : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Undriven, Tristate and Multidriver Resolution : Starting
#   step ZebuPull conversion : Starting
#   step ZebuPull conversion : Done in     elapsed:0.1 s    user:0.5 s      system:0 s    %cpu:1250.00       load:2.73       fm:208040 m     vm:8068 m       vm:+0 m     um:1889 m       um:+0 m
#   step Bidirectional switches : Starting
#   step Loop-free preprocess : Starting
#   step Loop-free preprocess : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:1333.33       load:2.73       fm:208040 m     vm:8068 m       vm:+0 m     um:1889 m       um:+0 m
#   step Bidirectional switches : 0 (r)tranif processed, (0 new intermediate multidrivers created, 0 drivers replicated, 0 shared implementations, 0 bits).
#   step Bidirectional switches : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:1333.33       load:2.73       fm:208040 m     vm:8068 m       vm:+0 m     um:1889 m       um:+0 m
#   step Z propagation : Starting
#   step Fix unconnected enable : Starting
#   step Fix unconnected enable : Done in     elapsed:0.1 s    user:0.5 s      system:0 s    %cpu:1666.67       load:2.73       fm:208040 m     vm:8068 m       vm:+0 m     um:1889 m       um:+0 m
#   step FanoutTable : Starting
#   step FanoutTable : Done in     elapsed:0.1 s   user:0.22 s      system:0 s    %cpu:1257.14       load:2.73       fm:208035 m     vm:8068 m       vm:+0 m     um:1893 m       um:+4 m
#   step Connect buf/bufif/(r)mos gates : Starting
#   step Connect buf/bufif/(r)mos gates : Done in     elapsed:0.1 s    user:0.9 s      system:0 s    %cpu:1285.71       load:2.73       fm:208035 m     vm:8068 m       vm:+0 m     um:1893 m       um:+0 m
#   step Remove undriven buf/bufif/(r)mos gates : Starting
#   step Buf processing : 0 undriven buffers cleaned up and 0 buffers processed for z propagation.
#   step Mos/Rmos processing : 0 undriven mos/rmos cleaned up and 0 mos/rmos processed for z propagation.
#   step Remove undriven buf/bufif/(r)mos gates : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:1600.00       load:2.73       fm:208035 m     vm:8068 m       vm:+0 m     um:1893 m       um:+0 m
#   step Z propagation : Done in     elapsed:0.3 s   user:0.40 s      system:0 s    %cpu:1194.03       load:2.73       fm:208035 m     vm:8068 m       vm:+0 m     um:1893 m       um:+4 m
#   step Fix undriven : Starting
#   step FixUndriven: dump report : Starting
#   step FixUndriven: dump report : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208035 m     vm:8068 m       vm:+0 m     um:1893 m       um:+0 m
#   step Fix Undriven : 0 undriven ports, 0 undriven wires and 0 unconnected wires cleaned up.
#   step Fix undriven : Done in     elapsed:0.2 s   user:0.11 s    system:0.1 s    %cpu:1000.00       load:2.73       fm:208035 m     vm:8068 m       vm:+0 m     um:1893 m       um:+0 m
#   step Tristate and multidriver resolution : Starting
#   step collect : Starting
#   step collect : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:1000.00       load:2.73       fm:208035 m     vm:8068 m       vm:+0 m     um:1893 m       um:+0 m
#   step prepare : Starting
#   step prepare : Done in       elapsed:0 s    user:0.7 s      system:0 s    %cpu:1555.56       load:2.73       fm:208035 m     vm:8068 m       vm:+0 m     um:1893 m       um:+0 m
#   step resolve : Starting
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208027 m     vm:8068 m       vm:+0 m     um:1899 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208025 m     vm:8068 m       vm:+0 m     um:1899 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208025 m     vm:8068 m       vm:+0 m     um:1899 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208024 m     vm:8068 m       vm:+0 m     um:1899 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:666.67       load:2.73       fm:208024 m     vm:8068 m       vm:+0 m     um:1899 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208022 m     vm:8068 m       vm:+0 m     um:1901 m       um:+2 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208022 m     vm:8068 m       vm:+0 m     um:1901 m       um:+0 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208022 m     vm:8068 m       vm:+0 m     um:1901 m       um:+0 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208023 m     vm:8068 m       vm:+0 m     um:1901 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208023 m     vm:8068 m       vm:+0 m     um:1901 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:500.00       load:2.73       fm:208021 m     vm:8068 m       vm:+0 m     um:1903 m       um:+2 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in       elapsed:0 s    user:0.5 s      system:0 s    %cpu:1250.00       load:2.73       fm:208021 m     vm:8068 m       vm:+0 m     um:1903 m       um:+0 m
#   step Cell reordering : Done in     elapsed:0.1 s    user:0.8 s      system:0 s     %cpu:727.27       load:2.73       fm:208021 m     vm:8068 m       vm:+0 m     um:1903 m       um:+4 m
#   step Tristate/Multidriver : 0 mono tristates and 2 multidriver resolved (including 0 multidriver of assign buf).
#   step report : Starting
#   step report : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208021 m     vm:8068 m       vm:+0 m     um:1903 m       um:+0 m
#   step resolve : Done in     elapsed:0.2 s   user:0.13 s      system:0 s     %cpu:702.70       load:2.73       fm:208021 m     vm:8068 m       vm:+0 m     um:1903 m      um:+10 m
#   step Tristate and multidriver resolution : Done in     elapsed:0.2 s   user:0.22 s      system:0 s     %cpu:830.19       load:2.73       fm:208021 m     vm:8068 m       vm:+0 m     um:1903 m      um:+10 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208021 m     vm:8068 m       vm:+0 m     um:1903 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Undriven, Tristate and Multidriver Resolution : Done in     elapsed:0.8 s   user:0.82 s    system:0.1 s    %cpu:1031.06       load:2.73       fm:208021 m     vm:8068 m       vm:+0 m     um:1903 m      um:+14 m
#   step Undriven, Tristate and Multidriver Resolution : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Unblackbox ClockDelayPort : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.73       fm:208012 m     vm:8068 m       vm:+0 m     um:1913 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.00 GB -- Free Memory: 3.25 GB
#   step Unblackbox ClockDelayPort : Done in     elapsed:0.1 s    user:0.6 s    system:0.1 s     %cpu:777.78       load:2.73       fm:208012 m     vm:8068 m       vm:+0 m     um:1913 m      um:+10 m
#   step Unblackbox ClockDelayPort : Total Memory: 5.25 GB -- In Use: 2.00 GB -- Free Memory: 3.25 GB
#   step DelayedModelsInlineAfter___Unblackbox ClockDelayPort : Starting
#   step ChangeModel - run : Starting
#   step ChangeModel : 0 blackboxes implemented (0 copied cells / 0 copied MacroCells).
#   step ChangeModel - run : Done in     elapsed:0.2 s    user:0.7 s      system:0 s     %cpu:378.38       load:2.75       fm:208015 m     vm:8068 m       vm:+0 m     um:1913 m       um:+0 m
#   step ChangeModel - run : Starting
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207952 m     vm:8068 m       vm:+0 m     um:1973 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:666.67       load:2.75       fm:207952 m     vm:8068 m       vm:+0 m     um:1973 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207952 m     vm:8068 m       vm:+0 m     um:1973 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207952 m     vm:8068 m       vm:+0 m     um:1973 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:1000.00       load:2.75       fm:207952 m     vm:8068 m       vm:+0 m     um:1973 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207952 m     vm:8068 m       vm:+0 m     um:1973 m       um:+0 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207952 m     vm:8068 m       vm:+0 m     um:1973 m       um:+0 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207952 m     vm:8068 m       vm:+0 m     um:1973 m       um:+0 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s    user:0.1 s      system:0 s       %cpu:0.00       load:2.75       fm:207952 m     vm:8068 m       vm:+0 m     um:1973 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207952 m     vm:8068 m       vm:+0 m     um:1973 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:285.71       load:2.75       fm:207943 m     vm:8068 m       vm:+0 m     um:1981 m       um:+8 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:1333.33       load:2.75       fm:207943 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step Cell reordering : Done in     elapsed:0.1 s    user:0.8 s    system:0.1 s     %cpu:782.61       load:2.75       fm:207943 m     vm:8068 m       vm:+0 m     um:1981 m       um:+8 m
#   step ChangeModel : 337 blackboxes implemented (674 copied cells / 0 copied MacroCells).
#   step ChangeModel - run : Done in     elapsed:0.4 s   user:0.19 s    system:0.5 s     %cpu:685.71       load:2.75       fm:207943 m     vm:8068 m       vm:+0 m     um:1981 m      um:+68 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207943 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step DelayedModelsInlineAfter___Unblackbox ClockDelayPort : Done in    elapsed:0.24 s   user:0.46 s    system:0.6 s     %cpu:223.66       load:2.75       fm:207943 m     vm:8068 m       vm:+0 m     um:1981 m      um:+68 m
#   step DelayedModelsInlineAfter___Unblackbox ClockDelayPort : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Fix undriven inside CDP after SR : Starting
#   step ZebuPull conversion : Starting
#   step ZebuPull conversion : Done in       elapsed:0 s    user:0.6 s    system:0.1 s    %cpu:1166.67       load:2.75       fm:207943 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step Bidirectional switches : Starting
#   step Loop-free preprocess : Starting
#   step Loop-free preprocess : Done in     elapsed:0.1 s    user:0.4 s      system:0 s     %cpu:888.89       load:2.75       fm:207943 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step Bidirectional switches : 0 (r)tranif processed, (0 new intermediate multidrivers created, 0 drivers replicated, 0 shared implementations, 0 bits).
#   step Bidirectional switches : Done in     elapsed:0.1 s    user:0.4 s      system:0 s     %cpu:888.89       load:2.75       fm:207943 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step Z propagation : Starting
#   step Fix unconnected enable : Starting
#   step Fix unconnected enable : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:1142.86       load:2.75       fm:207943 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step FanoutTable : Starting
#   step FanoutTable : Done in     elapsed:0.2 s   user:0.22 s      system:0 s    %cpu:1419.35       load:2.75       fm:207945 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step Connect buf/bufif/(r)mos gates : Starting
#   step Connect buf/bufif/(r)mos gates : Done in       elapsed:0 s   user:0.10 s      system:0 s    %cpu:1428.57       load:2.75       fm:207945 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step Remove undriven buf/bufif/(r)mos gates : Starting
#   step Buf processing : 0 undriven buffers cleaned up and 0 buffers processed for z propagation.
#   step Mos/Rmos processing : 0 undriven mos/rmos cleaned up and 0 mos/rmos processed for z propagation.
#   step Remove undriven buf/bufif/(r)mos gates : Done in     elapsed:0.1 s    user:0.4 s    system:0.1 s    %cpu:1250.00       load:2.75       fm:207945 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step Z propagation : Done in     elapsed:0.3 s   user:0.40 s    system:0.1 s    %cpu:1281.25       load:2.75       fm:207945 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step Fix undriven : Starting
#   step Fix Undriven : 0 undriven ports, 0 undriven wires and 0 unconnected wires cleaned up.
#   step Fix undriven : Done in       elapsed:0 s   user:0.10 s      system:0 s    %cpu:1176.47       load:2.75       fm:207945 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step Tristate and multidriver resolution : Starting
#   step collect : Starting
#   step collect : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:1333.33       load:2.75       fm:207945 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step prepare : Starting
#   step prepare : Done in       elapsed:0 s    user:0.7 s    system:0.1 s    %cpu:1600.00       load:2.75       fm:207945 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step resolve : Starting
#   step Tristate/Multidriver : 0 mono tristates and 0 multidriver resolved (including 0 multidriver of assign buf).
#   step report : Starting
#   step report : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207945 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step resolve : Done in     elapsed:0.1 s    user:0.4 s    system:0.1 s    %cpu:1250.00       load:2.75       fm:207945 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step Tristate and multidriver resolution : Done in     elapsed:0.2 s   user:0.13 s    system:0.2 s    %cpu:1304.35       load:2.75       fm:207945 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207945 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Fix undriven inside CDP after SR : Done in     elapsed:0.6 s   user:0.73 s    system:0.4 s    %cpu:1222.22       load:2.75       fm:207945 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step Fix undriven inside CDP after SR : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Clock generator : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207945 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Clock generator : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207945 m     vm:8068 m       vm:+0 m     um:1981 m       um:+0 m
#   step Clock generator : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step DICE High Speed Logic Abstraction : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207935 m     vm:8068 m       vm:+0 m     um:1991 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step DICE High Speed Logic Abstraction : Done in     elapsed:0.3 s   user:0.37 s    system:0.1 s    %cpu:1266.67       load:2.75       fm:207935 m     vm:8068 m       vm:+0 m     um:1991 m      um:+10 m
#   step DICE High Speed Logic Abstraction : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Sample Clock Optimization : Starting
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207916 m     vm:8068 m       vm:+0 m     um:2011 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207916 m     vm:8068 m       vm:+0 m     um:2011 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207916 m     vm:8068 m       vm:+0 m     um:2011 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207916 m     vm:8068 m       vm:+0 m     um:2011 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s    user:0.1 s      system:0 s       %cpu:0.00       load:2.75       fm:207916 m     vm:8068 m       vm:+0 m     um:2011 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in       elapsed:0 s    user:0.1 s      system:0 s       %cpu:0.00       load:2.75       fm:207883 m     vm:8068 m       vm:+0 m     um:2043 m      um:+32 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207883 m     vm:8068 m       vm:+0 m     um:2043 m       um:+0 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s    user:0.1 s      system:0 s       %cpu:0.00       load:2.75       fm:207883 m     vm:8068 m       vm:+0 m     um:2043 m       um:+0 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207883 m     vm:8068 m       vm:+0 m     um:2043 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207884 m     vm:8068 m       vm:+0 m     um:2043 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207883 m     vm:8068 m       vm:+0 m     um:2043 m       um:+0 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in     elapsed:0.1 s    user:0.5 s      system:0 s    %cpu:1250.00       load:2.75       fm:207883 m     vm:8068 m       vm:+0 m     um:2043 m       um:+0 m
#   step Cell reordering : Done in     elapsed:0.1 s   user:0.10 s    system:0.1 s    %cpu:1000.00       load:2.75       fm:207883 m     vm:8068 m       vm:+0 m     um:2043 m      um:+32 m
#   step SCO : Total number of LUT added: 1455.
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207883 m     vm:8068 m       vm:+0 m     um:2043 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Sample Clock Optimization : Done in     elapsed:0.2 s   user:0.18 s    system:0.3 s    %cpu:1200.00       load:2.75       fm:207883 m     vm:8068 m       vm:+0 m     um:2043 m      um:+52 m
#   step Sample Clock Optimization : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Clock Cone MCP Time0 Reconfig BB Handling : Starting
#   step Clock Prediction FM Ref Clean Up : Starting
#   step Clock Prediction FM Ref Clean Up : No reconfig BB is found
#   step Clock Prediction FM Ref Clean Up : Done in       elapsed:0 s    user:0.5 s      system:0 s    %cpu:1250.00       load:2.75       fm:207883 m     vm:8068 m       vm:+0 m     um:2043 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207883 m     vm:8068 m       vm:+0 m     um:2043 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Clock Cone MCP Time0 Reconfig BB Handling : Done in     elapsed:0.1 s    user:0.5 s      system:0 s     %cpu:625.00       load:2.75       fm:207883 m     vm:8068 m       vm:+0 m     um:2043 m       um:+0 m
#   step Clock Cone MCP Time0 Reconfig BB Handling : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Zemi3 FM Pre-Process : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207883 m     vm:8068 m       vm:+0 m     um:2043 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Zemi3 FM Pre-Process : Done in     elapsed:0.1 s   user:0.20 s    system:0.1 s    %cpu:1200.00       load:2.75       fm:207883 m     vm:8068 m       vm:+0 m     um:2043 m       um:+0 m
#   step Zemi3 FM Pre-Process : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Xtor time events : Starting
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207873 m     vm:8068 m       vm:+0 m     um:2053 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in     elapsed:0.1 s    user:0.1 s      system:0 s     %cpu:666.67       load:2.75       fm:207873 m     vm:8068 m       vm:+0 m     um:2053 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207873 m     vm:8068 m       vm:+0 m     um:2053 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207873 m     vm:8068 m       vm:+0 m     um:2053 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:1000.00       load:2.75       fm:207873 m     vm:8068 m       vm:+0 m     um:2053 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207873 m     vm:8068 m       vm:+0 m     um:2053 m       um:+0 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s    user:0.1 s      system:0 s       %cpu:0.00       load:2.75       fm:207873 m     vm:8068 m       vm:+0 m     um:2053 m       um:+0 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207873 m     vm:8068 m       vm:+0 m     um:2053 m       um:+0 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207873 m     vm:8068 m       vm:+0 m     um:2053 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207873 m     vm:8068 m       vm:+0 m     um:2053 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207873 m     vm:8068 m       vm:+0 m     um:2053 m       um:+0 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in       elapsed:0 s    user:0.5 s      system:0 s    %cpu:1666.67       load:2.75       fm:207873 m     vm:8068 m       vm:+0 m     um:2053 m       um:+0 m
#   step Cell reordering : Done in     elapsed:0.1 s    user:0.9 s    system:0.1 s    %cpu:1111.11       load:2.75       fm:207873 m     vm:8068 m       vm:+0 m     um:2053 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207873 m     vm:8068 m       vm:+0 m     um:2053 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Xtor time events : Done in     elapsed:0.3 s   user:0.38 s    system:0.2 s    %cpu:1269.84       load:2.75       fm:207873 m     vm:8068 m       vm:+0 m     um:2053 m      um:+10 m
#   step Xtor time events : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Zemi3 Dpi Call Ordering : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207873 m     vm:8068 m       vm:+0 m     um:2053 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Zemi3 Dpi Call Ordering : Done in     elapsed:0.1 s   user:0.23 s      system:0 s    %cpu:1769.23       load:2.75       fm:207873 m     vm:8068 m       vm:+0 m     um:2053 m       um:+0 m
#   step Zemi3 Dpi Call Ordering : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Capture transactor interface : Starting
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in     elapsed:0.1 s    user:0.1 s    system:0.1 s    %cpu:2000.00       load:2.75       fm:207841 m     vm:8068 m       vm:+0 m     um:2085 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:500.00       load:2.75       fm:207841 m     vm:8068 m       vm:+0 m     um:2085 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207841 m     vm:8068 m       vm:+0 m     um:2086 m       um:+1 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207841 m     vm:8068 m       vm:+0 m     um:2086 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:2000.00       load:2.75       fm:207841 m     vm:8068 m       vm:+0 m     um:2086 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:1000.00       load:2.75       fm:207811 m     vm:8068 m       vm:+0 m     um:2116 m      um:+30 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s    user:0.1 s      system:0 s       %cpu:0.00       load:2.75       fm:207811 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207811 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207811 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207811 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207811 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in     elapsed:0.1 s    user:0.5 s      system:0 s    %cpu:1666.67       load:2.75       fm:207811 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step Cell reordering : Done in     elapsed:0.2 s   user:0.11 s    system:0.2 s    %cpu:1040.00       load:2.75       fm:207811 m     vm:8068 m       vm:+0 m     um:2116 m      um:+31 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207811 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.00 GB -- Free Memory: 3.25 GB
#   step Capture transactor interface : Done in     elapsed:0.3 s   user:0.24 s    system:0.3 s    %cpu:1000.00       load:2.75       fm:207811 m     vm:8068 m       vm:+0 m     um:2116 m      um:+63 m
#   step Capture transactor interface : Total Memory: 5.25 GB -- In Use: 2.00 GB -- Free Memory: 3.25 GB
#   step Low Power : Starting
#   step Debug : Adding power domain enable to zDPI and SVA : Starting
#   step  : Added power domain enable to 0 DPI cells.
#   step  : Added power domain enable to 0 SVA cells.
#   step Debug : Adding power domain enable to zDPI and SVA : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:1142.86       load:2.75       fm:207811 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207811 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.00 GB -- Free Memory: 3.25 GB
#   step Low Power : Done in       elapsed:0 s    user:0.4 s      system:0 s     %cpu:800.00       load:2.75       fm:207811 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step Low Power : Total Memory: 5.25 GB -- In Use: 2.00 GB -- Free Memory: 3.25 GB
#   step Sva Implementation : Starting
#   step Sva - instrument : Starting
#   step Sva - instrument : Done in     elapsed:0.1 s    user:0.5 s      system:0 s    %cpu:1250.00       load:2.75       fm:207809 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step Sva - DumpXref : Starting
#   step Sva - DumpXref : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207809 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207808 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.00 GB -- Free Memory: 3.25 GB
#   step Sva Implementation : Done in     elapsed:0.1 s    user:0.5 s      system:0 s     %cpu:909.09       load:2.75       fm:207808 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step Sva Implementation : Total Memory: 5.25 GB -- In Use: 2.00 GB -- Free Memory: 3.25 GB
#   step Fix any incorrect valuesets : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207808 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.00 GB -- Free Memory: 3.25 GB
#   step Fix any incorrect valuesets : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207808 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step Fix any incorrect valuesets : Total Memory: 5.25 GB -- In Use: 2.00 GB -- Free Memory: 3.25 GB
#   step Logic Optimization : Starting
#   step Constants and useless logic removal : Starting
#   step LO : Starting
#   step LO : 
#   step FindMostOptimizedHierarchies - PreProcess : Starting
#   step FindMostOptimizedHierarchies - PreProcess : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:1000.00       load:2.75       fm:207805 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step BUFTREE : Starting
#   step buf inv tree root identification : Starting
#   step buf inv tree root identification : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:2000.00       load:2.75       fm:207804 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step BUFTREE::FanoutTable : Starting
#   step High fanout nets : Distribution of nets with more than 1000 readers
#   step High fanout nets : 5 nets with 1929 to 4614 readers
#   step High fanout nets : 1 nets with 8796 to 8796 readers
#   step High fanout nets : 1 nets with 45624 to 45624 readers
#   step BUFTREE::FanoutTable : Done in     elapsed:0.2 s   user:0.19 s    system:0.1 s    %cpu:1111.11       load:2.75       fm:207799 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step buf inv tree simplification : Starting
#   step buf inv tree simplification : Done in     elapsed:0.1 s    user:0.8 s    system:0.2 s    %cpu:1250.00       load:2.75       fm:207799 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step BUFTREE::Absorb bubbles : Starting
#   step BUFTREE::Absorb bubbles : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:1000.00       load:2.75       fm:207799 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step BUFTREE : Done in     elapsed:0.3 s   user:0.33 s    system:0.3 s    %cpu:1200.00       load:2.75       fm:207799 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step LO Basic Flow : Starting
#   step Alloc cid2mark : Starting
#   step Alloc cid2mark : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207799 m     vm:8068 m       vm:+0 m     um:2116 m       um:+0 m
#   step pushCst::FanoutTable : Starting
#   step High fanout nets : Distribution of nets with more than 1000 readers
#   step High fanout nets : 76 nets with 1002 to 9066 readers
#   step High fanout nets : 1 nets with 57540 to 57540 readers
#   step High fanout nets : 1 nets with 100633 to 100633 readers
#   step pushCst::FanoutTable : Done in     elapsed:0.3 s   user:0.26 s      system:0 s    %cpu:1000.00       load:2.75       fm:207789 m     vm:8068 m       vm:+0 m     um:2126 m      um:+10 m
#   step Build Memory DB : Starting
#   step Build Memory DB : Done in     elapsed:0.3 s    user:0.5 s    system:0.1 s     %cpu:190.48       load:2.75       fm:207789 m     vm:8068 m       vm:+0 m     um:2126 m       um:+0 m
#   step pushCst : Starting
#   step Pre-filter pushCst : Starting
#   step Pre-filter pushCst : Done in       elapsed:0 s    user:0.6 s      system:0 s    %cpu:1500.00       load:2.75       fm:207789 m     vm:8068 m       vm:+0 m     um:2126 m       um:+0 m
#   step pushCst: force init of FLDs. : Starting
#   step pushCst: force init of FLDs. : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:1000.00       load:2.75       fm:207789 m     vm:8068 m       vm:+0 m     um:2126 m       um:+0 m
#   step pushCst : Some constants may cause unusual optimizations.
#   step pushCst :  We list them in tools/zTopBuild/zTopBuild_trace.log
#   step pushCst : Done in     elapsed:0.2 s   user:0.14 s    system:0.1 s     %cpu:769.23       load:2.75       fm:207789 m     vm:8068 m       vm:+0 m     um:2126 m       um:+0 m
#   step simplify : Starting
#   step simplify : Done in       elapsed:0 s   user:0.11 s      system:0 s    %cpu:1692.31       load:2.75       fm:207789 m     vm:8068 m       vm:+0 m     um:2126 m       um:+0 m
#   step traceTFI : Starting
#   step Prefilter traceTFI : Starting
#   step Prefilter traceTFI : Done in     elapsed:0.1 s    user:0.4 s    system:0.4 s    %cpu:1600.00       load:2.75       fm:207786 m     vm:8068 m       vm:+0 m     um:2128 m       um:+2 m
#   step traceTFI : Done in     elapsed:0.2 s   user:0.14 s    system:0.4 s    %cpu:1384.62       load:2.75       fm:207797 m     vm:8068 m       vm:+0 m     um:2128 m       um:+2 m
#   step sweep : Starting
#   step sweep: useless observers : Starting
#   step sweep: useless observers : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:666.67       load:2.75       fm:207797 m     vm:8068 m       vm:+0 m     um:2128 m       um:+0 m
#   step sweep: abstractions : Starting
#   step sweep: abstractions : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207797 m     vm:8068 m       vm:+0 m     um:2128 m       um:+0 m
#   step sweep: all instances : Starting
#   step sweep: all instances : Done in       elapsed:0 s    user:0.5 s      system:0 s    %cpu:1666.67       load:2.75       fm:207798 m     vm:8068 m       vm:+0 m     um:2129 m       um:+1 m
#   step sweep : Done in       elapsed:0 s    user:0.7 s      system:0 s    %cpu:1166.67       load:2.75       fm:207798 m     vm:8068 m       vm:+0 m     um:2129 m       um:+1 m
#   step LO Basic Flow : Done in    elapsed:0.10 s   user:0.77 s    system:0.7 s     %cpu:788.73       load:2.75       fm:207798 m     vm:8068 m       vm:+0 m     um:2129 m      um:+13 m
#   step BUFTREE : Starting
#   step buf inv tree root identification : Starting
#   step buf inv tree root identification : Done in     elapsed:0.1 s    user:0.1 s      system:0 s    %cpu:1000.00       load:2.75       fm:207798 m     vm:8068 m       vm:+0 m     um:2129 m       um:+0 m
#   step BUFTREE::FanoutTable : Starting
#   step High fanout nets : Distribution of nets with more than 1000 readers
#   step High fanout nets : 1 nets with 1035 to 1035 readers
#   step High fanout nets : 1 nets with 52130 to 52130 readers
#   step BUFTREE::FanoutTable : Done in     elapsed:0.1 s   user:0.14 s      system:0 s    %cpu:1166.67       load:2.75       fm:207798 m     vm:8068 m       vm:+0 m     um:2129 m       um:+0 m
#   step buf inv tree simplification : Starting
#   step buf inv tree simplification : Done in       elapsed:0 s    user:0.2 s    system:0.1 s    %cpu:1500.00       load:2.75       fm:207798 m     vm:8068 m       vm:+0 m     um:2129 m       um:+0 m
#   step BUFTREE::Absorb bubbles : Starting
#   step BUFTREE::Absorb bubbles : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:666.67       load:2.75       fm:207798 m     vm:8068 m       vm:+0 m     um:2129 m       um:+0 m
#   step BUFTREE : Done in     elapsed:0.2 s   user:0.18 s    system:0.1 s    %cpu:1117.65       load:2.75       fm:207798 m     vm:8068 m       vm:+0 m     um:2129 m       um:+0 m
#   step DETECT CST BASED ON EQ CLASSES : Starting
#   step ALL HASHES COMPUTATION : Starting
#   step ALL HASHES COMPUTATION : Done in     elapsed:0.3 s   user:0.48 s      system:0 s    %cpu:1548.39       load:2.75       fm:207801 m     vm:8068 m       vm:+0 m     um:2129 m       um:+0 m
#   step APPLY ON REPRESENTATIVES : Starting
#   step APPLY ON REPRESENTATIVES : Done in    elapsed:0.24 s      user:3 s    system:0.9 s    %cpu:1431.49       load:2.75       fm:207635 m     vm:8235 m     vm:+167 m     um:2291 m     um:+162 m
#   step APPLY ON CLASSES : Starting
#   step APPLY ON CLASSES : Done in     elapsed:0.4 s   user:0.69 s    system:0.1 s    %cpu:1728.40       load:2.75       fm:207632 m     vm:8235 m       vm:+0 m     um:2296 m       um:+5 m
#   step APPLY ON MCs (SRLs) : Starting
#   step APPLY ON MCs (SRLs) : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:1000.00       load:2.75       fm:207634 m     vm:8235 m       vm:+0 m     um:2296 m       um:+0 m
#   step DETECT CST BASED ON EQ CLASSES : Done in    elapsed:0.35 s      user:4 s   system:0.10 s    %cpu:1369.94       load:2.75       fm:207634 m     vm:8235 m     vm:+167 m     um:2296 m     um:+167 m
#   step clearUsedBit : Starting
#   step clearUsedBit : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207634 m     vm:8235 m       vm:+0 m     um:2296 m       um:+0 m
#   step LO Basic Flow : Starting
#   step pushCst::FanoutTable : Starting
#   step High fanout nets : Distribution of nets with more than 1000 readers
#   step High fanout nets : 57 nets with 1001 to 8044 readers
#   step High fanout nets : 1 nets with 22434 to 22434 readers
#   step High fanout nets : 1 nets with 51926 to 51926 readers
#   step High fanout nets : 1 nets with 88931 to 88931 readers
#   step pushCst::FanoutTable : Done in     elapsed:0.2 s   user:0.19 s      system:0 s    %cpu:1085.71       load:2.75       fm:207632 m     vm:8235 m       vm:+0 m     um:2296 m       um:+0 m
#   step Build Memory DB : Starting
#   step Build Memory DB : Done in     elapsed:0.3 s    user:0.3 s    system:0.1 s     %cpu:145.45       load:2.75       fm:207632 m     vm:8235 m       vm:+0 m     um:2296 m       um:+0 m
#   step pushCst : Starting
#   step Pre-filter pushCst : Starting
#   step Pre-filter pushCst : Done in       elapsed:0 s    user:0.5 s      system:0 s    %cpu:1428.57       load:2.75       fm:207635 m     vm:8235 m       vm:+0 m     um:2296 m       um:+0 m
#   step pushCst: force init of FLDs. : Starting
#   step pushCst: force init of FLDs. : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:2000.00       load:2.75       fm:207635 m     vm:8235 m       vm:+0 m     um:2296 m       um:+0 m
#   step pushCst : Some constants may cause unusual optimizations.
#   step pushCst :  We list them in tools/zTopBuild/zTopBuild_trace.log
#   step pushCst : Done in     elapsed:0.1 s    user:0.9 s      system:0 s     %cpu:720.00       load:2.75       fm:207635 m     vm:8235 m       vm:+0 m     um:2296 m       um:+0 m
#   step simplify : Starting
#   step simplify : Done in       elapsed:0 s    user:0.5 s      system:0 s    %cpu:1000.00       load:2.75       fm:207635 m     vm:8235 m       vm:+0 m     um:2296 m       um:+0 m
#   step traceTFI : Starting
#   step Prefilter traceTFI : Starting
#   step Prefilter traceTFI : Done in       elapsed:0 s    user:0.3 s      system:0 s    %cpu:2000.00       load:2.75       fm:207634 m     vm:8235 m       vm:+0 m     um:2296 m       um:+0 m
#   step traceTFI : Done in     elapsed:0.1 s   user:0.14 s    system:0.2 s    %cpu:1523.81       load:2.75       fm:207633 m     vm:8235 m       vm:+0 m     um:2296 m       um:+0 m
#   step sweep : Starting
#   step sweep: useless observers : Starting
#   step sweep: useless observers : Done in     elapsed:0.1 s    user:0.1 s      system:0 s    %cpu:1000.00       load:2.75       fm:207633 m     vm:8235 m       vm:+0 m     um:2296 m       um:+0 m
#   step sweep: abstractions : Starting
#   step sweep: abstractions : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207633 m     vm:8235 m       vm:+0 m     um:2296 m       um:+0 m
#   step sweep: all instances : Starting
#   step sweep: all instances : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:1600.00       load:2.75       fm:207633 m     vm:8235 m       vm:+0 m     um:2296 m       um:+0 m
#   step sweep : Done in     elapsed:0.1 s    user:0.6 s      system:0 s    %cpu:1090.91       load:2.75       fm:207633 m     vm:8235 m       vm:+0 m     um:2296 m       um:+0 m
#   step LO Basic Flow : Done in     elapsed:0.8 s   user:0.57 s    system:0.4 s     %cpu:767.30       load:2.75       fm:207633 m     vm:8235 m       vm:+0 m     um:2296 m       um:+0 m
#   step Merge of observers : Starting
#   step Prepara data. : Starting
#   step Prepara data. : Done in     elapsed:0.1 s    user:0.5 s      system:0 s     %cpu:769.23       load:2.75       fm:207631 m     vm:8235 m       vm:+0 m     um:2298 m       um:+2 m
#   step Process. : Starting
#   step Process. : Done in       elapsed:0 s    user:0.7 s      system:0 s    %cpu:1555.56       load:2.75       fm:207631 m     vm:8235 m       vm:+0 m     um:2298 m       um:+0 m
#   step Observer deletion. : Starting
#   step Observer deletion. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207631 m     vm:8235 m       vm:+0 m     um:2298 m       um:+0 m
#   step Remove useless combination of value sets : Starting
#   step DBGMGR : Value set combination removed 0 on 4.
#   step Remove useless combination of value sets : Done in     elapsed:0.1 s    user:0.5 s    system:0.1 s    %cpu:1500.00       load:2.75       fm:207631 m     vm:8235 m       vm:+0 m     um:2298 m       um:+0 m
#   step Observer Optimization : # deleted read-back points: 5451
#   step Observer Optimization : # deleted fwc points:       6
#   step Observer Optimization : # deleted qiwc points:      68
#   step Observer Optimization : # deleted uip points:       0
#   step Observer Optimization : # observer instances deleted in total: 5525
#   step Merge of observers : Done in     elapsed:0.2 s   user:0.18 s    system:0.1 s    %cpu:1151.52       load:2.75       fm:207631 m     vm:8235 m       vm:+0 m     um:2298 m       um:+2 m
#   step optimizeDpi : Starting
#   step optimizeDpi : Done in       elapsed:0 s    user:0.2 s      system:0 s     %cpu:500.00       load:2.75       fm:207631 m     vm:8235 m       vm:+0 m     um:2298 m       um:+0 m
#   step performChecks : Starting
#   step performChecks : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:1000.00       load:2.75       fm:207631 m     vm:8235 m       vm:+0 m     um:2298 m       um:+0 m
#   step FindMostOptimizedHierarchies - PostProcess : Starting
#   step Compute Most Opt Labels : Starting
#   step Compute Most Opt Labels : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207631 m     vm:8235 m       vm:+0 m     um:2298 m       um:+0 m
#   step LO : # LogicOpt Analysis Report
#   step LO : # Cost of top (zebu_top) before LO: 199635 - cost of top after LO: 149272
#   step LO : # Most optimized hierarchies:
#   step LO : # - Cost Pre LO: cost of hierarchy before Logic Opt.
#   step LO : # - Rel. Cost: relative cost of hierarchy in the netlist.
#   step LO : # - Cost Post LO: cost of hierarchy after Logic Opt.
#   step LO : # - Mod. Name: Name of module/hierarchy.
#   step LO : # - Num. Inst.: Number of instances of the module affected, that is, that triggered the report.
#   step LO : # - First Inst.: Path name of first instance that triggered the report.
#   step LO : # Cost Pre LO Rel. Cost Cost Post LO Mod. Name           Num. Inst.     Label       First Inst.                             
#   step LO : # 6487        0.032     637          mss_bus_switch_ibp_dw32_mst1              286         zebu_top.core_chip_dut.icore_sys.ialb_mss_fab.u_switch_inst.u_mss_bs_mst_8.mss_bus_switch_ibp_dw32_mst
#   step LO : # 4806        0.024     774          alb_mss_mem_ibp_excl_00001              65          zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_mem_exclusive_monitor.alb_mss_mem_ibp_excl_0000
#   step FindMostOptimizedHierarchies - PostProcess : Done in       elapsed:0 s    user:0.2 s      system:0 s     %cpu:800.00       load:2.75       fm:207631 m     vm:8235 m       vm:+0 m     um:2298 m       um:+0 m
#   step LO : Done in    elapsed:0.61 s      user:6 s   system:0.26 s    %cpu:1148.48       load:2.75       fm:207631 m     vm:8235 m     vm:+167 m     um:2298 m     um:+182 m
#   step Constants and useless logic removal : Done in    elapsed:0.62 s      user:6 s   system:0.26 s    %cpu:1135.44       load:2.75       fm:207634 m     vm:8235 m     vm:+167 m     um:2298 m     um:+182 m
#   step periodic_steps : Starting
#   step Dump Stats : Starting
#   step Parallel Stat : Starting
#   step Parallel Stat : Done in     elapsed:0.1 s   user:0.25 s    system:0.1 s    %cpu:1575.76       load:2.75       fm:207635 m     vm:8235 m       vm:+0 m     um:2298 m       um:+0 m
#   step logic_optimization : 
#   step logic_optimization : COUNT for ALL LUT : 203567
#   step logic_optimization : COUNT for FD : 149246
#   step logic_optimization : COUNT for LD : 26
#   step logic_optimization : COUNT for MACROCELL : 3886
#   step logic_optimization : COUNT for COMPACT_MC : 644
#   step logic_optimization : COUNT for OBSERVER : 161206
#   step logic_optimization : COUNT for DRIVERLESS : 1076
#   step logic_optimization : COUNT for ALL INSTANCE : 519007
#   step logic_optimization : COUNT for TOP PORT : 0
#   step logic_optimization : COUNT for MACROCELLOUTPUT : 80800
#   step logic_optimization : COUNT for SORTED : 599807
#   step logic_optimization : COUNT for ALL OBJECT WITH ATTRIBUTE : 12611
#   step logic_optimization : COUNT for ALL OBJECT : 599807
#   step logic_optimization : COUNT WITH INVALID LABEL for ALL LUT : 0
#   step logic_optimization : COUNT WITH INVALID LABEL for FD : 0
#   step logic_optimization : COUNT WITH INVALID LABEL for LD : 0
#   step logic_optimization : COUNT WITH INVALID LABEL for MACROCELL : 0
#   step logic_optimization : COUNT WITH INVALID LABEL for COMPACT_MC : 0
#   step logic_optimization : COUNT WITH INVALID LABEL for OBSERVER : 0
#   step logic_optimization : COUNT WITH INVALID LABEL for DRIVERLESS : 0
#   step logic_optimization : COUNT WITH INVALID LABEL for ALL INSTANCE : 0
#   step logic_optimization : COUNT WITH INVALID LABEL for TOP PORT : 0
#   step logic_optimization : COUNT WITH INVALID LABEL for MACROCELLOUTPUT : 0
#   step logic_optimization : COUNT WITH INVALID LABEL for SORTED : 0
#   step logic_optimization : COUNT WITH INVALID LABEL for ALL OBJECT WITH ATTRIBUTE : 0
#   step logic_optimization : COUNT WITH INVALID LABEL for ALL OBJECT : 0
#   step logic_optimization : AVERAGE ATTRIBUTE for ALL OBJECT WITH ATTRIBUTE : 2.25319166
#   step logic_optimization : String manager memory stats:
#   step logic_optimization :                Memory allocated (trie): 157Mb.
#   step logic_optimization :           Memory allocated (id2strMem): 54Mb.
#   step logic_optimization :               Memory allocated (total): 211Mb.
#   step logic_optimization :                           #total names: 1299K
#   step logic_optimization :                     #total short names: 7352
#   step logic_optimization :                        #short names[1]: 49
#   step logic_optimization :                        #short names[2]: 402
#   step logic_optimization :                        #short names[3]: 1707
#   step logic_optimization :                        #short names[4]: 5194
#   step logic_optimization : More details can be obtain when compiling with flag.
#   step logic_optimization : 
#   step logic_optimization : #MCO = 80800
#   step logic_optimization : %MCO = 13.471
#   step logic_optimization : 7689 occurences of attribute 'zebu_traversal_attribute'
#   step logic_optimization : 7687 occurences of attribute 'zebu_not_replicable'
#   step logic_optimization : 3002 occurences of attribute 'memory_output_driver'
#   step logic_optimization : 1511 occurences of attribute 'zdb_tname_show'
#   step logic_optimization : 1451 occurences of attribute 'z_reg_sample_update_sfc'
#   step logic_optimization : 1451 occurences of attribute 'zebu_fgs_clock_port'
#   step logic_optimization : 1451 occurences of attribute 'zebu_xtor_fgs_mux_input_sampling'
#   step logic_optimization : 1451 occurences of attribute 'zebutimsyncins'
#   step logic_optimization : 1451 occurences of attribute 'zhide'
#   step logic_optimization : 581 occurences of attribute 'zencrypt'
#   step Init mod2cost : Starting
#   step logic_optimization : dump_stats: Intermediate stats with partitioning cost (no FWC):
#   step logic_optimization : dump_stats:  lut=281556 bram=83 reg=259544 muxcy=36 zcei_clock_control=18 lut0=191 lut1=3727 lut2=54605 lut3=30531 lut4=36512 lut5=38350 lut6=70144 reg_prim=167632 reg_en=135543 uram=98 qiwc=116860 read_back=47633 zgdealy=1 rtl_clock_control=65 zcei_trigger=32
#   step Init mod2cost : Done in     elapsed:0.2 s   user:0.20 s    system:0.1 s     %cpu:976.74       load:2.75       fm:207633 m     vm:8235 m       vm:+0 m     um:2300 m       um:+0 m
#   step Dump Stats : Done in     elapsed:0.8 s   user:0.53 s    system:0.4 s     %cpu:655.17       load:2.75       fm:207633 m     vm:8235 m       vm:+0 m     um:2300 m       um:+2 m
#   step Dump Stats : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step periodic_steps : Done in     elapsed:0.8 s   user:0.53 s    system:0.4 s     %cpu:655.17       load:2.75       fm:207633 m     vm:8235 m       vm:+0 m     um:2300 m       um:+2 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Logic Optimization : Done in    elapsed:0.70 s      user:7 s   system:0.30 s    %cpu:1074.52       load:2.75       fm:207633 m     vm:8235 m     vm:+167 m     um:2300 m     um:+184 m
#   step Logic Optimization : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Make memory observers traceable : Starting
#   step Make Observers Traceable : Starting
#   step Make Observers Traceable : Done in       elapsed:0 s    user:0.1 s    system:0.1 s    %cpu:2000.00       load:2.75       fm:207633 m     vm:8235 m       vm:+0 m     um:2300 m       um:+0 m
#   step Make memory observers traceable : Done in     elapsed:0.1 s    user:0.1 s    system:0.1 s    %cpu:1333.33       load:2.75       fm:207633 m     vm:8235 m       vm:+0 m     um:2300 m       um:+0 m
#   step Memory Optimization: Port Optimization : Starting
#   step MemoryOpt::memoryPortOpt : Starting
#   step MemoryOpt::memoryPortOpt : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207633 m     vm:8235 m       vm:+0 m     um:2300 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207633 m     vm:8235 m       vm:+0 m     um:2300 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Memory Optimization: Port Optimization : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207633 m     vm:8235 m       vm:+0 m     um:2300 m       um:+0 m
#   step Memory Optimization: Port Optimization : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step SmartZice Process : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207633 m     vm:8235 m       vm:+0 m     um:2300 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step SmartZice Process : Done in       elapsed:0 s    user:0.1 s    system:0.1 s    %cpu:1000.00       load:2.75       fm:207633 m     vm:8235 m       vm:+0 m     um:2300 m       um:+0 m
#   step SmartZice Process : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step SCC Analysis : Starting
#   step LoopReport -> SCCAnalysis : Starting
#   step UNKNOWN TIMING MODEL : No timing information has been defined for model 'zebu_bb_gdelay' wit 24 ports, a default timing model will be generated.
#   step UNKNOWN TIMING MODEL : No timing information has been defined for model 'zebu_bb_ts_cur_time' wit 64 ports, a default timing model will be generated.
#   step UNKNOWN TIMING MODEL : No timing information has been defined for model 'zebu_bb_fm_revert_mode_zpl_box' wit 1 ports, a default timing model will be generated.
#   step UNKNOWN TIMING MODEL : No timing information has been defined for model 'zebu_bb_ts_rtl_clock_no_tol' wit 50 ports, a default timing model will be generated.
#   step UNKNOWN TIMING MODEL : No timing information has been defined for model 'zebu_bb_revert_en_zpl_box' wit 1 ports, a default timing model will be generated.
#   step UNKNOWN TIMING MODEL : No timing information has been defined for model 'zebu_bb_clock_counter_reset_zpl_box' wit 1 ports, a default timing model will be generated.
#   step UNKNOWN TIMING MODEL : No timing information has been defined for model 'zebu_bb_reset_zpl_box' wit 1 ports, a default timing model will be generated.
#   step UNKNOWN TIMING MODEL : No timing information has been defined for model 'zebu_bb_pclk_ready_in_zpl_box' wit 1 ports, a default timing model will be generated.
#   step UNKNOWN TIMING MODEL : No timing information has been defined for model 'zebu_bb_pclkdut_en_zpl_box' wit 1 ports, a default timing model will be generated.
#   step UNKNOWN TIMING MODEL : No timing information has been defined for model 'zebu_bb_pclk_en_zpl_box' wit 1 ports, a default timing model will be generated.
#   step LoopReport -> SCCAnalysis : Done in     elapsed:0.4 s   user:0.53 s    system:0.9 s    %cpu:1530.86       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2664 m     um:+364 m
#   step SCCAnalysis : No SCC found
#   step LoopReport -> SCCTopology : Starting
#   step LoopReport -> SCCTopology : Done in       elapsed:0 s    user:0.2 s      system:0 s     %cpu:571.43       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2664 m       um:+0 m
#   step libLoopReport -> LoadNames : Starting
#   step libLoopReport -> LoadNames : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2664 m       um:+0 m
#   step Adding primary observers to SCC outputs : Starting
#   step FastWaveformCapture : Added 0 primary observers to SCC outputs.
#   step Adding primary observers to SCC outputs : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2665 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2665 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step SCC Analysis : Done in     elapsed:0.5 s   user:0.62 s    system:0.9 s    %cpu:1267.86       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2665 m     um:+365 m
#   step SCC Analysis : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Loop Break : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2665 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Loop Break : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2665 m       um:+0 m
#   step Loop Break : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Split zCeiClockControl : Starting
#   step FanoutTable : Starting
#   step FanoutTable : Done in     elapsed:0.1 s    user:0.8 s      system:0 s    %cpu:1066.67       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2665 m       um:+0 m
#   step Clock/Time controlling instance collection : Starting
#   step ClockControl : 83 time/clock-controlling instances in netlist
#   step Clock/Time controlling instance collection : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:666.67       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2665 m       um:+0 m
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2665 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in       elapsed:0 s    user:0.2 s      system:0 s     %cpu:800.00       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2665 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2665 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2665 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:1000.00       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2665 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2665 m       um:+0 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2665 m       um:+0 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2665 m       um:+0 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s      user:0 s    system:0.1 s    %cpu:2000.00       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2665 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207268 m     vm:8235 m       vm:+0 m     um:2665 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+6 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in     elapsed:0.1 s    user:0.3 s      system:0 s     %cpu:857.14       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step Cell reordering : Done in     elapsed:0.1 s    user:0.9 s    system:0.1 s     %cpu:952.38       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+6 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Split zCeiClockControl : Done in     elapsed:0.3 s   user:0.23 s    system:0.1 s    %cpu:1043.48       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+6 m
#   step Split zCeiClockControl : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Clock hub connection : Starting
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in     elapsed:0.1 s    user:0.1 s      system:0 s     %cpu:400.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:1000.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in       elapsed:0 s    user:0.3 s      system:0 s    %cpu:1000.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step Cell reordering : Done in     elapsed:0.1 s    user:0.7 s      system:0 s     %cpu:666.67       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Clock hub connection : Done in     elapsed:0.1 s   user:0.11 s    system:0.1 s     %cpu:774.19       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step Clock hub connection : Total Memory: 5.25 GB -- In Use: 2.25 GB -- Free Memory: 3.00 GB
#   step Low Power : Starting
#   step Low Power : Remove corruption cells : Starting
#   step LP : Building Randomizer FO table : Starting
#   step LP : Building Randomizer FO table : Done in     elapsed:0.1 s    user:0.9 s      system:0 s    %cpu:1125.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step Low Power : Convert LP cells to buffers : Starting
#   step Low Power : Saved 0 cells.
#   step Low Power : Convert LP cells to buffers : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:2000.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step FM RETRO : Options In Use: _retroFdOnDriverClock : NO, _retroFdOnCompositeClock : NO, _retroFeedBack : NO, _retroFeedBackOnPclCompositeClk : NO
#   step Low Power : Restore LP cells. : Starting
#   step Low Power : 0 Corruption cells deleted.
#   step Low Power : Restore LP cells. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step Low Power : Remove corruption cells : Done in     elapsed:0.3 s   user:0.33 s    system:0.1 s    %cpu:1387.76       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step UPF_STATS : 
#   step  : Overall UPF Cells : 0
#   step  : Boundary mux count : 0
#   step  : Isolation mux count : 0
#   step  : SRSN Mux count : 0
#   step  : Retention Mux count : 0
#   step  : SPA Mux count : 0
#   step  : PD controller count : 0
#   step  : PSW controller count : 0
#   step  : Retention controller count : 0
#   step  : Isolation controller count : 0
#   step  : SRSN controller count : 0
#   step  : SPA controller count : 0
#   step  : Other UPF cells : 0
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.50 GB -- Free Memory: 2.75 GB
#   step Low Power : Done in     elapsed:0.6 s   user:0.39 s    system:0.2 s     %cpu:719.30       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step Low Power : Total Memory: 5.25 GB -- In Use: 2.50 GB -- Free Memory: 2.75 GB
#   step False Path Detection : Starting
#   step False Path - Preprocess. : Starting
#   step False Path : Preprocess stats:
#   step False Path :   #BB WB registers = 4
#   step False Path :   #ZTIG registers  = 0
#   step False Path - Preprocess. : Done in     elapsed:0.1 s   user:0.10 s      system:0 s    %cpu:1538.46       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step False Path - Preprocess. : Total Memory: 5.25 GB -- In Use: 2.50 GB -- Free Memory: 2.75 GB
#   step False Path - Alloc cid2mark. : Starting
#   step False Path - Alloc cid2mark. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207262 m     vm:8235 m       vm:+0 m     um:2671 m       um:+0 m
#   step False Path - Alloc cid2mark. : Total Memory: 5.25 GB -- In Use: 2.75 GB -- Free Memory: 2.50 GB
#   step False Path - FanoutTable. : Starting
#   step High fanout nets : Distribution of nets with more than 1000 readers
#   step High fanout nets : 57 nets with 1001 to 8038 readers
#   step High fanout nets : 1 nets with 22319 to 22319 readers
#   step High fanout nets : 1 nets with 50065 to 50065 readers
#   step High fanout nets : 1 nets with 83661 to 83661 readers
#   step False Path - FanoutTable. : Done in     elapsed:0.2 s   user:0.19 s    system:0.1 s    %cpu:1142.86       load:2.75       fm:207258 m     vm:8235 m       vm:+0 m     um:2675 m       um:+4 m
#   step False Path - FanoutTable. : Total Memory: 5.25 GB -- In Use: 3.25 GB -- Free Memory: 2.00 GB
#   step False Path : Configuration:
#   step False Path :   multithreads= true
#   step False Path :   category    = ZTIG | CLOCK | ZFORCE_ZINJECT
#   step False Path - Get start points. : Starting
#   step False Path : False path stats:
#   step False Path :   #non clock wires (functional)= 4
#   step False Path :   #non clock wires (timing)    = 0
#   step False Path :   #non data wires (functional) = 4
#   step False Path :   #non data wires (timing)     = 0
#   step False Path - Get start points. : Done in       elapsed:0 s    user:0.3 s      system:0 s    %cpu:1000.00       load:2.75       fm:207258 m     vm:8235 m       vm:+0 m     um:2675 m       um:+0 m
#   step False Path - Get start points. : Total Memory: 5.25 GB -- In Use: 3.25 GB -- Free Memory: 2.00 GB
#   step False Path - Propagation forward. : Starting
#   step False Path : Event stats:
#   step False Path :   #clock timing hits functional= 0
#   step False Path :   #clock functional hits timing= 0
#   step False Path :   # data timing hits functional= 0
#   step False Path :   # data functional hits timing= 0
#   step False Path :   #clock stopped by sync inst  = 5
#   step False Path :   # data stopped by sync inst  = 5
#   step False Path : False path stats:
#   step False Path :   #non clock wires (functional)= 5
#   step False Path :   #non clock wires (timing)    = 0
#   step False Path :   #non data wires (functional) = 5
#   step False Path :   #non data wires (timing)     = 0
#   step False Path - Propagation forward. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207258 m     vm:8235 m       vm:+0 m     um:2675 m       um:+0 m
#   step False Path - Propagation forward. : Total Memory: 5.25 GB -- In Use: 3.25 GB -- Free Memory: 2.00 GB
#   step False Path - Propagation backward. : Starting
#   step False Path : Event stats:
#   step False Path :   #clock timing hits functional= 0
#   step False Path :   #clock functional hits timing= 0
#   step False Path :   # data timing hits functional= 0
#   step False Path :   # data functional hits timing= 0
#   step False Path :   #clock stopped by sync inst  = 5
#   step False Path :   # data stopped by sync inst  = 5
#   step False Path : False path stats:
#   step False Path :   #non clock wires (functional)= 5
#   step False Path :   #non clock wires (timing)    = 0
#   step False Path :   #non data wires (functional) = 5
#   step False Path :   #non data wires (timing)     = 0
#   step False Path - Propagation backward. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207258 m     vm:8235 m       vm:+0 m     um:2675 m       um:+0 m
#   step False Path - Propagation backward. : Total Memory: 5.25 GB -- In Use: 3.25 GB -- Free Memory: 2.00 GB
#   step False Path - Annotate traversal attributes. : Starting
#   step False Path - Annotate traversal attributes. : Done in     elapsed:0.1 s   user:0.19 s      system:0 s    %cpu:1727.27       load:2.75       fm:207258 m     vm:8235 m       vm:+0 m     um:2675 m       um:+0 m
#   step False Path - Annotate traversal attributes. : Total Memory: 5.25 GB -- In Use: 3.25 GB -- Free Memory: 2.00 GB
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207258 m     vm:8235 m       vm:+0 m     um:2675 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.50 GB -- Free Memory: 2.75 GB
#   step False Path Detection : Done in     elapsed:0.4 s   user:0.51 s    system:0.2 s    %cpu:1292.68       load:2.75       fm:207258 m     vm:8235 m       vm:+0 m     um:2675 m       um:+4 m
#   step False Path Detection : Total Memory: 5.25 GB -- In Use: 2.50 GB -- Free Memory: 2.75 GB
#   step Zemi3 FM MCP Pre-Process : Starting
#   step Build fanout table : Starting
#   step High fanout nets : Distribution of nets with more than 1000 readers
#   step High fanout nets : 57 nets with 1001 to 8038 readers
#   step High fanout nets : 1 nets with 22319 to 22319 readers
#   step High fanout nets : 1 nets with 50065 to 50065 readers
#   step High fanout nets : 1 nets with 83661 to 83661 readers
#   step Build fanout table : Done in     elapsed:0.3 s   user:0.40 s      system:0 s    %cpu:1290.32       load:2.75       fm:207258 m     vm:8235 m       vm:+0 m     um:2675 m       um:+0 m
#   step Initialize node infos : Starting
#   step Initialize node infos : Done in     elapsed:0.2 s   user:0.24 s    system:0.1 s    %cpu:1282.05       load:2.75       fm:207258 m     vm:8235 m       vm:+0 m     um:2675 m       um:+0 m
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:333.33       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:2000.00       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:1142.86       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step Cell reordering : Done in     elapsed:0.1 s    user:0.9 s    system:0.1 s     %cpu:952.38       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step periodic_steps : Total Memory: 5.25 GB -- In Use: 2.50 GB -- Free Memory: 2.75 GB
#   step Zemi3 FM MCP Pre-Process : Done in    elapsed:0.38 s      user:3 s    system:0.8 s    %cpu:1053.05       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m      um:+18 m
#   step Zemi3 FM MCP Pre-Process : Total Memory: 5.25 GB -- In Use: 2.50 GB -- Free Memory: 2.75 GB
#   step Clock Analysis and Transformations : Starting
#   step FM RETRO : Options In Use: _retroFdOnDriverClock : NO, _retroFdOnCompositeClock : NO, _retroFeedBack : NO, _retroFeedBackOnPclCompositeClk : NO
#   step Load Fanout table : Starting
#   step High fanout nets : Distribution of nets with more than 1000 readers
#   step High fanout nets : 29 nets with 1001 to 8039 readers
#   step High fanout nets : 1 nets with 22319 to 22319 readers
#   step High fanout nets : 1 nets with 50067 to 50067 readers
#   step High fanout nets : 1 nets with 83662 to 83662 readers
#   step Load Fanout table : Done in     elapsed:0.1 s   user:0.14 s    system:0.1 s    %cpu:1200.00       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step DEPRECATED CLOCK CONE DIAGNOSTIC : 22159 flipflops, 26 latches, 21799 luts, 396 carries, 2 constants
#   step Clock Cone Analysis : Starting
#   step Symbolic simulation on clock cone : Starting
#   step Symbolic simulation on clock cone : Done in    elapsed:0.38 s      user:2 s    system:0.2 s     %cpu:671.11       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step Clock Cone Analysis : Done in    elapsed:0.38 s      user:2 s    system:0.2 s     %cpu:671.11       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step Reduce Clock Cone : Starting
#   step check enables from wire : Starting
#   step check enables from wire : Done in       elapsed:0 s    user:0.2 s      system:0 s     %cpu:444.44       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step check enables from ports : Starting
#   step check enables from ports : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2693 m       um:+0 m
#   step sweep : Starting
#   step FM RETRO : Options In Use: _retroFdOnDriverClock : NO, _retroFdOnCompositeClock : NO, _retroFeedBack : NO, _retroFeedBackOnPclCompositeClk : NO
#   step sweep : Done in     elapsed:0.2 s   user:0.25 s    system:0.1 s    %cpu:1529.41       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2694 m       um:+1 m
#   step Reduce Clock Cone : Done in     elapsed:0.2 s   user:0.27 s    system:0.1 s    %cpu:1191.49       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2694 m       um:+1 m
#   step Generate Clock Relationship : Starting
#   step Extract equivalent relationship : Starting
#   step Clock trimming : Starting
#   step Clock trimming : Done in     elapsed:0.1 s    user:0.1 s      system:0 s     %cpu:285.71       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2694 m       um:+0 m
#   step Clock trimming : Total Memory: 5.25 GB -- In Use: 5.00 GB -- Free Memory: 0.25 GB
#   step Extract equivalent relationship : Done in     elapsed:0.1 s    user:0.3 s    system:0.1 s     %cpu:615.38       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2694 m       um:+0 m
#   step Extract equivalent relationship : Total Memory: 5.25 GB -- In Use: 5.00 GB -- Free Memory: 0.25 GB
#   step Extract division relationship : Starting
#   step Extract division relationship : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2694 m       um:+0 m
#   step Extract division relationship : Total Memory: 5.25 GB -- In Use: 5.00 GB -- Free Memory: 0.25 GB
#   step Create division topological order : Starting
#   step Simplify divisions : Starting
#   step Simplify divisions : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2694 m       um:+0 m
#   step Simplify divisions : Total Memory: 5.25 GB -- In Use: 5.00 GB -- Free Memory: 0.25 GB
#   step Create division topological order : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2694 m       um:+0 m
#   step Create division topological order : Total Memory: 5.25 GB -- In Use: 5.00 GB -- Free Memory: 0.25 GB
#   step Extract single clocks : Starting
#   step Extract single clocks : Done in       elapsed:0 s    user:0.7 s      system:0 s    %cpu:1272.73       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2694 m       um:+0 m
#   step Extract single clocks : Total Memory: 5.25 GB -- In Use: 5.00 GB -- Free Memory: 0.25 GB
#   step Extract Pre-Configed MCP clocks : Starting
#   step Extract Pre-Configed MCP clocks : Done in     elapsed:0.1 s    user:0.7 s    system:0.1 s     %cpu:727.27       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2694 m       um:+0 m
#   step Extract Pre-Configed MCP clocks : Total Memory: 5.25 GB -- In Use: 5.00 GB -- Free Memory: 0.25 GB
#   step CDG consistency check : Starting
#   step Check relationships : Starting
#   step Check relationships : Done in     elapsed:0.1 s    user:0.3 s      system:0 s    %cpu:1000.00       load:2.75       fm:207238 m     vm:8235 m       vm:+0 m     um:2694 m       um:+0 m
#   step Check relationships : Total Memory: 5.25 GB -- In Use: 5.00 GB -- Free Memory: 0.25 GB
#   step Check equis : Starting
#   step Check equis : Done in       elapsed:0 s    user:0.2 s    system:0.1 s    %cpu:2000.00       load:2.75       fm:207236 m     vm:8747 m     vm:+512 m     um:2696 m       um:+2 m
#   step Check equis : Total Memory: 5.75 GB (+ 0.50 GB) -- In Use: 5.00 GB -- Free Memory: 0.75 GB
#   step CDG consistency check : Done in     elapsed:0.1 s    user:0.5 s    system:0.1 s    %cpu:1333.33       load:2.75       fm:207236 m     vm:8747 m     vm:+512 m     um:2696 m       um:+2 m
#   step CDG consistency check : Total Memory: 5.75 GB (+ 0.50 GB) -- In Use: 5.00 GB -- Free Memory: 0.75 GB
#   step Dump clock relationship file : Starting
#   step Dump clock relationship file : Done in     elapsed:0.1 s    user:0.2 s    system:0.1 s     %cpu:400.00       load:2.75       fm:207232 m     vm:8747 m       vm:+0 m     um:2700 m       um:+4 m
#   step Dump clock relationship file : Total Memory: 5.75 GB -- In Use: 5.00 GB -- Free Memory: 0.75 GB
#   step Generate Clock Relationship : Done in     elapsed:0.4 s   user:0.24 s    system:0.4 s     %cpu:727.27       load:2.75       fm:207232 m     vm:8747 m     vm:+512 m     um:2700 m       um:+6 m
#   step DEPRECATED CLOCK CONE DIAGNOSTIC : 7807 flipflops, 0 latches, 4263 luts, 128 carries, 2 constants
#   step Clock Cone Size :                                 Final Used Instances
#   step Clock Cone Size :               Flipflop on PCLK:               1813    
#   step Clock Cone Size :          Flipflop on PCLK_FREE:               4566    
#   step Clock Cone Size : Flipflop on Other System Clock:                  0    
#   step Clock Cone Size :       Flipflop on Design Clock:               1428    
#   step Clock Cone Size :     Flipflop on Floating Clock:                  0    
#   step Clock Cone Size :        Flipflop on Stuck Clock:                  0    
#   step Clock Cone Size :                  All Flipflops:               7807    
#   step Clock Cone Size :                          Latch:                  0    
#   step Clock Cone Size :                            Lut:               4263    
#   step Clock Cone Size :                         Memory:                  0    
#   step Clock Cone Size :                       Constant:                  2    
#   step Clock Cone Size :                          Carry:                128    
#   step Clock Cone Size :                        UNKNOWN:              30602    
#   step Clock Cone Size :                          Total:              42802    
#   step Clock Cone Size :                                 Final Pruned Instances
#   step Clock Cone Size :               Flipflop on PCLK:                    6    
#   step Clock Cone Size :          Flipflop on PCLK_FREE:                    0    
#   step Clock Cone Size : Flipflop on Other System Clock:                    0    
#   step Clock Cone Size :       Flipflop on Design Clock:                14346    
#   step Clock Cone Size :     Flipflop on Floating Clock:                    0    
#   step Clock Cone Size :        Flipflop on Stuck Clock:                    0    
#   step Clock Cone Size :                  All Flipflops:                14352    
#   step Clock Cone Size :                          Latch:                   26    
#   step Clock Cone Size :                            Lut:                17536    
#   step Clock Cone Size :                         Memory:                    6    
#   step Clock Cone Size :                       Constant:                    0    
#   step Clock Cone Size :                          Carry:                  268    
#   step Clock Cone Size :                        UNKNOWN:                   40    
#   step Clock Cone Size :                          Total:                32228    
#   step SDCMCPHydra : Cleaned up 0 read_sdc black boxes.
#   step     FM cell replication : Starting
#   step High fanout nets : Distribution of nets with more than 1000 readers
#   step High fanout nets : 29 nets with 1001 to 8039 readers
#   step High fanout nets : 1 nets with 22319 to 22319 readers
#   step High fanout nets : 1 nets with 50067 to 50067 readers
#   step High fanout nets : 1 nets with 83662 to 83662 readers
#   step         Graph initialization : Starting
#   step Initialize node infos : Starting
#   step Initialize node infos : Done in     elapsed:0.2 s   user:0.14 s    system:0.2 s    %cpu:1066.67       load:2.75       fm:207216 m     vm:9259 m     vm:+512 m     um:2716 m      um:+16 m
#   step         Graph initialization : Done in     elapsed:0.3 s   user:0.31 s    system:0.3 s    %cpu:1214.29       load:2.75       fm:207209 m    vm:10027 m    vm:+1280 m     um:2723 m      um:+23 m
#   step         Forward propagation : Starting
#   step         Forward propagation : Done in     elapsed:0.1 s    user:0.8 s      system:0 s    %cpu:1333.33       load:2.75       fm:207201 m    vm:10539 m     vm:+512 m     um:2731 m       um:+8 m
#   step FM : FM replication added 0 cells
#   step     FM cell replication : Done in    elapsed:0.12 s      user:1 s    system:0.5 s    %cpu:1270.39       load:2.75       fm:207201 m    vm:10539 m    vm:+1792 m     um:2731 m      um:+31 m
#   step     FM ZEMI3 MCP Post-process : Starting
#   step FM RETRO : Options In Use: _retroFdOnDriverClock : NO, _retroFdOnCompositeClock : NO, _retroFeedBack : NO, _retroFeedBackOnPclCompositeClk : NO
#   step     FM ZEMI3 MCP Post-process : Done in    elapsed:0.12 s   user:0.70 s    system:0.2 s     %cpu:553.85       load:2.75       fm:207197 m    vm:10539 m       vm:+0 m     um:2735 m       um:+4 m
#   step     FM barrier insertion : Starting
#   step FM Barrier : Create barriers for 65643 readers 
#   step FM : FM barriers insertion added 44712 cells
#   step     FM barrier insertion : Done in     elapsed:0.9 s   user:0.56 s    system:0.4 s     %cpu:750.00       load:2.75       fm:207173 m    vm:10539 m       vm:+0 m     um:2759 m      um:+24 m
#   step     FM register replacement : Starting
#   step FETCH MODE : 7807 Flip-Flops have been modified
#   step FETCH MODE : 0 Latches have been modified
#   step FETCH MODE : 0 SRLs have been modified
#   step FM : FM register replacement added 3204 cells
#   step     FM register replacement : Done in     elapsed:0.3 s   user:0.23 s    system:0.2 s     %cpu:724.64       load:2.75       fm:207167 m    vm:10539 m       vm:+0 m     um:2765 m       um:+6 m
#   step     FM reconnect FD on Pclk in data cone to PclkDut : Starting
#   step     FM reconnect FD on Pclk in data cone to PclkDut : Done in     elapsed:0.1 s    user:0.4 s      system:0 s     %cpu:800.00       load:2.75       fm:207166 m    vm:10539 m       vm:+0 m     um:2765 m       um:+0 m
#   step     FM connect barriers clocks : Starting
#   step FETCH MODE : Connect clocks for 29808 Barriers (29808 Filter Clock, 0 Ref Clock)
#   step     FM connect barriers clocks : Done in       elapsed:0 s    user:0.5 s      system:0 s     %cpu:833.33       load:2.75       fm:207162 m    vm:10539 m       vm:+0 m     um:2769 m       um:+4 m
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s    user:0.1 s    system:0.1 s     %cpu:800.00       load:2.75       fm:207162 m    vm:10539 m       vm:+0 m     um:2769 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:1000.00       load:2.75       fm:207162 m    vm:10539 m       vm:+0 m     um:2769 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207162 m    vm:10539 m       vm:+0 m     um:2769 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207162 m    vm:10539 m       vm:+0 m     um:2769 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:1000.00       load:2.75       fm:207162 m    vm:10539 m       vm:+0 m     um:2769 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:666.67       load:2.75       fm:207126 m    vm:10539 m       vm:+0 m     um:2805 m      um:+36 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:1000.00       load:2.75       fm:207126 m    vm:10539 m       vm:+0 m     um:2805 m       um:+0 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s      user:0 s    system:0.1 s     %cpu:666.67       load:2.75       fm:207126 m    vm:10539 m       vm:+0 m     um:2805 m       um:+0 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:2000.00       load:2.75       fm:207126 m    vm:10539 m       vm:+0 m     um:2805 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207126 m    vm:10539 m       vm:+0 m     um:2805 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207126 m    vm:10539 m       vm:+0 m     um:2805 m       um:+0 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:2000.00       load:2.75       fm:207126 m    vm:10539 m       vm:+0 m     um:2805 m       um:+0 m
#   step Cell reordering : Done in     elapsed:0.2 s   user:0.16 s    system:0.2 s     %cpu:900.00       load:2.75       fm:207126 m    vm:10539 m       vm:+0 m     um:2805 m      um:+36 m
#   step SERIALIZE : writing netlist 'zTopBuild_netlist' into znl file 'tools/zTime/zTime_hierarchy.edf.gz'
#   step SERIALIZE : #bytes in: 118803, #bytes out: 28204, compression ratio: 4.212275
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s    user:0.1 s      system:0 s       %cpu:0.00       load:2.75       fm:207126 m    vm:10539 m       vm:+0 m     um:2806 m       um:+0 m
#   step periodic_steps : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Clock Analysis and Transformations : Done in    elapsed:0.93 s      user:6 s   system:0.23 s     %cpu:770.39       load:2.75       fm:207126 m    vm:10539 m    vm:+2304 m     um:2806 m     um:+113 m
#   step Clock Analysis and Transformations : Total Memory: 7.50 GB (+ 2.25 GB) -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Edge detector And Async rewrite : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207126 m    vm:10539 m       vm:+0 m     um:2806 m       um:+0 m
#   step periodic_steps : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Edge detector And Async rewrite : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207126 m    vm:10539 m       vm:+0 m     um:2806 m       um:+0 m
#   step Edge detector And Async rewrite : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Excalibur : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207126 m    vm:10539 m       vm:+0 m     um:2806 m       um:+0 m
#   step periodic_steps : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Excalibur : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207126 m    vm:10539 m       vm:+0 m     um:2806 m       um:+0 m
#   step Excalibur : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Zemi3 FM for Clock Loop Break : Starting
#   step High fanout nets : Distribution of nets with more than 1000 readers
#   step High fanout nets : 42 nets with 1001 to 8071 readers
#   step High fanout nets : 2 nets with 22319 to 29808 readers
#   step High fanout nets : 1 nets with 38098 to 38098 readers
#   step High fanout nets : 1 nets with 50071 to 50071 readers
#   step High fanout nets : 1 nets with 83661 to 83661 readers
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207108 m    vm:10539 m       vm:+0 m     um:2824 m       um:+0 m
#   step periodic_steps : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Zemi3 FM for Clock Loop Break : Done in     elapsed:0.5 s   user:0.53 s    system:0.2 s    %cpu:1235.96       load:2.75       fm:207108 m    vm:10539 m       vm:+0 m     um:2824 m      um:+18 m
#   step Zemi3 FM for Clock Loop Break : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Zemi3 FM Post-Process : Starting
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207092 m    vm:10539 m       vm:+0 m     um:2840 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in     elapsed:0.1 s    user:0.1 s      system:0 s     %cpu:333.33       load:2.75       fm:207092 m    vm:10539 m       vm:+0 m     um:2840 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207092 m    vm:10539 m       vm:+0 m     um:2840 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207092 m    vm:10539 m       vm:+0 m     um:2840 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:2000.00       load:2.75       fm:207092 m    vm:10539 m       vm:+0 m     um:2840 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in       elapsed:0 s      user:0 s    system:0.1 s    %cpu:1000.00       load:2.75       fm:207068 m    vm:10539 m       vm:+0 m     um:2864 m      um:+24 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207068 m    vm:10539 m       vm:+0 m     um:2864 m       um:+0 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207068 m    vm:10539 m       vm:+0 m     um:2864 m       um:+0 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207068 m    vm:10539 m       vm:+0 m     um:2864 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207068 m    vm:10539 m       vm:+0 m     um:2864 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207068 m    vm:10539 m       vm:+0 m     um:2864 m       um:+0 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in       elapsed:0 s    user:0.5 s      system:0 s    %cpu:2000.00       load:2.75       fm:207068 m    vm:10539 m       vm:+0 m     um:2864 m       um:+0 m
#   step Cell reordering : Done in     elapsed:0.1 s    user:0.8 s    system:0.1 s     %cpu:818.18       load:2.75       fm:207068 m    vm:10539 m       vm:+0 m     um:2864 m      um:+24 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:207068 m    vm:10539 m       vm:+0 m     um:2864 m       um:+0 m
#   step periodic_steps : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Zemi3 FM Post-Process : Done in     elapsed:0.2 s   user:0.17 s    system:0.3 s    %cpu:1111.11       load:2.75       fm:207068 m    vm:10539 m       vm:+0 m     um:2864 m      um:+40 m
#   step Zemi3 FM Post-Process : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Loop Break Post-FGS : Starting
#   step LoopBreak Pre Edge Detector Realization SCCAnalysis : Starting
#   step LoopBreak Pre Edge Detector Realization SCCAnalysis : Done in     elapsed:0.4 s   user:0.60 s    system:0.6 s    %cpu:1552.94       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m     um:+298 m
#   step Realize Edge Detectors : Starting
#   step LBPP_ED : Number of POS edge detectors realized : 0
#   step LBPP_ED : Number of NEG edge detectors realized : 0
#   step Realize Edge Detectors : Done in       elapsed:0 s    user:0.2 s      system:0 s     %cpu:571.43       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step LoopBreak Post Edge Detector Realization SCC Analysis : Starting
#   step LoopBreak Post Edge Detector Realization SCC Analysis : Done in     elapsed:0.4 s   user:0.58 s      system:0 s    %cpu:1487.18       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step SCC_REDUCTION : Number of SCCs detected : zero, returning!
#   step SCC_REDUCTION : Loop breaking done!
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step periodic_steps : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Loop Break Post-FGS : Done in     elapsed:0.8 s      user:1 s    system:0.6 s    %cpu:1423.73       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m     um:+298 m
#   step Loop Break Post-FGS : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Zemi3 FM for Clock Loop Break Revert : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step periodic_steps : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Zemi3 FM for Clock Loop Break Revert : Done in     elapsed:0.2 s   user:0.19 s      system:0 s    %cpu:1520.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step Zemi3 FM for Clock Loop Break Revert : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Technology Re-mapping : Starting
#   step Technology re-mapping for delay optimization : Starting
#   step Remap : Starting
#   step Remap : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step Technology re-mapping for delay optimization : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step periodic_steps : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Technology Re-mapping : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step Technology Re-mapping : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Clock Port Aliasing : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step periodic_steps : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Clock Port Aliasing : Done in       elapsed:0 s    user:0.3 s      system:0 s    %cpu:1200.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step Clock Port Aliasing : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Memory Optimization: preProcess : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step periodic_steps : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Memory Optimization: preProcess : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step Memory Optimization: preProcess : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Pre-Area Opt Design Size : Starting
#   step DESIGN SIZE ESTIMATION : Skipping Pre-Are Opt Design Size, MemOpt is disabled
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step periodic_steps : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Pre-Area Opt Design Size : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step Pre-Area Opt Design Size : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Pre-Part Area Opt : Starting
#   step DESIGN SIZE ESTIMATION : Skipping MemOpt Design Size Area Optimization, MemOpt is disabled
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step periodic_steps : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Pre-Part Area Opt : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step Pre-Part Area Opt : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Memory Optimization: postProcess : Starting
#   step MemoryOpt::postProcess : Starting
#   step MemoryOpt::postProcess : Done in       elapsed:0 s      user:0 s    system:0.1 s       %cpu:0.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step periodic_steps : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Memory Optimization: postProcess : Done in       elapsed:0 s      user:0 s    system:0.1 s    %cpu:2000.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step Memory Optimization: postProcess : Total Memory: 7.50 GB -- In Use: 3.00 GB -- Free Memory: 4.50 GB
#   step Attributes garbage collection : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step periodic_steps : Total Memory: 7.50 GB -- In Use: 2.50 GB -- Free Memory: 5.00 GB
#   step Attributes garbage collection : Done in     elapsed:0.1 s    user:0.2 s      system:0 s     %cpu:571.43       load:2.75       fm:206769 m    vm:10539 m       vm:+0 m     um:3162 m       um:+0 m
#   step Attributes garbage collection : Total Memory: 7.50 GB -- In Use: 2.50 GB -- Free Memory: 5.00 GB
#   step Zemi3 FM MCP Clk Pre-Process : Starting
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206759 m    vm:10539 m       vm:+0 m     um:3172 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in     elapsed:0.1 s    user:0.1 s      system:0 s     %cpu:500.00       load:2.75       fm:206759 m    vm:10539 m       vm:+0 m     um:3172 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206759 m    vm:10539 m       vm:+0 m     um:3172 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206759 m    vm:10539 m       vm:+0 m     um:3172 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:1000.00       load:2.75       fm:206759 m    vm:10539 m       vm:+0 m     um:3172 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206735 m    vm:10539 m       vm:+0 m     um:3196 m      um:+24 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206735 m    vm:10539 m       vm:+0 m     um:3196 m       um:+0 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206735 m    vm:10539 m       vm:+0 m     um:3196 m       um:+0 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206735 m    vm:10539 m       vm:+0 m     um:3196 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206735 m    vm:10539 m       vm:+0 m     um:3196 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206729 m    vm:10539 m       vm:+0 m     um:3202 m       um:+6 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:2000.00       load:2.75       fm:206729 m    vm:10539 m       vm:+0 m     um:3202 m       um:+0 m
#   step Cell reordering : Done in     elapsed:0.1 s    user:0.9 s    system:0.1 s    %cpu:1052.63       load:2.75       fm:206729 m    vm:10539 m       vm:+0 m     um:3202 m      um:+30 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206729 m    vm:10539 m       vm:+0 m     um:3202 m       um:+0 m
#   step periodic_steps : Total Memory: 7.50 GB -- In Use: 2.75 GB -- Free Memory: 4.75 GB
#   step Zemi3 FM MCP Clk Pre-Process : Done in     elapsed:0.1 s   user:0.16 s    system:0.1 s    %cpu:1000.00       load:2.75       fm:206729 m    vm:10539 m       vm:+0 m     um:3202 m      um:+40 m
#   step Zemi3 FM MCP Clk Pre-Process : Total Memory: 7.50 GB -- In Use: 2.75 GB -- Free Memory: 4.75 GB
#   step Sorting cells : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206726 m    vm:10539 m       vm:+0 m     um:3204 m       um:+0 m
#   step periodic_steps : Total Memory: 7.50 GB -- In Use: 2.75 GB -- Free Memory: 4.75 GB
#   step Sorting cells : Done in    elapsed:0.41 s    user:0.5 s      system:0 s      %cpu:12.35       load:2.75       fm:206726 m    vm:10539 m       vm:+0 m     um:3204 m       um:+2 m
#   step Sorting cells : Total Memory: 7.50 GB -- In Use: 2.75 GB -- Free Memory: 4.75 GB
#   step Partitioning : Starting
#   step Resource remapping : 
# +-------------+----------------------+
# |Resource Name|Remapped resource name|
# +-------------+----------------------+
# | STATIC FORCE|                ZFORCE|
# +-------------+----------------------+
#   step Target capacity : 
# +-------------------+-----------------------+----------+-----------+
# |      Resource Name|Fill Rate (without ovf)|       Raw|Raw with FR|
# +-------------------+-----------------------+----------+-----------+
# |         FWC_IP_NUM|                     80|       992|        793|
# |        FWC_IP_BITS|                     30|    380928|     114278|
# |       QIWC_IP_BITS|                     60|   1048576|     629145|
# |      READ_PORT_IPS|                    100|       256|        256|
# |     READ_PORT_BITS|                    100|      8192|       8192|
# |     WRITE_PORT_IPS|                    100|       256|        256|
# |    WRITE_PORT_BITS|                    100|      8192|       8192|
# |       ZC_TRACE_BIT|                    100|     65536|      65536|
# | ZCEI_MESSAGE_INPUT|                     95|       512|        486|
# |ZCEI_MESSAGE_OUTPUT|                     95|       512|        486|
# |       FW_RESOURCES|                    100|4294967295| 4294967295|
# |            ZPRD_BB|                    100|      8000|       8000|
# |             ZFORCE|                    100|      8000|       8000|
# |              ZVIEW|                    100|    100000|     100000|
# +-------------------+-----------------------+----------+-----------+
#   step Resource remapping : 
# +-------------+----------------------+
# |Resource Name|Remapped resource name|
# +-------------+----------------------+
# | STATIC FORCE|                ZFORCE|
# +-------------+----------------------+
#   step Target capacity : 
# +-------------------+-----------------------+----------+-----------+
# |      Resource Name|Fill Rate (without ovf)|       Raw|Raw with FR|
# +-------------------+-----------------------+----------+-----------+
# |         FWC_IP_NUM|                     80|       992|        793|
# |        FWC_IP_BITS|                     30|    380928|     114278|
# |       QIWC_IP_BITS|                     60|   1048576|     629145|
# |      READ_PORT_IPS|                    100|       256|        256|
# |     READ_PORT_BITS|                    100|      8192|       8192|
# |     WRITE_PORT_IPS|                    100|       256|        256|
# |    WRITE_PORT_BITS|                    100|      8192|       8192|
# |       ZC_TRACE_BIT|                    100|     65536|      65536|
# | ZCEI_MESSAGE_INPUT|                     95|       512|        486|
# |ZCEI_MESSAGE_OUTPUT|                     95|       512|        486|
# |       FW_RESOURCES|                    100|4294967295| 4294967295|
# |            ZPRD_BB|                    100|      8000|       8000|
# |             ZFORCE|                    100|      8000|       8000|
# |              ZVIEW|                    100|    100000|     100000|
# +-------------------+-----------------------+----------+-----------+
#   step High fanout nets : Distribution of nets with more than 1000 readers
#   step High fanout nets : 42 nets with 1001 to 8071 readers
#   step High fanout nets : 2 nets with 22319 to 29808 readers
#   step High fanout nets : 1 nets with 37130 to 37130 readers
#   step High fanout nets : 1 nets with 50071 to 50071 readers
#   step High fanout nets : 1 nets with 83661 to 83661 readers
#   step DESIGN_SIZE : 
# +-----------+----+----+------+----+-----+----+----+---+
# |           | REG| LUT|RAMLUT|LUT6|MUXCY|BRAM|URAM|DSP|
# +-----------+----+----+------+----+-----+----+----+---+
# |Design size|261K|284K|     0| 70K|   18|  83|  98|  0|
# +-----------+----+----+------+----+-----+----+----+---+
#   step Partitioning : Fetch mode LUT ratio computed to: 0.0234.
#   step Control Set Estimation : Starting
#   step Fanout distribution of control sets : 
# +-------+----------------------+
# |Fan Out|Number of control sets|
# +-------+----------------------+
# |      1|                    18|
# |      2|                    22|
# |      3|                    18|
# |      4|                     8|
# |      5|                     2|
# |      6|                     2|
# |      7|                     4|
# |      8|                    71|
# |      9|                   148|
# |     10|                    82|
# |     11|                    29|
# |     12|                    24|
# |     13|                   131|
# |     14|                     1|
# |     15|                     6|
# |     16|                    79|
# |     17|                    15|
# |     18|                     5|
# |     19|                     2|
# |     20|                     4|
# |     21|                   770|
# |     22|                    18|
# |     23|                    25|
# |     24|                   179|
# |     25|                     8|
# |     26|                     2|
# |     27|                     2|
# |     28|                     1|
# |     29|                     2|
# |     30|                    48|
# |     31|                    14|
# |     32|                   290|
# |     33|                    67|
# |     34|                    30|
# |     35|                    10|
# |     36|                    37|
# |     37|                    39|
# |     38|                     9|
# |     39|                     6|
# |     40|                     4|
# |     41|                    10|
# |     43|                     4|
# |     44|                     7|
# |     46|                    15|
# |     47|                     4|
# |     48|                     4|
# |     50|                     8|
# |     51|                     2|
# |     54|                     1|
# |     56|                     5|
# |     57|                    16|
# |     58|                     2|
# |     62|                     1|
# |     63|                     2|
# |     64|                   312|
# |     65|                     3|
# |     66|                     7|
# |     67|                     5|
# |     69|                     1|
# |     70|                     4|
# |     72|                     4|
# |     73|                     6|
# |     80|                     1|
# |     81|                     2|
# |     83|                     2|
# |     84|                     1|
# |     87|                     1|
# |     88|                     1|
# |     89|                     1|
# |     98|                     2|
# |    102|                     1|
# |    103|                     2|
# |    104|                     2|
# |    118|                     2|
# |    120|                     2|
# |    121|                     2|
# |    128|                     8|
# |    129|                     4|
# |    130|                   116|
# |    139|                     1|
# |    145|                     6|
# |    148|                     1|
# |    155|                     2|
# |    175|                     1|
# |    178|                     1|
# |    262|                     1|
# |    264|                     1|
# |    582|                     1|
# |    583|                     1|
# |    748|                     2|
# |    792|                     1|
# |   1658|                     1|
# |   2484|                     1|
# |   2928|                     8|
# |   3118|                     1|
# |   8963|                     1|
# |  12310|                     1|
# +-------+----------------------+
#   step Control Set Estimation : Done in     elapsed:0.7 s   user:0.24 s    system:0.1 s     %cpu:320.51       load:2.75       fm:206721 m    vm:10539 m       vm:+0 m     um:3210 m       um:+0 m
#   step DESIGN SIZE ESTIMATION : Will use estimation margin of 15% for the target resources
#   step AC_TGT : Architecture type is set as zs5
#   step AC_TGT : Architecture type is set as zs5
#   step DESIGN SIZE ESTIMATION : Design size estimation found no board from user input.  1 boards are reserved.
#   step DESIGN SIZE ESTIMATION : Number of allocated boards (use_fpga) are 0. Number of remaining boards are 1. Remaining unallocated user cores require 0 boards.
#   step AC_TGT : Architecture type is set as zs5
#   step AC_TGT : Architecture type is set as zs5
#   step DESIGN SIZE ESTIMATION : Computed a design size of 1 module(s) for given user fill rates
#   step DESIGN SIZE ESTIMATION : Substracted static FW cost from board/FPGA resources : General Firmware FPGA cost : bram = 31, dsp_mult = 2, nbdsp48 = 2, FW cost = [],  
#   step DESIGN SIZE ESTIMATION :  Design size estimation (only used resources are reported here) 
# +-----------------------------------+----+------+----+-----+----+------+-----------+------------+------------------+-------------------+---------+---------+
# |Resource usage                     |LUT |LUT6  |RAM |URAM |REG |RAMLUT|FWC_IP_BITS|QIWC_IP_BITS|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|ZRM_SLOTS|ZRM_PORTS|
# +-----------------------------------+----+------+----+-----+----+------+-----------+------------+------------------+-------------------+---------+---------+
# |Estimated size of the design       |398K|109K  |141 |98   |381K|46K   |834        |117K        |237               |78                 |33K      |1        |
# |Memory logic of the design         |86K |1,440 |119 |98   |93K |0     |0          |0           |0                 |0                  |33K      |1        |
# |Board size with user fill-rates    |15M |9,806K|15K |1,536|22M |1,934K|1,371K     |7,550K      |5,832             |5,832              |655K     |96       |
# +-----------------------------------+----+------+----+-----+----+------+-----------+------------+------------------+-------------------+---------+---------+
# |Computed, Min fit   -> For 1 boards|2.7%|1.1%  |0.9%|6.4% |1.8%|2.4%  |0.1%       |1.5%        |4.1%              |1.3%               |5.0%     |1.0%     |
# |                    -> For 2 boards|1.4%|0.6%  |0.5%|3.2% |0.9%|1.2%  |0.0%       |0.8%        |2.0%              |0.7%               |2.5%     |0.5%     |
# |                    -> For 3 boards|0.9%|0.4%  |0.3%|2.1% |0.6%|0.8%  |0.0%       |0.5%        |1.4%              |0.4%               |1.7%     |0.3%     |
# |                    -> For 4 boards|0.7%|0.3%  |0.2%|1.6% |0.4%|0.6%  |0.0%       |0.4%        |1.0%              |0.3%               |1.2%     |0.3%     |
# |                    -> For 5 boards|0.5%|0.2%  |0.2%|1.3% |0.4%|0.5%  |0.0%       |0.3%        |0.8%              |0.3%               |1.0%     |0.2%     |
# +-----------------------------------+----+------+----+-----+----+------+-----------+------------+------------------+-------------------+---------+---------+
#   step DESIGN_SIZE : *
#   step DESIGN_SIZE : *
#   step DESIGN_SIZE : *
#   step DESIGN_SIZE : * Resource utilization with recommended filling rates
#   step DESIGN_SIZE : *
#   step AC_TGT : Architecture type is set as zs5
#   step DESIGN SIZE ESTIMATION : Computed a design size of 1 module(s) for given user fill rates
#   step DESIGN SIZE ESTIMATION : Substracted static FW cost from board/FPGA resources : General Firmware FPGA cost : bram = 31, dsp_mult = 2, nbdsp48 = 2, FW cost = [],  
#   step DESIGN SIZE ESTIMATION :  Design size estimation, utilization computed (with recommended filling rates) 
# +--------------------------------------------+----+----+-----+----+------+-----------+------------+
# |Resource usage                              |LUT |RAM |URAM |REG |RAMLUT|FWC_IP_BITS|QIWC_IP_BITS|
# +--------------------------------------------+----+----+-----+----+------+-----------+------------+
# |Estimated size of the design                |398K|141 |98   |381K|46K   |834        |117K        |
# |Memory logic of the design                  |86K |119 |98   |93K |0     |0          |0           |
# |Board size with recommended fill rates      |25M |15K |1,536|22M |1,934K|1,371K     |7,550K      |
# +--------------------------------------------+----+----+-----+----+------+-----------+------------+
# |Computed, recommended min fit-> For 1 boards|1.6%|0.9%|6.4% |1.8%|2.4%  |0.1%       |1.5%        |
# |                    -> For 2 boards         |0.8%|0.5%|3.2% |0.9%|1.2%  |0.0%       |0.8%        |
# |                    -> For 3 boards         |0.5%|0.3%|2.1% |0.6%|0.8%  |0.0%       |0.5%        |
# |                    -> For 4 boards         |0.4%|0.2%|1.6% |0.4%|0.6%  |0.0%       |0.4%        |
# |                    -> For 5 boards         |0.3%|0.2%|1.3% |0.4%|0.5%  |0.0%       |0.3%        |
# +--------------------------------------------+----+----+-----+----+------+-----------+------------+
#   step DESIGN_SIZE : *
#   step DESIGN_SIZE : *
#   step DESIGN_SIZE : *
#   step System area cost remapping : Resource FWC_IP_NUM is being ignored.
#   step System area cost remapping : Resource READ_PORT_IPS is being ignored.
#   step System area cost remapping : Resource READ_PORT_BITS is being ignored.
#   step System area cost remapping : Resource WRITE_PORT_IPS is being ignored.
#   step System area cost remapping : Resource WRITE_PORT_BITS is being ignored.
#   step System area cost remapping : Resource ZC_TRACE_BIT is being ignored.
#   step System area cost remapping : Resource FW_RESOURCES is being ignored.
#   step System area cost remapping : Resource ZPRD_BB is being ignored.
#   step System area cost remapping : Resource ZFORCE is being ignored.
#   step System area cost remapping : Resource ZVIEW is being ignored.
#   step DESIGN SIZE ESTIMATION : the number of modules to use will be decided after partitioning
#   step Partitioning : Mapping TS_RUNMAN and triggers blackboxes on terminal(s)
#   step AC_TGT : Architecture type is set as zs5
#   step DESIGN_SIZE_AREA : Pre-Partitioning: generating area size table (./zTopBuild_report.log, 19.1.)
#   step AC_TGT : Architecture type is set as zs5
#   step AC_TGT : Architecture type is set as zs5
#   step AC_TGT : Architecture type is set as zs5
#   step PLACE_U0_M0 : Highest indivisible of zebu_top.zebuclk_uart_sclk.clockdelayport_core.clockdelayport_state_machine is zebu_top.zebuclk_uart_sclk
#   step PLACE_U0_M0 : Highest indivisible of zebu_top.zebuclk_jtag_clk.clockdelayport_core.clockdelayport_state_machine is zebu_top.zebuclk_jtag_clk
#   step PLACE_U0_M0 : Highest indivisible of zebu_top.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine is zebu_top.zebuclk_ref_clk
#   step PLACE_U0_M0 : Highest indivisible of zebu_top.ts_runman_0.ts_runman is zebu_top.ts_runman_0
#   step PLACE_U0_M0 : Highest indivisible of zebu_top.ts_runman_1.ts_runman is zebu_top.ts_runman_1
#   step PLACE_U0_M0 : Highest indivisible of zebu_top.ts_runman_2.ts_runman is zebu_top.ts_runman_2
#   step PLACE_U0_M0 : Highest indivisible of zebu_top.ts_runman_3.ts_runman is zebu_top.ts_runman_3
#   step PLACE_U0_M0 : Highest indivisible of zebu_top.ts_runman_4.ts_runman is zebu_top.ts_runman_4
#   step PLACE_U0_M0 : Highest indivisible of zebu_top.ts_runman_5.ts_runman is zebu_top.ts_runman_5
#   step PLACE_U0_M0 : Highest indivisible of zebu_top.ts_runman_6.ts_runman is zebu_top.ts_runman_6
#   step PLACE_U0_M0 : Highest indivisible of zebu_top.ts_runman_7.ts_runman is zebu_top.ts_runman_7
#   step PLACE_U0_M0 : Highest indivisible of zebu_top.ts_runman_8.ts_runman is zebu_top.ts_runman_8
#   step PLACE_U0_M0 : No defmapping found for zebu_top.trigger_pc  
#   step PLACE_U0_M0 : No defmapping found for zebu_top.ts_runman_0  
#   step PLACE_U0_M0 : No defmapping found for zebu_top.ts_runman_1  
#   step PLACE_U0_M0 : No defmapping found for zebu_top.ts_runman_2  
#   step PLACE_U0_M0 : No defmapping found for zebu_top.ts_runman_3  
#   step PLACE_U0_M0 : No defmapping found for zebu_top.ts_runman_4  
#   step PLACE_U0_M0 : No defmapping found for zebu_top.ts_runman_5  
#   step PLACE_U0_M0 : No defmapping found for zebu_top.ts_runman_6  
#   step PLACE_U0_M0 : No defmapping found for zebu_top.ts_runman_7  
#   step PLACE_U0_M0 : No defmapping found for zebu_top.ts_runman_8  
#   step PLACE_U0_M0 : No defmapping found for zebu_top.zebu_time_capture  
#   step PLACE_U0_M0 : No defmapping found for zebu_top.zebuclk_jtag_clk  
#   step PLACE_U0_M0 : No defmapping found for zebu_top.zebuclk_ref_clk  
#   step PLACE_U0_M0 : No defmapping found for zebu_top.zebuclk_uart_sclk  
#   step zTopBuild Block Selection : Starting
#   step HBS : Max design size for hydra block selection : 1 module(s)
#   step HBS : Number of leaf instances: 581970
#   step HBS : Number of hierarchical instances: 5383
#   step HBS : Number of flat wires: 497689
#   step buildPatternMatchingHydraDB : Starting
#   step buildPatternMatchingHydraDB : Done in     elapsed:0.1 s   user:0.16 s      system:0 s    %cpu:1230.77       load:2.75       fm:206722 m    vm:10539 m       vm:+0 m     um:3210 m       um:+0 m
#   step ztb_hydraBlockSelection : Use ZMP HierarchyExplorer
#   step Generic Block Selection : Starting
#   step Block Selection : Starting
### warning in Constraint handling [BUP0022W] : Could not mark zebu_top.zebuclk_uart_sclk.clockdelayport_core as indivisible as parent instance zebu_top.zebuclk_uart_sclk.clockdelayport_core is already marked as indivisible.
### warning in Constraint handling [BUP0022W] : Could not mark zebu_top.zebuclk_jtag_clk.clockdelayport_core as indivisible as parent instance zebu_top.zebuclk_jtag_clk.clockdelayport_core is already marked as indivisible.
### warning in Constraint handling [BUP0022W] : Could not mark zebu_top.zebuclk_ref_clk.clockdelayport_core as indivisible as parent instance zebu_top.zebuclk_ref_clk.clockdelayport_core is already marked as indivisible.
### warning in Constraint handling [BUP0022W] : Could not mark zebu_top.zebuclk_uart_sclk.clockdelayport_core.clockdelayport_state_machine as indivisible as parent instance zebu_top.zebuclk_uart_sclk.clockdelayport_core is already marked as indivisible.
### warning in Constraint handling [BUP0022W] : Could not mark zebu_top.zebuclk_jtag_clk.clockdelayport_core.clockdelayport_state_machine as indivisible as parent instance zebu_top.zebuclk_jtag_clk.clockdelayport_core is already marked as indivisible.
### warning in Constraint handling [BUP0022W] : Could not mark zebu_top.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine as indivisible as parent instance zebu_top.zebuclk_ref_clk.clockdelayport_core is already marked as indivisible.
### warning in Constraint handling [BUP0022W] : Could not mark zebu_top.zebuclk_uart_sclk.clockdelayport_core.clockdelayport_state_machine.clockdelayport_config as indivisible as parent instance zebu_top.zebuclk_uart_sclk.clockdelayport_core is already marked as indivisible.
### warning in Constraint handling [BUP0022W] : Could not mark zebu_top.zebuclk_jtag_clk.clockdelayport_core.clockdelayport_state_machine.clockdelayport_config as indivisible as parent instance zebu_top.zebuclk_jtag_clk.clockdelayport_core is already marked as indivisible.
### warning in Constraint handling [BUP0022W] : Could not mark zebu_top.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.clockdelayport_config as indivisible as parent instance zebu_top.zebuclk_ref_clk.clockdelayport_core is already marked as indivisible.
#   step ZMP Hierarchical explorer : Starting
#   step MODELGEN : Number of blocks 838
#   step ZMP Hierarchical explorer : Done in     elapsed:0.1 s    user:0.1 s      system:0 s      %cpu:80.00       load:2.75       fm:206644 m    vm:19771 m       vm:+0 m     um:3288 m       um:+0 m
#   step PopulateBlocks : Starting
#   step PopulateBlocks : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:1000.00       load:2.75       fm:206642 m    vm:19771 m       vm:+0 m     um:3290 m       um:+0 m
#   step PopulateBlocks : Starting
#   step PopulateBlocks : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:2000.00       load:2.75       fm:206642 m    vm:19771 m       vm:+0 m     um:3290 m       um:+0 m
#   step Group Critical Blocks : Starting
#   step Group Critical Blocks : Done in     elapsed:0.7 s   user:0.44 s      system:0 s     %cpu:704.00       load:2.75       fm:206642 m    vm:19771 m       vm:+0 m     um:3290 m       um:+0 m
#   step HYDRA REFINE : Start overflow check for hydra refine
#   step PopulateBlocks : Starting
#   step PopulateBlocks : Done in       elapsed:0 s    user:0.2 s    system:0.1 s    %cpu:1500.00       load:2.75       fm:206639 m    vm:19771 m       vm:+0 m     um:3290 m       um:+0 m
#   step KnapSackAlgo : Starting
#   step Hydra Refinement : KnapSackAlgo found a valid solution.
#   step KnapSackAlgo : Done in     elapsed:0.1 s    user:0.1 s      system:0 s     %cpu:142.86       load:2.75       fm:206640 m    vm:19771 m       vm:+0 m     um:3290 m       um:+0 m
#   step HYDRA REFINE : Number of blocks after refinement: 113
#   step Extraction of instances with placement constraints as separated blocks : Starting
#   step Extraction of instances with place constraints as separated blocks : Created 14 blocks.
#   step Extraction of instances with placement constraints as separated blocks : Done in     elapsed:0.3 s   user:0.47 s      system:0 s    %cpu:1593.22       load:2.75       fm:206640 m    vm:19771 m       vm:+0 m     um:3290 m       um:+0 m
#   step Create Blocks : Starting
#   step PopulateBlocks : Starting
#   step PopulateBlocks : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:2000.00       load:2.75       fm:206641 m    vm:19771 m       vm:+0 m     um:3290 m       um:+0 m
#   step Create Blocks : Done in     elapsed:0.1 s   user:0.14 s    system:0.1 s    %cpu:1500.00       load:2.75       fm:206641 m    vm:19771 m       vm:+0 m     um:3290 m       um:+0 m
#   step Process External Blocks : Starting
#   step Process External Blocks : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206641 m    vm:19771 m       vm:+0 m     um:3290 m       um:+0 m
#   step Compute Constraint Tree Nodes : Starting
#   step Compute Constraint Tree Nodes : Done in     elapsed:0.1 s   user:0.15 s      system:0 s    %cpu:1764.71       load:2.75       fm:206641 m    vm:19771 m       vm:+0 m     um:3290 m       um:+0 m
#   step Create Connections : Starting
#   step Create Connections : Done in       elapsed:0 s    user:0.8 s      system:0 s    %cpu:1333.33       load:2.75       fm:206641 m    vm:19771 m       vm:+0 m     um:3290 m       um:+0 m
#   step Block Selection : Done in    elapsed:0.32 s      user:2 s   system:0.13 s     %cpu:971.25       load:2.75       fm:206642 m    vm:19771 m    vm:+9232 m     um:3284 m      um:+74 m
#   step Block Selection : Total Memory: 6.25 GB -- In Use: 6.25 GB -- Free Memory: 0.00 GB
#   step Generic Block Selection : Done in    elapsed:0.32 s      user:2 s   system:0.13 s     %cpu:968.15       load:2.75       fm:206642 m    vm:19771 m    vm:+9232 m     um:3284 m      um:+74 m
#   step Dumping Hierarchy Properties : Starting
#   step DumpHierarchies : Number of labels processed 5384
#   step HBS : Dumping the hierarchy properties in tools/zTopBuild/csv/hierarchies_with_abs_costs.csv
#   step Dumping Hierarchy Properties : Done in     elapsed:0.4 s   user:0.16 s    system:0.1 s     %cpu:465.75       load:2.75       fm:206644 m    vm:19771 m       vm:+0 m     um:3284 m       um:+0 m
#   step Print Summary table : Starting
#   step DESIGN_STAT : Print Summary table, Full report in ./zTopBuild_report.log, 5.2.
#   step Process Leaf Instances : Starting
#   step Process Leaf Instances : Done in    elapsed:0.24 s      user:3 s      system:0 s    %cpu:1467.48       load:2.75       fm:206644 m    vm:19771 m       vm:+0 m     um:3284 m       um:+0 m
#   step Print Summary table : Done in    elapsed:0.25 s      user:3 s      system:0 s    %cpu:1426.88       load:2.75       fm:206644 m    vm:19771 m       vm:+0 m     um:3284 m       um:+0 m
#   step Printing Sub-Systems : Starting
#   step DESIGN_STAT : Print Sub-Systems informations, Full report in ./zTopBuild_report.log, 5.4.
#   step Printing Sub-Systems : Done in     elapsed:0.4 s    user:0.1 s      system:0 s      %cpu:26.67       load:2.75       fm:206643 m    vm:19771 m       vm:+0 m     um:3284 m       um:+0 m
#   step Printing Multi-instantiation : Starting
#   step DESIGN_STAT : Print Multi-instantiation informations, Full report in ./zTopBuild_report.log, 5.3.
#   step Create Display ModData : Starting
#   step Create Display ModData : Done in       elapsed:0 s    user:0.1 s      system:0 s       %cpu:0.00       load:2.75       fm:206643 m    vm:19771 m       vm:+0 m     um:3284 m       um:+0 m
#   step STAT_INSTANTIATION_DISPLAY : Dumping multi instantiation stats csv file in : ./tools/zTopBuild/csv/MultiInstantiation_stats.csv
#   step Printing Multi-instantiation : Done in     elapsed:0.2 s    user:0.1 s      system:0 s      %cpu:57.14       load:2.75       fm:206643 m    vm:19771 m       vm:+0 m     um:3284 m       um:+0 m
#   step DESIGN_STAT : Print Zmem Summary, Full report in ./zTopBuild_report.log, 5.5.
#   step dumpRoutabilityStats : Starting
#   step Stats : Number of pins 2353467
#   step Stats : Number of readers: 1661273
#   step Stats : Number of nets 692194
#   step Stats : Max fanout 83661
#   step Stats : Average fanout of nets 2
#   step AC : FanOut Distribution report :              Occ. Range --    value
#   step AC : FanOut Distribution report : [       1 --      149[ --   691490
#   step AC : FanOut Distribution report : [     149 --      297[ --      346
#   step AC : FanOut Distribution report : [     297 --      445[ --       46
#   step AC : FanOut Distribution report : [     445 --      593[ --       17
#   step AC : FanOut Distribution report : [     593 --      741[ --        4
#   step AC : FanOut Distribution report : [     741 --      889[ --        1
#   step AC : FanOut Distribution report : [     889 --     1037[ --        1
#   step AC : FanOut Distribution report : [    1185 --     1333[ --       15
#   step AC : FanOut Distribution report : [    1629 --     1777[ --        1
#   step AC : FanOut Distribution report : [    2961 --     3109[ --        7
#   step dumpRoutabilityStats : Done in       elapsed:0 s    user:0.2 s      system:0 s     %cpu:571.43       load:2.75       fm:206642 m    vm:19771 m       vm:+0 m     um:3286 m       um:+2 m
#   step hMetis Graph writer : Starting
#   step Hydra GraphWriter : Creating hMetis partitioning graph from Hydra2Placer
#   step HGraphCSR : Dumping out interco file zTopBuild_AC_interco.txt
#   step HBS : hMetis hGraph 113 blocks and 4257 edges
#   step hMetis Graph writer : Done in     elapsed:0.6 s   user:0.48 s    system:0.1 s     %cpu:875.00       load:2.75       fm:206641 m    vm:19771 m       vm:+0 m     um:3286 m       um:+0 m
#   step zTopBuild Block Selection : Done in    elapsed:0.78 s      user:7 s   system:0.16 s    %cpu:1001.94       load:2.75       fm:206641 m    vm:19771 m    vm:+9232 m     um:3286 m      um:+76 m
#   step HBS : Run Hmetis Partitioning
### warning in AC [TAM0072W] : General Firmware FPGA cost : bram = 31, dsp_mult = 2, nbdsp48 = 2, FW cost = [],   is considered via reducing the target capacity, rather than increasing the design cost
#   step PARTITIONING : nbReadPortBitsPerFPGA: 8192
#   step ZTB : Number of boards with ZCEI 4
#   step PARTITIONING : 
# +-------------------+--------+--------+-------+-----+-----+
# |           Capacity|     REG|     LUT| RAMLUT|  RAM|  DSP|
# +-------------------+--------+--------+-------+-----+-----+
# |  Maximum FPGA size| 1797734| 1225728| 161200| 1263| 2302|
# | Maximun zCore size|21572808|14708736|1934400|15156|27624|
# |Maximun global size|21572808|14708736|1934400|15156|27624|
# +-------------------+--------+--------+-------+-----+-----+
#   step PARTITIONING : 
# +------------------------+-------+
# |   Capacity (Zebu logic)|  Value|
# +------------------------+-------+
# |zDelay estimation factor|ignored|
# |            Max fwc ip %|     80|
# |              Max fwc ip|    793|
# |          Max fwc bits %|     30|
# |            Max fwc bits| 114278|
# +------------------------+-------+
#   step PARTITIONING : Set lut weighting LUT1 = 0.0
#   step zTopBuild : COSTING_OPTIONS:  zsva_dynamic user_dynamic fwc_ip_dynamic qiwc_nb_bits read_port_bits write_port_bits zc_trace_bits static_force zview_bits zcei
#   step ZTOPPARTITIONING : Starting
#   step PARTITIONING : Parsing tools/zTopPartitioning/script.tcl.
#   step FlowManager::readTCLVars : FPGA per partition = 12
#   step Computing the additional static area costs for FWC : Starting
#   step Additional Static Area Costs : Added 834 additional LUTs and 834 additional REGs for FWC trace.
#   step Additional Static Area Costs : Added 0 additional LUTs, 0 additional REGs and 0 FWC_IP_NUMs for FWC DPI.
#   step Computing the additional static area costs for FWC : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206638 m    vm:19771 m       vm:+0 m     um:3290 m       um:+0 m
#   step Computing the additional static area costs for QIWC : Starting
#   step Additional Static Area Costs : Added 38943 additional LUTs, 38943 additional LUT6s, 8181 additional REGs, 19 additional RAMs and 0 additional RAMLUTs, for QIWC.
#   step Computing the additional static area costs for QIWC : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206638 m    vm:19771 m       vm:+0 m     um:3290 m       um:+0 m
#   step PartitionMap :               Part_0 ---> U0_M0
#   step  : User Assignment
#   step  : ----------------------------------------------------------
#   step  : Part name: Part_0
#   step  : zebu_top.trigger_pc
#   step  : zebu_top.ts_runman_0
#   step  : zebu_top.ts_runman_1
#   step  : zebu_top.ts_runman_2
#   step  : zebu_top.ts_runman_3
#   step  : zebu_top.ts_runman_4
#   step  : zebu_top.ts_runman_5
#   step  : zebu_top.ts_runman_6
#   step  : zebu_top.ts_runman_7
#   step  : zebu_top.ts_runman_8
#   step  : zebu_top.zebu_time_capture
#   step  : zebu_top.zebuclk_jtag_clk
#   step  : zebu_top.zebuclk_ref_clk
#   step  : zebu_top.zebuclk_uart_sclk
#   step  : Size :
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|LUT                |LUT6               |REG                |RAMLUT             |FWC_IP_BITS        |QIWC_IP_BITS       |ZCEI_MESSAGE_INPUT |ZCEI_MESSAGE_OUTPUT|
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|46398.34           |2346.00            |46317.00           |13000.00           |1.00               |6.00               |23.00              |24.00              |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

#   step zTopPartitioning : Legalization for overflow during partitioning enabled 1
#   step ZTOPPARTITIONING : XDR aware post partitioning placement optimization enabled
#   step Partitioner : Starting
#   step ZRM PARTITIONER : Starting
#   step ZRMPart : fullLoc: U0_M0_F0 loc: U0_M0 partId: 0
#   step ZRMPart : fullLoc: U0_M0_F1 loc: U0_M0 partId: 0
#   step ZRMPart : fullLoc: U0_M0_F2 loc: U0_M0 partId: 0
#   step ZRMPart : fullLoc: U0_M0_F3 loc: U0_M0 partId: 0
#   step ZRMPart : fullLoc: U0_M0_F4 loc: U0_M0 partId: 0
#   step ZRMPart : fullLoc: U0_M0_F5 loc: U0_M0 partId: 0
#   step ZRMPart : fullLoc: U0_M0_F6 loc: U0_M0 partId: 0
#   step ZRMPart : fullLoc: U0_M0_F7 loc: U0_M0 partId: 0
#   step ZRMPart : fullLoc: U0_M0_F8 loc: U0_M0 partId: 0
#   step ZRMPart : fullLoc: U0_M0_F9 loc: U0_M0 partId: 0
#   step ZRMPart : fullLoc: U0_M0_F10 loc: U0_M0 partId: 0
#   step ZRMPart : fullLoc: U0_M0_F11 loc: U0_M0 partId: 0
#   step ZRM PARTITIONER : do ZRM Partitioning with algo:AA (Architecture aware)
#   step ZRM PARTITIONER : Number of unique bank types= 2
#   step Instance table : 
# +--------------------------------------------------------------------------------------+----------+-----+-----------------+-------------+-------------+--------------+-----------+------------+----+---------+-----+------+---------+
# |                                                                             Inst Name|Inst Index|Group|Num BankTypes opt|Best BankType|Multi Mapping|Scaling for BB|Scaled port|Scaled depth|Port|    Depth|Width|Placed|Used Bank|
# +--------------------------------------------------------------------------------------+----------+-----+-----------------+-------------+-------------+--------------+-----------+------------+----+---------+-----+------+---------+
# +--------------------------------------------------------------------------------------+----------+-----+-----------------+-------------+-------------+--------------+-----------+------------+----+---------+-----+------+---------+
# |zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r|         0|   -1|                1|            1|        False|             1|          1|   268435456|   1|268435456|  128| False|        X|
# +--------------------------------------------------------------------------------------+----------+-----+-----------------+-------------+-------------+--------------+-----------+------------+----+---------+-----+------+---------+
#   step ZRM PARTITIONER : No ZRM Instance for defmapping
#   step ZRM PARTITIONER : Successfully partition defmapped ZRMS
#   step ZRM PARTITIONER : No ZRM Instance of context=unit for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=board for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=half_board for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=multi_fpga for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=quad_board for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=fpga for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=none for defgroup
#   step ZRM PARTITIONER : Successfully partition defgroup ZRMS
#   step ZRM PARTITIONER : No ZRM Instance for Multi Bank Mapping
#   step ZRM PARTITIONER : Successfully partition Multi-Bank ZRMS
#   step ZRM PARTITIONER : Failed to place Instance 0
#   step ZRM PARTITIONER : Unable to partition ZRMS
#   step ZRM PARTITIONER : Number of unique bank types= 2
#   step Instance table : 
# +--------------------------------------------------------------------------------------+----------+-----+-----------------+-------------+-------------+--------------+-----------+------------+----+---------+-----+------+---------+
# |                                                                             Inst Name|Inst Index|Group|Num BankTypes opt|Best BankType|Multi Mapping|Scaling for BB|Scaled port|Scaled depth|Port|    Depth|Width|Placed|Used Bank|
# +--------------------------------------------------------------------------------------+----------+-----+-----------------+-------------+-------------+--------------+-----------+------------+----+---------+-----+------+---------+
# +--------------------------------------------------------------------------------------+----------+-----+-----------------+-------------+-------------+--------------+-----------+------------+----+---------+-----+------+---------+
# |zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r|         0|   -1|                1|            1|        False|             1|          1|   268435456|   1|268435456|  128| False|        X|
# +--------------------------------------------------------------------------------------+----------+-----+-----------------+-------------+-------------+--------------+-----------+------------+----+---------+-----+------+---------+
#   step ZRM PARTITIONER : No ZRM Instance for defmapping
#   step ZRM PARTITIONER : Successfully partition defmapped ZRMS
#   step ZRM PARTITIONER : No ZRM Instance of context=unit for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=board for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=half_board for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=multi_fpga for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=quad_board for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=fpga for defgroup
#   step ZRM PARTITIONER : No ZRM Instance of context=none for defgroup
#   step ZRM PARTITIONER : Successfully partition defgroup ZRMS
#   step ZRM PARTITIONER : No ZRM Instance for Multi Bank Mapping
#   step ZRM PARTITIONER : Successfully partition Multi-Bank ZRMS
#   step ZRM PARTITIONER : Successfully partition ZRMS
#   step ZRM PARTITIONER : Max Port used is 1
#   step TABLE: ZRM instance placement : 
# +----+-------+----------+--------------------------------------------------------------------------------------+----------+-----+-------------+----------+-------------+------------+------------+------------+
# |S.No|Part ID|Inst Index|                                                                             Inst Name|Multi-Bank|Group|Group Context|Bank Index|Bank full_loc|Scaled Width|Scaled Depth|Scaled Port |
# +----+-------+----------+--------------------------------------------------------------------------------------+----------+-----+-------------+----------+-------------+------------+------------+------------+
# |   1|      0|         0|zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r|        NO|   -1|         NONE|         1|     U0_M0_F1|        1024|    33554432|           1|
# +----+-------+----------+--------------------------------------------------------------------------------------+----------+-----+-------------+----------+-------------+------------+------------+------------+
#   step TABLE: ZRM bank usage : 
# +----------+--------+-------------+---------+-------------------+
# |Bank Index|Location|Full Location|Port used|Inst placed (index)|
# +----------+--------+-------------+---------+-------------------+
# |         1|   U0_M0|     U0_M0_F1|        1|               0 , |
# +----------+--------+-------------+---------+-------------------+
#   step ZRM PARTITIONER : Done in     elapsed:0.1 s    user:0.1 s      system:0 s      %cpu:74.07       load:2.75       fm:206637 m    vm:19771 m       vm:+0 m     um:3291 m       um:+1 m
#   step PARTITIONING : Single partitions can fit the entire design.
#   step PARTITIONING : No partitioning required
#   step PARTITIONING : Design size and Partition Size constraints 
#   step PARTITIONING : 
# +-----------+--------+-------+-----+----+--------+-------+-----------+------------+------------------+-------------------+---------+---------+
# |           |     LUT|   LUT6|  RAM|URAM|     REG| RAMLUT|FWC_IP_BITS|QIWC_IP_BITS|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|ZRM_SLOTS|ZRM_PORTS|
# +-----------+--------+-------+-----+----+--------+-------+-----------+------------+------------------+-------------------+---------+---------+
# |Design Size|  402760| 109119|  133|  98|  381377|  46176|        834|      116860|               237|                 78|    32768|        1|
# +-----------+--------+-------+-----+----+--------+-------+-----------+------------+------------------+-------------------+---------+---------+
# |Part_0(max)|14708736|9805824|15156|1536|21572808|1934400|    1371336|     7549740|              5832|               5832|   655360|       96|
# +-----------+--------+-------+-----+----+--------+-------+-----------+------------+------------------+-------------------+---------+---------+
#   step PARTITIONING : HyperGraph Information: 
#   step PARTITIONING :  vertices=113, hedges=4257, constraints=23
#   step PARTITIONING : Options: 
#   step PARTITIONING :  otype=SOED, ctype=H1, rtype=KPM, dbglvl=0, nruns=20, seed=-1, sof(idx_t)=8, sof(wgt_t)=8
#   step PARTITIONING :  utilfrac=1, cmaxnet=50, rmaxnet=50, npmin=1, npmax= 1
#   step PARTITIONING : Summary for the   1-way partition
#   step PARTITIONING : ------------------------------------------------------------------------------------
#   step PARTITIONING :                     Hyperedge Cut:          0.00
#   step PARTITIONING :                              SOED:          0.00
#   step PARTITIONING :                             MAXED:             0
#   step PARTITIONING :                          XDR Cost:          0.00
#   step PARTITIONING : Partition Sizes & IOs

#   step PARTITIONING : 
# +------------------------------+---------------+--------------+---------+-------+---------------+-------------+-----------+--------------+------------------+-------------------+------------+---------+
# |Part Name\ Res(Used/Available)|            LUT|          LUT6|      RAM|   URAM|            REG|       RAMLUT|FWC_IP_BITS|  QIWC_IP_BITS|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|   ZRM_SLOTS|ZRM_PORTS|
# +------------------------------+---------------+--------------+---------+-------+---------------+-------------+-----------+--------------+------------------+-------------------+------------+---------+
# |                        Part_0|402760/14708736|109119/9805824|133/15156|98/1536|381377/21572808|46176/1934400|834/1371336|116860/7549740|          237/5832|            78/5832|32768/655360|     1/96|
# +------------------------------+---------------+--------------+---------+-------+---------------+-------------+-----------+--------------+------------------+-------------------+------------+---------+
# |                           SUM|402760/14708736|109119/9805824|133/15156|98/1536|381377/21572808|46176/1934400|834/1371336|116860/7549740|          237/5832|            78/5832|32768/655360|     1/96|
# +------------------------------+---------------+--------------+---------+-------+---------------+-------------+-----------+--------------+------------------+-------------------+------------+---------+
#   step PARTITIONING : Inter Partition Cuts (undirected)

#   step zTopPartitioning : 
# +---------+------+---------+
# |From \ To|Part_0|Interface|
# +---------+------+---------+
# |   Part_0|     0|        0|
# |Interface|     0|        0|
# +---------+------+---------+
# |  SUM CUT|     0|        0|
# +---------+------+---------+
#   step Partitioner : Done in     elapsed:0.3 s    user:0.1 s      system:0 s      %cpu:38.46       load:2.75       fm:206637 m    vm:19771 m       vm:+0 m     um:3291 m       um:+1 m
#   step Extracting the defmaps to be used in the incremental hydra flow : Starting
#   step Extracting the defmaps to be used in the incremental hydra flow : Done in     elapsed:0.1 s    user:0.5 s    system:0.1 s     %cpu:413.79       load:2.75       fm:206633 m    vm:19771 m       vm:+0 m     um:3295 m       um:+4 m
#   step PARTITIONING : Factorizing defcoremap
#   step FlowManager : Populating mapping to hydra DB
#   step ZTOPPARTITIONING : Done in     elapsed:0.7 s    user:0.9 s    system:0.1 s     %cpu:138.89       load:2.75       fm:206633 m    vm:19771 m       vm:+0 m     um:3295 m       um:+5 m
#   step Apply Hydra defmappings : Starting
#   step Apply Hydra defmappings : Done in     elapsed:0.1 s    user:0.7 s      system:0 s     %cpu:608.70       load:2.75       fm:206633 m    vm:19771 m       vm:+0 m     um:3295 m       um:+0 m
#   step AC : Using overflow computation model 'reserve_overflow', (to disable it use: 'cluster disable -reserve_overflow'
#   step DESIGN SIZE ESTIMATION : number of modules is decided based on partitioning results
#   step DESIGN SIZE ESTIMATION : number of modules required: 1 full-modules (based on partitioning results)
#   step HW Target : First mezzanine found is U0_M0 , relocating it to U0_M0 in the compilation
#   step SERIALIZE : writing netlist 'config' into znl file 'ztb_tg_remapped.edf.gz'
#   step SERIALIZE : #bytes in: 40426, #bytes out: 10445, compression ratio: 3.870368
#   step AC_TGT : Architecture type is set as zs5
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206633 m    vm:19771 m       vm:+0 m     um:3295 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Partitioning : Done in       elapsed:1 s     user:11 s   system:0.24 s     %cpu:831.36       load:2.75       fm:206633 m    vm:19771 m    vm:+9232 m     um:3295 m      um:+91 m
#   step Partitioning : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Spatial Partitioner : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206633 m    vm:19771 m       vm:+0 m     um:3295 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Spatial Partitioner : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206633 m    vm:19771 m       vm:+0 m     um:3295 m       um:+0 m
#   step Spatial Partitioner : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Zemi3 AMS Usage Collect : Starting
#   step AMS LICENSE : AMS module count: 0.
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206633 m    vm:19771 m       vm:+0 m     um:3295 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Zemi3 AMS Usage Collect : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:1000.00       load:2.75       fm:206633 m    vm:19771 m       vm:+0 m     um:3295 m       um:+0 m
#   step Zemi3 AMS Usage Collect : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Zemi3 FM MCP Clk Post-Process : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206633 m    vm:19771 m       vm:+0 m     um:3295 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Zemi3 FM MCP Clk Post-Process : Done in     elapsed:0.1 s    user:0.8 s    system:0.1 s    %cpu:1058.82       load:2.75       fm:206633 m    vm:19771 m       vm:+0 m     um:3295 m       um:+0 m
#   step Zemi3 FM MCP Clk Post-Process : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Run Connect Trigger Observer To ClockHub : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206633 m    vm:19771 m       vm:+0 m     um:3295 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Run Connect Trigger Observer To ClockHub : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:1142.86       load:2.75       fm:206633 m    vm:19771 m       vm:+0 m     um:3295 m       um:+0 m
#   step Run Connect Trigger Observer To ClockHub : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step AC_NO_SPLIT abstraction pre for ccm : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206633 m    vm:19771 m       vm:+0 m     um:3295 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step AC_NO_SPLIT abstraction pre for ccm : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206633 m    vm:19771 m       vm:+0 m     um:3295 m       um:+0 m
#   step AC_NO_SPLIT abstraction pre for ccm : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Blackbox AC_NO_SPLIT : Starting
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206604 m    vm:19771 m       vm:+0 m     um:3323 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in       elapsed:0 s    user:0.2 s      system:0 s     %cpu:571.43       load:2.75       fm:206604 m    vm:19771 m       vm:+0 m     um:3323 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206604 m    vm:19771 m       vm:+0 m     um:3323 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206604 m    vm:19771 m       vm:+0 m     um:3323 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s    user:0.1 s      system:0 s       %cpu:0.00       load:2.75       fm:206604 m    vm:19771 m       vm:+0 m     um:3323 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206604 m    vm:19771 m       vm:+0 m     um:3323 m       um:+0 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206604 m    vm:19771 m       vm:+0 m     um:3323 m       um:+0 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206604 m    vm:19771 m       vm:+0 m     um:3323 m       um:+0 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s    user:0.1 s      system:0 s       %cpu:0.00       load:2.75       fm:206604 m    vm:19771 m       vm:+0 m     um:3323 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206604 m    vm:19771 m       vm:+0 m     um:3323 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206604 m    vm:19771 m       vm:+0 m     um:3323 m       um:+0 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in     elapsed:0.1 s    user:0.3 s      system:0 s    %cpu:1000.00       load:2.75       fm:206604 m    vm:19771 m       vm:+0 m     um:3323 m       um:+0 m
#   step Cell reordering : Done in     elapsed:0.1 s    user:0.8 s    system:0.1 s     %cpu:818.18       load:2.75       fm:206604 m    vm:19771 m       vm:+0 m     um:3323 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206604 m    vm:19771 m       vm:+0 m     um:3323 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Blackbox AC_NO_SPLIT : Done in     elapsed:0.7 s   user:0.70 s    system:0.4 s    %cpu:1080.29       load:2.75       fm:206604 m    vm:19771 m       vm:+0 m     um:3323 m      um:+28 m
#   step Blackbox AC_NO_SPLIT : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step AC_NO_SPLIT abstraction post for ccm : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206604 m    vm:19771 m       vm:+0 m     um:3323 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step AC_NO_SPLIT abstraction post for ccm : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206604 m    vm:19771 m       vm:+0 m     um:3323 m       um:+0 m
#   step AC_NO_SPLIT abstraction post for ccm : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Sorting cells : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206607 m    vm:19771 m       vm:+0 m     um:3328 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Sorting cells : Done in    elapsed:0.41 s    user:0.5 s      system:0 s      %cpu:12.30       load:2.75       fm:206607 m    vm:19771 m       vm:+0 m     um:3328 m       um:+5 m
#   step Sorting cells : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Clock Path Optimization : Starting
#   step Clock path optimization : Fetch mode detected, skip clock path optimization.
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206607 m    vm:19771 m       vm:+0 m     um:3328 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Clock Path Optimization : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206607 m    vm:19771 m       vm:+0 m     um:3328 m       um:+0 m
#   step Clock Path Optimization : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Data Path Optimization : Starting
#   step Data path optimization : Only one zCore has been defined, skip optimization.
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206607 m    vm:19771 m       vm:+0 m     um:3328 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Data Path Optimization : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206607 m    vm:19771 m       vm:+0 m     um:3328 m       um:+0 m
#   step Data Path Optimization : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Timing Driven Localization : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206607 m    vm:19771 m       vm:+0 m     um:3328 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Timing Driven Localization : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206607 m    vm:19771 m       vm:+0 m     um:3328 m       um:+0 m
#   step Timing Driven Localization : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Observer Localization : Starting
#   step ObserverLocalization : Starting
#   step ObserverLocalization::FanoutTable : Starting
#   step ObserverLocalization::FanoutTable : Done in     elapsed:0.1 s   user:0.13 s    system:0.1 s    %cpu:1217.39       load:2.75       fm:206601 m    vm:19771 m       vm:+0 m     um:3334 m       um:+6 m
#   step ObserverLocalization::legalization : Starting
#   step ObserverLocalization::legalization : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:2000.00       load:2.75       fm:206601 m    vm:19771 m       vm:+0 m     um:3334 m       um:+0 m
#   step Observer localization : Localized 0 observers to the partition of their driver. (detail: 0 FWC, 0 QiWC, 0 read-back observers and 0 triggers)
#   step ObserverLocalization : Done in     elapsed:0.1 s   user:0.15 s    system:0.1 s    %cpu:1230.77       load:2.75       fm:206601 m    vm:19771 m       vm:+0 m     um:3334 m       um:+6 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206601 m    vm:19771 m       vm:+0 m     um:3334 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Observer Localization : Done in     elapsed:0.1 s   user:0.15 s    system:0.1 s    %cpu:1142.86       load:2.75       fm:206601 m    vm:19771 m       vm:+0 m     um:3334 m       um:+6 m
#   step Observer Localization : Total Memory: 6.50 GB -- In Use: 2.75 GB -- Free Memory: 3.75 GB
#   step Unblackbox AC_NO_SPLIT : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206599 m    vm:19771 m       vm:+0 m     um:3336 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.00 GB -- Free Memory: 3.50 GB
#   step Unblackbox AC_NO_SPLIT : Done in     elapsed:0.1 s    user:0.8 s      system:0 s     %cpu:888.89       load:2.75       fm:206599 m    vm:19771 m       vm:+0 m     um:3336 m       um:+2 m
#   step Unblackbox AC_NO_SPLIT : Total Memory: 6.50 GB -- In Use: 3.00 GB -- Free Memory: 3.50 GB
#   step AC_NO_SPLIT inline post for ccm : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206599 m    vm:19771 m       vm:+0 m     um:3336 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.00 GB -- Free Memory: 3.50 GB
#   step AC_NO_SPLIT inline post for ccm : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:2.75       fm:206599 m    vm:19771 m       vm:+0 m     um:3336 m       um:+0 m
#   step AC_NO_SPLIT inline post for ccm : Total Memory: 6.50 GB -- In Use: 3.00 GB -- Free Memory: 3.50 GB
#   step Run Disconnect Trigger Observer From ClockHub : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206599 m    vm:19771 m       vm:+0 m     um:3336 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.00 GB -- Free Memory: 3.50 GB
#   step Run Disconnect Trigger Observer From ClockHub : Done in     elapsed:0.1 s    user:0.4 s      system:0 s    %cpu:1333.33       load:3.01       fm:206599 m    vm:19771 m       vm:+0 m     um:3336 m       um:+0 m
#   step Run Disconnect Trigger Observer From ClockHub : Total Memory: 6.50 GB -- In Use: 3.00 GB -- Free Memory: 3.50 GB
#   step System Cell Localization : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206599 m    vm:19771 m       vm:+0 m     um:3337 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.00 GB -- Free Memory: 3.50 GB
#   step System Cell Localization : Done in     elapsed:0.7 s   user:0.88 s    system:0.3 s    %cpu:1318.84       load:3.01       fm:206599 m    vm:19771 m       vm:+0 m     um:3337 m       um:+1 m
#   step System Cell Localization : Total Memory: 6.50 GB -- In Use: 3.00 GB -- Free Memory: 3.50 GB
#   step DICE High Speed Logic Inlining : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206599 m    vm:19771 m       vm:+0 m     um:3337 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.00 GB -- Free Memory: 3.50 GB
#   step DICE High Speed Logic Inlining : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:1000.00       load:3.01       fm:206599 m    vm:19771 m       vm:+0 m     um:3337 m       um:+0 m
#   step DICE High Speed Logic Inlining : Total Memory: 6.50 GB -- In Use: 3.00 GB -- Free Memory: 3.50 GB
#   step Clock tree annotation : Starting
#   step FM RETRO : Options In Use: _retroFdOnDriverClock : NO, _retroFdOnCompositeClock : NO, _retroFeedBack : NO, _retroFeedBackOnPclCompositeClk : NO
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206597 m    vm:19771 m       vm:+0 m     um:3339 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Clock tree annotation : Done in     elapsed:0.7 s   user:0.36 s    system:0.1 s     %cpu:540.15       load:3.01       fm:206597 m    vm:19771 m       vm:+0 m     um:3339 m       um:+2 m
#   step Clock tree annotation : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step DelayedModelsInlineAfter___Clock tree annotation : Starting
#   step ChangeModel - run : Starting
#   step ChangeModel : 0 blackboxes implemented (0 copied cells / 0 copied MacroCells).
#   step ChangeModel - run : Done in     elapsed:0.2 s    user:0.7 s    system:0.1 s     %cpu:432.43       load:3.01       fm:206598 m    vm:19771 m       vm:+0 m     um:3339 m       um:+0 m
#   step ChangeModel - run : Starting
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:2000.00       load:3.01       fm:206544 m    vm:19771 m       vm:+0 m     um:3393 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in       elapsed:0 s    user:0.2 s      system:0 s     %cpu:666.67       load:3.01       fm:206544 m    vm:19771 m       vm:+0 m     um:3393 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206544 m    vm:19771 m       vm:+0 m     um:3393 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206544 m    vm:19771 m       vm:+0 m     um:3393 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:2000.00       load:3.01       fm:206544 m    vm:19771 m       vm:+0 m     um:3393 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206533 m    vm:19771 m       vm:+0 m     um:3403 m      um:+10 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206533 m    vm:19771 m       vm:+0 m     um:3403 m       um:+0 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s    user:0.1 s      system:0 s       %cpu:0.00       load:3.01       fm:206533 m    vm:19771 m       vm:+0 m     um:3403 m       um:+0 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s    user:0.5 s      system:0 s    %cpu:1666.67       load:3.01       fm:206533 m    vm:19771 m       vm:+0 m     um:3403 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206533 m    vm:19771 m       vm:+0 m     um:3403 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:500.00       load:3.01       fm:206533 m    vm:19771 m       vm:+0 m     um:3403 m       um:+0 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in       elapsed:0 s    user:0.4 s      system:0 s    %cpu:2000.00       load:3.01       fm:206533 m    vm:19771 m       vm:+0 m     um:3403 m       um:+0 m
#   step Cell reordering : Done in     elapsed:0.2 s   user:0.17 s      system:0 s    %cpu:1096.77       load:3.01       fm:206533 m    vm:19771 m       vm:+0 m     um:3403 m      um:+10 m
#   step ChangeModel : 21 blackboxes implemented (50630 copied cells / 6887 copied MacroCells).
#   step ChangeModel - run : Done in     elapsed:0.8 s   user:0.40 s    system:0.3 s     %cpu:573.33       load:3.01       fm:206533 m    vm:19771 m       vm:+0 m     um:3403 m      um:+64 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206533 m    vm:19771 m       vm:+0 m     um:3403 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step DelayedModelsInlineAfter___Clock tree annotation : Done in    elapsed:0.17 s   user:0.55 s    system:0.5 s     %cpu:365.85       load:3.01       fm:206533 m    vm:19771 m       vm:+0 m     um:3403 m      um:+64 m
#   step DelayedModelsInlineAfter___Clock tree annotation : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Core top port clock marking : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206533 m    vm:19771 m       vm:+0 m     um:3403 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Core top port clock marking : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206533 m    vm:19771 m       vm:+0 m     um:3403 m       um:+0 m
#   step Core top port clock marking : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Memory Optimization: postInlineProcess : Starting
#   step MEMOPT_MUDB_REG_ADD : Number of register memories added to MuDB 0, Number of sub-scopes 0
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206533 m    vm:19771 m       vm:+0 m     um:3403 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Memory Optimization: postInlineProcess : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206533 m    vm:19771 m       vm:+0 m     um:3403 m       um:+0 m
#   step Memory Optimization: postInlineProcess : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Statistics : Starting
#   step High fanout nets : Distribution of nets with more than 1000 readers
#   step High fanout nets : 48 nets with 1001 to 8071 readers
#   step High fanout nets : 2 nets with 22376 to 29808 readers
#   step High fanout nets : 1 nets with 40759 to 40759 readers
#   step High fanout nets : 1 nets with 50071 to 50071 readers
#   step High fanout nets : 1 nets with 83710 to 83710 readers
#   step Print zMem Table : Starting
#   step Print zMem Table : Done in     elapsed:0.3 s    user:0.2 s      system:0 s      %cpu:55.56       load:3.01       fm:206523 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206523 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Statistics : Done in    elapsed:0.11 s   user:0.82 s    system:0.2 s     %cpu:730.43       load:3.01       fm:206523 m    vm:19771 m       vm:+0 m     um:3413 m      um:+10 m
#   step Statistics : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Generic Trigger Process : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s    user:0.1 s      system:0 s       %cpu:0.00       load:3.01       fm:206523 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Generic Trigger Process : Done in     elapsed:0.2 s   user:0.24 s      system:0 s    %cpu:1230.77       load:3.01       fm:206523 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step Generic Trigger Process : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step zTune system stoppers implementation : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206523 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step zTune system stoppers implementation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206523 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step zTune system stoppers implementation : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step ClockBus : Starting
#   step TIMESCHEDULER-REPLICATION : clock_delay -perf_mode 2 activated.
#   step TIMESCHEDULER : $time usage not found in the design.
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206522 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step ClockBus : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:1333.33       load:3.01       fm:206522 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step ClockBus : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step IP Bridge Resolution : Starting
#   step Late Inlining Bridge Resolve : Starting
#   step Collect Bridge for Resolve : Starting
#   step Collect Bridge for Resolve : Done in       elapsed:0 s    user:0.4 s    system:0.1 s    %cpu:1250.00       load:3.01       fm:206520 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step Resolve Collected IP-Bridge : Starting
#   step Resolve Collected IP-Bridge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206520 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step Late Inlining Bridge Resolve : Done in       elapsed:0 s    user:0.4 s    system:0.1 s    %cpu:1250.00       load:3.01       fm:206520 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206520 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step IP Bridge Resolution : Done in       elapsed:0 s    user:0.4 s    system:0.1 s    %cpu:1250.00       load:3.01       fm:206520 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step IP Bridge Resolution : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step V6 Register Remap : Starting
#   step V6 Register Remapping : Starting
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206516 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in     elapsed:0.1 s    user:0.1 s      system:0 s     %cpu:666.67       load:3.01       fm:206515 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206515 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206515 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:1000.00       load:3.01       fm:206514 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206514 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206514 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206514 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206514 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step Cell reordering : Done in     elapsed:0.1 s    user:0.2 s    system:0.1 s     %cpu:666.67       load:3.01       fm:206514 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step REG_REMAP :  total '1' FDCP processed 
#   step REG_REMAP :  total '3' FDCPE processed 
#   step REG_REMAP :  total '8' FDC created 
#   step REG_REMAP :  total '4' LDC created 
#   step REG_REMAP :  total '4' MUX created 
#   step V6 Register Remapping : Done in     elapsed:0.1 s    user:0.8 s    system:0.1 s     %cpu:947.37       load:3.01       fm:206514 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206513 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step V6 Register Remap : Done in     elapsed:0.1 s    user:0.8 s    system:0.1 s     %cpu:900.00       load:3.01       fm:206513 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step V6 Register Remap : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Dump Xtor Xref : Starting
#   step Cross-reference generation for transactors : Starting
#   step Transactor boundary identification : Starting
#   step Transactor boundary identification : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206507 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step Message port / Clock control registration : Starting
#   step Message port / Clock control registration : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:2000.00       load:3.01       fm:206506 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step Dump data in MuDb : Starting
#   step Dump data in MuDb : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206504 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step HWSW_MSGS : Transactors (18, repl. 0): 84 msg in ports, 60 msg output ports, Native DPIs: 0 msg in ports, 0 msg output ports, system xtor: 0 msg input ports, 0 msg output ports.
#   step HWSW_MSGS : Transactors (18, repl. 0): 134 ready clock controls, Native DPIs: 1 ready clock controls, system xtor: 0 ready clock controls.
#   step Cross-reference generation for transactors : Done in     elapsed:0.2 s   user:0.18 s      system:0 s    %cpu:1058.82       load:3.01       fm:206504 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206504 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Dump Xtor Xref : Done in     elapsed:0.2 s   user:0.18 s      system:0 s    %cpu:1058.82       load:3.01       fm:206504 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step Dump Xtor Xref : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Dump Trigger Xref : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206503 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Dump Trigger Xref : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:1333.33       load:3.01       fm:206503 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step Dump Trigger Xref : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Adjust memory timing arcs : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206501 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Adjust memory timing arcs : Done in       elapsed:0 s    user:0.4 s      system:0 s     %cpu:888.89       load:3.01       fm:206501 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step Adjust memory timing arcs : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Add runtime cross-reference  on constant observers. : Starting
#   step LegalizeObserver : Created 0 runtime references and notified 0 0s and 0 1s.
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206500 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Add runtime cross-reference  on constant observers. : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:2000.00       load:3.01       fm:206500 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step Add runtime cross-reference  on constant observers. : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Mark synchronous : Starting
#   step Mark synchronous on driver clock : Starting
#   step Mark Synchronous : '45875' flip-flops and latches, synced on driver clock, will not be writable during emulation.
#   step Mark synchronous on driver clock : Done in     elapsed:0.1 s    user:0.2 s      system:0 s    %cpu:1333.33       load:3.01       fm:206499 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206499 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Mark synchronous : Done in     elapsed:0.1 s    user:0.2 s      system:0 s    %cpu:1333.33       load:3.01       fm:206499 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step Mark synchronous : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Data hub configuration : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206499 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Data hub configuration : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206498 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step Data hub configuration : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Remove Useless Logic : Starting
#   step Useless logic removal : Starting
#   step LO Remove Useless Logic : Starting
#   step LO : Starting
#   step LO : 
#   step LO Basic Flow : Starting
#   step Alloc cid2mark : Starting
#   step Alloc cid2mark : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206498 m    vm:19771 m       vm:+0 m     um:3413 m       um:+0 m
#   step traceTFI : Starting
#   step Prefilter traceTFI : Starting
#   step Prefilter traceTFI : Done in       elapsed:0 s    user:0.4 s    system:0.1 s    %cpu:1250.00       load:3.01       fm:206487 m    vm:19771 m       vm:+0 m     um:3422 m       um:+9 m
#   step traceTFI : Done in     elapsed:0.1 s   user:0.16 s    system:0.1 s    %cpu:1172.41       load:3.01       fm:206481 m    vm:19771 m       vm:+0 m     um:3422 m       um:+9 m
#   step Build Memory DB : Starting
#   step Build Memory DB : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:1000.00       load:3.01       fm:206480 m    vm:19771 m       vm:+0 m     um:3422 m       um:+0 m
#   step sweep : Starting
#   step sweep: useless observers : Starting
#   step sweep: useless observers : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:1000.00       load:3.01       fm:206480 m    vm:19771 m       vm:+0 m     um:3422 m       um:+0 m
#   step sweep: abstractions : Starting
#   step sweep: abstractions : Done in     elapsed:0.1 s    user:0.1 s      system:0 s     %cpu:400.00       load:3.01       fm:206480 m    vm:19771 m       vm:+0 m     um:3422 m       um:+0 m
#   step sweep: all instances : Starting
#   step sweep: all instances : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:1000.00       load:3.01       fm:206479 m    vm:19771 m       vm:+0 m     um:3422 m       um:+0 m
#   step sweep : Done in     elapsed:0.1 s    user:0.6 s      system:0 s    %cpu:1090.91       load:3.01       fm:206478 m    vm:19771 m       vm:+0 m     um:3422 m       um:+0 m
#   step LO Basic Flow : Done in     elapsed:0.2 s   user:0.23 s    system:0.1 s    %cpu:1116.28       load:3.01       fm:206478 m    vm:19771 m       vm:+0 m     um:3422 m       um:+9 m
#   step performChecks : Starting
#   step performChecks : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:666.67       load:3.01       fm:206475 m    vm:19771 m       vm:+0 m     um:3422 m       um:+0 m
#   step LO : Done in     elapsed:0.2 s   user:0.24 s    system:0.1 s    %cpu:1063.83       load:3.01       fm:206475 m    vm:19771 m       vm:+0 m     um:3422 m       um:+9 m
#   step LO Remove Useless Logic : Done in     elapsed:0.2 s   user:0.24 s    system:0.1 s    %cpu:1063.83       load:3.01       fm:206474 m    vm:19771 m       vm:+0 m     um:3422 m       um:+9 m
#   step Useless logic removal : Done in     elapsed:0.2 s   user:0.24 s    system:0.1 s    %cpu:1063.83       load:3.01       fm:206474 m    vm:19771 m       vm:+0 m     um:3422 m       um:+9 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206474 m    vm:19771 m       vm:+0 m     um:3422 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Remove Useless Logic : Done in     elapsed:0.2 s   user:0.24 s    system:0.1 s    %cpu:1041.67       load:3.01       fm:206474 m    vm:19771 m       vm:+0 m     um:3422 m       um:+9 m
#   step Remove Useless Logic : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Clock hub disconnection : Starting
#   step Cell reordering : Starting
#   step     Cell free list creation : Starting
#   step     Cell free list creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206465 m    vm:19771 m       vm:+0 m     um:3426 m       um:+0 m
#   step     Export global free list in ObjMgr : Starting
#   step     Export global free list in ObjMgr : Done in       elapsed:0 s    user:0.2 s      system:0 s    %cpu:1000.00       load:3.01       fm:206462 m    vm:19771 m       vm:+0 m     um:3426 m       um:+0 m
#   step     Extract free list to a vector : Starting
#   step     Extract free list to a vector : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206462 m    vm:19771 m       vm:+0 m     um:3426 m       um:+0 m
#   step     Free lists merge : Starting
#   step     Free lists merge : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206462 m    vm:19771 m       vm:+0 m     um:3426 m       um:+0 m
#   step     Redistribute newely freed cells to local free lists : Starting
#   step     Redistribute newely freed cells to local free lists : Done in       elapsed:0 s    user:0.1 s      system:0 s    %cpu:2000.00       load:3.01       fm:206460 m    vm:19771 m       vm:+0 m     um:3426 m       um:+0 m
#   step     Moves and perm table fill : Starting
#   step     Moves and perm table fill : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206429 m    vm:19771 m       vm:+0 m     um:3456 m      um:+30 m
#   step     Moves combine : Starting
#   step     Moves combine : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206428 m    vm:19771 m       vm:+0 m     um:3456 m       um:+0 m
#   step     Cell cyclic move chains creation : Starting
#   step     Cell cyclic move chains creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206428 m    vm:19771 m       vm:+0 m     um:3456 m       um:+0 m
#   step     Cell movement : Starting
#   step     Cell movement : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206428 m    vm:19771 m       vm:+0 m     um:3456 m       um:+0 m
#   step     Unused cell location release : Starting
#   step     Unused cell location release : Done in       elapsed:0 s      user:0 s    system:0.1 s    %cpu:2000.00       load:3.01       fm:206428 m    vm:19771 m       vm:+0 m     um:3456 m       um:+0 m
#   step     Map table creation : Starting
#   step     Map table creation : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206425 m    vm:19771 m       vm:+0 m     um:3456 m       um:+0 m
#   step     Cell fanin update : Starting
#   step     Cell fanin update : Done in     elapsed:0.1 s    user:0.3 s      system:0 s    %cpu:1000.00       load:3.01       fm:206422 m    vm:19771 m       vm:+0 m     um:3456 m       um:+0 m
#   step Cell reordering : Done in     elapsed:0.1 s    user:0.8 s    system:0.1 s     %cpu:818.18       load:3.01       fm:206422 m    vm:19771 m       vm:+0 m     um:3456 m      um:+30 m
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206421 m    vm:19771 m       vm:+0 m     um:3456 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Clock hub disconnection : Done in     elapsed:0.2 s   user:0.13 s    system:0.2 s    %cpu:1000.00       load:3.01       fm:206421 m    vm:19771 m       vm:+0 m     um:3456 m      um:+34 m
#   step Clock hub disconnection : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Undriven, Tristate and Multidriver Resolution : postProcess : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206408 m    vm:19771 m       vm:+0 m     um:3456 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Undriven, Tristate and Multidriver Resolution : postProcess : Done in     elapsed:0.1 s    user:0.1 s      system:0 s      %cpu:68.97       load:3.01       fm:206408 m    vm:19771 m       vm:+0 m     um:3456 m       um:+0 m
#   step Undriven, Tristate and Multidriver Resolution : postProcess : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Statistics : Starting
#   step Final statistics on zCores : 
# +------+----+----+------+----+-----+----+----+---+---------+
# |ZCORE | REG| LUT|RAMLUT|LUT6|MUXCY|BRAM|URAM|DSP|TOTAL CUT|
# +------+----+----+------+----+-----+----+----+---+---------+
# |Part_0|261K|284K|     0| 70K|   18|  83|  98|  0|        0|
# +------+----+----+------+----+-----+----+----+---+---------+
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206383 m    vm:19771 m       vm:+0 m     um:3456 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Statistics : Done in     elapsed:0.3 s   user:0.30 s    system:0.1 s    %cpu:1215.69       load:3.01       fm:206383 m    vm:19771 m       vm:+0 m     um:3456 m       um:+0 m
#   step Statistics : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Sorting cells : Starting
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206325 m    vm:19771 m       vm:+0 m     um:3458 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Sorting cells : Done in    elapsed:0.40 s    user:0.4 s      system:0 s       %cpu:9.89       load:3.01       fm:206325 m    vm:19771 m       vm:+0 m     um:3458 m       um:+2 m
#   step Sorting cells : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Reordering EquiIds : Starting
#   step Reordering EquiIds : Done in     elapsed:0.3 s    user:0.8 s    system:0.1 s     %cpu:409.09       load:3.01       fm:206324 m    vm:19771 m       vm:+0 m     um:3462 m       um:+4 m
#   step Regenerate clock dependency file with reordered EquiIDs : Starting
#   step Regenerate clock dependency file with reordered EquiIDs : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206318 m    vm:19771 m       vm:+0 m     um:3466 m       um:+4 m
#   step Regenerate clock dependency file with reordered EquiIDs : Total Memory: 6.50 GB -- In Use: 3.25 GB -- Free Memory: 3.25 GB
#   step Regenerate ZEMI3 FM MCP clock file with reordered EquiIDs : Starting
#   step Regenerate ZEMI3 FM MCP clock file with reordered EquiIDs : Done in     elapsed:0.1 s    user:0.1 s      system:0 s     %cpu:166.67       load:3.01       fm:206318 m    vm:19771 m       vm:+0 m     um:3466 m       um:+0 m
#   step Regenerate ZEMI3 FM MCP clock file with reordered EquiIDs : Total Memory: 6.50 GB -- In Use: 3.50 GB -- Free Memory: 3.00 GB
#   step Split : Starting
#   step Fetch Mode - Post split boundary core ports fm clock info marking : Starting
#   step High fanout nets : Distribution of nets with more than 1000 readers
#   step High fanout nets : 23 nets with 1136 to 3584 readers
#   step High fanout nets : 1 nets with 29805 to 29805 readers
#   step Fetch Mode - Post split boundary core ports fm clock info marking : Done in     elapsed:0.2 s   user:0.18 s      system:0 s    %cpu:1090.91       load:3.01       fm:206316 m    vm:19771 m       vm:+0 m     um:3466 m       um:+0 m
#   step Split :        0 split port  has  been created.
#   step periodic_steps : Starting
#   step periodic_steps : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206261 m    vm:19771 m       vm:+0 m     um:3468 m       um:+0 m
#   step periodic_steps : Total Memory: 6.50 GB -- In Use: 3.50 GB -- Free Memory: 3.00 GB
#   step Split : Done in    elapsed:0.45 s   user:0.45 s    system:0.2 s     %cpu:103.30       load:3.01       fm:206261 m    vm:19771 m       vm:+0 m     um:3468 m       um:+2 m
#   step Split : Total Memory: 6.50 GB -- In Use: 3.50 GB -- Free Memory: 3.00 GB
#   step LICENSE CHECK : License 'hw_octane_zs5' existence check passed on product 'zs5' for command 'vivado_constraints'
#   step Creating Value-Set - Equi ID mapping in MuDB : Starting
#   step Creating Value-Set - Equi ID mapping in MuDB : Done in     elapsed:0.3 s   user:0.59 s      system:0 s    %cpu:1512.82       load:3.01       fm:206258 m    vm:19771 m       vm:+0 m     um:3468 m       um:+0 m
#   step Optimize Debug -- UIP QiWC : Starting
#   step Merge of UIP observers : Starting
#   step Prepara data. : Starting
#   step Prepara data. : Done in       elapsed:0 s    user:0.6 s      system:0 s    %cpu:1000.00       load:3.01       fm:206258 m    vm:19771 m       vm:+0 m     um:3468 m       um:+0 m
#   step Process UIP merge. : Starting
#   step Process UIP merge. : Done in     elapsed:0.1 s    user:0.7 s      system:0 s    %cpu:1166.67       load:3.01       fm:206258 m    vm:19771 m       vm:+0 m     um:3468 m       um:+0 m
#   step Observer deletion. : Starting
#   step Observer deletion. : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:206258 m    vm:19771 m       vm:+0 m     um:3468 m       um:+0 m
#   step Observer Optimization : # deleted qiwc points (merged with UIP): 0
#   step Merge of UIP observers : Done in     elapsed:0.2 s   user:0.14 s    system:0.1 s    %cpu:1200.00       load:3.01       fm:206258 m    vm:19771 m       vm:+0 m     um:3468 m       um:+0 m
#   step Optimize Debug -- UIP QiWC : Done in     elapsed:0.2 s   user:0.14 s    system:0.1 s    %cpu:1153.85       load:3.01       fm:206258 m    vm:19771 m       vm:+0 m     um:3468 m       um:+0 m
#   step SERIALIZE : writing netlist 'ZnlWrapper' into znl file 'edif/zebu_top.edf.gz'
#   step SERIALIZE : #bytes in: 387, #bytes out: 317, compression ratio: 1.220820
#   step HierView - Save : Starting
#   step SERIALIZE : writing netlist 'zTopBuild_netlist' into znl file 'hierview.edf.gz/shadow.edf.gz'
#   step SERIALIZE : #bytes in: 118973, #bytes out: 28295, compression ratio: 4.204736
#   step HierView - Save : Done in     elapsed:0.2 s    user:0.1 s      system:0 s      %cpu:50.00       load:3.01       fm:206255 m    vm:19771 m       vm:+0 m     um:3468 m       um:+0 m
#   step MappingTable::run() : Starting
#   step MappingTable::run() : Done in     elapsed:0.2 s      user:0 s      system:0 s       %cpu:0.00       load:3.01       fm:205835 m    vm:19771 m       vm:+0 m     um:3881 m       um:+6 m
#   step SaveSplit::run() : Starting
#   step MappingTable::run() : Starting
#   step MappingTable::run() : Done in     elapsed:0.1 s    user:0.1 s      system:0 s      %cpu:90.91       load:3.01       fm:205824 m    vm:19771 m       vm:+0 m     um:3887 m       um:+6 m
#   step SaveSplit::run() : Done in    elapsed:0.45 s   user:0.38 s    system:0.1 s      %cpu:87.54       load:3.01       fm:205785 m    vm:19771 m       vm:+0 m     um:3887 m       um:+6 m
#   step zTopBuild : Taurus flow 2-Hop solution is enabled.
#   step zTopBuild : Skipped Power defmappings for UPF converge Flow
#   step CLOCK XREF : saving clock database 'tools/zTopBuild/clock.xref'
#   step Compute and save eid2master.bin : Starting
#   step Compute and save eid2master.bin : Done in     elapsed:0.1 s    user:0.2 s      system:0 s     %cpu:114.29       load:3.01       fm:205785 m    vm:19771 m       vm:+0 m     um:3887 m       um:+0 m
#   step Compute and save eid2master.bin : Total Memory: 6.50 GB -- In Use: 3.50 GB -- Free Memory: 3.00 GB
#   step Compute and save beEid2hierPath.bin : Starting
#   step Compute and save beEid2hierPath.bin : Done in     elapsed:0.3 s   user:0.14 s    system:0.1 s     %cpu:535.71       load:3.01       fm:205777 m    vm:19771 m       vm:+0 m     um:3895 m       um:+8 m
#   step Compute and save beEid2hierPath.bin : Total Memory: 6.50 GB -- In Use: 3.50 GB -- Free Memory: 3.00 GB
#   step Save MuDb : Starting
#   step Save MuDb : 
#   step Save MuDb : Done in     elapsed:0.7 s   user:0.18 s      system:0 s     %cpu:290.32       load:3.01       fm:205773 m    vm:19771 m       vm:+0 m     um:3895 m       um:+0 m
#   step Annotation DB : Closing file 'tools/zDB/zTopBuild_equi.inf'
#   step zTopBuild : Saving report before exiting.

#   step zlog : Ran into 456 messages with id 'ZTCL0144W', yet only 20 were displayed in the log as per user request.
#   exec summary :  488 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : wall clock 0m23s, user 1m17.689s, sys 0m10.382s
#   exec summary : Total memory: 20245776 kB - RSS memory: 3989328 kB - Data memory: 19712608 kB
#   exec summary : Successful execution

# end time is Wed May 14 18:58:38 2025
