Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Sep 11 21:07:14 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    94 |
|    Minimum number of control sets                        |    86 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     8 |
| Unused register locations in slices containing registers |   167 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    94 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     5 |
| >= 16              |    64 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             188 |           72 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              80 |           36 |
| Yes          | No                    | No                     |            2079 |          640 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1302 |          498 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                           Enable Signal                                                                          |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state3                                                                                                                  | design_1_i/rv32i_npp_ip_0/inst/result_28_reg_2945[28]_i_1_n_0                                                                                           |                3 |              3 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state2                                                                                                                  |                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state2_repN_1                                                                                                           |                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                            |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                      | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state3                                                                                                                  | design_1_i/rv32i_npp_ip_0/inst/result_18_reg_2975[31]_i_1_n_0                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state3                                                                                                                  | design_1_i/rv32i_npp_ip_0/inst/result_29_reg_2940[30]_i_1_n_0                                                                                           |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_phi_reg_pp0_iter0_result_30_reg_543[14]_i_2_n_0                                                                                | design_1_i/rv32i_npp_ip_0/inst/ap_phi_reg_pp0_iter0_result_30_reg_543_reg0                                                                              |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                         |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/code_ram_EN_A                                                                                                     |                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/E[0]                                                                                                              |                                                                                                                                                         |               12 |             15 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                         |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state4                                                                                                                  | design_1_i/rv32i_npp_ip_0/inst/shl_ln236_2_reg_3046[31]_i_1_n_0                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state4                                                                                                                  | design_1_i/rv32i_npp_ip_0/inst/shl_ln236_2_reg_3046[15]_i_1_n_0                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/d_i_imm_5_reg_523[16]_i_2_n_0                                                                                                     | design_1_i/rv32i_npp_ip_0/inst/d_i_imm_5_reg_523[16]_i_1_n_0                                                                                            |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state2_repN                                                                                                             |                                                                                                                                                         |               14 |             21 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                         |                8 |             21 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state4                                                                                                                  |                                                                                                                                                         |               11 |             21 |         1.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                         |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state4                                                                                                                  | design_1_i/rv32i_npp_ip_0/inst/result_30_reg_543[31]_i_1_n_0                                                                                            |               21 |             31 |         1.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/ap_done_reg1                                                                                                      | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/SR[0]                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state5                                                                                                                  |                                                                                                                                                         |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                          | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/SR[0]                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/nbi_fu_282092_out                                                                                                                 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_6520                                                                                                                          |                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_10_fu_3300                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_11_fu_3340                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_12_fu_3380                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_13_fu_3420                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_15_fu_3500                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/ar_hs                                                                                                             | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_9_fu_3260                                                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_8_fu_3220                                                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_7_fu_3180                                                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_6_fu_3140                                                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_5_fu_3100                                                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_4_fu_3060                                                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_3_fu_302[31]_i_1_n_0                                                                                                     | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_31_fu_4140                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_30_fu_4100                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_2_fu_298[31]_i_1_n_0                                                                                                     | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_29_fu_4060                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_28_fu_4020                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_26_fu_3940                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_14_fu_3460                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_16_fu_3540                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_17_fu_3580                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_18_fu_3620                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_19_fu_3660                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_1_fu_2940                                                                                                                | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_20_fu_3700                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_21_fu_3740                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_27_fu_3980                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_22_fu_3780                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_23_fu_3820                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_24_fu_3860                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/reg_file_25_fu_3900                                                                                                               | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/nbi_fu_2820                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/SR[0]                                                                                                    |               17 |             33 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                         |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                         |               12 |             35 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                         |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |               10 |             47 |         4.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |                9 |             52 |         5.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |               12 |             52 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state2_repN_3                                                                                                           |                                                                                                                                                         |               36 |            135 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state2_repN_2                                                                                                           |                                                                                                                                                         |               36 |            136 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state2_repN_4                                                                                                           |                                                                                                                                                         |               38 |            166 |         4.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state2_repN_6                                                                                                           |                                                                                                                                                         |               42 |            170 |         4.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state2_repN_5                                                                                                           |                                                                                                                                                         |               41 |            171 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                                         |               72 |            193 |         2.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state2_repN_7                                                                                                           |                                                                                                                                                         |               57 |            228 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_state3                                                                                                                  |                                                                                                                                                         |              200 |            457 |         2.29 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


