INFO-FLOW: Workspace /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1 opened at Wed Nov 20 15:12:54 EST 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 2.39 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.48 sec.
Execute     create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
Execute       ap_set_clock -name default -period 3.33 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 1020.1 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 1022.05 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1021.11 seconds. CPU system time: 1.01 seconds. Elapsed time: 1022.05 seconds; current allocated memory: -1033.656 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 459.355 MB.
INFO: [HLS 200-10] Analyzing design file './src/matrix_mul.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ./src/matrix_mul.cpp as C++
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang ./src/matrix_mul.cpp -foptimization-record-file=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.cpp.clang.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.cpp.clang.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top matrix_mul -name=matrix_mul 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.53 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.43 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.45 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.34 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.63 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.67 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.28 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp.clang.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.31 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.81 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.25 seconds; current allocated memory: 461.844 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.g.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.93 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.93 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=matrix_mul -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=matrix_mul -reflow-float-conversion -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.63 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.63 sec.
Execute         run_link_or_opt -out /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=matrix_mul 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=matrix_mul -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=matrix_mul -mllvm -hls-db-dir -mllvm /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.74 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_12' is marked as complete unroll implied by the pipeline pragma (./src/matrix_mul.cpp:65:43)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_12' (./src/matrix_mul.cpp:65:43) in function 'matrix_mul' completely with a factor of 64 (./src/matrix_mul.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'local_A': Complete partitioning on dimension 2. (./src/matrix_mul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'local_B': Complete partitioning on dimension 1. (./src/matrix_mul.cpp:27:12)
INFO: [HLS 214-248] Applying array_partition to 'local_C': Complete partitioning on dimension 2. (./src/matrix_mul.cpp:28:12)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'VITIS_LOOP_47_7'(./src/matrix_mul.cpp:47:38) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/matrix_mul.cpp:47:38)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'VITIS_LOOP_54_9'(./src/matrix_mul.cpp:54:38) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/matrix_mul.cpp:54:38)
INFO: [HLS 214-115] Multiple burst writes of length 64 and bit width 32 in loop 'VITIS_LOOP_76_14'(./src/matrix_mul.cpp:76:35) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/matrix_mul.cpp:76:35)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.54 seconds; current allocated memory: 462.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.273 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matrix_mul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.0.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.46 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 468.027 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.1.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.38 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 468.582 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.1.bc to /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.o.1.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.66 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 500.781 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.o.2.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_3' (./src/matrix_mul.cpp:37:39) in function 'matrix_mul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_46_6' (./src/matrix_mul.cpp:46:43) in function 'matrix_mul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_8' (./src/matrix_mul.cpp:53:43) in function 'matrix_mul'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_61_10' (./src/matrix_mul.cpp:61:44) in function 'matrix_mul' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_44_5' (./src/matrix_mul.cpp:44:39) in function 'matrix_mul' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_13' (./src/matrix_mul.cpp:75:40) in function 'matrix_mul'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_35_2' (./src/matrix_mul.cpp:35:35) in function 'matrix_mul' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (./src/matrix_mul.cpp:34:28) in function 'matrix_mul'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./src/matrix_mul.cpp:40:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A' (./src/matrix_mul.cpp:49:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B' (./src/matrix_mul.cpp:56:18)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./src/matrix_mul.cpp:69:41)
Command           transform done; 0.84 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 549.555 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.52 sec.
Command       elaborate done; 9.31 sec.
Execute       ap_eval exec zip -j /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matrix_mul' ...
Execute         ap_set_top_model matrix_mul 
Execute         get_model_list matrix_mul -filter all-wo-channel -topdown 
Execute         preproc_iomode -model matrix_mul 
Execute         preproc_iomode -model matrix_mul_Pipeline_VITIS_LOOP_76_14 
Execute         preproc_iomode -model matrix_mul_Pipeline_VITIS_LOOP_62_11 
Execute         preproc_iomode -model matrix_mul_Pipeline_VITIS_LOOP_54_9 
Execute         preproc_iomode -model matrix_mul_Pipeline_VITIS_LOOP_47_7 
Execute         preproc_iomode -model matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
Execute         get_model_list matrix_mul -filter all-wo-channel 
INFO-FLOW: Model list for configure: matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 matrix_mul_Pipeline_VITIS_LOOP_47_7 matrix_mul_Pipeline_VITIS_LOOP_54_9 matrix_mul_Pipeline_VITIS_LOOP_62_11 matrix_mul_Pipeline_VITIS_LOOP_76_14 matrix_mul
INFO-FLOW: Configuring Module : matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 ...
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
Execute         apply_spec_resource_limit matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
INFO-FLOW: Configuring Module : matrix_mul_Pipeline_VITIS_LOOP_47_7 ...
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_47_7 
Execute         apply_spec_resource_limit matrix_mul_Pipeline_VITIS_LOOP_47_7 
INFO-FLOW: Configuring Module : matrix_mul_Pipeline_VITIS_LOOP_54_9 ...
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_54_9 
Execute         apply_spec_resource_limit matrix_mul_Pipeline_VITIS_LOOP_54_9 
INFO-FLOW: Configuring Module : matrix_mul_Pipeline_VITIS_LOOP_62_11 ...
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_62_11 
Execute         apply_spec_resource_limit matrix_mul_Pipeline_VITIS_LOOP_62_11 
INFO-FLOW: Configuring Module : matrix_mul_Pipeline_VITIS_LOOP_76_14 ...
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_76_14 
Execute         apply_spec_resource_limit matrix_mul_Pipeline_VITIS_LOOP_76_14 
INFO-FLOW: Configuring Module : matrix_mul ...
Execute         set_default_model matrix_mul 
Execute         apply_spec_resource_limit matrix_mul 
INFO-FLOW: Model list for preprocess: matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 matrix_mul_Pipeline_VITIS_LOOP_47_7 matrix_mul_Pipeline_VITIS_LOOP_54_9 matrix_mul_Pipeline_VITIS_LOOP_62_11 matrix_mul_Pipeline_VITIS_LOOP_76_14 matrix_mul
INFO-FLOW: Preprocessing Module: matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 ...
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
Execute         cdfg_preprocess -model matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
Execute         rtl_gen_preprocess matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
INFO-FLOW: Preprocessing Module: matrix_mul_Pipeline_VITIS_LOOP_47_7 ...
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_47_7 
Execute         cdfg_preprocess -model matrix_mul_Pipeline_VITIS_LOOP_47_7 
Execute         rtl_gen_preprocess matrix_mul_Pipeline_VITIS_LOOP_47_7 
INFO-FLOW: Preprocessing Module: matrix_mul_Pipeline_VITIS_LOOP_54_9 ...
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_54_9 
Execute         cdfg_preprocess -model matrix_mul_Pipeline_VITIS_LOOP_54_9 
Execute         rtl_gen_preprocess matrix_mul_Pipeline_VITIS_LOOP_54_9 
INFO-FLOW: Preprocessing Module: matrix_mul_Pipeline_VITIS_LOOP_62_11 ...
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_62_11 
Execute         cdfg_preprocess -model matrix_mul_Pipeline_VITIS_LOOP_62_11 
Execute         rtl_gen_preprocess matrix_mul_Pipeline_VITIS_LOOP_62_11 
INFO-FLOW: Preprocessing Module: matrix_mul_Pipeline_VITIS_LOOP_76_14 ...
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_76_14 
Execute         cdfg_preprocess -model matrix_mul_Pipeline_VITIS_LOOP_76_14 
Execute         rtl_gen_preprocess matrix_mul_Pipeline_VITIS_LOOP_76_14 
INFO-FLOW: Preprocessing Module: matrix_mul ...
Execute         set_default_model matrix_mul 
Execute         cdfg_preprocess -model matrix_mul 
Execute         rtl_gen_preprocess matrix_mul 
INFO-FLOW: Model list for synthesis: matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 matrix_mul_Pipeline_VITIS_LOOP_47_7 matrix_mul_Pipeline_VITIS_LOOP_54_9 matrix_mul_Pipeline_VITIS_LOOP_62_11 matrix_mul_Pipeline_VITIS_LOOP_76_14 matrix_mul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
Execute         schedule -model matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_3_VITIS_LOOP_38_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_37_3_VITIS_LOOP_38_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 554.008 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
Execute         bind -model matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 554.008 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.bind.adb -f 
INFO-FLOW: Finish binding matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_Pipeline_VITIS_LOOP_47_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_47_7 
Execute         schedule -model matrix_mul_Pipeline_VITIS_LOOP_47_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_6_VITIS_LOOP_47_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_46_6_VITIS_LOOP_47_7'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 555.762 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_47_7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_47_7.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_mul_Pipeline_VITIS_LOOP_47_7.
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_47_7 
Execute         bind -model matrix_mul_Pipeline_VITIS_LOOP_47_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 555.762 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_47_7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_47_7.bind.adb -f 
INFO-FLOW: Finish binding matrix_mul_Pipeline_VITIS_LOOP_47_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_Pipeline_VITIS_LOOP_54_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_54_9 
Execute         schedule -model matrix_mul_Pipeline_VITIS_LOOP_54_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_8_VITIS_LOOP_54_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_53_8_VITIS_LOOP_54_9'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 558.828 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_54_9.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_54_9.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_mul_Pipeline_VITIS_LOOP_54_9.
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_54_9 
Execute         bind -model matrix_mul_Pipeline_VITIS_LOOP_54_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 558.828 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_54_9.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_54_9.bind.adb -f 
INFO-FLOW: Finish binding matrix_mul_Pipeline_VITIS_LOOP_54_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_62_11 
Execute         schedule -model matrix_mul_Pipeline_VITIS_LOOP_62_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_11'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' (loop 'VITIS_LOOP_62_11'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 0) between 'store' operation ('sum_65_write_ln69', ./src/matrix_mul.cpp:69) of variable 'sum', ./src/matrix_mul.cpp:67 on local variable 'sum' and 'load' operation ('sum_65_load', ./src/matrix_mul.cpp:64) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 256, Depth = 262, loop 'VITIS_LOOP_62_11'
WARNING: [HLS 200-871] Estimated clock period (4.166ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.8991ns, effective delay budget: 2.4309ns).
WARNING: [HLS 200-1016] The critical path in module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' consists of the following:	'fadd' operation ('sum', ./src/matrix_mul.cpp:67) [661]  (2.08 ns)
	'fadd' operation ('sum', ./src/matrix_mul.cpp:67) [665]  (2.08 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 5.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.45 seconds. CPU system time: 0 seconds. Elapsed time: 5.46 seconds; current allocated memory: 570.977 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_62_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.03 sec.
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_62_11.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_mul_Pipeline_VITIS_LOOP_62_11.
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_62_11 
Execute         bind -model matrix_mul_Pipeline_VITIS_LOOP_62_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.38 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 571.055 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_62_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.7 sec.
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_62_11.bind.adb -f 
INFO-FLOW: Finish binding matrix_mul_Pipeline_VITIS_LOOP_62_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_Pipeline_VITIS_LOOP_76_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_76_14 
Execute         schedule -model matrix_mul_Pipeline_VITIS_LOOP_76_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_13_VITIS_LOOP_76_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_75_13_VITIS_LOOP_76_14'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 572.574 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_76_14.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_76_14.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_mul_Pipeline_VITIS_LOOP_76_14.
Execute         set_default_model matrix_mul_Pipeline_VITIS_LOOP_76_14 
Execute         bind -model matrix_mul_Pipeline_VITIS_LOOP_76_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 572.574 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_76_14.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_76_14.bind.adb -f 
INFO-FLOW: Finish binding matrix_mul_Pipeline_VITIS_LOOP_76_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrix_mul 
Execute         schedule -model matrix_mul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 577.926 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.48 sec.
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_mul.
Execute         set_default_model matrix_mul 
Execute         bind -model matrix_mul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.49 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 577.926 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.21 sec.
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.bind.adb -f 
INFO-FLOW: Finish binding matrix_mul.
Execute         get_model_list matrix_mul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
Execute         rtl_gen_preprocess matrix_mul_Pipeline_VITIS_LOOP_47_7 
Execute         rtl_gen_preprocess matrix_mul_Pipeline_VITIS_LOOP_54_9 
Execute         rtl_gen_preprocess matrix_mul_Pipeline_VITIS_LOOP_62_11 
Execute         rtl_gen_preprocess matrix_mul_Pipeline_VITIS_LOOP_76_14 
Execute         rtl_gen_preprocess matrix_mul 
INFO-FLOW: Model list for RTL generation: matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 matrix_mul_Pipeline_VITIS_LOOP_47_7 matrix_mul_Pipeline_VITIS_LOOP_54_9 matrix_mul_Pipeline_VITIS_LOOP_62_11 matrix_mul_Pipeline_VITIS_LOOP_76_14 matrix_mul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 -top_prefix matrix_mul_ -sub_prefix matrix_mul_ -mg_file /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0 seconds. Elapsed time: 1.27 seconds; current allocated memory: 577.926 MB.
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 -style xilinx -f -lang vhdl -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/vhdl/matrix_mul_matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
Execute         gen_rtl matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 -style xilinx -f -lang vlog -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/verilog/matrix_mul_matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
Execute         syn_report -csynth -model matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.11 sec.
Execute         db_write -model matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 -f -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.adb 
Execute         db_write -model matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 -bindview -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 -p /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_Pipeline_VITIS_LOOP_47_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model matrix_mul_Pipeline_VITIS_LOOP_47_7 -top_prefix matrix_mul_ -sub_prefix matrix_mul_ -mg_file /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_47_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_mul_Pipeline_VITIS_LOOP_47_7' pipeline 'VITIS_LOOP_46_6_VITIS_LOOP_47_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_Pipeline_VITIS_LOOP_47_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 583.938 MB.
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrix_mul_Pipeline_VITIS_LOOP_47_7 -style xilinx -f -lang vhdl -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/vhdl/matrix_mul_matrix_mul_Pipeline_VITIS_LOOP_47_7 
Execute         gen_rtl matrix_mul_Pipeline_VITIS_LOOP_47_7 -style xilinx -f -lang vlog -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/verilog/matrix_mul_matrix_mul_Pipeline_VITIS_LOOP_47_7 
Execute         syn_report -csynth -model matrix_mul_Pipeline_VITIS_LOOP_47_7 -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/matrix_mul_Pipeline_VITIS_LOOP_47_7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model matrix_mul_Pipeline_VITIS_LOOP_47_7 -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/matrix_mul_Pipeline_VITIS_LOOP_47_7_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model matrix_mul_Pipeline_VITIS_LOOP_47_7 -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_47_7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         db_write -model matrix_mul_Pipeline_VITIS_LOOP_47_7 -f -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_47_7.adb 
Execute         db_write -model matrix_mul_Pipeline_VITIS_LOOP_47_7 -bindview -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matrix_mul_Pipeline_VITIS_LOOP_47_7 -p /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_47_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_Pipeline_VITIS_LOOP_54_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model matrix_mul_Pipeline_VITIS_LOOP_54_9 -top_prefix matrix_mul_ -sub_prefix matrix_mul_ -mg_file /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_54_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_mul_Pipeline_VITIS_LOOP_54_9' pipeline 'VITIS_LOOP_53_8_VITIS_LOOP_54_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_32ns_39_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_Pipeline_VITIS_LOOP_54_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 590.395 MB.
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrix_mul_Pipeline_VITIS_LOOP_54_9 -style xilinx -f -lang vhdl -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/vhdl/matrix_mul_matrix_mul_Pipeline_VITIS_LOOP_54_9 
Execute         gen_rtl matrix_mul_Pipeline_VITIS_LOOP_54_9 -style xilinx -f -lang vlog -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/verilog/matrix_mul_matrix_mul_Pipeline_VITIS_LOOP_54_9 
Execute         syn_report -csynth -model matrix_mul_Pipeline_VITIS_LOOP_54_9 -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/matrix_mul_Pipeline_VITIS_LOOP_54_9_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model matrix_mul_Pipeline_VITIS_LOOP_54_9 -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/matrix_mul_Pipeline_VITIS_LOOP_54_9_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model matrix_mul_Pipeline_VITIS_LOOP_54_9 -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_54_9.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.12 sec.
Execute         db_write -model matrix_mul_Pipeline_VITIS_LOOP_54_9 -f -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_54_9.adb 
Execute         db_write -model matrix_mul_Pipeline_VITIS_LOOP_54_9 -bindview -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matrix_mul_Pipeline_VITIS_LOOP_54_9 -p /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_54_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model matrix_mul_Pipeline_VITIS_LOOP_62_11 -top_prefix matrix_mul_ -sub_prefix matrix_mul_ -mg_file /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_62_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_mul_Pipeline_VITIS_LOOP_62_11' pipeline 'VITIS_LOOP_62_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_647_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_Pipeline_VITIS_LOOP_62_11'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 605.477 MB.
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrix_mul_Pipeline_VITIS_LOOP_62_11 -style xilinx -f -lang vhdl -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/vhdl/matrix_mul_matrix_mul_Pipeline_VITIS_LOOP_62_11 
Execute         gen_rtl matrix_mul_Pipeline_VITIS_LOOP_62_11 -style xilinx -f -lang vlog -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/verilog/matrix_mul_matrix_mul_Pipeline_VITIS_LOOP_62_11 
Execute         syn_report -csynth -model matrix_mul_Pipeline_VITIS_LOOP_62_11 -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/matrix_mul_Pipeline_VITIS_LOOP_62_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model matrix_mul_Pipeline_VITIS_LOOP_62_11 -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/matrix_mul_Pipeline_VITIS_LOOP_62_11_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model matrix_mul_Pipeline_VITIS_LOOP_62_11 -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_62_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.76 sec.
Execute         db_write -model matrix_mul_Pipeline_VITIS_LOOP_62_11 -f -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_62_11.adb 
Execute         db_write -model matrix_mul_Pipeline_VITIS_LOOP_62_11 -bindview -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info matrix_mul_Pipeline_VITIS_LOOP_62_11 -p /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_62_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_Pipeline_VITIS_LOOP_76_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model matrix_mul_Pipeline_VITIS_LOOP_76_14 -top_prefix matrix_mul_ -sub_prefix matrix_mul_ -mg_file /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_76_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_mul_Pipeline_VITIS_LOOP_76_14' pipeline 'VITIS_LOOP_75_13_VITIS_LOOP_76_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_32ns_39_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_647_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_Pipeline_VITIS_LOOP_76_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 624.461 MB.
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrix_mul_Pipeline_VITIS_LOOP_76_14 -style xilinx -f -lang vhdl -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/vhdl/matrix_mul_matrix_mul_Pipeline_VITIS_LOOP_76_14 
Execute         gen_rtl matrix_mul_Pipeline_VITIS_LOOP_76_14 -style xilinx -f -lang vlog -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/verilog/matrix_mul_matrix_mul_Pipeline_VITIS_LOOP_76_14 
Execute         syn_report -csynth -model matrix_mul_Pipeline_VITIS_LOOP_76_14 -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/matrix_mul_Pipeline_VITIS_LOOP_76_14_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model matrix_mul_Pipeline_VITIS_LOOP_76_14 -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/matrix_mul_Pipeline_VITIS_LOOP_76_14_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model matrix_mul_Pipeline_VITIS_LOOP_76_14 -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_76_14.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -model matrix_mul_Pipeline_VITIS_LOOP_76_14 -f -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_76_14.adb 
Execute         db_write -model matrix_mul_Pipeline_VITIS_LOOP_76_14 -bindview -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matrix_mul_Pipeline_VITIS_LOOP_76_14 -p /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_76_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model matrix_mul -top_prefix  -sub_prefix matrix_mul_ -mg_file /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/P' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C', 'M', 'N', 'P' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_32ns_56_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_26ns_27ns_83_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_32ns_39_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
Command         create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 640.172 MB.
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrix_mul -istop -style xilinx -f -lang vhdl -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/vhdl/matrix_mul 
Command         gen_rtl done; 1.31 sec.
Execute         gen_rtl matrix_mul -istop -style xilinx -f -lang vlog -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/verilog/matrix_mul 
Command         gen_rtl done; 0.61 sec.
Execute         syn_report -csynth -model matrix_mul -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/matrix_mul_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.61 sec.
Execute         syn_report -rtlxml -model matrix_mul -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/matrix_mul_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.58 sec.
Execute         syn_report -verbosereport -model matrix_mul -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.72 sec.
Execute         db_write -model matrix_mul -f -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.adb 
Command         db_write done; 0.62 sec.
Execute         db_write -model matrix_mul -bindview -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.36 sec.
Execute         gen_tb_info matrix_mul -p /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul 
Execute         export_constraint_db -f -tool general -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.constraint.tcl 
Execute         syn_report -designview -model matrix_mul -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.design.xml 
Command         syn_report done; 1.29 sec.
Execute         syn_report -csynthDesign -model matrix_mul -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model matrix_mul -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model matrix_mul -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks matrix_mul 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain matrix_mul 
INFO-FLOW: Model list for RTL component generation: matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 matrix_mul_Pipeline_VITIS_LOOP_47_7 matrix_mul_Pipeline_VITIS_LOOP_54_9 matrix_mul_Pipeline_VITIS_LOOP_62_11 matrix_mul_Pipeline_VITIS_LOOP_76_14 matrix_mul
INFO-FLOW: Handling components in module [matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4] ... 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.compgen.tcl 
INFO-FLOW: Found component matrix_mul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrix_mul_Pipeline_VITIS_LOOP_47_7] ... 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_47_7.compgen.tcl 
INFO-FLOW: Found component matrix_mul_mul_31ns_32ns_62_2_1.
INFO-FLOW: Append model matrix_mul_mul_31ns_32ns_62_2_1
INFO-FLOW: Found component matrix_mul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrix_mul_Pipeline_VITIS_LOOP_54_9] ... 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_54_9.compgen.tcl 
INFO-FLOW: Found component matrix_mul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrix_mul_Pipeline_VITIS_LOOP_62_11] ... 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_62_11.compgen.tcl 
INFO-FLOW: Found component matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1.
INFO-FLOW: Append model matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1
INFO-FLOW: Found component matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component matrix_mul_mux_647_32_1_1.
INFO-FLOW: Append model matrix_mul_mux_647_32_1_1
INFO-FLOW: Found component matrix_mul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrix_mul_Pipeline_VITIS_LOOP_76_14] ... 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_76_14.compgen.tcl 
INFO-FLOW: Found component matrix_mul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matrix_mul] ... 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.tcl 
INFO-FLOW: Found component matrix_mul_mul_26ns_27ns_83_2_1.
INFO-FLOW: Append model matrix_mul_mul_26ns_27ns_83_2_1
INFO-FLOW: Found component matrix_mul_mul_25ns_32ns_56_2_1.
INFO-FLOW: Append model matrix_mul_mul_25ns_32ns_56_2_1
INFO-FLOW: Found component matrix_mul_mul_7ns_32ns_39_2_1.
INFO-FLOW: Append model matrix_mul_mul_7ns_32ns_39_2_1
INFO-FLOW: Found component matrix_mul_local_A_RAM_AUTO_1R1W.
INFO-FLOW: Append model matrix_mul_local_A_RAM_AUTO_1R1W
INFO-FLOW: Found component matrix_mul_gmem0_m_axi.
INFO-FLOW: Append model matrix_mul_gmem0_m_axi
INFO-FLOW: Found component matrix_mul_gmem1_m_axi.
INFO-FLOW: Append model matrix_mul_gmem1_m_axi
INFO-FLOW: Found component matrix_mul_gmem2_m_axi.
INFO-FLOW: Append model matrix_mul_gmem2_m_axi
INFO-FLOW: Found component matrix_mul_control_s_axi.
INFO-FLOW: Append model matrix_mul_control_s_axi
INFO-FLOW: Append model matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4
INFO-FLOW: Append model matrix_mul_Pipeline_VITIS_LOOP_47_7
INFO-FLOW: Append model matrix_mul_Pipeline_VITIS_LOOP_54_9
INFO-FLOW: Append model matrix_mul_Pipeline_VITIS_LOOP_62_11
INFO-FLOW: Append model matrix_mul_Pipeline_VITIS_LOOP_76_14
INFO-FLOW: Append model matrix_mul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matrix_mul_flow_control_loop_pipe_sequential_init matrix_mul_mul_31ns_32ns_62_2_1 matrix_mul_flow_control_loop_pipe_sequential_init matrix_mul_flow_control_loop_pipe_sequential_init matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1 matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1 matrix_mul_mux_647_32_1_1 matrix_mul_flow_control_loop_pipe_sequential_init matrix_mul_flow_control_loop_pipe_sequential_init matrix_mul_mul_26ns_27ns_83_2_1 matrix_mul_mul_25ns_32ns_56_2_1 matrix_mul_mul_7ns_32ns_39_2_1 matrix_mul_local_A_RAM_AUTO_1R1W matrix_mul_gmem0_m_axi matrix_mul_gmem1_m_axi matrix_mul_gmem2_m_axi matrix_mul_control_s_axi matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 matrix_mul_Pipeline_VITIS_LOOP_47_7 matrix_mul_Pipeline_VITIS_LOOP_54_9 matrix_mul_Pipeline_VITIS_LOOP_62_11 matrix_mul_Pipeline_VITIS_LOOP_76_14 matrix_mul
INFO-FLOW: Generating /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrix_mul_mul_31ns_32ns_62_2_1
INFO-FLOW: To file: write model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1
INFO-FLOW: To file: write model matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model matrix_mul_mux_647_32_1_1
INFO-FLOW: To file: write model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrix_mul_mul_26ns_27ns_83_2_1
INFO-FLOW: To file: write model matrix_mul_mul_25ns_32ns_56_2_1
INFO-FLOW: To file: write model matrix_mul_mul_7ns_32ns_39_2_1
INFO-FLOW: To file: write model matrix_mul_local_A_RAM_AUTO_1R1W
INFO-FLOW: To file: write model matrix_mul_gmem0_m_axi
INFO-FLOW: To file: write model matrix_mul_gmem1_m_axi
INFO-FLOW: To file: write model matrix_mul_gmem2_m_axi
INFO-FLOW: To file: write model matrix_mul_control_s_axi
INFO-FLOW: To file: write model matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4
INFO-FLOW: To file: write model matrix_mul_Pipeline_VITIS_LOOP_47_7
INFO-FLOW: To file: write model matrix_mul_Pipeline_VITIS_LOOP_54_9
INFO-FLOW: To file: write model matrix_mul_Pipeline_VITIS_LOOP_62_11
INFO-FLOW: To file: write model matrix_mul_Pipeline_VITIS_LOOP_76_14
INFO-FLOW: To file: write model matrix_mul
INFO-FLOW: Generating /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.330 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/vhdl' dstVlogDir='/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/vlog' tclDir='/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db' modelList='matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_mul_31ns_32ns_62_2_1
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1
matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1
matrix_mul_mux_647_32_1_1
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_mul_26ns_27ns_83_2_1
matrix_mul_mul_25ns_32ns_56_2_1
matrix_mul_mul_7ns_32ns_39_2_1
matrix_mul_local_A_RAM_AUTO_1R1W
matrix_mul_gmem0_m_axi
matrix_mul_gmem1_m_axi
matrix_mul_gmem2_m_axi
matrix_mul_control_s_axi
matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4
matrix_mul_Pipeline_VITIS_LOOP_47_7
matrix_mul_Pipeline_VITIS_LOOP_54_9
matrix_mul_Pipeline_VITIS_LOOP_62_11
matrix_mul_Pipeline_VITIS_LOOP_76_14
matrix_mul
' expOnly='0'
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.compgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_47_7.compgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_54_9.compgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_62_11.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_76_14.compgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_local_A_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7.36 seconds. CPU system time: 0 seconds. Elapsed time: 7.38 seconds; current allocated memory: 656.324 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='matrix_mul_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -ignore_long_run_time 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_auto_restart_counter 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -deadlock_detection 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_mul_31ns_32ns_62_2_1
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1
matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1
matrix_mul_mux_647_32_1_1
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_mul_26ns_27ns_83_2_1
matrix_mul_mul_25ns_32ns_56_2_1
matrix_mul_mul_7ns_32ns_39_2_1
matrix_mul_local_A_RAM_AUTO_1R1W
matrix_mul_gmem0_m_axi
matrix_mul_gmem1_m_axi
matrix_mul_gmem2_m_axi
matrix_mul_control_s_axi
matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4
matrix_mul_Pipeline_VITIS_LOOP_47_7
matrix_mul_Pipeline_VITIS_LOOP_54_9
matrix_mul_Pipeline_VITIS_LOOP_62_11
matrix_mul_Pipeline_VITIS_LOOP_76_14
matrix_mul
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.dataonly.tcl 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.dataonly.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -vendor 
Execute         get_config_export -library 
Execute         get_config_export -version 
Execute         get_config_export -ipname 
Execute         get_config_export -taxonomy 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.tbgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_47_7.tbgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_54_9.tbgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_62_11.tbgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_76_14.tbgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.constraint.tcl 
Execute         sc_get_clocks matrix_mul 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/impl/misc/matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1_ip.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/impl/misc/matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE matrix_mul LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE matrix_mul LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE matrix_mul LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE matrix_mul LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST matrix_mul MODULE2INSTS {matrix_mul matrix_mul matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 grp_matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_2528 matrix_mul_Pipeline_VITIS_LOOP_76_14 grp_matrix_mul_Pipeline_VITIS_LOOP_76_14_fu_2596 matrix_mul_Pipeline_VITIS_LOOP_47_7 grp_matrix_mul_Pipeline_VITIS_LOOP_47_7_fu_2670 matrix_mul_Pipeline_VITIS_LOOP_54_9 grp_matrix_mul_Pipeline_VITIS_LOOP_54_9_fu_2745 matrix_mul_Pipeline_VITIS_LOOP_62_11 grp_matrix_mul_Pipeline_VITIS_LOOP_62_11_fu_2819} INST2MODULE {matrix_mul matrix_mul grp_matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_2528 matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 grp_matrix_mul_Pipeline_VITIS_LOOP_76_14_fu_2596 matrix_mul_Pipeline_VITIS_LOOP_76_14 grp_matrix_mul_Pipeline_VITIS_LOOP_47_7_fu_2670 matrix_mul_Pipeline_VITIS_LOOP_47_7 grp_matrix_mul_Pipeline_VITIS_LOOP_54_9_fu_2745 matrix_mul_Pipeline_VITIS_LOOP_54_9 grp_matrix_mul_Pipeline_VITIS_LOOP_62_11_fu_2819 matrix_mul_Pipeline_VITIS_LOOP_62_11} INSTDATA {matrix_mul {DEPTH 1 CHILDREN {grp_matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_2528 grp_matrix_mul_Pipeline_VITIS_LOOP_76_14_fu_2596 grp_matrix_mul_Pipeline_VITIS_LOOP_47_7_fu_2670 grp_matrix_mul_Pipeline_VITIS_LOOP_54_9_fu_2745 grp_matrix_mul_Pipeline_VITIS_LOOP_62_11_fu_2819}} grp_matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_2528 {DEPTH 2 CHILDREN {}} grp_matrix_mul_Pipeline_VITIS_LOOP_76_14_fu_2596 {DEPTH 2 CHILDREN {}} grp_matrix_mul_Pipeline_VITIS_LOOP_47_7_fu_2670 {DEPTH 2 CHILDREN {}} grp_matrix_mul_Pipeline_VITIS_LOOP_54_9_fu_2745 {DEPTH 2 CHILDREN {}} grp_matrix_mul_Pipeline_VITIS_LOOP_62_11_fu_2819 {DEPTH 2 CHILDREN {}}} MODULEDATA {matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_1220_p2 SOURCE ./src/matrix_mul.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_1_fu_1246_p2 SOURCE ./src/matrix_mul.cpp:37 VARIABLE add_ln37_1 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_1332_p2 SOURCE ./src/matrix_mul.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} matrix_mul_Pipeline_VITIS_LOOP_47_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_1259_p2 SOURCE ./src/matrix_mul.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_46_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_4_fu_1291_p2 SOURCE ./src/matrix_mul.cpp:46 VARIABLE add_ln46_4 LOOP VITIS_LOOP_46_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_1309_p2 SOURCE ./src/matrix_mul.cpp:46 VARIABLE add_ln46_1 LOOP VITIS_LOOP_46_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_62_2_1_U65 SOURCE ./src/matrix_mul.cpp:46 VARIABLE mul_ln46 LOOP VITIS_LOOP_46_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_2_fu_1348_p2 SOURCE ./src/matrix_mul.cpp:46 VARIABLE add_ln46_2 LOOP VITIS_LOOP_46_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_3_fu_1360_p2 SOURCE ./src/matrix_mul.cpp:46 VARIABLE add_ln46_3 LOOP VITIS_LOOP_46_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_1319_p2 SOURCE ./src/matrix_mul.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_46_6_VITIS_LOOP_47_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} matrix_mul_Pipeline_VITIS_LOOP_54_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_1255_p2 SOURCE ./src/matrix_mul.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_8_VITIS_LOOP_54_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_4_fu_1287_p2 SOURCE ./src/matrix_mul.cpp:53 VARIABLE add_ln53_4 LOOP VITIS_LOOP_53_8_VITIS_LOOP_54_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_3_fu_1355_p2 SOURCE ./src/matrix_mul.cpp:53 VARIABLE add_ln53_3 LOOP VITIS_LOOP_53_8_VITIS_LOOP_54_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_1305_p2 SOURCE ./src/matrix_mul.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_53_8_VITIS_LOOP_54_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} matrix_mul_Pipeline_VITIS_LOOP_62_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_3789_p2 SOURCE ./src/matrix_mul.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_1 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_1 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_2 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_2 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_3 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_3 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_4 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_4 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_5 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_5 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_6 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_6 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_7 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_7 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_8 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_8 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_9 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_9 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_129 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_s LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_130 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_10 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_131 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_11 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_132 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_12 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_133 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_13 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_134 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_14 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_135 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_15 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_136 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_16 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_137 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_17 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_138 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_18 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_139 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_19 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_140 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_20 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_141 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_21 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_142 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_22 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_143 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_23 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_144 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_24 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_145 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_25 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_146 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_26 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_147 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_27 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_148 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_28 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_149 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_29 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_150 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_30 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_151 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_31 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_152 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_32 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_153 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_33 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_154 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_34 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_155 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_35 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_156 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_36 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_157 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_37 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_158 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_38 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_159 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_39 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_160 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_40 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_161 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_41 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_162 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_42 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_163 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_43 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_164 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_44 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_165 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_45 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_166 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_46 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_167 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_47 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_168 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_48 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_169 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_49 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_170 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_50 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_171 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_51 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_172 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_52 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_173 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_53 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_174 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_54 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_175 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_55 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_176 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_56 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_177 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_57 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_178 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_58 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_179 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_59 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_180 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_60 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_181 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_61 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_182 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U207 SOURCE ./src/matrix_mul.cpp:67 VARIABLE mul98_62 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U206 SOURCE ./src/matrix_mul.cpp:67 VARIABLE sum_183 LOOP VITIS_LOOP_62_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 3 BRAM 0 URAM 0}} matrix_mul_Pipeline_VITIS_LOOP_76_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_1143_p2 SOURCE ./src/matrix_mul.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_13_VITIS_LOOP_76_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_4_fu_1175_p2 SOURCE ./src/matrix_mul.cpp:75 VARIABLE add_ln75_4 LOOP VITIS_LOOP_75_13_VITIS_LOOP_76_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_3_fu_1312_p2 SOURCE ./src/matrix_mul.cpp:75 VARIABLE add_ln75_3 LOOP VITIS_LOOP_75_13_VITIS_LOOP_76_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_1189_p2 SOURCE ./src/matrix_mul.cpp:76 VARIABLE add_ln76 LOOP VITIS_LOOP_75_13_VITIS_LOOP_76_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} matrix_mul {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_1_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_2_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_3_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_4_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_5_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_6_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_7_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_8_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_9_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_10_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_11_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_12_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_13_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_14_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_15_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_16_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_17_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_18_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_19_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_20_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_21_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_22_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_23_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_24_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_25_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_26_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_27_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_28_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_29_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_30_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_31_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_32_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_33_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_34_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_35_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_36_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_37_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_38_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_39_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_40_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_41_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_42_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_43_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_44_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_45_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_46_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_47_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_48_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_49_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_50_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_51_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_52_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_53_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_54_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_55_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_56_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_57_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_58_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_59_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_60_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_61_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_7ns_32ns_39_2_1_U543 SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_7ns_32ns_39_2_1_U543 SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_1_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_2_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_3_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_4_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_5_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_6_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_7_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_8_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_9_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_10_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_11_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_12_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_13_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_14_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_15_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_16_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_17_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_18_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_19_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_20_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_21_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_22_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_23_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_24_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_25_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_26_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_27_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_28_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_29_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_30_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_31_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_32_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_33_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_34_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_35_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_36_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_37_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_38_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_39_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_40_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_41_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_42_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_43_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_44_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_45_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_46_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_47_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_48_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_49_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_50_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_51_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_52_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_53_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_54_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_55_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_56_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_57_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_58_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_59_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_60_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_61_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_62_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_B_63_U SOURCE ./src/matrix_mul.cpp:27 VARIABLE local_B_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_1_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_2_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_3_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_4_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_5_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_6_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_7_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_8_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_9_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_10_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_11_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_12_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_13_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_14_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_15_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_16_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_17_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_18_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_19_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_20_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_21_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_22_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_23_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_24_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_25_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_26_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_27_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_28_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_29_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_30_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_31_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_32_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_33_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_34_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_35_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_36_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_37_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_38_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_39_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_40_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_41_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_42_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_43_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_44_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_45_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_46_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_47_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_48_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_49_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_50_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_51_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_52_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_53_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_54_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_55_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_56_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_57_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_58_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_59_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_60_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_61_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_62_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_63_U SOURCE ./src/matrix_mul.cpp:28 VARIABLE local_C_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_3253_p2 SOURCE ./src/matrix_mul.cpp:34 VARIABLE add_ln34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_1_fu_3277_p2 SOURCE ./src/matrix_mul.cpp:34 VARIABLE add_ln34_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_2_fu_3154_p2 SOURCE ./src/matrix_mul.cpp:34 VARIABLE add_ln34_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_3_fu_3191_p2 SOURCE ./src/matrix_mul.cpp:34 VARIABLE add_ln34_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_4_fu_3202_p2 SOURCE ./src/matrix_mul.cpp:34 VARIABLE add_ln34_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_26ns_27ns_83_2_1_U540 SOURCE ./src/matrix_mul.cpp:34 VARIABLE bound255 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_5_fu_3294_p2 SOURCE ./src/matrix_mul.cpp:34 VARIABLE add_ln34_5 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_6_fu_3311_p2 SOURCE ./src/matrix_mul.cpp:34 VARIABLE add_ln34_6 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_25ns_32ns_56_2_1_U541 SOURCE ./src/matrix_mul.cpp:34 VARIABLE mul_ln34 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_3371_p2 SOURCE ./src/matrix_mul.cpp:44 VARIABLE add_ln44_1 LOOP VITIS_LOOP_44_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_25ns_32ns_56_2_1_U542 SOURCE ./src/matrix_mul.cpp:46 VARIABLE mul_ln46 LOOP VITIS_LOOP_44_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_3423_p2 SOURCE ./src/matrix_mul.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_61_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_3501_p2 SOURCE ./src/matrix_mul.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_44_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_3390_p2 SOURCE ./src/matrix_mul.cpp:35 VARIABLE add_ln35 LOOP VITIS_LOOP_34_1_VITIS_LOOP_35_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 13 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 669.359 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_mul.
Execute         syn_report -model matrix_mul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 240.04 MHz
Command       autosyn done; 24.7 sec.
Command     csynth_design done; 34.04 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33.13 seconds. CPU system time: 0.74 seconds. Elapsed time: 34.04 seconds; current allocated memory: 210.102 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=matrix_mul xml_exists=0
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       get_config_rtl -deadlock_detection 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to matrix_mul
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=23 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_mul_31ns_32ns_62_2_1
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1
matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1
matrix_mul_mux_647_32_1_1
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_mul_26ns_27ns_83_2_1
matrix_mul_mul_25ns_32ns_56_2_1
matrix_mul_mul_7ns_32ns_39_2_1
matrix_mul_local_A_RAM_AUTO_1R1W
matrix_mul_gmem0_m_axi
matrix_mul_gmem1_m_axi
matrix_mul_gmem2_m_axi
matrix_mul_control_s_axi
matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4
matrix_mul_Pipeline_VITIS_LOOP_47_7
matrix_mul_Pipeline_VITIS_LOOP_54_9
matrix_mul_Pipeline_VITIS_LOOP_62_11
matrix_mul_Pipeline_VITIS_LOOP_76_14
matrix_mul
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.dataonly.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_47_7.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_54_9.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_62_11.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_Pipeline_VITIS_LOOP_76_14.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.constraint.tcl 
Execute       sc_get_clocks matrix_mul 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/impl/misc/matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1_ip.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/impl/misc/matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       get_config_rtl -deadlock_detection 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to matrix_mul
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/driver
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.dataonly.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=matrix_mul
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ip_xdc_file 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.constraint.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/impl/ip/pack.sh
Execute       get_config_export -output 
Execute       send_msg_by_id INFO @200-802@%s matrix_mul_hls/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file matrix_mul_hls/solution1/impl/export.zip
Command     export_design done; 22.96 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.54 seconds. CPU system time: 6.04 seconds. Elapsed time: 22.96 seconds; current allocated memory: 8.246 MB.
Command   ap_source done; 1081.57 sec.
Execute   cleanup_all 
