{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1399578930633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1399578930634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 08 12:55:30 2014 " "Processing started: Thu May 08 12:55:30 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1399578930634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1399578930634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rle -c rle " "Command: quartus_map --read_settings_files=on --write_settings_files=off rle -c rle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1399578930634 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1399578931001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rle_testbench2.v 1 1 " "Found 1 design units, including 1 entities, in source file rle_testbench2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rle_testbench2 " "Found entity 1: rle_testbench2" {  } { { "rle_testbench2.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle_testbench2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399578931051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399578931051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rle_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file rle_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 rle_testbench " "Found entity 1: rle_testbench" {  } { { "rle_testbench.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399578931054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399578931054 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pipe_write.v(65) " "Verilog HDL information at pipe_write.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1399578931056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_write.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_write " "Found entity 1: pipe_write" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399578931057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399578931057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_read.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_read " "Found entity 1: pipe_read" {  } { { "pipe_read.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399578931059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399578931059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.v 1 1 " "Found 1 design units, including 1 entities, in source file block.v" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/block.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399578931062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399578931062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rle.v 1 1 " "Found 1 design units, including 1 entities, in source file rle.v" { { "Info" "ISGN_ENTITY_NAME" "1 rle " "Found entity 1: rle" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399578931064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399578931064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_unit " "Found entity 1: comp_unit" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399578931067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399578931067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_unit_x.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_unit_x.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_unit_x " "Found entity 1: comp_unit_x" {  } { { "comp_unit_x.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit_x.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399578931070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399578931070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester.v 1 1 " "Found 1 design units, including 1 entities, in source file tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 tester " "Found entity 1: tester" {  } { { "tester.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399578931072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399578931072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a pipe_write.v(41) " "Verilog HDL Implicit Net warning at pipe_write.v(41): created implicit net for \"a\"" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578931073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b pipe_write.v(42) " "Verilog HDL Implicit Net warning at pipe_write.v(42): created implicit net for \"b\"" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578931073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c pipe_write.v(43) " "Verilog HDL Implicit Net warning at pipe_write.v(43): created implicit net for \"c\"" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578931073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d pipe_write.v(44) " "Verilog HDL Implicit Net warning at pipe_write.v(44): created implicit net for \"d\"" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578931073 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_has_last comp_unit.v(63) " "Verilog HDL Implicit Net warning at comp_unit.v(63): created implicit net for \"i_has_last\"" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578931073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rle " "Elaborating entity \"rle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1399578931108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:blkv " "Elaborating entity \"block\" for hierarchy \"block:blkv\"" {  } { { "rle.v" "blkv" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399578931111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_unit block:blkv\|comp_unit:b2v_inst " "Elaborating entity \"comp_unit\" for hierarchy \"block:blkv\|comp_unit:b2v_inst\"" {  } { { "block.v" "b2v_inst" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/block.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399578931116 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_lrunval comp_unit.v(66) " "Verilog HDL or VHDL warning at comp_unit.v(66): object \"clk_lrunval\" assigned a value but never read" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399578931118 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_lrunlen comp_unit.v(67) " "Verilog HDL or VHDL warning at comp_unit.v(67): object \"clk_lrunlen\" assigned a value but never read" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399578931118 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l_run_len_o comp_unit.v(24) " "Verilog HDL Always Construct warning at comp_unit.v(24): inferring latch(es) for variable \"l_run_len_o\", which holds its previous value in one or more paths through the always construct" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1399578931118 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l_run_val_o comp_unit.v(24) " "Verilog HDL Always Construct warning at comp_unit.v(24): inferring latch(es) for variable \"l_run_val_o\", which holds its previous value in one or more paths through the always construct" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1399578931118 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_run_val_o\[0\] comp_unit.v(53) " "Inferred latch for \"l_run_val_o\[0\]\" at comp_unit.v(53)" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399578931118 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_run_val_o\[1\] comp_unit.v(53) " "Inferred latch for \"l_run_val_o\[1\]\" at comp_unit.v(53)" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399578931118 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_run_val_o\[2\] comp_unit.v(53) " "Inferred latch for \"l_run_val_o\[2\]\" at comp_unit.v(53)" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399578931118 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_run_val_o\[3\] comp_unit.v(53) " "Inferred latch for \"l_run_val_o\[3\]\" at comp_unit.v(53)" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399578931118 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_run_val_o\[4\] comp_unit.v(53) " "Inferred latch for \"l_run_val_o\[4\]\" at comp_unit.v(53)" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399578931118 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_run_val_o\[5\] comp_unit.v(53) " "Inferred latch for \"l_run_val_o\[5\]\" at comp_unit.v(53)" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399578931119 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_run_val_o\[6\] comp_unit.v(53) " "Inferred latch for \"l_run_val_o\[6\]\" at comp_unit.v(53)" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399578931119 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_run_val_o\[7\] comp_unit.v(53) " "Inferred latch for \"l_run_val_o\[7\]\" at comp_unit.v(53)" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399578931119 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_run_len_o\[0\] comp_unit.v(53) " "Inferred latch for \"l_run_len_o\[0\]\" at comp_unit.v(53)" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399578931119 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_run_len_o\[1\] comp_unit.v(53) " "Inferred latch for \"l_run_len_o\[1\]\" at comp_unit.v(53)" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399578931119 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_run_len_o\[2\] comp_unit.v(53) " "Inferred latch for \"l_run_len_o\[2\]\" at comp_unit.v(53)" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399578931119 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_run_len_o\[3\] comp_unit.v(53) " "Inferred latch for \"l_run_len_o\[3\]\" at comp_unit.v(53)" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399578931119 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_run_len_o\[4\] comp_unit.v(53) " "Inferred latch for \"l_run_len_o\[4\]\" at comp_unit.v(53)" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399578931119 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_run_len_o\[5\] comp_unit.v(53) " "Inferred latch for \"l_run_len_o\[5\]\" at comp_unit.v(53)" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399578931119 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_run_len_o\[6\] comp_unit.v(53) " "Inferred latch for \"l_run_len_o\[6\]\" at comp_unit.v(53)" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399578931119 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l_run_len_o\[7\] comp_unit.v(53) " "Inferred latch for \"l_run_len_o\[7\]\" at comp_unit.v(53)" {  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1399578931119 "|rle|block:blkv|comp_unit:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_unit_x block:blkv\|comp_unit_x:b2v_inst10 " "Elaborating entity \"comp_unit_x\" for hierarchy \"block:blkv\|comp_unit_x:b2v_inst10\"" {  } { { "block.v" "b2v_inst10" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/block.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399578931120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_read block:blkv\|pipe_read:b2v_inst18 " "Elaborating entity \"pipe_read\" for hierarchy \"block:blkv\|pipe_read:b2v_inst18\"" {  } { { "block.v" "b2v_inst18" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/block.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399578931124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pipe_read.v(55) " "Verilog HDL assignment warning at pipe_read.v(55): truncated value with size 32 to match size of target (16)" {  } { { "pipe_read.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_read.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399578931125 "|rle|block:blkv|pipe_read:b2v_inst18"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "started pipe_read.v(56) " "Verilog HDL warning at pipe_read.v(56): assignments to started create a combinational loop" {  } { { "pipe_read.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_read.v" 56 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1399578931126 "|rle|block:blkv|pipe_read:b2v_inst18"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "port_A_we pipe_read.v(16) " "Output port \"port_A_we\" at pipe_read.v(16) has no driver" {  } { { "pipe_read.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_read.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1399578931126 "|rle|block:blkv|pipe_read:b2v_inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_write block:blkv\|pipe_write:b2v_inst21 " "Elaborating entity \"pipe_write\" for hierarchy \"block:blkv\|pipe_write:b2v_inst21\"" {  } { { "block.v" "b2v_inst21" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/block.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399578931127 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeout pipe_write.v(38) " "Verilog HDL or VHDL warning at pipe_write.v(38): object \"writeout\" assigned a value but never read" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399578931134 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pipe_write.v(45) " "Verilog HDL assignment warning at pipe_write.v(45): truncated value with size 32 to match size of target (16)" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399578931135 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pipe_write.v(88) " "Verilog HDL assignment warning at pipe_write.v(88): truncated value with size 32 to match size of target (8)" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399578931135 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "pipe_write.v(101) " "Verilog HDL warning at pipe_write.v(101): converting signed shift amount to unsigned" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 101 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1399578931135 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pipe_write.v(102) " "Verilog HDL assignment warning at pipe_write.v(102): truncated value with size 32 to match size of target (8)" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399578931135 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "pipe_write.v(105) " "Verilog HDL warning at pipe_write.v(105): converting signed shift amount to unsigned" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 105 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1399578931135 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pipe_write.v(106) " "Verilog HDL assignment warning at pipe_write.v(106): truncated value with size 32 to match size of target (8)" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399578931135 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "pipe_write.v(109) " "Verilog HDL warning at pipe_write.v(109): converting signed shift amount to unsigned" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 109 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1399578931135 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pipe_write.v(110) " "Verilog HDL assignment warning at pipe_write.v(110): truncated value with size 32 to match size of target (8)" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399578931135 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "pipe_write.v(113) " "Verilog HDL warning at pipe_write.v(113): converting signed shift amount to unsigned" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 113 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1399578931135 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pipe_write.v(114) " "Verilog HDL assignment warning at pipe_write.v(114): truncated value with size 32 to match size of target (8)" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399578931135 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "pipe_write.v(117) " "Verilog HDL warning at pipe_write.v(117): converting signed shift amount to unsigned" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 117 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1399578931135 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pipe_write.v(118) " "Verilog HDL assignment warning at pipe_write.v(118): truncated value with size 32 to match size of target (8)" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399578931135 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "pipe_write.v(121) " "Verilog HDL warning at pipe_write.v(121): converting signed shift amount to unsigned" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 121 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1399578931135 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pipe_write.v(122) " "Verilog HDL assignment warning at pipe_write.v(122): truncated value with size 32 to match size of target (8)" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399578931136 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "pipe_write.v(125) " "Verilog HDL warning at pipe_write.v(125): converting signed shift amount to unsigned" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 125 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1399578931136 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pipe_write.v(126) " "Verilog HDL assignment warning at pipe_write.v(126): truncated value with size 32 to match size of target (8)" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399578931136 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "pipe_write.v(138) " "Verilog HDL warning at pipe_write.v(138): converting signed shift amount to unsigned" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 138 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1399578931136 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pipe_write.v(139) " "Verilog HDL assignment warning at pipe_write.v(139): truncated value with size 32 to match size of target (8)" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399578931136 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "pipe_write.v(142) " "Verilog HDL warning at pipe_write.v(142): converting signed shift amount to unsigned" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 142 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1399578931136 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pipe_write.v(143) " "Verilog HDL assignment warning at pipe_write.v(143): truncated value with size 32 to match size of target (8)" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399578931136 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "pipe_write.v(146) " "Verilog HDL warning at pipe_write.v(146): converting signed shift amount to unsigned" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 146 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1399578931136 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pipe_write.v(147) " "Verilog HDL assignment warning at pipe_write.v(147): truncated value with size 32 to match size of target (8)" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399578931136 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "pipe_write.v(150) " "Verilog HDL warning at pipe_write.v(150): converting signed shift amount to unsigned" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 150 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1399578931136 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pipe_write.v(151) " "Verilog HDL assignment warning at pipe_write.v(151): truncated value with size 32 to match size of target (8)" {  } { { "pipe_write.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/pipe_write.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1399578931136 "|rle|block:blkv|pipe_write:b2v_inst21"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1399578935748 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 -1 1399578935758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:blkv\|comp_unit:b2v_inst\|l_run_val_o\[0\] " "Latch block:blkv\|comp_unit:b2v_inst\|l_run_val_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA port_A_data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal port_A_data_out\[0\]" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399578935768 ""}  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399578935768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:blkv\|comp_unit:b2v_inst\|l_run_val_o\[1\] " "Latch block:blkv\|comp_unit:b2v_inst\|l_run_val_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA port_A_data_out\[1\] " "Ports D and ENA on the latch are fed by the same signal port_A_data_out\[1\]" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399578935768 ""}  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399578935768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:blkv\|comp_unit:b2v_inst\|l_run_val_o\[2\] " "Latch block:blkv\|comp_unit:b2v_inst\|l_run_val_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA port_A_data_out\[2\] " "Ports D and ENA on the latch are fed by the same signal port_A_data_out\[2\]" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399578935768 ""}  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399578935768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:blkv\|comp_unit:b2v_inst\|l_run_val_o\[3\] " "Latch block:blkv\|comp_unit:b2v_inst\|l_run_val_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA port_A_data_out\[3\] " "Ports D and ENA on the latch are fed by the same signal port_A_data_out\[3\]" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399578935768 ""}  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399578935768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:blkv\|comp_unit:b2v_inst\|l_run_val_o\[4\] " "Latch block:blkv\|comp_unit:b2v_inst\|l_run_val_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA port_A_data_out\[4\] " "Ports D and ENA on the latch are fed by the same signal port_A_data_out\[4\]" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399578935768 ""}  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399578935768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:blkv\|comp_unit:b2v_inst\|l_run_val_o\[5\] " "Latch block:blkv\|comp_unit:b2v_inst\|l_run_val_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA port_A_data_out\[5\] " "Ports D and ENA on the latch are fed by the same signal port_A_data_out\[5\]" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399578935768 ""}  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399578935768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:blkv\|comp_unit:b2v_inst\|l_run_val_o\[6\] " "Latch block:blkv\|comp_unit:b2v_inst\|l_run_val_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA port_A_data_out\[6\] " "Ports D and ENA on the latch are fed by the same signal port_A_data_out\[6\]" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399578935769 ""}  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399578935769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:blkv\|comp_unit:b2v_inst\|l_run_val_o\[7\] " "Latch block:blkv\|comp_unit:b2v_inst\|l_run_val_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA port_A_data_out\[7\] " "Ports D and ENA on the latch are fed by the same signal port_A_data_out\[7\]" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399578935769 ""}  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399578935769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:blkv\|comp_unit:b2v_inst\|l_run_len_o\[0\] " "Latch block:blkv\|comp_unit:b2v_inst\|l_run_len_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA port_A_data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal port_A_data_out\[0\]" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399578935769 ""}  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399578935769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:blkv\|comp_unit:b2v_inst\|l_run_len_o\[1\] " "Latch block:blkv\|comp_unit:b2v_inst\|l_run_len_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA port_A_data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal port_A_data_out\[0\]" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399578935769 ""}  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399578935769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "block:blkv\|comp_unit:b2v_inst\|l_run_len_o\[2\] " "Latch block:blkv\|comp_unit:b2v_inst\|l_run_len_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA port_A_data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal port_A_data_out\[0\]" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1399578935769 ""}  } { { "comp_unit.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/comp_unit.v" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1399578935769 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rle_size\[0\] GND " "Pin \"rle_size\[0\]\" is stuck at GND" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1399578937428 "|rle|rle_size[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1399578937428 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1399578938735 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1399578941051 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1399578941943 ""}
{ "Info" "ISTA_SDC_FOUND" "rle.out.sdc " "Reading SDC File: 'rle.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1399578941944 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1399578941966 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 -1 1399578941967 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399578941967 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399578941967 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000          clk " "   4.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399578941967 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000       nreset " "   4.000       nreset" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399578941967 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1399578941967 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1399578942028 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1399578942180 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1399578942183 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1109 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1109 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1399578943635 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1399578943636 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1399578943802 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1399578943805 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 251 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 251 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1399578945503 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1399578945508 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/output_files/rle.map.smsg " "Generated suppressed messages file C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/output_files/rle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1399578945653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1399578945875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578945875 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[16\] " "No output dependent on input pin \"message_addr\[16\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|message_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[17\] " "No output dependent on input pin \"message_addr\[17\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|message_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[18\] " "No output dependent on input pin \"message_addr\[18\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|message_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[19\] " "No output dependent on input pin \"message_addr\[19\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|message_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[20\] " "No output dependent on input pin \"message_addr\[20\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|message_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[21\] " "No output dependent on input pin \"message_addr\[21\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|message_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[22\] " "No output dependent on input pin \"message_addr\[22\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|message_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[23\] " "No output dependent on input pin \"message_addr\[23\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|message_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[24\] " "No output dependent on input pin \"message_addr\[24\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|message_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[25\] " "No output dependent on input pin \"message_addr\[25\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|message_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[26\] " "No output dependent on input pin \"message_addr\[26\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|message_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[27\] " "No output dependent on input pin \"message_addr\[27\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|message_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[28\] " "No output dependent on input pin \"message_addr\[28\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|message_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[29\] " "No output dependent on input pin \"message_addr\[29\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|message_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[30\] " "No output dependent on input pin \"message_addr\[30\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|message_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "message_addr\[31\] " "No output dependent on input pin \"message_addr\[31\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|message_addr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[16\] " "No output dependent on input pin \"rle_addr\[16\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|rle_addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[17\] " "No output dependent on input pin \"rle_addr\[17\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|rle_addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[18\] " "No output dependent on input pin \"rle_addr\[18\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|rle_addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[19\] " "No output dependent on input pin \"rle_addr\[19\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|rle_addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[20\] " "No output dependent on input pin \"rle_addr\[20\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|rle_addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[21\] " "No output dependent on input pin \"rle_addr\[21\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|rle_addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[22\] " "No output dependent on input pin \"rle_addr\[22\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|rle_addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[23\] " "No output dependent on input pin \"rle_addr\[23\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|rle_addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[24\] " "No output dependent on input pin \"rle_addr\[24\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|rle_addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[25\] " "No output dependent on input pin \"rle_addr\[25\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|rle_addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[26\] " "No output dependent on input pin \"rle_addr\[26\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|rle_addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[27\] " "No output dependent on input pin \"rle_addr\[27\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|rle_addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[28\] " "No output dependent on input pin \"rle_addr\[28\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|rle_addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[29\] " "No output dependent on input pin \"rle_addr\[29\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|rle_addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[30\] " "No output dependent on input pin \"rle_addr\[30\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|rle_addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rle_addr\[31\] " "No output dependent on input pin \"rle_addr\[31\]\"" {  } { { "rle.v" "" { Text "C:/Users/Richard/Google Drive/ECE111_Proj2 - Copy - Copy - Copy/rle.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399578946047 "|rle|rle_addr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1399578946047 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1208 " "Implemented 1208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "131 " "Implemented 131 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1399578946055 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1399578946055 ""} { "Info" "ICUT_CUT_TM_LCELLS" "994 " "Implemented 994 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1399578946055 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1399578946055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399578946092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 08 12:55:46 2014 " "Processing ended: Thu May 08 12:55:46 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399578946092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399578946092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399578946092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1399578946092 ""}
