Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Dec 25 21:39:59 2025
| Host         : AryanHPLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  4           
TIMING-18  Warning   Missing input or output delay               20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.518        0.000                      0                  613        0.095        0.000                      0                  613        2.000        0.000                       0                   334  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.518        0.000                      0                  613        0.095        0.000                      0                  613        2.000        0.000                       0                   334  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 buf1/buffer1/rptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer1/empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.332ns (29.574%)  route 3.172ns (70.426%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 9.331 - 5.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.569     4.626    buf1/buffer1/clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  buf1/buffer1/rptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.456     5.082 r  buf1/buffer1/rptr_reg[5]/Q
                         net (fo=8, routed)           1.082     6.164    buf1/buffer1/rptr[5]
    SLICE_X8Y3           LUT6 (Prop_lut6_I0_O)        0.124     6.288 r  buf1/buffer1/empty0_carry_i_7/O
                         net (fo=1, routed)           0.466     6.754    buf1/buffer1/empty0_carry_i_7_n_0
    SLICE_X8Y3           LUT5 (Prop_lut5_I2_O)        0.124     6.878 r  buf1/buffer1/empty0_carry_i_5/O
                         net (fo=1, routed)           0.660     7.538    buf1/buffer1/empty0_carry_i_5_n_0
    SLICE_X8Y5           LUT4 (Prop_lut4_I0_O)        0.124     7.662 r  buf1/buffer1/empty0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.662    buf1/buffer1/empty0_carry_i_2_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.042 r  buf1/buffer1/empty0_carry/CO[3]
                         net (fo=1, routed)           0.964     9.006    buf1/buffer1/empty0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.124     9.130 r  buf1/buffer1/empty_i_1/O
                         net (fo=1, routed)           0.000     9.130    buf1/buffer1/empty_i_1_n_0
    SLICE_X7Y3           FDSE                                         r  buf1/buffer1/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.517     9.331    buf1/buffer1/clk_IBUF_BUFG
    SLICE_X7Y3           FDSE                                         r  buf1/buffer1/empty_reg/C
                         clock pessimism              0.322     9.654    
                         clock uncertainty           -0.035     9.618    
    SLICE_X7Y3           FDSE (Setup_fdse_C_D)        0.029     9.647    buf1/buffer1/empty_reg
  -------------------------------------------------------------------
                         required time                          9.647    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 buf1/buffer2/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer2/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 1.721ns (39.860%)  route 2.597ns (60.139%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 9.330 - 5.000 ) 
    Source Clock Delay      (SCD):    4.692ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.635     4.692    buf1/buffer2/clk_IBUF_BUFG
    SLICE_X5Y5           FDRE                                         r  buf1/buffer2/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.419     5.111 f  buf1/buffer2/wptr_reg[0]/Q
                         net (fo=14, routed)          0.763     5.873    buf1/buffer2/wptr_reg[0]
    SLICE_X4Y5           LUT3 (Prop_lut3_I1_O)        0.329     6.202 r  buf1/buffer2/wptr[6]_i_2__0/O
                         net (fo=4, routed)           0.484     6.686    buf1/buffer2/wptr[6]_i_2__0_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.327     7.013 f  buf1/buffer2/full_n0_carry_i_6__0/O
                         net (fo=1, routed)           0.592     7.605    buf1/buffer2/full_n0_carry_i_6__0_n_0
    SLICE_X3Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.729 r  buf1/buffer2/full_n0_carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.729    buf1/buffer2/full_n0_carry_i_2__0_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.127 r  buf1/buffer2/full_n0_carry/CO[3]
                         net (fo=1, routed)           0.758     8.885    buf1/buffer2/full_n0
    SLICE_X4Y7           LUT6 (Prop_lut6_I0_O)        0.124     9.009 r  buf1/buffer2/full_i_1__0/O
                         net (fo=1, routed)           0.000     9.009    buf1/buffer2/full_i_1__0_n_0
    SLICE_X4Y7           FDRE                                         r  buf1/buffer2/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.516     9.330    buf1/buffer2/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  buf1/buffer2/full_reg/C
                         clock pessimism              0.335     9.666    
                         clock uncertainty           -0.035     9.630    
    SLICE_X4Y7           FDRE (Setup_fdre_C_D)        0.029     9.659    buf1/buffer2/full_reg
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 buf1/buffer2/rptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer2/empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.579ns (37.020%)  route 2.686ns (62.980%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 9.331 - 5.000 ) 
    Source Clock Delay      (SCD):    4.691ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.634     4.691    buf1/buffer2/clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  buf1/buffer2/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     5.147 f  buf1/buffer2/rptr_reg[0]/Q
                         net (fo=11, routed)          1.150     6.296    buf1/buffer2/rptr_reg_n_0_[0]
    SLICE_X6Y6           LUT4 (Prop_lut4_I2_O)        0.146     6.442 r  buf1/buffer2/rptr[4]_i_2__0/O
                         net (fo=3, routed)           0.485     6.927    buf1/buffer2/rptr[4]_i_2__0_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I2_O)        0.328     7.255 r  buf1/buffer2/rptr[9]_i_5__1/O
                         net (fo=4, routed)           0.439     7.694    buf1/buffer2/rptr[9]_i_5__1_n_0
    SLICE_X5Y6           LUT4 (Prop_lut4_I2_O)        0.124     7.818 r  buf1/buffer2/empty0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     7.818    buf1/buffer2/empty0_carry_i_1__0_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.219 r  buf1/buffer2/empty0_carry/CO[3]
                         net (fo=1, routed)           0.613     8.832    buf1/buffer2/empty0_carry_n_0
    SLICE_X5Y5           LUT5 (Prop_lut5_I0_O)        0.124     8.956 r  buf1/buffer2/empty_i_1/O
                         net (fo=1, routed)           0.000     8.956    buf1/buffer2/empty_i_1_n_0
    SLICE_X5Y5           FDSE                                         r  buf1/buffer2/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.517     9.331    buf1/buffer2/clk_IBUF_BUFG
    SLICE_X5Y5           FDSE                                         r  buf1/buffer2/empty_reg/C
                         clock pessimism              0.335     9.667    
                         clock uncertainty           -0.035     9.631    
    SLICE_X5Y5           FDSE (Setup_fdse_C_D)        0.029     9.660    buf1/buffer2/empty_reg
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 buf1/buffer4/rptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer4/empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.844ns (42.610%)  route 2.484ns (57.390%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 9.332 - 5.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.636     4.693    buf1/buffer4/clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  buf1/buffer4/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     5.211 f  buf1/buffer4/rptr_reg[3]/Q
                         net (fo=7, routed)           0.857     6.068    buf1/buffer4/rptr_reg_n_0_[3]
    SLICE_X7Y2           LUT4 (Prop_lut4_I3_O)        0.152     6.220 r  buf1/buffer4/rptr[4]_i_2__2/O
                         net (fo=6, routed)           0.433     6.652    buf1/buffer4/rptr[4]_i_2__2_n_0
    SLICE_X7Y2           LUT4 (Prop_lut4_I1_O)        0.326     6.978 r  buf1/buffer4/empty0_carry_i_7__2/O
                         net (fo=1, routed)           0.435     7.413    buf1/buffer4/empty0_carry_i_7__2_n_0
    SLICE_X7Y1           LUT6 (Prop_lut6_I3_O)        0.326     7.739 r  buf1/buffer4/empty0_carry_i_2__2/O
                         net (fo=1, routed)           0.000     7.739    buf1/buffer4/empty0_carry_i_2__2_n_0
    SLICE_X7Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.137 r  buf1/buffer4/empty0_carry/CO[3]
                         net (fo=1, routed)           0.759     8.896    buf1/buffer4/empty0_carry_n_0
    SLICE_X6Y1           LUT5 (Prop_lut5_I0_O)        0.124     9.020 r  buf1/buffer4/empty_i_1/O
                         net (fo=1, routed)           0.000     9.020    buf1/buffer4/empty_i_1_n_0
    SLICE_X6Y1           FDSE                                         r  buf1/buffer4/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.518     9.332    buf1/buffer4/clk_IBUF_BUFG
    SLICE_X6Y1           FDSE                                         r  buf1/buffer4/empty_reg/C
                         clock pessimism              0.360     9.693    
                         clock uncertainty           -0.035     9.657    
    SLICE_X6Y1           FDSE (Setup_fdse_C_D)        0.077     9.734    buf1/buffer4/empty_reg
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 buf1/buffer4/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer4/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 1.807ns (42.989%)  route 2.396ns (57.011%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.334ns = ( 9.334 - 5.000 ) 
    Source Clock Delay      (SCD):    4.693ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.636     4.693    buf1/buffer4/clk_IBUF_BUFG
    SLICE_X6Y2           FDRE                                         r  buf1/buffer4/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.478     5.171 f  buf1/buffer4/wptr_reg[2]/Q
                         net (fo=11, routed)          1.027     6.197    buf1/buffer4/wptr_reg[2]
    SLICE_X3Y1           LUT4 (Prop_lut4_I0_O)        0.329     6.526 r  buf1/buffer4/wptr[7]_i_2__2/O
                         net (fo=2, routed)           0.635     7.161    buf1/buffer4/wptr[7]_i_2__2_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I3_O)        0.326     7.487 r  buf1/buffer4/full_n0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     7.487    buf1/buffer4/full_n0_carry_i_3__2_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.037 r  buf1/buffer4/full_n0_carry/CO[3]
                         net (fo=1, routed)           0.735     8.772    buf1/buffer4/full_n0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     8.896 r  buf1/buffer4/full_i_1__2/O
                         net (fo=1, routed)           0.000     8.896    buf1/buffer4/full_i_1__2_n_0
    SLICE_X3Y2           FDRE                                         r  buf1/buffer4/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.520     9.334    buf1/buffer4/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  buf1/buffer4/full_reg/C
                         clock pessimism              0.322     9.657    
                         clock uncertainty           -0.035     9.621    
    SLICE_X3Y2           FDRE (Setup_fdre_C_D)        0.029     9.650    buf1/buffer4/full_reg
  -------------------------------------------------------------------
                         required time                          9.650    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 buf1/buffer1/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer1/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 1.543ns (36.561%)  route 2.677ns (63.439%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 9.265 - 5.000 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.569     4.626    buf1/buffer1/clk_IBUF_BUFG
    SLICE_X8Y3           FDRE                                         r  buf1/buffer1/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.478     5.104 f  buf1/buffer1/wptr_reg[0]/Q
                         net (fo=14, routed)          0.922     6.026    buf1/buffer1/wptr_reg[0]
    SLICE_X9Y2           LUT3 (Prop_lut3_I1_O)        0.295     6.321 r  buf1/buffer1/wptr[6]_i_2/O
                         net (fo=5, routed)           0.614     6.934    buf1/buffer1/wptr[6]_i_2_n_0
    SLICE_X11Y4          LUT5 (Prop_lut5_I2_O)        0.124     7.058 r  buf1/buffer1/full_n0_carry_i_5__2/O
                         net (fo=1, routed)           0.412     7.470    buf1/buffer1/full_n0_carry_i_5__2_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I3_O)        0.124     7.594 r  buf1/buffer1/full_n0_carry_i_2/O
                         net (fo=1, routed)           0.000     7.594    buf1/buffer1/full_n0_carry_i_2_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.992 r  buf1/buffer1/full_n0_carry/CO[3]
                         net (fo=1, routed)           0.730     8.722    buf1/buffer1/full_n0
    SLICE_X10Y4          LUT6 (Prop_lut6_I0_O)        0.124     8.846 r  buf1/buffer1/full_i_1/O
                         net (fo=1, routed)           0.000     8.846    buf1/buffer1/full_i_1_n_0
    SLICE_X10Y4          FDRE                                         r  buf1/buffer1/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.451     9.265    buf1/buffer1/clk_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  buf1/buffer1/full_reg/C
                         clock pessimism              0.322     9.588    
                         clock uncertainty           -0.035     9.552    
    SLICE_X10Y4          FDRE (Setup_fdre_C_D)        0.077     9.629    buf1/buffer1/full_reg
  -------------------------------------------------------------------
                         required time                          9.629    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 buf1/buffer3/rptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer3/empty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 1.578ns (37.680%)  route 2.610ns (62.320%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 9.266 - 5.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.570     4.627    buf1/buffer3/clk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  buf1/buffer3/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.456     5.083 f  buf1/buffer3/rptr_reg[0]/Q
                         net (fo=11, routed)          0.899     5.981    buf1/buffer3/rptr_reg_n_0_[0]
    SLICE_X11Y1          LUT4 (Prop_lut4_I2_O)        0.150     6.131 r  buf1/buffer3/rptr[4]_i_2__1/O
                         net (fo=3, routed)           0.529     6.660    buf1/buffer3/rptr[4]_i_2__1_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I3_O)        0.326     6.986 r  buf1/buffer3/rptr[9]_i_4__1/O
                         net (fo=4, routed)           0.523     7.509    buf1/buffer3/rptr[9]_i_4__1_n_0
    SLICE_X11Y2          LUT4 (Prop_lut4_I2_O)        0.124     7.633 r  buf1/buffer3/empty0_carry_i_2__1/O
                         net (fo=1, routed)           0.000     7.633    buf1/buffer3/empty0_carry_i_2__1_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.031 r  buf1/buffer3/empty0_carry/CO[3]
                         net (fo=1, routed)           0.659     8.690    buf1/buffer3/empty0_carry_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I0_O)        0.124     8.814 r  buf1/buffer3/empty_i_1/O
                         net (fo=1, routed)           0.000     8.814    buf1/buffer3/empty_i_1_n_0
    SLICE_X10Y2          FDSE                                         r  buf1/buffer3/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.452     9.266    buf1/buffer3/clk_IBUF_BUFG
    SLICE_X10Y2          FDSE                                         r  buf1/buffer3/empty_reg/C
                         clock pessimism              0.322     9.589    
                         clock uncertainty           -0.035     9.553    
    SLICE_X10Y2          FDSE (Setup_fdse_C_D)        0.081     9.634    buf1/buffer3/empty_reg
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 buf1/buffer3/wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer3/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.562ns (37.830%)  route 2.567ns (62.170%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 9.265 - 5.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.570     4.627    buf1/buffer3/clk_IBUF_BUFG
    SLICE_X11Y2          FDRE                                         r  buf1/buffer3/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.456     5.083 r  buf1/buffer3/wptr_reg[1]/Q
                         net (fo=12, routed)          0.897     5.980    buf1/buffer3/wptr_reg[1]
    SLICE_X12Y2          LUT3 (Prop_lut3_I0_O)        0.150     6.130 f  buf1/buffer3/wptr[6]_i_2__1/O
                         net (fo=4, routed)           0.463     6.593    buf1/buffer3/wptr[6]_i_2__1_n_0
    SLICE_X13Y1          LUT5 (Prop_lut5_I3_O)        0.328     6.921 r  buf1/buffer3/full_n0_carry_i_5__0/O
                         net (fo=1, routed)           0.600     7.521    buf1/buffer3/full_n0_carry_i_5__0_n_0
    SLICE_X10Y0          LUT6 (Prop_lut6_I3_O)        0.124     7.645 r  buf1/buffer3/full_n0_carry_i_2__1/O
                         net (fo=1, routed)           0.000     7.645    buf1/buffer3/full_n0_carry_i_2__1_n_0
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.025 r  buf1/buffer3/full_n0_carry/CO[3]
                         net (fo=1, routed)           0.606     8.632    buf1/buffer3/full_n0
    SLICE_X9Y0           LUT6 (Prop_lut6_I0_O)        0.124     8.756 r  buf1/buffer3/full_i_1__1/O
                         net (fo=1, routed)           0.000     8.756    buf1/buffer3/full_i_1__1_n_0
    SLICE_X9Y0           FDRE                                         r  buf1/buffer3/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.451     9.265    buf1/buffer3/clk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  buf1/buffer3/full_reg/C
                         clock pessimism              0.322     9.588    
                         clock uncertainty           -0.035     9.552    
    SLICE_X9Y0           FDRE (Setup_fdre_C_D)        0.029     9.581    buf1/buffer3/full_reg
  -------------------------------------------------------------------
                         required time                          9.581    
                         arrival time                          -8.756    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 buf1/buffer3/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg1/o_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 2.578ns (64.175%)  route 1.439ns (35.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 9.263 - 5.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.613     4.669    buf1/buffer3/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  buf1/buffer3/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.123 r  buf1/buffer3/mem_reg/DOBDO[5]
                         net (fo=3, routed)           1.439     8.562    buf1/buffer1/o_data_reg[5][3]
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.124     8.686 r  buf1/buffer1/o_data[5]_i_1/O
                         net (fo=1, routed)           0.000     8.686    reg1/D[5]
    SLICE_X9Y8           FDCE                                         r  reg1/o_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.449     9.263    reg1/CLK
    SLICE_X9Y8           FDCE                                         r  reg1/o_data_reg[5]/C
                         clock pessimism              0.336     9.600    
                         clock uncertainty           -0.035     9.564    
    SLICE_X9Y8           FDCE (Setup_fdce_C_D)        0.029     9.593    reg1/o_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 buf1/buffer3/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg2/o_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 2.578ns (64.143%)  route 1.441ns (35.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 9.263 - 5.000 ) 
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.613     4.669    buf1/buffer3/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  buf1/buffer3/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.123 r  buf1/buffer3/mem_reg/DOBDO[5]
                         net (fo=3, routed)           1.441     8.564    buf1/buffer2/o_data_reg[7]_0[3]
    SLICE_X9Y8           LUT6 (Prop_lut6_I2_O)        0.124     8.688 r  buf1/buffer2/o_data[5]_i_1__1/O
                         net (fo=1, routed)           0.000     8.688    reg2/o_data_reg[7]_0[5]
    SLICE_X9Y8           FDCE                                         r  reg2/o_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    D14                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     5.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     7.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.449     9.263    reg2/CLK
    SLICE_X9Y8           FDCE                                         r  reg2/o_data_reg[5]/C
                         clock pessimism              0.336     9.600    
                         clock uncertainty           -0.035     9.564    
    SLICE_X9Y8           FDCE (Setup_fdce_C_D)        0.031     9.595    reg2/o_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.595    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  0.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 buf1/buffer3/wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer3/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.617%)  route 0.215ns (60.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.567     1.444    buf1/buffer3/clk_IBUF_BUFG
    SLICE_X11Y2          FDRE                                         r  buf1/buffer3/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  buf1/buffer3/wptr_reg[1]/Q
                         net (fo=12, routed)          0.215     1.800    buf1/buffer3/wptr_reg[1]
    RAMB18_X0Y0          RAMB18E1                                     r  buf1/buffer3/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.878     2.002    buf1/buffer3/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  buf1/buffer3/mem_reg/CLKARDCLK
                         clock pessimism             -0.481     1.521    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.704    buf1/buffer3/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 reg1/o_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.098%)  route 0.079ns (29.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.443    reg1/CLK
    SLICE_X15Y4          FDCE                                         r  reg1/o_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  reg1/o_data_reg[17]/Q
                         net (fo=6, routed)           0.079     1.663    reg1/o_data[17]
    SLICE_X14Y4          LUT6 (Prop_lut6_I3_O)        0.045     1.708 r  reg1/gen_row[0].gen_col[0].mul_data[0][0][5]_i_1/O
                         net (fo=1, routed)           0.000     1.708    conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][13]_0[4]
    SLICE_X14Y4          FDCE                                         r  conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.836     1.960    conv_block/CLK
    SLICE_X14Y4          FDCE                                         r  conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][5]/C
                         clock pessimism             -0.504     1.456    
    SLICE_X14Y4          FDCE (Hold_fdce_C_D)         0.120     1.576    conv_block/gen_row[0].gen_col[0].mul_data_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 reg3/o_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv_block/gen_row[2].gen_col[2].mul_data_reg[2][2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.321%)  route 0.123ns (46.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.565     1.442    reg3/CLK
    SLICE_X9Y7           FDCE                                         r  reg3/o_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.141     1.583 r  reg3/o_data_reg[2]/Q
                         net (fo=2, routed)           0.123     1.706    conv_block/gen_row[2].gen_col[0].mul_data_reg[2][0][0]_0[2]
    SLICE_X10Y6          FDCE                                         r  conv_block/gen_row[2].gen_col[2].mul_data_reg[2][2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.836     1.960    conv_block/CLK
    SLICE_X10Y6          FDCE                                         r  conv_block/gen_row[2].gen_col[2].mul_data_reg[2][2][2]/C
                         clock pessimism             -0.481     1.479    
    SLICE_X10Y6          FDCE (Hold_fdce_C_D)         0.076     1.555    conv_block/gen_row[2].gen_col[2].mul_data_reg[2][2][2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 wdata_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.593     1.470    clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  wdata_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDCE (Prop_fdce_C_Q)         0.141     1.611 r  wdata_1_reg[0]/Q
                         net (fo=1, routed)           0.101     1.712    wdata_1[0]
    SLICE_X7Y4           FDRE                                         r  wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.864     1.988    clk_IBUF_BUFG
    SLICE_X7Y4           FDRE                                         r  wdata_reg[0]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X7Y4           FDRE (Hold_fdre_C_D)         0.070     1.556    wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 buf1/buffer3/rptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer3/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.599%)  route 0.279ns (66.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.567     1.444    buf1/buffer3/clk_IBUF_BUFG
    SLICE_X11Y1          FDRE                                         r  buf1/buffer3/rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  buf1/buffer3/rptr_reg[4]/Q
                         net (fo=7, routed)           0.279     1.864    buf1/buffer3/rptr_reg_n_0_[4]
    RAMB18_X0Y0          RAMB18E1                                     r  buf1/buffer3/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.879     2.003    buf1/buffer3/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  buf1/buffer3/mem_reg/CLKBWRCLK
                         clock pessimism             -0.481     1.522    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.705    buf1/buffer3/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 reg3/o_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv_block/gen_row[2].gen_col[2].mul_data_reg[2][2][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.450%)  route 0.128ns (47.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.443    reg3/CLK
    SLICE_X9Y5           FDCE                                         r  reg3/o_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141     1.584 r  reg3/o_data_reg[1]/Q
                         net (fo=2, routed)           0.128     1.712    conv_block/gen_row[2].gen_col[0].mul_data_reg[2][0][0]_0[1]
    SLICE_X10Y5          FDCE                                         r  conv_block/gen_row[2].gen_col[2].mul_data_reg[2][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.836     1.960    conv_block/CLK
    SLICE_X10Y5          FDCE                                         r  conv_block/gen_row[2].gen_col[2].mul_data_reg[2][2][1]/C
                         clock pessimism             -0.481     1.479    
    SLICE_X10Y5          FDCE (Hold_fdce_C_D)         0.063     1.542    conv_block/gen_row[2].gen_col[2].mul_data_reg[2][2][1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 reg2/o_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            conv_block/gen_row[1].gen_col[2].mul_data_reg[1][2][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.716%)  route 0.120ns (42.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.565     1.442    reg2/CLK
    SLICE_X8Y8           FDCE                                         r  reg2/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.164     1.606 r  reg2/o_data_reg[6]/Q
                         net (fo=2, routed)           0.120     1.726    conv_block/Q[6]
    SLICE_X10Y7          FDCE                                         r  conv_block/gen_row[1].gen_col[2].mul_data_reg[1][2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.835     1.959    conv_block/CLK
    SLICE_X10Y7          FDCE                                         r  conv_block/gen_row[1].gen_col[2].mul_data_reg[1][2][7]/C
                         clock pessimism             -0.481     1.478    
    SLICE_X10Y7          FDCE (Hold_fdce_C_D)         0.076     1.554    conv_block/gen_row[1].gen_col[2].mul_data_reg[1][2][7]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 buf1/buffer3/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            buf1/buffer3/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.358%)  route 0.295ns (67.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.567     1.444    buf1/buffer3/clk_IBUF_BUFG
    SLICE_X11Y1          FDRE                                         r  buf1/buffer3/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  buf1/buffer3/rptr_reg[2]/Q
                         net (fo=9, routed)           0.295     1.880    buf1/buffer3/rptr_reg_n_0_[2]
    RAMB18_X0Y0          RAMB18E1                                     r  buf1/buffer3/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.879     2.003    buf1/buffer3/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  buf1/buffer3/mem_reg/CLKBWRCLK
                         clock pessimism             -0.481     1.522    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.705    buf1/buffer3/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 reg2/o_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg2/o_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.565     1.442    reg2/CLK
    SLICE_X8Y8           FDCE                                         r  reg2/o_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.164     1.606 r  reg2/o_data_reg[6]/Q
                         net (fo=2, routed)           0.068     1.674    reg2/Q[6]
    SLICE_X8Y8           FDCE                                         r  reg2/o_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.835     1.959    reg2/CLK
    SLICE_X8Y8           FDCE                                         r  reg2/o_data_reg[14]/C
                         clock pessimism             -0.517     1.442    
    SLICE_X8Y8           FDCE (Hold_fdce_C_D)         0.053     1.495    reg2/o_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 reg3/o_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reg3/o_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.566     1.443    reg3/CLK
    SLICE_X9Y6           FDCE                                         r  reg3/o_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.141     1.584 r  reg3/o_data_reg[12]/Q
                         net (fo=1, routed)           0.112     1.696    reg3/o_data_reg_n_0_[12]
    SLICE_X8Y6           FDCE                                         r  reg3/o_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.836     1.960    reg3/CLK
    SLICE_X8Y6           FDCE                                         r  reg3/o_data_reg[20]/C
                         clock pessimism             -0.504     1.456    
    SLICE_X8Y6           FDCE (Hold_fdce_C_D)         0.060     1.516    reg3/o_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y2    buf1/buffer1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y3    buf1/buffer2/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y0    buf1/buffer3/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y1    buf1/buffer4/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y2    buf1/buffer1/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y3    buf1/buffer2/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y0    buf1/buffer3/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y1    buf1/buffer4/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X2Y8     start_1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X2Y8     start_1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X2Y8     start_1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X2Y8     start_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X2Y8     start_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X5Y4     wdata_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X5Y4     wdata_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X5Y4     wdata_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X5Y4     wdata_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y3     wdata_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y3     wdata_1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X2Y8     start_1_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X2Y8     start_1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X2Y8     start_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X2Y8     start_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X5Y4     wdata_1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X5Y4     wdata_1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X5Y4     wdata_1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X5Y4     wdata_1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y3     wdata_1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y3     wdata_1_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_block/output_pixel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.605ns  (logic 3.289ns (58.686%)  route 2.316ns (41.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.567     4.624    conv_block/CLK
    SLICE_X12Y10         FDCE                                         r  conv_block/output_pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDCE (Prop_fdce_C_Q)         0.478     5.102 r  conv_block/output_pixel_reg[2]/Q
                         net (fo=1, routed)           2.316     7.417    output_pixel_OBUF[2]
    J14                  OBUF (Prop_obuf_I_O)         2.811    10.229 r  output_pixel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.229    output_pixel[2]
    J14                                                               r  output_pixel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.603ns  (logic 3.284ns (58.603%)  route 2.320ns (41.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.567     4.624    conv_block/CLK
    SLICE_X12Y10         FDCE                                         r  conv_block/output_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDCE (Prop_fdce_C_Q)         0.478     5.102 r  conv_block/output_pixel_reg[5]/Q
                         net (fo=1, routed)           2.320     7.421    output_pixel_OBUF[5]
    J11                  OBUF (Prop_obuf_I_O)         2.806    10.227 r  output_pixel_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.227    output_pixel[5]
    J11                                                               r  output_pixel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.598ns  (logic 3.253ns (58.111%)  route 2.345ns (41.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.567     4.624    conv_block/CLK
    SLICE_X12Y9          FDCE                                         r  conv_block/output_pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDCE (Prop_fdce_C_Q)         0.478     5.102 r  conv_block/output_pixel_reg[7]/Q
                         net (fo=1, routed)           2.345     7.446    output_pixel_OBUF[7]
    L12                  OBUF (Prop_obuf_I_O)         2.775    10.221 r  output_pixel_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.221    output_pixel[7]
    L12                                                               r  output_pixel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.463ns  (logic 3.147ns (57.613%)  route 2.315ns (42.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.567     4.624    conv_block/CLK
    SLICE_X12Y9          FDCE                                         r  conv_block/output_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDCE (Prop_fdce_C_Q)         0.518     5.142 r  conv_block/output_pixel_reg[4]/Q
                         net (fo=1, routed)           2.315     7.457    output_pixel_OBUF[4]
    J12                  OBUF (Prop_obuf_I_O)         2.629    10.086 r  output_pixel_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.086    output_pixel[4]
    J12                                                               r  output_pixel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.436ns  (logic 3.148ns (57.919%)  route 2.287ns (42.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.567     4.624    conv_block/CLK
    SLICE_X12Y10         FDCE                                         r  conv_block/output_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDCE (Prop_fdce_C_Q)         0.518     5.142 r  conv_block/output_pixel_reg[3]/Q
                         net (fo=1, routed)           2.287     7.429    output_pixel_OBUF[3]
    J13                  OBUF (Prop_obuf_I_O)         2.630    10.059 r  output_pixel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.059    output_pixel[3]
    J13                                                               r  output_pixel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.307ns  (logic 3.115ns (58.700%)  route 2.192ns (41.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.567     4.624    conv_block/CLK
    SLICE_X12Y9          FDCE                                         r  conv_block/output_pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDCE (Prop_fdce_C_Q)         0.518     5.142 r  conv_block/output_pixel_reg[6]/Q
                         net (fo=1, routed)           2.192     7.333    output_pixel_OBUF[6]
    L13                  OBUF (Prop_obuf_I_O)         2.597     9.931 r  output_pixel_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.931    output_pixel[6]
    L13                                                               r  output_pixel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.255ns  (logic 3.134ns (59.633%)  route 2.121ns (40.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.567     4.624    conv_block/CLK
    SLICE_X12Y10         FDCE                                         r  conv_block/output_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDCE (Prop_fdce_C_Q)         0.518     5.142 r  conv_block/output_pixel_reg[1]/Q
                         net (fo=1, routed)           2.121     7.263    output_pixel_OBUF[1]
    K11                  OBUF (Prop_obuf_I_O)         2.616     9.878 r  output_pixel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.878    output_pixel[1]
    K11                                                               r  output_pixel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.251ns  (logic 3.127ns (59.548%)  route 2.124ns (40.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.567     4.624    conv_block/CLK
    SLICE_X12Y10         FDCE                                         r  conv_block/output_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDCE (Prop_fdce_C_Q)         0.518     5.142 r  conv_block/output_pixel_reg[0]/Q
                         net (fo=1, routed)           2.124     7.266    output_pixel_OBUF[0]
    K12                  OBUF (Prop_obuf_I_O)         2.609     9.875 r  output_pixel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.875    output_pixel[0]
    K12                                                               r  output_pixel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/data_ready_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.157ns  (logic 3.118ns (60.460%)  route 2.039ns (39.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.960    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.056 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.636     4.693    conv_block/CLK
    SLICE_X2Y10          FDCE                                         r  conv_block/data_ready_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.518     5.211 r  conv_block/data_ready_reg_lopt_replica/Q
                         net (fo=1, routed)           2.039     7.250    lopt
    L14                  OBUF (Prop_obuf_I_O)         2.600     9.849 r  output_valid_OBUF_inst/O
                         net (fo=0)                   0.000     9.849    output_valid
    L14                                                               r  output_valid (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 conv_block/data_ready_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.281ns (72.824%)  route 0.478ns (27.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.593     1.470    conv_block/CLK
    SLICE_X2Y10          FDCE                                         r  conv_block/data_ready_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  conv_block/data_ready_reg_lopt_replica/Q
                         net (fo=1, routed)           0.478     2.112    lopt
    L14                  OBUF (Prop_obuf_I_O)         1.117     3.229 r  output_valid_OBUF_inst/O
                         net (fo=0)                   0.000     3.229    output_valid
    L14                                                               r  output_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.290ns (69.833%)  route 0.557ns (30.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.564     1.441    conv_block/CLK
    SLICE_X12Y10         FDCE                                         r  conv_block/output_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  conv_block/output_pixel_reg[0]/Q
                         net (fo=1, routed)           0.557     2.162    output_pixel_OBUF[0]
    K12                  OBUF (Prop_obuf_I_O)         1.126     3.288 r  output_pixel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.288    output_pixel[0]
    K12                                                               r  output_pixel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.297ns (69.305%)  route 0.574ns (30.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.564     1.441    conv_block/CLK
    SLICE_X12Y10         FDCE                                         r  conv_block/output_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  conv_block/output_pixel_reg[1]/Q
                         net (fo=1, routed)           0.574     2.179    output_pixel_OBUF[1]
    K11                  OBUF (Prop_obuf_I_O)         1.133     3.312 r  output_pixel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.312    output_pixel[1]
    K11                                                               r  output_pixel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.279ns (67.703%)  route 0.610ns (32.297%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.565     1.442    conv_block/CLK
    SLICE_X12Y9          FDCE                                         r  conv_block/output_pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDCE (Prop_fdce_C_Q)         0.164     1.606 r  conv_block/output_pixel_reg[6]/Q
                         net (fo=1, routed)           0.610     2.216    output_pixel_OBUF[6]
    L13                  OBUF (Prop_obuf_I_O)         1.115     3.330 r  output_pixel_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.330    output_pixel[6]
    L13                                                               r  output_pixel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.951ns  (logic 1.311ns (67.183%)  route 0.640ns (32.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.564     1.441    conv_block/CLK
    SLICE_X12Y10         FDCE                                         r  conv_block/output_pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  conv_block/output_pixel_reg[3]/Q
                         net (fo=1, routed)           0.640     2.245    output_pixel_OBUF[3]
    J13                  OBUF (Prop_obuf_I_O)         1.147     3.392 r  output_pixel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.392    output_pixel[3]
    J13                                                               r  output_pixel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.310ns (66.821%)  route 0.650ns (33.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.565     1.442    conv_block/CLK
    SLICE_X12Y9          FDCE                                         r  conv_block/output_pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDCE (Prop_fdce_C_Q)         0.164     1.606 r  conv_block/output_pixel_reg[4]/Q
                         net (fo=1, routed)           0.650     2.256    output_pixel_OBUF[4]
    J12                  OBUF (Prop_obuf_I_O)         1.146     3.402 r  output_pixel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.402    output_pixel[4]
    J12                                                               r  output_pixel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.317ns (66.657%)  route 0.659ns (33.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.565     1.442    conv_block/CLK
    SLICE_X12Y9          FDCE                                         r  conv_block/output_pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9          FDCE (Prop_fdce_C_Q)         0.148     1.590 r  conv_block/output_pixel_reg[7]/Q
                         net (fo=1, routed)           0.659     2.249    output_pixel_OBUF[7]
    L12                  OBUF (Prop_obuf_I_O)         1.169     3.418 r  output_pixel_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.418    output_pixel[7]
    L12                                                               r  output_pixel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.353ns (67.528%)  route 0.651ns (32.472%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.564     1.441    conv_block/CLK
    SLICE_X12Y10         FDCE                                         r  conv_block/output_pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDCE (Prop_fdce_C_Q)         0.148     1.589 r  conv_block/output_pixel_reg[2]/Q
                         net (fo=1, routed)           0.651     2.240    output_pixel_OBUF[2]
    J14                  OBUF (Prop_obuf_I_O)         1.205     3.445 r  output_pixel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.445    output_pixel[2]
    J14                                                               r  output_pixel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_block/output_pixel_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_pixel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.007ns  (logic 1.352ns (67.386%)  route 0.655ns (32.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.851    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.564     1.441    conv_block/CLK
    SLICE_X12Y10         FDCE                                         r  conv_block/output_pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDCE (Prop_fdce_C_Q)         0.148     1.589 r  conv_block/output_pixel_reg[5]/Q
                         net (fo=1, routed)           0.655     2.243    output_pixel_OBUF[5]
    J11                  OBUF (Prop_obuf_I_O)         1.204     3.448 r  output_pixel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.448    output_pixel[5]
    J11                                                               r  output_pixel[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           335 Endpoints
Min Delay           335 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            control/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 1.066ns (18.327%)  route 4.751ns (81.673%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    M11                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  n_rst_IBUF_inst/O
                         net (fo=9, routed)           1.552     2.494    conv_block/genblk2[0].sum_rows_reg_reg[0][15]_0[0]
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.124     2.618 f  conv_block/FSM_sequential_state[2]_i_2/O
                         net (fo=317, routed)         3.199     5.817    control/cnt_3_reg[1]_0
    SLICE_X6Y8           FDCE                                         f  control/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.516     4.330    control/CLK
    SLICE_X6Y8           FDCE                                         r  control/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            control/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 1.066ns (18.327%)  route 4.751ns (81.673%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    M11                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  n_rst_IBUF_inst/O
                         net (fo=9, routed)           1.552     2.494    conv_block/genblk2[0].sum_rows_reg_reg[0][15]_0[0]
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.124     2.618 f  conv_block/FSM_sequential_state[2]_i_2/O
                         net (fo=317, routed)         3.199     5.817    control/cnt_3_reg[1]_0
    SLICE_X6Y8           FDCE                                         f  control/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.516     4.330    control/CLK
    SLICE_X6Y8           FDCE                                         r  control/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            conv_block/data_ready_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 1.066ns (18.327%)  route 4.751ns (81.673%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    M11                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  n_rst_IBUF_inst/O
                         net (fo=9, routed)           1.552     2.494    conv_block/genblk2[0].sum_rows_reg_reg[0][15]_0[0]
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.124     2.618 f  conv_block/FSM_sequential_state[2]_i_2/O
                         net (fo=317, routed)         3.199     5.817    conv_block/n_rst
    SLICE_X6Y8           FDCE                                         f  conv_block/data_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.516     4.330    conv_block/CLK
    SLICE_X6Y8           FDCE                                         r  conv_block/data_ready_reg/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            conv_block/mul_valid_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 1.066ns (18.327%)  route 4.751ns (81.673%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    M11                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  n_rst_IBUF_inst/O
                         net (fo=9, routed)           1.552     2.494    conv_block/genblk2[0].sum_rows_reg_reg[0][15]_0[0]
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.124     2.618 f  conv_block/FSM_sequential_state[2]_i_2/O
                         net (fo=317, routed)         3.199     5.817    conv_block/n_rst
    SLICE_X6Y8           FDCE                                         f  conv_block/mul_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.516     4.330    conv_block/CLK
    SLICE_X6Y8           FDCE                                         r  conv_block/mul_valid_reg/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            conv_block/sum_valid1_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 1.066ns (18.327%)  route 4.751ns (81.673%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    M11                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  n_rst_IBUF_inst/O
                         net (fo=9, routed)           1.552     2.494    conv_block/genblk2[0].sum_rows_reg_reg[0][15]_0[0]
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.124     2.618 f  conv_block/FSM_sequential_state[2]_i_2/O
                         net (fo=317, routed)         3.199     5.817    conv_block/n_rst
    SLICE_X6Y8           FDCE                                         f  conv_block/sum_valid1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.516     4.330    conv_block/CLK
    SLICE_X6Y8           FDCE                                         r  conv_block/sum_valid1_reg/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            conv_block/sum_valid_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.817ns  (logic 1.066ns (18.327%)  route 4.751ns (81.673%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    M11                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  n_rst_IBUF_inst/O
                         net (fo=9, routed)           1.552     2.494    conv_block/genblk2[0].sum_rows_reg_reg[0][15]_0[0]
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.124     2.618 f  conv_block/FSM_sequential_state[2]_i_2/O
                         net (fo=317, routed)         3.199     5.817    conv_block/n_rst
    SLICE_X6Y8           FDCE                                         f  conv_block/sum_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.516     4.330    conv_block/CLK
    SLICE_X6Y8           FDCE                                         r  conv_block/sum_valid_reg/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            reg1/o_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.750ns  (logic 1.066ns (18.541%)  route 4.684ns (81.459%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    M11                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  n_rst_IBUF_inst/O
                         net (fo=9, routed)           1.552     2.494    conv_block/genblk2[0].sum_rows_reg_reg[0][15]_0[0]
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.124     2.618 f  conv_block/FSM_sequential_state[2]_i_2/O
                         net (fo=317, routed)         3.132     5.750    reg1/o_data_reg[23]_1
    SLICE_X9Y5           FDCE                                         f  reg1/o_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.450     4.264    reg1/CLK
    SLICE_X9Y5           FDCE                                         r  reg1/o_data_reg[1]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            reg2/o_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.750ns  (logic 1.066ns (18.541%)  route 4.684ns (81.459%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    M11                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  n_rst_IBUF_inst/O
                         net (fo=9, routed)           1.552     2.494    conv_block/genblk2[0].sum_rows_reg_reg[0][15]_0[0]
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.124     2.618 f  conv_block/FSM_sequential_state[2]_i_2/O
                         net (fo=317, routed)         3.132     5.750    reg2/o_data_reg[23]_0
    SLICE_X9Y5           FDCE                                         f  reg2/o_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.450     4.264    reg2/CLK
    SLICE_X9Y5           FDCE                                         r  reg2/o_data_reg[1]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            reg3/o_data_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.750ns  (logic 1.066ns (18.541%)  route 4.684ns (81.459%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    M11                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  n_rst_IBUF_inst/O
                         net (fo=9, routed)           1.552     2.494    conv_block/genblk2[0].sum_rows_reg_reg[0][15]_0[0]
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.124     2.618 f  conv_block/FSM_sequential_state[2]_i_2/O
                         net (fo=317, routed)         3.132     5.750    reg3/o_data_reg[23]_1
    SLICE_X9Y5           FDCE                                         f  reg3/o_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.450     4.264    reg3/CLK
    SLICE_X9Y5           FDCE                                         r  reg3/o_data_reg[10]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            reg3/o_data_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.750ns  (logic 1.066ns (18.541%)  route 4.684ns (81.459%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    M11                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  n_rst_IBUF_inst/O
                         net (fo=9, routed)           1.552     2.494    conv_block/genblk2[0].sum_rows_reg_reg[0][15]_0[0]
    SLICE_X7Y8           LUT1 (Prop_lut1_I0_O)        0.124     2.618 f  conv_block/FSM_sequential_state[2]_i_2/O
                         net (fo=317, routed)         3.132     5.750    reg3/o_data_reg[23]_1
    SLICE_X9Y5           FDCE                                         f  reg3/o_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.723    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.814 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.450     4.264    reg3/CLK
    SLICE_X9Y5           FDCE                                         r  reg3/o_data_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_wdata[2]
                            (input port)
  Destination:            wdata_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.165ns (32.874%)  route 0.337ns (67.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  i_wdata[2] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  i_wdata_IBUF[2]_inst/O
                         net (fo=1, routed)           0.337     0.502    i_wdata_IBUF[2]
    SLICE_X3Y3           FDCE                                         r  wdata_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.866     1.990    clk_IBUF_BUFG
    SLICE_X3Y3           FDCE                                         r  wdata_1_reg[2]/C

Slack:                    inf
  Source:                 i_wdata[3]
                            (input port)
  Destination:            wdata_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.155ns (30.439%)  route 0.354ns (69.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  i_wdata[3] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata[3]
    N11                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  i_wdata_IBUF[3]_inst/O
                         net (fo=1, routed)           0.354     0.509    i_wdata_IBUF[3]
    SLICE_X5Y3           FDCE                                         r  wdata_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.864     1.988    clk_IBUF_BUFG
    SLICE_X5Y3           FDCE                                         r  wdata_1_reg[3]/C

Slack:                    inf
  Source:                 i_wdata[4]
                            (input port)
  Destination:            wdata_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.155ns (30.023%)  route 0.362ns (69.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N10                                               0.000     0.000 r  i_wdata[4] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata[4]
    N10                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  i_wdata_IBUF[4]_inst/O
                         net (fo=1, routed)           0.362     0.517    i_wdata_IBUF[4]
    SLICE_X2Y4           FDCE                                         r  wdata_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.866     1.990    clk_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  wdata_1_reg[4]/C

Slack:                    inf
  Source:                 i_wdata[5]
                            (input port)
  Destination:            wdata_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.172ns (32.192%)  route 0.362ns (67.808%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  i_wdata[5] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata[5]
    P13                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  i_wdata_IBUF[5]_inst/O
                         net (fo=1, routed)           0.362     0.533    i_wdata_IBUF[5]
    SLICE_X2Y5           FDCE                                         r  wdata_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.866     1.990    clk_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  wdata_1_reg[5]/C

Slack:                    inf
  Source:                 i_start
                            (input port)
  Destination:            start_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.175ns (32.660%)  route 0.362ns (67.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  i_start (IN)
                         net (fo=0)                   0.000     0.000    i_start
    N14                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  i_start_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.537    i_start_IBUF
    SLICE_X2Y8           FDCE                                         r  start_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.865     1.989    clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  start_1_reg/C

Slack:                    inf
  Source:                 i_wdata[6]
                            (input port)
  Destination:            wdata_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.176ns (32.699%)  route 0.362ns (67.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P12                                               0.000     0.000 r  i_wdata[6] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata[6]
    P12                  IBUF (Prop_ibuf_I_O)         0.176     0.176 r  i_wdata_IBUF[6]_inst/O
                         net (fo=1, routed)           0.362     0.537    i_wdata_IBUF[6]
    SLICE_X2Y6           FDCE                                         r  wdata_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.866     1.990    clk_IBUF_BUFG
    SLICE_X2Y6           FDCE                                         r  wdata_1_reg[6]/C

Slack:                    inf
  Source:                 i_wdata[0]
                            (input port)
  Destination:            wdata_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.140ns (24.976%)  route 0.420ns (75.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M10                                               0.000     0.000 r  i_wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata[0]
    M10                  IBUF (Prop_ibuf_I_O)         0.140     0.140 r  i_wdata_IBUF[0]_inst/O
                         net (fo=1, routed)           0.420     0.560    i_wdata_IBUF[0]
    SLICE_X5Y4           FDCE                                         r  wdata_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.864     1.988    clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  wdata_1_reg[0]/C

Slack:                    inf
  Source:                 i_wdata[7]
                            (input port)
  Destination:            wdata_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.170ns (30.330%)  route 0.391ns (69.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_wdata[7] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata[7]
    M14                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  i_wdata_IBUF[7]_inst/O
                         net (fo=1, routed)           0.391     0.561    i_wdata_IBUF[7]
    SLICE_X2Y8           FDCE                                         r  wdata_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.865     1.989    clk_IBUF_BUFG
    SLICE_X2Y8           FDCE                                         r  wdata_1_reg[7]/C

Slack:                    inf
  Source:                 i_wdata[1]
                            (input port)
  Destination:            wdata_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.168ns (28.683%)  route 0.417ns (71.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  i_wdata[1] (IN)
                         net (fo=0)                   0.000     0.000    i_wdata[1]
    P11                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  i_wdata_IBUF[1]_inst/O
                         net (fo=1, routed)           0.417     0.584    i_wdata_IBUF[1]
    SLICE_X5Y4           FDCE                                         r  wdata_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.864     1.988    clk_IBUF_BUFG
    SLICE_X5Y4           FDCE                                         r  wdata_1_reg[1]/C

Slack:                    inf
  Source:                 n_rst
                            (input port)
  Destination:            wdata_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.171ns (28.472%)  route 0.430ns (71.528%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  n_rst (IN)
                         net (fo=0)                   0.000     0.000    n_rst
    M11                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  n_rst_IBUF_inst/O
                         net (fo=9, routed)           0.430     0.601    n_rst_IBUF
    SLICE_X7Y8           FDRE                                         r  wdata_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D14                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.124 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.863     1.987    clk_IBUF_BUFG
    SLICE_X7Y8           FDRE                                         r  wdata_reg[7]/C





