Loading plugins phase: Elapsed time ==> 0s.889ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p Z:\Git\WA101\ww101-shield\firmware\WW101-Bootloader.cydsn\WW101-Bootloader.cyprj -d CY8C4A45AZI-483 -s Z:\Git\WA101\ww101-shield\firmware\WW101-Bootloader.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 7s.456ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.062ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  WW101-Bootloader.v
Program  :   C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=Z:\Git\WA101\ww101-shield\firmware\WW101-Bootloader.cydsn\WW101-Bootloader.cyprj -dcpsoc3 WW101-Bootloader.v -verilog
======================================================================

======================================================================
Compiling:  WW101-Bootloader.v
Program  :   C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=Z:\Git\WA101\ww101-shield\firmware\WW101-Bootloader.cydsn\WW101-Bootloader.cyprj -dcpsoc3 WW101-Bootloader.v -verilog
======================================================================

======================================================================
Compiling:  WW101-Bootloader.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=Z:\Git\WA101\ww101-shield\firmware\WW101-Bootloader.cydsn\WW101-Bootloader.cyprj -dcpsoc3 -verilog WW101-Bootloader.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jun 01 20:27:21 2017


======================================================================
Compiling:  WW101-Bootloader.v
Program  :   vpp
Options  :    -yv2 -q10 WW101-Bootloader.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jun 01 20:27:21 2017

Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'WW101-Bootloader.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  WW101-Bootloader.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=Z:\Git\WA101\ww101-shield\firmware\WW101-Bootloader.cydsn\WW101-Bootloader.cyprj -dcpsoc3 -verilog WW101-Bootloader.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jun 01 20:27:21 2017

Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'Z:\Git\WA101\ww101-shield\firmware\WW101-Bootloader.cydsn\codegentemp\WW101-Bootloader.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'Z:\Git\WA101\ww101-shield\firmware\WW101-Bootloader.cydsn\codegentemp\WW101-Bootloader.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  WW101-Bootloader.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=Z:\Git\WA101\ww101-shield\firmware\WW101-Bootloader.cydsn\WW101-Bootloader.cyprj -dcpsoc3 -verilog WW101-Bootloader.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jun 01 20:27:21 2017

Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'Z:\Git\WA101\ww101-shield\firmware\WW101-Bootloader.cydsn\codegentemp\WW101-Bootloader.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'Z:\Git\WA101\ww101-shield\firmware\WW101-Bootloader.cydsn\codegentemp\WW101-Bootloader.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C_Slave:Net_1257\
	\I2C_Slave:uncfg_rx_irq\
	\I2C_Slave:Net_1099\
	\I2C_Slave:Net_1258\
	Net_105
	Net_106
	Net_115
	Net_116
	Net_117
	Net_118
	Net_119
	Net_120
	Net_121


Deleted 13 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2C_Slave:rx_wire\ to \I2C_Slave:select_s_wire\
Aliasing \I2C_Slave:sclk_s_wire\ to \I2C_Slave:select_s_wire\
Aliasing \I2C_Slave:mosi_s_wire\ to \I2C_Slave:select_s_wire\
Aliasing \I2C_Slave:miso_m_wire\ to \I2C_Slave:select_s_wire\
Aliasing zero to \I2C_Slave:select_s_wire\
Aliasing one to \I2C_Slave:tmpOE__sda_net_0\
Aliasing \I2C_Slave:tmpOE__scl_net_0\ to \I2C_Slave:tmpOE__sda_net_0\
Aliasing \I2C_Slave:cts_wire\ to \I2C_Slave:select_s_wire\
Aliasing tmpOE__Bootloader_Status1_net_0 to \I2C_Slave:tmpOE__sda_net_0\
Aliasing \PWM_1:Net_75\ to \I2C_Slave:select_s_wire\
Aliasing \PWM_1:Net_69\ to \I2C_Slave:tmpOE__sda_net_0\
Aliasing \PWM_1:Net_66\ to \I2C_Slave:select_s_wire\
Aliasing \PWM_1:Net_82\ to \I2C_Slave:select_s_wire\
Aliasing \PWM_1:Net_72\ to \I2C_Slave:select_s_wire\
Aliasing tmpOE__Bootloader_Status2_net_0 to \I2C_Slave:tmpOE__sda_net_0\
Aliasing \PWM_2:Net_75\ to \I2C_Slave:select_s_wire\
Aliasing \PWM_2:Net_69\ to \I2C_Slave:tmpOE__sda_net_0\
Aliasing \PWM_2:Net_66\ to \I2C_Slave:select_s_wire\
Aliasing \PWM_2:Net_82\ to \I2C_Slave:select_s_wire\
Aliasing \PWM_2:Net_72\ to \I2C_Slave:select_s_wire\
Removing Lhs of wire \I2C_Slave:rx_wire\[3] = \I2C_Slave:select_s_wire\[2]
Removing Lhs of wire \I2C_Slave:Net_1170\[6] = \I2C_Slave:Net_847\[1]
Removing Lhs of wire \I2C_Slave:sclk_s_wire\[7] = \I2C_Slave:select_s_wire\[2]
Removing Lhs of wire \I2C_Slave:mosi_s_wire\[8] = \I2C_Slave:select_s_wire\[2]
Removing Lhs of wire \I2C_Slave:miso_m_wire\[9] = \I2C_Slave:select_s_wire\[2]
Removing Rhs of wire zero[12] = \I2C_Slave:select_s_wire\[2]
Removing Rhs of wire one[16] = \I2C_Slave:tmpOE__sda_net_0\[11]
Removing Lhs of wire \I2C_Slave:tmpOE__scl_net_0\[19] = one[16]
Removing Lhs of wire \I2C_Slave:cts_wire\[28] = zero[12]
Removing Lhs of wire tmpOE__Bootloader_Status1_net_0[56] = one[16]
Removing Lhs of wire \PWM_1:Net_81\[66] = Net_143[77]
Removing Lhs of wire \PWM_1:Net_75\[67] = zero[12]
Removing Lhs of wire \PWM_1:Net_69\[68] = one[16]
Removing Lhs of wire \PWM_1:Net_66\[69] = zero[12]
Removing Lhs of wire \PWM_1:Net_82\[70] = zero[12]
Removing Lhs of wire \PWM_1:Net_72\[71] = zero[12]
Removing Lhs of wire tmpOE__Bootloader_Status2_net_0[79] = one[16]
Removing Lhs of wire \PWM_2:Net_81\[88] = Net_223[99]
Removing Lhs of wire \PWM_2:Net_75\[89] = zero[12]
Removing Lhs of wire \PWM_2:Net_69\[90] = one[16]
Removing Lhs of wire \PWM_2:Net_66\[91] = zero[12]
Removing Lhs of wire \PWM_2:Net_82\[92] = zero[12]
Removing Lhs of wire \PWM_2:Net_72\[93] = zero[12]

------------------------------------------------------
Aliased 0 equations, 23 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=Z:\Git\WA101\ww101-shield\firmware\WW101-Bootloader.cydsn\WW101-Bootloader.cyprj -dcpsoc3 WW101-Bootloader.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.390ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.2679, Family: PSoC3, Started at: Thursday, 01 June 2017 20:27:22
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=Z:\Git\WA101\ww101-shield\firmware\WW101-Bootloader.cydsn\WW101-Bootloader.cyprj -d CY8C4A45AZI-483 WW101-Bootloader.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "\I2C_Slave:sda(0)\". (App=cydsfit)
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "\I2C_Slave:scl(0)\". (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 0: Automatic-assigning  clock 'I2C_Slave_SCBCLK'. Signal=\I2C_Slave:Net_847_ff0\
    Fixed Function Clock 4: Automatic-assigning  clock 'Clock_1'. Signal=Net_143_ff4
    Fixed Function Clock 5: Automatic-assigning  clock 'Clock_2'. Signal=Net_223_ff5
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \I2C_Slave:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_Slave:sda(0)\__PA ,
            fb => \I2C_Slave:sda_wire\ ,
            pad => \I2C_Slave:sda(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(4,1)"
        }

    Pin : Name = \I2C_Slave:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_Slave:scl(0)\__PA ,
            fb => \I2C_Slave:scl_wire\ ,
            pad => \I2C_Slave:scl(0)_PAD\ );
        Properties:
        {
            port_location = "PORT(4,0)"
        }

    Pin : Name = Bootloader_Status1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Bootloader_Status1(0)__PA ,
            pin_input => Net_209 ,
            annotation => Net_1782 ,
            pad => Bootloader_Status1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Bootloader_Status2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Bootloader_Status2(0)__PA ,
            pin_input => Net_210 ,
            annotation => Net_204 ,
            pad => Bootloader_Status2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_Slave:SCB_IRQ\
        PORT MAP (
            interrupt => Net_107 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Interrupts                    :    1 :   24 :   25 :  4.00 %
IO                            :    6 :   32 :   38 : 15.79 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    2 :    3 : 33.33 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    2 :    6 :    8 : 25.00 %
Decimator                     :    0 :    2 :    2 :  0.00 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    1 :    1 :  0.00 %
UAB Channels                  :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
Voltage References            :    0 :    4 :    4 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.140ms
Tech Mapping phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\I2C_Slave:sda(0)\                  : [IOP=(4)][IoId=(1)]                
\I2C_Slave:scl(0)\                  : [IOP=(4)][IoId=(0)]                
Bootloader_Status1(0)               : [IOP=(0)][IoId=(2)]                
Bootloader_Status2(0)               : [IOP=(0)][IoId=(4)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\I2C_Slave:SCB\                     : SCB_[FFB(SCB,2)]                   
\PWM_1:cy_m0s8_tcpwm_1\             : TCPWM_[FFB(TCPWM,5)]               
\PWM_2:cy_m0s8_tcpwm_1\             : TCPWM_[FFB(TCPWM,6)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.9851502s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 1s.560ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0014173 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\I2C_Slave:SCB_IRQ\
        PORT MAP (
            interrupt => Net_107 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = Bootloader_Status1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Bootloader_Status1(0)__PA ,
        pin_input => Net_209 ,
        annotation => Net_1782 ,
        pad => Bootloader_Status1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Bootloader_Status2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Bootloader_Status2(0)__PA ,
        pin_input => Net_210 ,
        annotation => Net_204 ,
        pad => Bootloader_Status2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2C_Slave:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_Slave:scl(0)\__PA ,
        fb => \I2C_Slave:scl_wire\ ,
        pad => \I2C_Slave:scl(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(4,0)"
    }

[IoId=1]: 
Pin : Name = \I2C_Slave:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_Slave:sda(0)\__PA ,
        fb => \I2C_Slave:sda_wire\ ,
        pad => \I2C_Slave:sda(0)_PAD\ );
    Properties:
    {
        port_location = "PORT(4,1)"
    }

Port 5 contains the following IO cells:
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            ff_div_0 => \I2C_Slave:Net_847_ff0\ ,
            ff_div_4 => Net_143_ff4 ,
            ff_div_5 => Net_223_ff5 );
        Properties:
        {
        }
Decimator group 0: empty
LCD group 0: empty
PICU group 0: empty
Vref group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,2): 
    m0s8scbcell: Name =\I2C_Slave:SCB\
        PORT MAP (
            clock => \I2C_Slave:Net_847_ff0\ ,
            interrupt => Net_107 ,
            uart_tx => \I2C_Slave:tx_wire\ ,
            uart_rts => \I2C_Slave:rts_wire\ ,
            mosi_m => \I2C_Slave:mosi_m_wire\ ,
            select_m_3 => \I2C_Slave:select_m_wire_3\ ,
            select_m_2 => \I2C_Slave:select_m_wire_2\ ,
            select_m_1 => \I2C_Slave:select_m_wire_1\ ,
            select_m_0 => \I2C_Slave:select_m_wire_0\ ,
            sclk_m => \I2C_Slave:sclk_m_wire\ ,
            miso_s => \I2C_Slave:miso_s_wire\ ,
            i2c_scl => \I2C_Slave:scl_wire\ ,
            i2c_sda => \I2C_Slave:sda_wire\ ,
            tr_tx_req => Net_110 ,
            tr_rx_req => Net_109 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,5): 
    m0s8tcpwmcell: Name =\PWM_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_143_ff4 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_139 ,
            tr_overflow => Net_138 ,
            tr_compare_match => Net_140 ,
            line => Net_209 ,
            line_compl => Net_142 ,
            interrupt => Net_137 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,6): 
    m0s8tcpwmcell: Name =\PWM_2:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_223_ff5 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_219 ,
            tr_overflow => Net_218 ,
            tr_compare_match => Net_220 ,
            line => Net_210 ,
            line_compl => Net_222 ,
            interrupt => Net_217 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
RSB group 0: empty
HALFUAB group 0: empty
TEMP group 0: empty
REF group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
LNFE group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+-------------------------
   0 |   2 |     * |      NONE |         CMOS_OUT | Bootloader_Status1(0) | In(Net_209)
     |   4 |     * |      NONE |         CMOS_OUT | Bootloader_Status2(0) | In(Net_210)
-----+-----+-------+-----------+------------------+-----------------------+-------------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO |    \I2C_Slave:scl(0)\ | FB(\I2C_Slave:scl_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |    \I2C_Slave:sda(0)\ | FB(\I2C_Slave:sda_wire\)
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.624ms
Digital Placement phase: Elapsed time ==> 1s.419ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc4/8/route_arch-rrg.cydata" --vh2-path "WW101-Bootloader_r.vh2" --pcf-path "WW101-Bootloader.pco" --des-name "WW101-Bootloader" --dsf-path "WW101-Bootloader.dsf"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.934ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
No timing parameter file available for CY8C4A45AZI-483
Static timing analysis phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.959ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.959ms
API generation phase: Elapsed time ==> 5s.023ms
Dependency generation phase: Elapsed time ==> 0s.156ms
Cleanup phase: Elapsed time ==> 0s.015ms
