// Seed: 4244386934
module module_0 (
    output tri id_0,
    output tri id_1,
    output supply0 id_2,
    input wor id_3,
    input tri id_4
);
  logic id_6;
  assign id_0 = 1;
  assign module_1.id_2 = 0;
  wire id_7;
  assign id_1 = 1 ? 1 : id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd19,
    parameter id_3 = 32'd33
) (
    input tri _id_0,
    output wand id_1,
    input tri1 id_2,
    input supply1 _id_3
);
  logic [id_0 : id_3] id_5;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_2,
      id_2
  );
  integer id_6;
endmodule
