11:55:23 DEBUG : Logs will be stored at 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet+py script to send required data/sdk/IDE.log'.
11:55:26 ERROR : Workspace location C:\Users\ST\Desktop\myVivado\Testprojects\Ethernet+py script to send required data\sdk contains spaces. Please switch to a workspace without spaces in its path.
11:55:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ST\Desktop\myVivado\Testprojects\Ethernet+py script to send required data\sdk\temp_xsdb_launch_script.tcl
11:55:28 INFO  : Registering command handlers for Vitis TCF services
11:55:29 INFO  : Platform repository initialization has completed.
11:55:31 ERROR : (XSDB Server)couldn't read file "C:\Users\ST\Desktop\myVivado\Testprojects\Ethernet+py": no such file or directory

11:59:06 DEBUG : Logs will be stored at 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/IDE.log'.
11:59:10 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ST\Desktop\myVivado\Testprojects\Ethernet\sdk\temp_xsdb_launch_script.tcl
11:59:11 INFO  : Registering command handlers for Vitis TCF services
11:59:13 INFO  : Platform repository initialization has completed.
11:59:13 INFO  : XSCT server has started successfully.
11:59:13 INFO  : Successfully done setting XSCT server connection channel  
11:59:13 INFO  : plnx-install-location is set to ''
11:59:14 INFO  : Successfully done setting workspace for the tool. 
11:59:14 INFO  : Successfully done query RDI_DATADIR 
12:00:07 INFO  : Result from executing command 'getProjects': design_1_wrapper
12:00:07 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:00:09 WARN  : An unexpected exception occurred in the module 'platform project logging'
12:00:11 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
12:00:22 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
12:07:25 INFO  : Result from executing command 'getProjects': design_1_wrapper
12:07:25 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
12:07:27 INFO  : Checking for BSP changes to sync application flags for project 'output'...
12:07:52 INFO  : Checking for BSP changes to sync application flags for project 'output'...
12:09:48 INFO  : Checking for BSP changes to sync application flags for project 'output'...
12:10:15 INFO  : Checking for BSP changes to sync application flags for project 'output'...
12:13:16 INFO  : Checking for BSP changes to sync application flags for project 'output'...
12:17:09 INFO  : Checking for BSP changes to sync application flags for project 'output'...
12:21:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF22E0A' is selected.
12:21:58 INFO  : 'jtag frequency' command is executed.
12:21:58 INFO  : Context for 'APU' is selected.
12:21:58 INFO  : System reset is completed.
12:22:01 INFO  : 'after 3000' command is executed.
12:22:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF22E0A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF22E0A-13722093-0"}' command is executed.
12:22:03 INFO  : Device configured successfully with "C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/_ide/bitstream/design_1_wrapper.bit"
12:22:03 INFO  : Context for 'APU' is selected.
12:22:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:22:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:03 INFO  : Context for 'APU' is selected.
12:22:03 INFO  : Sourcing of 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/_ide/psinit/ps7_init.tcl' is done.
12:22:03 INFO  : 'ps7_init' command is executed.
12:22:03 INFO  : 'ps7_post_config' command is executed.
12:22:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:03 INFO  : The application 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/Debug/output.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF22E0A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF22E0A-13722093-0"}
fpga -file C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/Debug/output.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:04 INFO  : 'con' command is executed.
12:22:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:22:04 INFO  : Launch script is exported to file 'C:\Users\ST\Desktop\myVivado\Testprojects\Ethernet\sdk\output_system\_ide\scripts\systemdebugger_output_system_standalone.tcl'
12:23:11 INFO  : Checking for BSP changes to sync application flags for project 'output'...
12:23:55 INFO  : Disconnected from the channel tcfchan#3.
12:23:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF22E0A' is selected.
12:23:57 INFO  : 'jtag frequency' command is executed.
12:23:57 INFO  : Context for 'APU' is selected.
12:23:57 INFO  : System reset is completed.
12:24:00 INFO  : 'after 3000' command is executed.
12:24:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF22E0A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF22E0A-13722093-0"}' command is executed.
12:24:01 INFO  : Device configured successfully with "C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/_ide/bitstream/design_1_wrapper.bit"
12:24:01 INFO  : Context for 'APU' is selected.
12:24:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:24:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:01 INFO  : Context for 'APU' is selected.
12:24:01 INFO  : Sourcing of 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/_ide/psinit/ps7_init.tcl' is done.
12:24:01 INFO  : 'ps7_init' command is executed.
12:24:01 INFO  : 'ps7_post_config' command is executed.
12:24:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:02 INFO  : The application 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/Debug/output.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:24:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:24:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF22E0A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF22E0A-13722093-0"}
fpga -file C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/Debug/output.elf
configparams force-mem-access 0
----------------End of Script----------------

12:24:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:02 INFO  : 'con' command is executed.
12:24:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:24:02 INFO  : Launch script is exported to file 'C:\Users\ST\Desktop\myVivado\Testprojects\Ethernet\sdk\output_system\_ide\scripts\debugger_output-default.tcl'
12:25:09 INFO  : Checking for BSP changes to sync application flags for project 'output'...
12:25:20 INFO  : Checking for BSP changes to sync application flags for project 'output'...
12:25:34 INFO  : Checking for BSP changes to sync application flags for project 'output'...
12:25:51 INFO  : Disconnected from the channel tcfchan#5.
12:25:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF22E0A' is selected.
12:25:53 ERROR : port closed
12:25:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:25:53 ERROR : port closed
12:25:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF22E0A' is selected.
12:25:58 INFO  : 'jtag frequency' command is executed.
12:25:58 INFO  : Context for 'APU' is selected.
12:25:58 INFO  : System reset is completed.
12:26:01 INFO  : 'after 3000' command is executed.
12:26:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF22E0A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF22E0A-13722093-0"}' command is executed.
12:26:02 INFO  : Device configured successfully with "C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/_ide/bitstream/design_1_wrapper.bit"
12:26:02 INFO  : Context for 'APU' is selected.
12:26:02 INFO  : Hardware design and registers information is loaded from 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:26:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:02 INFO  : Context for 'APU' is selected.
12:26:02 INFO  : Sourcing of 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/_ide/psinit/ps7_init.tcl' is done.
12:26:03 INFO  : 'ps7_init' command is executed.
12:26:03 INFO  : 'ps7_post_config' command is executed.
12:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:03 INFO  : The application 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/Debug/output.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF22E0A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF22E0A-13722093-0"}
fpga -file C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/Debug/output.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:03 INFO  : 'con' command is executed.
12:26:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:26:03 INFO  : Launch script is exported to file 'C:\Users\ST\Desktop\myVivado\Testprojects\Ethernet\sdk\output_system\_ide\scripts\systemdebugger_output_system_standalone.tcl'
12:28:15 INFO  : Disconnected from the channel tcfchan#7.
12:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:28:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF22E0A' is selected.
12:28:16 INFO  : 'jtag frequency' command is executed.
12:28:16 INFO  : Context for 'APU' is selected.
12:28:16 INFO  : System reset is completed.
12:28:19 INFO  : 'after 3000' command is executed.
12:28:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF22E0A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF22E0A-13722093-0"}' command is executed.
12:28:20 INFO  : Device configured successfully with "C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/_ide/bitstream/design_1_wrapper.bit"
12:28:20 INFO  : Context for 'APU' is selected.
12:28:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
12:28:20 INFO  : 'configparams force-mem-access 1' command is executed.
12:28:20 INFO  : Context for 'APU' is selected.
12:28:20 INFO  : Sourcing of 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/_ide/psinit/ps7_init.tcl' is done.
12:28:20 INFO  : 'ps7_init' command is executed.
12:28:20 INFO  : 'ps7_post_config' command is executed.
12:28:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:21 INFO  : The application 'C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/Debug/output.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:21 INFO  : 'configparams force-mem-access 0' command is executed.
12:28:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF22E0A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF22E0A-13722093-0"}
fpga -file C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/ST/Desktop/myVivado/Testprojects/Ethernet/sdk/output/Debug/output.elf
configparams force-mem-access 0
----------------End of Script----------------

12:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:21 INFO  : 'con' command is executed.
12:28:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:28:21 INFO  : Launch script is exported to file 'C:\Users\ST\Desktop\myVivado\Testprojects\Ethernet\sdk\output_system\_ide\scripts\systemdebugger_output_system_standalone.tcl'
12:30:12 INFO  : Disconnected from the channel tcfchan#8.
