SBY 18:11:57 [stride_detector_cover] Removing directory '/media/sf_fyp/ml4dv/stride_detector/stride_detector_cover'.
SBY 18:11:58 [stride_detector_cover] Copy '/media/sf_fyp/ml4dv/stride_detector/stride_detector.sv' to '/media/sf_fyp/ml4dv/stride_detector/stride_detector_cover/src/stride_detector.sv'.
SBY 18:11:58 [stride_detector_cover] engine_0: smtbmc
SBY 18:11:58 [stride_detector_cover] base: starting process "cd stride_detector_cover/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 18:11:59 [stride_detector_cover] base: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:11:59 [stride_detector_cover] base: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:11:59 [stride_detector_cover] base: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:11:59 [stride_detector_cover] base: This license was issued to John P Wickerson.
SBY 18:11:59 [stride_detector_cover] base: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:11:59 [stride_detector_cover] base: VERIFIC-WARNING [VERI-2170] stride_detector.sv:160: data object 'i' is already declared
SBY 18:11:59 [stride_detector_cover] base: VERIFIC-WARNING [VERI-1329] stride_detector.sv:160: second declaration of 'i' is ignored
SBY 18:11:59 [stride_detector_cover] base: VERIFIC-WARNING [VERI-1199] stride_detector.sv:152: parameter 'NUM_STRIDES' becomes localparam in 'stride_detector' with formal parameter declaration list
SBY 18:11:59 [stride_detector_cover] base: VERIFIC-WARNING [VERI-1199] stride_detector.sv:153: parameter 'STRIDE_MIN' becomes localparam in 'stride_detector' with formal parameter declaration list
SBY 18:11:59 [stride_detector_cover] base: VERIFIC-WARNING [VERI-1199] stride_detector.sv:154: parameter 'STRIDE_MAX' becomes localparam in 'stride_detector' with formal parameter declaration list
SBY 18:11:59 [stride_detector_cover] base: VERIFIC-WARNING [VERI-1221] stride_detector.sv:211: 'valid_i' should be on the sensitivity list
SBY 18:11:59 [stride_detector_cover] base: VERIFIC-WARNING [VERI-1221] stride_detector.sv:216: 'values' should be on the sensitivity list
SBY 18:11:59 [stride_detector_cover] base: VERIFIC-WARNING [VERI-2580] stride_detector.sv:282: latch inferred for net 'values[31][31]'
SBY 18:12:01 [stride_detector_cover] base: finished (returncode=0)
SBY 18:12:01 [stride_detector_cover] prep: starting process "cd stride_detector_cover/model; yosys -ql design_prep.log design_prep.ys"
SBY 18:12:01 [stride_detector_cover] prep: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:01 [stride_detector_cover] prep: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:01 [stride_detector_cover] prep: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:01 [stride_detector_cover] prep: This license was issued to John P Wickerson.
SBY 18:12:01 [stride_detector_cover] prep: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:02 [stride_detector_cover] prep: finished (returncode=0)
SBY 18:12:02 [stride_detector_cover] smt2: starting process "cd stride_detector_cover/model; yosys -ql design_smt2.log design_smt2.ys"
SBY 18:12:03 [stride_detector_cover] smt2: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:03 [stride_detector_cover] smt2: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:03 [stride_detector_cover] smt2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:03 [stride_detector_cover] smt2: This license was issued to John P Wickerson.
SBY 18:12:03 [stride_detector_cover] smt2: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:03 [stride_detector_cover] smt2: finished (returncode=0)
SBY 18:12:03 [stride_detector_cover] engine_0: starting process "cd stride_detector_cover; yosys-smtbmc --presat --unroll -c --noprogress -t 1  --append 0 --dump-yw engine_0/trace%.yw --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2"
SBY 18:12:06 [stride_detector_cover] engine_0: ##   0:00:00  Solver: yices
SBY 18:12:06 [stride_detector_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_9 in step 0.
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:01  Writing trace to Yosys witness file: engine_0/trace0.yw
SBY 18:12:08 [stride_detector_cover] engine_0.trace0: Generating simulation trace for witness file: engine_0/trace0.yw
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:01  Checking cover reachability in step 0..
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:01  Reached cover statement at stride_values.stride_1_seen_9 in step 0.
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:01  Writing trace to Verilog testbench: engine_0/trace1_tb.v
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:01  Writing trace to constraints file: engine_0/trace1.smtc
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:01  Writing trace to Yosys witness file: engine_0/trace1.yw
SBY 18:12:08 [stride_detector_cover] engine_0.trace1: Generating simulation trace for witness file: engine_0/trace1.yw
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:01  Checking cover reachability in step 0..
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:01  Reached cover statement at stride_values.stride_1_seen_8 in step 0.
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:01  Writing trace to Verilog testbench: engine_0/trace2_tb.v
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:01  Writing trace to constraints file: engine_0/trace2.smtc
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:01  Writing trace to Yosys witness file: engine_0/trace2.yw
SBY 18:12:08 [stride_detector_cover] engine_0.trace2: Generating simulation trace for witness file: engine_0/trace2.yw
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:02  Checking cover reachability in step 0..
SBY 18:12:08 [stride_detector_cover] engine_0.trace0: starting process "cd stride_detector_cover/engine_0; yosys -ql trace0.log trace0.ys"
SBY 18:12:08 [stride_detector_cover] engine_0.trace2: starting process "cd stride_detector_cover/engine_0; yosys -ql trace2.log trace2.ys"
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:02  Reached cover statement at stride_values.stride_1_seen_7 in step 0.
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:02  Writing trace to Verilog testbench: engine_0/trace3_tb.v
SBY 18:12:08 [stride_detector_cover] engine_0.trace1: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1.log trace1.ys"
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:02  Writing trace to constraints file: engine_0/trace3.smtc
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:02  Writing trace to Yosys witness file: engine_0/trace3.yw
SBY 18:12:08 [stride_detector_cover] engine_0.trace3: Generating simulation trace for witness file: engine_0/trace3.yw
SBY 18:12:08 [stride_detector_cover] engine_0: ##   0:00:02  Checking cover reachability in step 0..
SBY 18:12:08 [stride_detector_cover] engine_0.trace3: starting process "cd stride_detector_cover/engine_0; yosys -ql trace3.log trace3.ys"
SBY 18:12:09 [stride_detector_cover] engine_0: ##   0:00:03  Reached cover statement at stride_values.stride_1_seen_6 in step 0.
SBY 18:12:09 [stride_detector_cover] engine_0: ##   0:00:03  Writing trace to Verilog testbench: engine_0/trace4_tb.v
SBY 18:12:09 [stride_detector_cover] engine_0: ##   0:00:03  Writing trace to constraints file: engine_0/trace4.smtc
SBY 18:12:09 [stride_detector_cover] engine_0: ##   0:00:03  Writing trace to Yosys witness file: engine_0/trace4.yw
SBY 18:12:09 [stride_detector_cover] engine_0.trace4: Generating simulation trace for witness file: engine_0/trace4.yw
SBY 18:12:09 [stride_detector_cover] engine_0: ##   0:00:03  Checking cover reachability in step 0..
SBY 18:12:09 [stride_detector_cover] engine_0.trace4: starting process "cd stride_detector_cover/engine_0; yosys -ql trace4.log trace4.ys"
SBY 18:12:10 [stride_detector_cover] engine_0: ##   0:00:03  Reached cover statement at stride_values.stride_1_seen_5 in step 0.
SBY 18:12:10 [stride_detector_cover] engine_0: ##   0:00:03  Writing trace to Verilog testbench: engine_0/trace5_tb.v
SBY 18:12:10 [stride_detector_cover] engine_0: ##   0:00:03  Writing trace to constraints file: engine_0/trace5.smtc
SBY 18:12:10 [stride_detector_cover] engine_0: ##   0:00:04  Writing trace to Yosys witness file: engine_0/trace5.yw
SBY 18:12:10 [stride_detector_cover] engine_0.trace5: Generating simulation trace for witness file: engine_0/trace5.yw
SBY 18:12:10 [stride_detector_cover] engine_0: ##   0:00:04  Checking cover reachability in step 0..
SBY 18:12:10 [stride_detector_cover] engine_0.trace5: starting process "cd stride_detector_cover/engine_0; yosys -ql trace5.log trace5.ys"
SBY 18:12:10 [stride_detector_cover] engine_0: ##   0:00:04  Reached cover statement at stride_values.stride_1_seen_4 in step 0.
SBY 18:12:10 [stride_detector_cover] engine_0: ##   0:00:04  Writing trace to Verilog testbench: engine_0/trace6_tb.v
SBY 18:12:10 [stride_detector_cover] engine_0: ##   0:00:04  Writing trace to constraints file: engine_0/trace6.smtc
SBY 18:12:10 [stride_detector_cover] engine_0: ##   0:00:04  Writing trace to Yosys witness file: engine_0/trace6.yw
SBY 18:12:11 [stride_detector_cover] engine_0.trace6: Generating simulation trace for witness file: engine_0/trace6.yw
SBY 18:12:11 [stride_detector_cover] engine_0: ##   0:00:05  Checking cover reachability in step 0..
SBY 18:12:11 [stride_detector_cover] engine_0.trace6: starting process "cd stride_detector_cover/engine_0; yosys -ql trace6.log trace6.ys"
SBY 18:12:11 [stride_detector_cover] engine_0: ##   0:00:05  Reached cover statement at stride_values.stride_1_seen_32 in step 0.
SBY 18:12:11 [stride_detector_cover] engine_0: ##   0:00:05  Writing trace to Verilog testbench: engine_0/trace7_tb.v
SBY 18:12:11 [stride_detector_cover] engine_0: ##   0:00:05  Writing trace to constraints file: engine_0/trace7.smtc
SBY 18:12:11 [stride_detector_cover] engine_0: ##   0:00:05  Writing trace to Yosys witness file: engine_0/trace7.yw
SBY 18:12:11 [stride_detector_cover] engine_0.trace7: Generating simulation trace for witness file: engine_0/trace7.yw
SBY 18:12:12 [stride_detector_cover] engine_0: ##   0:00:05  Checking cover reachability in step 0..
SBY 18:12:12 [stride_detector_cover] engine_0: ##   0:00:06  Reached cover statement at stride_values.stride_1_seen_31 in step 0.
SBY 18:12:12 [stride_detector_cover] engine_0: ##   0:00:06  Writing trace to Verilog testbench: engine_0/trace8_tb.v
SBY 18:12:12 [stride_detector_cover] engine_0: ##   0:00:06  Writing trace to constraints file: engine_0/trace8.smtc
SBY 18:12:12 [stride_detector_cover] engine_0: ##   0:00:06  Writing trace to Yosys witness file: engine_0/trace8.yw
SBY 18:12:12 [stride_detector_cover] engine_0.trace8: Generating simulation trace for witness file: engine_0/trace8.yw
SBY 18:12:13 [stride_detector_cover] engine_0: ##   0:00:06  Checking cover reachability in step 0..
SBY 18:12:13 [stride_detector_cover] engine_0: ##   0:00:07  Reached cover statement at stride_values.stride_1_seen_30 in step 0.
SBY 18:12:13 [stride_detector_cover] engine_0: ##   0:00:07  Writing trace to Verilog testbench: engine_0/trace9_tb.v
SBY 18:12:13 [stride_detector_cover] engine_0: ##   0:00:07  Writing trace to constraints file: engine_0/trace9.smtc
SBY 18:12:13 [stride_detector_cover] engine_0: ##   0:00:07  Writing trace to Yosys witness file: engine_0/trace9.yw
SBY 18:12:13 [stride_detector_cover] engine_0.trace9: Generating simulation trace for witness file: engine_0/trace9.yw
SBY 18:12:13 [stride_detector_cover] engine_0: ##   0:00:07  Checking cover reachability in step 0..
SBY 18:12:14 [stride_detector_cover] engine_0: ##   0:00:08  Reached cover statement at stride_values.stride_1_seen_3 in step 0.
SBY 18:12:14 [stride_detector_cover] engine_0: ##   0:00:08  Writing trace to Verilog testbench: engine_0/trace10_tb.v
SBY 18:12:14 [stride_detector_cover] engine_0: ##   0:00:08  Writing trace to constraints file: engine_0/trace10.smtc
SBY 18:12:14 [stride_detector_cover] engine_0: ##   0:00:08  Writing trace to Yosys witness file: engine_0/trace10.yw
SBY 18:12:14 [stride_detector_cover] engine_0.trace10: Generating simulation trace for witness file: engine_0/trace10.yw
SBY 18:12:14 [stride_detector_cover] engine_0: ##   0:00:08  Checking cover reachability in step 0..
SBY 18:12:15 [stride_detector_cover] engine_0: ##   0:00:09  Reached cover statement at stride_values.stride_1_seen_29 in step 0.
SBY 18:12:15 [stride_detector_cover] engine_0: ##   0:00:09  Writing trace to Verilog testbench: engine_0/trace11_tb.v
SBY 18:12:15 [stride_detector_cover] engine_0: ##   0:00:09  Writing trace to constraints file: engine_0/trace11.smtc
SBY 18:12:15 [stride_detector_cover] engine_0: ##   0:00:09  Writing trace to Yosys witness file: engine_0/trace11.yw
SBY 18:12:15 [stride_detector_cover] engine_0.trace11: Generating simulation trace for witness file: engine_0/trace11.yw
SBY 18:12:15 [stride_detector_cover] engine_0: ##   0:00:09  Checking cover reachability in step 0..
SBY 18:12:16 [stride_detector_cover] engine_0: ##   0:00:09  Reached cover statement at stride_values.stride_1_seen_28 in step 0.
SBY 18:12:16 [stride_detector_cover] engine_0: ##   0:00:09  Writing trace to Verilog testbench: engine_0/trace12_tb.v
SBY 18:12:16 [stride_detector_cover] engine_0: ##   0:00:10  Writing trace to constraints file: engine_0/trace12.smtc
SBY 18:12:16 [stride_detector_cover] engine_0: ##   0:00:10  Writing trace to Yosys witness file: engine_0/trace12.yw
SBY 18:12:16 [stride_detector_cover] engine_0.trace12: Generating simulation trace for witness file: engine_0/trace12.yw
SBY 18:12:16 [stride_detector_cover] engine_0: ##   0:00:10  Checking cover reachability in step 0..
SBY 18:12:16 [stride_detector_cover] engine_0: ##   0:00:10  Reached cover statement at stride_values.stride_1_seen_27 in step 0.
SBY 18:12:16 [stride_detector_cover] engine_0: ##   0:00:10  Writing trace to Verilog testbench: engine_0/trace13_tb.v
SBY 18:12:17 [stride_detector_cover] engine_0: ##   0:00:10  Writing trace to constraints file: engine_0/trace13.smtc
SBY 18:12:17 [stride_detector_cover] engine_0: ##   0:00:11  Writing trace to Yosys witness file: engine_0/trace13.yw
SBY 18:12:17 [stride_detector_cover] engine_0.trace13: Generating simulation trace for witness file: engine_0/trace13.yw
SBY 18:12:17 [stride_detector_cover] engine_0: ##   0:00:11  Checking cover reachability in step 0..
SBY 18:12:17 [stride_detector_cover] engine_0.trace0: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:17 [stride_detector_cover] engine_0.trace0: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:17 [stride_detector_cover] engine_0.trace0: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:17 [stride_detector_cover] engine_0.trace0: This license was issued to John P Wickerson.
SBY 18:12:17 [stride_detector_cover] engine_0.trace0: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:17 [stride_detector_cover] engine_0.trace2: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:17 [stride_detector_cover] engine_0.trace2: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:17 [stride_detector_cover] engine_0.trace2: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:17 [stride_detector_cover] engine_0.trace2: This license was issued to John P Wickerson.
SBY 18:12:17 [stride_detector_cover] engine_0.trace2: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:18 [stride_detector_cover] engine_0: ##   0:00:11  Reached cover statement at stride_values.stride_1_seen_26 in step 0.
SBY 18:12:18 [stride_detector_cover] engine_0: ##   0:00:11  Writing trace to Verilog testbench: engine_0/trace14_tb.v
SBY 18:12:18 [stride_detector_cover] engine_0: ##   0:00:11  Writing trace to constraints file: engine_0/trace14.smtc
SBY 18:12:18 [stride_detector_cover] engine_0: ##   0:00:12  Writing trace to Yosys witness file: engine_0/trace14.yw
SBY 18:12:18 [stride_detector_cover] engine_0.trace14: Generating simulation trace for witness file: engine_0/trace14.yw
SBY 18:12:18 [stride_detector_cover] engine_0: ##   0:00:12  Checking cover reachability in step 0..
SBY 18:12:18 [stride_detector_cover] engine_0: ##   0:00:12  Reached cover statement at stride_values.stride_1_seen_25 in step 0.
SBY 18:12:18 [stride_detector_cover] engine_0: ##   0:00:12  Writing trace to Verilog testbench: engine_0/trace15_tb.v
SBY 18:12:18 [stride_detector_cover] engine_0: ##   0:00:12  Writing trace to constraints file: engine_0/trace15.smtc
SBY 18:12:18 [stride_detector_cover] engine_0.trace1: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:18 [stride_detector_cover] engine_0.trace1: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:18 [stride_detector_cover] engine_0.trace1: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:18 [stride_detector_cover] engine_0.trace1: This license was issued to John P Wickerson.
SBY 18:12:19 [stride_detector_cover] engine_0.trace1: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:19 [stride_detector_cover] engine_0: ##   0:00:12  Writing trace to Yosys witness file: engine_0/trace15.yw
SBY 18:12:19 [stride_detector_cover] engine_0.trace15: Generating simulation trace for witness file: engine_0/trace15.yw
SBY 18:12:19 [stride_detector_cover] engine_0: ##   0:00:13  Checking cover reachability in step 0..
SBY 18:12:19 [stride_detector_cover] engine_0.trace0: finished (returncode=0)
SBY 18:12:19 [stride_detector_cover] engine_0.trace3: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:19 [stride_detector_cover] engine_0.trace3: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:19 [stride_detector_cover] engine_0.trace3: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:19 [stride_detector_cover] engine_0.trace3: This license was issued to John P Wickerson.
SBY 18:12:19 [stride_detector_cover] engine_0.trace3: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:20 [stride_detector_cover] engine_0: ##   0:00:13  Reached cover statement at stride_values.stride_1_seen_24 in step 0.
SBY 18:12:20 [stride_detector_cover] engine_0: ##   0:00:13  Writing trace to Verilog testbench: engine_0/trace16_tb.v
SBY 18:12:20 [stride_detector_cover] engine_0: ##   0:00:13  Writing trace to constraints file: engine_0/trace16.smtc
SBY 18:12:20 [stride_detector_cover] engine_0: ##   0:00:13  Writing trace to Yosys witness file: engine_0/trace16.yw
SBY 18:12:20 [stride_detector_cover] engine_0.trace2: finished (returncode=0)
SBY 18:12:20 [stride_detector_cover] engine_0.trace7: starting process "cd stride_detector_cover/engine_0; yosys -ql trace7.log trace7.ys"
SBY 18:12:20 [stride_detector_cover] engine_0.trace16: Generating simulation trace for witness file: engine_0/trace16.yw
SBY 18:12:20 [stride_detector_cover] engine_0: ##   0:00:14  Checking cover reachability in step 0..
SBY 18:12:20 [stride_detector_cover] engine_0: ##   0:00:14  Reached cover statement at stride_values.stride_1_seen_23 in step 0.
SBY 18:12:20 [stride_detector_cover] engine_0: ##   0:00:14  Writing trace to Verilog testbench: engine_0/trace17_tb.v
SBY 18:12:21 [stride_detector_cover] engine_0: ##   0:00:14  Writing trace to constraints file: engine_0/trace17.smtc
SBY 18:12:21 [stride_detector_cover] engine_0: ##   0:00:15  Writing trace to Yosys witness file: engine_0/trace17.yw
SBY 18:12:21 [stride_detector_cover] engine_0.trace1: finished (returncode=0)
SBY 18:12:21 [stride_detector_cover] engine_0.trace4: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:21 [stride_detector_cover] engine_0.trace4: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:21 [stride_detector_cover] engine_0.trace4: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:21 [stride_detector_cover] engine_0.trace4: This license was issued to John P Wickerson.
SBY 18:12:21 [stride_detector_cover] engine_0.trace4: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:21 [stride_detector_cover] engine_0.trace5: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:21 [stride_detector_cover] engine_0.trace5: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:21 [stride_detector_cover] engine_0.trace5: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:21 [stride_detector_cover] engine_0.trace5: This license was issued to John P Wickerson.
SBY 18:12:21 [stride_detector_cover] engine_0.trace5: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:21 [stride_detector_cover] engine_0.trace8: starting process "cd stride_detector_cover/engine_0; yosys -ql trace8.log trace8.ys"
SBY 18:12:21 [stride_detector_cover] engine_0.trace17: Generating simulation trace for witness file: engine_0/trace17.yw
SBY 18:12:22 [stride_detector_cover] engine_0: ##   0:00:15  Checking cover reachability in step 0..
SBY 18:12:22 [stride_detector_cover] engine_0: ##   0:00:15  Reached cover statement at stride_values.stride_1_seen_22 in step 0.
SBY 18:12:22 [stride_detector_cover] engine_0: ##   0:00:15  Writing trace to Verilog testbench: engine_0/trace18_tb.v
SBY 18:12:22 [stride_detector_cover] engine_0: ##   0:00:16  Writing trace to constraints file: engine_0/trace18.smtc
SBY 18:12:22 [stride_detector_cover] engine_0: ##   0:00:16  Writing trace to Yosys witness file: engine_0/trace18.yw
SBY 18:12:22 [stride_detector_cover] engine_0.trace3: finished (returncode=0)
SBY 18:12:22 [stride_detector_cover] engine_0.trace9: starting process "cd stride_detector_cover/engine_0; yosys -ql trace9.log trace9.ys"
SBY 18:12:23 [stride_detector_cover] engine_0.trace18: Generating simulation trace for witness file: engine_0/trace18.yw
SBY 18:12:23 [stride_detector_cover] engine_0: ##   0:00:16  Checking cover reachability in step 0..
SBY 18:12:23 [stride_detector_cover] engine_0.trace4: finished (returncode=0)
SBY 18:12:23 [stride_detector_cover] engine_0.trace6: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:23 [stride_detector_cover] engine_0.trace6: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:23 [stride_detector_cover] engine_0.trace6: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:23 [stride_detector_cover] engine_0.trace6: This license was issued to John P Wickerson.
SBY 18:12:23 [stride_detector_cover] engine_0.trace6: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:23 [stride_detector_cover] engine_0.trace10: starting process "cd stride_detector_cover/engine_0; yosys -ql trace10.log trace10.ys"
SBY 18:12:23 [stride_detector_cover] engine_0: ##   0:00:17  Reached cover statement at stride_values.stride_1_seen_21 in step 0.
SBY 18:12:24 [stride_detector_cover] engine_0: ##   0:00:17  Writing trace to Verilog testbench: engine_0/trace19_tb.v
SBY 18:12:24 [stride_detector_cover] engine_0: ##   0:00:17  Writing trace to constraints file: engine_0/trace19.smtc
SBY 18:12:24 [stride_detector_cover] engine_0: ##   0:00:17  Writing trace to Yosys witness file: engine_0/trace19.yw
SBY 18:12:24 [stride_detector_cover] engine_0.trace19: Generating simulation trace for witness file: engine_0/trace19.yw
SBY 18:12:24 [stride_detector_cover] engine_0: ##   0:00:17  Checking cover reachability in step 0..
SBY 18:12:24 [stride_detector_cover] engine_0: ##   0:00:18  Reached cover statement at stride_values.stride_1_seen_20 in step 0.
SBY 18:12:24 [stride_detector_cover] engine_0: ##   0:00:18  Writing trace to Verilog testbench: engine_0/trace20_tb.v
SBY 18:12:24 [stride_detector_cover] engine_0: ##   0:00:18  Writing trace to constraints file: engine_0/trace20.smtc
SBY 18:12:24 [stride_detector_cover] engine_0.trace5: finished (returncode=0)
SBY 18:12:25 [stride_detector_cover] engine_0.trace11: starting process "cd stride_detector_cover/engine_0; yosys -ql trace11.log trace11.ys"
SBY 18:12:25 [stride_detector_cover] engine_0: ##   0:00:18  Writing trace to Yosys witness file: engine_0/trace20.yw
SBY 18:12:25 [stride_detector_cover] engine_0.trace20: Generating simulation trace for witness file: engine_0/trace20.yw
SBY 18:12:25 [stride_detector_cover] engine_0: ##   0:00:19  Checking cover reachability in step 0..
SBY 18:12:25 [stride_detector_cover] engine_0.trace6: finished (returncode=0)
SBY 18:12:25 [stride_detector_cover] engine_0.trace12: starting process "cd stride_detector_cover/engine_0; yosys -ql trace12.log trace12.ys"
SBY 18:12:26 [stride_detector_cover] engine_0: ##   0:00:19  Reached cover statement at stride_values.stride_1_seen_2 in step 0.
SBY 18:12:26 [stride_detector_cover] engine_0: ##   0:00:19  Writing trace to Verilog testbench: engine_0/trace21_tb.v
SBY 18:12:26 [stride_detector_cover] engine_0: ##   0:00:19  Writing trace to constraints file: engine_0/trace21.smtc
SBY 18:12:26 [stride_detector_cover] engine_0: ##   0:00:19  Writing trace to Yosys witness file: engine_0/trace21.yw
SBY 18:12:26 [stride_detector_cover] engine_0.trace21: Generating simulation trace for witness file: engine_0/trace21.yw
SBY 18:12:26 [stride_detector_cover] engine_0: ##   0:00:20  Checking cover reachability in step 0..
SBY 18:12:26 [stride_detector_cover] engine_0.trace13: starting process "cd stride_detector_cover/engine_0; yosys -ql trace13.log trace13.ys"
SBY 18:12:26 [stride_detector_cover] engine_0: ##   0:00:20  Reached cover statement at stride_values.stride_1_seen_19 in step 0.
SBY 18:12:27 [stride_detector_cover] engine_0: ##   0:00:20  Writing trace to Verilog testbench: engine_0/trace22_tb.v
SBY 18:12:27 [stride_detector_cover] engine_0: ##   0:00:21  Writing trace to constraints file: engine_0/trace22.smtc
SBY 18:12:27 [stride_detector_cover] engine_0: ##   0:00:21  Writing trace to Yosys witness file: engine_0/trace22.yw
SBY 18:12:27 [stride_detector_cover] engine_0.trace22: Generating simulation trace for witness file: engine_0/trace22.yw
SBY 18:12:27 [stride_detector_cover] engine_0: ##   0:00:21  Checking cover reachability in step 0..
SBY 18:12:28 [stride_detector_cover] engine_0: ##   0:00:21  Reached cover statement at stride_values.stride_1_seen_18 in step 0.
SBY 18:12:28 [stride_detector_cover] engine_0: ##   0:00:21  Writing trace to Verilog testbench: engine_0/trace23_tb.v
SBY 18:12:28 [stride_detector_cover] engine_0: ##   0:00:22  Writing trace to constraints file: engine_0/trace23.smtc
SBY 18:12:28 [stride_detector_cover] engine_0: ##   0:00:22  Writing trace to Yosys witness file: engine_0/trace23.yw
SBY 18:12:28 [stride_detector_cover] engine_0.trace23: Generating simulation trace for witness file: engine_0/trace23.yw
SBY 18:12:28 [stride_detector_cover] engine_0: ##   0:00:22  Checking cover reachability in step 0..
SBY 18:12:29 [stride_detector_cover] engine_0: ##   0:00:22  Reached cover statement at stride_values.stride_1_seen_17 in step 0.
SBY 18:12:29 [stride_detector_cover] engine_0: ##   0:00:22  Writing trace to Verilog testbench: engine_0/trace24_tb.v
SBY 18:12:29 [stride_detector_cover] engine_0: ##   0:00:23  Writing trace to constraints file: engine_0/trace24.smtc
SBY 18:12:29 [stride_detector_cover] engine_0: ##   0:00:23  Writing trace to Yosys witness file: engine_0/trace24.yw
SBY 18:12:29 [stride_detector_cover] engine_0.trace24: Generating simulation trace for witness file: engine_0/trace24.yw
SBY 18:12:29 [stride_detector_cover] engine_0: ##   0:00:23  Checking cover reachability in step 0..
SBY 18:12:29 [stride_detector_cover] engine_0: ##   0:00:23  Reached cover statement at stride_values.stride_1_seen_16 in step 0.
SBY 18:12:30 [stride_detector_cover] engine_0: ##   0:00:23  Writing trace to Verilog testbench: engine_0/trace25_tb.v
SBY 18:12:30 [stride_detector_cover] engine_0: ##   0:00:23  Writing trace to constraints file: engine_0/trace25.smtc
SBY 18:12:30 [stride_detector_cover] engine_0: ##   0:00:24  Writing trace to Yosys witness file: engine_0/trace25.yw
SBY 18:12:30 [stride_detector_cover] engine_0.trace25: Generating simulation trace for witness file: engine_0/trace25.yw
SBY 18:12:30 [stride_detector_cover] engine_0: ##   0:00:24  Checking cover reachability in step 0..
SBY 18:12:31 [stride_detector_cover] engine_0: ##   0:00:25  Reached cover statement at stride_values.stride_1_seen_15 in step 0.
SBY 18:12:31 [stride_detector_cover] engine_0: ##   0:00:25  Writing trace to Verilog testbench: engine_0/trace26_tb.v
SBY 18:12:31 [stride_detector_cover] engine_0: ##   0:00:25  Writing trace to constraints file: engine_0/trace26.smtc
SBY 18:12:31 [stride_detector_cover] engine_0: ##   0:00:25  Writing trace to Yosys witness file: engine_0/trace26.yw
SBY 18:12:31 [stride_detector_cover] engine_0.trace26: Generating simulation trace for witness file: engine_0/trace26.yw
SBY 18:12:32 [stride_detector_cover] engine_0: ##   0:00:25  Checking cover reachability in step 0..
SBY 18:12:32 [stride_detector_cover] engine_0.trace7: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:32 [stride_detector_cover] engine_0.trace7: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:32 [stride_detector_cover] engine_0.trace7: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:32 [stride_detector_cover] engine_0.trace7: This license was issued to John P Wickerson.
SBY 18:12:32 [stride_detector_cover] engine_0.trace7: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:32 [stride_detector_cover] engine_0: ##   0:00:26  Reached cover statement at stride_values.stride_1_seen_14 in step 0.
SBY 18:12:32 [stride_detector_cover] engine_0: ##   0:00:26  Writing trace to Verilog testbench: engine_0/trace27_tb.v
SBY 18:12:32 [stride_detector_cover] engine_0: ##   0:00:26  Writing trace to constraints file: engine_0/trace27.smtc
SBY 18:12:32 [stride_detector_cover] engine_0: ##   0:00:26  Writing trace to Yosys witness file: engine_0/trace27.yw
SBY 18:12:32 [stride_detector_cover] engine_0.trace27: Generating simulation trace for witness file: engine_0/trace27.yw
SBY 18:12:33 [stride_detector_cover] engine_0: ##   0:00:26  Checking cover reachability in step 0..
SBY 18:12:33 [stride_detector_cover] engine_0: ##   0:00:27  Reached cover statement at stride_values.stride_1_seen_13 in step 0.
SBY 18:12:33 [stride_detector_cover] engine_0: ##   0:00:27  Writing trace to Verilog testbench: engine_0/trace28_tb.v
SBY 18:12:33 [stride_detector_cover] engine_0: ##   0:00:27  Writing trace to constraints file: engine_0/trace28.smtc
SBY 18:12:33 [stride_detector_cover] engine_0: ##   0:00:27  Writing trace to Yosys witness file: engine_0/trace28.yw
SBY 18:12:33 [stride_detector_cover] engine_0.trace28: Generating simulation trace for witness file: engine_0/trace28.yw
SBY 18:12:34 [stride_detector_cover] engine_0: ##   0:00:27  Checking cover reachability in step 0..
SBY 18:12:34 [stride_detector_cover] engine_0.trace7: finished (returncode=0)
SBY 18:12:34 [stride_detector_cover] engine_0: ##   0:00:28  Reached cover statement at stride_values.stride_1_seen_12 in step 0.
SBY 18:12:34 [stride_detector_cover] engine_0: ##   0:00:28  Writing trace to Verilog testbench: engine_0/trace29_tb.v
SBY 18:12:34 [stride_detector_cover] engine_0: ##   0:00:28  Writing trace to constraints file: engine_0/trace29.smtc
SBY 18:12:34 [stride_detector_cover] engine_0: ##   0:00:28  Writing trace to Yosys witness file: engine_0/trace29.yw
SBY 18:12:34 [stride_detector_cover] engine_0.trace29: Generating simulation trace for witness file: engine_0/trace29.yw
SBY 18:12:35 [stride_detector_cover] engine_0: ##   0:00:28  Checking cover reachability in step 0..
SBY 18:12:35 [stride_detector_cover] engine_0: ##   0:00:29  Reached cover statement at stride_values.stride_1_seen_11 in step 0.
SBY 18:12:35 [stride_detector_cover] engine_0: ##   0:00:29  Writing trace to Verilog testbench: engine_0/trace30_tb.v
SBY 18:12:35 [stride_detector_cover] engine_0: ##   0:00:29  Writing trace to constraints file: engine_0/trace30.smtc
SBY 18:12:35 [stride_detector_cover] engine_0: ##   0:00:29  Writing trace to Yosys witness file: engine_0/trace30.yw
SBY 18:12:35 [stride_detector_cover] engine_0.trace30: Generating simulation trace for witness file: engine_0/trace30.yw
SBY 18:12:35 [stride_detector_cover] engine_0: ##   0:00:29  Checking cover reachability in step 0..
SBY 18:12:36 [stride_detector_cover] engine_0: ##   0:00:29  Reached cover statement at stride_values.stride_1_seen_10 in step 0.
SBY 18:12:36 [stride_detector_cover] engine_0: ##   0:00:29  Writing trace to Verilog testbench: engine_0/trace31_tb.v
SBY 18:12:36 [stride_detector_cover] engine_0: ##   0:00:29  Writing trace to constraints file: engine_0/trace31.smtc
SBY 18:12:36 [stride_detector_cover] engine_0: ##   0:00:30  Writing trace to Yosys witness file: engine_0/trace31.yw
SBY 18:12:36 [stride_detector_cover] engine_0.trace8: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:36 [stride_detector_cover] engine_0.trace8: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:36 [stride_detector_cover] engine_0.trace8: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:36 [stride_detector_cover] engine_0.trace8: This license was issued to John P Wickerson.
SBY 18:12:36 [stride_detector_cover] engine_0.trace8: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:36 [stride_detector_cover] engine_0.trace8: finished (returncode=0)
SBY 18:12:36 [stride_detector_cover] engine_0.trace10: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:36 [stride_detector_cover] engine_0.trace10: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:36 [stride_detector_cover] engine_0.trace10: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:37 [stride_detector_cover] engine_0.trace10: This license was issued to John P Wickerson.
SBY 18:12:37 [stride_detector_cover] engine_0.trace10: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:37 [stride_detector_cover] engine_0.trace11: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:37 [stride_detector_cover] engine_0.trace11: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:37 [stride_detector_cover] engine_0.trace11: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:37 [stride_detector_cover] engine_0.trace11: This license was issued to John P Wickerson.
SBY 18:12:37 [stride_detector_cover] engine_0.trace11: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:37 [stride_detector_cover] engine_0.trace14: starting process "cd stride_detector_cover/engine_0; yosys -ql trace14.log trace14.ys"
SBY 18:12:37 [stride_detector_cover] engine_0.trace31: Generating simulation trace for witness file: engine_0/trace31.yw
SBY 18:12:37 [stride_detector_cover] engine_0: ##   0:00:30  Checking cover reachability in step 0..
SBY 18:12:37 [stride_detector_cover] engine_0: ##   0:00:30  Reached cover statement at stride_values.stride_1_seen in step 0.
SBY 18:12:37 [stride_detector_cover] engine_0: ##   0:00:30  Writing trace to Verilog testbench: engine_0/trace32_tb.v
SBY 18:12:37 [stride_detector_cover] engine_0: ##   0:00:31  Writing trace to constraints file: engine_0/trace32.smtc
SBY 18:12:37 [stride_detector_cover] engine_0: ##   0:00:31  Writing trace to Yosys witness file: engine_0/trace32.yw
SBY 18:12:37 [stride_detector_cover] engine_0.trace32: Generating simulation trace for witness file: engine_0/trace32.yw
SBY 18:12:38 [stride_detector_cover] engine_0: ##   0:00:31  Checking cover reachability in step 0..
SBY 18:12:38 [stride_detector_cover] engine_0: ##   0:00:31  Reached cover statement at stride_values.stride_values_2.stride_2_seen_2 in step 0.
SBY 18:12:38 [stride_detector_cover] engine_0: ##   0:00:31  Writing trace to Verilog testbench: engine_0/trace33_tb.v
SBY 18:12:38 [stride_detector_cover] engine_0: ##   0:00:31  Writing trace to constraints file: engine_0/trace33.smtc
SBY 18:12:38 [stride_detector_cover] engine_0: ##   0:00:32  Writing trace to Yosys witness file: engine_0/trace33.yw
SBY 18:12:38 [stride_detector_cover] engine_0.trace9: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:38 [stride_detector_cover] engine_0.trace9: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:38 [stride_detector_cover] engine_0.trace9: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:38 [stride_detector_cover] engine_0.trace9: This license was issued to John P Wickerson.
SBY 18:12:38 [stride_detector_cover] engine_0.trace9: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:38 [stride_detector_cover] engine_0.trace9: finished (returncode=0)
SBY 18:12:38 [stride_detector_cover] engine_0.trace11: finished (returncode=0)
SBY 18:12:38 [stride_detector_cover] engine_0.trace13: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:38 [stride_detector_cover] engine_0.trace13: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:38 [stride_detector_cover] engine_0.trace13: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:38 [stride_detector_cover] engine_0.trace13: This license was issued to John P Wickerson.
SBY 18:12:38 [stride_detector_cover] engine_0.trace13: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:38 [stride_detector_cover] engine_0.trace15: starting process "cd stride_detector_cover/engine_0; yosys -ql trace15.log trace15.ys"
SBY 18:12:38 [stride_detector_cover] engine_0.trace33: Generating simulation trace for witness file: engine_0/trace33.yw
SBY 18:12:39 [stride_detector_cover] engine_0: ##   0:00:32  Checking cover reachability in step 0..
SBY 18:12:39 [stride_detector_cover] engine_0: ##   0:00:32  Reached cover statement at stride_values.stride_values_2.stride_2_seen_962 in step 0.
SBY 18:12:39 [stride_detector_cover] engine_0: ##   0:00:32  Writing trace to Verilog testbench: engine_0/trace34_tb.v
SBY 18:12:39 [stride_detector_cover] engine_0: ##   0:00:33  Writing trace to constraints file: engine_0/trace34.smtc
SBY 18:12:39 [stride_detector_cover] engine_0.trace10: finished (returncode=0)
SBY 18:12:39 [stride_detector_cover] engine_0.trace13: finished (returncode=0)
SBY 18:12:39 [stride_detector_cover] engine_0.trace16: starting process "cd stride_detector_cover/engine_0; yosys -ql trace16.log trace16.ys"
SBY 18:12:39 [stride_detector_cover] engine_0: ##   0:00:33  Writing trace to Yosys witness file: engine_0/trace34.yw
SBY 18:12:39 [stride_detector_cover] engine_0.trace34: Generating simulation trace for witness file: engine_0/trace34.yw
SBY 18:12:39 [stride_detector_cover] engine_0: ##   0:00:33  Checking cover reachability in step 0..
SBY 18:12:39 [stride_detector_cover] engine_0: ##   0:00:33  Reached cover statement at stride_values.stride_values_2.stride_2_seen_898 in step 0.
SBY 18:12:39 [stride_detector_cover] engine_0: ##   0:00:33  Writing trace to Verilog testbench: engine_0/trace35_tb.v
SBY 18:12:40 [stride_detector_cover] engine_0: ##   0:00:33  Writing trace to constraints file: engine_0/trace35.smtc
SBY 18:12:40 [stride_detector_cover] engine_0.trace12: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:40 [stride_detector_cover] engine_0.trace12: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:40 [stride_detector_cover] engine_0.trace12: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:40 [stride_detector_cover] engine_0.trace12: This license was issued to John P Wickerson.
SBY 18:12:40 [stride_detector_cover] engine_0.trace12: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:40 [stride_detector_cover] engine_0.trace12: finished (returncode=0)
SBY 18:12:40 [stride_detector_cover] engine_0.trace17: starting process "cd stride_detector_cover/engine_0; yosys -ql trace17.log trace17.ys"
SBY 18:12:40 [stride_detector_cover] engine_0.trace19: starting process "cd stride_detector_cover/engine_0; yosys -ql trace19.log trace19.ys"
SBY 18:12:40 [stride_detector_cover] engine_0: ##   0:00:33  Writing trace to Yosys witness file: engine_0/trace35.yw
SBY 18:12:40 [stride_detector_cover] engine_0.trace35: Generating simulation trace for witness file: engine_0/trace35.yw
SBY 18:12:40 [stride_detector_cover] engine_0: ##   0:00:34  Checking cover reachability in step 0..
SBY 18:12:40 [stride_detector_cover] engine_0.trace18: starting process "cd stride_detector_cover/engine_0; yosys -ql trace18.log trace18.ys"
SBY 18:12:41 [stride_detector_cover] engine_0: ##   0:00:34  Reached cover statement at stride_values.stride_values_2.stride_2_seen_834 in step 0.
SBY 18:12:41 [stride_detector_cover] engine_0: ##   0:00:34  Writing trace to Verilog testbench: engine_0/trace36_tb.v
SBY 18:12:41 [stride_detector_cover] engine_0: ##   0:00:35  Writing trace to constraints file: engine_0/trace36.smtc
SBY 18:12:41 [stride_detector_cover] engine_0.trace20: starting process "cd stride_detector_cover/engine_0; yosys -ql trace20.log trace20.ys"
SBY 18:12:41 [stride_detector_cover] engine_0: ##   0:00:35  Writing trace to Yosys witness file: engine_0/trace36.yw
SBY 18:12:41 [stride_detector_cover] engine_0.trace36: Generating simulation trace for witness file: engine_0/trace36.yw
SBY 18:12:41 [stride_detector_cover] engine_0: ##   0:00:35  Checking cover reachability in step 0..
SBY 18:12:42 [stride_detector_cover] engine_0: ##   0:00:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_770 in step 0.
SBY 18:12:42 [stride_detector_cover] engine_0: ##   0:00:36  Writing trace to Verilog testbench: engine_0/trace37_tb.v
SBY 18:12:42 [stride_detector_cover] engine_0: ##   0:00:36  Writing trace to constraints file: engine_0/trace37.smtc
SBY 18:12:42 [stride_detector_cover] engine_0: ##   0:00:36  Writing trace to Yosys witness file: engine_0/trace37.yw
SBY 18:12:42 [stride_detector_cover] engine_0.trace37: Generating simulation trace for witness file: engine_0/trace37.yw
SBY 18:12:42 [stride_detector_cover] engine_0: ##   0:00:36  Checking cover reachability in step 0..
SBY 18:12:43 [stride_detector_cover] engine_0: ##   0:00:37  Reached cover statement at stride_values.stride_values_2.stride_2_seen_706 in step 0.
SBY 18:12:43 [stride_detector_cover] engine_0: ##   0:00:37  Writing trace to Verilog testbench: engine_0/trace38_tb.v
SBY 18:12:43 [stride_detector_cover] engine_0: ##   0:00:37  Writing trace to constraints file: engine_0/trace38.smtc
SBY 18:12:43 [stride_detector_cover] engine_0: ##   0:00:37  Writing trace to Yosys witness file: engine_0/trace38.yw
SBY 18:12:43 [stride_detector_cover] engine_0.trace38: Generating simulation trace for witness file: engine_0/trace38.yw
SBY 18:12:44 [stride_detector_cover] engine_0: ##   0:00:37  Checking cover reachability in step 0..
SBY 18:12:44 [stride_detector_cover] engine_0: ##   0:00:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_66 in step 0.
SBY 18:12:44 [stride_detector_cover] engine_0: ##   0:00:38  Writing trace to Verilog testbench: engine_0/trace39_tb.v
SBY 18:12:44 [stride_detector_cover] engine_0: ##   0:00:38  Writing trace to constraints file: engine_0/trace39.smtc
SBY 18:12:44 [stride_detector_cover] engine_0: ##   0:00:38  Writing trace to Yosys witness file: engine_0/trace39.yw
SBY 18:12:44 [stride_detector_cover] engine_0.trace39: Generating simulation trace for witness file: engine_0/trace39.yw
SBY 18:12:45 [stride_detector_cover] engine_0: ##   0:00:38  Checking cover reachability in step 0..
SBY 18:12:45 [stride_detector_cover] engine_0: ##   0:00:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_642 in step 0.
SBY 18:12:45 [stride_detector_cover] engine_0: ##   0:00:39  Writing trace to Verilog testbench: engine_0/trace40_tb.v
SBY 18:12:45 [stride_detector_cover] engine_0: ##   0:00:39  Writing trace to constraints file: engine_0/trace40.smtc
SBY 18:12:45 [stride_detector_cover] engine_0: ##   0:00:39  Writing trace to Yosys witness file: engine_0/trace40.yw
SBY 18:12:45 [stride_detector_cover] engine_0.trace40: Generating simulation trace for witness file: engine_0/trace40.yw
SBY 18:12:45 [stride_detector_cover] engine_0: ##   0:00:39  Checking cover reachability in step 0..
SBY 18:12:46 [stride_detector_cover] engine_0: ##   0:00:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_578 in step 0.
SBY 18:12:46 [stride_detector_cover] engine_0: ##   0:00:40  Writing trace to Verilog testbench: engine_0/trace41_tb.v
SBY 18:12:46 [stride_detector_cover] engine_0: ##   0:00:40  Writing trace to constraints file: engine_0/trace41.smtc
SBY 18:12:46 [stride_detector_cover] engine_0: ##   0:00:40  Writing trace to Yosys witness file: engine_0/trace41.yw
SBY 18:12:46 [stride_detector_cover] engine_0.trace14: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:46 [stride_detector_cover] engine_0.trace14: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:46 [stride_detector_cover] engine_0.trace14: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:46 [stride_detector_cover] engine_0.trace14: This license was issued to John P Wickerson.
SBY 18:12:46 [stride_detector_cover] engine_0.trace14: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:46 [stride_detector_cover] engine_0.trace41: Generating simulation trace for witness file: engine_0/trace41.yw
SBY 18:12:47 [stride_detector_cover] engine_0: ##   0:00:40  Checking cover reachability in step 0..
SBY 18:12:47 [stride_detector_cover] engine_0: ##   0:00:41  Reached cover statement at stride_values.stride_values_2.stride_2_seen_514 in step 0.
SBY 18:12:47 [stride_detector_cover] engine_0: ##   0:00:41  Writing trace to Verilog testbench: engine_0/trace42_tb.v
SBY 18:12:47 [stride_detector_cover] engine_0: ##   0:00:41  Writing trace to constraints file: engine_0/trace42.smtc
SBY 18:12:47 [stride_detector_cover] engine_0: ##   0:00:41  Writing trace to Yosys witness file: engine_0/trace42.yw
SBY 18:12:47 [stride_detector_cover] engine_0.trace42: Generating simulation trace for witness file: engine_0/trace42.yw
SBY 18:12:48 [stride_detector_cover] engine_0: ##   0:00:41  Checking cover reachability in step 0..
SBY 18:12:48 [stride_detector_cover] engine_0: ##   0:00:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_258 in step 0.
SBY 18:12:48 [stride_detector_cover] engine_0: ##   0:00:42  Writing trace to Verilog testbench: engine_0/trace43_tb.v
SBY 18:12:48 [stride_detector_cover] engine_0: ##   0:00:42  Writing trace to constraints file: engine_0/trace43.smtc
SBY 18:12:48 [stride_detector_cover] engine_0.trace14: finished (returncode=0)
SBY 18:12:49 [stride_detector_cover] engine_0: ##   0:00:42  Writing trace to Yosys witness file: engine_0/trace43.yw
SBY 18:12:49 [stride_detector_cover] engine_0.trace43: Generating simulation trace for witness file: engine_0/trace43.yw
SBY 18:12:49 [stride_detector_cover] engine_0: ##   0:00:42  Checking cover reachability in step 0..
SBY 18:12:49 [stride_detector_cover] engine_0.trace21: starting process "cd stride_detector_cover/engine_0; yosys -ql trace21.log trace21.ys"
SBY 18:12:49 [stride_detector_cover] engine_0: ##   0:00:43  Reached cover statement at stride_values.stride_values_2.stride_2_seen_386 in step 0.
SBY 18:12:49 [stride_detector_cover] engine_0: ##   0:00:43  Writing trace to Verilog testbench: engine_0/trace44_tb.v
SBY 18:12:49 [stride_detector_cover] engine_0.trace15: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:49 [stride_detector_cover] engine_0.trace15: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:49 [stride_detector_cover] engine_0.trace15: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:49 [stride_detector_cover] engine_0.trace15: This license was issued to John P Wickerson.
SBY 18:12:49 [stride_detector_cover] engine_0.trace15: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:49 [stride_detector_cover] engine_0: ##   0:00:43  Writing trace to constraints file: engine_0/trace44.smtc
SBY 18:12:49 [stride_detector_cover] engine_0: ##   0:00:43  Writing trace to Yosys witness file: engine_0/trace44.yw
SBY 18:12:50 [stride_detector_cover] engine_0.trace44: Generating simulation trace for witness file: engine_0/trace44.yw
SBY 18:12:50 [stride_detector_cover] engine_0: ##   0:00:44  Checking cover reachability in step 0..
SBY 18:12:50 [stride_detector_cover] engine_0: ##   0:00:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_130 in step 0.
SBY 18:12:50 [stride_detector_cover] engine_0: ##   0:00:44  Writing trace to Verilog testbench: engine_0/trace45_tb.v
SBY 18:12:50 [stride_detector_cover] engine_0: ##   0:00:44  Writing trace to constraints file: engine_0/trace45.smtc
SBY 18:12:50 [stride_detector_cover] engine_0.trace16: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:50 [stride_detector_cover] engine_0.trace16: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:50 [stride_detector_cover] engine_0.trace16: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:50 [stride_detector_cover] engine_0.trace16: This license was issued to John P Wickerson.
SBY 18:12:50 [stride_detector_cover] engine_0.trace16: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:50 [stride_detector_cover] engine_0: ##   0:00:44  Writing trace to Yosys witness file: engine_0/trace45.yw
SBY 18:12:51 [stride_detector_cover] engine_0.trace45: Generating simulation trace for witness file: engine_0/trace45.yw
SBY 18:12:51 [stride_detector_cover] engine_0: ##   0:00:44  Checking cover reachability in step 0..
SBY 18:12:51 [stride_detector_cover] engine_0.trace15: finished (returncode=0)
SBY 18:12:51 [stride_detector_cover] engine_0: ##   0:00:45  Reached cover statement at stride_values.stride_values_2.stride_2_seen_450 in step 0.
SBY 18:12:51 [stride_detector_cover] engine_0: ##   0:00:45  Writing trace to Verilog testbench: engine_0/trace46_tb.v
SBY 18:12:51 [stride_detector_cover] engine_0: ##   0:00:45  Writing trace to constraints file: engine_0/trace46.smtc
SBY 18:12:51 [stride_detector_cover] engine_0: ##   0:00:45  Writing trace to Yosys witness file: engine_0/trace46.yw
SBY 18:12:51 [stride_detector_cover] engine_0.trace22: starting process "cd stride_detector_cover/engine_0; yosys -ql trace22.log trace22.ys"
SBY 18:12:51 [stride_detector_cover] engine_0.trace46: Generating simulation trace for witness file: engine_0/trace46.yw
SBY 18:12:52 [stride_detector_cover] engine_0: ##   0:00:45  Checking cover reachability in step 0..
SBY 18:12:52 [stride_detector_cover] engine_0.trace17: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:52 [stride_detector_cover] engine_0.trace17: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:52 [stride_detector_cover] engine_0.trace17: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:52 [stride_detector_cover] engine_0.trace17: This license was issued to John P Wickerson.
SBY 18:12:52 [stride_detector_cover] engine_0.trace17: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:52 [stride_detector_cover] engine_0.trace19: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:52 [stride_detector_cover] engine_0.trace19: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:52 [stride_detector_cover] engine_0.trace19: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:52 [stride_detector_cover] engine_0.trace19: This license was issued to John P Wickerson.
SBY 18:12:52 [stride_detector_cover] engine_0.trace19: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:52 [stride_detector_cover] engine_0.trace18: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:52 [stride_detector_cover] engine_0.trace18: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:52 [stride_detector_cover] engine_0.trace18: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:52 [stride_detector_cover] engine_0.trace18: This license was issued to John P Wickerson.
SBY 18:12:52 [stride_detector_cover] engine_0.trace18: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:52 [stride_detector_cover] engine_0.trace20: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:12:53 [stride_detector_cover] engine_0.trace20: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:12:53 [stride_detector_cover] engine_0.trace20: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:12:53 [stride_detector_cover] engine_0.trace20: This license was issued to John P Wickerson.
SBY 18:12:53 [stride_detector_cover] engine_0.trace20: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:12:53 [stride_detector_cover] engine_0: ##   0:00:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_322 in step 0.
SBY 18:12:53 [stride_detector_cover] engine_0: ##   0:00:46  Writing trace to Verilog testbench: engine_0/trace47_tb.v
SBY 18:12:53 [stride_detector_cover] engine_0: ##   0:00:46  Writing trace to constraints file: engine_0/trace47.smtc
SBY 18:12:53 [stride_detector_cover] engine_0: ##   0:00:46  Writing trace to Yosys witness file: engine_0/trace47.yw
SBY 18:12:53 [stride_detector_cover] engine_0.trace47: Generating simulation trace for witness file: engine_0/trace47.yw
SBY 18:12:53 [stride_detector_cover] engine_0: ##   0:00:47  Checking cover reachability in step 0..
SBY 18:12:53 [stride_detector_cover] engine_0: ##   0:00:47  Reached cover statement at stride_values.stride_values_2.stride_2_seen_194 in step 0.
SBY 18:12:53 [stride_detector_cover] engine_0: ##   0:00:47  Writing trace to Verilog testbench: engine_0/trace48_tb.v
SBY 18:12:53 [stride_detector_cover] engine_0: ##   0:00:47  Writing trace to constraints file: engine_0/trace48.smtc
SBY 18:12:53 [stride_detector_cover] engine_0.trace16: finished (returncode=0)
SBY 18:12:54 [stride_detector_cover] engine_0.trace18: finished (returncode=0)
SBY 18:12:54 [stride_detector_cover] engine_0: ##   0:00:48  Writing trace to Yosys witness file: engine_0/trace48.yw
SBY 18:12:54 [stride_detector_cover] engine_0.trace48: Generating simulation trace for witness file: engine_0/trace48.yw
SBY 18:12:54 [stride_detector_cover] engine_0: ##   0:00:48  Checking cover reachability in step 0..
SBY 18:12:54 [stride_detector_cover] engine_0.trace17: finished (returncode=0)
SBY 18:12:54 [stride_detector_cover] engine_0.trace20: finished (returncode=0)
SBY 18:12:54 [stride_detector_cover] engine_0.trace23: starting process "cd stride_detector_cover/engine_0; yosys -ql trace23.log trace23.ys"
SBY 18:12:55 [stride_detector_cover] engine_0: ##   0:00:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_994 in step 0.
SBY 18:12:55 [stride_detector_cover] engine_0: ##   0:00:48  Writing trace to Verilog testbench: engine_0/trace49_tb.v
SBY 18:12:55 [stride_detector_cover] engine_0: ##   0:00:48  Writing trace to constraints file: engine_0/trace49.smtc
SBY 18:12:55 [stride_detector_cover] engine_0: ##   0:00:48  Writing trace to Yosys witness file: engine_0/trace49.yw
SBY 18:12:55 [stride_detector_cover] engine_0.trace49: Generating simulation trace for witness file: engine_0/trace49.yw
SBY 18:12:55 [stride_detector_cover] engine_0: ##   0:00:48  Checking cover reachability in step 0..
SBY 18:12:55 [stride_detector_cover] engine_0: ##   0:00:49  Reached cover statement at stride_values.stride_values_2.stride_2_seen_930 in step 0.
SBY 18:12:55 [stride_detector_cover] engine_0: ##   0:00:49  Writing trace to Verilog testbench: engine_0/trace50_tb.v
SBY 18:12:55 [stride_detector_cover] engine_0.trace19: finished (returncode=0)
SBY 18:12:55 [stride_detector_cover] engine_0.trace24: starting process "cd stride_detector_cover/engine_0; yosys -ql trace24.log trace24.ys"
SBY 18:12:55 [stride_detector_cover] engine_0.trace26: starting process "cd stride_detector_cover/engine_0; yosys -ql trace26.log trace26.ys"
SBY 18:12:55 [stride_detector_cover] engine_0: ##   0:00:49  Writing trace to constraints file: engine_0/trace50.smtc
SBY 18:12:56 [stride_detector_cover] engine_0: ##   0:00:49  Writing trace to Yosys witness file: engine_0/trace50.yw
SBY 18:12:56 [stride_detector_cover] engine_0.trace50: Generating simulation trace for witness file: engine_0/trace50.yw
SBY 18:12:56 [stride_detector_cover] engine_0: ##   0:00:49  Checking cover reachability in step 0..
SBY 18:12:56 [stride_detector_cover] engine_0.trace25: starting process "cd stride_detector_cover/engine_0; yosys -ql trace25.log trace25.ys"
SBY 18:12:56 [stride_detector_cover] engine_0: ##   0:00:50  Reached cover statement at stride_values.stride_values_2.stride_2_seen_866 in step 0.
SBY 18:12:56 [stride_detector_cover] engine_0: ##   0:00:50  Writing trace to Verilog testbench: engine_0/trace51_tb.v
SBY 18:12:56 [stride_detector_cover] engine_0: ##   0:00:50  Writing trace to constraints file: engine_0/trace51.smtc
SBY 18:12:56 [stride_detector_cover] engine_0.trace27: starting process "cd stride_detector_cover/engine_0; yosys -ql trace27.log trace27.ys"
SBY 18:12:56 [stride_detector_cover] engine_0: ##   0:00:50  Writing trace to Yosys witness file: engine_0/trace51.yw
SBY 18:12:56 [stride_detector_cover] engine_0.trace51: Generating simulation trace for witness file: engine_0/trace51.yw
SBY 18:12:57 [stride_detector_cover] engine_0: ##   0:00:50  Checking cover reachability in step 0..
SBY 18:12:57 [stride_detector_cover] engine_0: ##   0:00:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_802 in step 0.
SBY 18:12:57 [stride_detector_cover] engine_0: ##   0:00:51  Writing trace to Verilog testbench: engine_0/trace52_tb.v
SBY 18:12:57 [stride_detector_cover] engine_0: ##   0:00:51  Writing trace to constraints file: engine_0/trace52.smtc
SBY 18:12:57 [stride_detector_cover] engine_0: ##   0:00:51  Writing trace to Yosys witness file: engine_0/trace52.yw
SBY 18:12:57 [stride_detector_cover] engine_0.trace52: Generating simulation trace for witness file: engine_0/trace52.yw
SBY 18:12:58 [stride_detector_cover] engine_0: ##   0:00:51  Checking cover reachability in step 0..
SBY 18:12:58 [stride_detector_cover] engine_0: ##   0:00:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_738 in step 0.
SBY 18:12:58 [stride_detector_cover] engine_0: ##   0:00:52  Writing trace to Verilog testbench: engine_0/trace53_tb.v
SBY 18:12:58 [stride_detector_cover] engine_0: ##   0:00:52  Writing trace to constraints file: engine_0/trace53.smtc
SBY 18:12:58 [stride_detector_cover] engine_0: ##   0:00:52  Writing trace to Yosys witness file: engine_0/trace53.yw
SBY 18:12:58 [stride_detector_cover] engine_0.trace53: Generating simulation trace for witness file: engine_0/trace53.yw
SBY 18:12:58 [stride_detector_cover] engine_0: ##   0:00:52  Checking cover reachability in step 0..
SBY 18:12:59 [stride_detector_cover] engine_0: ##   0:00:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_674 in step 0.
SBY 18:12:59 [stride_detector_cover] engine_0: ##   0:00:52  Writing trace to Verilog testbench: engine_0/trace54_tb.v
SBY 18:12:59 [stride_detector_cover] engine_0: ##   0:00:53  Writing trace to constraints file: engine_0/trace54.smtc
SBY 18:12:59 [stride_detector_cover] engine_0: ##   0:00:53  Writing trace to Yosys witness file: engine_0/trace54.yw
SBY 18:12:59 [stride_detector_cover] engine_0.trace54: Generating simulation trace for witness file: engine_0/trace54.yw
SBY 18:12:59 [stride_detector_cover] engine_0: ##   0:00:53  Checking cover reachability in step 0..
SBY 18:13:00 [stride_detector_cover] engine_0: ##   0:00:53  Reached cover statement at stride_values.stride_values_2.stride_2_seen_610 in step 0.
SBY 18:13:00 [stride_detector_cover] engine_0: ##   0:00:53  Writing trace to Verilog testbench: engine_0/trace55_tb.v
SBY 18:13:00 [stride_detector_cover] engine_0: ##   0:00:53  Writing trace to constraints file: engine_0/trace55.smtc
SBY 18:13:00 [stride_detector_cover] engine_0: ##   0:00:54  Writing trace to Yosys witness file: engine_0/trace55.yw
SBY 18:13:00 [stride_detector_cover] engine_0.trace55: Generating simulation trace for witness file: engine_0/trace55.yw
SBY 18:13:00 [stride_detector_cover] engine_0: ##   0:00:54  Checking cover reachability in step 0..
SBY 18:13:00 [stride_detector_cover] engine_0.trace21: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:00 [stride_detector_cover] engine_0.trace21: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:00 [stride_detector_cover] engine_0.trace21: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:00 [stride_detector_cover] engine_0.trace21: This license was issued to John P Wickerson.
SBY 18:13:00 [stride_detector_cover] engine_0.trace21: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:00 [stride_detector_cover] engine_0: ##   0:00:54  Reached cover statement at stride_values.stride_values_2.stride_2_seen_546 in step 0.
SBY 18:13:00 [stride_detector_cover] engine_0: ##   0:00:54  Writing trace to Verilog testbench: engine_0/trace56_tb.v
SBY 18:13:01 [stride_detector_cover] engine_0: ##   0:00:54  Writing trace to constraints file: engine_0/trace56.smtc
SBY 18:13:01 [stride_detector_cover] engine_0: ##   0:00:55  Writing trace to Yosys witness file: engine_0/trace56.yw
SBY 18:13:01 [stride_detector_cover] engine_0.trace56: Generating simulation trace for witness file: engine_0/trace56.yw
SBY 18:13:01 [stride_detector_cover] engine_0: ##   0:00:55  Checking cover reachability in step 0..
SBY 18:13:01 [stride_detector_cover] engine_0: ##   0:00:55  Reached cover statement at stride_values.stride_values_2.stride_2_seen_482 in step 0.
SBY 18:13:01 [stride_detector_cover] engine_0: ##   0:00:55  Writing trace to Verilog testbench: engine_0/trace57_tb.v
SBY 18:13:02 [stride_detector_cover] engine_0: ##   0:00:55  Writing trace to constraints file: engine_0/trace57.smtc
SBY 18:13:02 [stride_detector_cover] engine_0: ##   0:00:56  Writing trace to Yosys witness file: engine_0/trace57.yw
SBY 18:13:02 [stride_detector_cover] engine_0.trace21: finished (returncode=0)
SBY 18:13:02 [stride_detector_cover] engine_0.trace57: Generating simulation trace for witness file: engine_0/trace57.yw
SBY 18:13:02 [stride_detector_cover] engine_0: ##   0:00:56  Checking cover reachability in step 0..
SBY 18:13:02 [stride_detector_cover] engine_0.trace28: starting process "cd stride_detector_cover/engine_0; yosys -ql trace28.log trace28.ys"
SBY 18:13:03 [stride_detector_cover] engine_0: ##   0:00:56  Reached cover statement at stride_values.stride_values_2.stride_2_seen_418 in step 0.
SBY 18:13:03 [stride_detector_cover] engine_0: ##   0:00:56  Writing trace to Verilog testbench: engine_0/trace58_tb.v
SBY 18:13:03 [stride_detector_cover] engine_0: ##   0:00:57  Writing trace to constraints file: engine_0/trace58.smtc
SBY 18:13:03 [stride_detector_cover] engine_0: ##   0:00:57  Writing trace to Yosys witness file: engine_0/trace58.yw
SBY 18:13:03 [stride_detector_cover] engine_0.trace22: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:03 [stride_detector_cover] engine_0.trace22: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:03 [stride_detector_cover] engine_0.trace22: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:03 [stride_detector_cover] engine_0.trace22: This license was issued to John P Wickerson.
SBY 18:13:03 [stride_detector_cover] engine_0.trace22: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:03 [stride_detector_cover] engine_0.trace58: Generating simulation trace for witness file: engine_0/trace58.yw
SBY 18:13:04 [stride_detector_cover] engine_0: ##   0:00:57  Checking cover reachability in step 0..
SBY 18:13:04 [stride_detector_cover] engine_0: ##   0:00:58  Reached cover statement at stride_values.stride_values_2.stride_2_seen_354 in step 0.
SBY 18:13:04 [stride_detector_cover] engine_0: ##   0:00:58  Writing trace to Verilog testbench: engine_0/trace59_tb.v
SBY 18:13:04 [stride_detector_cover] engine_0: ##   0:00:58  Writing trace to constraints file: engine_0/trace59.smtc
SBY 18:13:04 [stride_detector_cover] engine_0: ##   0:00:58  Writing trace to Yosys witness file: engine_0/trace59.yw
SBY 18:13:04 [stride_detector_cover] engine_0.trace59: Generating simulation trace for witness file: engine_0/trace59.yw
SBY 18:13:04 [stride_detector_cover] engine_0: ##   0:00:58  Checking cover reachability in step 0..
SBY 18:13:05 [stride_detector_cover] engine_0: ##   0:00:59  Reached cover statement at stride_values.stride_values_2.stride_2_seen_34 in step 0.
SBY 18:13:05 [stride_detector_cover] engine_0: ##   0:00:59  Writing trace to Verilog testbench: engine_0/trace60_tb.v
SBY 18:13:05 [stride_detector_cover] engine_0: ##   0:00:59  Writing trace to constraints file: engine_0/trace60.smtc
SBY 18:13:05 [stride_detector_cover] engine_0: ##   0:00:59  Writing trace to Yosys witness file: engine_0/trace60.yw
SBY 18:13:05 [stride_detector_cover] engine_0.trace22: finished (returncode=0)
SBY 18:13:05 [stride_detector_cover] engine_0.trace60: Generating simulation trace for witness file: engine_0/trace60.yw
SBY 18:13:06 [stride_detector_cover] engine_0: ##   0:00:59  Checking cover reachability in step 0..
SBY 18:13:06 [stride_detector_cover] engine_0.trace29: starting process "cd stride_detector_cover/engine_0; yosys -ql trace29.log trace29.ys"
SBY 18:13:06 [stride_detector_cover] engine_0: ##   0:01:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_290 in step 0.
SBY 18:13:06 [stride_detector_cover] engine_0: ##   0:01:00  Writing trace to Verilog testbench: engine_0/trace61_tb.v
SBY 18:13:06 [stride_detector_cover] engine_0: ##   0:01:00  Writing trace to constraints file: engine_0/trace61.smtc
SBY 18:13:06 [stride_detector_cover] engine_0: ##   0:01:00  Writing trace to Yosys witness file: engine_0/trace61.yw
SBY 18:13:06 [stride_detector_cover] engine_0.trace61: Generating simulation trace for witness file: engine_0/trace61.yw
SBY 18:13:07 [stride_detector_cover] engine_0: ##   0:01:00  Checking cover reachability in step 0..
SBY 18:13:07 [stride_detector_cover] engine_0.trace23: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:07 [stride_detector_cover] engine_0.trace23: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:07 [stride_detector_cover] engine_0.trace23: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:07 [stride_detector_cover] engine_0.trace23: This license was issued to John P Wickerson.
SBY 18:13:07 [stride_detector_cover] engine_0.trace23: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:07 [stride_detector_cover] engine_0: ##   0:01:01  Reached cover statement at stride_values.stride_values_2.stride_2_seen_226 in step 0.
SBY 18:13:07 [stride_detector_cover] engine_0: ##   0:01:01  Writing trace to Verilog testbench: engine_0/trace62_tb.v
SBY 18:13:07 [stride_detector_cover] engine_0: ##   0:01:01  Writing trace to constraints file: engine_0/trace62.smtc
SBY 18:13:07 [stride_detector_cover] engine_0: ##   0:01:01  Writing trace to Yosys witness file: engine_0/trace62.yw
SBY 18:13:07 [stride_detector_cover] engine_0.trace62: Generating simulation trace for witness file: engine_0/trace62.yw
SBY 18:13:08 [stride_detector_cover] engine_0: ##   0:01:01  Checking cover reachability in step 0..
SBY 18:13:08 [stride_detector_cover] engine_0.trace24: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:08 [stride_detector_cover] engine_0.trace24: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:08 [stride_detector_cover] engine_0.trace24: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:08 [stride_detector_cover] engine_0.trace24: This license was issued to John P Wickerson.
SBY 18:13:08 [stride_detector_cover] engine_0.trace24: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:08 [stride_detector_cover] engine_0.trace26: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:08 [stride_detector_cover] engine_0.trace26: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:08 [stride_detector_cover] engine_0.trace26: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:08 [stride_detector_cover] engine_0.trace26: This license was issued to John P Wickerson.
SBY 18:13:08 [stride_detector_cover] engine_0.trace26: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:08 [stride_detector_cover] engine_0.trace25: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:08 [stride_detector_cover] engine_0.trace25: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:08 [stride_detector_cover] engine_0.trace25: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:08 [stride_detector_cover] engine_0.trace25: This license was issued to John P Wickerson.
SBY 18:13:08 [stride_detector_cover] engine_0.trace25: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:09 [stride_detector_cover] engine_0: ##   0:01:02  Reached cover statement at stride_values.stride_values_2.stride_2_seen_162 in step 0.
SBY 18:13:09 [stride_detector_cover] engine_0: ##   0:01:02  Writing trace to Verilog testbench: engine_0/trace63_tb.v
SBY 18:13:09 [stride_detector_cover] engine_0: ##   0:01:03  Writing trace to constraints file: engine_0/trace63.smtc
SBY 18:13:09 [stride_detector_cover] engine_0.trace23: finished (returncode=0)
SBY 18:13:09 [stride_detector_cover] engine_0.trace27: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:09 [stride_detector_cover] engine_0.trace27: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:09 [stride_detector_cover] engine_0.trace27: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:09 [stride_detector_cover] engine_0.trace27: This license was issued to John P Wickerson.
SBY 18:13:09 [stride_detector_cover] engine_0.trace27: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:09 [stride_detector_cover] engine_0: ##   0:01:03  Writing trace to Yosys witness file: engine_0/trace63.yw
SBY 18:13:09 [stride_detector_cover] engine_0.trace63: Generating simulation trace for witness file: engine_0/trace63.yw
SBY 18:13:09 [stride_detector_cover] engine_0: ##   0:01:03  Checking cover reachability in step 0..
SBY 18:13:10 [stride_detector_cover] engine_0: ##   0:01:03  Reached cover statement at stride_values.stride_values_2.stride_2_seen_98 in step 0.
SBY 18:13:10 [stride_detector_cover] engine_0: ##   0:01:03  Writing trace to Verilog testbench: engine_0/trace64_tb.v
SBY 18:13:10 [stride_detector_cover] engine_0: ##   0:01:03  Writing trace to constraints file: engine_0/trace64.smtc
SBY 18:13:10 [stride_detector_cover] engine_0: ##   0:01:04  Writing trace to Yosys witness file: engine_0/trace64.yw
SBY 18:13:10 [stride_detector_cover] engine_0.trace24: finished (returncode=0)
SBY 18:13:10 [stride_detector_cover] engine_0.trace25: finished (returncode=0)
SBY 18:13:10 [stride_detector_cover] engine_0.trace30: starting process "cd stride_detector_cover/engine_0; yosys -ql trace30.log trace30.ys"
SBY 18:13:10 [stride_detector_cover] engine_0.trace64: Generating simulation trace for witness file: engine_0/trace64.yw
SBY 18:13:10 [stride_detector_cover] engine_0: ##   0:01:04  Checking cover reachability in step 0..
SBY 18:13:11 [stride_detector_cover] engine_0: ##   0:01:04  Reached cover statement at stride_values.stride_values_2.stride_2_seen_978 in step 0.
SBY 18:13:11 [stride_detector_cover] engine_0: ##   0:01:04  Writing trace to Verilog testbench: engine_0/trace65_tb.v
SBY 18:13:11 [stride_detector_cover] engine_0: ##   0:01:04  Writing trace to constraints file: engine_0/trace65.smtc
SBY 18:13:11 [stride_detector_cover] engine_0: ##   0:01:05  Writing trace to Yosys witness file: engine_0/trace65.yw
SBY 18:13:11 [stride_detector_cover] engine_0.trace26: finished (returncode=0)
SBY 18:13:11 [stride_detector_cover] engine_0.trace31: starting process "cd stride_detector_cover/engine_0; yosys -ql trace31.log trace31.ys"
SBY 18:13:11 [stride_detector_cover] engine_0.trace65: Generating simulation trace for witness file: engine_0/trace65.yw
SBY 18:13:11 [stride_detector_cover] engine_0: ##   0:01:05  Checking cover reachability in step 0..
SBY 18:13:11 [stride_detector_cover] engine_0.trace27: finished (returncode=0)
SBY 18:13:11 [stride_detector_cover] engine_0.trace32: starting process "cd stride_detector_cover/engine_0; yosys -ql trace32.log trace32.ys"
SBY 18:13:12 [stride_detector_cover] engine_0: ##   0:01:05  Reached cover statement at stride_values.stride_values_2.stride_2_seen_946 in step 0.
SBY 18:13:12 [stride_detector_cover] engine_0: ##   0:01:05  Writing trace to Verilog testbench: engine_0/trace66_tb.v
SBY 18:13:12 [stride_detector_cover] engine_0: ##   0:01:05  Writing trace to constraints file: engine_0/trace66.smtc
SBY 18:13:12 [stride_detector_cover] engine_0: ##   0:01:06  Writing trace to Yosys witness file: engine_0/trace66.yw
SBY 18:13:12 [stride_detector_cover] engine_0.trace66: Generating simulation trace for witness file: engine_0/trace66.yw
SBY 18:13:12 [stride_detector_cover] engine_0: ##   0:01:06  Checking cover reachability in step 0..
SBY 18:13:12 [stride_detector_cover] engine_0.trace33: starting process "cd stride_detector_cover/engine_0; yosys -ql trace33.log trace33.ys"
SBY 18:13:12 [stride_detector_cover] engine_0: ##   0:01:06  Reached cover statement at stride_values.stride_values_2.stride_2_seen_914 in step 0.
SBY 18:13:12 [stride_detector_cover] engine_0: ##   0:01:06  Writing trace to Verilog testbench: engine_0/trace67_tb.v
SBY 18:13:12 [stride_detector_cover] engine_0: ##   0:01:06  Writing trace to constraints file: engine_0/trace67.smtc
SBY 18:13:12 [stride_detector_cover] engine_0.trace34: starting process "cd stride_detector_cover/engine_0; yosys -ql trace34.log trace34.ys"
SBY 18:13:13 [stride_detector_cover] engine_0: ##   0:01:06  Writing trace to Yosys witness file: engine_0/trace67.yw
SBY 18:13:13 [stride_detector_cover] engine_0.trace67: Generating simulation trace for witness file: engine_0/trace67.yw
SBY 18:13:13 [stride_detector_cover] engine_0: ##   0:01:07  Checking cover reachability in step 0..
SBY 18:13:13 [stride_detector_cover] engine_0: ##   0:01:07  Reached cover statement at stride_values.stride_values_2.stride_2_seen_882 in step 0.
SBY 18:13:13 [stride_detector_cover] engine_0: ##   0:01:07  Writing trace to Verilog testbench: engine_0/trace68_tb.v
SBY 18:13:13 [stride_detector_cover] engine_0: ##   0:01:07  Writing trace to constraints file: engine_0/trace68.smtc
SBY 18:13:13 [stride_detector_cover] engine_0: ##   0:01:07  Writing trace to Yosys witness file: engine_0/trace68.yw
SBY 18:13:13 [stride_detector_cover] engine_0.trace68: Generating simulation trace for witness file: engine_0/trace68.yw
SBY 18:13:14 [stride_detector_cover] engine_0: ##   0:01:07  Checking cover reachability in step 0..
SBY 18:13:14 [stride_detector_cover] engine_0: ##   0:01:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_850 in step 0.
SBY 18:13:14 [stride_detector_cover] engine_0: ##   0:01:08  Writing trace to Verilog testbench: engine_0/trace69_tb.v
SBY 18:13:14 [stride_detector_cover] engine_0: ##   0:01:08  Writing trace to constraints file: engine_0/trace69.smtc
SBY 18:13:14 [stride_detector_cover] engine_0: ##   0:01:08  Writing trace to Yosys witness file: engine_0/trace69.yw
SBY 18:13:14 [stride_detector_cover] engine_0.trace69: Generating simulation trace for witness file: engine_0/trace69.yw
SBY 18:13:14 [stride_detector_cover] engine_0: ##   0:01:08  Checking cover reachability in step 0..
SBY 18:13:15 [stride_detector_cover] engine_0.trace28: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:15 [stride_detector_cover] engine_0.trace28: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:15 [stride_detector_cover] engine_0.trace28: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:15 [stride_detector_cover] engine_0.trace28: This license was issued to John P Wickerson.
SBY 18:13:15 [stride_detector_cover] engine_0.trace28: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:15 [stride_detector_cover] engine_0: ##   0:01:09  Reached cover statement at stride_values.stride_values_2.stride_2_seen_82 in step 0.
SBY 18:13:15 [stride_detector_cover] engine_0: ##   0:01:09  Writing trace to Verilog testbench: engine_0/trace70_tb.v
SBY 18:13:15 [stride_detector_cover] engine_0: ##   0:01:09  Writing trace to constraints file: engine_0/trace70.smtc
SBY 18:13:15 [stride_detector_cover] engine_0: ##   0:01:09  Writing trace to Yosys witness file: engine_0/trace70.yw
SBY 18:13:15 [stride_detector_cover] engine_0.trace70: Generating simulation trace for witness file: engine_0/trace70.yw
SBY 18:13:16 [stride_detector_cover] engine_0: ##   0:01:09  Checking cover reachability in step 0..
SBY 18:13:16 [stride_detector_cover] engine_0: ##   0:01:10  Reached cover statement at stride_values.stride_values_2.stride_2_seen_818 in step 0.
SBY 18:13:16 [stride_detector_cover] engine_0: ##   0:01:10  Writing trace to Verilog testbench: engine_0/trace71_tb.v
SBY 18:13:16 [stride_detector_cover] engine_0: ##   0:01:10  Writing trace to constraints file: engine_0/trace71.smtc
SBY 18:13:16 [stride_detector_cover] engine_0: ##   0:01:10  Writing trace to Yosys witness file: engine_0/trace71.yw
SBY 18:13:16 [stride_detector_cover] engine_0.trace28: finished (returncode=0)
SBY 18:13:17 [stride_detector_cover] engine_0.trace71: Generating simulation trace for witness file: engine_0/trace71.yw
SBY 18:13:17 [stride_detector_cover] engine_0: ##   0:01:11  Checking cover reachability in step 0..
SBY 18:13:17 [stride_detector_cover] engine_0.trace35: starting process "cd stride_detector_cover/engine_0; yosys -ql trace35.log trace35.ys"
SBY 18:13:17 [stride_detector_cover] engine_0: ##   0:01:11  Reached cover statement at stride_values.stride_values_2.stride_2_seen_786 in step 0.
SBY 18:13:17 [stride_detector_cover] engine_0: ##   0:01:11  Writing trace to Verilog testbench: engine_0/trace72_tb.v
SBY 18:13:17 [stride_detector_cover] engine_0: ##   0:01:11  Writing trace to constraints file: engine_0/trace72.smtc
SBY 18:13:18 [stride_detector_cover] engine_0: ##   0:01:12  Writing trace to Yosys witness file: engine_0/trace72.yw
SBY 18:13:18 [stride_detector_cover] engine_0.trace72: Generating simulation trace for witness file: engine_0/trace72.yw
SBY 18:13:18 [stride_detector_cover] engine_0: ##   0:01:12  Checking cover reachability in step 0..
SBY 18:13:18 [stride_detector_cover] engine_0.trace29: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:18 [stride_detector_cover] engine_0.trace29: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:18 [stride_detector_cover] engine_0.trace29: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:18 [stride_detector_cover] engine_0.trace29: This license was issued to John P Wickerson.
SBY 18:13:18 [stride_detector_cover] engine_0.trace29: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:18 [stride_detector_cover] engine_0: ##   0:01:12  Reached cover statement at stride_values.stride_values_2.stride_2_seen_754 in step 0.
SBY 18:13:18 [stride_detector_cover] engine_0: ##   0:01:12  Writing trace to Verilog testbench: engine_0/trace73_tb.v
SBY 18:13:19 [stride_detector_cover] engine_0: ##   0:01:12  Writing trace to constraints file: engine_0/trace73.smtc
SBY 18:13:19 [stride_detector_cover] engine_0: ##   0:01:13  Writing trace to Yosys witness file: engine_0/trace73.yw
SBY 18:13:19 [stride_detector_cover] engine_0.trace73: Generating simulation trace for witness file: engine_0/trace73.yw
SBY 18:13:19 [stride_detector_cover] engine_0: ##   0:01:13  Checking cover reachability in step 0..
SBY 18:13:19 [stride_detector_cover] engine_0: ##   0:01:13  Reached cover statement at stride_values.stride_values_2.stride_2_seen_722 in step 0.
SBY 18:13:19 [stride_detector_cover] engine_0: ##   0:01:13  Writing trace to Verilog testbench: engine_0/trace74_tb.v
SBY 18:13:20 [stride_detector_cover] engine_0: ##   0:01:13  Writing trace to constraints file: engine_0/trace74.smtc
SBY 18:13:20 [stride_detector_cover] engine_0: ##   0:01:14  Writing trace to Yosys witness file: engine_0/trace74.yw
SBY 18:13:20 [stride_detector_cover] engine_0.trace29: finished (returncode=0)
SBY 18:13:20 [stride_detector_cover] engine_0.trace74: Generating simulation trace for witness file: engine_0/trace74.yw
SBY 18:13:20 [stride_detector_cover] engine_0: ##   0:01:14  Checking cover reachability in step 0..
SBY 18:13:21 [stride_detector_cover] engine_0: ##   0:01:14  Reached cover statement at stride_values.stride_values_2.stride_2_seen_690 in step 0.
SBY 18:13:21 [stride_detector_cover] engine_0: ##   0:01:14  Writing trace to Verilog testbench: engine_0/trace75_tb.v
SBY 18:13:21 [stride_detector_cover] engine_0: ##   0:01:15  Writing trace to constraints file: engine_0/trace75.smtc
SBY 18:13:21 [stride_detector_cover] engine_0: ##   0:01:15  Writing trace to Yosys witness file: engine_0/trace75.yw
SBY 18:13:21 [stride_detector_cover] engine_0.trace36: starting process "cd stride_detector_cover/engine_0; yosys -ql trace36.log trace36.ys"
SBY 18:13:21 [stride_detector_cover] engine_0.trace75: Generating simulation trace for witness file: engine_0/trace75.yw
SBY 18:13:21 [stride_detector_cover] engine_0: ##   0:01:15  Checking cover reachability in step 0..
SBY 18:13:22 [stride_detector_cover] engine_0: ##   0:01:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_658 in step 0.
SBY 18:13:22 [stride_detector_cover] engine_0: ##   0:01:15  Writing trace to Verilog testbench: engine_0/trace76_tb.v
SBY 18:13:22 [stride_detector_cover] engine_0: ##   0:01:16  Writing trace to constraints file: engine_0/trace76.smtc
SBY 18:13:22 [stride_detector_cover] engine_0: ##   0:01:16  Writing trace to Yosys witness file: engine_0/trace76.yw
SBY 18:13:22 [stride_detector_cover] engine_0.trace76: Generating simulation trace for witness file: engine_0/trace76.yw
SBY 18:13:22 [stride_detector_cover] engine_0: ##   0:01:16  Checking cover reachability in step 0..
SBY 18:13:23 [stride_detector_cover] engine_0.trace30: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:23 [stride_detector_cover] engine_0.trace30: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:23 [stride_detector_cover] engine_0.trace30: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:23 [stride_detector_cover] engine_0.trace30: This license was issued to John P Wickerson.
SBY 18:13:23 [stride_detector_cover] engine_0.trace30: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:23 [stride_detector_cover] engine_0: ##   0:01:17  Reached cover statement at stride_values.stride_values_2.stride_2_seen_626 in step 0.
SBY 18:13:23 [stride_detector_cover] engine_0: ##   0:01:17  Writing trace to Verilog testbench: engine_0/trace77_tb.v
SBY 18:13:23 [stride_detector_cover] engine_0: ##   0:01:17  Writing trace to constraints file: engine_0/trace77.smtc
SBY 18:13:24 [stride_detector_cover] engine_0: ##   0:01:17  Writing trace to Yosys witness file: engine_0/trace77.yw
SBY 18:13:24 [stride_detector_cover] engine_0.trace77: Generating simulation trace for witness file: engine_0/trace77.yw
SBY 18:13:24 [stride_detector_cover] engine_0: ##   0:01:17  Checking cover reachability in step 0..
SBY 18:13:24 [stride_detector_cover] engine_0: ##   0:01:18  Reached cover statement at stride_values.stride_values_2.stride_2_seen_594 in step 0.
SBY 18:13:24 [stride_detector_cover] engine_0: ##   0:01:18  Writing trace to Verilog testbench: engine_0/trace78_tb.v
SBY 18:13:24 [stride_detector_cover] engine_0: ##   0:01:18  Writing trace to constraints file: engine_0/trace78.smtc
SBY 18:13:24 [stride_detector_cover] engine_0.trace31: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:24 [stride_detector_cover] engine_0.trace31: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:25 [stride_detector_cover] engine_0.trace31: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:25 [stride_detector_cover] engine_0.trace31: This license was issued to John P Wickerson.
SBY 18:13:25 [stride_detector_cover] engine_0.trace31: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:25 [stride_detector_cover] engine_0: ##   0:01:19  Writing trace to Yosys witness file: engine_0/trace78.yw
SBY 18:13:25 [stride_detector_cover] engine_0.trace78: Generating simulation trace for witness file: engine_0/trace78.yw
SBY 18:13:25 [stride_detector_cover] engine_0: ##   0:01:19  Checking cover reachability in step 0..
SBY 18:13:25 [stride_detector_cover] engine_0.trace30: finished (returncode=0)
SBY 18:13:26 [stride_detector_cover] engine_0.trace32: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:26 [stride_detector_cover] engine_0.trace32: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:26 [stride_detector_cover] engine_0.trace32: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:26 [stride_detector_cover] engine_0.trace32: This license was issued to John P Wickerson.
SBY 18:13:26 [stride_detector_cover] engine_0.trace32: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:26 [stride_detector_cover] engine_0: ##   0:01:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_562 in step 0.
SBY 18:13:26 [stride_detector_cover] engine_0: ##   0:01:19  Writing trace to Verilog testbench: engine_0/trace79_tb.v
SBY 18:13:26 [stride_detector_cover] engine_0: ##   0:01:20  Writing trace to constraints file: engine_0/trace79.smtc
SBY 18:13:26 [stride_detector_cover] engine_0: ##   0:01:20  Writing trace to Yosys witness file: engine_0/trace79.yw
SBY 18:13:26 [stride_detector_cover] engine_0.trace79: Generating simulation trace for witness file: engine_0/trace79.yw
SBY 18:13:26 [stride_detector_cover] engine_0: ##   0:01:20  Checking cover reachability in step 0..
SBY 18:13:26 [stride_detector_cover] engine_0.trace33: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:26 [stride_detector_cover] engine_0.trace33: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:27 [stride_detector_cover] engine_0.trace33: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:27 [stride_detector_cover] engine_0.trace33: This license was issued to John P Wickerson.
SBY 18:13:27 [stride_detector_cover] engine_0.trace33: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:27 [stride_detector_cover] engine_0.trace34: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:27 [stride_detector_cover] engine_0.trace34: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:27 [stride_detector_cover] engine_0.trace34: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:27 [stride_detector_cover] engine_0.trace34: This license was issued to John P Wickerson.
SBY 18:13:27 [stride_detector_cover] engine_0.trace34: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:27 [stride_detector_cover] engine_0.trace37: starting process "cd stride_detector_cover/engine_0; yosys -ql trace37.log trace37.ys"
SBY 18:13:27 [stride_detector_cover] engine_0: ##   0:01:20  Reached cover statement at stride_values.stride_values_2.stride_2_seen_530 in step 0.
SBY 18:13:27 [stride_detector_cover] engine_0: ##   0:01:20  Writing trace to Verilog testbench: engine_0/trace80_tb.v
SBY 18:13:27 [stride_detector_cover] engine_0: ##   0:01:21  Writing trace to constraints file: engine_0/trace80.smtc
SBY 18:13:27 [stride_detector_cover] engine_0: ##   0:01:21  Writing trace to Yosys witness file: engine_0/trace80.yw
SBY 18:13:27 [stride_detector_cover] engine_0.trace80: Generating simulation trace for witness file: engine_0/trace80.yw
SBY 18:13:28 [stride_detector_cover] engine_0: ##   0:01:21  Checking cover reachability in step 0..
SBY 18:13:28 [stride_detector_cover] engine_0.trace31: finished (returncode=0)
SBY 18:13:28 [stride_detector_cover] engine_0: ##   0:01:22  Reached cover statement at stride_values.stride_values_2.stride_2_seen_50 in step 0.
SBY 18:13:28 [stride_detector_cover] engine_0: ##   0:01:22  Writing trace to Verilog testbench: engine_0/trace81_tb.v
SBY 18:13:28 [stride_detector_cover] engine_0: ##   0:01:22  Writing trace to constraints file: engine_0/trace81.smtc
SBY 18:13:28 [stride_detector_cover] engine_0: ##   0:01:22  Writing trace to Yosys witness file: engine_0/trace81.yw
SBY 18:13:28 [stride_detector_cover] engine_0.trace32: finished (returncode=0)
SBY 18:13:28 [stride_detector_cover] engine_0.trace34: finished (returncode=0)
SBY 18:13:29 [stride_detector_cover] engine_0.trace38: starting process "cd stride_detector_cover/engine_0; yosys -ql trace38.log trace38.ys"
SBY 18:13:29 [stride_detector_cover] engine_0.trace81: Generating simulation trace for witness file: engine_0/trace81.yw
SBY 18:13:29 [stride_detector_cover] engine_0: ##   0:01:22  Checking cover reachability in step 0..
SBY 18:13:29 [stride_detector_cover] engine_0.trace33: finished (returncode=0)
SBY 18:13:29 [stride_detector_cover] engine_0.trace39: starting process "cd stride_detector_cover/engine_0; yosys -ql trace39.log trace39.ys"
SBY 18:13:29 [stride_detector_cover] engine_0: ##   0:01:23  Reached cover statement at stride_values.stride_values_2.stride_2_seen_498 in step 0.
SBY 18:13:29 [stride_detector_cover] engine_0: ##   0:01:23  Writing trace to Verilog testbench: engine_0/trace82_tb.v
SBY 18:13:30 [stride_detector_cover] engine_0: ##   0:01:23  Writing trace to constraints file: engine_0/trace82.smtc
SBY 18:13:30 [stride_detector_cover] engine_0: ##   0:01:23  Writing trace to Yosys witness file: engine_0/trace82.yw
SBY 18:13:30 [stride_detector_cover] engine_0.trace82: Generating simulation trace for witness file: engine_0/trace82.yw
SBY 18:13:30 [stride_detector_cover] engine_0: ##   0:01:23  Checking cover reachability in step 0..
SBY 18:13:30 [stride_detector_cover] engine_0.trace40: starting process "cd stride_detector_cover/engine_0; yosys -ql trace40.log trace40.ys"
SBY 18:13:30 [stride_detector_cover] engine_0: ##   0:01:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_466 in step 0.
SBY 18:13:30 [stride_detector_cover] engine_0: ##   0:01:24  Writing trace to Verilog testbench: engine_0/trace83_tb.v
SBY 18:13:30 [stride_detector_cover] engine_0: ##   0:01:24  Writing trace to constraints file: engine_0/trace83.smtc
SBY 18:13:30 [stride_detector_cover] engine_0.trace35: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:30 [stride_detector_cover] engine_0.trace35: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:30 [stride_detector_cover] engine_0.trace35: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:30 [stride_detector_cover] engine_0.trace35: This license was issued to John P Wickerson.
SBY 18:13:31 [stride_detector_cover] engine_0.trace35: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:31 [stride_detector_cover] engine_0.trace41: starting process "cd stride_detector_cover/engine_0; yosys -ql trace41.log trace41.ys"
SBY 18:13:31 [stride_detector_cover] engine_0: ##   0:01:24  Writing trace to Yosys witness file: engine_0/trace83.yw
SBY 18:13:31 [stride_detector_cover] engine_0.trace83: Generating simulation trace for witness file: engine_0/trace83.yw
SBY 18:13:31 [stride_detector_cover] engine_0: ##   0:01:25  Checking cover reachability in step 0..
SBY 18:13:31 [stride_detector_cover] engine_0: ##   0:01:25  Reached cover statement at stride_values.stride_values_2.stride_2_seen_434 in step 0.
SBY 18:13:31 [stride_detector_cover] engine_0: ##   0:01:25  Writing trace to Verilog testbench: engine_0/trace84_tb.v
SBY 18:13:31 [stride_detector_cover] engine_0: ##   0:01:25  Writing trace to constraints file: engine_0/trace84.smtc
SBY 18:13:32 [stride_detector_cover] engine_0: ##   0:01:26  Writing trace to Yosys witness file: engine_0/trace84.yw
SBY 18:13:32 [stride_detector_cover] engine_0.trace84: Generating simulation trace for witness file: engine_0/trace84.yw
SBY 18:13:32 [stride_detector_cover] engine_0: ##   0:01:26  Checking cover reachability in step 0..
SBY 18:13:32 [stride_detector_cover] engine_0.trace35: finished (returncode=0)
SBY 18:13:33 [stride_detector_cover] engine_0: ##   0:01:26  Reached cover statement at stride_values.stride_values_2.stride_2_seen_402 in step 0.
SBY 18:13:33 [stride_detector_cover] engine_0: ##   0:01:26  Writing trace to Verilog testbench: engine_0/trace85_tb.v
SBY 18:13:33 [stride_detector_cover] engine_0: ##   0:01:26  Writing trace to constraints file: engine_0/trace85.smtc
SBY 18:13:33 [stride_detector_cover] engine_0: ##   0:01:26  Writing trace to Yosys witness file: engine_0/trace85.yw
SBY 18:13:33 [stride_detector_cover] engine_0.trace85: Generating simulation trace for witness file: engine_0/trace85.yw
SBY 18:13:33 [stride_detector_cover] engine_0: ##   0:01:27  Checking cover reachability in step 0..
SBY 18:13:33 [stride_detector_cover] engine_0.trace42: starting process "cd stride_detector_cover/engine_0; yosys -ql trace42.log trace42.ys"
SBY 18:13:33 [stride_detector_cover] engine_0: ##   0:01:27  Reached cover statement at stride_values.stride_values_2.stride_2_seen_370 in step 0.
SBY 18:13:33 [stride_detector_cover] engine_0: ##   0:01:27  Writing trace to Verilog testbench: engine_0/trace86_tb.v
SBY 18:13:33 [stride_detector_cover] engine_0: ##   0:01:27  Writing trace to constraints file: engine_0/trace86.smtc
SBY 18:13:34 [stride_detector_cover] engine_0: ##   0:01:27  Writing trace to Yosys witness file: engine_0/trace86.yw
SBY 18:13:34 [stride_detector_cover] engine_0.trace86: Generating simulation trace for witness file: engine_0/trace86.yw
SBY 18:13:34 [stride_detector_cover] engine_0: ##   0:01:28  Checking cover reachability in step 0..
SBY 18:13:34 [stride_detector_cover] engine_0: ##   0:01:28  Reached cover statement at stride_values.stride_values_2.stride_2_seen_338 in step 0.
SBY 18:13:34 [stride_detector_cover] engine_0: ##   0:01:28  Writing trace to Verilog testbench: engine_0/trace87_tb.v
SBY 18:13:34 [stride_detector_cover] engine_0.trace36: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:34 [stride_detector_cover] engine_0.trace36: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:34 [stride_detector_cover] engine_0.trace36: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:34 [stride_detector_cover] engine_0.trace36: This license was issued to John P Wickerson.
SBY 18:13:34 [stride_detector_cover] engine_0.trace36: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:34 [stride_detector_cover] engine_0: ##   0:01:28  Writing trace to constraints file: engine_0/trace87.smtc
SBY 18:13:34 [stride_detector_cover] engine_0: ##   0:01:28  Writing trace to Yosys witness file: engine_0/trace87.yw
SBY 18:13:35 [stride_detector_cover] engine_0.trace87: Generating simulation trace for witness file: engine_0/trace87.yw
SBY 18:13:35 [stride_detector_cover] engine_0: ##   0:01:29  Checking cover reachability in step 0..
SBY 18:13:35 [stride_detector_cover] engine_0: ##   0:01:29  Reached cover statement at stride_values.stride_values_2.stride_2_seen_306 in step 0.
SBY 18:13:35 [stride_detector_cover] engine_0: ##   0:01:29  Writing trace to Verilog testbench: engine_0/trace88_tb.v
SBY 18:13:35 [stride_detector_cover] engine_0: ##   0:01:29  Writing trace to constraints file: engine_0/trace88.smtc
SBY 18:13:36 [stride_detector_cover] engine_0: ##   0:01:30  Writing trace to Yosys witness file: engine_0/trace88.yw
SBY 18:13:36 [stride_detector_cover] engine_0.trace88: Generating simulation trace for witness file: engine_0/trace88.yw
SBY 18:13:36 [stride_detector_cover] engine_0: ##   0:01:30  Checking cover reachability in step 0..
SBY 18:13:36 [stride_detector_cover] engine_0.trace36: finished (returncode=0)
SBY 18:13:36 [stride_detector_cover] engine_0.trace43: starting process "cd stride_detector_cover/engine_0; yosys -ql trace43.log trace43.ys"
SBY 18:13:37 [stride_detector_cover] engine_0: ##   0:01:30  Reached cover statement at stride_values.stride_values_2.stride_2_seen_274 in step 0.
SBY 18:13:37 [stride_detector_cover] engine_0: ##   0:01:30  Writing trace to Verilog testbench: engine_0/trace89_tb.v
SBY 18:13:37 [stride_detector_cover] engine_0: ##   0:01:31  Writing trace to constraints file: engine_0/trace89.smtc
SBY 18:13:37 [stride_detector_cover] engine_0: ##   0:01:31  Writing trace to Yosys witness file: engine_0/trace89.yw
SBY 18:13:37 [stride_detector_cover] engine_0.trace89: Generating simulation trace for witness file: engine_0/trace89.yw
SBY 18:13:37 [stride_detector_cover] engine_0: ##   0:01:31  Checking cover reachability in step 0..
SBY 18:13:38 [stride_detector_cover] engine_0: ##   0:01:32  Reached cover statement at stride_values.stride_values_2.stride_2_seen_242 in step 0.
SBY 18:13:38 [stride_detector_cover] engine_0: ##   0:01:32  Writing trace to Verilog testbench: engine_0/trace90_tb.v
SBY 18:13:38 [stride_detector_cover] engine_0: ##   0:01:32  Writing trace to constraints file: engine_0/trace90.smtc
SBY 18:13:38 [stride_detector_cover] engine_0: ##   0:01:32  Writing trace to Yosys witness file: engine_0/trace90.yw
SBY 18:13:38 [stride_detector_cover] engine_0.trace90: Generating simulation trace for witness file: engine_0/trace90.yw
SBY 18:13:38 [stride_detector_cover] engine_0: ##   0:01:32  Checking cover reachability in step 0..
SBY 18:13:39 [stride_detector_cover] engine_0: ##   0:01:32  Reached cover statement at stride_values.stride_values_2.stride_2_seen_210 in step 0.
SBY 18:13:39 [stride_detector_cover] engine_0: ##   0:01:32  Writing trace to Verilog testbench: engine_0/trace91_tb.v
SBY 18:13:39 [stride_detector_cover] engine_0: ##   0:01:33  Writing trace to constraints file: engine_0/trace91.smtc
SBY 18:13:39 [stride_detector_cover] engine_0.trace37: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:39 [stride_detector_cover] engine_0.trace37: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:39 [stride_detector_cover] engine_0.trace37: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:39 [stride_detector_cover] engine_0.trace37: This license was issued to John P Wickerson.
SBY 18:13:39 [stride_detector_cover] engine_0.trace37: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:39 [stride_detector_cover] engine_0: ##   0:01:33  Writing trace to Yosys witness file: engine_0/trace91.yw
SBY 18:13:39 [stride_detector_cover] engine_0.trace91: Generating simulation trace for witness file: engine_0/trace91.yw
SBY 18:13:39 [stride_detector_cover] engine_0: ##   0:01:33  Checking cover reachability in step 0..
SBY 18:13:40 [stride_detector_cover] engine_0: ##   0:01:34  Reached cover statement at stride_values.stride_values_2.stride_2_seen_18 in step 0.
SBY 18:13:40 [stride_detector_cover] engine_0: ##   0:01:34  Writing trace to Verilog testbench: engine_0/trace92_tb.v
SBY 18:13:40 [stride_detector_cover] engine_0: ##   0:01:34  Writing trace to constraints file: engine_0/trace92.smtc
SBY 18:13:40 [stride_detector_cover] engine_0: ##   0:01:34  Writing trace to Yosys witness file: engine_0/trace92.yw
SBY 18:13:40 [stride_detector_cover] engine_0.trace92: Generating simulation trace for witness file: engine_0/trace92.yw
SBY 18:13:40 [stride_detector_cover] engine_0: ##   0:01:34  Checking cover reachability in step 0..
SBY 18:13:41 [stride_detector_cover] engine_0.trace37: finished (returncode=0)
SBY 18:13:41 [stride_detector_cover] engine_0: ##   0:01:35  Reached cover statement at stride_values.stride_values_2.stride_2_seen_178 in step 0.
SBY 18:13:41 [stride_detector_cover] engine_0: ##   0:01:35  Writing trace to Verilog testbench: engine_0/trace93_tb.v
SBY 18:13:41 [stride_detector_cover] engine_0: ##   0:01:35  Writing trace to constraints file: engine_0/trace93.smtc
SBY 18:13:41 [stride_detector_cover] engine_0: ##   0:01:35  Writing trace to Yosys witness file: engine_0/trace93.yw
SBY 18:13:41 [stride_detector_cover] engine_0.trace38: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:41 [stride_detector_cover] engine_0.trace38: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:41 [stride_detector_cover] engine_0.trace38: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:41 [stride_detector_cover] engine_0.trace38: This license was issued to John P Wickerson.
SBY 18:13:41 [stride_detector_cover] engine_0.trace38: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:41 [stride_detector_cover] engine_0.trace44: starting process "cd stride_detector_cover/engine_0; yosys -ql trace44.log trace44.ys"
SBY 18:13:41 [stride_detector_cover] engine_0.trace93: Generating simulation trace for witness file: engine_0/trace93.yw
SBY 18:13:42 [stride_detector_cover] engine_0: ##   0:01:35  Checking cover reachability in step 0..
SBY 18:13:42 [stride_detector_cover] engine_0: ##   0:01:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_146 in step 0.
SBY 18:13:42 [stride_detector_cover] engine_0: ##   0:01:36  Writing trace to Verilog testbench: engine_0/trace94_tb.v
SBY 18:13:42 [stride_detector_cover] engine_0: ##   0:01:36  Writing trace to constraints file: engine_0/trace94.smtc
SBY 18:13:42 [stride_detector_cover] engine_0.trace39: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:42 [stride_detector_cover] engine_0.trace39: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:42 [stride_detector_cover] engine_0.trace39: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:42 [stride_detector_cover] engine_0.trace39: This license was issued to John P Wickerson.
SBY 18:13:42 [stride_detector_cover] engine_0.trace39: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:42 [stride_detector_cover] engine_0: ##   0:01:36  Writing trace to Yosys witness file: engine_0/trace94.yw
SBY 18:13:42 [stride_detector_cover] engine_0.trace94: Generating simulation trace for witness file: engine_0/trace94.yw
SBY 18:13:42 [stride_detector_cover] engine_0: ##   0:01:36  Checking cover reachability in step 0..
SBY 18:13:42 [stride_detector_cover] engine_0.trace40: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:43 [stride_detector_cover] engine_0.trace40: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:43 [stride_detector_cover] engine_0.trace40: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:43 [stride_detector_cover] engine_0.trace40: This license was issued to John P Wickerson.
SBY 18:13:43 [stride_detector_cover] engine_0.trace40: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:43 [stride_detector_cover] engine_0: ##   0:01:37  Reached cover statement at stride_values.stride_values_2.stride_2_seen_114 in step 0.
SBY 18:13:43 [stride_detector_cover] engine_0: ##   0:01:37  Writing trace to Verilog testbench: engine_0/trace95_tb.v
SBY 18:13:43 [stride_detector_cover] engine_0: ##   0:01:37  Writing trace to constraints file: engine_0/trace95.smtc
SBY 18:13:43 [stride_detector_cover] engine_0.trace38: finished (returncode=0)
SBY 18:13:43 [stride_detector_cover] engine_0.trace41: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:43 [stride_detector_cover] engine_0.trace41: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:43 [stride_detector_cover] engine_0.trace41: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:43 [stride_detector_cover] engine_0.trace41: This license was issued to John P Wickerson.
SBY 18:13:43 [stride_detector_cover] engine_0.trace41: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:44 [stride_detector_cover] engine_0: ##   0:01:37  Writing trace to Yosys witness file: engine_0/trace95.yw
SBY 18:13:44 [stride_detector_cover] engine_0.trace95: Generating simulation trace for witness file: engine_0/trace95.yw
SBY 18:13:44 [stride_detector_cover] engine_0: ##   0:01:37  Checking cover reachability in step 0..
SBY 18:13:44 [stride_detector_cover] engine_0.trace39: finished (returncode=0)
SBY 18:13:44 [stride_detector_cover] engine_0.trace45: starting process "cd stride_detector_cover/engine_0; yosys -ql trace45.log trace45.ys"
SBY 18:13:44 [stride_detector_cover] engine_0: ##   0:01:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1010 in step 0.
SBY 18:13:44 [stride_detector_cover] engine_0: ##   0:01:38  Writing trace to Verilog testbench: engine_0/trace96_tb.v
SBY 18:13:44 [stride_detector_cover] engine_0: ##   0:01:38  Writing trace to constraints file: engine_0/trace96.smtc
SBY 18:13:45 [stride_detector_cover] engine_0: ##   0:01:38  Writing trace to Yosys witness file: engine_0/trace96.yw
SBY 18:13:45 [stride_detector_cover] engine_0.trace96: Generating simulation trace for witness file: engine_0/trace96.yw
SBY 18:13:45 [stride_detector_cover] engine_0: ##   0:01:38  Checking cover reachability in step 0..
SBY 18:13:45 [stride_detector_cover] engine_0: ##   0:01:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_986 in step 0.
SBY 18:13:45 [stride_detector_cover] engine_0: ##   0:01:39  Writing trace to Verilog testbench: engine_0/trace97_tb.v
SBY 18:13:45 [stride_detector_cover] engine_0.trace40: finished (returncode=0)
SBY 18:13:45 [stride_detector_cover] engine_0.trace46: starting process "cd stride_detector_cover/engine_0; yosys -ql trace46.log trace46.ys"
SBY 18:13:45 [stride_detector_cover] engine_0: ##   0:01:39  Writing trace to constraints file: engine_0/trace97.smtc
SBY 18:13:45 [stride_detector_cover] engine_0: ##   0:01:39  Writing trace to Yosys witness file: engine_0/trace97.yw
SBY 18:13:45 [stride_detector_cover] engine_0.trace97: Generating simulation trace for witness file: engine_0/trace97.yw
SBY 18:13:45 [stride_detector_cover] engine_0: ##   0:01:39  Checking cover reachability in step 0..
SBY 18:13:45 [stride_detector_cover] engine_0.trace41: finished (returncode=0)
SBY 18:13:46 [stride_detector_cover] engine_0.trace47: starting process "cd stride_detector_cover/engine_0; yosys -ql trace47.log trace47.ys"
SBY 18:13:46 [stride_detector_cover] engine_0: ##   0:01:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_954 in step 0.
SBY 18:13:46 [stride_detector_cover] engine_0: ##   0:01:40  Writing trace to Verilog testbench: engine_0/trace98_tb.v
SBY 18:13:46 [stride_detector_cover] engine_0: ##   0:01:40  Writing trace to constraints file: engine_0/trace98.smtc
SBY 18:13:46 [stride_detector_cover] engine_0: ##   0:01:40  Writing trace to Yosys witness file: engine_0/trace98.yw
SBY 18:13:46 [stride_detector_cover] engine_0.trace98: Generating simulation trace for witness file: engine_0/trace98.yw
SBY 18:13:46 [stride_detector_cover] engine_0: ##   0:01:40  Checking cover reachability in step 0..
SBY 18:13:46 [stride_detector_cover] engine_0.trace42: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:46 [stride_detector_cover] engine_0.trace42: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:46 [stride_detector_cover] engine_0.trace42: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:46 [stride_detector_cover] engine_0.trace42: This license was issued to John P Wickerson.
SBY 18:13:46 [stride_detector_cover] engine_0.trace42: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:46 [stride_detector_cover] engine_0.trace48: starting process "cd stride_detector_cover/engine_0; yosys -ql trace48.log trace48.ys"
SBY 18:13:47 [stride_detector_cover] engine_0: ##   0:01:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_922 in step 0.
SBY 18:13:47 [stride_detector_cover] engine_0: ##   0:01:40  Writing trace to Verilog testbench: engine_0/trace99_tb.v
SBY 18:13:47 [stride_detector_cover] engine_0: ##   0:01:40  Writing trace to constraints file: engine_0/trace99.smtc
SBY 18:13:47 [stride_detector_cover] engine_0: ##   0:01:40  Writing trace to Yosys witness file: engine_0/trace99.yw
SBY 18:13:47 [stride_detector_cover] engine_0.trace99: Generating simulation trace for witness file: engine_0/trace99.yw
SBY 18:13:47 [stride_detector_cover] engine_0: ##   0:01:41  Checking cover reachability in step 0..
SBY 18:13:47 [stride_detector_cover] engine_0.trace42: finished (returncode=0)
SBY 18:13:47 [stride_detector_cover] engine_0: ##   0:01:41  Reached cover statement at stride_values.stride_values_2.stride_2_seen_90 in step 0.
SBY 18:13:48 [stride_detector_cover] engine_0: ##   0:01:41  Writing trace to Verilog testbench: engine_0/trace100_tb.v
SBY 18:13:48 [stride_detector_cover] engine_0: ##   0:01:41  Writing trace to constraints file: engine_0/trace100.smtc
SBY 18:13:48 [stride_detector_cover] engine_0: ##   0:01:41  Writing trace to Yosys witness file: engine_0/trace100.yw
SBY 18:13:48 [stride_detector_cover] engine_0.trace100: Generating simulation trace for witness file: engine_0/trace100.yw
SBY 18:13:48 [stride_detector_cover] engine_0: ##   0:01:42  Checking cover reachability in step 0..
SBY 18:13:48 [stride_detector_cover] engine_0.trace49: starting process "cd stride_detector_cover/engine_0; yosys -ql trace49.log trace49.ys"
SBY 18:13:48 [stride_detector_cover] engine_0: ##   0:01:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_890 in step 0.
SBY 18:13:48 [stride_detector_cover] engine_0: ##   0:01:42  Writing trace to Verilog testbench: engine_0/trace101_tb.v
SBY 18:13:48 [stride_detector_cover] engine_0: ##   0:01:42  Writing trace to constraints file: engine_0/trace101.smtc
SBY 18:13:48 [stride_detector_cover] engine_0.trace43: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:48 [stride_detector_cover] engine_0.trace43: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:48 [stride_detector_cover] engine_0.trace43: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:48 [stride_detector_cover] engine_0.trace43: This license was issued to John P Wickerson.
SBY 18:13:49 [stride_detector_cover] engine_0.trace43: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:49 [stride_detector_cover] engine_0: ##   0:01:42  Writing trace to Yosys witness file: engine_0/trace101.yw
SBY 18:13:49 [stride_detector_cover] engine_0.trace101: Generating simulation trace for witness file: engine_0/trace101.yw
SBY 18:13:49 [stride_detector_cover] engine_0: ##   0:01:43  Checking cover reachability in step 0..
SBY 18:13:49 [stride_detector_cover] engine_0: ##   0:01:43  Reached cover statement at stride_values.stride_values_2.stride_2_seen_858 in step 0.
SBY 18:13:49 [stride_detector_cover] engine_0: ##   0:01:43  Writing trace to Verilog testbench: engine_0/trace102_tb.v
SBY 18:13:49 [stride_detector_cover] engine_0: ##   0:01:43  Writing trace to constraints file: engine_0/trace102.smtc
SBY 18:13:50 [stride_detector_cover] engine_0: ##   0:01:43  Writing trace to Yosys witness file: engine_0/trace102.yw
SBY 18:13:50 [stride_detector_cover] engine_0.trace102: Generating simulation trace for witness file: engine_0/trace102.yw
SBY 18:13:50 [stride_detector_cover] engine_0: ##   0:01:44  Checking cover reachability in step 0..
SBY 18:13:50 [stride_detector_cover] engine_0: ##   0:01:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_826 in step 0.
SBY 18:13:50 [stride_detector_cover] engine_0: ##   0:01:44  Writing trace to Verilog testbench: engine_0/trace103_tb.v
SBY 18:13:50 [stride_detector_cover] engine_0: ##   0:01:44  Writing trace to constraints file: engine_0/trace103.smtc
SBY 18:13:50 [stride_detector_cover] engine_0: ##   0:01:44  Writing trace to Yosys witness file: engine_0/trace103.yw
SBY 18:13:51 [stride_detector_cover] engine_0.trace103: Generating simulation trace for witness file: engine_0/trace103.yw
SBY 18:13:51 [stride_detector_cover] engine_0: ##   0:01:45  Checking cover reachability in step 0..
SBY 18:13:51 [stride_detector_cover] engine_0.trace43: finished (returncode=0)
SBY 18:13:51 [stride_detector_cover] engine_0: ##   0:01:45  Reached cover statement at stride_values.stride_values_2.stride_2_seen_794 in step 0.
SBY 18:13:51 [stride_detector_cover] engine_0: ##   0:01:45  Writing trace to Verilog testbench: engine_0/trace104_tb.v
SBY 18:13:52 [stride_detector_cover] engine_0: ##   0:01:45  Writing trace to constraints file: engine_0/trace104.smtc
SBY 18:13:52 [stride_detector_cover] engine_0.trace50: starting process "cd stride_detector_cover/engine_0; yosys -ql trace50.log trace50.ys"
SBY 18:13:52 [stride_detector_cover] engine_0: ##   0:01:46  Writing trace to Yosys witness file: engine_0/trace104.yw
SBY 18:13:52 [stride_detector_cover] engine_0.trace104: Generating simulation trace for witness file: engine_0/trace104.yw
SBY 18:13:52 [stride_detector_cover] engine_0: ##   0:01:46  Checking cover reachability in step 0..
SBY 18:13:52 [stride_detector_cover] engine_0: ##   0:01:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_762 in step 0.
SBY 18:13:52 [stride_detector_cover] engine_0: ##   0:01:46  Writing trace to Verilog testbench: engine_0/trace105_tb.v
SBY 18:13:52 [stride_detector_cover] engine_0: ##   0:01:46  Writing trace to constraints file: engine_0/trace105.smtc
SBY 18:13:53 [stride_detector_cover] engine_0: ##   0:01:47  Writing trace to Yosys witness file: engine_0/trace105.yw
SBY 18:13:53 [stride_detector_cover] engine_0.trace105: Generating simulation trace for witness file: engine_0/trace105.yw
SBY 18:13:53 [stride_detector_cover] engine_0: ##   0:01:47  Checking cover reachability in step 0..
SBY 18:13:53 [stride_detector_cover] engine_0: ##   0:01:47  Reached cover statement at stride_values.stride_values_2.stride_2_seen_730 in step 0.
SBY 18:13:53 [stride_detector_cover] engine_0: ##   0:01:47  Writing trace to Verilog testbench: engine_0/trace106_tb.v
SBY 18:13:54 [stride_detector_cover] engine_0: ##   0:01:47  Writing trace to constraints file: engine_0/trace106.smtc
SBY 18:13:54 [stride_detector_cover] engine_0.trace44: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:54 [stride_detector_cover] engine_0.trace44: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:54 [stride_detector_cover] engine_0.trace44: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:54 [stride_detector_cover] engine_0.trace44: This license was issued to John P Wickerson.
SBY 18:13:54 [stride_detector_cover] engine_0.trace44: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:54 [stride_detector_cover] engine_0: ##   0:01:48  Writing trace to Yosys witness file: engine_0/trace106.yw
SBY 18:13:54 [stride_detector_cover] engine_0.trace106: Generating simulation trace for witness file: engine_0/trace106.yw
SBY 18:13:54 [stride_detector_cover] engine_0: ##   0:01:48  Checking cover reachability in step 0..
SBY 18:13:55 [stride_detector_cover] engine_0: ##   0:01:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_698 in step 0.
SBY 18:13:55 [stride_detector_cover] engine_0: ##   0:01:48  Writing trace to Verilog testbench: engine_0/trace107_tb.v
SBY 18:13:55 [stride_detector_cover] engine_0: ##   0:01:49  Writing trace to constraints file: engine_0/trace107.smtc
SBY 18:13:55 [stride_detector_cover] engine_0: ##   0:01:49  Writing trace to Yosys witness file: engine_0/trace107.yw
SBY 18:13:55 [stride_detector_cover] engine_0.trace107: Generating simulation trace for witness file: engine_0/trace107.yw
SBY 18:13:55 [stride_detector_cover] engine_0: ##   0:01:49  Checking cover reachability in step 0..
SBY 18:13:55 [stride_detector_cover] engine_0.trace44: finished (returncode=0)
SBY 18:13:56 [stride_detector_cover] engine_0: ##   0:01:49  Reached cover statement at stride_values.stride_values_2.stride_2_seen_666 in step 0.
SBY 18:13:56 [stride_detector_cover] engine_0: ##   0:01:49  Writing trace to Verilog testbench: engine_0/trace108_tb.v
SBY 18:13:56 [stride_detector_cover] engine_0: ##   0:01:50  Writing trace to constraints file: engine_0/trace108.smtc
SBY 18:13:56 [stride_detector_cover] engine_0: ##   0:01:50  Writing trace to Yosys witness file: engine_0/trace108.yw
SBY 18:13:56 [stride_detector_cover] engine_0.trace108: Generating simulation trace for witness file: engine_0/trace108.yw
SBY 18:13:56 [stride_detector_cover] engine_0: ##   0:01:50  Checking cover reachability in step 0..
SBY 18:13:56 [stride_detector_cover] engine_0.trace45: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:56 [stride_detector_cover] engine_0.trace45: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:56 [stride_detector_cover] engine_0.trace45: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:56 [stride_detector_cover] engine_0.trace45: This license was issued to John P Wickerson.
SBY 18:13:56 [stride_detector_cover] engine_0.trace45: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:56 [stride_detector_cover] engine_0.trace51: starting process "cd stride_detector_cover/engine_0; yosys -ql trace51.log trace51.ys"
SBY 18:13:57 [stride_detector_cover] engine_0: ##   0:01:50  Reached cover statement at stride_values.stride_values_2.stride_2_seen_634 in step 0.
SBY 18:13:57 [stride_detector_cover] engine_0: ##   0:01:50  Writing trace to Verilog testbench: engine_0/trace109_tb.v
SBY 18:13:57 [stride_detector_cover] engine_0: ##   0:01:51  Writing trace to constraints file: engine_0/trace109.smtc
SBY 18:13:57 [stride_detector_cover] engine_0: ##   0:01:51  Writing trace to Yosys witness file: engine_0/trace109.yw
SBY 18:13:57 [stride_detector_cover] engine_0.trace109: Generating simulation trace for witness file: engine_0/trace109.yw
SBY 18:13:57 [stride_detector_cover] engine_0: ##   0:01:51  Checking cover reachability in step 0..
SBY 18:13:57 [stride_detector_cover] engine_0.trace46: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:57 [stride_detector_cover] engine_0.trace46: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:57 [stride_detector_cover] engine_0.trace46: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:57 [stride_detector_cover] engine_0.trace46: This license was issued to John P Wickerson.
SBY 18:13:57 [stride_detector_cover] engine_0.trace46: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:58 [stride_detector_cover] engine_0: ##   0:01:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_602 in step 0.
SBY 18:13:58 [stride_detector_cover] engine_0: ##   0:01:51  Writing trace to Verilog testbench: engine_0/trace110_tb.v
SBY 18:13:58 [stride_detector_cover] engine_0: ##   0:01:52  Writing trace to constraints file: engine_0/trace110.smtc
SBY 18:13:58 [stride_detector_cover] engine_0: ##   0:01:52  Writing trace to Yosys witness file: engine_0/trace110.yw
SBY 18:13:58 [stride_detector_cover] engine_0.trace110: Generating simulation trace for witness file: engine_0/trace110.yw
SBY 18:13:58 [stride_detector_cover] engine_0: ##   0:01:52  Checking cover reachability in step 0..
SBY 18:13:58 [stride_detector_cover] engine_0.trace45: finished (returncode=0)
SBY 18:13:59 [stride_detector_cover] engine_0.trace47: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:59 [stride_detector_cover] engine_0.trace47: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:59 [stride_detector_cover] engine_0.trace47: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:59 [stride_detector_cover] engine_0.trace47: This license was issued to John P Wickerson.
SBY 18:13:59 [stride_detector_cover] engine_0.trace47: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:59 [stride_detector_cover] engine_0: ##   0:01:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_58 in step 0.
SBY 18:13:59 [stride_detector_cover] engine_0: ##   0:01:52  Writing trace to Verilog testbench: engine_0/trace111_tb.v
SBY 18:13:59 [stride_detector_cover] engine_0: ##   0:01:53  Writing trace to constraints file: engine_0/trace111.smtc
SBY 18:13:59 [stride_detector_cover] engine_0: ##   0:01:53  Writing trace to Yosys witness file: engine_0/trace111.yw
SBY 18:13:59 [stride_detector_cover] engine_0.trace111: Generating simulation trace for witness file: engine_0/trace111.yw
SBY 18:13:59 [stride_detector_cover] engine_0: ##   0:01:53  Checking cover reachability in step 0..
SBY 18:13:59 [stride_detector_cover] engine_0.trace46: finished (returncode=0)
SBY 18:13:59 [stride_detector_cover] engine_0.trace48: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:13:59 [stride_detector_cover] engine_0.trace48: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:13:59 [stride_detector_cover] engine_0.trace48: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:13:59 [stride_detector_cover] engine_0.trace48: This license was issued to John P Wickerson.
SBY 18:13:59 [stride_detector_cover] engine_0.trace48: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:13:59 [stride_detector_cover] engine_0.trace52: starting process "cd stride_detector_cover/engine_0; yosys -ql trace52.log trace52.ys"
SBY 18:14:00 [stride_detector_cover] engine_0: ##   0:01:53  Reached cover statement at stride_values.stride_values_2.stride_2_seen_570 in step 0.
SBY 18:14:00 [stride_detector_cover] engine_0: ##   0:01:53  Writing trace to Verilog testbench: engine_0/trace112_tb.v
SBY 18:14:00 [stride_detector_cover] engine_0: ##   0:01:53  Writing trace to constraints file: engine_0/trace112.smtc
SBY 18:14:00 [stride_detector_cover] engine_0: ##   0:01:54  Writing trace to Yosys witness file: engine_0/trace112.yw
SBY 18:14:00 [stride_detector_cover] engine_0.trace112: Generating simulation trace for witness file: engine_0/trace112.yw
SBY 18:14:00 [stride_detector_cover] engine_0: ##   0:01:54  Checking cover reachability in step 0..
SBY 18:14:00 [stride_detector_cover] engine_0.trace47: finished (returncode=0)
SBY 18:14:00 [stride_detector_cover] engine_0.trace49: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:00 [stride_detector_cover] engine_0.trace49: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:00 [stride_detector_cover] engine_0.trace49: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:00 [stride_detector_cover] engine_0.trace49: This license was issued to John P Wickerson.
SBY 18:14:00 [stride_detector_cover] engine_0.trace49: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:00 [stride_detector_cover] engine_0.trace53: starting process "cd stride_detector_cover/engine_0; yosys -ql trace53.log trace53.ys"
SBY 18:14:01 [stride_detector_cover] engine_0: ##   0:01:54  Reached cover statement at stride_values.stride_values_2.stride_2_seen_538 in step 0.
SBY 18:14:01 [stride_detector_cover] engine_0: ##   0:01:54  Writing trace to Verilog testbench: engine_0/trace113_tb.v
SBY 18:14:01 [stride_detector_cover] engine_0: ##   0:01:54  Writing trace to constraints file: engine_0/trace113.smtc
SBY 18:14:01 [stride_detector_cover] engine_0: ##   0:01:54  Writing trace to Yosys witness file: engine_0/trace113.yw
SBY 18:14:01 [stride_detector_cover] engine_0.trace113: Generating simulation trace for witness file: engine_0/trace113.yw
SBY 18:14:01 [stride_detector_cover] engine_0: ##   0:01:55  Checking cover reachability in step 0..
SBY 18:14:01 [stride_detector_cover] engine_0.trace48: finished (returncode=0)
SBY 18:14:01 [stride_detector_cover] engine_0.trace54: starting process "cd stride_detector_cover/engine_0; yosys -ql trace54.log trace54.ys"
SBY 18:14:01 [stride_detector_cover] engine_0: ##   0:01:55  Reached cover statement at stride_values.stride_values_2.stride_2_seen_506 in step 0.
SBY 18:14:01 [stride_detector_cover] engine_0: ##   0:01:55  Writing trace to Verilog testbench: engine_0/trace114_tb.v
SBY 18:14:02 [stride_detector_cover] engine_0: ##   0:01:55  Writing trace to constraints file: engine_0/trace114.smtc
SBY 18:14:02 [stride_detector_cover] engine_0: ##   0:01:56  Writing trace to Yosys witness file: engine_0/trace114.yw
SBY 18:14:02 [stride_detector_cover] engine_0.trace55: starting process "cd stride_detector_cover/engine_0; yosys -ql trace55.log trace55.ys"
SBY 18:14:02 [stride_detector_cover] engine_0.trace114: Generating simulation trace for witness file: engine_0/trace114.yw
SBY 18:14:02 [stride_detector_cover] engine_0: ##   0:01:56  Checking cover reachability in step 0..
SBY 18:14:02 [stride_detector_cover] engine_0.trace49: finished (returncode=0)
SBY 18:14:02 [stride_detector_cover] engine_0: ##   0:01:56  Reached cover statement at stride_values.stride_values_2.stride_2_seen_474 in step 0.
SBY 18:14:02 [stride_detector_cover] engine_0: ##   0:01:56  Writing trace to Verilog testbench: engine_0/trace115_tb.v
SBY 18:14:03 [stride_detector_cover] engine_0: ##   0:01:56  Writing trace to constraints file: engine_0/trace115.smtc
SBY 18:14:03 [stride_detector_cover] engine_0: ##   0:01:56  Writing trace to Yosys witness file: engine_0/trace115.yw
SBY 18:14:03 [stride_detector_cover] engine_0.trace115: Generating simulation trace for witness file: engine_0/trace115.yw
SBY 18:14:03 [stride_detector_cover] engine_0: ##   0:01:56  Checking cover reachability in step 0..
SBY 18:14:03 [stride_detector_cover] engine_0.trace50: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:03 [stride_detector_cover] engine_0.trace50: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:03 [stride_detector_cover] engine_0.trace50: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:03 [stride_detector_cover] engine_0.trace50: This license was issued to John P Wickerson.
SBY 18:14:03 [stride_detector_cover] engine_0.trace50: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:03 [stride_detector_cover] engine_0.trace56: starting process "cd stride_detector_cover/engine_0; yosys -ql trace56.log trace56.ys"
SBY 18:14:03 [stride_detector_cover] engine_0: ##   0:01:57  Reached cover statement at stride_values.stride_values_2.stride_2_seen_442 in step 0.
SBY 18:14:03 [stride_detector_cover] engine_0: ##   0:01:57  Writing trace to Verilog testbench: engine_0/trace116_tb.v
SBY 18:14:03 [stride_detector_cover] engine_0: ##   0:01:57  Writing trace to constraints file: engine_0/trace116.smtc
SBY 18:14:04 [stride_detector_cover] engine_0: ##   0:01:57  Writing trace to Yosys witness file: engine_0/trace116.yw
SBY 18:14:04 [stride_detector_cover] engine_0.trace116: Generating simulation trace for witness file: engine_0/trace116.yw
SBY 18:14:04 [stride_detector_cover] engine_0: ##   0:01:58  Checking cover reachability in step 0..
SBY 18:14:04 [stride_detector_cover] engine_0: ##   0:01:58  Reached cover statement at stride_values.stride_values_2.stride_2_seen_410 in step 0.
SBY 18:14:04 [stride_detector_cover] engine_0: ##   0:01:58  Writing trace to Verilog testbench: engine_0/trace117_tb.v
SBY 18:14:05 [stride_detector_cover] engine_0: ##   0:01:58  Writing trace to constraints file: engine_0/trace117.smtc
SBY 18:14:05 [stride_detector_cover] engine_0: ##   0:01:58  Writing trace to Yosys witness file: engine_0/trace117.yw
SBY 18:14:05 [stride_detector_cover] engine_0.trace117: Generating simulation trace for witness file: engine_0/trace117.yw
SBY 18:14:05 [stride_detector_cover] engine_0: ##   0:01:59  Checking cover reachability in step 0..
SBY 18:14:05 [stride_detector_cover] engine_0.trace50: finished (returncode=0)
SBY 18:14:05 [stride_detector_cover] engine_0: ##   0:01:59  Reached cover statement at stride_values.stride_values_2.stride_2_seen_378 in step 0.
SBY 18:14:05 [stride_detector_cover] engine_0: ##   0:01:59  Writing trace to Verilog testbench: engine_0/trace118_tb.v
SBY 18:14:06 [stride_detector_cover] engine_0: ##   0:01:59  Writing trace to constraints file: engine_0/trace118.smtc
SBY 18:14:06 [stride_detector_cover] engine_0: ##   0:01:59  Writing trace to Yosys witness file: engine_0/trace118.yw
SBY 18:14:06 [stride_detector_cover] engine_0.trace118: Generating simulation trace for witness file: engine_0/trace118.yw
SBY 18:14:06 [stride_detector_cover] engine_0: ##   0:02:00  Checking cover reachability in step 0..
SBY 18:14:06 [stride_detector_cover] engine_0.trace57: starting process "cd stride_detector_cover/engine_0; yosys -ql trace57.log trace57.ys"
SBY 18:14:06 [stride_detector_cover] engine_0: ##   0:02:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_346 in step 0.
SBY 18:14:06 [stride_detector_cover] engine_0: ##   0:02:00  Writing trace to Verilog testbench: engine_0/trace119_tb.v
SBY 18:14:06 [stride_detector_cover] engine_0: ##   0:02:00  Writing trace to constraints file: engine_0/trace119.smtc
SBY 18:14:07 [stride_detector_cover] engine_0: ##   0:02:00  Writing trace to Yosys witness file: engine_0/trace119.yw
SBY 18:14:07 [stride_detector_cover] engine_0.trace119: Generating simulation trace for witness file: engine_0/trace119.yw
SBY 18:14:07 [stride_detector_cover] engine_0: ##   0:02:01  Checking cover reachability in step 0..
SBY 18:14:07 [stride_detector_cover] engine_0: ##   0:02:01  Reached cover statement at stride_values.stride_values_2.stride_2_seen_314 in step 0.
SBY 18:14:07 [stride_detector_cover] engine_0: ##   0:02:01  Writing trace to Verilog testbench: engine_0/trace120_tb.v
SBY 18:14:07 [stride_detector_cover] engine_0: ##   0:02:01  Writing trace to constraints file: engine_0/trace120.smtc
SBY 18:14:08 [stride_detector_cover] engine_0: ##   0:02:01  Writing trace to Yosys witness file: engine_0/trace120.yw
SBY 18:14:08 [stride_detector_cover] engine_0.trace120: Generating simulation trace for witness file: engine_0/trace120.yw
SBY 18:14:08 [stride_detector_cover] engine_0: ##   0:02:02  Checking cover reachability in step 0..
SBY 18:14:08 [stride_detector_cover] engine_0.trace51: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:08 [stride_detector_cover] engine_0.trace51: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:08 [stride_detector_cover] engine_0.trace51: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:08 [stride_detector_cover] engine_0.trace51: This license was issued to John P Wickerson.
SBY 18:14:08 [stride_detector_cover] engine_0.trace51: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:09 [stride_detector_cover] engine_0: ##   0:02:02  Reached cover statement at stride_values.stride_values_2.stride_2_seen_282 in step 0.
SBY 18:14:09 [stride_detector_cover] engine_0: ##   0:02:02  Writing trace to Verilog testbench: engine_0/trace121_tb.v
SBY 18:14:09 [stride_detector_cover] engine_0: ##   0:02:02  Writing trace to constraints file: engine_0/trace121.smtc
SBY 18:14:09 [stride_detector_cover] engine_0: ##   0:02:03  Writing trace to Yosys witness file: engine_0/trace121.yw
SBY 18:14:09 [stride_detector_cover] engine_0.trace121: Generating simulation trace for witness file: engine_0/trace121.yw
SBY 18:14:09 [stride_detector_cover] engine_0: ##   0:02:03  Checking cover reachability in step 0..
SBY 18:14:09 [stride_detector_cover] engine_0: ##   0:02:03  Reached cover statement at stride_values.stride_values_2.stride_2_seen_26 in step 0.
SBY 18:14:10 [stride_detector_cover] engine_0: ##   0:02:03  Writing trace to Verilog testbench: engine_0/trace122_tb.v
SBY 18:14:10 [stride_detector_cover] engine_0: ##   0:02:04  Writing trace to constraints file: engine_0/trace122.smtc
SBY 18:14:10 [stride_detector_cover] engine_0: ##   0:02:04  Writing trace to Yosys witness file: engine_0/trace122.yw
SBY 18:14:10 [stride_detector_cover] engine_0.trace122: Generating simulation trace for witness file: engine_0/trace122.yw
SBY 18:14:10 [stride_detector_cover] engine_0: ##   0:02:04  Checking cover reachability in step 0..
SBY 18:14:10 [stride_detector_cover] engine_0.trace51: finished (returncode=0)
SBY 18:14:11 [stride_detector_cover] engine_0: ##   0:02:05  Reached cover statement at stride_values.stride_values_2.stride_2_seen_250 in step 0.
SBY 18:14:11 [stride_detector_cover] engine_0: ##   0:02:05  Writing trace to Verilog testbench: engine_0/trace123_tb.v
SBY 18:14:11 [stride_detector_cover] engine_0: ##   0:02:05  Writing trace to constraints file: engine_0/trace123.smtc
SBY 18:14:11 [stride_detector_cover] engine_0: ##   0:02:05  Writing trace to Yosys witness file: engine_0/trace123.yw
SBY 18:14:11 [stride_detector_cover] engine_0.trace58: starting process "cd stride_detector_cover/engine_0; yosys -ql trace58.log trace58.ys"
SBY 18:14:11 [stride_detector_cover] engine_0.trace123: Generating simulation trace for witness file: engine_0/trace123.yw
SBY 18:14:11 [stride_detector_cover] engine_0: ##   0:02:05  Checking cover reachability in step 0..
SBY 18:14:12 [stride_detector_cover] engine_0: ##   0:02:06  Reached cover statement at stride_values.stride_values_2.stride_2_seen_218 in step 0.
SBY 18:14:12 [stride_detector_cover] engine_0: ##   0:02:06  Writing trace to Verilog testbench: engine_0/trace124_tb.v
SBY 18:14:12 [stride_detector_cover] engine_0: ##   0:02:06  Writing trace to constraints file: engine_0/trace124.smtc
SBY 18:14:12 [stride_detector_cover] engine_0.trace52: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:12 [stride_detector_cover] engine_0.trace52: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:12 [stride_detector_cover] engine_0.trace52: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:12 [stride_detector_cover] engine_0.trace52: This license was issued to John P Wickerson.
SBY 18:14:12 [stride_detector_cover] engine_0.trace52: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:12 [stride_detector_cover] engine_0: ##   0:02:06  Writing trace to Yosys witness file: engine_0/trace124.yw
SBY 18:14:12 [stride_detector_cover] engine_0.trace124: Generating simulation trace for witness file: engine_0/trace124.yw
SBY 18:14:13 [stride_detector_cover] engine_0: ##   0:02:06  Checking cover reachability in step 0..
SBY 18:14:13 [stride_detector_cover] engine_0: ##   0:02:07  Reached cover statement at stride_values.stride_values_2.stride_2_seen_186 in step 0.
SBY 18:14:13 [stride_detector_cover] engine_0: ##   0:02:07  Writing trace to Verilog testbench: engine_0/trace125_tb.v
SBY 18:14:13 [stride_detector_cover] engine_0: ##   0:02:07  Writing trace to constraints file: engine_0/trace125.smtc
SBY 18:14:13 [stride_detector_cover] engine_0.trace53: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:13 [stride_detector_cover] engine_0.trace53: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:13 [stride_detector_cover] engine_0.trace53: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:13 [stride_detector_cover] engine_0.trace53: This license was issued to John P Wickerson.
SBY 18:14:13 [stride_detector_cover] engine_0.trace53: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:13 [stride_detector_cover] engine_0: ##   0:02:07  Writing trace to Yosys witness file: engine_0/trace125.yw
SBY 18:14:13 [stride_detector_cover] engine_0.trace125: Generating simulation trace for witness file: engine_0/trace125.yw
SBY 18:14:13 [stride_detector_cover] engine_0: ##   0:02:07  Checking cover reachability in step 0..
SBY 18:14:14 [stride_detector_cover] engine_0.trace55: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:14 [stride_detector_cover] engine_0.trace55: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:14 [stride_detector_cover] engine_0.trace55: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:14 [stride_detector_cover] engine_0.trace55: This license was issued to John P Wickerson.
SBY 18:14:14 [stride_detector_cover] engine_0.trace55: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:14 [stride_detector_cover] engine_0.trace54: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:14 [stride_detector_cover] engine_0.trace54: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:14 [stride_detector_cover] engine_0.trace54: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:14 [stride_detector_cover] engine_0.trace54: This license was issued to John P Wickerson.
SBY 18:14:14 [stride_detector_cover] engine_0.trace54: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:14 [stride_detector_cover] engine_0: ##   0:02:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_154 in step 0.
SBY 18:14:14 [stride_detector_cover] engine_0: ##   0:02:08  Writing trace to Verilog testbench: engine_0/trace126_tb.v
SBY 18:14:14 [stride_detector_cover] engine_0: ##   0:02:08  Writing trace to constraints file: engine_0/trace126.smtc
SBY 18:14:14 [stride_detector_cover] engine_0: ##   0:02:08  Writing trace to Yosys witness file: engine_0/trace126.yw
SBY 18:14:14 [stride_detector_cover] engine_0.trace52: finished (returncode=0)
SBY 18:14:14 [stride_detector_cover] engine_0.trace126: Generating simulation trace for witness file: engine_0/trace126.yw
SBY 18:14:15 [stride_detector_cover] engine_0: ##   0:02:08  Checking cover reachability in step 0..
SBY 18:14:15 [stride_detector_cover] engine_0.trace53: finished (returncode=0)
SBY 18:14:15 [stride_detector_cover] engine_0.trace59: starting process "cd stride_detector_cover/engine_0; yosys -ql trace59.log trace59.ys"
SBY 18:14:15 [stride_detector_cover] engine_0: ##   0:02:09  Reached cover statement at stride_values.stride_values_2.stride_2_seen_122 in step 0.
SBY 18:14:15 [stride_detector_cover] engine_0: ##   0:02:09  Writing trace to Verilog testbench: engine_0/trace127_tb.v
SBY 18:14:15 [stride_detector_cover] engine_0: ##   0:02:09  Writing trace to constraints file: engine_0/trace127.smtc
SBY 18:14:15 [stride_detector_cover] engine_0: ##   0:02:09  Writing trace to Yosys witness file: engine_0/trace127.yw
SBY 18:14:15 [stride_detector_cover] engine_0.trace127: Generating simulation trace for witness file: engine_0/trace127.yw
SBY 18:14:16 [stride_detector_cover] engine_0: ##   0:02:09  Checking cover reachability in step 0..
SBY 18:14:16 [stride_detector_cover] engine_0.trace54: finished (returncode=0)
SBY 18:14:16 [stride_detector_cover] engine_0.trace56: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:16 [stride_detector_cover] engine_0.trace56: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:16 [stride_detector_cover] engine_0.trace56: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:16 [stride_detector_cover] engine_0.trace56: This license was issued to John P Wickerson.
SBY 18:14:16 [stride_detector_cover] engine_0.trace56: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:16 [stride_detector_cover] engine_0.trace60: starting process "cd stride_detector_cover/engine_0; yosys -ql trace60.log trace60.ys"
SBY 18:14:16 [stride_detector_cover] engine_0.trace55: finished (returncode=0)
SBY 18:14:16 [stride_detector_cover] engine_0.trace61: starting process "cd stride_detector_cover/engine_0; yosys -ql trace61.log trace61.ys"
SBY 18:14:16 [stride_detector_cover] engine_0: ##   0:02:10  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1018 in step 0.
SBY 18:14:16 [stride_detector_cover] engine_0: ##   0:02:10  Writing trace to Verilog testbench: engine_0/trace128_tb.v
SBY 18:14:16 [stride_detector_cover] engine_0: ##   0:02:10  Writing trace to constraints file: engine_0/trace128.smtc
SBY 18:14:17 [stride_detector_cover] engine_0: ##   0:02:10  Writing trace to Yosys witness file: engine_0/trace128.yw
SBY 18:14:17 [stride_detector_cover] engine_0.trace128: Generating simulation trace for witness file: engine_0/trace128.yw
SBY 18:14:17 [stride_detector_cover] engine_0: ##   0:02:10  Checking cover reachability in step 0..
SBY 18:14:17 [stride_detector_cover] engine_0.trace56: finished (returncode=0)
SBY 18:14:17 [stride_detector_cover] engine_0.trace62: starting process "cd stride_detector_cover/engine_0; yosys -ql trace62.log trace62.ys"
SBY 18:14:17 [stride_detector_cover] engine_0: ##   0:02:11  Reached cover statement at stride_values.stride_values_2.stride_2_seen_970 in step 0.
SBY 18:14:17 [stride_detector_cover] engine_0: ##   0:02:11  Writing trace to Verilog testbench: engine_0/trace129_tb.v
SBY 18:14:17 [stride_detector_cover] engine_0: ##   0:02:11  Writing trace to constraints file: engine_0/trace129.smtc
SBY 18:14:17 [stride_detector_cover] engine_0: ##   0:02:11  Writing trace to Yosys witness file: engine_0/trace129.yw
SBY 18:14:17 [stride_detector_cover] engine_0.trace57: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:17 [stride_detector_cover] engine_0.trace57: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:17 [stride_detector_cover] engine_0.trace57: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:18 [stride_detector_cover] engine_0.trace57: This license was issued to John P Wickerson.
SBY 18:14:18 [stride_detector_cover] engine_0.trace57: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:18 [stride_detector_cover] engine_0.trace63: starting process "cd stride_detector_cover/engine_0; yosys -ql trace63.log trace63.ys"
SBY 18:14:18 [stride_detector_cover] engine_0.trace129: Generating simulation trace for witness file: engine_0/trace129.yw
SBY 18:14:18 [stride_detector_cover] engine_0: ##   0:02:11  Checking cover reachability in step 0..
SBY 18:14:18 [stride_detector_cover] engine_0: ##   0:02:12  Reached cover statement at stride_values.stride_values_2.stride_2_seen_938 in step 0.
SBY 18:14:18 [stride_detector_cover] engine_0: ##   0:02:12  Writing trace to Verilog testbench: engine_0/trace130_tb.v
SBY 18:14:18 [stride_detector_cover] engine_0: ##   0:02:12  Writing trace to constraints file: engine_0/trace130.smtc
SBY 18:14:18 [stride_detector_cover] engine_0: ##   0:02:12  Writing trace to Yosys witness file: engine_0/trace130.yw
SBY 18:14:19 [stride_detector_cover] engine_0.trace130: Generating simulation trace for witness file: engine_0/trace130.yw
SBY 18:14:19 [stride_detector_cover] engine_0: ##   0:02:12  Checking cover reachability in step 0..
SBY 18:14:19 [stride_detector_cover] engine_0: ##   0:02:13  Reached cover statement at stride_values.stride_values_2.stride_2_seen_906 in step 0.
SBY 18:14:19 [stride_detector_cover] engine_0: ##   0:02:13  Writing trace to Verilog testbench: engine_0/trace131_tb.v
SBY 18:14:19 [stride_detector_cover] engine_0: ##   0:02:13  Writing trace to constraints file: engine_0/trace131.smtc
SBY 18:14:19 [stride_detector_cover] engine_0.trace57: finished (returncode=0)
SBY 18:14:19 [stride_detector_cover] engine_0: ##   0:02:13  Writing trace to Yosys witness file: engine_0/trace131.yw
SBY 18:14:20 [stride_detector_cover] engine_0.trace131: Generating simulation trace for witness file: engine_0/trace131.yw
SBY 18:14:20 [stride_detector_cover] engine_0: ##   0:02:13  Checking cover reachability in step 0..
SBY 18:14:20 [stride_detector_cover] engine_0.trace64: starting process "cd stride_detector_cover/engine_0; yosys -ql trace64.log trace64.ys"
SBY 18:14:20 [stride_detector_cover] engine_0: ##   0:02:14  Reached cover statement at stride_values.stride_values_2.stride_2_seen_874 in step 0.
SBY 18:14:20 [stride_detector_cover] engine_0: ##   0:02:14  Writing trace to Verilog testbench: engine_0/trace132_tb.v
SBY 18:14:20 [stride_detector_cover] engine_0: ##   0:02:14  Writing trace to constraints file: engine_0/trace132.smtc
SBY 18:14:20 [stride_detector_cover] engine_0: ##   0:02:14  Writing trace to Yosys witness file: engine_0/trace132.yw
SBY 18:14:20 [stride_detector_cover] engine_0.trace132: Generating simulation trace for witness file: engine_0/trace132.yw
SBY 18:14:21 [stride_detector_cover] engine_0: ##   0:02:14  Checking cover reachability in step 0..
SBY 18:14:21 [stride_detector_cover] engine_0: ##   0:02:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_842 in step 0.
SBY 18:14:21 [stride_detector_cover] engine_0: ##   0:02:15  Writing trace to Verilog testbench: engine_0/trace133_tb.v
SBY 18:14:21 [stride_detector_cover] engine_0: ##   0:02:15  Writing trace to constraints file: engine_0/trace133.smtc
SBY 18:14:21 [stride_detector_cover] engine_0: ##   0:02:15  Writing trace to Yosys witness file: engine_0/trace133.yw
SBY 18:14:21 [stride_detector_cover] engine_0.trace133: Generating simulation trace for witness file: engine_0/trace133.yw
SBY 18:14:22 [stride_detector_cover] engine_0: ##   0:02:15  Checking cover reachability in step 0..
SBY 18:14:22 [stride_detector_cover] engine_0.trace58: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:22 [stride_detector_cover] engine_0.trace58: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:22 [stride_detector_cover] engine_0.trace58: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:22 [stride_detector_cover] engine_0.trace58: This license was issued to John P Wickerson.
SBY 18:14:22 [stride_detector_cover] engine_0.trace58: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:22 [stride_detector_cover] engine_0: ##   0:02:16  Reached cover statement at stride_values.stride_values_2.stride_2_seen_810 in step 0.
SBY 18:14:22 [stride_detector_cover] engine_0: ##   0:02:16  Writing trace to Verilog testbench: engine_0/trace134_tb.v
SBY 18:14:22 [stride_detector_cover] engine_0: ##   0:02:16  Writing trace to constraints file: engine_0/trace134.smtc
SBY 18:14:23 [stride_detector_cover] engine_0: ##   0:02:16  Writing trace to Yosys witness file: engine_0/trace134.yw
SBY 18:14:23 [stride_detector_cover] engine_0.trace134: Generating simulation trace for witness file: engine_0/trace134.yw
SBY 18:14:23 [stride_detector_cover] engine_0: ##   0:02:17  Checking cover reachability in step 0..
SBY 18:14:23 [stride_detector_cover] engine_0: ##   0:02:17  Reached cover statement at stride_values.stride_values_2.stride_2_seen_778 in step 0.
SBY 18:14:23 [stride_detector_cover] engine_0: ##   0:02:17  Writing trace to Verilog testbench: engine_0/trace135_tb.v
SBY 18:14:23 [stride_detector_cover] engine_0: ##   0:02:17  Writing trace to constraints file: engine_0/trace135.smtc
SBY 18:14:23 [stride_detector_cover] engine_0: ##   0:02:17  Writing trace to Yosys witness file: engine_0/trace135.yw
SBY 18:14:24 [stride_detector_cover] engine_0.trace135: Generating simulation trace for witness file: engine_0/trace135.yw
SBY 18:14:24 [stride_detector_cover] engine_0: ##   0:02:18  Checking cover reachability in step 0..
SBY 18:14:24 [stride_detector_cover] engine_0.trace58: finished (returncode=0)
SBY 18:14:24 [stride_detector_cover] engine_0: ##   0:02:18  Reached cover statement at stride_values.stride_values_2.stride_2_seen_746 in step 0.
SBY 18:14:25 [stride_detector_cover] engine_0: ##   0:02:18  Writing trace to Verilog testbench: engine_0/trace136_tb.v
SBY 18:14:25 [stride_detector_cover] engine_0: ##   0:02:18  Writing trace to constraints file: engine_0/trace136.smtc
SBY 18:14:25 [stride_detector_cover] engine_0: ##   0:02:18  Writing trace to Yosys witness file: engine_0/trace136.yw
SBY 18:14:25 [stride_detector_cover] engine_0.trace136: Generating simulation trace for witness file: engine_0/trace136.yw
SBY 18:14:25 [stride_detector_cover] engine_0: ##   0:02:19  Checking cover reachability in step 0..
SBY 18:14:25 [stride_detector_cover] engine_0.trace65: starting process "cd stride_detector_cover/engine_0; yosys -ql trace65.log trace65.ys"
SBY 18:14:25 [stride_detector_cover] engine_0: ##   0:02:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_74 in step 0.
SBY 18:14:25 [stride_detector_cover] engine_0: ##   0:02:19  Writing trace to Verilog testbench: engine_0/trace137_tb.v
SBY 18:14:26 [stride_detector_cover] engine_0: ##   0:02:19  Writing trace to constraints file: engine_0/trace137.smtc
SBY 18:14:26 [stride_detector_cover] engine_0: ##   0:02:20  Writing trace to Yosys witness file: engine_0/trace137.yw
SBY 18:14:26 [stride_detector_cover] engine_0.trace137: Generating simulation trace for witness file: engine_0/trace137.yw
SBY 18:14:26 [stride_detector_cover] engine_0: ##   0:02:20  Checking cover reachability in step 0..
SBY 18:14:26 [stride_detector_cover] engine_0.trace59: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:26 [stride_detector_cover] engine_0.trace59: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:26 [stride_detector_cover] engine_0.trace59: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:26 [stride_detector_cover] engine_0.trace59: This license was issued to John P Wickerson.
SBY 18:14:26 [stride_detector_cover] engine_0.trace59: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:26 [stride_detector_cover] engine_0: ##   0:02:20  Reached cover statement at stride_values.stride_values_2.stride_2_seen_714 in step 0.
SBY 18:14:26 [stride_detector_cover] engine_0: ##   0:02:20  Writing trace to Verilog testbench: engine_0/trace138_tb.v
SBY 18:14:27 [stride_detector_cover] engine_0: ##   0:02:20  Writing trace to constraints file: engine_0/trace138.smtc
SBY 18:14:27 [stride_detector_cover] engine_0: ##   0:02:21  Writing trace to Yosys witness file: engine_0/trace138.yw
SBY 18:14:27 [stride_detector_cover] engine_0.trace138: Generating simulation trace for witness file: engine_0/trace138.yw
SBY 18:14:27 [stride_detector_cover] engine_0: ##   0:02:21  Checking cover reachability in step 0..
SBY 18:14:27 [stride_detector_cover] engine_0.trace60: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:27 [stride_detector_cover] engine_0.trace60: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:27 [stride_detector_cover] engine_0.trace60: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:27 [stride_detector_cover] engine_0.trace60: This license was issued to John P Wickerson.
SBY 18:14:27 [stride_detector_cover] engine_0.trace60: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:28 [stride_detector_cover] engine_0: ##   0:02:21  Reached cover statement at stride_values.stride_values_2.stride_2_seen_682 in step 0.
SBY 18:14:28 [stride_detector_cover] engine_0: ##   0:02:21  Writing trace to Verilog testbench: engine_0/trace139_tb.v
SBY 18:14:28 [stride_detector_cover] engine_0: ##   0:02:22  Writing trace to constraints file: engine_0/trace139.smtc
SBY 18:14:28 [stride_detector_cover] engine_0: ##   0:02:22  Writing trace to Yosys witness file: engine_0/trace139.yw
SBY 18:14:28 [stride_detector_cover] engine_0.trace59: finished (returncode=0)
SBY 18:14:28 [stride_detector_cover] engine_0.trace61: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:28 [stride_detector_cover] engine_0.trace61: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:28 [stride_detector_cover] engine_0.trace61: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:28 [stride_detector_cover] engine_0.trace61: This license was issued to John P Wickerson.
SBY 18:14:28 [stride_detector_cover] engine_0.trace61: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:28 [stride_detector_cover] engine_0.trace139: Generating simulation trace for witness file: engine_0/trace139.yw
SBY 18:14:28 [stride_detector_cover] engine_0: ##   0:02:22  Checking cover reachability in step 0..
SBY 18:14:29 [stride_detector_cover] engine_0: ##   0:02:22  Reached cover statement at stride_values.stride_values_2.stride_2_seen_650 in step 0.
SBY 18:14:29 [stride_detector_cover] engine_0: ##   0:02:22  Writing trace to Verilog testbench: engine_0/trace140_tb.v
SBY 18:14:29 [stride_detector_cover] engine_0: ##   0:02:23  Writing trace to constraints file: engine_0/trace140.smtc
SBY 18:14:29 [stride_detector_cover] engine_0.trace62: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:29 [stride_detector_cover] engine_0.trace62: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:29 [stride_detector_cover] engine_0.trace62: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:29 [stride_detector_cover] engine_0.trace62: This license was issued to John P Wickerson.
SBY 18:14:29 [stride_detector_cover] engine_0.trace62: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:29 [stride_detector_cover] engine_0.trace66: starting process "cd stride_detector_cover/engine_0; yosys -ql trace66.log trace66.ys"
SBY 18:14:29 [stride_detector_cover] engine_0: ##   0:02:23  Writing trace to Yosys witness file: engine_0/trace140.yw
SBY 18:14:29 [stride_detector_cover] engine_0.trace140: Generating simulation trace for witness file: engine_0/trace140.yw
SBY 18:14:29 [stride_detector_cover] engine_0: ##   0:02:23  Checking cover reachability in step 0..
SBY 18:14:29 [stride_detector_cover] engine_0.trace60: finished (returncode=0)
SBY 18:14:30 [stride_detector_cover] engine_0.trace63: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:30 [stride_detector_cover] engine_0.trace63: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:30 [stride_detector_cover] engine_0.trace63: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:30 [stride_detector_cover] engine_0.trace63: This license was issued to John P Wickerson.
SBY 18:14:30 [stride_detector_cover] engine_0.trace63: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:30 [stride_detector_cover] engine_0: ##   0:02:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_618 in step 0.
SBY 18:14:30 [stride_detector_cover] engine_0: ##   0:02:24  Writing trace to Verilog testbench: engine_0/trace141_tb.v
SBY 18:14:30 [stride_detector_cover] engine_0: ##   0:02:24  Writing trace to constraints file: engine_0/trace141.smtc
SBY 18:14:30 [stride_detector_cover] engine_0: ##   0:02:24  Writing trace to Yosys witness file: engine_0/trace141.yw
SBY 18:14:30 [stride_detector_cover] engine_0.trace61: finished (returncode=0)
SBY 18:14:30 [stride_detector_cover] engine_0.trace67: starting process "cd stride_detector_cover/engine_0; yosys -ql trace67.log trace67.ys"
SBY 18:14:30 [stride_detector_cover] engine_0.trace141: Generating simulation trace for witness file: engine_0/trace141.yw
SBY 18:14:31 [stride_detector_cover] engine_0: ##   0:02:24  Checking cover reachability in step 0..
SBY 18:14:31 [stride_detector_cover] engine_0.trace62: finished (returncode=0)
SBY 18:14:31 [stride_detector_cover] engine_0.trace68: starting process "cd stride_detector_cover/engine_0; yosys -ql trace68.log trace68.ys"
SBY 18:14:31 [stride_detector_cover] engine_0: ##   0:02:25  Reached cover statement at stride_values.stride_values_2.stride_2_seen_586 in step 0.
SBY 18:14:31 [stride_detector_cover] engine_0: ##   0:02:25  Writing trace to Verilog testbench: engine_0/trace142_tb.v
SBY 18:14:31 [stride_detector_cover] engine_0: ##   0:02:25  Writing trace to constraints file: engine_0/trace142.smtc
SBY 18:14:31 [stride_detector_cover] engine_0: ##   0:02:25  Writing trace to Yosys witness file: engine_0/trace142.yw
SBY 18:14:31 [stride_detector_cover] engine_0.trace142: Generating simulation trace for witness file: engine_0/trace142.yw
SBY 18:14:32 [stride_detector_cover] engine_0: ##   0:02:25  Checking cover reachability in step 0..
SBY 18:14:32 [stride_detector_cover] engine_0: ##   0:02:26  Reached cover statement at stride_values.stride_values_2.stride_2_seen_554 in step 0.
SBY 18:14:32 [stride_detector_cover] engine_0: ##   0:02:26  Writing trace to Verilog testbench: engine_0/trace143_tb.v
SBY 18:14:32 [stride_detector_cover] engine_0: ##   0:02:26  Writing trace to constraints file: engine_0/trace143.smtc
SBY 18:14:32 [stride_detector_cover] engine_0.trace63: finished (returncode=0)
SBY 18:14:32 [stride_detector_cover] engine_0.trace69: starting process "cd stride_detector_cover/engine_0; yosys -ql trace69.log trace69.ys"
SBY 18:14:32 [stride_detector_cover] engine_0: ##   0:02:26  Writing trace to Yosys witness file: engine_0/trace143.yw
SBY 18:14:32 [stride_detector_cover] engine_0.trace143: Generating simulation trace for witness file: engine_0/trace143.yw
SBY 18:14:32 [stride_detector_cover] engine_0: ##   0:02:26  Checking cover reachability in step 0..
SBY 18:14:33 [stride_detector_cover] engine_0: ##   0:02:26  Reached cover statement at stride_values.stride_values_2.stride_2_seen_522 in step 0.
SBY 18:14:33 [stride_detector_cover] engine_0: ##   0:02:26  Writing trace to Verilog testbench: engine_0/trace144_tb.v
SBY 18:14:33 [stride_detector_cover] engine_0: ##   0:02:26  Writing trace to constraints file: engine_0/trace144.smtc
SBY 18:14:33 [stride_detector_cover] engine_0: ##   0:02:27  Writing trace to Yosys witness file: engine_0/trace144.yw
SBY 18:14:33 [stride_detector_cover] engine_0.trace64: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:33 [stride_detector_cover] engine_0.trace64: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:33 [stride_detector_cover] engine_0.trace64: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:33 [stride_detector_cover] engine_0.trace64: This license was issued to John P Wickerson.
SBY 18:14:33 [stride_detector_cover] engine_0.trace64: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:33 [stride_detector_cover] engine_0.trace70: starting process "cd stride_detector_cover/engine_0; yosys -ql trace70.log trace70.ys"
SBY 18:14:33 [stride_detector_cover] engine_0.trace144: Generating simulation trace for witness file: engine_0/trace144.yw
SBY 18:14:33 [stride_detector_cover] engine_0: ##   0:02:27  Checking cover reachability in step 0..
SBY 18:14:33 [stride_detector_cover] engine_0.trace64: finished (returncode=0)
SBY 18:14:33 [stride_detector_cover] engine_0.trace71: starting process "cd stride_detector_cover/engine_0; yosys -ql trace71.log trace71.ys"
SBY 18:14:34 [stride_detector_cover] engine_0: ##   0:02:27  Reached cover statement at stride_values.stride_values_2.stride_2_seen_490 in step 0.
SBY 18:14:34 [stride_detector_cover] engine_0: ##   0:02:27  Writing trace to Verilog testbench: engine_0/trace145_tb.v
SBY 18:14:34 [stride_detector_cover] engine_0: ##   0:02:28  Writing trace to constraints file: engine_0/trace145.smtc
SBY 18:14:34 [stride_detector_cover] engine_0: ##   0:02:28  Writing trace to Yosys witness file: engine_0/trace145.yw
SBY 18:14:34 [stride_detector_cover] engine_0.trace145: Generating simulation trace for witness file: engine_0/trace145.yw
SBY 18:14:34 [stride_detector_cover] engine_0: ##   0:02:28  Checking cover reachability in step 0..
SBY 18:14:35 [stride_detector_cover] engine_0: ##   0:02:29  Reached cover statement at stride_values.stride_values_2.stride_2_seen_458 in step 0.
SBY 18:14:35 [stride_detector_cover] engine_0: ##   0:02:29  Writing trace to Verilog testbench: engine_0/trace146_tb.v
SBY 18:14:35 [stride_detector_cover] engine_0: ##   0:02:29  Writing trace to constraints file: engine_0/trace146.smtc
SBY 18:14:35 [stride_detector_cover] engine_0: ##   0:02:29  Writing trace to Yosys witness file: engine_0/trace146.yw
SBY 18:14:35 [stride_detector_cover] engine_0.trace146: Generating simulation trace for witness file: engine_0/trace146.yw
SBY 18:14:35 [stride_detector_cover] engine_0: ##   0:02:29  Checking cover reachability in step 0..
SBY 18:14:36 [stride_detector_cover] engine_0: ##   0:02:30  Reached cover statement at stride_values.stride_values_2.stride_2_seen_426 in step 0.
SBY 18:14:36 [stride_detector_cover] engine_0: ##   0:02:30  Writing trace to Verilog testbench: engine_0/trace147_tb.v
SBY 18:14:36 [stride_detector_cover] engine_0: ##   0:02:30  Writing trace to constraints file: engine_0/trace147.smtc
SBY 18:14:36 [stride_detector_cover] engine_0: ##   0:02:30  Writing trace to Yosys witness file: engine_0/trace147.yw
SBY 18:14:36 [stride_detector_cover] engine_0.trace147: Generating simulation trace for witness file: engine_0/trace147.yw
SBY 18:14:36 [stride_detector_cover] engine_0: ##   0:02:30  Checking cover reachability in step 0..
SBY 18:14:36 [stride_detector_cover] engine_0.trace65: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:36 [stride_detector_cover] engine_0.trace65: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:36 [stride_detector_cover] engine_0.trace65: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:37 [stride_detector_cover] engine_0.trace65: This license was issued to John P Wickerson.
SBY 18:14:37 [stride_detector_cover] engine_0.trace65: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:37 [stride_detector_cover] engine_0: ##   0:02:31  Reached cover statement at stride_values.stride_values_2.stride_2_seen_42 in step 0.
SBY 18:14:37 [stride_detector_cover] engine_0: ##   0:02:31  Writing trace to Verilog testbench: engine_0/trace148_tb.v
SBY 18:14:37 [stride_detector_cover] engine_0: ##   0:02:31  Writing trace to constraints file: engine_0/trace148.smtc
SBY 18:14:37 [stride_detector_cover] engine_0: ##   0:02:31  Writing trace to Yosys witness file: engine_0/trace148.yw
SBY 18:14:37 [stride_detector_cover] engine_0.trace148: Generating simulation trace for witness file: engine_0/trace148.yw
SBY 18:14:37 [stride_detector_cover] engine_0: ##   0:02:31  Checking cover reachability in step 0..
SBY 18:14:38 [stride_detector_cover] engine_0: ##   0:02:32  Reached cover statement at stride_values.stride_values_2.stride_2_seen_394 in step 0.
SBY 18:14:38 [stride_detector_cover] engine_0: ##   0:02:32  Writing trace to Verilog testbench: engine_0/trace149_tb.v
SBY 18:14:38 [stride_detector_cover] engine_0: ##   0:02:32  Writing trace to constraints file: engine_0/trace149.smtc
SBY 18:14:38 [stride_detector_cover] engine_0: ##   0:02:32  Writing trace to Yosys witness file: engine_0/trace149.yw
SBY 18:14:38 [stride_detector_cover] engine_0.trace149: Generating simulation trace for witness file: engine_0/trace149.yw
SBY 18:14:38 [stride_detector_cover] engine_0: ##   0:02:32  Checking cover reachability in step 0..
SBY 18:14:38 [stride_detector_cover] engine_0.trace65: finished (returncode=0)
SBY 18:14:39 [stride_detector_cover] engine_0.trace72: starting process "cd stride_detector_cover/engine_0; yosys -ql trace72.log trace72.ys"
SBY 18:14:39 [stride_detector_cover] engine_0: ##   0:02:33  Reached cover statement at stride_values.stride_values_2.stride_2_seen_362 in step 0.
SBY 18:14:39 [stride_detector_cover] engine_0: ##   0:02:33  Writing trace to Verilog testbench: engine_0/trace150_tb.v
SBY 18:14:39 [stride_detector_cover] engine_0: ##   0:02:33  Writing trace to constraints file: engine_0/trace150.smtc
SBY 18:14:39 [stride_detector_cover] engine_0: ##   0:02:33  Writing trace to Yosys witness file: engine_0/trace150.yw
SBY 18:14:39 [stride_detector_cover] engine_0.trace150: Generating simulation trace for witness file: engine_0/trace150.yw
SBY 18:14:39 [stride_detector_cover] engine_0: ##   0:02:33  Checking cover reachability in step 0..
SBY 18:14:40 [stride_detector_cover] engine_0.trace66: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:40 [stride_detector_cover] engine_0.trace66: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:40 [stride_detector_cover] engine_0.trace66: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:40 [stride_detector_cover] engine_0.trace66: This license was issued to John P Wickerson.
SBY 18:14:40 [stride_detector_cover] engine_0.trace66: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:40 [stride_detector_cover] engine_0: ##   0:02:34  Reached cover statement at stride_values.stride_values_2.stride_2_seen_330 in step 0.
SBY 18:14:40 [stride_detector_cover] engine_0: ##   0:02:34  Writing trace to Verilog testbench: engine_0/trace151_tb.v
SBY 18:14:40 [stride_detector_cover] engine_0: ##   0:02:34  Writing trace to constraints file: engine_0/trace151.smtc
SBY 18:14:40 [stride_detector_cover] engine_0: ##   0:02:34  Writing trace to Yosys witness file: engine_0/trace151.yw
SBY 18:14:40 [stride_detector_cover] engine_0.trace151: Generating simulation trace for witness file: engine_0/trace151.yw
SBY 18:14:41 [stride_detector_cover] engine_0: ##   0:02:34  Checking cover reachability in step 0..
SBY 18:14:41 [stride_detector_cover] engine_0: ##   0:02:35  Reached cover statement at stride_values.stride_values_2.stride_2_seen_298 in step 0.
SBY 18:14:41 [stride_detector_cover] engine_0: ##   0:02:35  Writing trace to Verilog testbench: engine_0/trace152_tb.v
SBY 18:14:41 [stride_detector_cover] engine_0: ##   0:02:35  Writing trace to constraints file: engine_0/trace152.smtc
SBY 18:14:41 [stride_detector_cover] engine_0: ##   0:02:35  Writing trace to Yosys witness file: engine_0/trace152.yw
SBY 18:14:41 [stride_detector_cover] engine_0.trace152: Generating simulation trace for witness file: engine_0/trace152.yw
SBY 18:14:42 [stride_detector_cover] engine_0: ##   0:02:35  Checking cover reachability in step 0..
SBY 18:14:42 [stride_detector_cover] engine_0.trace66: finished (returncode=0)
SBY 18:14:42 [stride_detector_cover] engine_0: ##   0:02:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_266 in step 0.
SBY 18:14:42 [stride_detector_cover] engine_0: ##   0:02:36  Writing trace to Verilog testbench: engine_0/trace153_tb.v
SBY 18:14:42 [stride_detector_cover] engine_0: ##   0:02:36  Writing trace to constraints file: engine_0/trace153.smtc
SBY 18:14:42 [stride_detector_cover] engine_0: ##   0:02:36  Writing trace to Yosys witness file: engine_0/trace153.yw
SBY 18:14:42 [stride_detector_cover] engine_0.trace67: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:42 [stride_detector_cover] engine_0.trace67: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:42 [stride_detector_cover] engine_0.trace67: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:42 [stride_detector_cover] engine_0.trace67: This license was issued to John P Wickerson.
SBY 18:14:42 [stride_detector_cover] engine_0.trace67: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:42 [stride_detector_cover] engine_0.trace73: starting process "cd stride_detector_cover/engine_0; yosys -ql trace73.log trace73.ys"
SBY 18:14:42 [stride_detector_cover] engine_0.trace153: Generating simulation trace for witness file: engine_0/trace153.yw
SBY 18:14:43 [stride_detector_cover] engine_0: ##   0:02:36  Checking cover reachability in step 0..
SBY 18:14:43 [stride_detector_cover] engine_0: ##   0:02:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_234 in step 0.
SBY 18:14:43 [stride_detector_cover] engine_0: ##   0:02:36  Writing trace to Verilog testbench: engine_0/trace154_tb.v
SBY 18:14:43 [stride_detector_cover] engine_0: ##   0:02:37  Writing trace to constraints file: engine_0/trace154.smtc
SBY 18:14:43 [stride_detector_cover] engine_0: ##   0:02:37  Writing trace to Yosys witness file: engine_0/trace154.yw
SBY 18:14:43 [stride_detector_cover] engine_0.trace68: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:43 [stride_detector_cover] engine_0.trace68: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:43 [stride_detector_cover] engine_0.trace68: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:43 [stride_detector_cover] engine_0.trace68: This license was issued to John P Wickerson.
SBY 18:14:43 [stride_detector_cover] engine_0.trace68: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:43 [stride_detector_cover] engine_0.trace154: Generating simulation trace for witness file: engine_0/trace154.yw
SBY 18:14:43 [stride_detector_cover] engine_0: ##   0:02:37  Checking cover reachability in step 0..
SBY 18:14:44 [stride_detector_cover] engine_0: ##   0:02:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_202 in step 0.
SBY 18:14:44 [stride_detector_cover] engine_0: ##   0:02:38  Writing trace to Verilog testbench: engine_0/trace155_tb.v
SBY 18:14:44 [stride_detector_cover] engine_0: ##   0:02:38  Writing trace to constraints file: engine_0/trace155.smtc
SBY 18:14:44 [stride_detector_cover] engine_0.trace67: finished (returncode=0)
SBY 18:14:44 [stride_detector_cover] engine_0.trace69: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:44 [stride_detector_cover] engine_0.trace69: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:44 [stride_detector_cover] engine_0.trace69: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:44 [stride_detector_cover] engine_0.trace69: This license was issued to John P Wickerson.
SBY 18:14:44 [stride_detector_cover] engine_0.trace69: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:44 [stride_detector_cover] engine_0.trace70: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:44 [stride_detector_cover] engine_0.trace70: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:44 [stride_detector_cover] engine_0.trace70: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:44 [stride_detector_cover] engine_0.trace70: This license was issued to John P Wickerson.
SBY 18:14:44 [stride_detector_cover] engine_0.trace70: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:44 [stride_detector_cover] engine_0: ##   0:02:38  Writing trace to Yosys witness file: engine_0/trace155.yw
SBY 18:14:44 [stride_detector_cover] engine_0.trace155: Generating simulation trace for witness file: engine_0/trace155.yw
SBY 18:14:45 [stride_detector_cover] engine_0: ##   0:02:38  Checking cover reachability in step 0..
SBY 18:14:45 [stride_detector_cover] engine_0: ##   0:02:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_170 in step 0.
SBY 18:14:45 [stride_detector_cover] engine_0: ##   0:02:38  Writing trace to Verilog testbench: engine_0/trace156_tb.v
SBY 18:14:45 [stride_detector_cover] engine_0: ##   0:02:39  Writing trace to constraints file: engine_0/trace156.smtc
SBY 18:14:45 [stride_detector_cover] engine_0: ##   0:02:39  Writing trace to Yosys witness file: engine_0/trace156.yw
SBY 18:14:45 [stride_detector_cover] engine_0.trace68: finished (returncode=0)
SBY 18:14:45 [stride_detector_cover] engine_0.trace71: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:45 [stride_detector_cover] engine_0.trace71: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:45 [stride_detector_cover] engine_0.trace71: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:45 [stride_detector_cover] engine_0.trace71: This license was issued to John P Wickerson.
SBY 18:14:45 [stride_detector_cover] engine_0.trace71: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:45 [stride_detector_cover] engine_0.trace74: starting process "cd stride_detector_cover/engine_0; yosys -ql trace74.log trace74.ys"
SBY 18:14:45 [stride_detector_cover] engine_0.trace156: Generating simulation trace for witness file: engine_0/trace156.yw
SBY 18:14:45 [stride_detector_cover] engine_0: ##   0:02:39  Checking cover reachability in step 0..
SBY 18:14:46 [stride_detector_cover] engine_0: ##   0:02:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_138 in step 0.
SBY 18:14:46 [stride_detector_cover] engine_0: ##   0:02:39  Writing trace to Verilog testbench: engine_0/trace157_tb.v
SBY 18:14:46 [stride_detector_cover] engine_0: ##   0:02:39  Writing trace to constraints file: engine_0/trace157.smtc
SBY 18:14:46 [stride_detector_cover] engine_0: ##   0:02:40  Writing trace to Yosys witness file: engine_0/trace157.yw
SBY 18:14:46 [stride_detector_cover] engine_0.trace69: finished (returncode=0)
SBY 18:14:46 [stride_detector_cover] engine_0.trace75: starting process "cd stride_detector_cover/engine_0; yosys -ql trace75.log trace75.ys"
SBY 18:14:46 [stride_detector_cover] engine_0.trace157: Generating simulation trace for witness file: engine_0/trace157.yw
SBY 18:14:46 [stride_detector_cover] engine_0: ##   0:02:40  Checking cover reachability in step 0..
SBY 18:14:46 [stride_detector_cover] engine_0.trace70: finished (returncode=0)
SBY 18:14:46 [stride_detector_cover] engine_0.trace76: starting process "cd stride_detector_cover/engine_0; yosys -ql trace76.log trace76.ys"
SBY 18:14:46 [stride_detector_cover] engine_0: ##   0:02:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_106 in step 0.
SBY 18:14:46 [stride_detector_cover] engine_0: ##   0:02:40  Writing trace to Verilog testbench: engine_0/trace158_tb.v
SBY 18:14:46 [stride_detector_cover] engine_0: ##   0:02:40  Writing trace to constraints file: engine_0/trace158.smtc
SBY 18:14:47 [stride_detector_cover] engine_0: ##   0:02:40  Writing trace to Yosys witness file: engine_0/trace158.yw
SBY 18:14:47 [stride_detector_cover] engine_0.trace158: Generating simulation trace for witness file: engine_0/trace158.yw
SBY 18:14:47 [stride_detector_cover] engine_0: ##   0:02:40  Checking cover reachability in step 0..
SBY 18:14:47 [stride_detector_cover] engine_0.trace71: finished (returncode=0)
SBY 18:14:47 [stride_detector_cover] engine_0.trace77: starting process "cd stride_detector_cover/engine_0; yosys -ql trace77.log trace77.ys"
SBY 18:14:47 [stride_detector_cover] engine_0: ##   0:02:41  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1002 in step 0.
SBY 18:14:47 [stride_detector_cover] engine_0: ##   0:02:41  Writing trace to Verilog testbench: engine_0/trace159_tb.v
SBY 18:14:47 [stride_detector_cover] engine_0: ##   0:02:41  Writing trace to constraints file: engine_0/trace159.smtc
SBY 18:14:47 [stride_detector_cover] engine_0: ##   0:02:41  Writing trace to Yosys witness file: engine_0/trace159.yw
SBY 18:14:47 [stride_detector_cover] engine_0.trace78: starting process "cd stride_detector_cover/engine_0; yosys -ql trace78.log trace78.ys"
SBY 18:14:48 [stride_detector_cover] engine_0.trace159: Generating simulation trace for witness file: engine_0/trace159.yw
SBY 18:14:48 [stride_detector_cover] engine_0: ##   0:02:41  Checking cover reachability in step 0..
SBY 18:14:48 [stride_detector_cover] engine_0: ##   0:02:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_10 in step 0.
SBY 18:14:48 [stride_detector_cover] engine_0: ##   0:02:42  Writing trace to Verilog testbench: engine_0/trace160_tb.v
SBY 18:14:48 [stride_detector_cover] engine_0: ##   0:02:42  Writing trace to constraints file: engine_0/trace160.smtc
SBY 18:14:48 [stride_detector_cover] engine_0: ##   0:02:42  Writing trace to Yosys witness file: engine_0/trace160.yw
SBY 18:14:49 [stride_detector_cover] engine_0.trace160: Generating simulation trace for witness file: engine_0/trace160.yw
SBY 18:14:49 [stride_detector_cover] engine_0: ##   0:02:42  Checking cover reachability in step 0..
SBY 18:14:49 [stride_detector_cover] engine_0: ##   0:02:43  Reached cover statement at stride_values.stride_values_2.stride_2_seen_990 in step 0.
SBY 18:14:49 [stride_detector_cover] engine_0: ##   0:02:43  Writing trace to Verilog testbench: engine_0/trace161_tb.v
SBY 18:14:49 [stride_detector_cover] engine_0: ##   0:02:43  Writing trace to constraints file: engine_0/trace161.smtc
SBY 18:14:49 [stride_detector_cover] engine_0: ##   0:02:43  Writing trace to Yosys witness file: engine_0/trace161.yw
SBY 18:14:49 [stride_detector_cover] engine_0.trace161: Generating simulation trace for witness file: engine_0/trace161.yw
SBY 18:14:50 [stride_detector_cover] engine_0: ##   0:02:43  Checking cover reachability in step 0..
SBY 18:14:50 [stride_detector_cover] engine_0.trace72: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:50 [stride_detector_cover] engine_0.trace72: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:50 [stride_detector_cover] engine_0.trace72: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:50 [stride_detector_cover] engine_0.trace72: This license was issued to John P Wickerson.
SBY 18:14:50 [stride_detector_cover] engine_0.trace72: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:50 [stride_detector_cover] engine_0: ##   0:02:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_958 in step 0.
SBY 18:14:50 [stride_detector_cover] engine_0: ##   0:02:44  Writing trace to Verilog testbench: engine_0/trace162_tb.v
SBY 18:14:50 [stride_detector_cover] engine_0: ##   0:02:44  Writing trace to constraints file: engine_0/trace162.smtc
SBY 18:14:50 [stride_detector_cover] engine_0: ##   0:02:44  Writing trace to Yosys witness file: engine_0/trace162.yw
SBY 18:14:50 [stride_detector_cover] engine_0.trace162: Generating simulation trace for witness file: engine_0/trace162.yw
SBY 18:14:50 [stride_detector_cover] engine_0: ##   0:02:44  Checking cover reachability in step 0..
SBY 18:14:51 [stride_detector_cover] engine_0: ##   0:02:45  Reached cover statement at stride_values.stride_values_2.stride_2_seen_94 in step 0.
SBY 18:14:51 [stride_detector_cover] engine_0: ##   0:02:45  Writing trace to Verilog testbench: engine_0/trace163_tb.v
SBY 18:14:51 [stride_detector_cover] engine_0: ##   0:02:45  Writing trace to constraints file: engine_0/trace163.smtc
SBY 18:14:51 [stride_detector_cover] engine_0: ##   0:02:45  Writing trace to Yosys witness file: engine_0/trace163.yw
SBY 18:14:51 [stride_detector_cover] engine_0.trace72: finished (returncode=0)
SBY 18:14:51 [stride_detector_cover] engine_0.trace163: Generating simulation trace for witness file: engine_0/trace163.yw
SBY 18:14:51 [stride_detector_cover] engine_0: ##   0:02:45  Checking cover reachability in step 0..
SBY 18:14:51 [stride_detector_cover] engine_0.trace79: starting process "cd stride_detector_cover/engine_0; yosys -ql trace79.log trace79.ys"
SBY 18:14:52 [stride_detector_cover] engine_0: ##   0:02:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_926 in step 0.
SBY 18:14:52 [stride_detector_cover] engine_0: ##   0:02:46  Writing trace to Verilog testbench: engine_0/trace164_tb.v
SBY 18:14:52 [stride_detector_cover] engine_0: ##   0:02:46  Writing trace to constraints file: engine_0/trace164.smtc
SBY 18:14:52 [stride_detector_cover] engine_0: ##   0:02:46  Writing trace to Yosys witness file: engine_0/trace164.yw
SBY 18:14:52 [stride_detector_cover] engine_0.trace164: Generating simulation trace for witness file: engine_0/trace164.yw
SBY 18:14:52 [stride_detector_cover] engine_0: ##   0:02:46  Checking cover reachability in step 0..
SBY 18:14:52 [stride_detector_cover] engine_0.trace73: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:53 [stride_detector_cover] engine_0.trace73: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:53 [stride_detector_cover] engine_0.trace73: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:53 [stride_detector_cover] engine_0.trace73: This license was issued to John P Wickerson.
SBY 18:14:53 [stride_detector_cover] engine_0.trace73: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:53 [stride_detector_cover] engine_0: ##   0:02:47  Reached cover statement at stride_values.stride_values_2.stride_2_seen_894 in step 0.
SBY 18:14:53 [stride_detector_cover] engine_0: ##   0:02:47  Writing trace to Verilog testbench: engine_0/trace165_tb.v
SBY 18:14:53 [stride_detector_cover] engine_0: ##   0:02:47  Writing trace to constraints file: engine_0/trace165.smtc
SBY 18:14:53 [stride_detector_cover] engine_0: ##   0:02:47  Writing trace to Yosys witness file: engine_0/trace165.yw
SBY 18:14:53 [stride_detector_cover] engine_0.trace165: Generating simulation trace for witness file: engine_0/trace165.yw
SBY 18:14:54 [stride_detector_cover] engine_0: ##   0:02:47  Checking cover reachability in step 0..
SBY 18:14:54 [stride_detector_cover] engine_0: ##   0:02:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_862 in step 0.
SBY 18:14:54 [stride_detector_cover] engine_0: ##   0:02:48  Writing trace to Verilog testbench: engine_0/trace166_tb.v
SBY 18:14:54 [stride_detector_cover] engine_0: ##   0:02:48  Writing trace to constraints file: engine_0/trace166.smtc
SBY 18:14:54 [stride_detector_cover] engine_0: ##   0:02:48  Writing trace to Yosys witness file: engine_0/trace166.yw
SBY 18:14:54 [stride_detector_cover] engine_0.trace166: Generating simulation trace for witness file: engine_0/trace166.yw
SBY 18:14:54 [stride_detector_cover] engine_0: ##   0:02:48  Checking cover reachability in step 0..
SBY 18:14:54 [stride_detector_cover] engine_0.trace73: finished (returncode=0)
SBY 18:14:55 [stride_detector_cover] engine_0.trace80: starting process "cd stride_detector_cover/engine_0; yosys -ql trace80.log trace80.ys"
SBY 18:14:55 [stride_detector_cover] engine_0: ##   0:02:49  Reached cover statement at stride_values.stride_values_2.stride_2_seen_830 in step 0.
SBY 18:14:55 [stride_detector_cover] engine_0: ##   0:02:49  Writing trace to Verilog testbench: engine_0/trace167_tb.v
SBY 18:14:55 [stride_detector_cover] engine_0: ##   0:02:49  Writing trace to constraints file: engine_0/trace167.smtc
SBY 18:14:55 [stride_detector_cover] engine_0: ##   0:02:49  Writing trace to Yosys witness file: engine_0/trace167.yw
SBY 18:14:55 [stride_detector_cover] engine_0.trace167: Generating simulation trace for witness file: engine_0/trace167.yw
SBY 18:14:55 [stride_detector_cover] engine_0: ##   0:02:49  Checking cover reachability in step 0..
SBY 18:14:55 [stride_detector_cover] engine_0.trace74: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:56 [stride_detector_cover] engine_0.trace74: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:56 [stride_detector_cover] engine_0.trace74: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:56 [stride_detector_cover] engine_0.trace74: This license was issued to John P Wickerson.
SBY 18:14:56 [stride_detector_cover] engine_0.trace74: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:56 [stride_detector_cover] engine_0: ##   0:02:50  Reached cover statement at stride_values.stride_values_2.stride_2_seen_798 in step 0.
SBY 18:14:56 [stride_detector_cover] engine_0: ##   0:02:50  Writing trace to Verilog testbench: engine_0/trace168_tb.v
SBY 18:14:56 [stride_detector_cover] engine_0: ##   0:02:50  Writing trace to constraints file: engine_0/trace168.smtc
SBY 18:14:56 [stride_detector_cover] engine_0.trace75: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:56 [stride_detector_cover] engine_0.trace75: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:56 [stride_detector_cover] engine_0.trace75: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:56 [stride_detector_cover] engine_0.trace75: This license was issued to John P Wickerson.
SBY 18:14:56 [stride_detector_cover] engine_0.trace75: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:56 [stride_detector_cover] engine_0: ##   0:02:50  Writing trace to Yosys witness file: engine_0/trace168.yw
SBY 18:14:57 [stride_detector_cover] engine_0.trace168: Generating simulation trace for witness file: engine_0/trace168.yw
SBY 18:14:57 [stride_detector_cover] engine_0: ##   0:02:50  Checking cover reachability in step 0..
SBY 18:14:57 [stride_detector_cover] engine_0.trace74: finished (returncode=0)
SBY 18:14:57 [stride_detector_cover] engine_0.trace76: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:57 [stride_detector_cover] engine_0.trace76: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:57 [stride_detector_cover] engine_0.trace76: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:57 [stride_detector_cover] engine_0.trace76: This license was issued to John P Wickerson.
SBY 18:14:57 [stride_detector_cover] engine_0.trace76: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:57 [stride_detector_cover] engine_0: ##   0:02:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_766 in step 0.
SBY 18:14:58 [stride_detector_cover] engine_0: ##   0:02:51  Writing trace to Verilog testbench: engine_0/trace169_tb.v
SBY 18:14:58 [stride_detector_cover] engine_0: ##   0:02:51  Writing trace to constraints file: engine_0/trace169.smtc
SBY 18:14:58 [stride_detector_cover] engine_0: ##   0:02:51  Writing trace to Yosys witness file: engine_0/trace169.yw
SBY 18:14:58 [stride_detector_cover] engine_0.trace81: starting process "cd stride_detector_cover/engine_0; yosys -ql trace81.log trace81.ys"
SBY 18:14:58 [stride_detector_cover] engine_0.trace169: Generating simulation trace for witness file: engine_0/trace169.yw
SBY 18:14:58 [stride_detector_cover] engine_0: ##   0:02:52  Checking cover reachability in step 0..
SBY 18:14:58 [stride_detector_cover] engine_0.trace77: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:58 [stride_detector_cover] engine_0.trace77: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:58 [stride_detector_cover] engine_0.trace77: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:58 [stride_detector_cover] engine_0.trace77: This license was issued to John P Wickerson.
SBY 18:14:58 [stride_detector_cover] engine_0.trace77: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:58 [stride_detector_cover] engine_0: ##   0:02:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_734 in step 0.
SBY 18:14:59 [stride_detector_cover] engine_0: ##   0:02:52  Writing trace to Verilog testbench: engine_0/trace170_tb.v
SBY 18:14:59 [stride_detector_cover] engine_0: ##   0:02:52  Writing trace to constraints file: engine_0/trace170.smtc
SBY 18:14:59 [stride_detector_cover] engine_0.trace75: finished (returncode=0)
SBY 18:14:59 [stride_detector_cover] engine_0.trace78: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:14:59 [stride_detector_cover] engine_0.trace78: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:14:59 [stride_detector_cover] engine_0.trace78: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:14:59 [stride_detector_cover] engine_0.trace78: This license was issued to John P Wickerson.
SBY 18:14:59 [stride_detector_cover] engine_0.trace78: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:14:59 [stride_detector_cover] engine_0: ##   0:02:53  Writing trace to Yosys witness file: engine_0/trace170.yw
SBY 18:14:59 [stride_detector_cover] engine_0.trace170: Generating simulation trace for witness file: engine_0/trace170.yw
SBY 18:14:59 [stride_detector_cover] engine_0: ##   0:02:53  Checking cover reachability in step 0..
SBY 18:14:59 [stride_detector_cover] engine_0.trace76: finished (returncode=0)
SBY 18:15:00 [stride_detector_cover] engine_0.trace82: starting process "cd stride_detector_cover/engine_0; yosys -ql trace82.log trace82.ys"
SBY 18:15:00 [stride_detector_cover] engine_0: ##   0:02:53  Reached cover statement at stride_values.stride_values_2.stride_2_seen_702 in step 0.
SBY 18:15:00 [stride_detector_cover] engine_0: ##   0:02:53  Writing trace to Verilog testbench: engine_0/trace171_tb.v
SBY 18:15:00 [stride_detector_cover] engine_0: ##   0:02:54  Writing trace to constraints file: engine_0/trace171.smtc
SBY 18:15:00 [stride_detector_cover] engine_0: ##   0:02:54  Writing trace to Yosys witness file: engine_0/trace171.yw
SBY 18:15:00 [stride_detector_cover] engine_0.trace171: Generating simulation trace for witness file: engine_0/trace171.yw
SBY 18:15:00 [stride_detector_cover] engine_0: ##   0:02:54  Checking cover reachability in step 0..
SBY 18:15:00 [stride_detector_cover] engine_0.trace77: finished (returncode=0)
SBY 18:15:01 [stride_detector_cover] engine_0.trace83: starting process "cd stride_detector_cover/engine_0; yosys -ql trace83.log trace83.ys"
SBY 18:15:01 [stride_detector_cover] engine_0: ##   0:02:54  Reached cover statement at stride_values.stride_values_2.stride_2_seen_670 in step 0.
SBY 18:15:01 [stride_detector_cover] engine_0: ##   0:02:54  Writing trace to Verilog testbench: engine_0/trace172_tb.v
SBY 18:15:01 [stride_detector_cover] engine_0: ##   0:02:55  Writing trace to constraints file: engine_0/trace172.smtc
SBY 18:15:01 [stride_detector_cover] engine_0: ##   0:02:55  Writing trace to Yosys witness file: engine_0/trace172.yw
SBY 18:15:01 [stride_detector_cover] engine_0.trace172: Generating simulation trace for witness file: engine_0/trace172.yw
SBY 18:15:01 [stride_detector_cover] engine_0: ##   0:02:55  Checking cover reachability in step 0..
SBY 18:15:01 [stride_detector_cover] engine_0.trace78: finished (returncode=0)
SBY 18:15:01 [stride_detector_cover] engine_0.trace84: starting process "cd stride_detector_cover/engine_0; yosys -ql trace84.log trace84.ys"
SBY 18:15:01 [stride_detector_cover] engine_0: ##   0:02:55  Reached cover statement at stride_values.stride_values_2.stride_2_seen_638 in step 0.
SBY 18:15:02 [stride_detector_cover] engine_0: ##   0:02:55  Writing trace to Verilog testbench: engine_0/trace173_tb.v
SBY 18:15:02 [stride_detector_cover] engine_0: ##   0:02:55  Writing trace to constraints file: engine_0/trace173.smtc
SBY 18:15:02 [stride_detector_cover] engine_0: ##   0:02:55  Writing trace to Yosys witness file: engine_0/trace173.yw
SBY 18:15:02 [stride_detector_cover] engine_0.trace173: Generating simulation trace for witness file: engine_0/trace173.yw
SBY 18:15:02 [stride_detector_cover] engine_0: ##   0:02:56  Checking cover reachability in step 0..
SBY 18:15:02 [stride_detector_cover] engine_0.trace85: starting process "cd stride_detector_cover/engine_0; yosys -ql trace85.log trace85.ys"
SBY 18:15:02 [stride_detector_cover] engine_0: ##   0:02:56  Reached cover statement at stride_values.stride_values_2.stride_2_seen_62 in step 0.
SBY 18:15:02 [stride_detector_cover] engine_0: ##   0:02:56  Writing trace to Verilog testbench: engine_0/trace174_tb.v
SBY 18:15:02 [stride_detector_cover] engine_0: ##   0:02:56  Writing trace to constraints file: engine_0/trace174.smtc
SBY 18:15:02 [stride_detector_cover] engine_0: ##   0:02:56  Writing trace to Yosys witness file: engine_0/trace174.yw
SBY 18:15:02 [stride_detector_cover] engine_0.trace79: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:02 [stride_detector_cover] engine_0.trace79: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:02 [stride_detector_cover] engine_0.trace79: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:02 [stride_detector_cover] engine_0.trace79: This license was issued to John P Wickerson.
SBY 18:15:03 [stride_detector_cover] engine_0.trace79: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:03 [stride_detector_cover] engine_0.trace174: Generating simulation trace for witness file: engine_0/trace174.yw
SBY 18:15:03 [stride_detector_cover] engine_0: ##   0:02:56  Checking cover reachability in step 0..
SBY 18:15:03 [stride_detector_cover] engine_0: ##   0:02:57  Reached cover statement at stride_values.stride_values_2.stride_2_seen_606 in step 0.
SBY 18:15:03 [stride_detector_cover] engine_0: ##   0:02:57  Writing trace to Verilog testbench: engine_0/trace175_tb.v
SBY 18:15:03 [stride_detector_cover] engine_0: ##   0:02:57  Writing trace to constraints file: engine_0/trace175.smtc
SBY 18:15:03 [stride_detector_cover] engine_0: ##   0:02:57  Writing trace to Yosys witness file: engine_0/trace175.yw
SBY 18:15:03 [stride_detector_cover] engine_0.trace175: Generating simulation trace for witness file: engine_0/trace175.yw
SBY 18:15:04 [stride_detector_cover] engine_0: ##   0:02:57  Checking cover reachability in step 0..
SBY 18:15:04 [stride_detector_cover] engine_0: ##   0:02:58  Reached cover statement at stride_values.stride_values_2.stride_2_seen_574 in step 0.
SBY 18:15:04 [stride_detector_cover] engine_0: ##   0:02:58  Writing trace to Verilog testbench: engine_0/trace176_tb.v
SBY 18:15:04 [stride_detector_cover] engine_0: ##   0:02:58  Writing trace to constraints file: engine_0/trace176.smtc
SBY 18:15:04 [stride_detector_cover] engine_0: ##   0:02:58  Writing trace to Yosys witness file: engine_0/trace176.yw
SBY 18:15:04 [stride_detector_cover] engine_0.trace79: finished (returncode=0)
SBY 18:15:05 [stride_detector_cover] engine_0.trace176: Generating simulation trace for witness file: engine_0/trace176.yw
SBY 18:15:05 [stride_detector_cover] engine_0: ##   0:02:59  Checking cover reachability in step 0..
SBY 18:15:05 [stride_detector_cover] engine_0.trace86: starting process "cd stride_detector_cover/engine_0; yosys -ql trace86.log trace86.ys"
SBY 18:15:05 [stride_detector_cover] engine_0: ##   0:02:59  Reached cover statement at stride_values.stride_values_2.stride_2_seen_542 in step 0.
SBY 18:15:05 [stride_detector_cover] engine_0: ##   0:02:59  Writing trace to Verilog testbench: engine_0/trace177_tb.v
SBY 18:15:05 [stride_detector_cover] engine_0: ##   0:02:59  Writing trace to constraints file: engine_0/trace177.smtc
SBY 18:15:05 [stride_detector_cover] engine_0: ##   0:02:59  Writing trace to Yosys witness file: engine_0/trace177.yw
SBY 18:15:06 [stride_detector_cover] engine_0.trace177: Generating simulation trace for witness file: engine_0/trace177.yw
SBY 18:15:06 [stride_detector_cover] engine_0: ##   0:03:00  Checking cover reachability in step 0..
SBY 18:15:06 [stride_detector_cover] engine_0.trace80: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:06 [stride_detector_cover] engine_0.trace80: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:06 [stride_detector_cover] engine_0.trace80: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:06 [stride_detector_cover] engine_0.trace80: This license was issued to John P Wickerson.
SBY 18:15:06 [stride_detector_cover] engine_0.trace80: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:06 [stride_detector_cover] engine_0: ##   0:03:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_510 in step 0.
SBY 18:15:06 [stride_detector_cover] engine_0: ##   0:03:00  Writing trace to Verilog testbench: engine_0/trace178_tb.v
SBY 18:15:06 [stride_detector_cover] engine_0: ##   0:03:00  Writing trace to constraints file: engine_0/trace178.smtc
SBY 18:15:07 [stride_detector_cover] engine_0: ##   0:03:00  Writing trace to Yosys witness file: engine_0/trace178.yw
SBY 18:15:07 [stride_detector_cover] engine_0.trace178: Generating simulation trace for witness file: engine_0/trace178.yw
SBY 18:15:07 [stride_detector_cover] engine_0: ##   0:03:01  Checking cover reachability in step 0..
SBY 18:15:07 [stride_detector_cover] engine_0: ##   0:03:01  Reached cover statement at stride_values.stride_values_2.stride_2_seen_478 in step 0.
SBY 18:15:07 [stride_detector_cover] engine_0: ##   0:03:01  Writing trace to Verilog testbench: engine_0/trace179_tb.v
SBY 18:15:08 [stride_detector_cover] engine_0: ##   0:03:01  Writing trace to constraints file: engine_0/trace179.smtc
SBY 18:15:08 [stride_detector_cover] engine_0: ##   0:03:01  Writing trace to Yosys witness file: engine_0/trace179.yw
SBY 18:15:08 [stride_detector_cover] engine_0.trace179: Generating simulation trace for witness file: engine_0/trace179.yw
SBY 18:15:08 [stride_detector_cover] engine_0: ##   0:03:02  Checking cover reachability in step 0..
SBY 18:15:08 [stride_detector_cover] engine_0.trace80: finished (returncode=0)
SBY 18:15:08 [stride_detector_cover] engine_0.trace87: starting process "cd stride_detector_cover/engine_0; yosys -ql trace87.log trace87.ys"
SBY 18:15:08 [stride_detector_cover] engine_0: ##   0:03:02  Reached cover statement at stride_values.stride_values_2.stride_2_seen_446 in step 0.
SBY 18:15:08 [stride_detector_cover] engine_0: ##   0:03:02  Writing trace to Verilog testbench: engine_0/trace180_tb.v
SBY 18:15:08 [stride_detector_cover] engine_0: ##   0:03:02  Writing trace to constraints file: engine_0/trace180.smtc
SBY 18:15:09 [stride_detector_cover] engine_0: ##   0:03:02  Writing trace to Yosys witness file: engine_0/trace180.yw
SBY 18:15:09 [stride_detector_cover] engine_0.trace180: Generating simulation trace for witness file: engine_0/trace180.yw
SBY 18:15:09 [stride_detector_cover] engine_0: ##   0:03:03  Checking cover reachability in step 0..
SBY 18:15:09 [stride_detector_cover] engine_0: ##   0:03:03  Reached cover statement at stride_values.stride_values_2.stride_2_seen_414 in step 0.
SBY 18:15:09 [stride_detector_cover] engine_0: ##   0:03:03  Writing trace to Verilog testbench: engine_0/trace181_tb.v
SBY 18:15:09 [stride_detector_cover] engine_0: ##   0:03:03  Writing trace to constraints file: engine_0/trace181.smtc
SBY 18:15:09 [stride_detector_cover] engine_0: ##   0:03:03  Writing trace to Yosys witness file: engine_0/trace181.yw
SBY 18:15:10 [stride_detector_cover] engine_0.trace181: Generating simulation trace for witness file: engine_0/trace181.yw
SBY 18:15:10 [stride_detector_cover] engine_0: ##   0:03:03  Checking cover reachability in step 0..
SBY 18:15:10 [stride_detector_cover] engine_0.trace81: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:10 [stride_detector_cover] engine_0.trace81: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:10 [stride_detector_cover] engine_0.trace81: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:10 [stride_detector_cover] engine_0.trace81: This license was issued to John P Wickerson.
SBY 18:15:10 [stride_detector_cover] engine_0.trace81: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:10 [stride_detector_cover] engine_0: ##   0:03:04  Reached cover statement at stride_values.stride_values_2.stride_2_seen_382 in step 0.
SBY 18:15:10 [stride_detector_cover] engine_0: ##   0:03:04  Writing trace to Verilog testbench: engine_0/trace182_tb.v
SBY 18:15:10 [stride_detector_cover] engine_0: ##   0:03:04  Writing trace to constraints file: engine_0/trace182.smtc
SBY 18:15:10 [stride_detector_cover] engine_0: ##   0:03:04  Writing trace to Yosys witness file: engine_0/trace182.yw
SBY 18:15:10 [stride_detector_cover] engine_0.trace182: Generating simulation trace for witness file: engine_0/trace182.yw
SBY 18:15:11 [stride_detector_cover] engine_0: ##   0:03:04  Checking cover reachability in step 0..
SBY 18:15:11 [stride_detector_cover] engine_0: ##   0:03:05  Reached cover statement at stride_values.stride_values_2.stride_2_seen_350 in step 0.
SBY 18:15:11 [stride_detector_cover] engine_0: ##   0:03:05  Writing trace to Verilog testbench: engine_0/trace183_tb.v
SBY 18:15:11 [stride_detector_cover] engine_0: ##   0:03:05  Writing trace to constraints file: engine_0/trace183.smtc
SBY 18:15:11 [stride_detector_cover] engine_0: ##   0:03:05  Writing trace to Yosys witness file: engine_0/trace183.yw
SBY 18:15:11 [stride_detector_cover] engine_0.trace82: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:11 [stride_detector_cover] engine_0.trace82: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:11 [stride_detector_cover] engine_0.trace82: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:12 [stride_detector_cover] engine_0.trace82: This license was issued to John P Wickerson.
SBY 18:15:12 [stride_detector_cover] engine_0.trace82: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:12 [stride_detector_cover] engine_0.trace183: Generating simulation trace for witness file: engine_0/trace183.yw
SBY 18:15:12 [stride_detector_cover] engine_0: ##   0:03:05  Checking cover reachability in step 0..
SBY 18:15:12 [stride_detector_cover] engine_0.trace81: finished (returncode=0)
SBY 18:15:12 [stride_detector_cover] engine_0: ##   0:03:06  Reached cover statement at stride_values.stride_values_2.stride_2_seen_318 in step 0.
SBY 18:15:12 [stride_detector_cover] engine_0: ##   0:03:06  Writing trace to Verilog testbench: engine_0/trace184_tb.v
SBY 18:15:12 [stride_detector_cover] engine_0: ##   0:03:06  Writing trace to constraints file: engine_0/trace184.smtc
SBY 18:15:12 [stride_detector_cover] engine_0: ##   0:03:06  Writing trace to Yosys witness file: engine_0/trace184.yw
SBY 18:15:12 [stride_detector_cover] engine_0.trace184: Generating simulation trace for witness file: engine_0/trace184.yw
SBY 18:15:13 [stride_detector_cover] engine_0: ##   0:03:06  Checking cover reachability in step 0..
SBY 18:15:13 [stride_detector_cover] engine_0.trace83: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:13 [stride_detector_cover] engine_0.trace83: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:13 [stride_detector_cover] engine_0.trace83: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:13 [stride_detector_cover] engine_0.trace83: This license was issued to John P Wickerson.
SBY 18:15:13 [stride_detector_cover] engine_0.trace83: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:13 [stride_detector_cover] engine_0.trace88: starting process "cd stride_detector_cover/engine_0; yosys -ql trace88.log trace88.ys"
SBY 18:15:13 [stride_detector_cover] engine_0: ##   0:03:07  Reached cover statement at stride_values.stride_values_2.stride_2_seen_30 in step 0.
SBY 18:15:13 [stride_detector_cover] engine_0: ##   0:03:07  Writing trace to Verilog testbench: engine_0/trace185_tb.v
SBY 18:15:13 [stride_detector_cover] engine_0: ##   0:03:07  Writing trace to constraints file: engine_0/trace185.smtc
SBY 18:15:13 [stride_detector_cover] engine_0.trace82: finished (returncode=0)
SBY 18:15:13 [stride_detector_cover] engine_0.trace84: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:13 [stride_detector_cover] engine_0.trace84: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:13 [stride_detector_cover] engine_0.trace84: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:13 [stride_detector_cover] engine_0.trace84: This license was issued to John P Wickerson.
SBY 18:15:13 [stride_detector_cover] engine_0.trace84: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:13 [stride_detector_cover] engine_0: ##   0:03:07  Writing trace to Yosys witness file: engine_0/trace185.yw
SBY 18:15:13 [stride_detector_cover] engine_0.trace185: Generating simulation trace for witness file: engine_0/trace185.yw
SBY 18:15:14 [stride_detector_cover] engine_0: ##   0:03:07  Checking cover reachability in step 0..
SBY 18:15:14 [stride_detector_cover] engine_0.trace85: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:14 [stride_detector_cover] engine_0.trace85: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:14 [stride_detector_cover] engine_0.trace85: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:14 [stride_detector_cover] engine_0.trace85: This license was issued to John P Wickerson.
SBY 18:15:14 [stride_detector_cover] engine_0.trace85: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:14 [stride_detector_cover] engine_0.trace89: starting process "cd stride_detector_cover/engine_0; yosys -ql trace89.log trace89.ys"
SBY 18:15:14 [stride_detector_cover] engine_0: ##   0:03:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_286 in step 0.
SBY 18:15:14 [stride_detector_cover] engine_0: ##   0:03:08  Writing trace to Verilog testbench: engine_0/trace186_tb.v
SBY 18:15:14 [stride_detector_cover] engine_0: ##   0:03:08  Writing trace to constraints file: engine_0/trace186.smtc
SBY 18:15:14 [stride_detector_cover] engine_0.trace83: finished (returncode=0)
SBY 18:15:14 [stride_detector_cover] engine_0: ##   0:03:08  Writing trace to Yosys witness file: engine_0/trace186.yw
SBY 18:15:14 [stride_detector_cover] engine_0.trace186: Generating simulation trace for witness file: engine_0/trace186.yw
SBY 18:15:15 [stride_detector_cover] engine_0: ##   0:03:08  Checking cover reachability in step 0..
SBY 18:15:15 [stride_detector_cover] engine_0.trace84: finished (returncode=0)
SBY 18:15:15 [stride_detector_cover] engine_0.trace90: starting process "cd stride_detector_cover/engine_0; yosys -ql trace90.log trace90.ys"
SBY 18:15:15 [stride_detector_cover] engine_0.trace85: finished (returncode=0)
SBY 18:15:15 [stride_detector_cover] engine_0.trace91: starting process "cd stride_detector_cover/engine_0; yosys -ql trace91.log trace91.ys"
SBY 18:15:15 [stride_detector_cover] engine_0: ##   0:03:09  Reached cover statement at stride_values.stride_values_2.stride_2_seen_254 in step 0.
SBY 18:15:15 [stride_detector_cover] engine_0: ##   0:03:09  Writing trace to Verilog testbench: engine_0/trace187_tb.v
SBY 18:15:15 [stride_detector_cover] engine_0: ##   0:03:09  Writing trace to constraints file: engine_0/trace187.smtc
SBY 18:15:15 [stride_detector_cover] engine_0: ##   0:03:09  Writing trace to Yosys witness file: engine_0/trace187.yw
SBY 18:15:16 [stride_detector_cover] engine_0.trace187: Generating simulation trace for witness file: engine_0/trace187.yw
SBY 18:15:16 [stride_detector_cover] engine_0: ##   0:03:09  Checking cover reachability in step 0..
SBY 18:15:16 [stride_detector_cover] engine_0.trace92: starting process "cd stride_detector_cover/engine_0; yosys -ql trace92.log trace92.ys"
SBY 18:15:16 [stride_detector_cover] engine_0: ##   0:03:10  Reached cover statement at stride_values.stride_values_2.stride_2_seen_222 in step 0.
SBY 18:15:16 [stride_detector_cover] engine_0: ##   0:03:10  Writing trace to Verilog testbench: engine_0/trace188_tb.v
SBY 18:15:16 [stride_detector_cover] engine_0: ##   0:03:10  Writing trace to constraints file: engine_0/trace188.smtc
SBY 18:15:16 [stride_detector_cover] engine_0.trace86: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:16 [stride_detector_cover] engine_0.trace86: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:17 [stride_detector_cover] engine_0.trace86: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:17 [stride_detector_cover] engine_0.trace86: This license was issued to John P Wickerson.
SBY 18:15:17 [stride_detector_cover] engine_0.trace86: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:17 [stride_detector_cover] engine_0: ##   0:03:11  Writing trace to Yosys witness file: engine_0/trace188.yw
SBY 18:15:17 [stride_detector_cover] engine_0.trace188: Generating simulation trace for witness file: engine_0/trace188.yw
SBY 18:15:17 [stride_detector_cover] engine_0: ##   0:03:11  Checking cover reachability in step 0..
SBY 18:15:17 [stride_detector_cover] engine_0: ##   0:03:11  Reached cover statement at stride_values.stride_values_2.stride_2_seen_190 in step 0.
SBY 18:15:17 [stride_detector_cover] engine_0: ##   0:03:11  Writing trace to Verilog testbench: engine_0/trace189_tb.v
SBY 18:15:18 [stride_detector_cover] engine_0: ##   0:03:11  Writing trace to constraints file: engine_0/trace189.smtc
SBY 18:15:18 [stride_detector_cover] engine_0: ##   0:03:12  Writing trace to Yosys witness file: engine_0/trace189.yw
SBY 18:15:18 [stride_detector_cover] engine_0.trace189: Generating simulation trace for witness file: engine_0/trace189.yw
SBY 18:15:18 [stride_detector_cover] engine_0: ##   0:03:12  Checking cover reachability in step 0..
SBY 18:15:18 [stride_detector_cover] engine_0: ##   0:03:12  Reached cover statement at stride_values.stride_values_2.stride_2_seen_158 in step 0.
SBY 18:15:18 [stride_detector_cover] engine_0: ##   0:03:12  Writing trace to Verilog testbench: engine_0/trace190_tb.v
SBY 18:15:18 [stride_detector_cover] engine_0: ##   0:03:12  Writing trace to constraints file: engine_0/trace190.smtc
SBY 18:15:19 [stride_detector_cover] engine_0.trace86: finished (returncode=0)
SBY 18:15:19 [stride_detector_cover] engine_0: ##   0:03:13  Writing trace to Yosys witness file: engine_0/trace190.yw
SBY 18:15:19 [stride_detector_cover] engine_0.trace190: Generating simulation trace for witness file: engine_0/trace190.yw
SBY 18:15:19 [stride_detector_cover] engine_0: ##   0:03:13  Checking cover reachability in step 0..
SBY 18:15:19 [stride_detector_cover] engine_0.trace93: starting process "cd stride_detector_cover/engine_0; yosys -ql trace93.log trace93.ys"
SBY 18:15:19 [stride_detector_cover] engine_0.trace87: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:19 [stride_detector_cover] engine_0.trace87: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:19 [stride_detector_cover] engine_0.trace87: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:19 [stride_detector_cover] engine_0.trace87: This license was issued to John P Wickerson.
SBY 18:15:20 [stride_detector_cover] engine_0.trace87: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:20 [stride_detector_cover] engine_0: ##   0:03:14  Reached cover statement at stride_values.stride_values_2.stride_2_seen_126 in step 0.
SBY 18:15:20 [stride_detector_cover] engine_0: ##   0:03:14  Writing trace to Verilog testbench: engine_0/trace191_tb.v
SBY 18:15:20 [stride_detector_cover] engine_0: ##   0:03:14  Writing trace to constraints file: engine_0/trace191.smtc
SBY 18:15:20 [stride_detector_cover] engine_0: ##   0:03:14  Writing trace to Yosys witness file: engine_0/trace191.yw
SBY 18:15:20 [stride_detector_cover] engine_0.trace191: Generating simulation trace for witness file: engine_0/trace191.yw
SBY 18:15:20 [stride_detector_cover] engine_0: ##   0:03:14  Checking cover reachability in step 0..
SBY 18:15:21 [stride_detector_cover] engine_0: ##   0:03:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1022 in step 0.
SBY 18:15:21 [stride_detector_cover] engine_0: ##   0:03:15  Writing trace to Verilog testbench: engine_0/trace192_tb.v
SBY 18:15:21 [stride_detector_cover] engine_0: ##   0:03:15  Writing trace to constraints file: engine_0/trace192.smtc
SBY 18:15:21 [stride_detector_cover] engine_0: ##   0:03:15  Writing trace to Yosys witness file: engine_0/trace192.yw
SBY 18:15:21 [stride_detector_cover] engine_0.trace87: finished (returncode=0)
SBY 18:15:21 [stride_detector_cover] engine_0.trace192: Generating simulation trace for witness file: engine_0/trace192.yw
SBY 18:15:22 [stride_detector_cover] engine_0: ##   0:03:15  Checking cover reachability in step 0..
SBY 18:15:22 [stride_detector_cover] engine_0: ##   0:03:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_998 in step 0.
SBY 18:15:22 [stride_detector_cover] engine_0: ##   0:03:15  Writing trace to Verilog testbench: engine_0/trace193_tb.v
SBY 18:15:22 [stride_detector_cover] engine_0: ##   0:03:16  Writing trace to constraints file: engine_0/trace193.smtc
SBY 18:15:22 [stride_detector_cover] engine_0: ##   0:03:16  Writing trace to Yosys witness file: engine_0/trace193.yw
SBY 18:15:22 [stride_detector_cover] engine_0.trace94: starting process "cd stride_detector_cover/engine_0; yosys -ql trace94.log trace94.ys"
SBY 18:15:22 [stride_detector_cover] engine_0.trace193: Generating simulation trace for witness file: engine_0/trace193.yw
SBY 18:15:23 [stride_detector_cover] engine_0: ##   0:03:16  Checking cover reachability in step 0..
SBY 18:15:23 [stride_detector_cover] engine_0: ##   0:03:17  Reached cover statement at stride_values.stride_values_2.stride_2_seen_966 in step 0.
SBY 18:15:23 [stride_detector_cover] engine_0: ##   0:03:17  Writing trace to Verilog testbench: engine_0/trace194_tb.v
SBY 18:15:23 [stride_detector_cover] engine_0: ##   0:03:17  Writing trace to constraints file: engine_0/trace194.smtc
SBY 18:15:23 [stride_detector_cover] engine_0: ##   0:03:17  Writing trace to Yosys witness file: engine_0/trace194.yw
SBY 18:15:23 [stride_detector_cover] engine_0.trace194: Generating simulation trace for witness file: engine_0/trace194.yw
SBY 18:15:24 [stride_detector_cover] engine_0: ##   0:03:17  Checking cover reachability in step 0..
SBY 18:15:24 [stride_detector_cover] engine_0: ##   0:03:18  Reached cover statement at stride_values.stride_values_2.stride_2_seen_934 in step 0.
SBY 18:15:24 [stride_detector_cover] engine_0: ##   0:03:18  Writing trace to Verilog testbench: engine_0/trace195_tb.v
SBY 18:15:24 [stride_detector_cover] engine_0: ##   0:03:18  Writing trace to constraints file: engine_0/trace195.smtc
SBY 18:15:24 [stride_detector_cover] engine_0: ##   0:03:18  Writing trace to Yosys witness file: engine_0/trace195.yw
SBY 18:15:24 [stride_detector_cover] engine_0.trace88: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:24 [stride_detector_cover] engine_0.trace88: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:25 [stride_detector_cover] engine_0.trace88: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:25 [stride_detector_cover] engine_0.trace88: This license was issued to John P Wickerson.
SBY 18:15:25 [stride_detector_cover] engine_0.trace88: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:25 [stride_detector_cover] engine_0.trace195: Generating simulation trace for witness file: engine_0/trace195.yw
SBY 18:15:25 [stride_detector_cover] engine_0: ##   0:03:18  Checking cover reachability in step 0..
SBY 18:15:25 [stride_detector_cover] engine_0: ##   0:03:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_902 in step 0.
SBY 18:15:25 [stride_detector_cover] engine_0: ##   0:03:19  Writing trace to Verilog testbench: engine_0/trace196_tb.v
SBY 18:15:25 [stride_detector_cover] engine_0: ##   0:03:19  Writing trace to constraints file: engine_0/trace196.smtc
SBY 18:15:25 [stride_detector_cover] engine_0.trace89: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:25 [stride_detector_cover] engine_0.trace89: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:26 [stride_detector_cover] engine_0.trace89: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:26 [stride_detector_cover] engine_0.trace89: This license was issued to John P Wickerson.
SBY 18:15:26 [stride_detector_cover] engine_0.trace89: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:26 [stride_detector_cover] engine_0: ##   0:03:19  Writing trace to Yosys witness file: engine_0/trace196.yw
SBY 18:15:26 [stride_detector_cover] engine_0.trace196: Generating simulation trace for witness file: engine_0/trace196.yw
SBY 18:15:26 [stride_detector_cover] engine_0: ##   0:03:20  Checking cover reachability in step 0..
SBY 18:15:26 [stride_detector_cover] engine_0: ##   0:03:20  Reached cover statement at stride_values.stride_values_2.stride_2_seen_870 in step 0.
SBY 18:15:26 [stride_detector_cover] engine_0: ##   0:03:20  Writing trace to Verilog testbench: engine_0/trace197_tb.v
SBY 18:15:26 [stride_detector_cover] engine_0: ##   0:03:20  Writing trace to constraints file: engine_0/trace197.smtc
SBY 18:15:27 [stride_detector_cover] engine_0.trace88: finished (returncode=0)
SBY 18:15:27 [stride_detector_cover] engine_0: ##   0:03:20  Writing trace to Yosys witness file: engine_0/trace197.yw
SBY 18:15:27 [stride_detector_cover] engine_0.trace197: Generating simulation trace for witness file: engine_0/trace197.yw
SBY 18:15:27 [stride_detector_cover] engine_0: ##   0:03:21  Checking cover reachability in step 0..
SBY 18:15:27 [stride_detector_cover] engine_0.trace89: finished (returncode=0)
SBY 18:15:27 [stride_detector_cover] engine_0.trace95: starting process "cd stride_detector_cover/engine_0; yosys -ql trace95.log trace95.ys"
SBY 18:15:27 [stride_detector_cover] engine_0: ##   0:03:21  Reached cover statement at stride_values.stride_values_2.stride_2_seen_838 in step 0.
SBY 18:15:27 [stride_detector_cover] engine_0: ##   0:03:21  Writing trace to Verilog testbench: engine_0/trace198_tb.v
SBY 18:15:28 [stride_detector_cover] engine_0: ##   0:03:21  Writing trace to constraints file: engine_0/trace198.smtc
SBY 18:15:28 [stride_detector_cover] engine_0: ##   0:03:21  Writing trace to Yosys witness file: engine_0/trace198.yw
SBY 18:15:28 [stride_detector_cover] engine_0.trace90: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:28 [stride_detector_cover] engine_0.trace90: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:28 [stride_detector_cover] engine_0.trace90: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:28 [stride_detector_cover] engine_0.trace90: This license was issued to John P Wickerson.
SBY 18:15:28 [stride_detector_cover] engine_0.trace90: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:28 [stride_detector_cover] engine_0.trace91: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:28 [stride_detector_cover] engine_0.trace91: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:28 [stride_detector_cover] engine_0.trace91: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:28 [stride_detector_cover] engine_0.trace91: This license was issued to John P Wickerson.
SBY 18:15:28 [stride_detector_cover] engine_0.trace91: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:28 [stride_detector_cover] engine_0.trace92: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:28 [stride_detector_cover] engine_0.trace92: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:28 [stride_detector_cover] engine_0.trace92: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:28 [stride_detector_cover] engine_0.trace92: This license was issued to John P Wickerson.
SBY 18:15:28 [stride_detector_cover] engine_0.trace92: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:28 [stride_detector_cover] engine_0.trace96: starting process "cd stride_detector_cover/engine_0; yosys -ql trace96.log trace96.ys"
SBY 18:15:29 [stride_detector_cover] engine_0.trace198: Generating simulation trace for witness file: engine_0/trace198.yw
SBY 18:15:29 [stride_detector_cover] engine_0: ##   0:03:22  Checking cover reachability in step 0..
SBY 18:15:29 [stride_detector_cover] engine_0: ##   0:03:22  Reached cover statement at stride_values.stride_values_2.stride_2_seen_806 in step 0.
SBY 18:15:29 [stride_detector_cover] engine_0: ##   0:03:22  Writing trace to Verilog testbench: engine_0/trace199_tb.v
SBY 18:15:29 [stride_detector_cover] engine_0: ##   0:03:23  Writing trace to constraints file: engine_0/trace199.smtc
SBY 18:15:29 [stride_detector_cover] engine_0: ##   0:03:23  Writing trace to Yosys witness file: engine_0/trace199.yw
SBY 18:15:29 [stride_detector_cover] engine_0.trace199: Generating simulation trace for witness file: engine_0/trace199.yw
SBY 18:15:30 [stride_detector_cover] engine_0: ##   0:03:23  Checking cover reachability in step 0..
SBY 18:15:30 [stride_detector_cover] engine_0.trace90: finished (returncode=0)
SBY 18:15:30 [stride_detector_cover] engine_0: ##   0:03:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_774 in step 0.
SBY 18:15:30 [stride_detector_cover] engine_0: ##   0:03:24  Writing trace to Verilog testbench: engine_0/trace200_tb.v
SBY 18:15:30 [stride_detector_cover] engine_0: ##   0:03:24  Writing trace to constraints file: engine_0/trace200.smtc
SBY 18:15:30 [stride_detector_cover] engine_0: ##   0:03:24  Writing trace to Yosys witness file: engine_0/trace200.yw
SBY 18:15:30 [stride_detector_cover] engine_0.trace91: finished (returncode=0)
SBY 18:15:30 [stride_detector_cover] engine_0.trace97: starting process "cd stride_detector_cover/engine_0; yosys -ql trace97.log trace97.ys"
SBY 18:15:31 [stride_detector_cover] engine_0.trace200: Generating simulation trace for witness file: engine_0/trace200.yw
SBY 18:15:31 [stride_detector_cover] engine_0: ##   0:03:24  Checking cover reachability in step 0..
SBY 18:15:31 [stride_detector_cover] engine_0.trace92: finished (returncode=0)
SBY 18:15:31 [stride_detector_cover] engine_0.trace98: starting process "cd stride_detector_cover/engine_0; yosys -ql trace98.log trace98.ys"
SBY 18:15:31 [stride_detector_cover] engine_0: ##   0:03:25  Reached cover statement at stride_values.stride_values_2.stride_2_seen_742 in step 0.
SBY 18:15:31 [stride_detector_cover] engine_0: ##   0:03:25  Writing trace to Verilog testbench: engine_0/trace201_tb.v
SBY 18:15:31 [stride_detector_cover] engine_0: ##   0:03:25  Writing trace to constraints file: engine_0/trace201.smtc
SBY 18:15:31 [stride_detector_cover] engine_0: ##   0:03:25  Writing trace to Yosys witness file: engine_0/trace201.yw
SBY 18:15:32 [stride_detector_cover] engine_0.trace201: Generating simulation trace for witness file: engine_0/trace201.yw
SBY 18:15:32 [stride_detector_cover] engine_0: ##   0:03:25  Checking cover reachability in step 0..
SBY 18:15:32 [stride_detector_cover] engine_0.trace93: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:32 [stride_detector_cover] engine_0.trace93: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:32 [stride_detector_cover] engine_0.trace93: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:32 [stride_detector_cover] engine_0.trace93: This license was issued to John P Wickerson.
SBY 18:15:32 [stride_detector_cover] engine_0.trace93: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:32 [stride_detector_cover] engine_0.trace99: starting process "cd stride_detector_cover/engine_0; yosys -ql trace99.log trace99.ys"
SBY 18:15:32 [stride_detector_cover] engine_0: ##   0:03:26  Reached cover statement at stride_values.stride_values_2.stride_2_seen_710 in step 0.
SBY 18:15:32 [stride_detector_cover] engine_0: ##   0:03:26  Writing trace to Verilog testbench: engine_0/trace202_tb.v
SBY 18:15:32 [stride_detector_cover] engine_0: ##   0:03:26  Writing trace to constraints file: engine_0/trace202.smtc
SBY 18:15:32 [stride_detector_cover] engine_0: ##   0:03:26  Writing trace to Yosys witness file: engine_0/trace202.yw
SBY 18:15:33 [stride_detector_cover] engine_0.trace202: Generating simulation trace for witness file: engine_0/trace202.yw
SBY 18:15:33 [stride_detector_cover] engine_0: ##   0:03:27  Checking cover reachability in step 0..
SBY 18:15:33 [stride_detector_cover] engine_0.trace93: finished (returncode=0)
SBY 18:15:33 [stride_detector_cover] engine_0: ##   0:03:27  Reached cover statement at stride_values.stride_values_2.stride_2_seen_70 in step 0.
SBY 18:15:33 [stride_detector_cover] engine_0: ##   0:03:27  Writing trace to Verilog testbench: engine_0/trace203_tb.v
SBY 18:15:33 [stride_detector_cover] engine_0.trace100: starting process "cd stride_detector_cover/engine_0; yosys -ql trace100.log trace100.ys"
SBY 18:15:34 [stride_detector_cover] engine_0: ##   0:03:27  Writing trace to constraints file: engine_0/trace203.smtc
SBY 18:15:34 [stride_detector_cover] engine_0: ##   0:03:28  Writing trace to Yosys witness file: engine_0/trace203.yw
SBY 18:15:34 [stride_detector_cover] engine_0.trace203: Generating simulation trace for witness file: engine_0/trace203.yw
SBY 18:15:34 [stride_detector_cover] engine_0: ##   0:03:28  Checking cover reachability in step 0..
SBY 18:15:34 [stride_detector_cover] engine_0: ##   0:03:28  Reached cover statement at stride_values.stride_values_2.stride_2_seen_678 in step 0.
SBY 18:15:34 [stride_detector_cover] engine_0: ##   0:03:28  Writing trace to Verilog testbench: engine_0/trace204_tb.v
SBY 18:15:35 [stride_detector_cover] engine_0: ##   0:03:28  Writing trace to constraints file: engine_0/trace204.smtc
SBY 18:15:35 [stride_detector_cover] engine_0: ##   0:03:29  Writing trace to Yosys witness file: engine_0/trace204.yw
SBY 18:15:35 [stride_detector_cover] engine_0.trace94: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:35 [stride_detector_cover] engine_0.trace94: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:35 [stride_detector_cover] engine_0.trace94: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:35 [stride_detector_cover] engine_0.trace94: This license was issued to John P Wickerson.
SBY 18:15:35 [stride_detector_cover] engine_0.trace94: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:35 [stride_detector_cover] engine_0.trace204: Generating simulation trace for witness file: engine_0/trace204.yw
SBY 18:15:35 [stride_detector_cover] engine_0: ##   0:03:29  Checking cover reachability in step 0..
SBY 18:15:35 [stride_detector_cover] engine_0: ##   0:03:29  Reached cover statement at stride_values.stride_values_2.stride_2_seen_646 in step 0.
SBY 18:15:35 [stride_detector_cover] engine_0: ##   0:03:29  Writing trace to Verilog testbench: engine_0/trace205_tb.v
SBY 18:15:36 [stride_detector_cover] engine_0: ##   0:03:29  Writing trace to constraints file: engine_0/trace205.smtc
SBY 18:15:36 [stride_detector_cover] engine_0: ##   0:03:30  Writing trace to Yosys witness file: engine_0/trace205.yw
SBY 18:15:36 [stride_detector_cover] engine_0.trace205: Generating simulation trace for witness file: engine_0/trace205.yw
SBY 18:15:36 [stride_detector_cover] engine_0: ##   0:03:30  Checking cover reachability in step 0..
SBY 18:15:36 [stride_detector_cover] engine_0: ##   0:03:30  Reached cover statement at stride_values.stride_values_2.stride_2_seen_614 in step 0.
SBY 18:15:37 [stride_detector_cover] engine_0: ##   0:03:30  Writing trace to Verilog testbench: engine_0/trace206_tb.v
SBY 18:15:37 [stride_detector_cover] engine_0: ##   0:03:30  Writing trace to constraints file: engine_0/trace206.smtc
SBY 18:15:37 [stride_detector_cover] engine_0: ##   0:03:31  Writing trace to Yosys witness file: engine_0/trace206.yw
SBY 18:15:37 [stride_detector_cover] engine_0.trace94: finished (returncode=0)
SBY 18:15:37 [stride_detector_cover] engine_0.trace206: Generating simulation trace for witness file: engine_0/trace206.yw
SBY 18:15:37 [stride_detector_cover] engine_0: ##   0:03:31  Checking cover reachability in step 0..
SBY 18:15:37 [stride_detector_cover] engine_0: ##   0:03:31  Reached cover statement at stride_values.stride_values_2.stride_2_seen_6 in step 0.
SBY 18:15:37 [stride_detector_cover] engine_0: ##   0:03:31  Writing trace to Verilog testbench: engine_0/trace207_tb.v
SBY 18:15:38 [stride_detector_cover] engine_0: ##   0:03:31  Writing trace to constraints file: engine_0/trace207.smtc
SBY 18:15:38 [stride_detector_cover] engine_0: ##   0:03:31  Writing trace to Yosys witness file: engine_0/trace207.yw
SBY 18:15:38 [stride_detector_cover] engine_0.trace101: starting process "cd stride_detector_cover/engine_0; yosys -ql trace101.log trace101.ys"
SBY 18:15:38 [stride_detector_cover] engine_0.trace207: Generating simulation trace for witness file: engine_0/trace207.yw
SBY 18:15:38 [stride_detector_cover] engine_0: ##   0:03:32  Checking cover reachability in step 0..
SBY 18:15:38 [stride_detector_cover] engine_0: ##   0:03:32  Reached cover statement at stride_values.stride_values_2.stride_2_seen_582 in step 0.
SBY 18:15:38 [stride_detector_cover] engine_0: ##   0:03:32  Writing trace to Verilog testbench: engine_0/trace208_tb.v
SBY 18:15:38 [stride_detector_cover] engine_0: ##   0:03:32  Writing trace to constraints file: engine_0/trace208.smtc
SBY 18:15:38 [stride_detector_cover] engine_0: ##   0:03:32  Writing trace to Yosys witness file: engine_0/trace208.yw
SBY 18:15:39 [stride_detector_cover] engine_0.trace208: Generating simulation trace for witness file: engine_0/trace208.yw
SBY 18:15:39 [stride_detector_cover] engine_0: ##   0:03:33  Checking cover reachability in step 0..
SBY 18:15:39 [stride_detector_cover] engine_0: ##   0:03:33  Reached cover statement at stride_values.stride_values_2.stride_2_seen_550 in step 0.
SBY 18:15:39 [stride_detector_cover] engine_0: ##   0:03:33  Writing trace to Verilog testbench: engine_0/trace209_tb.v
SBY 18:15:39 [stride_detector_cover] engine_0: ##   0:03:33  Writing trace to constraints file: engine_0/trace209.smtc
SBY 18:15:39 [stride_detector_cover] engine_0: ##   0:03:33  Writing trace to Yosys witness file: engine_0/trace209.yw
SBY 18:15:40 [stride_detector_cover] engine_0.trace209: Generating simulation trace for witness file: engine_0/trace209.yw
SBY 18:15:40 [stride_detector_cover] engine_0: ##   0:03:33  Checking cover reachability in step 0..
SBY 18:15:40 [stride_detector_cover] engine_0.trace95: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:40 [stride_detector_cover] engine_0.trace95: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:40 [stride_detector_cover] engine_0.trace95: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:40 [stride_detector_cover] engine_0.trace95: This license was issued to John P Wickerson.
SBY 18:15:40 [stride_detector_cover] engine_0.trace95: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:40 [stride_detector_cover] engine_0: ##   0:03:34  Reached cover statement at stride_values.stride_values_2.stride_2_seen_518 in step 0.
SBY 18:15:40 [stride_detector_cover] engine_0: ##   0:03:34  Writing trace to Verilog testbench: engine_0/trace210_tb.v
SBY 18:15:40 [stride_detector_cover] engine_0: ##   0:03:34  Writing trace to constraints file: engine_0/trace210.smtc
SBY 18:15:41 [stride_detector_cover] engine_0.trace96: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:41 [stride_detector_cover] engine_0.trace96: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:41 [stride_detector_cover] engine_0.trace96: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:41 [stride_detector_cover] engine_0.trace96: This license was issued to John P Wickerson.
SBY 18:15:41 [stride_detector_cover] engine_0.trace96: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:41 [stride_detector_cover] engine_0: ##   0:03:35  Writing trace to Yosys witness file: engine_0/trace210.yw
SBY 18:15:41 [stride_detector_cover] engine_0.trace210: Generating simulation trace for witness file: engine_0/trace210.yw
SBY 18:15:41 [stride_detector_cover] engine_0: ##   0:03:35  Checking cover reachability in step 0..
SBY 18:15:41 [stride_detector_cover] engine_0.trace95: finished (returncode=0)
SBY 18:15:42 [stride_detector_cover] engine_0.trace102: starting process "cd stride_detector_cover/engine_0; yosys -ql trace102.log trace102.ys"
SBY 18:15:42 [stride_detector_cover] engine_0.trace96: finished (returncode=0)
SBY 18:15:42 [stride_detector_cover] engine_0: ##   0:03:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_486 in step 0.
SBY 18:15:42 [stride_detector_cover] engine_0: ##   0:03:36  Writing trace to Verilog testbench: engine_0/trace211_tb.v
SBY 18:15:42 [stride_detector_cover] engine_0: ##   0:03:36  Writing trace to constraints file: engine_0/trace211.smtc
SBY 18:15:43 [stride_detector_cover] engine_0: ##   0:03:36  Writing trace to Yosys witness file: engine_0/trace211.yw
SBY 18:15:43 [stride_detector_cover] engine_0.trace211: Generating simulation trace for witness file: engine_0/trace211.yw
SBY 18:15:43 [stride_detector_cover] engine_0: ##   0:03:37  Checking cover reachability in step 0..
SBY 18:15:43 [stride_detector_cover] engine_0.trace97: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:43 [stride_detector_cover] engine_0.trace97: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:43 [stride_detector_cover] engine_0.trace97: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:43 [stride_detector_cover] engine_0.trace97: This license was issued to John P Wickerson.
SBY 18:15:43 [stride_detector_cover] engine_0.trace97: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:43 [stride_detector_cover] engine_0.trace98: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:43 [stride_detector_cover] engine_0.trace98: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:43 [stride_detector_cover] engine_0.trace98: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:43 [stride_detector_cover] engine_0.trace98: This license was issued to John P Wickerson.
SBY 18:15:43 [stride_detector_cover] engine_0.trace98: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:43 [stride_detector_cover] engine_0.trace103: starting process "cd stride_detector_cover/engine_0; yosys -ql trace103.log trace103.ys"
SBY 18:15:43 [stride_detector_cover] engine_0: ##   0:03:37  Reached cover statement at stride_values.stride_values_2.stride_2_seen_454 in step 0.
SBY 18:15:43 [stride_detector_cover] engine_0: ##   0:03:37  Writing trace to Verilog testbench: engine_0/trace212_tb.v
SBY 18:15:43 [stride_detector_cover] engine_0: ##   0:03:37  Writing trace to constraints file: engine_0/trace212.smtc
SBY 18:15:44 [stride_detector_cover] engine_0.trace99: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:44 [stride_detector_cover] engine_0.trace99: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:44 [stride_detector_cover] engine_0.trace99: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:44 [stride_detector_cover] engine_0.trace99: This license was issued to John P Wickerson.
SBY 18:15:44 [stride_detector_cover] engine_0.trace99: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:44 [stride_detector_cover] engine_0: ##   0:03:38  Writing trace to Yosys witness file: engine_0/trace212.yw
SBY 18:15:44 [stride_detector_cover] engine_0.trace97: finished (returncode=0)
SBY 18:15:44 [stride_detector_cover] engine_0.trace212: Generating simulation trace for witness file: engine_0/trace212.yw
SBY 18:15:44 [stride_detector_cover] engine_0: ##   0:03:38  Checking cover reachability in step 0..
SBY 18:15:44 [stride_detector_cover] engine_0.trace104: starting process "cd stride_detector_cover/engine_0; yosys -ql trace104.log trace104.ys"
SBY 18:15:44 [stride_detector_cover] engine_0.trace98: finished (returncode=0)
SBY 18:15:45 [stride_detector_cover] engine_0: ##   0:03:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_422 in step 0.
SBY 18:15:45 [stride_detector_cover] engine_0: ##   0:03:38  Writing trace to Verilog testbench: engine_0/trace213_tb.v
SBY 18:15:45 [stride_detector_cover] engine_0: ##   0:03:39  Writing trace to constraints file: engine_0/trace213.smtc
SBY 18:15:45 [stride_detector_cover] engine_0: ##   0:03:39  Writing trace to Yosys witness file: engine_0/trace213.yw
SBY 18:15:45 [stride_detector_cover] engine_0.trace100: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:45 [stride_detector_cover] engine_0.trace100: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:45 [stride_detector_cover] engine_0.trace100: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:45 [stride_detector_cover] engine_0.trace100: This license was issued to John P Wickerson.
SBY 18:15:45 [stride_detector_cover] engine_0.trace100: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:45 [stride_detector_cover] engine_0.trace105: starting process "cd stride_detector_cover/engine_0; yosys -ql trace105.log trace105.ys"
SBY 18:15:45 [stride_detector_cover] engine_0.trace213: Generating simulation trace for witness file: engine_0/trace213.yw
SBY 18:15:45 [stride_detector_cover] engine_0: ##   0:03:39  Checking cover reachability in step 0..
SBY 18:15:46 [stride_detector_cover] engine_0: ##   0:03:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_390 in step 0.
SBY 18:15:46 [stride_detector_cover] engine_0: ##   0:03:39  Writing trace to Verilog testbench: engine_0/trace214_tb.v
SBY 18:15:46 [stride_detector_cover] engine_0: ##   0:03:40  Writing trace to constraints file: engine_0/trace214.smtc
SBY 18:15:46 [stride_detector_cover] engine_0.trace99: finished (returncode=0)
SBY 18:15:46 [stride_detector_cover] engine_0: ##   0:03:40  Writing trace to Yosys witness file: engine_0/trace214.yw
SBY 18:15:46 [stride_detector_cover] engine_0.trace214: Generating simulation trace for witness file: engine_0/trace214.yw
SBY 18:15:46 [stride_detector_cover] engine_0: ##   0:03:40  Checking cover reachability in step 0..
SBY 18:15:46 [stride_detector_cover] engine_0.trace106: starting process "cd stride_detector_cover/engine_0; yosys -ql trace106.log trace106.ys"
SBY 18:15:47 [stride_detector_cover] engine_0: ##   0:03:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_38 in step 0.
SBY 18:15:47 [stride_detector_cover] engine_0: ##   0:03:40  Writing trace to Verilog testbench: engine_0/trace215_tb.v
SBY 18:15:47 [stride_detector_cover] engine_0: ##   0:03:40  Writing trace to constraints file: engine_0/trace215.smtc
SBY 18:15:47 [stride_detector_cover] engine_0: ##   0:03:41  Writing trace to Yosys witness file: engine_0/trace215.yw
SBY 18:15:47 [stride_detector_cover] engine_0.trace100: finished (returncode=0)
SBY 18:15:47 [stride_detector_cover] engine_0.trace215: Generating simulation trace for witness file: engine_0/trace215.yw
SBY 18:15:47 [stride_detector_cover] engine_0: ##   0:03:41  Checking cover reachability in step 0..
SBY 18:15:47 [stride_detector_cover] engine_0.trace107: starting process "cd stride_detector_cover/engine_0; yosys -ql trace107.log trace107.ys"
SBY 18:15:48 [stride_detector_cover] engine_0: ##   0:03:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_358 in step 0.
SBY 18:15:48 [stride_detector_cover] engine_0: ##   0:03:42  Writing trace to Verilog testbench: engine_0/trace216_tb.v
SBY 18:15:48 [stride_detector_cover] engine_0: ##   0:03:42  Writing trace to constraints file: engine_0/trace216.smtc
SBY 18:15:48 [stride_detector_cover] engine_0: ##   0:03:42  Writing trace to Yosys witness file: engine_0/trace216.yw
SBY 18:15:48 [stride_detector_cover] engine_0.trace216: Generating simulation trace for witness file: engine_0/trace216.yw
SBY 18:15:48 [stride_detector_cover] engine_0: ##   0:03:42  Checking cover reachability in step 0..
SBY 18:15:48 [stride_detector_cover] engine_0.trace101: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:48 [stride_detector_cover] engine_0.trace101: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:48 [stride_detector_cover] engine_0.trace101: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:48 [stride_detector_cover] engine_0.trace101: This license was issued to John P Wickerson.
SBY 18:15:48 [stride_detector_cover] engine_0.trace101: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:48 [stride_detector_cover] engine_0: ##   0:03:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_326 in step 0.
SBY 18:15:48 [stride_detector_cover] engine_0: ##   0:03:42  Writing trace to Verilog testbench: engine_0/trace217_tb.v
SBY 18:15:49 [stride_detector_cover] engine_0: ##   0:03:42  Writing trace to constraints file: engine_0/trace217.smtc
SBY 18:15:49 [stride_detector_cover] engine_0: ##   0:03:43  Writing trace to Yosys witness file: engine_0/trace217.yw
SBY 18:15:49 [stride_detector_cover] engine_0.trace217: Generating simulation trace for witness file: engine_0/trace217.yw
SBY 18:15:49 [stride_detector_cover] engine_0: ##   0:03:43  Checking cover reachability in step 0..
SBY 18:15:49 [stride_detector_cover] engine_0: ##   0:03:43  Reached cover statement at stride_values.stride_values_2.stride_2_seen_294 in step 0.
SBY 18:15:49 [stride_detector_cover] engine_0: ##   0:03:43  Writing trace to Verilog testbench: engine_0/trace218_tb.v
SBY 18:15:50 [stride_detector_cover] engine_0: ##   0:03:43  Writing trace to constraints file: engine_0/trace218.smtc
SBY 18:15:50 [stride_detector_cover] engine_0: ##   0:03:44  Writing trace to Yosys witness file: engine_0/trace218.yw
SBY 18:15:50 [stride_detector_cover] engine_0.trace101: finished (returncode=0)
SBY 18:15:50 [stride_detector_cover] engine_0.trace218: Generating simulation trace for witness file: engine_0/trace218.yw
SBY 18:15:50 [stride_detector_cover] engine_0: ##   0:03:44  Checking cover reachability in step 0..
SBY 18:15:50 [stride_detector_cover] engine_0.trace108: starting process "cd stride_detector_cover/engine_0; yosys -ql trace108.log trace108.ys"
SBY 18:15:50 [stride_detector_cover] engine_0: ##   0:03:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_262 in step 0.
SBY 18:15:50 [stride_detector_cover] engine_0: ##   0:03:44  Writing trace to Verilog testbench: engine_0/trace219_tb.v
SBY 18:15:51 [stride_detector_cover] engine_0: ##   0:03:44  Writing trace to constraints file: engine_0/trace219.smtc
SBY 18:15:51 [stride_detector_cover] engine_0: ##   0:03:45  Writing trace to Yosys witness file: engine_0/trace219.yw
SBY 18:15:51 [stride_detector_cover] engine_0.trace219: Generating simulation trace for witness file: engine_0/trace219.yw
SBY 18:15:51 [stride_detector_cover] engine_0: ##   0:03:45  Checking cover reachability in step 0..
SBY 18:15:51 [stride_detector_cover] engine_0.trace102: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:51 [stride_detector_cover] engine_0.trace102: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:51 [stride_detector_cover] engine_0.trace102: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:51 [stride_detector_cover] engine_0.trace102: This license was issued to John P Wickerson.
SBY 18:15:51 [stride_detector_cover] engine_0.trace102: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:52 [stride_detector_cover] engine_0: ##   0:03:45  Reached cover statement at stride_values.stride_values_2.stride_2_seen_230 in step 0.
SBY 18:15:52 [stride_detector_cover] engine_0: ##   0:03:45  Writing trace to Verilog testbench: engine_0/trace220_tb.v
SBY 18:15:52 [stride_detector_cover] engine_0: ##   0:03:45  Writing trace to constraints file: engine_0/trace220.smtc
SBY 18:15:52 [stride_detector_cover] engine_0: ##   0:03:46  Writing trace to Yosys witness file: engine_0/trace220.yw
SBY 18:15:52 [stride_detector_cover] engine_0.trace220: Generating simulation trace for witness file: engine_0/trace220.yw
SBY 18:15:52 [stride_detector_cover] engine_0: ##   0:03:46  Checking cover reachability in step 0..
SBY 18:15:52 [stride_detector_cover] engine_0.trace102: finished (returncode=0)
SBY 18:15:53 [stride_detector_cover] engine_0: ##   0:03:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_198 in step 0.
SBY 18:15:53 [stride_detector_cover] engine_0: ##   0:03:46  Writing trace to Verilog testbench: engine_0/trace221_tb.v
SBY 18:15:53 [stride_detector_cover] engine_0: ##   0:03:47  Writing trace to constraints file: engine_0/trace221.smtc
SBY 18:15:53 [stride_detector_cover] engine_0: ##   0:03:47  Writing trace to Yosys witness file: engine_0/trace221.yw
SBY 18:15:53 [stride_detector_cover] engine_0.trace109: starting process "cd stride_detector_cover/engine_0; yosys -ql trace109.log trace109.ys"
SBY 18:15:53 [stride_detector_cover] engine_0.trace221: Generating simulation trace for witness file: engine_0/trace221.yw
SBY 18:15:53 [stride_detector_cover] engine_0: ##   0:03:47  Checking cover reachability in step 0..
SBY 18:15:53 [stride_detector_cover] engine_0.trace103: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:53 [stride_detector_cover] engine_0.trace103: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:53 [stride_detector_cover] engine_0.trace103: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:53 [stride_detector_cover] engine_0.trace103: This license was issued to John P Wickerson.
SBY 18:15:53 [stride_detector_cover] engine_0.trace103: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:53 [stride_detector_cover] engine_0.trace104: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:54 [stride_detector_cover] engine_0.trace104: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:54 [stride_detector_cover] engine_0.trace104: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:54 [stride_detector_cover] engine_0.trace104: This license was issued to John P Wickerson.
SBY 18:15:54 [stride_detector_cover] engine_0.trace104: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:54 [stride_detector_cover] engine_0: ##   0:03:47  Reached cover statement at stride_values.stride_values_2.stride_2_seen_166 in step 0.
SBY 18:15:54 [stride_detector_cover] engine_0: ##   0:03:47  Writing trace to Verilog testbench: engine_0/trace222_tb.v
SBY 18:15:54 [stride_detector_cover] engine_0: ##   0:03:48  Writing trace to constraints file: engine_0/trace222.smtc
SBY 18:15:54 [stride_detector_cover] engine_0: ##   0:03:48  Writing trace to Yosys witness file: engine_0/trace222.yw
SBY 18:15:54 [stride_detector_cover] engine_0.trace222: Generating simulation trace for witness file: engine_0/trace222.yw
SBY 18:15:54 [stride_detector_cover] engine_0: ##   0:03:48  Checking cover reachability in step 0..
SBY 18:15:54 [stride_detector_cover] engine_0.trace105: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:54 [stride_detector_cover] engine_0.trace105: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:55 [stride_detector_cover] engine_0.trace105: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:55 [stride_detector_cover] engine_0.trace105: This license was issued to John P Wickerson.
SBY 18:15:55 [stride_detector_cover] engine_0.trace105: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:55 [stride_detector_cover] engine_0: ##   0:03:49  Reached cover statement at stride_values.stride_values_2.stride_2_seen_134 in step 0.
SBY 18:15:55 [stride_detector_cover] engine_0: ##   0:03:49  Writing trace to Verilog testbench: engine_0/trace223_tb.v
SBY 18:15:55 [stride_detector_cover] engine_0: ##   0:03:49  Writing trace to constraints file: engine_0/trace223.smtc
SBY 18:15:55 [stride_detector_cover] engine_0.trace103: finished (returncode=0)
SBY 18:15:55 [stride_detector_cover] engine_0: ##   0:03:49  Writing trace to Yosys witness file: engine_0/trace223.yw
SBY 18:15:55 [stride_detector_cover] engine_0.trace223: Generating simulation trace for witness file: engine_0/trace223.yw
SBY 18:15:55 [stride_detector_cover] engine_0: ##   0:03:49  Checking cover reachability in step 0..
SBY 18:15:55 [stride_detector_cover] engine_0.trace104: finished (returncode=0)
SBY 18:15:56 [stride_detector_cover] engine_0.trace110: starting process "cd stride_detector_cover/engine_0; yosys -ql trace110.log trace110.ys"
SBY 18:15:56 [stride_detector_cover] engine_0: ##   0:03:49  Reached cover statement at stride_values.stride_values_2.stride_2_seen_102 in step 0.
SBY 18:15:56 [stride_detector_cover] engine_0: ##   0:03:49  Writing trace to Verilog testbench: engine_0/trace224_tb.v
SBY 18:15:56 [stride_detector_cover] engine_0: ##   0:03:50  Writing trace to constraints file: engine_0/trace224.smtc
SBY 18:15:56 [stride_detector_cover] engine_0: ##   0:03:50  Writing trace to Yosys witness file: engine_0/trace224.yw
SBY 18:15:56 [stride_detector_cover] engine_0.trace105: finished (returncode=0)
SBY 18:15:56 [stride_detector_cover] engine_0.trace111: starting process "cd stride_detector_cover/engine_0; yosys -ql trace111.log trace111.ys"
SBY 18:15:56 [stride_detector_cover] engine_0.trace224: Generating simulation trace for witness file: engine_0/trace224.yw
SBY 18:15:56 [stride_detector_cover] engine_0: ##   0:03:50  Checking cover reachability in step 0..
SBY 18:15:56 [stride_detector_cover] engine_0: ##   0:03:50  Reached cover statement at stride_values.stride_values_2.stride_2_seen_982 in step 0.
SBY 18:15:56 [stride_detector_cover] engine_0: ##   0:03:50  Writing trace to Verilog testbench: engine_0/trace225_tb.v
SBY 18:15:57 [stride_detector_cover] engine_0: ##   0:03:50  Writing trace to constraints file: engine_0/trace225.smtc
SBY 18:15:57 [stride_detector_cover] engine_0: ##   0:03:50  Writing trace to Yosys witness file: engine_0/trace225.yw
SBY 18:15:57 [stride_detector_cover] engine_0.trace106: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:57 [stride_detector_cover] engine_0.trace106: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:57 [stride_detector_cover] engine_0.trace106: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:57 [stride_detector_cover] engine_0.trace106: This license was issued to John P Wickerson.
SBY 18:15:57 [stride_detector_cover] engine_0.trace106: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:57 [stride_detector_cover] engine_0.trace107: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:57 [stride_detector_cover] engine_0.trace107: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:57 [stride_detector_cover] engine_0.trace107: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:57 [stride_detector_cover] engine_0.trace107: This license was issued to John P Wickerson.
SBY 18:15:57 [stride_detector_cover] engine_0.trace107: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:15:57 [stride_detector_cover] engine_0.trace112: starting process "cd stride_detector_cover/engine_0; yosys -ql trace112.log trace112.ys"
SBY 18:15:57 [stride_detector_cover] engine_0.trace225: Generating simulation trace for witness file: engine_0/trace225.yw
SBY 18:15:57 [stride_detector_cover] engine_0: ##   0:03:51  Checking cover reachability in step 0..
SBY 18:15:57 [stride_detector_cover] engine_0: ##   0:03:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_950 in step 0.
SBY 18:15:57 [stride_detector_cover] engine_0: ##   0:03:51  Writing trace to Verilog testbench: engine_0/trace226_tb.v
SBY 18:15:57 [stride_detector_cover] engine_0: ##   0:03:51  Writing trace to constraints file: engine_0/trace226.smtc
SBY 18:15:57 [stride_detector_cover] engine_0.trace106: finished (returncode=0)
SBY 18:15:58 [stride_detector_cover] engine_0: ##   0:03:51  Writing trace to Yosys witness file: engine_0/trace226.yw
SBY 18:15:58 [stride_detector_cover] engine_0.trace226: Generating simulation trace for witness file: engine_0/trace226.yw
SBY 18:15:58 [stride_detector_cover] engine_0: ##   0:03:52  Checking cover reachability in step 0..
SBY 18:15:58 [stride_detector_cover] engine_0.trace107: finished (returncode=0)
SBY 18:15:58 [stride_detector_cover] engine_0.trace113: starting process "cd stride_detector_cover/engine_0; yosys -ql trace113.log trace113.ys"
SBY 18:15:58 [stride_detector_cover] engine_0: ##   0:03:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_918 in step 0.
SBY 18:15:58 [stride_detector_cover] engine_0: ##   0:03:52  Writing trace to Verilog testbench: engine_0/trace227_tb.v
SBY 18:15:58 [stride_detector_cover] engine_0: ##   0:03:52  Writing trace to constraints file: engine_0/trace227.smtc
SBY 18:15:58 [stride_detector_cover] engine_0: ##   0:03:52  Writing trace to Yosys witness file: engine_0/trace227.yw
SBY 18:15:58 [stride_detector_cover] engine_0.trace114: starting process "cd stride_detector_cover/engine_0; yosys -ql trace114.log trace114.ys"
SBY 18:15:58 [stride_detector_cover] engine_0.trace227: Generating simulation trace for witness file: engine_0/trace227.yw
SBY 18:15:59 [stride_detector_cover] engine_0: ##   0:03:52  Checking cover reachability in step 0..
SBY 18:15:59 [stride_detector_cover] engine_0.trace108: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:15:59 [stride_detector_cover] engine_0.trace108: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:15:59 [stride_detector_cover] engine_0.trace108: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:15:59 [stride_detector_cover] engine_0.trace108: This license was issued to John P Wickerson.
SBY 18:15:59 [stride_detector_cover] engine_0.trace108: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:00 [stride_detector_cover] engine_0: ##   0:03:53  Reached cover statement at stride_values.stride_values_2.stride_2_seen_886 in step 0.
SBY 18:16:00 [stride_detector_cover] engine_0: ##   0:03:53  Writing trace to Verilog testbench: engine_0/trace228_tb.v
SBY 18:16:00 [stride_detector_cover] engine_0: ##   0:03:53  Writing trace to constraints file: engine_0/trace228.smtc
SBY 18:16:00 [stride_detector_cover] engine_0: ##   0:03:54  Writing trace to Yosys witness file: engine_0/trace228.yw
SBY 18:16:00 [stride_detector_cover] engine_0.trace228: Generating simulation trace for witness file: engine_0/trace228.yw
SBY 18:16:00 [stride_detector_cover] engine_0: ##   0:03:54  Checking cover reachability in step 0..
SBY 18:16:00 [stride_detector_cover] engine_0: ##   0:03:54  Reached cover statement at stride_values.stride_values_2.stride_2_seen_86 in step 0.
SBY 18:16:00 [stride_detector_cover] engine_0: ##   0:03:54  Writing trace to Verilog testbench: engine_0/trace229_tb.v
SBY 18:16:00 [stride_detector_cover] engine_0: ##   0:03:54  Writing trace to constraints file: engine_0/trace229.smtc
SBY 18:16:01 [stride_detector_cover] engine_0: ##   0:03:54  Writing trace to Yosys witness file: engine_0/trace229.yw
SBY 18:16:01 [stride_detector_cover] engine_0.trace229: Generating simulation trace for witness file: engine_0/trace229.yw
SBY 18:16:01 [stride_detector_cover] engine_0: ##   0:03:55  Checking cover reachability in step 0..
SBY 18:16:01 [stride_detector_cover] engine_0.trace108: finished (returncode=0)
SBY 18:16:01 [stride_detector_cover] engine_0.trace115: starting process "cd stride_detector_cover/engine_0; yosys -ql trace115.log trace115.ys"
SBY 18:16:02 [stride_detector_cover] engine_0: ##   0:03:55  Reached cover statement at stride_values.stride_values_2.stride_2_seen_854 in step 0.
SBY 18:16:02 [stride_detector_cover] engine_0: ##   0:03:55  Writing trace to Verilog testbench: engine_0/trace230_tb.v
SBY 18:16:02 [stride_detector_cover] engine_0: ##   0:03:55  Writing trace to constraints file: engine_0/trace230.smtc
SBY 18:16:02 [stride_detector_cover] engine_0: ##   0:03:56  Writing trace to Yosys witness file: engine_0/trace230.yw
SBY 18:16:02 [stride_detector_cover] engine_0.trace230: Generating simulation trace for witness file: engine_0/trace230.yw
SBY 18:16:02 [stride_detector_cover] engine_0: ##   0:03:56  Checking cover reachability in step 0..
SBY 18:16:02 [stride_detector_cover] engine_0: ##   0:03:56  Reached cover statement at stride_values.stride_values_2.stride_2_seen_822 in step 0.
SBY 18:16:02 [stride_detector_cover] engine_0: ##   0:03:56  Writing trace to Verilog testbench: engine_0/trace231_tb.v
SBY 18:16:02 [stride_detector_cover] engine_0: ##   0:03:56  Writing trace to constraints file: engine_0/trace231.smtc
SBY 18:16:03 [stride_detector_cover] engine_0: ##   0:03:56  Writing trace to Yosys witness file: engine_0/trace231.yw
SBY 18:16:03 [stride_detector_cover] engine_0.trace231: Generating simulation trace for witness file: engine_0/trace231.yw
SBY 18:16:03 [stride_detector_cover] engine_0: ##   0:03:57  Checking cover reachability in step 0..
SBY 18:16:03 [stride_detector_cover] engine_0.trace109: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:03 [stride_detector_cover] engine_0.trace109: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:03 [stride_detector_cover] engine_0.trace109: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:03 [stride_detector_cover] engine_0.trace109: This license was issued to John P Wickerson.
SBY 18:16:03 [stride_detector_cover] engine_0.trace109: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:03 [stride_detector_cover] engine_0: ##   0:03:57  Reached cover statement at stride_values.stride_values_2.stride_2_seen_790 in step 0.
SBY 18:16:03 [stride_detector_cover] engine_0: ##   0:03:57  Writing trace to Verilog testbench: engine_0/trace232_tb.v
SBY 18:16:03 [stride_detector_cover] engine_0: ##   0:03:57  Writing trace to constraints file: engine_0/trace232.smtc
SBY 18:16:03 [stride_detector_cover] engine_0: ##   0:03:57  Writing trace to Yosys witness file: engine_0/trace232.yw
SBY 18:16:03 [stride_detector_cover] engine_0.trace232: Generating simulation trace for witness file: engine_0/trace232.yw
SBY 18:16:04 [stride_detector_cover] engine_0: ##   0:03:57  Checking cover reachability in step 0..
SBY 18:16:04 [stride_detector_cover] engine_0.trace109: finished (returncode=0)
SBY 18:16:04 [stride_detector_cover] engine_0: ##   0:03:58  Reached cover statement at stride_values.stride_values_2.stride_2_seen_758 in step 0.
SBY 18:16:04 [stride_detector_cover] engine_0: ##   0:03:58  Writing trace to Verilog testbench: engine_0/trace233_tb.v
SBY 18:16:04 [stride_detector_cover] engine_0: ##   0:03:58  Writing trace to constraints file: engine_0/trace233.smtc
SBY 18:16:04 [stride_detector_cover] engine_0: ##   0:03:58  Writing trace to Yosys witness file: engine_0/trace233.yw
SBY 18:16:04 [stride_detector_cover] engine_0.trace233: Generating simulation trace for witness file: engine_0/trace233.yw
SBY 18:16:05 [stride_detector_cover] engine_0: ##   0:03:58  Checking cover reachability in step 0..
SBY 18:16:05 [stride_detector_cover] engine_0.trace110: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:05 [stride_detector_cover] engine_0.trace110: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:05 [stride_detector_cover] engine_0.trace110: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:05 [stride_detector_cover] engine_0.trace110: This license was issued to John P Wickerson.
SBY 18:16:05 [stride_detector_cover] engine_0.trace110: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:05 [stride_detector_cover] engine_0.trace116: starting process "cd stride_detector_cover/engine_0; yosys -ql trace116.log trace116.ys"
SBY 18:16:05 [stride_detector_cover] engine_0: ##   0:03:59  Reached cover statement at stride_values.stride_values_2.stride_2_seen_726 in step 0.
SBY 18:16:05 [stride_detector_cover] engine_0: ##   0:03:59  Writing trace to Verilog testbench: engine_0/trace234_tb.v
SBY 18:16:05 [stride_detector_cover] engine_0: ##   0:03:59  Writing trace to constraints file: engine_0/trace234.smtc
SBY 18:16:05 [stride_detector_cover] engine_0: ##   0:03:59  Writing trace to Yosys witness file: engine_0/trace234.yw
SBY 18:16:05 [stride_detector_cover] engine_0.trace111: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:05 [stride_detector_cover] engine_0.trace111: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:05 [stride_detector_cover] engine_0.trace111: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:05 [stride_detector_cover] engine_0.trace111: This license was issued to John P Wickerson.
SBY 18:16:05 [stride_detector_cover] engine_0.trace111: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:05 [stride_detector_cover] engine_0.trace234: Generating simulation trace for witness file: engine_0/trace234.yw
SBY 18:16:06 [stride_detector_cover] engine_0: ##   0:03:59  Checking cover reachability in step 0..
SBY 18:16:06 [stride_detector_cover] engine_0: ##   0:04:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_694 in step 0.
SBY 18:16:06 [stride_detector_cover] engine_0: ##   0:04:00  Writing trace to Verilog testbench: engine_0/trace235_tb.v
SBY 18:16:06 [stride_detector_cover] engine_0: ##   0:04:00  Writing trace to constraints file: engine_0/trace235.smtc
SBY 18:16:06 [stride_detector_cover] engine_0.trace110: finished (returncode=0)
SBY 18:16:06 [stride_detector_cover] engine_0.trace112: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:06 [stride_detector_cover] engine_0.trace112: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:06 [stride_detector_cover] engine_0.trace112: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:06 [stride_detector_cover] engine_0.trace112: This license was issued to John P Wickerson.
SBY 18:16:07 [stride_detector_cover] engine_0.trace112: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:07 [stride_detector_cover] engine_0: ##   0:04:00  Writing trace to Yosys witness file: engine_0/trace235.yw
SBY 18:16:07 [stride_detector_cover] engine_0.trace235: Generating simulation trace for witness file: engine_0/trace235.yw
SBY 18:16:07 [stride_detector_cover] engine_0: ##   0:04:00  Checking cover reachability in step 0..
SBY 18:16:07 [stride_detector_cover] engine_0: ##   0:04:01  Reached cover statement at stride_values.stride_values_2.stride_2_seen_662 in step 0.
SBY 18:16:07 [stride_detector_cover] engine_0: ##   0:04:01  Writing trace to Verilog testbench: engine_0/trace236_tb.v
SBY 18:16:07 [stride_detector_cover] engine_0: ##   0:04:01  Writing trace to constraints file: engine_0/trace236.smtc
SBY 18:16:07 [stride_detector_cover] engine_0.trace111: finished (returncode=0)
SBY 18:16:07 [stride_detector_cover] engine_0.trace117: starting process "cd stride_detector_cover/engine_0; yosys -ql trace117.log trace117.ys"
SBY 18:16:07 [stride_detector_cover] engine_0: ##   0:04:01  Writing trace to Yosys witness file: engine_0/trace236.yw
SBY 18:16:07 [stride_detector_cover] engine_0.trace236: Generating simulation trace for witness file: engine_0/trace236.yw
SBY 18:16:08 [stride_detector_cover] engine_0: ##   0:04:01  Checking cover reachability in step 0..
SBY 18:16:08 [stride_detector_cover] engine_0.trace112: finished (returncode=0)
SBY 18:16:08 [stride_detector_cover] engine_0.trace114: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:08 [stride_detector_cover] engine_0.trace114: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:08 [stride_detector_cover] engine_0.trace114: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:08 [stride_detector_cover] engine_0.trace114: This license was issued to John P Wickerson.
SBY 18:16:08 [stride_detector_cover] engine_0.trace114: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:08 [stride_detector_cover] engine_0.trace118: starting process "cd stride_detector_cover/engine_0; yosys -ql trace118.log trace118.ys"
SBY 18:16:08 [stride_detector_cover] engine_0: ##   0:04:02  Reached cover statement at stride_values.stride_values_2.stride_2_seen_630 in step 0.
SBY 18:16:08 [stride_detector_cover] engine_0: ##   0:04:02  Writing trace to Verilog testbench: engine_0/trace237_tb.v
SBY 18:16:08 [stride_detector_cover] engine_0: ##   0:04:02  Writing trace to constraints file: engine_0/trace237.smtc
SBY 18:16:08 [stride_detector_cover] engine_0: ##   0:04:02  Writing trace to Yosys witness file: engine_0/trace237.yw
SBY 18:16:09 [stride_detector_cover] engine_0.trace237: Generating simulation trace for witness file: engine_0/trace237.yw
SBY 18:16:09 [stride_detector_cover] engine_0: ##   0:04:02  Checking cover reachability in step 0..
SBY 18:16:09 [stride_detector_cover] engine_0.trace113: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:09 [stride_detector_cover] engine_0.trace113: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:09 [stride_detector_cover] engine_0.trace113: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:09 [stride_detector_cover] engine_0.trace113: This license was issued to John P Wickerson.
SBY 18:16:09 [stride_detector_cover] engine_0.trace113: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:09 [stride_detector_cover] engine_0.trace119: starting process "cd stride_detector_cover/engine_0; yosys -ql trace119.log trace119.ys"
SBY 18:16:09 [stride_detector_cover] engine_0: ##   0:04:03  Reached cover statement at stride_values.stride_values_2.stride_2_seen_598 in step 0.
SBY 18:16:09 [stride_detector_cover] engine_0: ##   0:04:03  Writing trace to Verilog testbench: engine_0/trace238_tb.v
SBY 18:16:09 [stride_detector_cover] engine_0: ##   0:04:03  Writing trace to constraints file: engine_0/trace238.smtc
SBY 18:16:09 [stride_detector_cover] engine_0: ##   0:04:03  Writing trace to Yosys witness file: engine_0/trace238.yw
SBY 18:16:09 [stride_detector_cover] engine_0.trace238: Generating simulation trace for witness file: engine_0/trace238.yw
SBY 18:16:10 [stride_detector_cover] engine_0: ##   0:04:03  Checking cover reachability in step 0..
SBY 18:16:10 [stride_detector_cover] engine_0.trace113: finished (returncode=0)
SBY 18:16:10 [stride_detector_cover] engine_0.trace114: finished (returncode=0)
SBY 18:16:10 [stride_detector_cover] engine_0.trace120: starting process "cd stride_detector_cover/engine_0; yosys -ql trace120.log trace120.ys"
SBY 18:16:10 [stride_detector_cover] engine_0: ##   0:04:04  Reached cover statement at stride_values.stride_values_2.stride_2_seen_566 in step 0.
SBY 18:16:10 [stride_detector_cover] engine_0: ##   0:04:04  Writing trace to Verilog testbench: engine_0/trace239_tb.v
SBY 18:16:10 [stride_detector_cover] engine_0: ##   0:04:04  Writing trace to constraints file: engine_0/trace239.smtc
SBY 18:16:11 [stride_detector_cover] engine_0: ##   0:04:04  Writing trace to Yosys witness file: engine_0/trace239.yw
SBY 18:16:11 [stride_detector_cover] engine_0.trace239: Generating simulation trace for witness file: engine_0/trace239.yw
SBY 18:16:11 [stride_detector_cover] engine_0: ##   0:04:04  Checking cover reachability in step 0..
SBY 18:16:11 [stride_detector_cover] engine_0.trace121: starting process "cd stride_detector_cover/engine_0; yosys -ql trace121.log trace121.ys"
SBY 18:16:11 [stride_detector_cover] engine_0: ##   0:04:05  Reached cover statement at stride_values.stride_values_2.stride_2_seen_54 in step 0.
SBY 18:16:11 [stride_detector_cover] engine_0: ##   0:04:05  Writing trace to Verilog testbench: engine_0/trace240_tb.v
SBY 18:16:11 [stride_detector_cover] engine_0: ##   0:04:05  Writing trace to constraints file: engine_0/trace240.smtc
SBY 18:16:11 [stride_detector_cover] engine_0.trace115: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:11 [stride_detector_cover] engine_0.trace115: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:11 [stride_detector_cover] engine_0.trace115: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:11 [stride_detector_cover] engine_0.trace115: This license was issued to John P Wickerson.
SBY 18:16:11 [stride_detector_cover] engine_0.trace115: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:11 [stride_detector_cover] engine_0: ##   0:04:05  Writing trace to Yosys witness file: engine_0/trace240.yw
SBY 18:16:12 [stride_detector_cover] engine_0.trace240: Generating simulation trace for witness file: engine_0/trace240.yw
SBY 18:16:12 [stride_detector_cover] engine_0: ##   0:04:06  Checking cover reachability in step 0..
SBY 18:16:12 [stride_detector_cover] engine_0: ##   0:04:06  Reached cover statement at stride_values.stride_values_2.stride_2_seen_534 in step 0.
SBY 18:16:12 [stride_detector_cover] engine_0: ##   0:04:06  Writing trace to Verilog testbench: engine_0/trace241_tb.v
SBY 18:16:12 [stride_detector_cover] engine_0: ##   0:04:06  Writing trace to constraints file: engine_0/trace241.smtc
SBY 18:16:12 [stride_detector_cover] engine_0.trace115: finished (returncode=0)
SBY 18:16:13 [stride_detector_cover] engine_0: ##   0:04:06  Writing trace to Yosys witness file: engine_0/trace241.yw
SBY 18:16:13 [stride_detector_cover] engine_0.trace241: Generating simulation trace for witness file: engine_0/trace241.yw
SBY 18:16:13 [stride_detector_cover] engine_0: ##   0:04:07  Checking cover reachability in step 0..
SBY 18:16:13 [stride_detector_cover] engine_0.trace122: starting process "cd stride_detector_cover/engine_0; yosys -ql trace122.log trace122.ys"
SBY 18:16:13 [stride_detector_cover] engine_0: ##   0:04:07  Reached cover statement at stride_values.stride_values_2.stride_2_seen_502 in step 0.
SBY 18:16:13 [stride_detector_cover] engine_0: ##   0:04:07  Writing trace to Verilog testbench: engine_0/trace242_tb.v
SBY 18:16:13 [stride_detector_cover] engine_0: ##   0:04:07  Writing trace to constraints file: engine_0/trace242.smtc
SBY 18:16:14 [stride_detector_cover] engine_0: ##   0:04:07  Writing trace to Yosys witness file: engine_0/trace242.yw
SBY 18:16:14 [stride_detector_cover] engine_0.trace242: Generating simulation trace for witness file: engine_0/trace242.yw
SBY 18:16:14 [stride_detector_cover] engine_0: ##   0:04:08  Checking cover reachability in step 0..
SBY 18:16:14 [stride_detector_cover] engine_0: ##   0:04:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_470 in step 0.
SBY 18:16:14 [stride_detector_cover] engine_0: ##   0:04:08  Writing trace to Verilog testbench: engine_0/trace243_tb.v
SBY 18:16:14 [stride_detector_cover] engine_0: ##   0:04:08  Writing trace to constraints file: engine_0/trace243.smtc
SBY 18:16:14 [stride_detector_cover] engine_0: ##   0:04:08  Writing trace to Yosys witness file: engine_0/trace243.yw
SBY 18:16:15 [stride_detector_cover] engine_0.trace116: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:15 [stride_detector_cover] engine_0.trace116: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:15 [stride_detector_cover] engine_0.trace116: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:15 [stride_detector_cover] engine_0.trace116: This license was issued to John P Wickerson.
SBY 18:16:15 [stride_detector_cover] engine_0.trace116: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:15 [stride_detector_cover] engine_0.trace243: Generating simulation trace for witness file: engine_0/trace243.yw
SBY 18:16:15 [stride_detector_cover] engine_0: ##   0:04:08  Checking cover reachability in step 0..
SBY 18:16:15 [stride_detector_cover] engine_0: ##   0:04:09  Reached cover statement at stride_values.stride_values_2.stride_2_seen_438 in step 0.
SBY 18:16:15 [stride_detector_cover] engine_0: ##   0:04:09  Writing trace to Verilog testbench: engine_0/trace244_tb.v
SBY 18:16:15 [stride_detector_cover] engine_0: ##   0:04:09  Writing trace to constraints file: engine_0/trace244.smtc
SBY 18:16:15 [stride_detector_cover] engine_0: ##   0:04:09  Writing trace to Yosys witness file: engine_0/trace244.yw
SBY 18:16:15 [stride_detector_cover] engine_0.trace244: Generating simulation trace for witness file: engine_0/trace244.yw
SBY 18:16:16 [stride_detector_cover] engine_0: ##   0:04:09  Checking cover reachability in step 0..
SBY 18:16:16 [stride_detector_cover] engine_0: ##   0:04:10  Reached cover statement at stride_values.stride_values_2.stride_2_seen_406 in step 0.
SBY 18:16:16 [stride_detector_cover] engine_0: ##   0:04:10  Writing trace to Verilog testbench: engine_0/trace245_tb.v
SBY 18:16:16 [stride_detector_cover] engine_0: ##   0:04:10  Writing trace to constraints file: engine_0/trace245.smtc
SBY 18:16:16 [stride_detector_cover] engine_0: ##   0:04:10  Writing trace to Yosys witness file: engine_0/trace245.yw
SBY 18:16:16 [stride_detector_cover] engine_0.trace116: finished (returncode=0)
SBY 18:16:16 [stride_detector_cover] engine_0.trace245: Generating simulation trace for witness file: engine_0/trace245.yw
SBY 18:16:16 [stride_detector_cover] engine_0: ##   0:04:10  Checking cover reachability in step 0..
SBY 18:16:16 [stride_detector_cover] engine_0.trace123: starting process "cd stride_detector_cover/engine_0; yosys -ql trace123.log trace123.ys"
SBY 18:16:17 [stride_detector_cover] engine_0.trace117: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:17 [stride_detector_cover] engine_0.trace117: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:17 [stride_detector_cover] engine_0.trace117: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:17 [stride_detector_cover] engine_0.trace117: This license was issued to John P Wickerson.
SBY 18:16:17 [stride_detector_cover] engine_0.trace117: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:17 [stride_detector_cover] engine_0.trace118: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:17 [stride_detector_cover] engine_0.trace118: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:17 [stride_detector_cover] engine_0.trace118: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:17 [stride_detector_cover] engine_0.trace118: This license was issued to John P Wickerson.
SBY 18:16:17 [stride_detector_cover] engine_0.trace118: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:17 [stride_detector_cover] engine_0: ##   0:04:11  Reached cover statement at stride_values.stride_values_2.stride_2_seen_374 in step 0.
SBY 18:16:17 [stride_detector_cover] engine_0: ##   0:04:11  Writing trace to Verilog testbench: engine_0/trace246_tb.v
SBY 18:16:17 [stride_detector_cover] engine_0: ##   0:04:11  Writing trace to constraints file: engine_0/trace246.smtc
SBY 18:16:17 [stride_detector_cover] engine_0: ##   0:04:11  Writing trace to Yosys witness file: engine_0/trace246.yw
SBY 18:16:18 [stride_detector_cover] engine_0.trace246: Generating simulation trace for witness file: engine_0/trace246.yw
SBY 18:16:18 [stride_detector_cover] engine_0: ##   0:04:11  Checking cover reachability in step 0..
SBY 18:16:18 [stride_detector_cover] engine_0.trace117: finished (returncode=0)
SBY 18:16:18 [stride_detector_cover] engine_0: ##   0:04:12  Reached cover statement at stride_values.stride_values_2.stride_2_seen_342 in step 0.
SBY 18:16:18 [stride_detector_cover] engine_0: ##   0:04:12  Writing trace to Verilog testbench: engine_0/trace247_tb.v
SBY 18:16:18 [stride_detector_cover] engine_0: ##   0:04:12  Writing trace to constraints file: engine_0/trace247.smtc
SBY 18:16:18 [stride_detector_cover] engine_0.trace119: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:18 [stride_detector_cover] engine_0.trace119: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:18 [stride_detector_cover] engine_0.trace119: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:18 [stride_detector_cover] engine_0.trace119: This license was issued to John P Wickerson.
SBY 18:16:18 [stride_detector_cover] engine_0.trace119: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:18 [stride_detector_cover] engine_0.trace124: starting process "cd stride_detector_cover/engine_0; yosys -ql trace124.log trace124.ys"
SBY 18:16:18 [stride_detector_cover] engine_0: ##   0:04:12  Writing trace to Yosys witness file: engine_0/trace247.yw
SBY 18:16:18 [stride_detector_cover] engine_0.trace247: Generating simulation trace for witness file: engine_0/trace247.yw
SBY 18:16:19 [stride_detector_cover] engine_0: ##   0:04:12  Checking cover reachability in step 0..
SBY 18:16:19 [stride_detector_cover] engine_0.trace118: finished (returncode=0)
SBY 18:16:19 [stride_detector_cover] engine_0.trace120: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:19 [stride_detector_cover] engine_0.trace120: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:19 [stride_detector_cover] engine_0.trace120: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:19 [stride_detector_cover] engine_0.trace120: This license was issued to John P Wickerson.
SBY 18:16:19 [stride_detector_cover] engine_0.trace120: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:19 [stride_detector_cover] engine_0: ##   0:04:13  Reached cover statement at stride_values.stride_values_2.stride_2_seen_310 in step 0.
SBY 18:16:19 [stride_detector_cover] engine_0: ##   0:04:13  Writing trace to Verilog testbench: engine_0/trace248_tb.v
SBY 18:16:19 [stride_detector_cover] engine_0: ##   0:04:13  Writing trace to constraints file: engine_0/trace248.smtc
SBY 18:16:19 [stride_detector_cover] engine_0: ##   0:04:13  Writing trace to Yosys witness file: engine_0/trace248.yw
SBY 18:16:19 [stride_detector_cover] engine_0.trace125: starting process "cd stride_detector_cover/engine_0; yosys -ql trace125.log trace125.ys"
SBY 18:16:19 [stride_detector_cover] engine_0.trace248: Generating simulation trace for witness file: engine_0/trace248.yw
SBY 18:16:20 [stride_detector_cover] engine_0: ##   0:04:13  Checking cover reachability in step 0..
SBY 18:16:20 [stride_detector_cover] engine_0.trace119: finished (returncode=0)
SBY 18:16:20 [stride_detector_cover] engine_0.trace121: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:20 [stride_detector_cover] engine_0.trace121: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:20 [stride_detector_cover] engine_0.trace121: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:20 [stride_detector_cover] engine_0.trace121: This license was issued to John P Wickerson.
SBY 18:16:20 [stride_detector_cover] engine_0.trace121: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:20 [stride_detector_cover] engine_0: ##   0:04:14  Reached cover statement at stride_values.stride_values_2.stride_2_seen_278 in step 0.
SBY 18:16:20 [stride_detector_cover] engine_0: ##   0:04:14  Writing trace to Verilog testbench: engine_0/trace249_tb.v
SBY 18:16:20 [stride_detector_cover] engine_0: ##   0:04:14  Writing trace to constraints file: engine_0/trace249.smtc
SBY 18:16:20 [stride_detector_cover] engine_0: ##   0:04:14  Writing trace to Yosys witness file: engine_0/trace249.yw
SBY 18:16:20 [stride_detector_cover] engine_0.trace120: finished (returncode=0)
SBY 18:16:21 [stride_detector_cover] engine_0.trace126: starting process "cd stride_detector_cover/engine_0; yosys -ql trace126.log trace126.ys"
SBY 18:16:21 [stride_detector_cover] engine_0.trace249: Generating simulation trace for witness file: engine_0/trace249.yw
SBY 18:16:21 [stride_detector_cover] engine_0: ##   0:04:14  Checking cover reachability in step 0..
SBY 18:16:21 [stride_detector_cover] engine_0.trace127: starting process "cd stride_detector_cover/engine_0; yosys -ql trace127.log trace127.ys"
SBY 18:16:21 [stride_detector_cover] engine_0.trace121: finished (returncode=0)
SBY 18:16:21 [stride_detector_cover] engine_0.trace128: starting process "cd stride_detector_cover/engine_0; yosys -ql trace128.log trace128.ys"
SBY 18:16:21 [stride_detector_cover] engine_0: ##   0:04:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_246 in step 0.
SBY 18:16:21 [stride_detector_cover] engine_0: ##   0:04:15  Writing trace to Verilog testbench: engine_0/trace250_tb.v
SBY 18:16:21 [stride_detector_cover] engine_0: ##   0:04:15  Writing trace to constraints file: engine_0/trace250.smtc
SBY 18:16:21 [stride_detector_cover] engine_0: ##   0:04:15  Writing trace to Yosys witness file: engine_0/trace250.yw
SBY 18:16:22 [stride_detector_cover] engine_0.trace122: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:22 [stride_detector_cover] engine_0.trace122: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:22 [stride_detector_cover] engine_0.trace122: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:22 [stride_detector_cover] engine_0.trace122: This license was issued to John P Wickerson.
SBY 18:16:22 [stride_detector_cover] engine_0.trace122: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:22 [stride_detector_cover] engine_0.trace250: Generating simulation trace for witness file: engine_0/trace250.yw
SBY 18:16:22 [stride_detector_cover] engine_0: ##   0:04:16  Checking cover reachability in step 0..
SBY 18:16:22 [stride_detector_cover] engine_0: ##   0:04:16  Reached cover statement at stride_values.stride_values_2.stride_2_seen_22 in step 0.
SBY 18:16:22 [stride_detector_cover] engine_0: ##   0:04:16  Writing trace to Verilog testbench: engine_0/trace251_tb.v
SBY 18:16:22 [stride_detector_cover] engine_0: ##   0:04:16  Writing trace to constraints file: engine_0/trace251.smtc
SBY 18:16:22 [stride_detector_cover] engine_0: ##   0:04:16  Writing trace to Yosys witness file: engine_0/trace251.yw
SBY 18:16:23 [stride_detector_cover] engine_0.trace251: Generating simulation trace for witness file: engine_0/trace251.yw
SBY 18:16:23 [stride_detector_cover] engine_0: ##   0:04:17  Checking cover reachability in step 0..
SBY 18:16:23 [stride_detector_cover] engine_0: ##   0:04:17  Reached cover statement at stride_values.stride_values_2.stride_2_seen_214 in step 0.
SBY 18:16:23 [stride_detector_cover] engine_0: ##   0:04:17  Writing trace to Verilog testbench: engine_0/trace252_tb.v
SBY 18:16:23 [stride_detector_cover] engine_0: ##   0:04:17  Writing trace to constraints file: engine_0/trace252.smtc
SBY 18:16:23 [stride_detector_cover] engine_0: ##   0:04:17  Writing trace to Yosys witness file: engine_0/trace252.yw
SBY 18:16:23 [stride_detector_cover] engine_0.trace122: finished (returncode=0)
SBY 18:16:23 [stride_detector_cover] engine_0.trace252: Generating simulation trace for witness file: engine_0/trace252.yw
SBY 18:16:24 [stride_detector_cover] engine_0: ##   0:04:17  Checking cover reachability in step 0..
SBY 18:16:24 [stride_detector_cover] engine_0.trace129: starting process "cd stride_detector_cover/engine_0; yosys -ql trace129.log trace129.ys"
SBY 18:16:24 [stride_detector_cover] engine_0: ##   0:04:18  Reached cover statement at stride_values.stride_values_2.stride_2_seen_182 in step 0.
SBY 18:16:24 [stride_detector_cover] engine_0: ##   0:04:18  Writing trace to Verilog testbench: engine_0/trace253_tb.v
SBY 18:16:24 [stride_detector_cover] engine_0: ##   0:04:18  Writing trace to constraints file: engine_0/trace253.smtc
SBY 18:16:25 [stride_detector_cover] engine_0: ##   0:04:19  Writing trace to Yosys witness file: engine_0/trace253.yw
SBY 18:16:25 [stride_detector_cover] engine_0.trace253: Generating simulation trace for witness file: engine_0/trace253.yw
SBY 18:16:25 [stride_detector_cover] engine_0: ##   0:04:19  Checking cover reachability in step 0..
SBY 18:16:26 [stride_detector_cover] engine_0: ##   0:04:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_150 in step 0.
SBY 18:16:26 [stride_detector_cover] engine_0: ##   0:04:19  Writing trace to Verilog testbench: engine_0/trace254_tb.v
SBY 18:16:26 [stride_detector_cover] engine_0: ##   0:04:19  Writing trace to constraints file: engine_0/trace254.smtc
SBY 18:16:26 [stride_detector_cover] engine_0: ##   0:04:20  Writing trace to Yosys witness file: engine_0/trace254.yw
SBY 18:16:26 [stride_detector_cover] engine_0.trace123: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:26 [stride_detector_cover] engine_0.trace123: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:26 [stride_detector_cover] engine_0.trace123: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:26 [stride_detector_cover] engine_0.trace123: This license was issued to John P Wickerson.
SBY 18:16:26 [stride_detector_cover] engine_0.trace123: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:26 [stride_detector_cover] engine_0.trace254: Generating simulation trace for witness file: engine_0/trace254.yw
SBY 18:16:26 [stride_detector_cover] engine_0: ##   0:04:20  Checking cover reachability in step 0..
SBY 18:16:27 [stride_detector_cover] engine_0: ##   0:04:21  Reached cover statement at stride_values.stride_values_2.stride_2_seen_118 in step 0.
SBY 18:16:27 [stride_detector_cover] engine_0: ##   0:04:21  Writing trace to Verilog testbench: engine_0/trace255_tb.v
SBY 18:16:27 [stride_detector_cover] engine_0: ##   0:04:21  Writing trace to constraints file: engine_0/trace255.smtc
SBY 18:16:27 [stride_detector_cover] engine_0: ##   0:04:21  Writing trace to Yosys witness file: engine_0/trace255.yw
SBY 18:16:27 [stride_detector_cover] engine_0.trace255: Generating simulation trace for witness file: engine_0/trace255.yw
SBY 18:16:27 [stride_detector_cover] engine_0: ##   0:04:21  Checking cover reachability in step 0..
SBY 18:16:28 [stride_detector_cover] engine_0: ##   0:04:22  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1014 in step 0.
SBY 18:16:28 [stride_detector_cover] engine_0: ##   0:04:22  Writing trace to Verilog testbench: engine_0/trace256_tb.v
SBY 18:16:28 [stride_detector_cover] engine_0: ##   0:04:22  Writing trace to constraints file: engine_0/trace256.smtc
SBY 18:16:28 [stride_detector_cover] engine_0.trace123: finished (returncode=0)
SBY 18:16:28 [stride_detector_cover] engine_0: ##   0:04:22  Writing trace to Yosys witness file: engine_0/trace256.yw
SBY 18:16:28 [stride_detector_cover] engine_0.trace256: Generating simulation trace for witness file: engine_0/trace256.yw
SBY 18:16:28 [stride_detector_cover] engine_0: ##   0:04:22  Checking cover reachability in step 0..
SBY 18:16:29 [stride_detector_cover] engine_0.trace124: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:29 [stride_detector_cover] engine_0.trace124: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:29 [stride_detector_cover] engine_0.trace124: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:29 [stride_detector_cover] engine_0.trace124: This license was issued to John P Wickerson.
SBY 18:16:29 [stride_detector_cover] engine_0.trace124: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:29 [stride_detector_cover] engine_0.trace130: starting process "cd stride_detector_cover/engine_0; yosys -ql trace130.log trace130.ys"
SBY 18:16:29 [stride_detector_cover] engine_0: ##   0:04:23  Reached cover statement at stride_values.stride_values_2.stride_2_seen_974 in step 0.
SBY 18:16:29 [stride_detector_cover] engine_0: ##   0:04:23  Writing trace to Verilog testbench: engine_0/trace257_tb.v
SBY 18:16:29 [stride_detector_cover] engine_0: ##   0:04:23  Writing trace to constraints file: engine_0/trace257.smtc
SBY 18:16:29 [stride_detector_cover] engine_0.trace125: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:29 [stride_detector_cover] engine_0.trace125: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:29 [stride_detector_cover] engine_0.trace125: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:29 [stride_detector_cover] engine_0.trace125: This license was issued to John P Wickerson.
SBY 18:16:29 [stride_detector_cover] engine_0.trace125: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:29 [stride_detector_cover] engine_0: ##   0:04:23  Writing trace to Yosys witness file: engine_0/trace257.yw
SBY 18:16:29 [stride_detector_cover] engine_0.trace257: Generating simulation trace for witness file: engine_0/trace257.yw
SBY 18:16:30 [stride_detector_cover] engine_0: ##   0:04:23  Checking cover reachability in step 0..
SBY 18:16:30 [stride_detector_cover] engine_0: ##   0:04:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_942 in step 0.
SBY 18:16:30 [stride_detector_cover] engine_0: ##   0:04:24  Writing trace to Verilog testbench: engine_0/trace258_tb.v
SBY 18:16:30 [stride_detector_cover] engine_0: ##   0:04:24  Writing trace to constraints file: engine_0/trace258.smtc
SBY 18:16:30 [stride_detector_cover] engine_0.trace124: finished (returncode=0)
SBY 18:16:30 [stride_detector_cover] engine_0: ##   0:04:24  Writing trace to Yosys witness file: engine_0/trace258.yw
SBY 18:16:30 [stride_detector_cover] engine_0.trace258: Generating simulation trace for witness file: engine_0/trace258.yw
SBY 18:16:31 [stride_detector_cover] engine_0: ##   0:04:24  Checking cover reachability in step 0..
SBY 18:16:31 [stride_detector_cover] engine_0.trace131: starting process "cd stride_detector_cover/engine_0; yosys -ql trace131.log trace131.ys"
SBY 18:16:31 [stride_detector_cover] engine_0.trace125: finished (returncode=0)
SBY 18:16:31 [stride_detector_cover] engine_0.trace127: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:31 [stride_detector_cover] engine_0.trace127: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:31 [stride_detector_cover] engine_0.trace127: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:31 [stride_detector_cover] engine_0.trace127: This license was issued to John P Wickerson.
SBY 18:16:31 [stride_detector_cover] engine_0.trace127: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:31 [stride_detector_cover] engine_0: ##   0:04:25  Reached cover statement at stride_values.stride_values_2.stride_2_seen_910 in step 0.
SBY 18:16:31 [stride_detector_cover] engine_0: ##   0:04:25  Writing trace to Verilog testbench: engine_0/trace259_tb.v
SBY 18:16:31 [stride_detector_cover] engine_0: ##   0:04:25  Writing trace to constraints file: engine_0/trace259.smtc
SBY 18:16:31 [stride_detector_cover] engine_0: ##   0:04:25  Writing trace to Yosys witness file: engine_0/trace259.yw
SBY 18:16:31 [stride_detector_cover] engine_0.trace259: Generating simulation trace for witness file: engine_0/trace259.yw
SBY 18:16:32 [stride_detector_cover] engine_0: ##   0:04:25  Checking cover reachability in step 0..
SBY 18:16:32 [stride_detector_cover] engine_0.trace126: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:32 [stride_detector_cover] engine_0.trace126: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:32 [stride_detector_cover] engine_0.trace126: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:32 [stride_detector_cover] engine_0.trace126: This license was issued to John P Wickerson.
SBY 18:16:32 [stride_detector_cover] engine_0.trace126: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:32 [stride_detector_cover] engine_0.trace128: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:32 [stride_detector_cover] engine_0.trace128: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:32 [stride_detector_cover] engine_0.trace128: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:32 [stride_detector_cover] engine_0.trace128: This license was issued to John P Wickerson.
SBY 18:16:32 [stride_detector_cover] engine_0.trace128: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:32 [stride_detector_cover] engine_0.trace132: starting process "cd stride_detector_cover/engine_0; yosys -ql trace132.log trace132.ys"
SBY 18:16:32 [stride_detector_cover] engine_0: ##   0:04:26  Reached cover statement at stride_values.stride_values_2.stride_2_seen_878 in step 0.
SBY 18:16:32 [stride_detector_cover] engine_0: ##   0:04:26  Writing trace to Verilog testbench: engine_0/trace260_tb.v
SBY 18:16:32 [stride_detector_cover] engine_0: ##   0:04:26  Writing trace to constraints file: engine_0/trace260.smtc
SBY 18:16:33 [stride_detector_cover] engine_0: ##   0:04:26  Writing trace to Yosys witness file: engine_0/trace260.yw
SBY 18:16:33 [stride_detector_cover] engine_0.trace260: Generating simulation trace for witness file: engine_0/trace260.yw
SBY 18:16:33 [stride_detector_cover] engine_0: ##   0:04:26  Checking cover reachability in step 0..
SBY 18:16:33 [stride_detector_cover] engine_0.trace126: finished (returncode=0)
SBY 18:16:33 [stride_detector_cover] engine_0: ##   0:04:27  Reached cover statement at stride_values.stride_values_2.stride_2_seen_846 in step 0.
SBY 18:16:33 [stride_detector_cover] engine_0: ##   0:04:27  Writing trace to Verilog testbench: engine_0/trace261_tb.v
SBY 18:16:33 [stride_detector_cover] engine_0: ##   0:04:27  Writing trace to constraints file: engine_0/trace261.smtc
SBY 18:16:33 [stride_detector_cover] engine_0: ##   0:04:27  Writing trace to Yosys witness file: engine_0/trace261.yw
SBY 18:16:33 [stride_detector_cover] engine_0.trace261: Generating simulation trace for witness file: engine_0/trace261.yw
SBY 18:16:33 [stride_detector_cover] engine_0: ##   0:04:27  Checking cover reachability in step 0..
SBY 18:16:33 [stride_detector_cover] engine_0.trace127: finished (returncode=0)
SBY 18:16:34 [stride_detector_cover] engine_0.trace133: starting process "cd stride_detector_cover/engine_0; yosys -ql trace133.log trace133.ys"
SBY 18:16:34 [stride_detector_cover] engine_0.trace128: finished (returncode=0)
SBY 18:16:34 [stride_detector_cover] engine_0.trace134: starting process "cd stride_detector_cover/engine_0; yosys -ql trace134.log trace134.ys"
SBY 18:16:34 [stride_detector_cover] engine_0: ##   0:04:28  Reached cover statement at stride_values.stride_values_2.stride_2_seen_814 in step 0.
SBY 18:16:34 [stride_detector_cover] engine_0: ##   0:04:28  Writing trace to Verilog testbench: engine_0/trace262_tb.v
SBY 18:16:34 [stride_detector_cover] engine_0: ##   0:04:28  Writing trace to constraints file: engine_0/trace262.smtc
SBY 18:16:34 [stride_detector_cover] engine_0: ##   0:04:28  Writing trace to Yosys witness file: engine_0/trace262.yw
SBY 18:16:34 [stride_detector_cover] engine_0.trace262: Generating simulation trace for witness file: engine_0/trace262.yw
SBY 18:16:35 [stride_detector_cover] engine_0: ##   0:04:28  Checking cover reachability in step 0..
SBY 18:16:35 [stride_detector_cover] engine_0: ##   0:04:28  Reached cover statement at stride_values.stride_values_2.stride_2_seen_782 in step 0.
SBY 18:16:35 [stride_detector_cover] engine_0: ##   0:04:28  Writing trace to Verilog testbench: engine_0/trace263_tb.v
SBY 18:16:35 [stride_detector_cover] engine_0: ##   0:04:29  Writing trace to constraints file: engine_0/trace263.smtc
SBY 18:16:35 [stride_detector_cover] engine_0: ##   0:04:29  Writing trace to Yosys witness file: engine_0/trace263.yw
SBY 18:16:35 [stride_detector_cover] engine_0.trace129: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:35 [stride_detector_cover] engine_0.trace129: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:35 [stride_detector_cover] engine_0.trace129: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:35 [stride_detector_cover] engine_0.trace129: This license was issued to John P Wickerson.
SBY 18:16:35 [stride_detector_cover] engine_0.trace129: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:35 [stride_detector_cover] engine_0.trace135: starting process "cd stride_detector_cover/engine_0; yosys -ql trace135.log trace135.ys"
SBY 18:16:35 [stride_detector_cover] engine_0.trace263: Generating simulation trace for witness file: engine_0/trace263.yw
SBY 18:16:35 [stride_detector_cover] engine_0: ##   0:04:29  Checking cover reachability in step 0..
SBY 18:16:35 [stride_detector_cover] engine_0: ##   0:04:29  Reached cover statement at stride_values.stride_values_2.stride_2_seen_78 in step 0.
SBY 18:16:35 [stride_detector_cover] engine_0: ##   0:04:29  Writing trace to Verilog testbench: engine_0/trace264_tb.v
SBY 18:16:36 [stride_detector_cover] engine_0: ##   0:04:29  Writing trace to constraints file: engine_0/trace264.smtc
SBY 18:16:36 [stride_detector_cover] engine_0: ##   0:04:30  Writing trace to Yosys witness file: engine_0/trace264.yw
SBY 18:16:36 [stride_detector_cover] engine_0.trace129: finished (returncode=0)
SBY 18:16:36 [stride_detector_cover] engine_0.trace264: Generating simulation trace for witness file: engine_0/trace264.yw
SBY 18:16:36 [stride_detector_cover] engine_0: ##   0:04:30  Checking cover reachability in step 0..
SBY 18:16:36 [stride_detector_cover] engine_0.trace136: starting process "cd stride_detector_cover/engine_0; yosys -ql trace136.log trace136.ys"
SBY 18:16:36 [stride_detector_cover] engine_0: ##   0:04:30  Reached cover statement at stride_values.stride_values_2.stride_2_seen_750 in step 0.
SBY 18:16:36 [stride_detector_cover] engine_0: ##   0:04:30  Writing trace to Verilog testbench: engine_0/trace265_tb.v
SBY 18:16:36 [stride_detector_cover] engine_0: ##   0:04:30  Writing trace to constraints file: engine_0/trace265.smtc
SBY 18:16:37 [stride_detector_cover] engine_0: ##   0:04:30  Writing trace to Yosys witness file: engine_0/trace265.yw
SBY 18:16:37 [stride_detector_cover] engine_0.trace265: Generating simulation trace for witness file: engine_0/trace265.yw
SBY 18:16:37 [stride_detector_cover] engine_0: ##   0:04:31  Checking cover reachability in step 0..
SBY 18:16:37 [stride_detector_cover] engine_0: ##   0:04:31  Reached cover statement at stride_values.stride_values_2.stride_2_seen_718 in step 0.
SBY 18:16:37 [stride_detector_cover] engine_0: ##   0:04:31  Writing trace to Verilog testbench: engine_0/trace266_tb.v
SBY 18:16:37 [stride_detector_cover] engine_0: ##   0:04:31  Writing trace to constraints file: engine_0/trace266.smtc
SBY 18:16:38 [stride_detector_cover] engine_0: ##   0:04:32  Writing trace to Yosys witness file: engine_0/trace266.yw
SBY 18:16:38 [stride_detector_cover] engine_0.trace266: Generating simulation trace for witness file: engine_0/trace266.yw
SBY 18:16:38 [stride_detector_cover] engine_0: ##   0:04:32  Checking cover reachability in step 0..
SBY 18:16:38 [stride_detector_cover] engine_0: ##   0:04:32  Reached cover statement at stride_values.stride_values_2.stride_2_seen_686 in step 0.
SBY 18:16:38 [stride_detector_cover] engine_0: ##   0:04:32  Writing trace to Verilog testbench: engine_0/trace267_tb.v
SBY 18:16:38 [stride_detector_cover] engine_0: ##   0:04:32  Writing trace to constraints file: engine_0/trace267.smtc
SBY 18:16:39 [stride_detector_cover] engine_0: ##   0:04:32  Writing trace to Yosys witness file: engine_0/trace267.yw
SBY 18:16:39 [stride_detector_cover] engine_0.trace267: Generating simulation trace for witness file: engine_0/trace267.yw
SBY 18:16:39 [stride_detector_cover] engine_0: ##   0:04:33  Checking cover reachability in step 0..
SBY 18:16:39 [stride_detector_cover] engine_0: ##   0:04:33  Reached cover statement at stride_values.stride_values_2.stride_2_seen_654 in step 0.
SBY 18:16:39 [stride_detector_cover] engine_0: ##   0:04:33  Writing trace to Verilog testbench: engine_0/trace268_tb.v
SBY 18:16:39 [stride_detector_cover] engine_0: ##   0:04:33  Writing trace to constraints file: engine_0/trace268.smtc
SBY 18:16:40 [stride_detector_cover] engine_0: ##   0:04:33  Writing trace to Yosys witness file: engine_0/trace268.yw
SBY 18:16:40 [stride_detector_cover] engine_0.trace130: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:40 [stride_detector_cover] engine_0.trace130: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:40 [stride_detector_cover] engine_0.trace130: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:40 [stride_detector_cover] engine_0.trace130: This license was issued to John P Wickerson.
SBY 18:16:40 [stride_detector_cover] engine_0.trace130: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:40 [stride_detector_cover] engine_0.trace268: Generating simulation trace for witness file: engine_0/trace268.yw
SBY 18:16:40 [stride_detector_cover] engine_0: ##   0:04:34  Checking cover reachability in step 0..
SBY 18:16:40 [stride_detector_cover] engine_0: ##   0:04:34  Reached cover statement at stride_values.stride_values_2.stride_2_seen_622 in step 0.
SBY 18:16:40 [stride_detector_cover] engine_0: ##   0:04:34  Writing trace to Verilog testbench: engine_0/trace269_tb.v
SBY 18:16:40 [stride_detector_cover] engine_0: ##   0:04:34  Writing trace to constraints file: engine_0/trace269.smtc
SBY 18:16:40 [stride_detector_cover] engine_0: ##   0:04:34  Writing trace to Yosys witness file: engine_0/trace269.yw
SBY 18:16:41 [stride_detector_cover] engine_0.trace269: Generating simulation trace for witness file: engine_0/trace269.yw
SBY 18:16:41 [stride_detector_cover] engine_0: ##   0:04:35  Checking cover reachability in step 0..
SBY 18:16:41 [stride_detector_cover] engine_0.trace130: finished (returncode=0)
SBY 18:16:41 [stride_detector_cover] engine_0: ##   0:04:35  Reached cover statement at stride_values.stride_values_2.stride_2_seen_590 in step 0.
SBY 18:16:41 [stride_detector_cover] engine_0: ##   0:04:35  Writing trace to Verilog testbench: engine_0/trace270_tb.v
SBY 18:16:41 [stride_detector_cover] engine_0: ##   0:04:35  Writing trace to constraints file: engine_0/trace270.smtc
SBY 18:16:41 [stride_detector_cover] engine_0: ##   0:04:35  Writing trace to Yosys witness file: engine_0/trace270.yw
SBY 18:16:42 [stride_detector_cover] engine_0.trace131: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:42 [stride_detector_cover] engine_0.trace131: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:42 [stride_detector_cover] engine_0.trace131: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:42 [stride_detector_cover] engine_0.trace131: This license was issued to John P Wickerson.
SBY 18:16:42 [stride_detector_cover] engine_0.trace131: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:42 [stride_detector_cover] engine_0.trace137: starting process "cd stride_detector_cover/engine_0; yosys -ql trace137.log trace137.ys"
SBY 18:16:42 [stride_detector_cover] engine_0.trace270: Generating simulation trace for witness file: engine_0/trace270.yw
SBY 18:16:42 [stride_detector_cover] engine_0: ##   0:04:35  Checking cover reachability in step 0..
SBY 18:16:42 [stride_detector_cover] engine_0: ##   0:04:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_558 in step 0.
SBY 18:16:42 [stride_detector_cover] engine_0: ##   0:04:36  Writing trace to Verilog testbench: engine_0/trace271_tb.v
SBY 18:16:42 [stride_detector_cover] engine_0: ##   0:04:36  Writing trace to constraints file: engine_0/trace271.smtc
SBY 18:16:42 [stride_detector_cover] engine_0: ##   0:04:36  Writing trace to Yosys witness file: engine_0/trace271.yw
SBY 18:16:42 [stride_detector_cover] engine_0.trace132: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:42 [stride_detector_cover] engine_0.trace132: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:42 [stride_detector_cover] engine_0.trace132: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:43 [stride_detector_cover] engine_0.trace132: This license was issued to John P Wickerson.
SBY 18:16:43 [stride_detector_cover] engine_0.trace132: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:43 [stride_detector_cover] engine_0.trace271: Generating simulation trace for witness file: engine_0/trace271.yw
SBY 18:16:43 [stride_detector_cover] engine_0: ##   0:04:36  Checking cover reachability in step 0..
SBY 18:16:43 [stride_detector_cover] engine_0.trace131: finished (returncode=0)
SBY 18:16:43 [stride_detector_cover] engine_0: ##   0:04:37  Reached cover statement at stride_values.stride_values_2.stride_2_seen_526 in step 0.
SBY 18:16:43 [stride_detector_cover] engine_0: ##   0:04:37  Writing trace to Verilog testbench: engine_0/trace272_tb.v
SBY 18:16:43 [stride_detector_cover] engine_0: ##   0:04:37  Writing trace to constraints file: engine_0/trace272.smtc
SBY 18:16:43 [stride_detector_cover] engine_0: ##   0:04:37  Writing trace to Yosys witness file: engine_0/trace272.yw
SBY 18:16:43 [stride_detector_cover] engine_0.trace272: Generating simulation trace for witness file: engine_0/trace272.yw
SBY 18:16:44 [stride_detector_cover] engine_0: ##   0:04:37  Checking cover reachability in step 0..
SBY 18:16:44 [stride_detector_cover] engine_0.trace138: starting process "cd stride_detector_cover/engine_0; yosys -ql trace138.log trace138.ys"
SBY 18:16:44 [stride_detector_cover] engine_0: ##   0:04:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_494 in step 0.
SBY 18:16:44 [stride_detector_cover] engine_0: ##   0:04:38  Writing trace to Verilog testbench: engine_0/trace273_tb.v
SBY 18:16:44 [stride_detector_cover] engine_0: ##   0:04:38  Writing trace to constraints file: engine_0/trace273.smtc
SBY 18:16:44 [stride_detector_cover] engine_0.trace132: finished (returncode=0)
SBY 18:16:44 [stride_detector_cover] engine_0: ##   0:04:38  Writing trace to Yosys witness file: engine_0/trace273.yw
SBY 18:16:44 [stride_detector_cover] engine_0.trace273: Generating simulation trace for witness file: engine_0/trace273.yw
SBY 18:16:44 [stride_detector_cover] engine_0: ##   0:04:38  Checking cover reachability in step 0..
SBY 18:16:44 [stride_detector_cover] engine_0.trace139: starting process "cd stride_detector_cover/engine_0; yosys -ql trace139.log trace139.ys"
SBY 18:16:44 [stride_detector_cover] engine_0.trace133: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:44 [stride_detector_cover] engine_0.trace133: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:44 [stride_detector_cover] engine_0.trace133: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:44 [stride_detector_cover] engine_0.trace133: This license was issued to John P Wickerson.
SBY 18:16:44 [stride_detector_cover] engine_0.trace133: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:45 [stride_detector_cover] engine_0: ##   0:04:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_462 in step 0.
SBY 18:16:45 [stride_detector_cover] engine_0: ##   0:04:38  Writing trace to Verilog testbench: engine_0/trace274_tb.v
SBY 18:16:45 [stride_detector_cover] engine_0: ##   0:04:39  Writing trace to constraints file: engine_0/trace274.smtc
SBY 18:16:45 [stride_detector_cover] engine_0: ##   0:04:39  Writing trace to Yosys witness file: engine_0/trace274.yw
SBY 18:16:45 [stride_detector_cover] engine_0.trace134: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:45 [stride_detector_cover] engine_0.trace134: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:45 [stride_detector_cover] engine_0.trace134: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:45 [stride_detector_cover] engine_0.trace134: This license was issued to John P Wickerson.
SBY 18:16:45 [stride_detector_cover] engine_0.trace134: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:45 [stride_detector_cover] engine_0.trace274: Generating simulation trace for witness file: engine_0/trace274.yw
SBY 18:16:45 [stride_detector_cover] engine_0: ##   0:04:39  Checking cover reachability in step 0..
SBY 18:16:46 [stride_detector_cover] engine_0: ##   0:04:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_46 in step 0.
SBY 18:16:46 [stride_detector_cover] engine_0: ##   0:04:39  Writing trace to Verilog testbench: engine_0/trace275_tb.v
SBY 18:16:46 [stride_detector_cover] engine_0: ##   0:04:40  Writing trace to constraints file: engine_0/trace275.smtc
SBY 18:16:46 [stride_detector_cover] engine_0.trace135: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:46 [stride_detector_cover] engine_0.trace135: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:46 [stride_detector_cover] engine_0.trace135: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:46 [stride_detector_cover] engine_0.trace135: This license was issued to John P Wickerson.
SBY 18:16:46 [stride_detector_cover] engine_0.trace135: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:46 [stride_detector_cover] engine_0: ##   0:04:40  Writing trace to Yosys witness file: engine_0/trace275.yw
SBY 18:16:46 [stride_detector_cover] engine_0.trace133: finished (returncode=0)
SBY 18:16:46 [stride_detector_cover] engine_0.trace275: Generating simulation trace for witness file: engine_0/trace275.yw
SBY 18:16:47 [stride_detector_cover] engine_0: ##   0:04:40  Checking cover reachability in step 0..
SBY 18:16:47 [stride_detector_cover] engine_0.trace134: finished (returncode=0)
SBY 18:16:47 [stride_detector_cover] engine_0.trace136: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:47 [stride_detector_cover] engine_0.trace136: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:47 [stride_detector_cover] engine_0.trace136: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:47 [stride_detector_cover] engine_0.trace136: This license was issued to John P Wickerson.
SBY 18:16:47 [stride_detector_cover] engine_0.trace136: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:47 [stride_detector_cover] engine_0.trace140: starting process "cd stride_detector_cover/engine_0; yosys -ql trace140.log trace140.ys"
SBY 18:16:47 [stride_detector_cover] engine_0: ##   0:04:41  Reached cover statement at stride_values.stride_values_2.stride_2_seen_430 in step 0.
SBY 18:16:47 [stride_detector_cover] engine_0: ##   0:04:41  Writing trace to Verilog testbench: engine_0/trace276_tb.v
SBY 18:16:47 [stride_detector_cover] engine_0: ##   0:04:41  Writing trace to constraints file: engine_0/trace276.smtc
SBY 18:16:47 [stride_detector_cover] engine_0: ##   0:04:41  Writing trace to Yosys witness file: engine_0/trace276.yw
SBY 18:16:47 [stride_detector_cover] engine_0.trace276: Generating simulation trace for witness file: engine_0/trace276.yw
SBY 18:16:48 [stride_detector_cover] engine_0: ##   0:04:41  Checking cover reachability in step 0..
SBY 18:16:48 [stride_detector_cover] engine_0.trace135: finished (returncode=0)
SBY 18:16:48 [stride_detector_cover] engine_0.trace141: starting process "cd stride_detector_cover/engine_0; yosys -ql trace141.log trace141.ys"
SBY 18:16:48 [stride_detector_cover] engine_0: ##   0:04:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_398 in step 0.
SBY 18:16:48 [stride_detector_cover] engine_0: ##   0:04:42  Writing trace to Verilog testbench: engine_0/trace277_tb.v
SBY 18:16:48 [stride_detector_cover] engine_0: ##   0:04:42  Writing trace to constraints file: engine_0/trace277.smtc
SBY 18:16:48 [stride_detector_cover] engine_0: ##   0:04:42  Writing trace to Yosys witness file: engine_0/trace277.yw
SBY 18:16:48 [stride_detector_cover] engine_0.trace277: Generating simulation trace for witness file: engine_0/trace277.yw
SBY 18:16:49 [stride_detector_cover] engine_0: ##   0:04:42  Checking cover reachability in step 0..
SBY 18:16:49 [stride_detector_cover] engine_0.trace136: finished (returncode=0)
SBY 18:16:49 [stride_detector_cover] engine_0.trace142: starting process "cd stride_detector_cover/engine_0; yosys -ql trace142.log trace142.ys"
SBY 18:16:49 [stride_detector_cover] engine_0: ##   0:04:43  Reached cover statement at stride_values.stride_values_2.stride_2_seen_366 in step 0.
SBY 18:16:49 [stride_detector_cover] engine_0: ##   0:04:43  Writing trace to Verilog testbench: engine_0/trace278_tb.v
SBY 18:16:49 [stride_detector_cover] engine_0: ##   0:04:43  Writing trace to constraints file: engine_0/trace278.smtc
SBY 18:16:49 [stride_detector_cover] engine_0: ##   0:04:43  Writing trace to Yosys witness file: engine_0/trace278.yw
SBY 18:16:49 [stride_detector_cover] engine_0.trace143: starting process "cd stride_detector_cover/engine_0; yosys -ql trace143.log trace143.ys"
SBY 18:16:49 [stride_detector_cover] engine_0.trace278: Generating simulation trace for witness file: engine_0/trace278.yw
SBY 18:16:50 [stride_detector_cover] engine_0: ##   0:04:43  Checking cover reachability in step 0..
SBY 18:16:51 [stride_detector_cover] engine_0: ##   0:04:45  Reached cover statement at stride_values.stride_values_2.stride_2_seen_334 in step 0.
SBY 18:16:51 [stride_detector_cover] engine_0: ##   0:04:45  Writing trace to Verilog testbench: engine_0/trace279_tb.v
SBY 18:16:51 [stride_detector_cover] engine_0: ##   0:04:45  Writing trace to constraints file: engine_0/trace279.smtc
SBY 18:16:51 [stride_detector_cover] engine_0.trace137: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:51 [stride_detector_cover] engine_0.trace137: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:51 [stride_detector_cover] engine_0.trace137: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:51 [stride_detector_cover] engine_0.trace137: This license was issued to John P Wickerson.
SBY 18:16:52 [stride_detector_cover] engine_0.trace137: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:52 [stride_detector_cover] engine_0: ##   0:04:45  Writing trace to Yosys witness file: engine_0/trace279.yw
SBY 18:16:52 [stride_detector_cover] engine_0.trace279: Generating simulation trace for witness file: engine_0/trace279.yw
SBY 18:16:52 [stride_detector_cover] engine_0: ##   0:04:46  Checking cover reachability in step 0..
SBY 18:16:52 [stride_detector_cover] engine_0: ##   0:04:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_302 in step 0.
SBY 18:16:52 [stride_detector_cover] engine_0: ##   0:04:46  Writing trace to Verilog testbench: engine_0/trace280_tb.v
SBY 18:16:53 [stride_detector_cover] engine_0: ##   0:04:46  Writing trace to constraints file: engine_0/trace280.smtc
SBY 18:16:53 [stride_detector_cover] engine_0.trace138: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:53 [stride_detector_cover] engine_0.trace138: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:53 [stride_detector_cover] engine_0.trace138: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:53 [stride_detector_cover] engine_0.trace138: This license was issued to John P Wickerson.
SBY 18:16:53 [stride_detector_cover] engine_0.trace138: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:53 [stride_detector_cover] engine_0: ##   0:04:47  Writing trace to Yosys witness file: engine_0/trace280.yw
SBY 18:16:53 [stride_detector_cover] engine_0.trace137: finished (returncode=0)
SBY 18:16:53 [stride_detector_cover] engine_0.trace280: Generating simulation trace for witness file: engine_0/trace280.yw
SBY 18:16:53 [stride_detector_cover] engine_0: ##   0:04:47  Checking cover reachability in step 0..
SBY 18:16:53 [stride_detector_cover] engine_0.trace144: starting process "cd stride_detector_cover/engine_0; yosys -ql trace144.log trace144.ys"
SBY 18:16:54 [stride_detector_cover] engine_0.trace139: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:54 [stride_detector_cover] engine_0.trace139: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:54 [stride_detector_cover] engine_0.trace139: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:54 [stride_detector_cover] engine_0.trace139: This license was issued to John P Wickerson.
SBY 18:16:54 [stride_detector_cover] engine_0.trace139: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:54 [stride_detector_cover] engine_0: ##   0:04:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_270 in step 0.
SBY 18:16:54 [stride_detector_cover] engine_0: ##   0:04:48  Writing trace to Verilog testbench: engine_0/trace281_tb.v
SBY 18:16:54 [stride_detector_cover] engine_0: ##   0:04:48  Writing trace to constraints file: engine_0/trace281.smtc
SBY 18:16:54 [stride_detector_cover] engine_0: ##   0:04:48  Writing trace to Yosys witness file: engine_0/trace281.yw
SBY 18:16:54 [stride_detector_cover] engine_0.trace138: finished (returncode=0)
SBY 18:16:55 [stride_detector_cover] engine_0.trace281: Generating simulation trace for witness file: engine_0/trace281.yw
SBY 18:16:55 [stride_detector_cover] engine_0: ##   0:04:48  Checking cover reachability in step 0..
SBY 18:16:55 [stride_detector_cover] engine_0.trace145: starting process "cd stride_detector_cover/engine_0; yosys -ql trace145.log trace145.ys"
SBY 18:16:55 [stride_detector_cover] engine_0: ##   0:04:49  Reached cover statement at stride_values.stride_values_2.stride_2_seen_238 in step 0.
SBY 18:16:55 [stride_detector_cover] engine_0: ##   0:04:49  Writing trace to Verilog testbench: engine_0/trace282_tb.v
SBY 18:16:55 [stride_detector_cover] engine_0: ##   0:04:49  Writing trace to constraints file: engine_0/trace282.smtc
SBY 18:16:55 [stride_detector_cover] engine_0: ##   0:04:49  Writing trace to Yosys witness file: engine_0/trace282.yw
SBY 18:16:55 [stride_detector_cover] engine_0.trace139: finished (returncode=0)
SBY 18:16:56 [stride_detector_cover] engine_0.trace282: Generating simulation trace for witness file: engine_0/trace282.yw
SBY 18:16:56 [stride_detector_cover] engine_0: ##   0:04:49  Checking cover reachability in step 0..
SBY 18:16:56 [stride_detector_cover] engine_0.trace146: starting process "cd stride_detector_cover/engine_0; yosys -ql trace146.log trace146.ys"
SBY 18:16:56 [stride_detector_cover] engine_0: ##   0:04:50  Reached cover statement at stride_values.stride_values_2.stride_2_seen_206 in step 0.
SBY 18:16:56 [stride_detector_cover] engine_0: ##   0:04:50  Writing trace to Verilog testbench: engine_0/trace283_tb.v
SBY 18:16:56 [stride_detector_cover] engine_0: ##   0:04:50  Writing trace to constraints file: engine_0/trace283.smtc
SBY 18:16:57 [stride_detector_cover] engine_0: ##   0:04:50  Writing trace to Yosys witness file: engine_0/trace283.yw
SBY 18:16:57 [stride_detector_cover] engine_0.trace140: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:57 [stride_detector_cover] engine_0.trace140: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:57 [stride_detector_cover] engine_0.trace140: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:57 [stride_detector_cover] engine_0.trace140: This license was issued to John P Wickerson.
SBY 18:16:57 [stride_detector_cover] engine_0.trace140: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:57 [stride_detector_cover] engine_0.trace283: Generating simulation trace for witness file: engine_0/trace283.yw
SBY 18:16:57 [stride_detector_cover] engine_0: ##   0:04:50  Checking cover reachability in step 0..
SBY 18:16:57 [stride_detector_cover] engine_0: ##   0:04:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_174 in step 0.
SBY 18:16:57 [stride_detector_cover] engine_0: ##   0:04:51  Writing trace to Verilog testbench: engine_0/trace284_tb.v
SBY 18:16:57 [stride_detector_cover] engine_0: ##   0:04:51  Writing trace to constraints file: engine_0/trace284.smtc
SBY 18:16:57 [stride_detector_cover] engine_0.trace141: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:57 [stride_detector_cover] engine_0.trace141: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:58 [stride_detector_cover] engine_0.trace141: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:58 [stride_detector_cover] engine_0.trace141: This license was issued to John P Wickerson.
SBY 18:16:58 [stride_detector_cover] engine_0.trace141: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:58 [stride_detector_cover] engine_0: ##   0:04:51  Writing trace to Yosys witness file: engine_0/trace284.yw
SBY 18:16:58 [stride_detector_cover] engine_0.trace284: Generating simulation trace for witness file: engine_0/trace284.yw
SBY 18:16:58 [stride_detector_cover] engine_0: ##   0:04:52  Checking cover reachability in step 0..
SBY 18:16:58 [stride_detector_cover] engine_0: ##   0:04:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_142 in step 0.
SBY 18:16:58 [stride_detector_cover] engine_0: ##   0:04:52  Writing trace to Verilog testbench: engine_0/trace285_tb.v
SBY 18:16:58 [stride_detector_cover] engine_0: ##   0:04:52  Writing trace to constraints file: engine_0/trace285.smtc
SBY 18:16:58 [stride_detector_cover] engine_0: ##   0:04:52  Writing trace to Yosys witness file: engine_0/trace285.yw
SBY 18:16:58 [stride_detector_cover] engine_0.trace140: finished (returncode=0)
SBY 18:16:59 [stride_detector_cover] engine_0.trace285: Generating simulation trace for witness file: engine_0/trace285.yw
SBY 18:16:59 [stride_detector_cover] engine_0: ##   0:04:53  Checking cover reachability in step 0..
SBY 18:16:59 [stride_detector_cover] engine_0.trace141: finished (returncode=0)
SBY 18:16:59 [stride_detector_cover] engine_0.trace143: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:16:59 [stride_detector_cover] engine_0.trace143: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:16:59 [stride_detector_cover] engine_0.trace143: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:16:59 [stride_detector_cover] engine_0.trace143: This license was issued to John P Wickerson.
SBY 18:16:59 [stride_detector_cover] engine_0.trace143: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:16:59 [stride_detector_cover] engine_0.trace147: starting process "cd stride_detector_cover/engine_0; yosys -ql trace147.log trace147.ys"
SBY 18:17:00 [stride_detector_cover] engine_0: ##   0:04:53  Reached cover statement at stride_values.stride_values_2.stride_2_seen_14 in step 0.
SBY 18:17:00 [stride_detector_cover] engine_0: ##   0:04:53  Writing trace to Verilog testbench: engine_0/trace286_tb.v
SBY 18:17:00 [stride_detector_cover] engine_0: ##   0:04:53  Writing trace to constraints file: engine_0/trace286.smtc
SBY 18:17:00 [stride_detector_cover] engine_0: ##   0:04:53  Writing trace to Yosys witness file: engine_0/trace286.yw
SBY 18:17:00 [stride_detector_cover] engine_0.trace286: Generating simulation trace for witness file: engine_0/trace286.yw
SBY 18:17:00 [stride_detector_cover] engine_0: ##   0:04:54  Checking cover reachability in step 0..
SBY 18:17:00 [stride_detector_cover] engine_0.trace142: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:00 [stride_detector_cover] engine_0.trace142: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:00 [stride_detector_cover] engine_0.trace142: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:00 [stride_detector_cover] engine_0.trace142: This license was issued to John P Wickerson.
SBY 18:17:00 [stride_detector_cover] engine_0.trace142: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:00 [stride_detector_cover] engine_0.trace148: starting process "cd stride_detector_cover/engine_0; yosys -ql trace148.log trace148.ys"
SBY 18:17:00 [stride_detector_cover] engine_0: ##   0:04:54  Reached cover statement at stride_values.stride_values_2.stride_2_seen_110 in step 0.
SBY 18:17:00 [stride_detector_cover] engine_0: ##   0:04:54  Writing trace to Verilog testbench: engine_0/trace287_tb.v
SBY 18:17:00 [stride_detector_cover] engine_0: ##   0:04:54  Writing trace to constraints file: engine_0/trace287.smtc
SBY 18:17:01 [stride_detector_cover] engine_0: ##   0:04:54  Writing trace to Yosys witness file: engine_0/trace287.yw
SBY 18:17:01 [stride_detector_cover] engine_0.trace287: Generating simulation trace for witness file: engine_0/trace287.yw
SBY 18:17:01 [stride_detector_cover] engine_0: ##   0:04:54  Checking cover reachability in step 0..
SBY 18:17:01 [stride_detector_cover] engine_0.trace142: finished (returncode=0)
SBY 18:17:01 [stride_detector_cover] engine_0: ##   0:04:55  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1006 in step 0.
SBY 18:17:01 [stride_detector_cover] engine_0: ##   0:04:55  Writing trace to Verilog testbench: engine_0/trace288_tb.v
SBY 18:17:01 [stride_detector_cover] engine_0: ##   0:04:55  Writing trace to constraints file: engine_0/trace288.smtc
SBY 18:17:01 [stride_detector_cover] engine_0.trace143: finished (returncode=0)
SBY 18:17:01 [stride_detector_cover] engine_0.trace149: starting process "cd stride_detector_cover/engine_0; yosys -ql trace149.log trace149.ys"
SBY 18:17:02 [stride_detector_cover] engine_0: ##   0:04:55  Writing trace to Yosys witness file: engine_0/trace288.yw
SBY 18:17:02 [stride_detector_cover] engine_0.trace288: Generating simulation trace for witness file: engine_0/trace288.yw
SBY 18:17:02 [stride_detector_cover] engine_0: ##   0:04:55  Checking cover reachability in step 0..
SBY 18:17:02 [stride_detector_cover] engine_0.trace150: starting process "cd stride_detector_cover/engine_0; yosys -ql trace150.log trace150.ys"
SBY 18:17:02 [stride_detector_cover] engine_0: ##   0:04:56  Reached cover statement at stride_values.stride_values_2.stride_2_seen_992 in step 0.
SBY 18:17:03 [stride_detector_cover] engine_0: ##   0:04:56  Writing trace to Verilog testbench: engine_0/trace289_tb.v
SBY 18:17:03 [stride_detector_cover] engine_0: ##   0:04:56  Writing trace to constraints file: engine_0/trace289.smtc
SBY 18:17:03 [stride_detector_cover] engine_0: ##   0:04:57  Writing trace to Yosys witness file: engine_0/trace289.yw
SBY 18:17:03 [stride_detector_cover] engine_0.trace289: Generating simulation trace for witness file: engine_0/trace289.yw
SBY 18:17:03 [stride_detector_cover] engine_0: ##   0:04:57  Checking cover reachability in step 0..
SBY 18:17:04 [stride_detector_cover] engine_0: ##   0:04:58  Reached cover statement at stride_values.stride_values_2.stride_2_seen_960 in step 0.
SBY 18:17:04 [stride_detector_cover] engine_0: ##   0:04:58  Writing trace to Verilog testbench: engine_0/trace290_tb.v
SBY 18:17:04 [stride_detector_cover] engine_0: ##   0:04:58  Writing trace to constraints file: engine_0/trace290.smtc
SBY 18:17:04 [stride_detector_cover] engine_0: ##   0:04:58  Writing trace to Yosys witness file: engine_0/trace290.yw
SBY 18:17:04 [stride_detector_cover] engine_0.trace290: Generating simulation trace for witness file: engine_0/trace290.yw
SBY 18:17:04 [stride_detector_cover] engine_0: ##   0:04:58  Checking cover reachability in step 0..
SBY 18:17:05 [stride_detector_cover] engine_0.trace144: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:05 [stride_detector_cover] engine_0.trace144: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:05 [stride_detector_cover] engine_0.trace144: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:05 [stride_detector_cover] engine_0.trace144: This license was issued to John P Wickerson.
SBY 18:17:05 [stride_detector_cover] engine_0.trace144: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:05 [stride_detector_cover] engine_0: ##   0:04:59  Reached cover statement at stride_values.stride_values_2.stride_2_seen_96 in step 0.
SBY 18:17:05 [stride_detector_cover] engine_0: ##   0:04:59  Writing trace to Verilog testbench: engine_0/trace291_tb.v
SBY 18:17:05 [stride_detector_cover] engine_0: ##   0:04:59  Writing trace to constraints file: engine_0/trace291.smtc
SBY 18:17:05 [stride_detector_cover] engine_0: ##   0:04:59  Writing trace to Yosys witness file: engine_0/trace291.yw
SBY 18:17:05 [stride_detector_cover] engine_0.trace291: Generating simulation trace for witness file: engine_0/trace291.yw
SBY 18:17:06 [stride_detector_cover] engine_0: ##   0:04:59  Checking cover reachability in step 0..
SBY 18:17:06 [stride_detector_cover] engine_0: ##   0:05:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_928 in step 0.
SBY 18:17:06 [stride_detector_cover] engine_0: ##   0:05:00  Writing trace to Verilog testbench: engine_0/trace292_tb.v
SBY 18:17:06 [stride_detector_cover] engine_0: ##   0:05:00  Writing trace to constraints file: engine_0/trace292.smtc
SBY 18:17:07 [stride_detector_cover] engine_0: ##   0:05:00  Writing trace to Yosys witness file: engine_0/trace292.yw
SBY 18:17:07 [stride_detector_cover] engine_0.trace145: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:07 [stride_detector_cover] engine_0.trace145: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:07 [stride_detector_cover] engine_0.trace145: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:07 [stride_detector_cover] engine_0.trace145: This license was issued to John P Wickerson.
SBY 18:17:07 [stride_detector_cover] engine_0.trace145: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:07 [stride_detector_cover] engine_0.trace292: Generating simulation trace for witness file: engine_0/trace292.yw
SBY 18:17:07 [stride_detector_cover] engine_0: ##   0:05:01  Checking cover reachability in step 0..
SBY 18:17:07 [stride_detector_cover] engine_0.trace144: finished (returncode=0)
SBY 18:17:08 [stride_detector_cover] engine_0: ##   0:05:01  Reached cover statement at stride_values.stride_values_2.stride_2_seen_896 in step 0.
SBY 18:17:08 [stride_detector_cover] engine_0: ##   0:05:01  Writing trace to Verilog testbench: engine_0/trace293_tb.v
SBY 18:17:08 [stride_detector_cover] engine_0: ##   0:05:01  Writing trace to constraints file: engine_0/trace293.smtc
SBY 18:17:08 [stride_detector_cover] engine_0: ##   0:05:02  Writing trace to Yosys witness file: engine_0/trace293.yw
SBY 18:17:08 [stride_detector_cover] engine_0.trace146: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:08 [stride_detector_cover] engine_0.trace146: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:08 [stride_detector_cover] engine_0.trace146: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:08 [stride_detector_cover] engine_0.trace146: This license was issued to John P Wickerson.
SBY 18:17:08 [stride_detector_cover] engine_0.trace146: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:08 [stride_detector_cover] engine_0.trace151: starting process "cd stride_detector_cover/engine_0; yosys -ql trace151.log trace151.ys"
SBY 18:17:08 [stride_detector_cover] engine_0.trace293: Generating simulation trace for witness file: engine_0/trace293.yw
SBY 18:17:08 [stride_detector_cover] engine_0: ##   0:05:02  Checking cover reachability in step 0..
SBY 18:17:09 [stride_detector_cover] engine_0.trace145: finished (returncode=0)
SBY 18:17:09 [stride_detector_cover] engine_0: ##   0:05:02  Reached cover statement at stride_values.stride_values_2.stride_2_seen_864 in step 0.
SBY 18:17:09 [stride_detector_cover] engine_0: ##   0:05:02  Writing trace to Verilog testbench: engine_0/trace294_tb.v
SBY 18:17:09 [stride_detector_cover] engine_0: ##   0:05:03  Writing trace to constraints file: engine_0/trace294.smtc
SBY 18:17:09 [stride_detector_cover] engine_0: ##   0:05:03  Writing trace to Yosys witness file: engine_0/trace294.yw
SBY 18:17:09 [stride_detector_cover] engine_0.trace152: starting process "cd stride_detector_cover/engine_0; yosys -ql trace152.log trace152.ys"
SBY 18:17:09 [stride_detector_cover] engine_0.trace294: Generating simulation trace for witness file: engine_0/trace294.yw
SBY 18:17:09 [stride_detector_cover] engine_0: ##   0:05:03  Checking cover reachability in step 0..
SBY 18:17:10 [stride_detector_cover] engine_0.trace146: finished (returncode=0)
SBY 18:17:10 [stride_detector_cover] engine_0: ##   0:05:04  Reached cover statement at stride_values.stride_values_2.stride_2_seen_832 in step 0.
SBY 18:17:10 [stride_detector_cover] engine_0: ##   0:05:04  Writing trace to Verilog testbench: engine_0/trace295_tb.v
SBY 18:17:10 [stride_detector_cover] engine_0: ##   0:05:04  Writing trace to constraints file: engine_0/trace295.smtc
SBY 18:17:10 [stride_detector_cover] engine_0.trace153: starting process "cd stride_detector_cover/engine_0; yosys -ql trace153.log trace153.ys"
SBY 18:17:10 [stride_detector_cover] engine_0: ##   0:05:04  Writing trace to Yosys witness file: engine_0/trace295.yw
SBY 18:17:10 [stride_detector_cover] engine_0.trace295: Generating simulation trace for witness file: engine_0/trace295.yw
SBY 18:17:10 [stride_detector_cover] engine_0: ##   0:05:04  Checking cover reachability in step 0..
SBY 18:17:11 [stride_detector_cover] engine_0: ##   0:05:05  Reached cover statement at stride_values.stride_values_2.stride_2_seen_800 in step 0.
SBY 18:17:11 [stride_detector_cover] engine_0: ##   0:05:05  Writing trace to Verilog testbench: engine_0/trace296_tb.v
SBY 18:17:11 [stride_detector_cover] engine_0: ##   0:05:05  Writing trace to constraints file: engine_0/trace296.smtc
SBY 18:17:11 [stride_detector_cover] engine_0: ##   0:05:05  Writing trace to Yosys witness file: engine_0/trace296.yw
SBY 18:17:11 [stride_detector_cover] engine_0.trace296: Generating simulation trace for witness file: engine_0/trace296.yw
SBY 18:17:12 [stride_detector_cover] engine_0: ##   0:05:05  Checking cover reachability in step 0..
SBY 18:17:12 [stride_detector_cover] engine_0.trace147: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:12 [stride_detector_cover] engine_0.trace147: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:12 [stride_detector_cover] engine_0.trace147: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:12 [stride_detector_cover] engine_0.trace147: This license was issued to John P Wickerson.
SBY 18:17:12 [stride_detector_cover] engine_0.trace147: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:12 [stride_detector_cover] engine_0.trace148: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:12 [stride_detector_cover] engine_0.trace148: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:12 [stride_detector_cover] engine_0.trace148: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:12 [stride_detector_cover] engine_0.trace148: This license was issued to John P Wickerson.
SBY 18:17:12 [stride_detector_cover] engine_0.trace148: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:13 [stride_detector_cover] engine_0: ##   0:05:07  Reached cover statement at stride_values.stride_values_2.stride_2_seen_768 in step 0.
SBY 18:17:13 [stride_detector_cover] engine_0: ##   0:05:07  Writing trace to Verilog testbench: engine_0/trace297_tb.v
SBY 18:17:13 [stride_detector_cover] engine_0: ##   0:05:07  Writing trace to constraints file: engine_0/trace297.smtc
SBY 18:17:13 [stride_detector_cover] engine_0: ##   0:05:07  Writing trace to Yosys witness file: engine_0/trace297.yw
SBY 18:17:13 [stride_detector_cover] engine_0.trace297: Generating simulation trace for witness file: engine_0/trace297.yw
SBY 18:17:14 [stride_detector_cover] engine_0: ##   0:05:07  Checking cover reachability in step 0..
SBY 18:17:14 [stride_detector_cover] engine_0.trace149: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:14 [stride_detector_cover] engine_0.trace149: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:14 [stride_detector_cover] engine_0.trace149: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:14 [stride_detector_cover] engine_0.trace149: This license was issued to John P Wickerson.
SBY 18:17:14 [stride_detector_cover] engine_0.trace149: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:14 [stride_detector_cover] engine_0.trace147: finished (returncode=0)
SBY 18:17:14 [stride_detector_cover] engine_0: ##   0:05:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_736 in step 0.
SBY 18:17:14 [stride_detector_cover] engine_0: ##   0:05:08  Writing trace to Verilog testbench: engine_0/trace298_tb.v
SBY 18:17:14 [stride_detector_cover] engine_0: ##   0:05:08  Writing trace to constraints file: engine_0/trace298.smtc
SBY 18:17:14 [stride_detector_cover] engine_0: ##   0:05:08  Writing trace to Yosys witness file: engine_0/trace298.yw
SBY 18:17:14 [stride_detector_cover] engine_0.trace298: Generating simulation trace for witness file: engine_0/trace298.yw
SBY 18:17:15 [stride_detector_cover] engine_0: ##   0:05:08  Checking cover reachability in step 0..
SBY 18:17:15 [stride_detector_cover] engine_0.trace148: finished (returncode=0)
SBY 18:17:15 [stride_detector_cover] engine_0.trace150: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:15 [stride_detector_cover] engine_0.trace150: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:15 [stride_detector_cover] engine_0.trace150: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:15 [stride_detector_cover] engine_0.trace150: This license was issued to John P Wickerson.
SBY 18:17:15 [stride_detector_cover] engine_0.trace150: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:15 [stride_detector_cover] engine_0.trace154: starting process "cd stride_detector_cover/engine_0; yosys -ql trace154.log trace154.ys"
SBY 18:17:15 [stride_detector_cover] engine_0: ##   0:05:09  Reached cover statement at stride_values.stride_values_2.stride_2_seen_704 in step 0.
SBY 18:17:16 [stride_detector_cover] engine_0: ##   0:05:09  Writing trace to Verilog testbench: engine_0/trace299_tb.v
SBY 18:17:16 [stride_detector_cover] engine_0: ##   0:05:09  Writing trace to constraints file: engine_0/trace299.smtc
SBY 18:17:16 [stride_detector_cover] engine_0: ##   0:05:09  Writing trace to Yosys witness file: engine_0/trace299.yw
SBY 18:17:16 [stride_detector_cover] engine_0.trace299: Generating simulation trace for witness file: engine_0/trace299.yw
SBY 18:17:16 [stride_detector_cover] engine_0: ##   0:05:09  Checking cover reachability in step 0..
SBY 18:17:16 [stride_detector_cover] engine_0.trace149: finished (returncode=0)
SBY 18:17:16 [stride_detector_cover] engine_0.trace155: starting process "cd stride_detector_cover/engine_0; yosys -ql trace155.log trace155.ys"
SBY 18:17:16 [stride_detector_cover] engine_0: ##   0:05:10  Reached cover statement at stride_values.stride_values_2.stride_2_seen_672 in step 0.
SBY 18:17:16 [stride_detector_cover] engine_0: ##   0:05:10  Writing trace to Verilog testbench: engine_0/trace300_tb.v
SBY 18:17:16 [stride_detector_cover] engine_0: ##   0:05:10  Writing trace to constraints file: engine_0/trace300.smtc
SBY 18:17:16 [stride_detector_cover] engine_0.trace150: finished (returncode=0)
SBY 18:17:17 [stride_detector_cover] engine_0.trace156: starting process "cd stride_detector_cover/engine_0; yosys -ql trace156.log trace156.ys"
SBY 18:17:17 [stride_detector_cover] engine_0: ##   0:05:10  Writing trace to Yosys witness file: engine_0/trace300.yw
SBY 18:17:17 [stride_detector_cover] engine_0.trace300: Generating simulation trace for witness file: engine_0/trace300.yw
SBY 18:17:17 [stride_detector_cover] engine_0: ##   0:05:10  Checking cover reachability in step 0..
SBY 18:17:17 [stride_detector_cover] engine_0.trace157: starting process "cd stride_detector_cover/engine_0; yosys -ql trace157.log trace157.ys"
SBY 18:17:17 [stride_detector_cover] engine_0: ##   0:05:11  Reached cover statement at stride_values.stride_values_2.stride_2_seen_640 in step 0.
SBY 18:17:17 [stride_detector_cover] engine_0: ##   0:05:11  Writing trace to Verilog testbench: engine_0/trace301_tb.v
SBY 18:17:17 [stride_detector_cover] engine_0: ##   0:05:11  Writing trace to constraints file: engine_0/trace301.smtc
SBY 18:17:17 [stride_detector_cover] engine_0: ##   0:05:11  Writing trace to Yosys witness file: engine_0/trace301.yw
SBY 18:17:17 [stride_detector_cover] engine_0.trace301: Generating simulation trace for witness file: engine_0/trace301.yw
SBY 18:17:18 [stride_detector_cover] engine_0: ##   0:05:11  Checking cover reachability in step 0..
SBY 18:17:18 [stride_detector_cover] engine_0: ##   0:05:12  Reached cover statement at stride_values.stride_values_2.stride_2_seen_64 in step 0.
SBY 18:17:18 [stride_detector_cover] engine_0: ##   0:05:12  Writing trace to Verilog testbench: engine_0/trace302_tb.v
SBY 18:17:18 [stride_detector_cover] engine_0: ##   0:05:12  Writing trace to constraints file: engine_0/trace302.smtc
SBY 18:17:18 [stride_detector_cover] engine_0: ##   0:05:12  Writing trace to Yosys witness file: engine_0/trace302.yw
SBY 18:17:19 [stride_detector_cover] engine_0.trace302: Generating simulation trace for witness file: engine_0/trace302.yw
SBY 18:17:19 [stride_detector_cover] engine_0: ##   0:05:12  Checking cover reachability in step 0..
SBY 18:17:19 [stride_detector_cover] engine_0.trace151: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:19 [stride_detector_cover] engine_0.trace151: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:19 [stride_detector_cover] engine_0.trace151: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:19 [stride_detector_cover] engine_0.trace151: This license was issued to John P Wickerson.
SBY 18:17:19 [stride_detector_cover] engine_0.trace151: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:19 [stride_detector_cover] engine_0: ##   0:05:13  Reached cover statement at stride_values.stride_values_2.stride_2_seen_608 in step 0.
SBY 18:17:19 [stride_detector_cover] engine_0: ##   0:05:13  Writing trace to Verilog testbench: engine_0/trace303_tb.v
SBY 18:17:19 [stride_detector_cover] engine_0: ##   0:05:13  Writing trace to constraints file: engine_0/trace303.smtc
SBY 18:17:19 [stride_detector_cover] engine_0: ##   0:05:13  Writing trace to Yosys witness file: engine_0/trace303.yw
SBY 18:17:20 [stride_detector_cover] engine_0.trace303: Generating simulation trace for witness file: engine_0/trace303.yw
SBY 18:17:20 [stride_detector_cover] engine_0: ##   0:05:13  Checking cover reachability in step 0..
SBY 18:17:20 [stride_detector_cover] engine_0.trace152: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:20 [stride_detector_cover] engine_0.trace152: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:20 [stride_detector_cover] engine_0.trace152: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:20 [stride_detector_cover] engine_0.trace152: This license was issued to John P Wickerson.
SBY 18:17:20 [stride_detector_cover] engine_0.trace152: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:20 [stride_detector_cover] engine_0: ##   0:05:14  Reached cover statement at stride_values.stride_values_2.stride_2_seen_576 in step 0.
SBY 18:17:20 [stride_detector_cover] engine_0: ##   0:05:14  Writing trace to Verilog testbench: engine_0/trace304_tb.v
SBY 18:17:20 [stride_detector_cover] engine_0: ##   0:05:14  Writing trace to constraints file: engine_0/trace304.smtc
SBY 18:17:20 [stride_detector_cover] engine_0: ##   0:05:14  Writing trace to Yosys witness file: engine_0/trace304.yw
SBY 18:17:20 [stride_detector_cover] engine_0.trace151: finished (returncode=0)
SBY 18:17:21 [stride_detector_cover] engine_0.trace153: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:21 [stride_detector_cover] engine_0.trace153: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:21 [stride_detector_cover] engine_0.trace153: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:21 [stride_detector_cover] engine_0.trace153: This license was issued to John P Wickerson.
SBY 18:17:21 [stride_detector_cover] engine_0.trace153: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:21 [stride_detector_cover] engine_0.trace304: Generating simulation trace for witness file: engine_0/trace304.yw
SBY 18:17:21 [stride_detector_cover] engine_0: ##   0:05:14  Checking cover reachability in step 0..
SBY 18:17:21 [stride_detector_cover] engine_0: ##   0:05:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_544 in step 0.
SBY 18:17:21 [stride_detector_cover] engine_0: ##   0:05:15  Writing trace to Verilog testbench: engine_0/trace305_tb.v
SBY 18:17:21 [stride_detector_cover] engine_0: ##   0:05:15  Writing trace to constraints file: engine_0/trace305.smtc
SBY 18:17:21 [stride_detector_cover] engine_0: ##   0:05:15  Writing trace to Yosys witness file: engine_0/trace305.yw
SBY 18:17:21 [stride_detector_cover] engine_0.trace152: finished (returncode=0)
SBY 18:17:22 [stride_detector_cover] engine_0.trace158: starting process "cd stride_detector_cover/engine_0; yosys -ql trace158.log trace158.ys"
SBY 18:17:22 [stride_detector_cover] engine_0.trace305: Generating simulation trace for witness file: engine_0/trace305.yw
SBY 18:17:22 [stride_detector_cover] engine_0: ##   0:05:15  Checking cover reachability in step 0..
SBY 18:17:22 [stride_detector_cover] engine_0.trace159: starting process "cd stride_detector_cover/engine_0; yosys -ql trace159.log trace159.ys"
SBY 18:17:22 [stride_detector_cover] engine_0: ##   0:05:16  Reached cover statement at stride_values.stride_values_2.stride_2_seen_512 in step 0.
SBY 18:17:22 [stride_detector_cover] engine_0: ##   0:05:16  Writing trace to Verilog testbench: engine_0/trace306_tb.v
SBY 18:17:22 [stride_detector_cover] engine_0: ##   0:05:16  Writing trace to constraints file: engine_0/trace306.smtc
SBY 18:17:22 [stride_detector_cover] engine_0: ##   0:05:16  Writing trace to Yosys witness file: engine_0/trace306.yw
SBY 18:17:22 [stride_detector_cover] engine_0.trace153: finished (returncode=0)
SBY 18:17:23 [stride_detector_cover] engine_0.trace306: Generating simulation trace for witness file: engine_0/trace306.yw
SBY 18:17:23 [stride_detector_cover] engine_0: ##   0:05:16  Checking cover reachability in step 0..
SBY 18:17:23 [stride_detector_cover] engine_0.trace160: starting process "cd stride_detector_cover/engine_0; yosys -ql trace160.log trace160.ys"
SBY 18:17:23 [stride_detector_cover] engine_0: ##   0:05:17  Reached cover statement at stride_values.stride_values_2.stride_2_seen_480 in step 0.
SBY 18:17:23 [stride_detector_cover] engine_0: ##   0:05:17  Writing trace to Verilog testbench: engine_0/trace307_tb.v
SBY 18:17:23 [stride_detector_cover] engine_0: ##   0:05:17  Writing trace to constraints file: engine_0/trace307.smtc
SBY 18:17:23 [stride_detector_cover] engine_0: ##   0:05:17  Writing trace to Yosys witness file: engine_0/trace307.yw
SBY 18:17:24 [stride_detector_cover] engine_0.trace307: Generating simulation trace for witness file: engine_0/trace307.yw
SBY 18:17:24 [stride_detector_cover] engine_0: ##   0:05:17  Checking cover reachability in step 0..
SBY 18:17:24 [stride_detector_cover] engine_0: ##   0:05:18  Reached cover statement at stride_values.stride_values_2.stride_2_seen_448 in step 0.
SBY 18:17:24 [stride_detector_cover] engine_0: ##   0:05:18  Writing trace to Verilog testbench: engine_0/trace308_tb.v
SBY 18:17:24 [stride_detector_cover] engine_0: ##   0:05:18  Writing trace to constraints file: engine_0/trace308.smtc
SBY 18:17:24 [stride_detector_cover] engine_0.trace154: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:24 [stride_detector_cover] engine_0.trace154: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:25 [stride_detector_cover] engine_0.trace154: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:25 [stride_detector_cover] engine_0.trace154: This license was issued to John P Wickerson.
SBY 18:17:25 [stride_detector_cover] engine_0.trace154: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:25 [stride_detector_cover] engine_0: ##   0:05:18  Writing trace to Yosys witness file: engine_0/trace308.yw
SBY 18:17:25 [stride_detector_cover] engine_0.trace308: Generating simulation trace for witness file: engine_0/trace308.yw
SBY 18:17:25 [stride_detector_cover] engine_0: ##   0:05:19  Checking cover reachability in step 0..
SBY 18:17:25 [stride_detector_cover] engine_0: ##   0:05:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_416 in step 0.
SBY 18:17:26 [stride_detector_cover] engine_0: ##   0:05:19  Writing trace to Verilog testbench: engine_0/trace309_tb.v
SBY 18:17:26 [stride_detector_cover] engine_0: ##   0:05:19  Writing trace to constraints file: engine_0/trace309.smtc
SBY 18:17:26 [stride_detector_cover] engine_0.trace155: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:26 [stride_detector_cover] engine_0.trace155: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:26 [stride_detector_cover] engine_0.trace155: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:26 [stride_detector_cover] engine_0.trace155: This license was issued to John P Wickerson.
SBY 18:17:26 [stride_detector_cover] engine_0.trace155: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:26 [stride_detector_cover] engine_0: ##   0:05:20  Writing trace to Yosys witness file: engine_0/trace309.yw
SBY 18:17:26 [stride_detector_cover] engine_0.trace154: finished (returncode=0)
SBY 18:17:26 [stride_detector_cover] engine_0.trace156: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:26 [stride_detector_cover] engine_0.trace156: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:26 [stride_detector_cover] engine_0.trace156: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:27 [stride_detector_cover] engine_0.trace156: This license was issued to John P Wickerson.
SBY 18:17:27 [stride_detector_cover] engine_0.trace156: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:27 [stride_detector_cover] engine_0.trace309: Generating simulation trace for witness file: engine_0/trace309.yw
SBY 18:17:27 [stride_detector_cover] engine_0: ##   0:05:20  Checking cover reachability in step 0..
SBY 18:17:27 [stride_detector_cover] engine_0: ##   0:05:21  Reached cover statement at stride_values.stride_values_2.stride_2_seen_384 in step 0.
SBY 18:17:27 [stride_detector_cover] engine_0: ##   0:05:21  Writing trace to Verilog testbench: engine_0/trace310_tb.v
SBY 18:17:27 [stride_detector_cover] engine_0: ##   0:05:21  Writing trace to constraints file: engine_0/trace310.smtc
SBY 18:17:27 [stride_detector_cover] engine_0.trace157: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:27 [stride_detector_cover] engine_0.trace157: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:27 [stride_detector_cover] engine_0.trace157: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:27 [stride_detector_cover] engine_0.trace157: This license was issued to John P Wickerson.
SBY 18:17:27 [stride_detector_cover] engine_0.trace157: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:27 [stride_detector_cover] engine_0.trace161: starting process "cd stride_detector_cover/engine_0; yosys -ql trace161.log trace161.ys"
SBY 18:17:28 [stride_detector_cover] engine_0: ##   0:05:21  Writing trace to Yosys witness file: engine_0/trace310.yw
SBY 18:17:28 [stride_detector_cover] engine_0.trace310: Generating simulation trace for witness file: engine_0/trace310.yw
SBY 18:17:28 [stride_detector_cover] engine_0: ##   0:05:22  Checking cover reachability in step 0..
SBY 18:17:28 [stride_detector_cover] engine_0.trace155: finished (returncode=0)
SBY 18:17:28 [stride_detector_cover] engine_0.trace162: starting process "cd stride_detector_cover/engine_0; yosys -ql trace162.log trace162.ys"
SBY 18:17:28 [stride_detector_cover] engine_0: ##   0:05:22  Reached cover statement at stride_values.stride_values_2.stride_2_seen_352 in step 0.
SBY 18:17:28 [stride_detector_cover] engine_0: ##   0:05:22  Writing trace to Verilog testbench: engine_0/trace311_tb.v
SBY 18:17:28 [stride_detector_cover] engine_0: ##   0:05:22  Writing trace to constraints file: engine_0/trace311.smtc
SBY 18:17:29 [stride_detector_cover] engine_0.trace156: finished (returncode=0)
SBY 18:17:29 [stride_detector_cover] engine_0: ##   0:05:23  Writing trace to Yosys witness file: engine_0/trace311.yw
SBY 18:17:29 [stride_detector_cover] engine_0.trace311: Generating simulation trace for witness file: engine_0/trace311.yw
SBY 18:17:29 [stride_detector_cover] engine_0: ##   0:05:23  Checking cover reachability in step 0..
SBY 18:17:29 [stride_detector_cover] engine_0.trace157: finished (returncode=0)
SBY 18:17:29 [stride_detector_cover] engine_0.trace163: starting process "cd stride_detector_cover/engine_0; yosys -ql trace163.log trace163.ys"
SBY 18:17:29 [stride_detector_cover] engine_0: ##   0:05:23  Reached cover statement at stride_values.stride_values_2.stride_2_seen_320 in step 0.
SBY 18:17:29 [stride_detector_cover] engine_0: ##   0:05:23  Writing trace to Verilog testbench: engine_0/trace312_tb.v
SBY 18:17:30 [stride_detector_cover] engine_0: ##   0:05:23  Writing trace to constraints file: engine_0/trace312.smtc
SBY 18:17:30 [stride_detector_cover] engine_0.trace164: starting process "cd stride_detector_cover/engine_0; yosys -ql trace164.log trace164.ys"
SBY 18:17:30 [stride_detector_cover] engine_0: ##   0:05:24  Writing trace to Yosys witness file: engine_0/trace312.yw
SBY 18:17:30 [stride_detector_cover] engine_0.trace312: Generating simulation trace for witness file: engine_0/trace312.yw
SBY 18:17:30 [stride_detector_cover] engine_0: ##   0:05:24  Checking cover reachability in step 0..
SBY 18:17:30 [stride_detector_cover] engine_0: ##   0:05:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_32 in step 0.
SBY 18:17:30 [stride_detector_cover] engine_0: ##   0:05:24  Writing trace to Verilog testbench: engine_0/trace313_tb.v
SBY 18:17:31 [stride_detector_cover] engine_0: ##   0:05:24  Writing trace to constraints file: engine_0/trace313.smtc
SBY 18:17:31 [stride_detector_cover] engine_0: ##   0:05:25  Writing trace to Yosys witness file: engine_0/trace313.yw
SBY 18:17:31 [stride_detector_cover] engine_0.trace313: Generating simulation trace for witness file: engine_0/trace313.yw
SBY 18:17:31 [stride_detector_cover] engine_0: ##   0:05:25  Checking cover reachability in step 0..
SBY 18:17:31 [stride_detector_cover] engine_0: ##   0:05:25  Reached cover statement at stride_values.stride_values_2.stride_2_seen_288 in step 0.
SBY 18:17:31 [stride_detector_cover] engine_0: ##   0:05:25  Writing trace to Verilog testbench: engine_0/trace314_tb.v
SBY 18:17:31 [stride_detector_cover] engine_0: ##   0:05:25  Writing trace to constraints file: engine_0/trace314.smtc
SBY 18:17:31 [stride_detector_cover] engine_0: ##   0:05:25  Writing trace to Yosys witness file: engine_0/trace314.yw
SBY 18:17:32 [stride_detector_cover] engine_0.trace314: Generating simulation trace for witness file: engine_0/trace314.yw
SBY 18:17:32 [stride_detector_cover] engine_0: ##   0:05:26  Checking cover reachability in step 0..
SBY 18:17:32 [stride_detector_cover] engine_0.trace158: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:32 [stride_detector_cover] engine_0.trace158: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:32 [stride_detector_cover] engine_0.trace158: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:32 [stride_detector_cover] engine_0.trace158: This license was issued to John P Wickerson.
SBY 18:17:32 [stride_detector_cover] engine_0.trace158: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:32 [stride_detector_cover] engine_0: ##   0:05:26  Reached cover statement at stride_values.stride_values_2.stride_2_seen_256 in step 0.
SBY 18:17:32 [stride_detector_cover] engine_0: ##   0:05:26  Writing trace to Verilog testbench: engine_0/trace315_tb.v
SBY 18:17:33 [stride_detector_cover] engine_0: ##   0:05:26  Writing trace to constraints file: engine_0/trace315.smtc
SBY 18:17:33 [stride_detector_cover] engine_0: ##   0:05:26  Writing trace to Yosys witness file: engine_0/trace315.yw
SBY 18:17:33 [stride_detector_cover] engine_0.trace159: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:33 [stride_detector_cover] engine_0.trace159: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:33 [stride_detector_cover] engine_0.trace159: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:33 [stride_detector_cover] engine_0.trace159: This license was issued to John P Wickerson.
SBY 18:17:33 [stride_detector_cover] engine_0.trace159: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:33 [stride_detector_cover] engine_0.trace315: Generating simulation trace for witness file: engine_0/trace315.yw
SBY 18:17:33 [stride_detector_cover] engine_0: ##   0:05:27  Checking cover reachability in step 0..
SBY 18:17:33 [stride_detector_cover] engine_0.trace160: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:33 [stride_detector_cover] engine_0.trace160: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:33 [stride_detector_cover] engine_0.trace160: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:33 [stride_detector_cover] engine_0.trace160: This license was issued to John P Wickerson.
SBY 18:17:33 [stride_detector_cover] engine_0.trace160: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:33 [stride_detector_cover] engine_0: ##   0:05:27  Reached cover statement at stride_values.stride_values_2.stride_2_seen_224 in step 0.
SBY 18:17:33 [stride_detector_cover] engine_0: ##   0:05:27  Writing trace to Verilog testbench: engine_0/trace316_tb.v
SBY 18:17:33 [stride_detector_cover] engine_0: ##   0:05:27  Writing trace to constraints file: engine_0/trace316.smtc
SBY 18:17:34 [stride_detector_cover] engine_0: ##   0:05:27  Writing trace to Yosys witness file: engine_0/trace316.yw
SBY 18:17:34 [stride_detector_cover] engine_0.trace316: Generating simulation trace for witness file: engine_0/trace316.yw
SBY 18:17:34 [stride_detector_cover] engine_0: ##   0:05:28  Checking cover reachability in step 0..
SBY 18:17:34 [stride_detector_cover] engine_0.trace158: finished (returncode=0)
SBY 18:17:34 [stride_detector_cover] engine_0.trace165: starting process "cd stride_detector_cover/engine_0; yosys -ql trace165.log trace165.ys"
SBY 18:17:34 [stride_detector_cover] engine_0.trace159: finished (returncode=0)
SBY 18:17:35 [stride_detector_cover] engine_0: ##   0:05:28  Reached cover statement at stride_values.stride_values_2.stride_2_seen_192 in step 0.
SBY 18:17:35 [stride_detector_cover] engine_0: ##   0:05:28  Writing trace to Verilog testbench: engine_0/trace317_tb.v
SBY 18:17:35 [stride_detector_cover] engine_0: ##   0:05:28  Writing trace to constraints file: engine_0/trace317.smtc
SBY 18:17:35 [stride_detector_cover] engine_0: ##   0:05:28  Writing trace to Yosys witness file: engine_0/trace317.yw
SBY 18:17:35 [stride_detector_cover] engine_0.trace317: Generating simulation trace for witness file: engine_0/trace317.yw
SBY 18:17:35 [stride_detector_cover] engine_0: ##   0:05:29  Checking cover reachability in step 0..
SBY 18:17:35 [stride_detector_cover] engine_0.trace160: finished (returncode=0)
SBY 18:17:35 [stride_detector_cover] engine_0.trace166: starting process "cd stride_detector_cover/engine_0; yosys -ql trace166.log trace166.ys"
SBY 18:17:35 [stride_detector_cover] engine_0.trace167: starting process "cd stride_detector_cover/engine_0; yosys -ql trace167.log trace167.ys"
SBY 18:17:35 [stride_detector_cover] engine_0: ##   0:05:29  Reached cover statement at stride_values.stride_values_2.stride_2_seen_160 in step 0.
SBY 18:17:35 [stride_detector_cover] engine_0: ##   0:05:29  Writing trace to Verilog testbench: engine_0/trace318_tb.v
SBY 18:17:35 [stride_detector_cover] engine_0: ##   0:05:29  Writing trace to constraints file: engine_0/trace318.smtc
SBY 18:17:36 [stride_detector_cover] engine_0: ##   0:05:29  Writing trace to Yosys witness file: engine_0/trace318.yw
SBY 18:17:36 [stride_detector_cover] engine_0.trace318: Generating simulation trace for witness file: engine_0/trace318.yw
SBY 18:17:36 [stride_detector_cover] engine_0: ##   0:05:30  Checking cover reachability in step 0..
SBY 18:17:36 [stride_detector_cover] engine_0: ##   0:05:30  Reached cover statement at stride_values.stride_values_2.stride_2_seen_128 in step 0.
SBY 18:17:36 [stride_detector_cover] engine_0: ##   0:05:30  Writing trace to Verilog testbench: engine_0/trace319_tb.v
SBY 18:17:36 [stride_detector_cover] engine_0: ##   0:05:30  Writing trace to constraints file: engine_0/trace319.smtc
SBY 18:17:36 [stride_detector_cover] engine_0.trace161: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:36 [stride_detector_cover] engine_0.trace161: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:37 [stride_detector_cover] engine_0.trace161: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:37 [stride_detector_cover] engine_0.trace161: This license was issued to John P Wickerson.
SBY 18:17:37 [stride_detector_cover] engine_0.trace161: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:37 [stride_detector_cover] engine_0: ##   0:05:30  Writing trace to Yosys witness file: engine_0/trace319.yw
SBY 18:17:37 [stride_detector_cover] engine_0.trace162: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:37 [stride_detector_cover] engine_0.trace162: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:37 [stride_detector_cover] engine_0.trace162: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:37 [stride_detector_cover] engine_0.trace162: This license was issued to John P Wickerson.
SBY 18:17:37 [stride_detector_cover] engine_0.trace162: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:37 [stride_detector_cover] engine_0.trace319: Generating simulation trace for witness file: engine_0/trace319.yw
SBY 18:17:37 [stride_detector_cover] engine_0: ##   0:05:31  Checking cover reachability in step 0..
SBY 18:17:37 [stride_detector_cover] engine_0: ##   0:05:31  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1024 in step 0.
SBY 18:17:37 [stride_detector_cover] engine_0: ##   0:05:31  Writing trace to Verilog testbench: engine_0/trace320_tb.v
SBY 18:17:38 [stride_detector_cover] engine_0: ##   0:05:31  Writing trace to constraints file: engine_0/trace320.smtc
SBY 18:17:38 [stride_detector_cover] engine_0: ##   0:05:32  Writing trace to Yosys witness file: engine_0/trace320.yw
SBY 18:17:38 [stride_detector_cover] engine_0.trace320: Generating simulation trace for witness file: engine_0/trace320.yw
SBY 18:17:38 [stride_detector_cover] engine_0: ##   0:05:32  Checking cover reachability in step 0..
SBY 18:17:38 [stride_detector_cover] engine_0.trace161: finished (returncode=0)
SBY 18:17:38 [stride_detector_cover] engine_0.trace162: finished (returncode=0)
SBY 18:17:38 [stride_detector_cover] engine_0.trace168: starting process "cd stride_detector_cover/engine_0; yosys -ql trace168.log trace168.ys"
SBY 18:17:39 [stride_detector_cover] engine_0: ##   0:05:32  Reached cover statement at stride_values.stride_values_2.stride_2_seen_988 in step 0.
SBY 18:17:39 [stride_detector_cover] engine_0: ##   0:05:32  Writing trace to Verilog testbench: engine_0/trace321_tb.v
SBY 18:17:39 [stride_detector_cover] engine_0: ##   0:05:32  Writing trace to constraints file: engine_0/trace321.smtc
SBY 18:17:39 [stride_detector_cover] engine_0: ##   0:05:33  Writing trace to Yosys witness file: engine_0/trace321.yw
SBY 18:17:39 [stride_detector_cover] engine_0.trace163: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:39 [stride_detector_cover] engine_0.trace163: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:39 [stride_detector_cover] engine_0.trace163: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:39 [stride_detector_cover] engine_0.trace163: This license was issued to John P Wickerson.
SBY 18:17:39 [stride_detector_cover] engine_0.trace163: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:39 [stride_detector_cover] engine_0.trace164: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:39 [stride_detector_cover] engine_0.trace164: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:39 [stride_detector_cover] engine_0.trace164: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:39 [stride_detector_cover] engine_0.trace164: This license was issued to John P Wickerson.
SBY 18:17:39 [stride_detector_cover] engine_0.trace164: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:39 [stride_detector_cover] engine_0.trace169: starting process "cd stride_detector_cover/engine_0; yosys -ql trace169.log trace169.ys"
SBY 18:17:39 [stride_detector_cover] engine_0.trace321: Generating simulation trace for witness file: engine_0/trace321.yw
SBY 18:17:40 [stride_detector_cover] engine_0: ##   0:05:33  Checking cover reachability in step 0..
SBY 18:17:40 [stride_detector_cover] engine_0: ##   0:05:33  Reached cover statement at stride_values.stride_values_2.stride_2_seen_956 in step 0.
SBY 18:17:40 [stride_detector_cover] engine_0: ##   0:05:33  Writing trace to Verilog testbench: engine_0/trace322_tb.v
SBY 18:17:40 [stride_detector_cover] engine_0: ##   0:05:34  Writing trace to constraints file: engine_0/trace322.smtc
SBY 18:17:40 [stride_detector_cover] engine_0: ##   0:05:34  Writing trace to Yosys witness file: engine_0/trace322.yw
SBY 18:17:40 [stride_detector_cover] engine_0.trace322: Generating simulation trace for witness file: engine_0/trace322.yw
SBY 18:17:40 [stride_detector_cover] engine_0: ##   0:05:34  Checking cover reachability in step 0..
SBY 18:17:40 [stride_detector_cover] engine_0.trace163: finished (returncode=0)
SBY 18:17:41 [stride_detector_cover] engine_0.trace164: finished (returncode=0)
SBY 18:17:41 [stride_detector_cover] engine_0.trace170: starting process "cd stride_detector_cover/engine_0; yosys -ql trace170.log trace170.ys"
SBY 18:17:41 [stride_detector_cover] engine_0: ##   0:05:35  Reached cover statement at stride_values.stride_values_2.stride_2_seen_924 in step 0.
SBY 18:17:41 [stride_detector_cover] engine_0: ##   0:05:35  Writing trace to Verilog testbench: engine_0/trace323_tb.v
SBY 18:17:41 [stride_detector_cover] engine_0: ##   0:05:35  Writing trace to constraints file: engine_0/trace323.smtc
SBY 18:17:41 [stride_detector_cover] engine_0: ##   0:05:35  Writing trace to Yosys witness file: engine_0/trace323.yw
SBY 18:17:41 [stride_detector_cover] engine_0.trace323: Generating simulation trace for witness file: engine_0/trace323.yw
SBY 18:17:41 [stride_detector_cover] engine_0: ##   0:05:35  Checking cover reachability in step 0..
SBY 18:17:41 [stride_detector_cover] engine_0.trace171: starting process "cd stride_detector_cover/engine_0; yosys -ql trace171.log trace171.ys"
SBY 18:17:42 [stride_detector_cover] engine_0: ##   0:05:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_92 in step 0.
SBY 18:17:42 [stride_detector_cover] engine_0: ##   0:05:36  Writing trace to Verilog testbench: engine_0/trace324_tb.v
SBY 18:17:42 [stride_detector_cover] engine_0: ##   0:05:36  Writing trace to constraints file: engine_0/trace324.smtc
SBY 18:17:42 [stride_detector_cover] engine_0: ##   0:05:36  Writing trace to Yosys witness file: engine_0/trace324.yw
SBY 18:17:42 [stride_detector_cover] engine_0.trace324: Generating simulation trace for witness file: engine_0/trace324.yw
SBY 18:17:42 [stride_detector_cover] engine_0: ##   0:05:36  Checking cover reachability in step 0..
SBY 18:17:42 [stride_detector_cover] engine_0: ##   0:05:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_892 in step 0.
SBY 18:17:43 [stride_detector_cover] engine_0: ##   0:05:36  Writing trace to Verilog testbench: engine_0/trace325_tb.v
SBY 18:17:43 [stride_detector_cover] engine_0: ##   0:05:36  Writing trace to constraints file: engine_0/trace325.smtc
SBY 18:17:43 [stride_detector_cover] engine_0: ##   0:05:37  Writing trace to Yosys witness file: engine_0/trace325.yw
SBY 18:17:43 [stride_detector_cover] engine_0.trace325: Generating simulation trace for witness file: engine_0/trace325.yw
SBY 18:17:43 [stride_detector_cover] engine_0: ##   0:05:37  Checking cover reachability in step 0..
SBY 18:17:43 [stride_detector_cover] engine_0.trace165: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:43 [stride_detector_cover] engine_0.trace165: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:43 [stride_detector_cover] engine_0.trace165: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:43 [stride_detector_cover] engine_0.trace165: This license was issued to John P Wickerson.
SBY 18:17:43 [stride_detector_cover] engine_0.trace165: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:43 [stride_detector_cover] engine_0: ##   0:05:37  Reached cover statement at stride_values.stride_values_2.stride_2_seen_860 in step 0.
SBY 18:17:43 [stride_detector_cover] engine_0: ##   0:05:37  Writing trace to Verilog testbench: engine_0/trace326_tb.v
SBY 18:17:43 [stride_detector_cover] engine_0: ##   0:05:37  Writing trace to constraints file: engine_0/trace326.smtc
SBY 18:17:43 [stride_detector_cover] engine_0: ##   0:05:37  Writing trace to Yosys witness file: engine_0/trace326.yw
SBY 18:17:44 [stride_detector_cover] engine_0.trace326: Generating simulation trace for witness file: engine_0/trace326.yw
SBY 18:17:44 [stride_detector_cover] engine_0: ##   0:05:38  Checking cover reachability in step 0..
SBY 18:17:44 [stride_detector_cover] engine_0.trace166: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:44 [stride_detector_cover] engine_0.trace166: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:44 [stride_detector_cover] engine_0.trace166: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:44 [stride_detector_cover] engine_0.trace166: This license was issued to John P Wickerson.
SBY 18:17:44 [stride_detector_cover] engine_0.trace166: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:44 [stride_detector_cover] engine_0.trace167: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:44 [stride_detector_cover] engine_0.trace167: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:44 [stride_detector_cover] engine_0.trace167: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:44 [stride_detector_cover] engine_0.trace167: This license was issued to John P Wickerson.
SBY 18:17:44 [stride_detector_cover] engine_0.trace167: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:44 [stride_detector_cover] engine_0: ##   0:05:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_828 in step 0.
SBY 18:17:44 [stride_detector_cover] engine_0: ##   0:05:38  Writing trace to Verilog testbench: engine_0/trace327_tb.v
SBY 18:17:44 [stride_detector_cover] engine_0: ##   0:05:38  Writing trace to constraints file: engine_0/trace327.smtc
SBY 18:17:44 [stride_detector_cover] engine_0.trace165: finished (returncode=0)
SBY 18:17:45 [stride_detector_cover] engine_0: ##   0:05:38  Writing trace to Yosys witness file: engine_0/trace327.yw
SBY 18:17:45 [stride_detector_cover] engine_0.trace327: Generating simulation trace for witness file: engine_0/trace327.yw
SBY 18:17:45 [stride_detector_cover] engine_0: ##   0:05:38  Checking cover reachability in step 0..
SBY 18:17:45 [stride_detector_cover] engine_0.trace172: starting process "cd stride_detector_cover/engine_0; yosys -ql trace172.log trace172.ys"
SBY 18:17:45 [stride_detector_cover] engine_0.trace166: finished (returncode=0)
SBY 18:17:45 [stride_detector_cover] engine_0: ##   0:05:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_796 in step 0.
SBY 18:17:45 [stride_detector_cover] engine_0: ##   0:05:39  Writing trace to Verilog testbench: engine_0/trace328_tb.v
SBY 18:17:45 [stride_detector_cover] engine_0: ##   0:05:39  Writing trace to constraints file: engine_0/trace328.smtc
SBY 18:17:45 [stride_detector_cover] engine_0.trace167: finished (returncode=0)
SBY 18:17:46 [stride_detector_cover] engine_0.trace173: starting process "cd stride_detector_cover/engine_0; yosys -ql trace173.log trace173.ys"
SBY 18:17:46 [stride_detector_cover] engine_0: ##   0:05:39  Writing trace to Yosys witness file: engine_0/trace328.yw
SBY 18:17:46 [stride_detector_cover] engine_0.trace328: Generating simulation trace for witness file: engine_0/trace328.yw
SBY 18:17:46 [stride_detector_cover] engine_0: ##   0:05:39  Checking cover reachability in step 0..
SBY 18:17:46 [stride_detector_cover] engine_0.trace174: starting process "cd stride_detector_cover/engine_0; yosys -ql trace174.log trace174.ys"
SBY 18:17:46 [stride_detector_cover] engine_0: ##   0:05:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_764 in step 0.
SBY 18:17:46 [stride_detector_cover] engine_0: ##   0:05:40  Writing trace to Verilog testbench: engine_0/trace329_tb.v
SBY 18:17:46 [stride_detector_cover] engine_0: ##   0:05:40  Writing trace to constraints file: engine_0/trace329.smtc
SBY 18:17:47 [stride_detector_cover] engine_0: ##   0:05:40  Writing trace to Yosys witness file: engine_0/trace329.yw
SBY 18:17:47 [stride_detector_cover] engine_0.trace329: Generating simulation trace for witness file: engine_0/trace329.yw
SBY 18:17:47 [stride_detector_cover] engine_0: ##   0:05:41  Checking cover reachability in step 0..
SBY 18:17:47 [stride_detector_cover] engine_0.trace168: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:47 [stride_detector_cover] engine_0.trace168: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:47 [stride_detector_cover] engine_0.trace168: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:47 [stride_detector_cover] engine_0.trace168: This license was issued to John P Wickerson.
SBY 18:17:47 [stride_detector_cover] engine_0.trace168: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:48 [stride_detector_cover] engine_0: ##   0:05:41  Reached cover statement at stride_values.stride_values_2.stride_2_seen_732 in step 0.
SBY 18:17:48 [stride_detector_cover] engine_0: ##   0:05:41  Writing trace to Verilog testbench: engine_0/trace330_tb.v
SBY 18:17:48 [stride_detector_cover] engine_0: ##   0:05:41  Writing trace to constraints file: engine_0/trace330.smtc
SBY 18:17:48 [stride_detector_cover] engine_0: ##   0:05:42  Writing trace to Yosys witness file: engine_0/trace330.yw
SBY 18:17:48 [stride_detector_cover] engine_0.trace330: Generating simulation trace for witness file: engine_0/trace330.yw
SBY 18:17:48 [stride_detector_cover] engine_0: ##   0:05:42  Checking cover reachability in step 0..
SBY 18:17:48 [stride_detector_cover] engine_0.trace169: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:48 [stride_detector_cover] engine_0.trace169: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:48 [stride_detector_cover] engine_0.trace169: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:48 [stride_detector_cover] engine_0.trace169: This license was issued to John P Wickerson.
SBY 18:17:48 [stride_detector_cover] engine_0.trace169: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:48 [stride_detector_cover] engine_0.trace168: finished (returncode=0)
SBY 18:17:49 [stride_detector_cover] engine_0: ##   0:05:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_700 in step 0.
SBY 18:17:49 [stride_detector_cover] engine_0: ##   0:05:42  Writing trace to Verilog testbench: engine_0/trace331_tb.v
SBY 18:17:49 [stride_detector_cover] engine_0: ##   0:05:43  Writing trace to constraints file: engine_0/trace331.smtc
SBY 18:17:49 [stride_detector_cover] engine_0.trace175: starting process "cd stride_detector_cover/engine_0; yosys -ql trace175.log trace175.ys"
SBY 18:17:49 [stride_detector_cover] engine_0: ##   0:05:43  Writing trace to Yosys witness file: engine_0/trace331.yw
SBY 18:17:49 [stride_detector_cover] engine_0.trace170: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:49 [stride_detector_cover] engine_0.trace170: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:49 [stride_detector_cover] engine_0.trace170: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:49 [stride_detector_cover] engine_0.trace170: This license was issued to John P Wickerson.
SBY 18:17:49 [stride_detector_cover] engine_0.trace170: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:49 [stride_detector_cover] engine_0.trace331: Generating simulation trace for witness file: engine_0/trace331.yw
SBY 18:17:50 [stride_detector_cover] engine_0: ##   0:05:43  Checking cover reachability in step 0..
SBY 18:17:50 [stride_detector_cover] engine_0: ##   0:05:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_668 in step 0.
SBY 18:17:50 [stride_detector_cover] engine_0: ##   0:05:44  Writing trace to Verilog testbench: engine_0/trace332_tb.v
SBY 18:17:50 [stride_detector_cover] engine_0: ##   0:05:44  Writing trace to constraints file: engine_0/trace332.smtc
SBY 18:17:50 [stride_detector_cover] engine_0.trace169: finished (returncode=0)
SBY 18:17:50 [stride_detector_cover] engine_0.trace171: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:50 [stride_detector_cover] engine_0.trace171: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:50 [stride_detector_cover] engine_0.trace171: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:50 [stride_detector_cover] engine_0.trace171: This license was issued to John P Wickerson.
SBY 18:17:50 [stride_detector_cover] engine_0.trace171: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:50 [stride_detector_cover] engine_0: ##   0:05:44  Writing trace to Yosys witness file: engine_0/trace332.yw
SBY 18:17:50 [stride_detector_cover] engine_0.trace332: Generating simulation trace for witness file: engine_0/trace332.yw
SBY 18:17:51 [stride_detector_cover] engine_0: ##   0:05:44  Checking cover reachability in step 0..
SBY 18:17:51 [stride_detector_cover] engine_0.trace176: starting process "cd stride_detector_cover/engine_0; yosys -ql trace176.log trace176.ys"
SBY 18:17:51 [stride_detector_cover] engine_0: ##   0:05:45  Reached cover statement at stride_values.stride_values_2.stride_2_seen_636 in step 0.
SBY 18:17:51 [stride_detector_cover] engine_0: ##   0:05:45  Writing trace to Verilog testbench: engine_0/trace333_tb.v
SBY 18:17:51 [stride_detector_cover] engine_0: ##   0:05:45  Writing trace to constraints file: engine_0/trace333.smtc
SBY 18:17:51 [stride_detector_cover] engine_0.trace170: finished (returncode=0)
SBY 18:17:51 [stride_detector_cover] engine_0: ##   0:05:45  Writing trace to Yosys witness file: engine_0/trace333.yw
SBY 18:17:51 [stride_detector_cover] engine_0.trace333: Generating simulation trace for witness file: engine_0/trace333.yw
SBY 18:17:52 [stride_detector_cover] engine_0: ##   0:05:45  Checking cover reachability in step 0..
SBY 18:17:52 [stride_detector_cover] engine_0.trace171: finished (returncode=0)
SBY 18:17:52 [stride_detector_cover] engine_0.trace177: starting process "cd stride_detector_cover/engine_0; yosys -ql trace177.log trace177.ys"
SBY 18:17:52 [stride_detector_cover] engine_0.trace178: starting process "cd stride_detector_cover/engine_0; yosys -ql trace178.log trace178.ys"
SBY 18:17:52 [stride_detector_cover] engine_0: ##   0:05:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_604 in step 0.
SBY 18:17:52 [stride_detector_cover] engine_0: ##   0:05:46  Writing trace to Verilog testbench: engine_0/trace334_tb.v
SBY 18:17:52 [stride_detector_cover] engine_0: ##   0:05:46  Writing trace to constraints file: engine_0/trace334.smtc
SBY 18:17:52 [stride_detector_cover] engine_0: ##   0:05:46  Writing trace to Yosys witness file: engine_0/trace334.yw
SBY 18:17:52 [stride_detector_cover] engine_0.trace334: Generating simulation trace for witness file: engine_0/trace334.yw
SBY 18:17:53 [stride_detector_cover] engine_0: ##   0:05:46  Checking cover reachability in step 0..
SBY 18:17:53 [stride_detector_cover] engine_0: ##   0:05:47  Reached cover statement at stride_values.stride_values_2.stride_2_seen_60 in step 0.
SBY 18:17:53 [stride_detector_cover] engine_0: ##   0:05:47  Writing trace to Verilog testbench: engine_0/trace335_tb.v
SBY 18:17:53 [stride_detector_cover] engine_0: ##   0:05:47  Writing trace to constraints file: engine_0/trace335.smtc
SBY 18:17:53 [stride_detector_cover] engine_0: ##   0:05:47  Writing trace to Yosys witness file: engine_0/trace335.yw
SBY 18:17:53 [stride_detector_cover] engine_0.trace172: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:53 [stride_detector_cover] engine_0.trace172: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:53 [stride_detector_cover] engine_0.trace172: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:53 [stride_detector_cover] engine_0.trace172: This license was issued to John P Wickerson.
SBY 18:17:54 [stride_detector_cover] engine_0.trace172: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:54 [stride_detector_cover] engine_0.trace335: Generating simulation trace for witness file: engine_0/trace335.yw
SBY 18:17:54 [stride_detector_cover] engine_0: ##   0:05:47  Checking cover reachability in step 0..
SBY 18:17:54 [stride_detector_cover] engine_0: ##   0:05:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_572 in step 0.
SBY 18:17:54 [stride_detector_cover] engine_0: ##   0:05:48  Writing trace to Verilog testbench: engine_0/trace336_tb.v
SBY 18:17:54 [stride_detector_cover] engine_0: ##   0:05:48  Writing trace to constraints file: engine_0/trace336.smtc
SBY 18:17:54 [stride_detector_cover] engine_0: ##   0:05:48  Writing trace to Yosys witness file: engine_0/trace336.yw
SBY 18:17:54 [stride_detector_cover] engine_0.trace336: Generating simulation trace for witness file: engine_0/trace336.yw
SBY 18:17:55 [stride_detector_cover] engine_0: ##   0:05:48  Checking cover reachability in step 0..
SBY 18:17:55 [stride_detector_cover] engine_0.trace172: finished (returncode=0)
SBY 18:17:55 [stride_detector_cover] engine_0.trace174: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:55 [stride_detector_cover] engine_0.trace174: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:55 [stride_detector_cover] engine_0.trace174: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:55 [stride_detector_cover] engine_0.trace174: This license was issued to John P Wickerson.
SBY 18:17:55 [stride_detector_cover] engine_0.trace174: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:56 [stride_detector_cover] engine_0: ##   0:05:49  Reached cover statement at stride_values.stride_values_2.stride_2_seen_540 in step 0.
SBY 18:17:56 [stride_detector_cover] engine_0: ##   0:05:49  Writing trace to Verilog testbench: engine_0/trace337_tb.v
SBY 18:17:56 [stride_detector_cover] engine_0: ##   0:05:49  Writing trace to constraints file: engine_0/trace337.smtc
SBY 18:17:56 [stride_detector_cover] engine_0: ##   0:05:49  Writing trace to Yosys witness file: engine_0/trace337.yw
SBY 18:17:56 [stride_detector_cover] engine_0.trace337: Generating simulation trace for witness file: engine_0/trace337.yw
SBY 18:17:56 [stride_detector_cover] engine_0: ##   0:05:50  Checking cover reachability in step 0..
SBY 18:17:56 [stride_detector_cover] engine_0.trace173: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:56 [stride_detector_cover] engine_0.trace173: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:56 [stride_detector_cover] engine_0.trace173: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:56 [stride_detector_cover] engine_0.trace173: This license was issued to John P Wickerson.
SBY 18:17:56 [stride_detector_cover] engine_0.trace173: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:56 [stride_detector_cover] engine_0.trace179: starting process "cd stride_detector_cover/engine_0; yosys -ql trace179.log trace179.ys"
SBY 18:17:56 [stride_detector_cover] engine_0: ##   0:05:50  Reached cover statement at stride_values.stride_values_2.stride_2_seen_508 in step 0.
SBY 18:17:56 [stride_detector_cover] engine_0: ##   0:05:50  Writing trace to Verilog testbench: engine_0/trace338_tb.v
SBY 18:17:57 [stride_detector_cover] engine_0: ##   0:05:50  Writing trace to constraints file: engine_0/trace338.smtc
SBY 18:17:57 [stride_detector_cover] engine_0: ##   0:05:51  Writing trace to Yosys witness file: engine_0/trace338.yw
SBY 18:17:57 [stride_detector_cover] engine_0.trace338: Generating simulation trace for witness file: engine_0/trace338.yw
SBY 18:17:57 [stride_detector_cover] engine_0: ##   0:05:51  Checking cover reachability in step 0..
SBY 18:17:57 [stride_detector_cover] engine_0.trace173: finished (returncode=0)
SBY 18:17:57 [stride_detector_cover] engine_0.trace174: finished (returncode=0)
SBY 18:17:57 [stride_detector_cover] engine_0.trace180: starting process "cd stride_detector_cover/engine_0; yosys -ql trace180.log trace180.ys"
SBY 18:17:57 [stride_detector_cover] engine_0: ##   0:05:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_476 in step 0.
SBY 18:17:58 [stride_detector_cover] engine_0: ##   0:05:51  Writing trace to Verilog testbench: engine_0/trace339_tb.v
SBY 18:17:58 [stride_detector_cover] engine_0: ##   0:05:51  Writing trace to constraints file: engine_0/trace339.smtc
SBY 18:17:58 [stride_detector_cover] engine_0: ##   0:05:51  Writing trace to Yosys witness file: engine_0/trace339.yw
SBY 18:17:58 [stride_detector_cover] engine_0.trace339: Generating simulation trace for witness file: engine_0/trace339.yw
SBY 18:17:58 [stride_detector_cover] engine_0: ##   0:05:52  Checking cover reachability in step 0..
SBY 18:17:58 [stride_detector_cover] engine_0.trace181: starting process "cd stride_detector_cover/engine_0; yosys -ql trace181.log trace181.ys"
SBY 18:17:58 [stride_detector_cover] engine_0: ##   0:05:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_444 in step 0.
SBY 18:17:58 [stride_detector_cover] engine_0: ##   0:05:52  Writing trace to Verilog testbench: engine_0/trace340_tb.v
SBY 18:17:59 [stride_detector_cover] engine_0: ##   0:05:52  Writing trace to constraints file: engine_0/trace340.smtc
SBY 18:17:59 [stride_detector_cover] engine_0.trace175: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:17:59 [stride_detector_cover] engine_0.trace175: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:17:59 [stride_detector_cover] engine_0.trace175: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:17:59 [stride_detector_cover] engine_0.trace175: This license was issued to John P Wickerson.
SBY 18:17:59 [stride_detector_cover] engine_0.trace175: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:17:59 [stride_detector_cover] engine_0: ##   0:05:53  Writing trace to Yosys witness file: engine_0/trace340.yw
SBY 18:17:59 [stride_detector_cover] engine_0.trace340: Generating simulation trace for witness file: engine_0/trace340.yw
SBY 18:17:59 [stride_detector_cover] engine_0: ##   0:05:53  Checking cover reachability in step 0..
SBY 18:18:00 [stride_detector_cover] engine_0: ##   0:05:53  Reached cover statement at stride_values.stride_values_2.stride_2_seen_412 in step 0.
SBY 18:18:00 [stride_detector_cover] engine_0: ##   0:05:53  Writing trace to Verilog testbench: engine_0/trace341_tb.v
SBY 18:18:00 [stride_detector_cover] engine_0: ##   0:05:54  Writing trace to constraints file: engine_0/trace341.smtc
SBY 18:18:00 [stride_detector_cover] engine_0: ##   0:05:54  Writing trace to Yosys witness file: engine_0/trace341.yw
SBY 18:18:00 [stride_detector_cover] engine_0.trace176: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:00 [stride_detector_cover] engine_0.trace176: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:00 [stride_detector_cover] engine_0.trace176: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:00 [stride_detector_cover] engine_0.trace176: This license was issued to John P Wickerson.
SBY 18:18:00 [stride_detector_cover] engine_0.trace176: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:00 [stride_detector_cover] engine_0.trace341: Generating simulation trace for witness file: engine_0/trace341.yw
SBY 18:18:00 [stride_detector_cover] engine_0: ##   0:05:54  Checking cover reachability in step 0..
SBY 18:18:00 [stride_detector_cover] engine_0.trace175: finished (returncode=0)
SBY 18:18:01 [stride_detector_cover] engine_0: ##   0:05:54  Reached cover statement at stride_values.stride_values_2.stride_2_seen_380 in step 0.
SBY 18:18:01 [stride_detector_cover] engine_0: ##   0:05:54  Writing trace to Verilog testbench: engine_0/trace342_tb.v
SBY 18:18:01 [stride_detector_cover] engine_0.trace182: starting process "cd stride_detector_cover/engine_0; yosys -ql trace182.log trace182.ys"
SBY 18:18:01 [stride_detector_cover] engine_0: ##   0:05:55  Writing trace to constraints file: engine_0/trace342.smtc
SBY 18:18:01 [stride_detector_cover] engine_0: ##   0:05:55  Writing trace to Yosys witness file: engine_0/trace342.yw
SBY 18:18:01 [stride_detector_cover] engine_0.trace177: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:01 [stride_detector_cover] engine_0.trace177: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:01 [stride_detector_cover] engine_0.trace177: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:01 [stride_detector_cover] engine_0.trace177: This license was issued to John P Wickerson.
SBY 18:18:01 [stride_detector_cover] engine_0.trace177: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:01 [stride_detector_cover] engine_0.trace342: Generating simulation trace for witness file: engine_0/trace342.yw
SBY 18:18:01 [stride_detector_cover] engine_0: ##   0:05:55  Checking cover reachability in step 0..
SBY 18:18:01 [stride_detector_cover] engine_0.trace178: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:01 [stride_detector_cover] engine_0.trace178: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:02 [stride_detector_cover] engine_0.trace178: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:02 [stride_detector_cover] engine_0.trace178: This license was issued to John P Wickerson.
SBY 18:18:02 [stride_detector_cover] engine_0.trace178: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:02 [stride_detector_cover] engine_0.trace176: finished (returncode=0)
SBY 18:18:02 [stride_detector_cover] engine_0: ##   0:05:56  Reached cover statement at stride_values.stride_values_2.stride_2_seen_348 in step 0.
SBY 18:18:02 [stride_detector_cover] engine_0: ##   0:05:56  Writing trace to Verilog testbench: engine_0/trace343_tb.v
SBY 18:18:02 [stride_detector_cover] engine_0: ##   0:05:56  Writing trace to constraints file: engine_0/trace343.smtc
SBY 18:18:02 [stride_detector_cover] engine_0: ##   0:05:56  Writing trace to Yosys witness file: engine_0/trace343.yw
SBY 18:18:02 [stride_detector_cover] engine_0.trace343: Generating simulation trace for witness file: engine_0/trace343.yw
SBY 18:18:03 [stride_detector_cover] engine_0: ##   0:05:56  Checking cover reachability in step 0..
SBY 18:18:03 [stride_detector_cover] engine_0.trace183: starting process "cd stride_detector_cover/engine_0; yosys -ql trace183.log trace183.ys"
SBY 18:18:03 [stride_detector_cover] engine_0: ##   0:05:57  Reached cover statement at stride_values.stride_values_2.stride_2_seen_316 in step 0.
SBY 18:18:03 [stride_detector_cover] engine_0: ##   0:05:57  Writing trace to Verilog testbench: engine_0/trace344_tb.v
SBY 18:18:03 [stride_detector_cover] engine_0: ##   0:05:57  Writing trace to constraints file: engine_0/trace344.smtc
SBY 18:18:03 [stride_detector_cover] engine_0.trace177: finished (returncode=0)
SBY 18:18:03 [stride_detector_cover] engine_0: ##   0:05:57  Writing trace to Yosys witness file: engine_0/trace344.yw
SBY 18:18:03 [stride_detector_cover] engine_0.trace344: Generating simulation trace for witness file: engine_0/trace344.yw
SBY 18:18:03 [stride_detector_cover] engine_0: ##   0:05:57  Checking cover reachability in step 0..
SBY 18:18:03 [stride_detector_cover] engine_0.trace178: finished (returncode=0)
SBY 18:18:03 [stride_detector_cover] engine_0.trace184: starting process "cd stride_detector_cover/engine_0; yosys -ql trace184.log trace184.ys"
SBY 18:18:04 [stride_detector_cover] engine_0.trace185: starting process "cd stride_detector_cover/engine_0; yosys -ql trace185.log trace185.ys"
SBY 18:18:04 [stride_detector_cover] engine_0: ##   0:05:57  Reached cover statement at stride_values.stride_values_2.stride_2_seen_284 in step 0.
SBY 18:18:04 [stride_detector_cover] engine_0: ##   0:05:57  Writing trace to Verilog testbench: engine_0/trace345_tb.v
SBY 18:18:04 [stride_detector_cover] engine_0: ##   0:05:58  Writing trace to constraints file: engine_0/trace345.smtc
SBY 18:18:04 [stride_detector_cover] engine_0: ##   0:05:58  Writing trace to Yosys witness file: engine_0/trace345.yw
SBY 18:18:04 [stride_detector_cover] engine_0.trace345: Generating simulation trace for witness file: engine_0/trace345.yw
SBY 18:18:04 [stride_detector_cover] engine_0: ##   0:05:58  Checking cover reachability in step 0..
SBY 18:18:04 [stride_detector_cover] engine_0: ##   0:05:58  Reached cover statement at stride_values.stride_values_2.stride_2_seen_28 in step 0.
SBY 18:18:04 [stride_detector_cover] engine_0: ##   0:05:58  Writing trace to Verilog testbench: engine_0/trace346_tb.v
SBY 18:18:04 [stride_detector_cover] engine_0: ##   0:05:58  Writing trace to constraints file: engine_0/trace346.smtc
SBY 18:18:05 [stride_detector_cover] engine_0: ##   0:05:58  Writing trace to Yosys witness file: engine_0/trace346.yw
SBY 18:18:05 [stride_detector_cover] engine_0.trace346: Generating simulation trace for witness file: engine_0/trace346.yw
SBY 18:18:05 [stride_detector_cover] engine_0: ##   0:05:59  Checking cover reachability in step 0..
SBY 18:18:05 [stride_detector_cover] engine_0.trace179: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:05 [stride_detector_cover] engine_0.trace179: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:05 [stride_detector_cover] engine_0.trace179: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:05 [stride_detector_cover] engine_0.trace179: This license was issued to John P Wickerson.
SBY 18:18:05 [stride_detector_cover] engine_0.trace179: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:05 [stride_detector_cover] engine_0: ##   0:05:59  Reached cover statement at stride_values.stride_values_2.stride_2_seen_252 in step 0.
SBY 18:18:05 [stride_detector_cover] engine_0: ##   0:05:59  Writing trace to Verilog testbench: engine_0/trace347_tb.v
SBY 18:18:06 [stride_detector_cover] engine_0: ##   0:05:59  Writing trace to constraints file: engine_0/trace347.smtc
SBY 18:18:06 [stride_detector_cover] engine_0: ##   0:05:59  Writing trace to Yosys witness file: engine_0/trace347.yw
SBY 18:18:06 [stride_detector_cover] engine_0.trace347: Generating simulation trace for witness file: engine_0/trace347.yw
SBY 18:18:06 [stride_detector_cover] engine_0: ##   0:06:00  Checking cover reachability in step 0..
SBY 18:18:06 [stride_detector_cover] engine_0: ##   0:06:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_220 in step 0.
SBY 18:18:06 [stride_detector_cover] engine_0: ##   0:06:00  Writing trace to Verilog testbench: engine_0/trace348_tb.v
SBY 18:18:06 [stride_detector_cover] engine_0: ##   0:06:00  Writing trace to constraints file: engine_0/trace348.smtc
SBY 18:18:07 [stride_detector_cover] engine_0.trace179: finished (returncode=0)
SBY 18:18:07 [stride_detector_cover] engine_0: ##   0:06:01  Writing trace to Yosys witness file: engine_0/trace348.yw
SBY 18:18:07 [stride_detector_cover] engine_0.trace348: Generating simulation trace for witness file: engine_0/trace348.yw
SBY 18:18:07 [stride_detector_cover] engine_0: ##   0:06:01  Checking cover reachability in step 0..
SBY 18:18:07 [stride_detector_cover] engine_0.trace186: starting process "cd stride_detector_cover/engine_0; yosys -ql trace186.log trace186.ys"
SBY 18:18:07 [stride_detector_cover] engine_0.trace180: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:07 [stride_detector_cover] engine_0.trace180: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:07 [stride_detector_cover] engine_0.trace180: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:07 [stride_detector_cover] engine_0.trace180: This license was issued to John P Wickerson.
SBY 18:18:07 [stride_detector_cover] engine_0.trace180: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:07 [stride_detector_cover] engine_0: ##   0:06:01  Reached cover statement at stride_values.stride_values_2.stride_2_seen_188 in step 0.
SBY 18:18:07 [stride_detector_cover] engine_0: ##   0:06:01  Writing trace to Verilog testbench: engine_0/trace349_tb.v
SBY 18:18:07 [stride_detector_cover] engine_0: ##   0:06:01  Writing trace to constraints file: engine_0/trace349.smtc
SBY 18:18:08 [stride_detector_cover] engine_0: ##   0:06:01  Writing trace to Yosys witness file: engine_0/trace349.yw
SBY 18:18:08 [stride_detector_cover] engine_0.trace349: Generating simulation trace for witness file: engine_0/trace349.yw
SBY 18:18:08 [stride_detector_cover] engine_0: ##   0:06:02  Checking cover reachability in step 0..
SBY 18:18:08 [stride_detector_cover] engine_0.trace181: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:08 [stride_detector_cover] engine_0.trace181: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:08 [stride_detector_cover] engine_0.trace181: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:08 [stride_detector_cover] engine_0.trace181: This license was issued to John P Wickerson.
SBY 18:18:08 [stride_detector_cover] engine_0.trace181: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:08 [stride_detector_cover] engine_0: ##   0:06:02  Reached cover statement at stride_values.stride_values_2.stride_2_seen_156 in step 0.
SBY 18:18:09 [stride_detector_cover] engine_0: ##   0:06:02  Writing trace to Verilog testbench: engine_0/trace350_tb.v
SBY 18:18:09 [stride_detector_cover] engine_0: ##   0:06:02  Writing trace to constraints file: engine_0/trace350.smtc
SBY 18:18:09 [stride_detector_cover] engine_0: ##   0:06:03  Writing trace to Yosys witness file: engine_0/trace350.yw
SBY 18:18:09 [stride_detector_cover] engine_0.trace180: finished (returncode=0)
SBY 18:18:09 [stride_detector_cover] engine_0.trace350: Generating simulation trace for witness file: engine_0/trace350.yw
SBY 18:18:09 [stride_detector_cover] engine_0: ##   0:06:03  Checking cover reachability in step 0..
SBY 18:18:09 [stride_detector_cover] engine_0.trace187: starting process "cd stride_detector_cover/engine_0; yosys -ql trace187.log trace187.ys"
SBY 18:18:09 [stride_detector_cover] engine_0.trace181: finished (returncode=0)
SBY 18:18:10 [stride_detector_cover] engine_0: ##   0:06:03  Reached cover statement at stride_values.stride_values_2.stride_2_seen_124 in step 0.
SBY 18:18:10 [stride_detector_cover] engine_0: ##   0:06:03  Writing trace to Verilog testbench: engine_0/trace351_tb.v
SBY 18:18:10 [stride_detector_cover] engine_0: ##   0:06:04  Writing trace to constraints file: engine_0/trace351.smtc
SBY 18:18:10 [stride_detector_cover] engine_0: ##   0:06:04  Writing trace to Yosys witness file: engine_0/trace351.yw
SBY 18:18:10 [stride_detector_cover] engine_0.trace188: starting process "cd stride_detector_cover/engine_0; yosys -ql trace188.log trace188.ys"
SBY 18:18:10 [stride_detector_cover] engine_0.trace351: Generating simulation trace for witness file: engine_0/trace351.yw
SBY 18:18:10 [stride_detector_cover] engine_0: ##   0:06:04  Checking cover reachability in step 0..
SBY 18:18:10 [stride_detector_cover] engine_0.trace182: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:10 [stride_detector_cover] engine_0.trace182: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:10 [stride_detector_cover] engine_0.trace182: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:11 [stride_detector_cover] engine_0.trace182: This license was issued to John P Wickerson.
SBY 18:18:11 [stride_detector_cover] engine_0.trace182: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:11 [stride_detector_cover] engine_0: ##   0:06:04  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1020 in step 0.
SBY 18:18:11 [stride_detector_cover] engine_0: ##   0:06:04  Writing trace to Verilog testbench: engine_0/trace352_tb.v
SBY 18:18:11 [stride_detector_cover] engine_0: ##   0:06:05  Writing trace to constraints file: engine_0/trace352.smtc
SBY 18:18:11 [stride_detector_cover] engine_0: ##   0:06:05  Writing trace to Yosys witness file: engine_0/trace352.yw
SBY 18:18:11 [stride_detector_cover] engine_0.trace352: Generating simulation trace for witness file: engine_0/trace352.yw
SBY 18:18:11 [stride_detector_cover] engine_0: ##   0:06:05  Checking cover reachability in step 0..
SBY 18:18:12 [stride_detector_cover] engine_0: ##   0:06:05  Reached cover statement at stride_values.stride_values_2.stride_2_seen_984 in step 0.
SBY 18:18:12 [stride_detector_cover] engine_0: ##   0:06:05  Writing trace to Verilog testbench: engine_0/trace353_tb.v
SBY 18:18:12 [stride_detector_cover] engine_0: ##   0:06:06  Writing trace to constraints file: engine_0/trace353.smtc
SBY 18:18:12 [stride_detector_cover] engine_0: ##   0:06:06  Writing trace to Yosys witness file: engine_0/trace353.yw
SBY 18:18:12 [stride_detector_cover] engine_0.trace183: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:12 [stride_detector_cover] engine_0.trace183: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:12 [stride_detector_cover] engine_0.trace183: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:12 [stride_detector_cover] engine_0.trace183: This license was issued to John P Wickerson.
SBY 18:18:12 [stride_detector_cover] engine_0.trace183: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:12 [stride_detector_cover] engine_0.trace353: Generating simulation trace for witness file: engine_0/trace353.yw
SBY 18:18:12 [stride_detector_cover] engine_0: ##   0:06:06  Checking cover reachability in step 0..
SBY 18:18:12 [stride_detector_cover] engine_0.trace182: finished (returncode=0)
SBY 18:18:12 [stride_detector_cover] engine_0.trace189: starting process "cd stride_detector_cover/engine_0; yosys -ql trace189.log trace189.ys"
SBY 18:18:13 [stride_detector_cover] engine_0.trace183: finished (returncode=0)
SBY 18:18:13 [stride_detector_cover] engine_0.trace185: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:13 [stride_detector_cover] engine_0.trace185: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:13 [stride_detector_cover] engine_0.trace185: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:13 [stride_detector_cover] engine_0.trace185: This license was issued to John P Wickerson.
SBY 18:18:13 [stride_detector_cover] engine_0.trace185: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:14 [stride_detector_cover] engine_0.trace184: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:14 [stride_detector_cover] engine_0.trace184: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:14 [stride_detector_cover] engine_0.trace184: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:14 [stride_detector_cover] engine_0.trace184: This license was issued to John P Wickerson.
SBY 18:18:14 [stride_detector_cover] engine_0.trace184: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:14 [stride_detector_cover] engine_0.trace190: starting process "cd stride_detector_cover/engine_0; yosys -ql trace190.log trace190.ys"
SBY 18:18:14 [stride_detector_cover] engine_0: ##   0:06:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_952 in step 0.
SBY 18:18:14 [stride_detector_cover] engine_0: ##   0:06:08  Writing trace to Verilog testbench: engine_0/trace354_tb.v
SBY 18:18:14 [stride_detector_cover] engine_0: ##   0:06:08  Writing trace to constraints file: engine_0/trace354.smtc
SBY 18:18:14 [stride_detector_cover] engine_0: ##   0:06:08  Writing trace to Yosys witness file: engine_0/trace354.yw
SBY 18:18:14 [stride_detector_cover] engine_0.trace354: Generating simulation trace for witness file: engine_0/trace354.yw
SBY 18:18:14 [stride_detector_cover] engine_0: ##   0:06:08  Checking cover reachability in step 0..
SBY 18:18:15 [stride_detector_cover] engine_0: ##   0:06:09  Reached cover statement at stride_values.stride_values_2.stride_2_seen_920 in step 0.
SBY 18:18:15 [stride_detector_cover] engine_0: ##   0:06:09  Writing trace to Verilog testbench: engine_0/trace355_tb.v
SBY 18:18:15 [stride_detector_cover] engine_0: ##   0:06:09  Writing trace to constraints file: engine_0/trace355.smtc
SBY 18:18:15 [stride_detector_cover] engine_0: ##   0:06:09  Writing trace to Yosys witness file: engine_0/trace355.yw
SBY 18:18:15 [stride_detector_cover] engine_0.trace185: finished (returncode=0)
SBY 18:18:15 [stride_detector_cover] engine_0.trace355: Generating simulation trace for witness file: engine_0/trace355.yw
SBY 18:18:15 [stride_detector_cover] engine_0: ##   0:06:09  Checking cover reachability in step 0..
SBY 18:18:16 [stride_detector_cover] engine_0.trace184: finished (returncode=0)
SBY 18:18:16 [stride_detector_cover] engine_0.trace191: starting process "cd stride_detector_cover/engine_0; yosys -ql trace191.log trace191.ys"
SBY 18:18:16 [stride_detector_cover] engine_0: ##   0:06:10  Reached cover statement at stride_values.stride_values_2.stride_2_seen_888 in step 0.
SBY 18:18:16 [stride_detector_cover] engine_0: ##   0:06:10  Writing trace to Verilog testbench: engine_0/trace356_tb.v
SBY 18:18:16 [stride_detector_cover] engine_0: ##   0:06:10  Writing trace to constraints file: engine_0/trace356.smtc
SBY 18:18:16 [stride_detector_cover] engine_0: ##   0:06:10  Writing trace to Yosys witness file: engine_0/trace356.yw
SBY 18:18:16 [stride_detector_cover] engine_0.trace192: starting process "cd stride_detector_cover/engine_0; yosys -ql trace192.log trace192.ys"
SBY 18:18:16 [stride_detector_cover] engine_0.trace356: Generating simulation trace for witness file: engine_0/trace356.yw
SBY 18:18:16 [stride_detector_cover] engine_0: ##   0:06:10  Checking cover reachability in step 0..
SBY 18:18:17 [stride_detector_cover] engine_0.trace186: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:17 [stride_detector_cover] engine_0.trace186: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:17 [stride_detector_cover] engine_0.trace186: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:17 [stride_detector_cover] engine_0.trace186: This license was issued to John P Wickerson.
SBY 18:18:17 [stride_detector_cover] engine_0.trace186: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:17 [stride_detector_cover] engine_0: ##   0:06:11  Reached cover statement at stride_values.stride_values_2.stride_2_seen_88 in step 0.
SBY 18:18:17 [stride_detector_cover] engine_0: ##   0:06:11  Writing trace to Verilog testbench: engine_0/trace357_tb.v
SBY 18:18:17 [stride_detector_cover] engine_0: ##   0:06:11  Writing trace to constraints file: engine_0/trace357.smtc
SBY 18:18:17 [stride_detector_cover] engine_0: ##   0:06:11  Writing trace to Yosys witness file: engine_0/trace357.yw
SBY 18:18:17 [stride_detector_cover] engine_0.trace357: Generating simulation trace for witness file: engine_0/trace357.yw
SBY 18:18:17 [stride_detector_cover] engine_0: ##   0:06:11  Checking cover reachability in step 0..
SBY 18:18:18 [stride_detector_cover] engine_0: ##   0:06:12  Reached cover statement at stride_values.stride_values_2.stride_2_seen_856 in step 0.
SBY 18:18:18 [stride_detector_cover] engine_0: ##   0:06:12  Writing trace to Verilog testbench: engine_0/trace358_tb.v
SBY 18:18:18 [stride_detector_cover] engine_0: ##   0:06:12  Writing trace to constraints file: engine_0/trace358.smtc
SBY 18:18:18 [stride_detector_cover] engine_0: ##   0:06:12  Writing trace to Yosys witness file: engine_0/trace358.yw
SBY 18:18:18 [stride_detector_cover] engine_0.trace358: Generating simulation trace for witness file: engine_0/trace358.yw
SBY 18:18:18 [stride_detector_cover] engine_0: ##   0:06:12  Checking cover reachability in step 0..
SBY 18:18:18 [stride_detector_cover] engine_0.trace186: finished (returncode=0)
SBY 18:18:18 [stride_detector_cover] engine_0.trace187: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:18 [stride_detector_cover] engine_0.trace187: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:18 [stride_detector_cover] engine_0.trace187: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:18 [stride_detector_cover] engine_0.trace187: This license was issued to John P Wickerson.
SBY 18:18:19 [stride_detector_cover] engine_0.trace187: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:19 [stride_detector_cover] engine_0.trace193: starting process "cd stride_detector_cover/engine_0; yosys -ql trace193.log trace193.ys"
SBY 18:18:19 [stride_detector_cover] engine_0: ##   0:06:12  Reached cover statement at stride_values.stride_values_2.stride_2_seen_824 in step 0.
SBY 18:18:19 [stride_detector_cover] engine_0: ##   0:06:12  Writing trace to Verilog testbench: engine_0/trace359_tb.v
SBY 18:18:19 [stride_detector_cover] engine_0: ##   0:06:13  Writing trace to constraints file: engine_0/trace359.smtc
SBY 18:18:19 [stride_detector_cover] engine_0: ##   0:06:13  Writing trace to Yosys witness file: engine_0/trace359.yw
SBY 18:18:19 [stride_detector_cover] engine_0.trace359: Generating simulation trace for witness file: engine_0/trace359.yw
SBY 18:18:19 [stride_detector_cover] engine_0: ##   0:06:13  Checking cover reachability in step 0..
SBY 18:18:19 [stride_detector_cover] engine_0.trace188: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:19 [stride_detector_cover] engine_0.trace188: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:19 [stride_detector_cover] engine_0.trace188: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:19 [stride_detector_cover] engine_0.trace188: This license was issued to John P Wickerson.
SBY 18:18:19 [stride_detector_cover] engine_0.trace188: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:20 [stride_detector_cover] engine_0.trace187: finished (returncode=0)
SBY 18:18:20 [stride_detector_cover] engine_0.trace194: starting process "cd stride_detector_cover/engine_0; yosys -ql trace194.log trace194.ys"
SBY 18:18:20 [stride_detector_cover] engine_0: ##   0:06:14  Reached cover statement at stride_values.stride_values_2.stride_2_seen_792 in step 0.
SBY 18:18:20 [stride_detector_cover] engine_0: ##   0:06:14  Writing trace to Verilog testbench: engine_0/trace360_tb.v
SBY 18:18:20 [stride_detector_cover] engine_0: ##   0:06:14  Writing trace to constraints file: engine_0/trace360.smtc
SBY 18:18:20 [stride_detector_cover] engine_0: ##   0:06:14  Writing trace to Yosys witness file: engine_0/trace360.yw
SBY 18:18:20 [stride_detector_cover] engine_0.trace360: Generating simulation trace for witness file: engine_0/trace360.yw
SBY 18:18:20 [stride_detector_cover] engine_0: ##   0:06:14  Checking cover reachability in step 0..
SBY 18:18:21 [stride_detector_cover] engine_0.trace188: finished (returncode=0)
SBY 18:18:21 [stride_detector_cover] engine_0: ##   0:06:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_760 in step 0.
SBY 18:18:21 [stride_detector_cover] engine_0: ##   0:06:15  Writing trace to Verilog testbench: engine_0/trace361_tb.v
SBY 18:18:21 [stride_detector_cover] engine_0: ##   0:06:15  Writing trace to constraints file: engine_0/trace361.smtc
SBY 18:18:21 [stride_detector_cover] engine_0: ##   0:06:15  Writing trace to Yosys witness file: engine_0/trace361.yw
SBY 18:18:21 [stride_detector_cover] engine_0.trace195: starting process "cd stride_detector_cover/engine_0; yosys -ql trace195.log trace195.ys"
SBY 18:18:21 [stride_detector_cover] engine_0.trace361: Generating simulation trace for witness file: engine_0/trace361.yw
SBY 18:18:21 [stride_detector_cover] engine_0: ##   0:06:15  Checking cover reachability in step 0..
SBY 18:18:21 [stride_detector_cover] engine_0.trace189: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:21 [stride_detector_cover] engine_0.trace189: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:21 [stride_detector_cover] engine_0.trace189: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:22 [stride_detector_cover] engine_0.trace189: This license was issued to John P Wickerson.
SBY 18:18:22 [stride_detector_cover] engine_0.trace189: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:22 [stride_detector_cover] engine_0: ##   0:06:16  Reached cover statement at stride_values.stride_values_2.stride_2_seen_728 in step 0.
SBY 18:18:22 [stride_detector_cover] engine_0: ##   0:06:16  Writing trace to Verilog testbench: engine_0/trace362_tb.v
SBY 18:18:22 [stride_detector_cover] engine_0: ##   0:06:16  Writing trace to constraints file: engine_0/trace362.smtc
SBY 18:18:22 [stride_detector_cover] engine_0: ##   0:06:16  Writing trace to Yosys witness file: engine_0/trace362.yw
SBY 18:18:22 [stride_detector_cover] engine_0.trace362: Generating simulation trace for witness file: engine_0/trace362.yw
SBY 18:18:22 [stride_detector_cover] engine_0: ##   0:06:16  Checking cover reachability in step 0..
SBY 18:18:23 [stride_detector_cover] engine_0: ##   0:06:17  Reached cover statement at stride_values.stride_values_2.stride_2_seen_696 in step 0.
SBY 18:18:23 [stride_detector_cover] engine_0: ##   0:06:17  Writing trace to Verilog testbench: engine_0/trace363_tb.v
SBY 18:18:23 [stride_detector_cover] engine_0: ##   0:06:17  Writing trace to constraints file: engine_0/trace363.smtc
SBY 18:18:23 [stride_detector_cover] engine_0.trace189: finished (returncode=0)
SBY 18:18:23 [stride_detector_cover] engine_0: ##   0:06:17  Writing trace to Yosys witness file: engine_0/trace363.yw
SBY 18:18:23 [stride_detector_cover] engine_0.trace363: Generating simulation trace for witness file: engine_0/trace363.yw
SBY 18:18:23 [stride_detector_cover] engine_0: ##   0:06:17  Checking cover reachability in step 0..
SBY 18:18:23 [stride_detector_cover] engine_0.trace190: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:23 [stride_detector_cover] engine_0.trace190: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:23 [stride_detector_cover] engine_0.trace190: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:23 [stride_detector_cover] engine_0.trace190: This license was issued to John P Wickerson.
SBY 18:18:23 [stride_detector_cover] engine_0.trace190: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:23 [stride_detector_cover] engine_0.trace196: starting process "cd stride_detector_cover/engine_0; yosys -ql trace196.log trace196.ys"
SBY 18:18:24 [stride_detector_cover] engine_0: ##   0:06:17  Reached cover statement at stride_values.stride_values_2.stride_2_seen_664 in step 0.
SBY 18:18:24 [stride_detector_cover] engine_0: ##   0:06:17  Writing trace to Verilog testbench: engine_0/trace364_tb.v
SBY 18:18:24 [stride_detector_cover] engine_0: ##   0:06:18  Writing trace to constraints file: engine_0/trace364.smtc
SBY 18:18:24 [stride_detector_cover] engine_0: ##   0:06:18  Writing trace to Yosys witness file: engine_0/trace364.yw
SBY 18:18:24 [stride_detector_cover] engine_0.trace364: Generating simulation trace for witness file: engine_0/trace364.yw
SBY 18:18:24 [stride_detector_cover] engine_0: ##   0:06:18  Checking cover reachability in step 0..
SBY 18:18:24 [stride_detector_cover] engine_0.trace190: finished (returncode=0)
SBY 18:18:24 [stride_detector_cover] engine_0.trace197: starting process "cd stride_detector_cover/engine_0; yosys -ql trace197.log trace197.ys"
SBY 18:18:25 [stride_detector_cover] engine_0: ##   0:06:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_632 in step 0.
SBY 18:18:25 [stride_detector_cover] engine_0: ##   0:06:19  Writing trace to Verilog testbench: engine_0/trace365_tb.v
SBY 18:18:25 [stride_detector_cover] engine_0: ##   0:06:19  Writing trace to constraints file: engine_0/trace365.smtc
SBY 18:18:25 [stride_detector_cover] engine_0.trace191: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:25 [stride_detector_cover] engine_0.trace191: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:25 [stride_detector_cover] engine_0.trace191: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:25 [stride_detector_cover] engine_0.trace191: This license was issued to John P Wickerson.
SBY 18:18:25 [stride_detector_cover] engine_0.trace191: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:25 [stride_detector_cover] engine_0: ##   0:06:19  Writing trace to Yosys witness file: engine_0/trace365.yw
SBY 18:18:25 [stride_detector_cover] engine_0.trace365: Generating simulation trace for witness file: engine_0/trace365.yw
SBY 18:18:25 [stride_detector_cover] engine_0: ##   0:06:19  Checking cover reachability in step 0..
SBY 18:18:25 [stride_detector_cover] engine_0.trace192: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:25 [stride_detector_cover] engine_0.trace192: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:25 [stride_detector_cover] engine_0.trace192: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:25 [stride_detector_cover] engine_0.trace192: This license was issued to John P Wickerson.
SBY 18:18:26 [stride_detector_cover] engine_0.trace192: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:26 [stride_detector_cover] engine_0: ##   0:06:20  Reached cover statement at stride_values.stride_values_2.stride_2_seen_600 in step 0.
SBY 18:18:26 [stride_detector_cover] engine_0: ##   0:06:20  Writing trace to Verilog testbench: engine_0/trace366_tb.v
SBY 18:18:26 [stride_detector_cover] engine_0: ##   0:06:20  Writing trace to constraints file: engine_0/trace366.smtc
SBY 18:18:26 [stride_detector_cover] engine_0: ##   0:06:20  Writing trace to Yosys witness file: engine_0/trace366.yw
SBY 18:18:26 [stride_detector_cover] engine_0.trace366: Generating simulation trace for witness file: engine_0/trace366.yw
SBY 18:18:26 [stride_detector_cover] engine_0: ##   0:06:20  Checking cover reachability in step 0..
SBY 18:18:27 [stride_detector_cover] engine_0.trace191: finished (returncode=0)
SBY 18:18:27 [stride_detector_cover] engine_0.trace192: finished (returncode=0)
SBY 18:18:27 [stride_detector_cover] engine_0.trace198: starting process "cd stride_detector_cover/engine_0; yosys -ql trace198.log trace198.ys"
SBY 18:18:27 [stride_detector_cover] engine_0.trace199: starting process "cd stride_detector_cover/engine_0; yosys -ql trace199.log trace199.ys"
SBY 18:18:27 [stride_detector_cover] engine_0: ##   0:06:21  Reached cover statement at stride_values.stride_values_2.stride_2_seen_568 in step 0.
SBY 18:18:27 [stride_detector_cover] engine_0: ##   0:06:21  Writing trace to Verilog testbench: engine_0/trace367_tb.v
SBY 18:18:27 [stride_detector_cover] engine_0: ##   0:06:21  Writing trace to constraints file: engine_0/trace367.smtc
SBY 18:18:27 [stride_detector_cover] engine_0: ##   0:06:21  Writing trace to Yosys witness file: engine_0/trace367.yw
SBY 18:18:28 [stride_detector_cover] engine_0.trace367: Generating simulation trace for witness file: engine_0/trace367.yw
SBY 18:18:28 [stride_detector_cover] engine_0: ##   0:06:22  Checking cover reachability in step 0..
SBY 18:18:28 [stride_detector_cover] engine_0.trace193: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:28 [stride_detector_cover] engine_0.trace193: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:28 [stride_detector_cover] engine_0.trace193: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:28 [stride_detector_cover] engine_0.trace193: This license was issued to John P Wickerson.
SBY 18:18:28 [stride_detector_cover] engine_0.trace193: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:28 [stride_detector_cover] engine_0: ##   0:06:22  Reached cover statement at stride_values.stride_values_2.stride_2_seen_56 in step 0.
SBY 18:18:28 [stride_detector_cover] engine_0: ##   0:06:22  Writing trace to Verilog testbench: engine_0/trace368_tb.v
SBY 18:18:28 [stride_detector_cover] engine_0: ##   0:06:22  Writing trace to constraints file: engine_0/trace368.smtc
SBY 18:18:28 [stride_detector_cover] engine_0: ##   0:06:22  Writing trace to Yosys witness file: engine_0/trace368.yw
SBY 18:18:29 [stride_detector_cover] engine_0.trace368: Generating simulation trace for witness file: engine_0/trace368.yw
SBY 18:18:29 [stride_detector_cover] engine_0: ##   0:06:22  Checking cover reachability in step 0..
SBY 18:18:29 [stride_detector_cover] engine_0.trace194: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:29 [stride_detector_cover] engine_0.trace194: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:29 [stride_detector_cover] engine_0.trace194: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:29 [stride_detector_cover] engine_0.trace194: This license was issued to John P Wickerson.
SBY 18:18:29 [stride_detector_cover] engine_0.trace194: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:29 [stride_detector_cover] engine_0: ##   0:06:23  Reached cover statement at stride_values.stride_values_2.stride_2_seen_536 in step 0.
SBY 18:18:29 [stride_detector_cover] engine_0: ##   0:06:23  Writing trace to Verilog testbench: engine_0/trace369_tb.v
SBY 18:18:29 [stride_detector_cover] engine_0: ##   0:06:23  Writing trace to constraints file: engine_0/trace369.smtc
SBY 18:18:29 [stride_detector_cover] engine_0: ##   0:06:23  Writing trace to Yosys witness file: engine_0/trace369.yw
SBY 18:18:29 [stride_detector_cover] engine_0.trace193: finished (returncode=0)
SBY 18:18:30 [stride_detector_cover] engine_0.trace369: Generating simulation trace for witness file: engine_0/trace369.yw
SBY 18:18:30 [stride_detector_cover] engine_0: ##   0:06:23  Checking cover reachability in step 0..
SBY 18:18:30 [stride_detector_cover] engine_0.trace200: starting process "cd stride_detector_cover/engine_0; yosys -ql trace200.log trace200.ys"
SBY 18:18:30 [stride_detector_cover] engine_0.trace195: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:30 [stride_detector_cover] engine_0.trace195: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:30 [stride_detector_cover] engine_0.trace195: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:30 [stride_detector_cover] engine_0.trace195: This license was issued to John P Wickerson.
SBY 18:18:30 [stride_detector_cover] engine_0.trace195: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:31 [stride_detector_cover] engine_0: ##   0:06:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_504 in step 0.
SBY 18:18:31 [stride_detector_cover] engine_0: ##   0:06:24  Writing trace to Verilog testbench: engine_0/trace370_tb.v
SBY 18:18:31 [stride_detector_cover] engine_0: ##   0:06:25  Writing trace to constraints file: engine_0/trace370.smtc
SBY 18:18:31 [stride_detector_cover] engine_0.trace194: finished (returncode=0)
SBY 18:18:31 [stride_detector_cover] engine_0: ##   0:06:25  Writing trace to Yosys witness file: engine_0/trace370.yw
SBY 18:18:31 [stride_detector_cover] engine_0.trace370: Generating simulation trace for witness file: engine_0/trace370.yw
SBY 18:18:31 [stride_detector_cover] engine_0: ##   0:06:25  Checking cover reachability in step 0..
SBY 18:18:31 [stride_detector_cover] engine_0.trace201: starting process "cd stride_detector_cover/engine_0; yosys -ql trace201.log trace201.ys"
SBY 18:18:31 [stride_detector_cover] engine_0: ##   0:06:25  Reached cover statement at stride_values.stride_values_2.stride_2_seen_472 in step 0.
SBY 18:18:31 [stride_detector_cover] engine_0: ##   0:06:25  Writing trace to Verilog testbench: engine_0/trace371_tb.v
SBY 18:18:32 [stride_detector_cover] engine_0: ##   0:06:25  Writing trace to constraints file: engine_0/trace371.smtc
SBY 18:18:32 [stride_detector_cover] engine_0: ##   0:06:26  Writing trace to Yosys witness file: engine_0/trace371.yw
SBY 18:18:32 [stride_detector_cover] engine_0.trace195: finished (returncode=0)
SBY 18:18:32 [stride_detector_cover] engine_0.trace371: Generating simulation trace for witness file: engine_0/trace371.yw
SBY 18:18:32 [stride_detector_cover] engine_0: ##   0:06:26  Checking cover reachability in step 0..
SBY 18:18:32 [stride_detector_cover] engine_0.trace202: starting process "cd stride_detector_cover/engine_0; yosys -ql trace202.log trace202.ys"
SBY 18:18:33 [stride_detector_cover] engine_0: ##   0:06:27  Reached cover statement at stride_values.stride_values_2.stride_2_seen_440 in step 0.
SBY 18:18:33 [stride_detector_cover] engine_0: ##   0:06:27  Writing trace to Verilog testbench: engine_0/trace372_tb.v
SBY 18:18:33 [stride_detector_cover] engine_0: ##   0:06:27  Writing trace to constraints file: engine_0/trace372.smtc
SBY 18:18:33 [stride_detector_cover] engine_0: ##   0:06:27  Writing trace to Yosys witness file: engine_0/trace372.yw
SBY 18:18:33 [stride_detector_cover] engine_0.trace372: Generating simulation trace for witness file: engine_0/trace372.yw
SBY 18:18:33 [stride_detector_cover] engine_0: ##   0:06:27  Checking cover reachability in step 0..
SBY 18:18:33 [stride_detector_cover] engine_0.trace196: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:33 [stride_detector_cover] engine_0.trace196: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:33 [stride_detector_cover] engine_0.trace196: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:33 [stride_detector_cover] engine_0.trace196: This license was issued to John P Wickerson.
SBY 18:18:33 [stride_detector_cover] engine_0.trace196: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:34 [stride_detector_cover] engine_0.trace197: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:34 [stride_detector_cover] engine_0.trace197: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:34 [stride_detector_cover] engine_0.trace197: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:34 [stride_detector_cover] engine_0.trace197: This license was issued to John P Wickerson.
SBY 18:18:34 [stride_detector_cover] engine_0.trace197: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:34 [stride_detector_cover] engine_0: ##   0:06:28  Reached cover statement at stride_values.stride_values_2.stride_2_seen_408 in step 0.
SBY 18:18:34 [stride_detector_cover] engine_0: ##   0:06:28  Writing trace to Verilog testbench: engine_0/trace373_tb.v
SBY 18:18:34 [stride_detector_cover] engine_0: ##   0:06:28  Writing trace to constraints file: engine_0/trace373.smtc
SBY 18:18:34 [stride_detector_cover] engine_0: ##   0:06:28  Writing trace to Yosys witness file: engine_0/trace373.yw
SBY 18:18:35 [stride_detector_cover] engine_0.trace373: Generating simulation trace for witness file: engine_0/trace373.yw
SBY 18:18:35 [stride_detector_cover] engine_0: ##   0:06:29  Checking cover reachability in step 0..
SBY 18:18:35 [stride_detector_cover] engine_0.trace196: finished (returncode=0)
SBY 18:18:35 [stride_detector_cover] engine_0.trace203: starting process "cd stride_detector_cover/engine_0; yosys -ql trace203.log trace203.ys"
SBY 18:18:35 [stride_detector_cover] engine_0: ##   0:06:29  Reached cover statement at stride_values.stride_values_2.stride_2_seen_376 in step 0.
SBY 18:18:36 [stride_detector_cover] engine_0: ##   0:06:29  Writing trace to Verilog testbench: engine_0/trace374_tb.v
SBY 18:18:36 [stride_detector_cover] engine_0: ##   0:06:29  Writing trace to constraints file: engine_0/trace374.smtc
SBY 18:18:36 [stride_detector_cover] engine_0.trace197: finished (returncode=0)
SBY 18:18:36 [stride_detector_cover] engine_0: ##   0:06:30  Writing trace to Yosys witness file: engine_0/trace374.yw
SBY 18:18:36 [stride_detector_cover] engine_0.trace374: Generating simulation trace for witness file: engine_0/trace374.yw
SBY 18:18:36 [stride_detector_cover] engine_0: ##   0:06:30  Checking cover reachability in step 0..
SBY 18:18:36 [stride_detector_cover] engine_0.trace204: starting process "cd stride_detector_cover/engine_0; yosys -ql trace204.log trace204.ys"
SBY 18:18:37 [stride_detector_cover] engine_0.trace198: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:37 [stride_detector_cover] engine_0.trace198: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:37 [stride_detector_cover] engine_0.trace198: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:37 [stride_detector_cover] engine_0.trace198: This license was issued to John P Wickerson.
SBY 18:18:37 [stride_detector_cover] engine_0.trace198: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:37 [stride_detector_cover] engine_0.trace199: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:37 [stride_detector_cover] engine_0.trace199: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:37 [stride_detector_cover] engine_0.trace199: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:37 [stride_detector_cover] engine_0.trace199: This license was issued to John P Wickerson.
SBY 18:18:37 [stride_detector_cover] engine_0.trace199: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:37 [stride_detector_cover] engine_0: ##   0:06:31  Reached cover statement at stride_values.stride_values_2.stride_2_seen_344 in step 0.
SBY 18:18:37 [stride_detector_cover] engine_0: ##   0:06:31  Writing trace to Verilog testbench: engine_0/trace375_tb.v
SBY 18:18:37 [stride_detector_cover] engine_0: ##   0:06:31  Writing trace to constraints file: engine_0/trace375.smtc
SBY 18:18:37 [stride_detector_cover] engine_0: ##   0:06:31  Writing trace to Yosys witness file: engine_0/trace375.yw
SBY 18:18:37 [stride_detector_cover] engine_0.trace375: Generating simulation trace for witness file: engine_0/trace375.yw
SBY 18:18:37 [stride_detector_cover] engine_0: ##   0:06:31  Checking cover reachability in step 0..
SBY 18:18:38 [stride_detector_cover] engine_0: ##   0:06:32  Reached cover statement at stride_values.stride_values_2.stride_2_seen_312 in step 0.
SBY 18:18:38 [stride_detector_cover] engine_0: ##   0:06:32  Writing trace to Verilog testbench: engine_0/trace376_tb.v
SBY 18:18:38 [stride_detector_cover] engine_0: ##   0:06:32  Writing trace to constraints file: engine_0/trace376.smtc
SBY 18:18:38 [stride_detector_cover] engine_0.trace198: finished (returncode=0)
SBY 18:18:38 [stride_detector_cover] engine_0: ##   0:06:32  Writing trace to Yosys witness file: engine_0/trace376.yw
SBY 18:18:38 [stride_detector_cover] engine_0.trace376: Generating simulation trace for witness file: engine_0/trace376.yw
SBY 18:18:38 [stride_detector_cover] engine_0: ##   0:06:32  Checking cover reachability in step 0..
SBY 18:18:38 [stride_detector_cover] engine_0.trace199: finished (returncode=0)
SBY 18:18:38 [stride_detector_cover] engine_0.trace205: starting process "cd stride_detector_cover/engine_0; yosys -ql trace205.log trace205.ys"
SBY 18:18:39 [stride_detector_cover] engine_0: ##   0:06:32  Reached cover statement at stride_values.stride_values_2.stride_2_seen_280 in step 0.
SBY 18:18:39 [stride_detector_cover] engine_0: ##   0:06:32  Writing trace to Verilog testbench: engine_0/trace377_tb.v
SBY 18:18:39 [stride_detector_cover] engine_0: ##   0:06:33  Writing trace to constraints file: engine_0/trace377.smtc
SBY 18:18:39 [stride_detector_cover] engine_0.trace206: starting process "cd stride_detector_cover/engine_0; yosys -ql trace206.log trace206.ys"
SBY 18:18:39 [stride_detector_cover] engine_0: ##   0:06:33  Writing trace to Yosys witness file: engine_0/trace377.yw
SBY 18:18:39 [stride_detector_cover] engine_0.trace377: Generating simulation trace for witness file: engine_0/trace377.yw
SBY 18:18:39 [stride_detector_cover] engine_0: ##   0:06:33  Checking cover reachability in step 0..
SBY 18:18:39 [stride_detector_cover] engine_0.trace200: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:39 [stride_detector_cover] engine_0.trace200: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:39 [stride_detector_cover] engine_0.trace200: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:39 [stride_detector_cover] engine_0.trace200: This license was issued to John P Wickerson.
SBY 18:18:39 [stride_detector_cover] engine_0.trace200: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:40 [stride_detector_cover] engine_0: ##   0:06:33  Reached cover statement at stride_values.stride_values_2.stride_2_seen_248 in step 0.
SBY 18:18:40 [stride_detector_cover] engine_0: ##   0:06:33  Writing trace to Verilog testbench: engine_0/trace378_tb.v
SBY 18:18:40 [stride_detector_cover] engine_0: ##   0:06:34  Writing trace to constraints file: engine_0/trace378.smtc
SBY 18:18:40 [stride_detector_cover] engine_0: ##   0:06:34  Writing trace to Yosys witness file: engine_0/trace378.yw
SBY 18:18:40 [stride_detector_cover] engine_0.trace378: Generating simulation trace for witness file: engine_0/trace378.yw
SBY 18:18:40 [stride_detector_cover] engine_0: ##   0:06:34  Checking cover reachability in step 0..
SBY 18:18:41 [stride_detector_cover] engine_0: ##   0:06:34  Reached cover statement at stride_values.stride_values_2.stride_2_seen_24 in step 0.
SBY 18:18:41 [stride_detector_cover] engine_0: ##   0:06:34  Writing trace to Verilog testbench: engine_0/trace379_tb.v
SBY 18:18:41 [stride_detector_cover] engine_0: ##   0:06:34  Writing trace to constraints file: engine_0/trace379.smtc
SBY 18:18:41 [stride_detector_cover] engine_0.trace200: finished (returncode=0)
SBY 18:18:41 [stride_detector_cover] engine_0: ##   0:06:35  Writing trace to Yosys witness file: engine_0/trace379.yw
SBY 18:18:41 [stride_detector_cover] engine_0.trace379: Generating simulation trace for witness file: engine_0/trace379.yw
SBY 18:18:41 [stride_detector_cover] engine_0: ##   0:06:35  Checking cover reachability in step 0..
SBY 18:18:41 [stride_detector_cover] engine_0.trace201: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:41 [stride_detector_cover] engine_0.trace201: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:41 [stride_detector_cover] engine_0.trace201: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:41 [stride_detector_cover] engine_0.trace201: This license was issued to John P Wickerson.
SBY 18:18:41 [stride_detector_cover] engine_0.trace201: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:41 [stride_detector_cover] engine_0.trace207: starting process "cd stride_detector_cover/engine_0; yosys -ql trace207.log trace207.ys"
SBY 18:18:41 [stride_detector_cover] engine_0.trace202: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:41 [stride_detector_cover] engine_0.trace202: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:41 [stride_detector_cover] engine_0.trace202: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:41 [stride_detector_cover] engine_0.trace202: This license was issued to John P Wickerson.
SBY 18:18:41 [stride_detector_cover] engine_0.trace202: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:42 [stride_detector_cover] engine_0: ##   0:06:35  Reached cover statement at stride_values.stride_values_2.stride_2_seen_216 in step 0.
SBY 18:18:42 [stride_detector_cover] engine_0: ##   0:06:35  Writing trace to Verilog testbench: engine_0/trace380_tb.v
SBY 18:18:42 [stride_detector_cover] engine_0: ##   0:06:35  Writing trace to constraints file: engine_0/trace380.smtc
SBY 18:18:42 [stride_detector_cover] engine_0: ##   0:06:36  Writing trace to Yosys witness file: engine_0/trace380.yw
SBY 18:18:42 [stride_detector_cover] engine_0.trace380: Generating simulation trace for witness file: engine_0/trace380.yw
SBY 18:18:42 [stride_detector_cover] engine_0: ##   0:06:36  Checking cover reachability in step 0..
SBY 18:18:42 [stride_detector_cover] engine_0.trace201: finished (returncode=0)
SBY 18:18:42 [stride_detector_cover] engine_0.trace208: starting process "cd stride_detector_cover/engine_0; yosys -ql trace208.log trace208.ys"
SBY 18:18:43 [stride_detector_cover] engine_0: ##   0:06:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_184 in step 0.
SBY 18:18:43 [stride_detector_cover] engine_0: ##   0:06:37  Writing trace to Verilog testbench: engine_0/trace381_tb.v
SBY 18:18:43 [stride_detector_cover] engine_0: ##   0:06:37  Writing trace to constraints file: engine_0/trace381.smtc
SBY 18:18:43 [stride_detector_cover] engine_0.trace202: finished (returncode=0)
SBY 18:18:43 [stride_detector_cover] engine_0: ##   0:06:37  Writing trace to Yosys witness file: engine_0/trace381.yw
SBY 18:18:43 [stride_detector_cover] engine_0.trace381: Generating simulation trace for witness file: engine_0/trace381.yw
SBY 18:18:43 [stride_detector_cover] engine_0: ##   0:06:37  Checking cover reachability in step 0..
SBY 18:18:43 [stride_detector_cover] engine_0.trace209: starting process "cd stride_detector_cover/engine_0; yosys -ql trace209.log trace209.ys"
SBY 18:18:44 [stride_detector_cover] engine_0: ##   0:06:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_152 in step 0.
SBY 18:18:44 [stride_detector_cover] engine_0: ##   0:06:38  Writing trace to Verilog testbench: engine_0/trace382_tb.v
SBY 18:18:44 [stride_detector_cover] engine_0: ##   0:06:38  Writing trace to constraints file: engine_0/trace382.smtc
SBY 18:18:44 [stride_detector_cover] engine_0: ##   0:06:38  Writing trace to Yosys witness file: engine_0/trace382.yw
SBY 18:18:44 [stride_detector_cover] engine_0.trace382: Generating simulation trace for witness file: engine_0/trace382.yw
SBY 18:18:44 [stride_detector_cover] engine_0: ##   0:06:38  Checking cover reachability in step 0..
SBY 18:18:44 [stride_detector_cover] engine_0.trace203: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:44 [stride_detector_cover] engine_0.trace203: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:44 [stride_detector_cover] engine_0.trace203: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:44 [stride_detector_cover] engine_0.trace203: This license was issued to John P Wickerson.
SBY 18:18:45 [stride_detector_cover] engine_0.trace203: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:45 [stride_detector_cover] engine_0: ##   0:06:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_120 in step 0.
SBY 18:18:45 [stride_detector_cover] engine_0: ##   0:06:39  Writing trace to Verilog testbench: engine_0/trace383_tb.v
SBY 18:18:45 [stride_detector_cover] engine_0: ##   0:06:39  Writing trace to constraints file: engine_0/trace383.smtc
SBY 18:18:45 [stride_detector_cover] engine_0: ##   0:06:39  Writing trace to Yosys witness file: engine_0/trace383.yw
SBY 18:18:45 [stride_detector_cover] engine_0.trace204: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:45 [stride_detector_cover] engine_0.trace204: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:45 [stride_detector_cover] engine_0.trace204: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:45 [stride_detector_cover] engine_0.trace204: This license was issued to John P Wickerson.
SBY 18:18:45 [stride_detector_cover] engine_0.trace204: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:45 [stride_detector_cover] engine_0.trace383: Generating simulation trace for witness file: engine_0/trace383.yw
SBY 18:18:45 [stride_detector_cover] engine_0: ##   0:06:39  Checking cover reachability in step 0..
SBY 18:18:46 [stride_detector_cover] engine_0: ##   0:06:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1016 in step 0.
SBY 18:18:46 [stride_detector_cover] engine_0: ##   0:06:40  Writing trace to Verilog testbench: engine_0/trace384_tb.v
SBY 18:18:46 [stride_detector_cover] engine_0: ##   0:06:40  Writing trace to constraints file: engine_0/trace384.smtc
SBY 18:18:46 [stride_detector_cover] engine_0.trace203: finished (returncode=0)
SBY 18:18:46 [stride_detector_cover] engine_0: ##   0:06:40  Writing trace to Yosys witness file: engine_0/trace384.yw
SBY 18:18:46 [stride_detector_cover] engine_0.trace384: Generating simulation trace for witness file: engine_0/trace384.yw
SBY 18:18:46 [stride_detector_cover] engine_0: ##   0:06:40  Checking cover reachability in step 0..
SBY 18:18:46 [stride_detector_cover] engine_0.trace210: starting process "cd stride_detector_cover/engine_0; yosys -ql trace210.log trace210.ys"
SBY 18:18:47 [stride_detector_cover] engine_0.trace204: finished (returncode=0)
SBY 18:18:47 [stride_detector_cover] engine_0.trace211: starting process "cd stride_detector_cover/engine_0; yosys -ql trace211.log trace211.ys"
SBY 18:18:47 [stride_detector_cover] engine_0: ##   0:06:41  Reached cover statement at stride_values.stride_values_2.stride_2_seen_980 in step 0.
SBY 18:18:47 [stride_detector_cover] engine_0: ##   0:06:41  Writing trace to Verilog testbench: engine_0/trace385_tb.v
SBY 18:18:47 [stride_detector_cover] engine_0: ##   0:06:41  Writing trace to constraints file: engine_0/trace385.smtc
SBY 18:18:47 [stride_detector_cover] engine_0: ##   0:06:41  Writing trace to Yosys witness file: engine_0/trace385.yw
SBY 18:18:47 [stride_detector_cover] engine_0.trace385: Generating simulation trace for witness file: engine_0/trace385.yw
SBY 18:18:47 [stride_detector_cover] engine_0: ##   0:06:41  Checking cover reachability in step 0..
SBY 18:18:47 [stride_detector_cover] engine_0.trace205: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:48 [stride_detector_cover] engine_0.trace205: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:48 [stride_detector_cover] engine_0.trace205: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:48 [stride_detector_cover] engine_0.trace205: This license was issued to John P Wickerson.
SBY 18:18:48 [stride_detector_cover] engine_0.trace205: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:48 [stride_detector_cover] engine_0: ##   0:06:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_948 in step 0.
SBY 18:18:48 [stride_detector_cover] engine_0: ##   0:06:42  Writing trace to Verilog testbench: engine_0/trace386_tb.v
SBY 18:18:48 [stride_detector_cover] engine_0: ##   0:06:42  Writing trace to constraints file: engine_0/trace386.smtc
SBY 18:18:48 [stride_detector_cover] engine_0: ##   0:06:42  Writing trace to Yosys witness file: engine_0/trace386.yw
SBY 18:18:48 [stride_detector_cover] engine_0.trace206: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:48 [stride_detector_cover] engine_0.trace206: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:48 [stride_detector_cover] engine_0.trace206: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:48 [stride_detector_cover] engine_0.trace206: This license was issued to John P Wickerson.
SBY 18:18:48 [stride_detector_cover] engine_0.trace206: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:48 [stride_detector_cover] engine_0.trace386: Generating simulation trace for witness file: engine_0/trace386.yw
SBY 18:18:48 [stride_detector_cover] engine_0: ##   0:06:42  Checking cover reachability in step 0..
SBY 18:18:49 [stride_detector_cover] engine_0: ##   0:06:43  Reached cover statement at stride_values.stride_values_2.stride_2_seen_916 in step 0.
SBY 18:18:49 [stride_detector_cover] engine_0: ##   0:06:43  Writing trace to Verilog testbench: engine_0/trace387_tb.v
SBY 18:18:49 [stride_detector_cover] engine_0: ##   0:06:43  Writing trace to constraints file: engine_0/trace387.smtc
SBY 18:18:49 [stride_detector_cover] engine_0.trace205: finished (returncode=0)
SBY 18:18:49 [stride_detector_cover] engine_0: ##   0:06:43  Writing trace to Yosys witness file: engine_0/trace387.yw
SBY 18:18:49 [stride_detector_cover] engine_0.trace387: Generating simulation trace for witness file: engine_0/trace387.yw
SBY 18:18:49 [stride_detector_cover] engine_0: ##   0:06:43  Checking cover reachability in step 0..
SBY 18:18:49 [stride_detector_cover] engine_0.trace212: starting process "cd stride_detector_cover/engine_0; yosys -ql trace212.log trace212.ys"
SBY 18:18:49 [stride_detector_cover] engine_0.trace206: finished (returncode=0)
SBY 18:18:50 [stride_detector_cover] engine_0.trace213: starting process "cd stride_detector_cover/engine_0; yosys -ql trace213.log trace213.ys"
SBY 18:18:50 [stride_detector_cover] engine_0: ##   0:06:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_884 in step 0.
SBY 18:18:50 [stride_detector_cover] engine_0: ##   0:06:44  Writing trace to Verilog testbench: engine_0/trace388_tb.v
SBY 18:18:50 [stride_detector_cover] engine_0: ##   0:06:44  Writing trace to constraints file: engine_0/trace388.smtc
SBY 18:18:50 [stride_detector_cover] engine_0: ##   0:06:44  Writing trace to Yosys witness file: engine_0/trace388.yw
SBY 18:18:50 [stride_detector_cover] engine_0.trace207: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:50 [stride_detector_cover] engine_0.trace207: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:50 [stride_detector_cover] engine_0.trace207: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:50 [stride_detector_cover] engine_0.trace207: This license was issued to John P Wickerson.
SBY 18:18:50 [stride_detector_cover] engine_0.trace207: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:50 [stride_detector_cover] engine_0.trace388: Generating simulation trace for witness file: engine_0/trace388.yw
SBY 18:18:50 [stride_detector_cover] engine_0: ##   0:06:44  Checking cover reachability in step 0..
SBY 18:18:51 [stride_detector_cover] engine_0: ##   0:06:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_852 in step 0.
SBY 18:18:51 [stride_detector_cover] engine_0: ##   0:06:45  Writing trace to Verilog testbench: engine_0/trace389_tb.v
SBY 18:18:51 [stride_detector_cover] engine_0: ##   0:06:45  Writing trace to constraints file: engine_0/trace389.smtc
SBY 18:18:51 [stride_detector_cover] engine_0: ##   0:06:45  Writing trace to Yosys witness file: engine_0/trace389.yw
SBY 18:18:51 [stride_detector_cover] engine_0.trace389: Generating simulation trace for witness file: engine_0/trace389.yw
SBY 18:18:51 [stride_detector_cover] engine_0: ##   0:06:45  Checking cover reachability in step 0..
SBY 18:18:51 [stride_detector_cover] engine_0.trace208: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:51 [stride_detector_cover] engine_0.trace208: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:51 [stride_detector_cover] engine_0.trace208: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:51 [stride_detector_cover] engine_0.trace208: This license was issued to John P Wickerson.
SBY 18:18:51 [stride_detector_cover] engine_0.trace208: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:52 [stride_detector_cover] engine_0.trace207: finished (returncode=0)
SBY 18:18:52 [stride_detector_cover] engine_0: ##   0:06:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_84 in step 0.
SBY 18:18:52 [stride_detector_cover] engine_0: ##   0:06:46  Writing trace to Verilog testbench: engine_0/trace390_tb.v
SBY 18:18:52 [stride_detector_cover] engine_0: ##   0:06:46  Writing trace to constraints file: engine_0/trace390.smtc
SBY 18:18:52 [stride_detector_cover] engine_0: ##   0:06:46  Writing trace to Yosys witness file: engine_0/trace390.yw
SBY 18:18:52 [stride_detector_cover] engine_0.trace390: Generating simulation trace for witness file: engine_0/trace390.yw
SBY 18:18:52 [stride_detector_cover] engine_0: ##   0:06:46  Checking cover reachability in step 0..
SBY 18:18:52 [stride_detector_cover] engine_0.trace209: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:52 [stride_detector_cover] engine_0.trace209: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:52 [stride_detector_cover] engine_0.trace209: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:52 [stride_detector_cover] engine_0.trace209: This license was issued to John P Wickerson.
SBY 18:18:52 [stride_detector_cover] engine_0.trace209: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:52 [stride_detector_cover] engine_0.trace214: starting process "cd stride_detector_cover/engine_0; yosys -ql trace214.log trace214.ys"
SBY 18:18:53 [stride_detector_cover] engine_0: ##   0:06:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_820 in step 0.
SBY 18:18:53 [stride_detector_cover] engine_0: ##   0:06:46  Writing trace to Verilog testbench: engine_0/trace391_tb.v
SBY 18:18:53 [stride_detector_cover] engine_0: ##   0:06:46  Writing trace to constraints file: engine_0/trace391.smtc
SBY 18:18:53 [stride_detector_cover] engine_0: ##   0:06:47  Writing trace to Yosys witness file: engine_0/trace391.yw
SBY 18:18:53 [stride_detector_cover] engine_0.trace391: Generating simulation trace for witness file: engine_0/trace391.yw
SBY 18:18:53 [stride_detector_cover] engine_0: ##   0:06:47  Checking cover reachability in step 0..
SBY 18:18:53 [stride_detector_cover] engine_0.trace208: finished (returncode=0)
SBY 18:18:53 [stride_detector_cover] engine_0.trace215: starting process "cd stride_detector_cover/engine_0; yosys -ql trace215.log trace215.ys"
SBY 18:18:53 [stride_detector_cover] engine_0.trace209: finished (returncode=0)
SBY 18:18:54 [stride_detector_cover] engine_0.trace216: starting process "cd stride_detector_cover/engine_0; yosys -ql trace216.log trace216.ys"
SBY 18:18:54 [stride_detector_cover] engine_0: ##   0:06:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_788 in step 0.
SBY 18:18:54 [stride_detector_cover] engine_0: ##   0:06:48  Writing trace to Verilog testbench: engine_0/trace392_tb.v
SBY 18:18:54 [stride_detector_cover] engine_0: ##   0:06:48  Writing trace to constraints file: engine_0/trace392.smtc
SBY 18:18:54 [stride_detector_cover] engine_0: ##   0:06:48  Writing trace to Yosys witness file: engine_0/trace392.yw
SBY 18:18:54 [stride_detector_cover] engine_0.trace392: Generating simulation trace for witness file: engine_0/trace392.yw
SBY 18:18:54 [stride_detector_cover] engine_0: ##   0:06:48  Checking cover reachability in step 0..
SBY 18:18:54 [stride_detector_cover] engine_0: ##   0:06:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_756 in step 0.
SBY 18:18:55 [stride_detector_cover] engine_0: ##   0:06:48  Writing trace to Verilog testbench: engine_0/trace393_tb.v
SBY 18:18:55 [stride_detector_cover] engine_0: ##   0:06:49  Writing trace to constraints file: engine_0/trace393.smtc
SBY 18:18:55 [stride_detector_cover] engine_0: ##   0:06:49  Writing trace to Yosys witness file: engine_0/trace393.yw
SBY 18:18:55 [stride_detector_cover] engine_0.trace393: Generating simulation trace for witness file: engine_0/trace393.yw
SBY 18:18:55 [stride_detector_cover] engine_0: ##   0:06:49  Checking cover reachability in step 0..
SBY 18:18:55 [stride_detector_cover] engine_0.trace210: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:55 [stride_detector_cover] engine_0.trace210: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:55 [stride_detector_cover] engine_0.trace210: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:55 [stride_detector_cover] engine_0.trace210: This license was issued to John P Wickerson.
SBY 18:18:55 [stride_detector_cover] engine_0.trace210: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:56 [stride_detector_cover] engine_0: ##   0:06:49  Reached cover statement at stride_values.stride_values_2.stride_2_seen_724 in step 0.
SBY 18:18:56 [stride_detector_cover] engine_0: ##   0:06:49  Writing trace to Verilog testbench: engine_0/trace394_tb.v
SBY 18:18:56 [stride_detector_cover] engine_0: ##   0:06:50  Writing trace to constraints file: engine_0/trace394.smtc
SBY 18:18:56 [stride_detector_cover] engine_0.trace211: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:56 [stride_detector_cover] engine_0.trace211: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:56 [stride_detector_cover] engine_0.trace211: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:56 [stride_detector_cover] engine_0.trace211: This license was issued to John P Wickerson.
SBY 18:18:56 [stride_detector_cover] engine_0.trace211: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:56 [stride_detector_cover] engine_0: ##   0:06:50  Writing trace to Yosys witness file: engine_0/trace394.yw
SBY 18:18:56 [stride_detector_cover] engine_0.trace394: Generating simulation trace for witness file: engine_0/trace394.yw
SBY 18:18:56 [stride_detector_cover] engine_0: ##   0:06:50  Checking cover reachability in step 0..
SBY 18:18:57 [stride_detector_cover] engine_0: ##   0:06:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_692 in step 0.
SBY 18:18:57 [stride_detector_cover] engine_0: ##   0:06:51  Writing trace to Verilog testbench: engine_0/trace395_tb.v
SBY 18:18:57 [stride_detector_cover] engine_0: ##   0:06:51  Writing trace to constraints file: engine_0/trace395.smtc
SBY 18:18:57 [stride_detector_cover] engine_0.trace210: finished (returncode=0)
SBY 18:18:57 [stride_detector_cover] engine_0: ##   0:06:51  Writing trace to Yosys witness file: engine_0/trace395.yw
SBY 18:18:57 [stride_detector_cover] engine_0.trace395: Generating simulation trace for witness file: engine_0/trace395.yw
SBY 18:18:57 [stride_detector_cover] engine_0: ##   0:06:51  Checking cover reachability in step 0..
SBY 18:18:57 [stride_detector_cover] engine_0.trace217: starting process "cd stride_detector_cover/engine_0; yosys -ql trace217.log trace217.ys"
SBY 18:18:57 [stride_detector_cover] engine_0.trace211: finished (returncode=0)
SBY 18:18:58 [stride_detector_cover] engine_0: ##   0:06:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_660 in step 0.
SBY 18:18:58 [stride_detector_cover] engine_0: ##   0:06:51  Writing trace to Verilog testbench: engine_0/trace396_tb.v
SBY 18:18:58 [stride_detector_cover] engine_0: ##   0:06:52  Writing trace to constraints file: engine_0/trace396.smtc
SBY 18:18:58 [stride_detector_cover] engine_0: ##   0:06:52  Writing trace to Yosys witness file: engine_0/trace396.yw
SBY 18:18:58 [stride_detector_cover] engine_0.trace396: Generating simulation trace for witness file: engine_0/trace396.yw
SBY 18:18:58 [stride_detector_cover] engine_0: ##   0:06:52  Checking cover reachability in step 0..
SBY 18:18:58 [stride_detector_cover] engine_0.trace218: starting process "cd stride_detector_cover/engine_0; yosys -ql trace218.log trace218.ys"
SBY 18:18:58 [stride_detector_cover] engine_0.trace212: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:58 [stride_detector_cover] engine_0.trace212: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:58 [stride_detector_cover] engine_0.trace212: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:58 [stride_detector_cover] engine_0.trace212: This license was issued to John P Wickerson.
SBY 18:18:58 [stride_detector_cover] engine_0.trace212: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:58 [stride_detector_cover] engine_0.trace213: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:18:58 [stride_detector_cover] engine_0.trace213: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:18:58 [stride_detector_cover] engine_0.trace213: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:18:58 [stride_detector_cover] engine_0.trace213: This license was issued to John P Wickerson.
SBY 18:18:59 [stride_detector_cover] engine_0.trace213: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:18:59 [stride_detector_cover] engine_0.trace212: finished (returncode=0)
SBY 18:18:59 [stride_detector_cover] engine_0.trace219: starting process "cd stride_detector_cover/engine_0; yosys -ql trace219.log trace219.ys"
SBY 18:18:59 [stride_detector_cover] engine_0.trace213: finished (returncode=0)
SBY 18:19:00 [stride_detector_cover] engine_0.trace220: starting process "cd stride_detector_cover/engine_0; yosys -ql trace220.log trace220.ys"
SBY 18:19:00 [stride_detector_cover] engine_0: ##   0:06:54  Reached cover statement at stride_values.stride_values_2.stride_2_seen_628 in step 0.
SBY 18:19:00 [stride_detector_cover] engine_0: ##   0:06:54  Writing trace to Verilog testbench: engine_0/trace397_tb.v
SBY 18:19:00 [stride_detector_cover] engine_0: ##   0:06:54  Writing trace to constraints file: engine_0/trace397.smtc
SBY 18:19:00 [stride_detector_cover] engine_0: ##   0:06:54  Writing trace to Yosys witness file: engine_0/trace397.yw
SBY 18:19:00 [stride_detector_cover] engine_0.trace397: Generating simulation trace for witness file: engine_0/trace397.yw
SBY 18:19:00 [stride_detector_cover] engine_0: ##   0:06:54  Checking cover reachability in step 0..
SBY 18:19:01 [stride_detector_cover] engine_0.trace214: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:01 [stride_detector_cover] engine_0.trace214: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:01 [stride_detector_cover] engine_0.trace214: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:01 [stride_detector_cover] engine_0.trace214: This license was issued to John P Wickerson.
SBY 18:19:01 [stride_detector_cover] engine_0.trace214: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:01 [stride_detector_cover] engine_0: ##   0:06:55  Reached cover statement at stride_values.stride_values_2.stride_2_seen_596 in step 0.
SBY 18:19:01 [stride_detector_cover] engine_0: ##   0:06:55  Writing trace to Verilog testbench: engine_0/trace398_tb.v
SBY 18:19:01 [stride_detector_cover] engine_0: ##   0:06:55  Writing trace to constraints file: engine_0/trace398.smtc
SBY 18:19:01 [stride_detector_cover] engine_0: ##   0:06:55  Writing trace to Yosys witness file: engine_0/trace398.yw
SBY 18:19:01 [stride_detector_cover] engine_0.trace398: Generating simulation trace for witness file: engine_0/trace398.yw
SBY 18:19:01 [stride_detector_cover] engine_0: ##   0:06:55  Checking cover reachability in step 0..
SBY 18:19:02 [stride_detector_cover] engine_0.trace215: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:02 [stride_detector_cover] engine_0.trace215: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:02 [stride_detector_cover] engine_0.trace215: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:02 [stride_detector_cover] engine_0.trace215: This license was issued to John P Wickerson.
SBY 18:19:02 [stride_detector_cover] engine_0.trace215: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:02 [stride_detector_cover] engine_0: ##   0:06:56  Reached cover statement at stride_values.stride_values_2.stride_2_seen_564 in step 0.
SBY 18:19:02 [stride_detector_cover] engine_0: ##   0:06:56  Writing trace to Verilog testbench: engine_0/trace399_tb.v
SBY 18:19:02 [stride_detector_cover] engine_0: ##   0:06:56  Writing trace to constraints file: engine_0/trace399.smtc
SBY 18:19:02 [stride_detector_cover] engine_0: ##   0:06:56  Writing trace to Yosys witness file: engine_0/trace399.yw
SBY 18:19:02 [stride_detector_cover] engine_0.trace399: Generating simulation trace for witness file: engine_0/trace399.yw
SBY 18:19:02 [stride_detector_cover] engine_0: ##   0:06:56  Checking cover reachability in step 0..
SBY 18:19:02 [stride_detector_cover] engine_0.trace214: finished (returncode=0)
SBY 18:19:03 [stride_detector_cover] engine_0.trace216: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:03 [stride_detector_cover] engine_0.trace216: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:03 [stride_detector_cover] engine_0.trace216: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:03 [stride_detector_cover] engine_0.trace216: This license was issued to John P Wickerson.
SBY 18:19:03 [stride_detector_cover] engine_0.trace216: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:03 [stride_detector_cover] engine_0.trace221: starting process "cd stride_detector_cover/engine_0; yosys -ql trace221.log trace221.ys"
SBY 18:19:03 [stride_detector_cover] engine_0: ##   0:06:57  Reached cover statement at stride_values.stride_values_2.stride_2_seen_532 in step 0.
SBY 18:19:03 [stride_detector_cover] engine_0: ##   0:06:57  Writing trace to Verilog testbench: engine_0/trace400_tb.v
SBY 18:19:03 [stride_detector_cover] engine_0: ##   0:06:57  Writing trace to constraints file: engine_0/trace400.smtc
SBY 18:19:03 [stride_detector_cover] engine_0: ##   0:06:57  Writing trace to Yosys witness file: engine_0/trace400.yw
SBY 18:19:03 [stride_detector_cover] engine_0.trace215: finished (returncode=0)
SBY 18:19:04 [stride_detector_cover] engine_0.trace400: Generating simulation trace for witness file: engine_0/trace400.yw
SBY 18:19:04 [stride_detector_cover] engine_0: ##   0:06:57  Checking cover reachability in step 0..
SBY 18:19:04 [stride_detector_cover] engine_0.trace216: finished (returncode=0)
SBY 18:19:04 [stride_detector_cover] engine_0.trace222: starting process "cd stride_detector_cover/engine_0; yosys -ql trace222.log trace222.ys"
SBY 18:19:04 [stride_detector_cover] engine_0.trace223: starting process "cd stride_detector_cover/engine_0; yosys -ql trace223.log trace223.ys"
SBY 18:19:05 [stride_detector_cover] engine_0: ##   0:06:58  Reached cover statement at stride_values.stride_values_2.stride_2_seen_52 in step 0.
SBY 18:19:05 [stride_detector_cover] engine_0: ##   0:06:58  Writing trace to Verilog testbench: engine_0/trace401_tb.v
SBY 18:19:05 [stride_detector_cover] engine_0: ##   0:06:59  Writing trace to constraints file: engine_0/trace401.smtc
SBY 18:19:05 [stride_detector_cover] engine_0: ##   0:06:59  Writing trace to Yosys witness file: engine_0/trace401.yw
SBY 18:19:05 [stride_detector_cover] engine_0.trace401: Generating simulation trace for witness file: engine_0/trace401.yw
SBY 18:19:05 [stride_detector_cover] engine_0: ##   0:06:59  Checking cover reachability in step 0..
SBY 18:19:05 [stride_detector_cover] engine_0.trace217: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:05 [stride_detector_cover] engine_0.trace217: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:05 [stride_detector_cover] engine_0.trace217: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:05 [stride_detector_cover] engine_0.trace217: This license was issued to John P Wickerson.
SBY 18:19:05 [stride_detector_cover] engine_0.trace217: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:06 [stride_detector_cover] engine_0: ##   0:06:59  Reached cover statement at stride_values.stride_values_2.stride_2_seen_500 in step 0.
SBY 18:19:06 [stride_detector_cover] engine_0: ##   0:06:59  Writing trace to Verilog testbench: engine_0/trace402_tb.v
SBY 18:19:06 [stride_detector_cover] engine_0: ##   0:06:59  Writing trace to constraints file: engine_0/trace402.smtc
SBY 18:19:06 [stride_detector_cover] engine_0: ##   0:07:00  Writing trace to Yosys witness file: engine_0/trace402.yw
SBY 18:19:06 [stride_detector_cover] engine_0.trace402: Generating simulation trace for witness file: engine_0/trace402.yw
SBY 18:19:06 [stride_detector_cover] engine_0: ##   0:07:00  Checking cover reachability in step 0..
SBY 18:19:07 [stride_detector_cover] engine_0.trace218: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:07 [stride_detector_cover] engine_0.trace218: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:07 [stride_detector_cover] engine_0.trace218: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:07 [stride_detector_cover] engine_0.trace218: This license was issued to John P Wickerson.
SBY 18:19:07 [stride_detector_cover] engine_0.trace218: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:07 [stride_detector_cover] engine_0: ##   0:07:01  Reached cover statement at stride_values.stride_values_2.stride_2_seen_468 in step 0.
SBY 18:19:07 [stride_detector_cover] engine_0: ##   0:07:01  Writing trace to Verilog testbench: engine_0/trace403_tb.v
SBY 18:19:07 [stride_detector_cover] engine_0: ##   0:07:01  Writing trace to constraints file: engine_0/trace403.smtc
SBY 18:19:07 [stride_detector_cover] engine_0.trace217: finished (returncode=0)
SBY 18:19:07 [stride_detector_cover] engine_0: ##   0:07:01  Writing trace to Yosys witness file: engine_0/trace403.yw
SBY 18:19:07 [stride_detector_cover] engine_0.trace403: Generating simulation trace for witness file: engine_0/trace403.yw
SBY 18:19:07 [stride_detector_cover] engine_0: ##   0:07:01  Checking cover reachability in step 0..
SBY 18:19:07 [stride_detector_cover] engine_0.trace224: starting process "cd stride_detector_cover/engine_0; yosys -ql trace224.log trace224.ys"
SBY 18:19:08 [stride_detector_cover] engine_0.trace219: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:08 [stride_detector_cover] engine_0.trace219: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:08 [stride_detector_cover] engine_0.trace219: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:08 [stride_detector_cover] engine_0.trace219: This license was issued to John P Wickerson.
SBY 18:19:08 [stride_detector_cover] engine_0.trace219: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:08 [stride_detector_cover] engine_0.trace218: finished (returncode=0)
SBY 18:19:08 [stride_detector_cover] engine_0: ##   0:07:02  Reached cover statement at stride_values.stride_values_2.stride_2_seen_436 in step 0.
SBY 18:19:08 [stride_detector_cover] engine_0: ##   0:07:02  Writing trace to Verilog testbench: engine_0/trace404_tb.v
SBY 18:19:08 [stride_detector_cover] engine_0: ##   0:07:02  Writing trace to constraints file: engine_0/trace404.smtc
SBY 18:19:08 [stride_detector_cover] engine_0: ##   0:07:02  Writing trace to Yosys witness file: engine_0/trace404.yw
SBY 18:19:08 [stride_detector_cover] engine_0.trace404: Generating simulation trace for witness file: engine_0/trace404.yw
SBY 18:19:09 [stride_detector_cover] engine_0: ##   0:07:02  Checking cover reachability in step 0..
SBY 18:19:09 [stride_detector_cover] engine_0.trace225: starting process "cd stride_detector_cover/engine_0; yosys -ql trace225.log trace225.ys"
SBY 18:19:09 [stride_detector_cover] engine_0.trace220: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:09 [stride_detector_cover] engine_0.trace220: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:09 [stride_detector_cover] engine_0.trace220: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:09 [stride_detector_cover] engine_0.trace220: This license was issued to John P Wickerson.
SBY 18:19:09 [stride_detector_cover] engine_0.trace220: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:09 [stride_detector_cover] engine_0: ##   0:07:03  Reached cover statement at stride_values.stride_values_2.stride_2_seen_404 in step 0.
SBY 18:19:09 [stride_detector_cover] engine_0: ##   0:07:03  Writing trace to Verilog testbench: engine_0/trace405_tb.v
SBY 18:19:09 [stride_detector_cover] engine_0: ##   0:07:03  Writing trace to constraints file: engine_0/trace405.smtc
SBY 18:19:09 [stride_detector_cover] engine_0: ##   0:07:03  Writing trace to Yosys witness file: engine_0/trace405.yw
SBY 18:19:09 [stride_detector_cover] engine_0.trace405: Generating simulation trace for witness file: engine_0/trace405.yw
SBY 18:19:10 [stride_detector_cover] engine_0: ##   0:07:03  Checking cover reachability in step 0..
SBY 18:19:10 [stride_detector_cover] engine_0.trace219: finished (returncode=0)
SBY 18:19:10 [stride_detector_cover] engine_0.trace226: starting process "cd stride_detector_cover/engine_0; yosys -ql trace226.log trace226.ys"
SBY 18:19:10 [stride_detector_cover] engine_0: ##   0:07:04  Reached cover statement at stride_values.stride_values_2.stride_2_seen_372 in step 0.
SBY 18:19:10 [stride_detector_cover] engine_0: ##   0:07:04  Writing trace to Verilog testbench: engine_0/trace406_tb.v
SBY 18:19:10 [stride_detector_cover] engine_0: ##   0:07:04  Writing trace to constraints file: engine_0/trace406.smtc
SBY 18:19:10 [stride_detector_cover] engine_0: ##   0:07:04  Writing trace to Yosys witness file: engine_0/trace406.yw
SBY 18:19:10 [stride_detector_cover] engine_0.trace220: finished (returncode=0)
SBY 18:19:10 [stride_detector_cover] engine_0.trace406: Generating simulation trace for witness file: engine_0/trace406.yw
SBY 18:19:11 [stride_detector_cover] engine_0: ##   0:07:04  Checking cover reachability in step 0..
SBY 18:19:11 [stride_detector_cover] engine_0.trace227: starting process "cd stride_detector_cover/engine_0; yosys -ql trace227.log trace227.ys"
SBY 18:19:11 [stride_detector_cover] engine_0: ##   0:07:05  Reached cover statement at stride_values.stride_values_2.stride_2_seen_340 in step 0.
SBY 18:19:11 [stride_detector_cover] engine_0: ##   0:07:05  Writing trace to Verilog testbench: engine_0/trace407_tb.v
SBY 18:19:11 [stride_detector_cover] engine_0: ##   0:07:05  Writing trace to constraints file: engine_0/trace407.smtc
SBY 18:19:11 [stride_detector_cover] engine_0: ##   0:07:05  Writing trace to Yosys witness file: engine_0/trace407.yw
SBY 18:19:11 [stride_detector_cover] engine_0.trace407: Generating simulation trace for witness file: engine_0/trace407.yw
SBY 18:19:12 [stride_detector_cover] engine_0: ##   0:07:05  Checking cover reachability in step 0..
SBY 18:19:12 [stride_detector_cover] engine_0.trace221: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:12 [stride_detector_cover] engine_0.trace221: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:12 [stride_detector_cover] engine_0.trace221: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:12 [stride_detector_cover] engine_0.trace221: This license was issued to John P Wickerson.
SBY 18:19:12 [stride_detector_cover] engine_0.trace221: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:12 [stride_detector_cover] engine_0: ##   0:07:06  Reached cover statement at stride_values.stride_values_2.stride_2_seen_308 in step 0.
SBY 18:19:12 [stride_detector_cover] engine_0: ##   0:07:06  Writing trace to Verilog testbench: engine_0/trace408_tb.v
SBY 18:19:12 [stride_detector_cover] engine_0: ##   0:07:06  Writing trace to constraints file: engine_0/trace408.smtc
SBY 18:19:12 [stride_detector_cover] engine_0.trace222: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:12 [stride_detector_cover] engine_0.trace222: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:12 [stride_detector_cover] engine_0.trace222: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:12 [stride_detector_cover] engine_0.trace222: This license was issued to John P Wickerson.
SBY 18:19:13 [stride_detector_cover] engine_0.trace222: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:13 [stride_detector_cover] engine_0.trace223: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:13 [stride_detector_cover] engine_0.trace223: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:13 [stride_detector_cover] engine_0.trace223: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:13 [stride_detector_cover] engine_0.trace223: This license was issued to John P Wickerson.
SBY 18:19:13 [stride_detector_cover] engine_0.trace223: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:13 [stride_detector_cover] engine_0: ##   0:07:06  Writing trace to Yosys witness file: engine_0/trace408.yw
SBY 18:19:13 [stride_detector_cover] engine_0.trace408: Generating simulation trace for witness file: engine_0/trace408.yw
SBY 18:19:13 [stride_detector_cover] engine_0: ##   0:07:07  Checking cover reachability in step 0..
SBY 18:19:13 [stride_detector_cover] engine_0.trace221: finished (returncode=0)
SBY 18:19:13 [stride_detector_cover] engine_0: ##   0:07:07  Reached cover statement at stride_values.stride_values_2.stride_2_seen_276 in step 0.
SBY 18:19:13 [stride_detector_cover] engine_0: ##   0:07:07  Writing trace to Verilog testbench: engine_0/trace409_tb.v
SBY 18:19:13 [stride_detector_cover] engine_0: ##   0:07:07  Writing trace to constraints file: engine_0/trace409.smtc
SBY 18:19:13 [stride_detector_cover] engine_0: ##   0:07:07  Writing trace to Yosys witness file: engine_0/trace409.yw
SBY 18:19:13 [stride_detector_cover] engine_0.trace409: Generating simulation trace for witness file: engine_0/trace409.yw
SBY 18:19:14 [stride_detector_cover] engine_0: ##   0:07:07  Checking cover reachability in step 0..
SBY 18:19:14 [stride_detector_cover] engine_0.trace228: starting process "cd stride_detector_cover/engine_0; yosys -ql trace228.log trace228.ys"
SBY 18:19:14 [stride_detector_cover] engine_0: ##   0:07:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_244 in step 0.
SBY 18:19:14 [stride_detector_cover] engine_0: ##   0:07:08  Writing trace to Verilog testbench: engine_0/trace410_tb.v
SBY 18:19:14 [stride_detector_cover] engine_0: ##   0:07:08  Writing trace to constraints file: engine_0/trace410.smtc
SBY 18:19:14 [stride_detector_cover] engine_0.trace222: finished (returncode=0)
SBY 18:19:14 [stride_detector_cover] engine_0: ##   0:07:08  Writing trace to Yosys witness file: engine_0/trace410.yw
SBY 18:19:14 [stride_detector_cover] engine_0.trace410: Generating simulation trace for witness file: engine_0/trace410.yw
SBY 18:19:14 [stride_detector_cover] engine_0: ##   0:07:08  Checking cover reachability in step 0..
SBY 18:19:14 [stride_detector_cover] engine_0.trace223: finished (returncode=0)
SBY 18:19:15 [stride_detector_cover] engine_0.trace229: starting process "cd stride_detector_cover/engine_0; yosys -ql trace229.log trace229.ys"
SBY 18:19:15 [stride_detector_cover] engine_0: ##   0:07:09  Reached cover statement at stride_values.stride_values_2.stride_2_seen_212 in step 0.
SBY 18:19:15 [stride_detector_cover] engine_0: ##   0:07:09  Writing trace to Verilog testbench: engine_0/trace411_tb.v
SBY 18:19:15 [stride_detector_cover] engine_0: ##   0:07:09  Writing trace to constraints file: engine_0/trace411.smtc
SBY 18:19:15 [stride_detector_cover] engine_0.trace230: starting process "cd stride_detector_cover/engine_0; yosys -ql trace230.log trace230.ys"
SBY 18:19:15 [stride_detector_cover] engine_0: ##   0:07:09  Writing trace to Yosys witness file: engine_0/trace411.yw
SBY 18:19:15 [stride_detector_cover] engine_0.trace411: Generating simulation trace for witness file: engine_0/trace411.yw
SBY 18:19:15 [stride_detector_cover] engine_0: ##   0:07:09  Checking cover reachability in step 0..
SBY 18:19:16 [stride_detector_cover] engine_0: ##   0:07:10  Reached cover statement at stride_values.stride_values_2.stride_2_seen_20 in step 0.
SBY 18:19:16 [stride_detector_cover] engine_0: ##   0:07:10  Writing trace to Verilog testbench: engine_0/trace412_tb.v
SBY 18:19:16 [stride_detector_cover] engine_0: ##   0:07:10  Writing trace to constraints file: engine_0/trace412.smtc
SBY 18:19:16 [stride_detector_cover] engine_0: ##   0:07:10  Writing trace to Yosys witness file: engine_0/trace412.yw
SBY 18:19:16 [stride_detector_cover] engine_0.trace412: Generating simulation trace for witness file: engine_0/trace412.yw
SBY 18:19:16 [stride_detector_cover] engine_0: ##   0:07:10  Checking cover reachability in step 0..
SBY 18:19:16 [stride_detector_cover] engine_0.trace224: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:16 [stride_detector_cover] engine_0.trace224: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:17 [stride_detector_cover] engine_0.trace224: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:17 [stride_detector_cover] engine_0.trace224: This license was issued to John P Wickerson.
SBY 18:19:17 [stride_detector_cover] engine_0.trace224: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:17 [stride_detector_cover] engine_0: ##   0:07:11  Reached cover statement at stride_values.stride_values_2.stride_2_seen_180 in step 0.
SBY 18:19:17 [stride_detector_cover] engine_0: ##   0:07:11  Writing trace to Verilog testbench: engine_0/trace413_tb.v
SBY 18:19:17 [stride_detector_cover] engine_0: ##   0:07:11  Writing trace to constraints file: engine_0/trace413.smtc
SBY 18:19:17 [stride_detector_cover] engine_0: ##   0:07:11  Writing trace to Yosys witness file: engine_0/trace413.yw
SBY 18:19:17 [stride_detector_cover] engine_0.trace413: Generating simulation trace for witness file: engine_0/trace413.yw
SBY 18:19:17 [stride_detector_cover] engine_0: ##   0:07:11  Checking cover reachability in step 0..
SBY 18:19:18 [stride_detector_cover] engine_0.trace225: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:18 [stride_detector_cover] engine_0.trace225: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:18 [stride_detector_cover] engine_0.trace225: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:18 [stride_detector_cover] engine_0.trace225: This license was issued to John P Wickerson.
SBY 18:19:18 [stride_detector_cover] engine_0.trace225: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:18 [stride_detector_cover] engine_0: ##   0:07:12  Reached cover statement at stride_values.stride_values_2.stride_2_seen_148 in step 0.
SBY 18:19:18 [stride_detector_cover] engine_0: ##   0:07:12  Writing trace to Verilog testbench: engine_0/trace414_tb.v
SBY 18:19:18 [stride_detector_cover] engine_0: ##   0:07:12  Writing trace to constraints file: engine_0/trace414.smtc
SBY 18:19:18 [stride_detector_cover] engine_0: ##   0:07:12  Writing trace to Yosys witness file: engine_0/trace414.yw
SBY 18:19:18 [stride_detector_cover] engine_0.trace224: finished (returncode=0)
SBY 18:19:18 [stride_detector_cover] engine_0.trace414: Generating simulation trace for witness file: engine_0/trace414.yw
SBY 18:19:19 [stride_detector_cover] engine_0: ##   0:07:12  Checking cover reachability in step 0..
SBY 18:19:19 [stride_detector_cover] engine_0.trace231: starting process "cd stride_detector_cover/engine_0; yosys -ql trace231.log trace231.ys"
SBY 18:19:19 [stride_detector_cover] engine_0: ##   0:07:13  Reached cover statement at stride_values.stride_values_2.stride_2_seen_116 in step 0.
SBY 18:19:19 [stride_detector_cover] engine_0: ##   0:07:13  Writing trace to Verilog testbench: engine_0/trace415_tb.v
SBY 18:19:19 [stride_detector_cover] engine_0: ##   0:07:13  Writing trace to constraints file: engine_0/trace415.smtc
SBY 18:19:19 [stride_detector_cover] engine_0.trace225: finished (returncode=0)
SBY 18:19:19 [stride_detector_cover] engine_0: ##   0:07:13  Writing trace to Yosys witness file: engine_0/trace415.yw
SBY 18:19:19 [stride_detector_cover] engine_0.trace415: Generating simulation trace for witness file: engine_0/trace415.yw
SBY 18:19:19 [stride_detector_cover] engine_0: ##   0:07:13  Checking cover reachability in step 0..
SBY 18:19:19 [stride_detector_cover] engine_0.trace226: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:19 [stride_detector_cover] engine_0.trace226: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:19 [stride_detector_cover] engine_0.trace226: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:19 [stride_detector_cover] engine_0.trace226: This license was issued to John P Wickerson.
SBY 18:19:19 [stride_detector_cover] engine_0.trace226: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:20 [stride_detector_cover] engine_0.trace227: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:20 [stride_detector_cover] engine_0.trace227: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:20 [stride_detector_cover] engine_0.trace227: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:20 [stride_detector_cover] engine_0.trace227: This license was issued to John P Wickerson.
SBY 18:19:20 [stride_detector_cover] engine_0.trace227: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:20 [stride_detector_cover] engine_0.trace232: starting process "cd stride_detector_cover/engine_0; yosys -ql trace232.log trace232.ys"
SBY 18:19:20 [stride_detector_cover] engine_0: ##   0:07:14  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1012 in step 0.
SBY 18:19:20 [stride_detector_cover] engine_0: ##   0:07:14  Writing trace to Verilog testbench: engine_0/trace416_tb.v
SBY 18:19:20 [stride_detector_cover] engine_0: ##   0:07:14  Writing trace to constraints file: engine_0/trace416.smtc
SBY 18:19:20 [stride_detector_cover] engine_0: ##   0:07:14  Writing trace to Yosys witness file: engine_0/trace416.yw
SBY 18:19:20 [stride_detector_cover] engine_0.trace416: Generating simulation trace for witness file: engine_0/trace416.yw
SBY 18:19:20 [stride_detector_cover] engine_0: ##   0:07:14  Checking cover reachability in step 0..
SBY 18:19:20 [stride_detector_cover] engine_0.trace226: finished (returncode=0)
SBY 18:19:21 [stride_detector_cover] engine_0: ##   0:07:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_976 in step 0.
SBY 18:19:21 [stride_detector_cover] engine_0: ##   0:07:15  Writing trace to Verilog testbench: engine_0/trace417_tb.v
SBY 18:19:21 [stride_detector_cover] engine_0: ##   0:07:15  Writing trace to constraints file: engine_0/trace417.smtc
SBY 18:19:21 [stride_detector_cover] engine_0: ##   0:07:15  Writing trace to Yosys witness file: engine_0/trace417.yw
SBY 18:19:21 [stride_detector_cover] engine_0.trace227: finished (returncode=0)
SBY 18:19:21 [stride_detector_cover] engine_0.trace233: starting process "cd stride_detector_cover/engine_0; yosys -ql trace233.log trace233.ys"
SBY 18:19:21 [stride_detector_cover] engine_0.trace417: Generating simulation trace for witness file: engine_0/trace417.yw
SBY 18:19:21 [stride_detector_cover] engine_0: ##   0:07:15  Checking cover reachability in step 0..
SBY 18:19:22 [stride_detector_cover] engine_0.trace234: starting process "cd stride_detector_cover/engine_0; yosys -ql trace234.log trace234.ys"
SBY 18:19:22 [stride_detector_cover] engine_0: ##   0:07:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_944 in step 0.
SBY 18:19:22 [stride_detector_cover] engine_0: ##   0:07:16  Writing trace to Verilog testbench: engine_0/trace418_tb.v
SBY 18:19:22 [stride_detector_cover] engine_0: ##   0:07:16  Writing trace to constraints file: engine_0/trace418.smtc
SBY 18:19:22 [stride_detector_cover] engine_0: ##   0:07:16  Writing trace to Yosys witness file: engine_0/trace418.yw
SBY 18:19:22 [stride_detector_cover] engine_0.trace418: Generating simulation trace for witness file: engine_0/trace418.yw
SBY 18:19:22 [stride_detector_cover] engine_0: ##   0:07:16  Checking cover reachability in step 0..
SBY 18:19:23 [stride_detector_cover] engine_0: ##   0:07:16  Reached cover statement at stride_values.stride_values_2.stride_2_seen_912 in step 0.
SBY 18:19:23 [stride_detector_cover] engine_0: ##   0:07:16  Writing trace to Verilog testbench: engine_0/trace419_tb.v
SBY 18:19:23 [stride_detector_cover] engine_0: ##   0:07:17  Writing trace to constraints file: engine_0/trace419.smtc
SBY 18:19:23 [stride_detector_cover] engine_0: ##   0:07:17  Writing trace to Yosys witness file: engine_0/trace419.yw
SBY 18:19:23 [stride_detector_cover] engine_0.trace228: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:23 [stride_detector_cover] engine_0.trace228: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:23 [stride_detector_cover] engine_0.trace228: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:23 [stride_detector_cover] engine_0.trace228: This license was issued to John P Wickerson.
SBY 18:19:23 [stride_detector_cover] engine_0.trace228: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:23 [stride_detector_cover] engine_0.trace419: Generating simulation trace for witness file: engine_0/trace419.yw
SBY 18:19:23 [stride_detector_cover] engine_0: ##   0:07:17  Checking cover reachability in step 0..
SBY 18:19:24 [stride_detector_cover] engine_0: ##   0:07:17  Reached cover statement at stride_values.stride_values_2.stride_2_seen_880 in step 0.
SBY 18:19:24 [stride_detector_cover] engine_0: ##   0:07:17  Writing trace to Verilog testbench: engine_0/trace420_tb.v
SBY 18:19:24 [stride_detector_cover] engine_0: ##   0:07:17  Writing trace to constraints file: engine_0/trace420.smtc
SBY 18:19:24 [stride_detector_cover] engine_0: ##   0:07:18  Writing trace to Yosys witness file: engine_0/trace420.yw
SBY 18:19:24 [stride_detector_cover] engine_0.trace420: Generating simulation trace for witness file: engine_0/trace420.yw
SBY 18:19:24 [stride_detector_cover] engine_0: ##   0:07:18  Checking cover reachability in step 0..
SBY 18:19:24 [stride_detector_cover] engine_0.trace229: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:24 [stride_detector_cover] engine_0.trace229: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:24 [stride_detector_cover] engine_0.trace229: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:24 [stride_detector_cover] engine_0.trace229: This license was issued to John P Wickerson.
SBY 18:19:24 [stride_detector_cover] engine_0.trace229: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:24 [stride_detector_cover] engine_0: ##   0:07:18  Reached cover statement at stride_values.stride_values_2.stride_2_seen_848 in step 0.
SBY 18:19:24 [stride_detector_cover] engine_0: ##   0:07:18  Writing trace to Verilog testbench: engine_0/trace421_tb.v
SBY 18:19:24 [stride_detector_cover] engine_0: ##   0:07:18  Writing trace to constraints file: engine_0/trace421.smtc
SBY 18:19:24 [stride_detector_cover] engine_0.trace228: finished (returncode=0)
SBY 18:19:25 [stride_detector_cover] engine_0.trace230: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:25 [stride_detector_cover] engine_0.trace230: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:25 [stride_detector_cover] engine_0.trace230: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:25 [stride_detector_cover] engine_0.trace230: This license was issued to John P Wickerson.
SBY 18:19:25 [stride_detector_cover] engine_0.trace230: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:25 [stride_detector_cover] engine_0: ##   0:07:18  Writing trace to Yosys witness file: engine_0/trace421.yw
SBY 18:19:25 [stride_detector_cover] engine_0.trace421: Generating simulation trace for witness file: engine_0/trace421.yw
SBY 18:19:25 [stride_detector_cover] engine_0: ##   0:07:19  Checking cover reachability in step 0..
SBY 18:19:25 [stride_detector_cover] engine_0: ##   0:07:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_816 in step 0.
SBY 18:19:25 [stride_detector_cover] engine_0: ##   0:07:19  Writing trace to Verilog testbench: engine_0/trace422_tb.v
SBY 18:19:25 [stride_detector_cover] engine_0: ##   0:07:19  Writing trace to constraints file: engine_0/trace422.smtc
SBY 18:19:25 [stride_detector_cover] engine_0: ##   0:07:19  Writing trace to Yosys witness file: engine_0/trace422.yw
SBY 18:19:25 [stride_detector_cover] engine_0.trace229: finished (returncode=0)
SBY 18:19:26 [stride_detector_cover] engine_0.trace235: starting process "cd stride_detector_cover/engine_0; yosys -ql trace235.log trace235.ys"
SBY 18:19:26 [stride_detector_cover] engine_0.trace422: Generating simulation trace for witness file: engine_0/trace422.yw
SBY 18:19:26 [stride_detector_cover] engine_0: ##   0:07:19  Checking cover reachability in step 0..
SBY 18:19:26 [stride_detector_cover] engine_0.trace236: starting process "cd stride_detector_cover/engine_0; yosys -ql trace236.log trace236.ys"
SBY 18:19:26 [stride_detector_cover] engine_0: ##   0:07:20  Reached cover statement at stride_values.stride_values_2.stride_2_seen_80 in step 0.
SBY 18:19:26 [stride_detector_cover] engine_0: ##   0:07:20  Writing trace to Verilog testbench: engine_0/trace423_tb.v
SBY 18:19:26 [stride_detector_cover] engine_0: ##   0:07:20  Writing trace to constraints file: engine_0/trace423.smtc
SBY 18:19:26 [stride_detector_cover] engine_0.trace230: finished (returncode=0)
SBY 18:19:26 [stride_detector_cover] engine_0: ##   0:07:20  Writing trace to Yosys witness file: engine_0/trace423.yw
SBY 18:19:26 [stride_detector_cover] engine_0.trace237: starting process "cd stride_detector_cover/engine_0; yosys -ql trace237.log trace237.ys"
SBY 18:19:27 [stride_detector_cover] engine_0.trace423: Generating simulation trace for witness file: engine_0/trace423.yw
SBY 18:19:27 [stride_detector_cover] engine_0: ##   0:07:20  Checking cover reachability in step 0..
SBY 18:19:27 [stride_detector_cover] engine_0: ##   0:07:21  Reached cover statement at stride_values.stride_values_2.stride_2_seen_784 in step 0.
SBY 18:19:27 [stride_detector_cover] engine_0: ##   0:07:21  Writing trace to Verilog testbench: engine_0/trace424_tb.v
SBY 18:19:27 [stride_detector_cover] engine_0: ##   0:07:21  Writing trace to constraints file: engine_0/trace424.smtc
SBY 18:19:27 [stride_detector_cover] engine_0: ##   0:07:21  Writing trace to Yosys witness file: engine_0/trace424.yw
SBY 18:19:27 [stride_detector_cover] engine_0.trace424: Generating simulation trace for witness file: engine_0/trace424.yw
SBY 18:19:28 [stride_detector_cover] engine_0: ##   0:07:21  Checking cover reachability in step 0..
SBY 18:19:28 [stride_detector_cover] engine_0.trace231: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:28 [stride_detector_cover] engine_0.trace231: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:28 [stride_detector_cover] engine_0.trace231: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:28 [stride_detector_cover] engine_0.trace231: This license was issued to John P Wickerson.
SBY 18:19:28 [stride_detector_cover] engine_0.trace231: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:28 [stride_detector_cover] engine_0: ##   0:07:22  Reached cover statement at stride_values.stride_values_2.stride_2_seen_752 in step 0.
SBY 18:19:28 [stride_detector_cover] engine_0: ##   0:07:22  Writing trace to Verilog testbench: engine_0/trace425_tb.v
SBY 18:19:28 [stride_detector_cover] engine_0: ##   0:07:22  Writing trace to constraints file: engine_0/trace425.smtc
SBY 18:19:29 [stride_detector_cover] engine_0: ##   0:07:23  Writing trace to Yosys witness file: engine_0/trace425.yw
SBY 18:19:29 [stride_detector_cover] engine_0.trace425: Generating simulation trace for witness file: engine_0/trace425.yw
SBY 18:19:29 [stride_detector_cover] engine_0: ##   0:07:23  Checking cover reachability in step 0..
SBY 18:19:29 [stride_detector_cover] engine_0.trace231: finished (returncode=0)
SBY 18:19:29 [stride_detector_cover] engine_0: ##   0:07:23  Reached cover statement at stride_values.stride_values_2.stride_2_seen_720 in step 0.
SBY 18:19:29 [stride_detector_cover] engine_0: ##   0:07:23  Writing trace to Verilog testbench: engine_0/trace426_tb.v
SBY 18:19:29 [stride_detector_cover] engine_0: ##   0:07:23  Writing trace to constraints file: engine_0/trace426.smtc
SBY 18:19:29 [stride_detector_cover] engine_0: ##   0:07:23  Writing trace to Yosys witness file: engine_0/trace426.yw
SBY 18:19:30 [stride_detector_cover] engine_0.trace232: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:30 [stride_detector_cover] engine_0.trace232: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:30 [stride_detector_cover] engine_0.trace232: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:30 [stride_detector_cover] engine_0.trace232: This license was issued to John P Wickerson.
SBY 18:19:30 [stride_detector_cover] engine_0.trace232: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:30 [stride_detector_cover] engine_0.trace238: starting process "cd stride_detector_cover/engine_0; yosys -ql trace238.log trace238.ys"
SBY 18:19:30 [stride_detector_cover] engine_0.trace426: Generating simulation trace for witness file: engine_0/trace426.yw
SBY 18:19:30 [stride_detector_cover] engine_0: ##   0:07:23  Checking cover reachability in step 0..
SBY 18:19:30 [stride_detector_cover] engine_0: ##   0:07:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_688 in step 0.
SBY 18:19:30 [stride_detector_cover] engine_0: ##   0:07:24  Writing trace to Verilog testbench: engine_0/trace427_tb.v
SBY 18:19:30 [stride_detector_cover] engine_0: ##   0:07:24  Writing trace to constraints file: engine_0/trace427.smtc
SBY 18:19:30 [stride_detector_cover] engine_0.trace233: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:30 [stride_detector_cover] engine_0.trace233: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:30 [stride_detector_cover] engine_0.trace233: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:31 [stride_detector_cover] engine_0.trace233: This license was issued to John P Wickerson.
SBY 18:19:31 [stride_detector_cover] engine_0.trace233: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:31 [stride_detector_cover] engine_0: ##   0:07:24  Writing trace to Yosys witness file: engine_0/trace427.yw
SBY 18:19:31 [stride_detector_cover] engine_0.trace427: Generating simulation trace for witness file: engine_0/trace427.yw
SBY 18:19:31 [stride_detector_cover] engine_0: ##   0:07:25  Checking cover reachability in step 0..
SBY 18:19:31 [stride_detector_cover] engine_0.trace232: finished (returncode=0)
SBY 18:19:31 [stride_detector_cover] engine_0.trace234: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:31 [stride_detector_cover] engine_0.trace234: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:31 [stride_detector_cover] engine_0.trace234: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:31 [stride_detector_cover] engine_0.trace234: This license was issued to John P Wickerson.
SBY 18:19:31 [stride_detector_cover] engine_0.trace234: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:31 [stride_detector_cover] engine_0.trace239: starting process "cd stride_detector_cover/engine_0; yosys -ql trace239.log trace239.ys"
SBY 18:19:32 [stride_detector_cover] engine_0.trace233: finished (returncode=0)
SBY 18:19:32 [stride_detector_cover] engine_0: ##   0:07:26  Reached cover statement at stride_values.stride_values_2.stride_2_seen_656 in step 0.
SBY 18:19:32 [stride_detector_cover] engine_0: ##   0:07:26  Writing trace to Verilog testbench: engine_0/trace428_tb.v
SBY 18:19:32 [stride_detector_cover] engine_0: ##   0:07:26  Writing trace to constraints file: engine_0/trace428.smtc
SBY 18:19:32 [stride_detector_cover] engine_0: ##   0:07:26  Writing trace to Yosys witness file: engine_0/trace428.yw
SBY 18:19:32 [stride_detector_cover] engine_0.trace428: Generating simulation trace for witness file: engine_0/trace428.yw
SBY 18:19:32 [stride_detector_cover] engine_0: ##   0:07:26  Checking cover reachability in step 0..
SBY 18:19:32 [stride_detector_cover] engine_0.trace234: finished (returncode=0)
SBY 18:19:32 [stride_detector_cover] engine_0.trace240: starting process "cd stride_detector_cover/engine_0; yosys -ql trace240.log trace240.ys"
SBY 18:19:32 [stride_detector_cover] engine_0.trace241: starting process "cd stride_detector_cover/engine_0; yosys -ql trace241.log trace241.ys"
SBY 18:19:33 [stride_detector_cover] engine_0: ##   0:07:26  Reached cover statement at stride_values.stride_values_2.stride_2_seen_624 in step 0.
SBY 18:19:33 [stride_detector_cover] engine_0: ##   0:07:26  Writing trace to Verilog testbench: engine_0/trace429_tb.v
SBY 18:19:33 [stride_detector_cover] engine_0: ##   0:07:27  Writing trace to constraints file: engine_0/trace429.smtc
SBY 18:19:33 [stride_detector_cover] engine_0: ##   0:07:27  Writing trace to Yosys witness file: engine_0/trace429.yw
SBY 18:19:33 [stride_detector_cover] engine_0.trace429: Generating simulation trace for witness file: engine_0/trace429.yw
SBY 18:19:33 [stride_detector_cover] engine_0: ##   0:07:27  Checking cover reachability in step 0..
SBY 18:19:33 [stride_detector_cover] engine_0: ##   0:07:27  Reached cover statement at stride_values.stride_values_2.stride_2_seen_592 in step 0.
SBY 18:19:33 [stride_detector_cover] engine_0: ##   0:07:27  Writing trace to Verilog testbench: engine_0/trace430_tb.v
SBY 18:19:33 [stride_detector_cover] engine_0: ##   0:07:27  Writing trace to constraints file: engine_0/trace430.smtc
SBY 18:19:33 [stride_detector_cover] engine_0: ##   0:07:27  Writing trace to Yosys witness file: engine_0/trace430.yw
SBY 18:19:34 [stride_detector_cover] engine_0.trace430: Generating simulation trace for witness file: engine_0/trace430.yw
SBY 18:19:34 [stride_detector_cover] engine_0: ##   0:07:28  Checking cover reachability in step 0..
SBY 18:19:34 [stride_detector_cover] engine_0.trace236: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:34 [stride_detector_cover] engine_0.trace236: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:34 [stride_detector_cover] engine_0.trace236: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:34 [stride_detector_cover] engine_0.trace236: This license was issued to John P Wickerson.
SBY 18:19:34 [stride_detector_cover] engine_0.trace236: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:34 [stride_detector_cover] engine_0.trace235: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:34 [stride_detector_cover] engine_0.trace235: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:34 [stride_detector_cover] engine_0.trace235: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:34 [stride_detector_cover] engine_0.trace235: This license was issued to John P Wickerson.
SBY 18:19:34 [stride_detector_cover] engine_0.trace235: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:35 [stride_detector_cover] engine_0: ##   0:07:28  Reached cover statement at stride_values.stride_values_2.stride_2_seen_560 in step 0.
SBY 18:19:35 [stride_detector_cover] engine_0: ##   0:07:28  Writing trace to Verilog testbench: engine_0/trace431_tb.v
SBY 18:19:35 [stride_detector_cover] engine_0: ##   0:07:29  Writing trace to constraints file: engine_0/trace431.smtc
SBY 18:19:35 [stride_detector_cover] engine_0: ##   0:07:29  Writing trace to Yosys witness file: engine_0/trace431.yw
SBY 18:19:35 [stride_detector_cover] engine_0.trace431: Generating simulation trace for witness file: engine_0/trace431.yw
SBY 18:19:35 [stride_detector_cover] engine_0: ##   0:07:29  Checking cover reachability in step 0..
SBY 18:19:35 [stride_detector_cover] engine_0.trace237: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:35 [stride_detector_cover] engine_0.trace237: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:35 [stride_detector_cover] engine_0.trace237: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:36 [stride_detector_cover] engine_0.trace237: This license was issued to John P Wickerson.
SBY 18:19:36 [stride_detector_cover] engine_0.trace237: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:36 [stride_detector_cover] engine_0: ##   0:07:29  Reached cover statement at stride_values.stride_values_2.stride_2_seen_528 in step 0.
SBY 18:19:36 [stride_detector_cover] engine_0: ##   0:07:29  Writing trace to Verilog testbench: engine_0/trace432_tb.v
SBY 18:19:36 [stride_detector_cover] engine_0: ##   0:07:30  Writing trace to constraints file: engine_0/trace432.smtc
SBY 18:19:36 [stride_detector_cover] engine_0: ##   0:07:30  Writing trace to Yosys witness file: engine_0/trace432.yw
SBY 18:19:36 [stride_detector_cover] engine_0.trace236: finished (returncode=0)
SBY 18:19:36 [stride_detector_cover] engine_0.trace432: Generating simulation trace for witness file: engine_0/trace432.yw
SBY 18:19:36 [stride_detector_cover] engine_0: ##   0:07:30  Checking cover reachability in step 0..
SBY 18:19:36 [stride_detector_cover] engine_0.trace235: finished (returncode=0)
SBY 18:19:36 [stride_detector_cover] engine_0.trace242: starting process "cd stride_detector_cover/engine_0; yosys -ql trace242.log trace242.ys"
SBY 18:19:37 [stride_detector_cover] engine_0: ##   0:07:30  Reached cover statement at stride_values.stride_values_2.stride_2_seen_496 in step 0.
SBY 18:19:37 [stride_detector_cover] engine_0: ##   0:07:30  Writing trace to Verilog testbench: engine_0/trace433_tb.v
SBY 18:19:37 [stride_detector_cover] engine_0: ##   0:07:30  Writing trace to constraints file: engine_0/trace433.smtc
SBY 18:19:37 [stride_detector_cover] engine_0: ##   0:07:30  Writing trace to Yosys witness file: engine_0/trace433.yw
SBY 18:19:37 [stride_detector_cover] engine_0.trace433: Generating simulation trace for witness file: engine_0/trace433.yw
SBY 18:19:37 [stride_detector_cover] engine_0: ##   0:07:30  Checking cover reachability in step 0..
SBY 18:19:37 [stride_detector_cover] engine_0.trace237: finished (returncode=0)
SBY 18:19:37 [stride_detector_cover] engine_0.trace243: starting process "cd stride_detector_cover/engine_0; yosys -ql trace243.log trace243.ys"
SBY 18:19:37 [stride_detector_cover] engine_0: ##   0:07:31  Reached cover statement at stride_values.stride_values_2.stride_2_seen_48 in step 0.
SBY 18:19:37 [stride_detector_cover] engine_0: ##   0:07:31  Writing trace to Verilog testbench: engine_0/trace434_tb.v
SBY 18:19:37 [stride_detector_cover] engine_0: ##   0:07:31  Writing trace to constraints file: engine_0/trace434.smtc
SBY 18:19:38 [stride_detector_cover] engine_0: ##   0:07:31  Writing trace to Yosys witness file: engine_0/trace434.yw
SBY 18:19:38 [stride_detector_cover] engine_0.trace434: Generating simulation trace for witness file: engine_0/trace434.yw
SBY 18:19:38 [stride_detector_cover] engine_0: ##   0:07:31  Checking cover reachability in step 0..
SBY 18:19:38 [stride_detector_cover] engine_0.trace244: starting process "cd stride_detector_cover/engine_0; yosys -ql trace244.log trace244.ys"
SBY 18:19:38 [stride_detector_cover] engine_0.trace238: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:38 [stride_detector_cover] engine_0.trace238: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:38 [stride_detector_cover] engine_0.trace238: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:38 [stride_detector_cover] engine_0.trace238: This license was issued to John P Wickerson.
SBY 18:19:38 [stride_detector_cover] engine_0.trace238: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:39 [stride_detector_cover] engine_0: ##   0:07:32  Reached cover statement at stride_values.stride_values_2.stride_2_seen_464 in step 0.
SBY 18:19:39 [stride_detector_cover] engine_0: ##   0:07:32  Writing trace to Verilog testbench: engine_0/trace435_tb.v
SBY 18:19:39 [stride_detector_cover] engine_0: ##   0:07:32  Writing trace to constraints file: engine_0/trace435.smtc
SBY 18:19:39 [stride_detector_cover] engine_0: ##   0:07:33  Writing trace to Yosys witness file: engine_0/trace435.yw
SBY 18:19:39 [stride_detector_cover] engine_0.trace238: finished (returncode=0)
SBY 18:19:39 [stride_detector_cover] engine_0.trace239: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:39 [stride_detector_cover] engine_0.trace239: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:39 [stride_detector_cover] engine_0.trace239: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:39 [stride_detector_cover] engine_0.trace239: This license was issued to John P Wickerson.
SBY 18:19:39 [stride_detector_cover] engine_0.trace239: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:39 [stride_detector_cover] engine_0.trace245: starting process "cd stride_detector_cover/engine_0; yosys -ql trace245.log trace245.ys"
SBY 18:19:39 [stride_detector_cover] engine_0.trace435: Generating simulation trace for witness file: engine_0/trace435.yw
SBY 18:19:39 [stride_detector_cover] engine_0: ##   0:07:33  Checking cover reachability in step 0..
SBY 18:19:40 [stride_detector_cover] engine_0.trace239: finished (returncode=0)
SBY 18:19:40 [stride_detector_cover] engine_0: ##   0:07:34  Reached cover statement at stride_values.stride_values_2.stride_2_seen_432 in step 0.
SBY 18:19:40 [stride_detector_cover] engine_0: ##   0:07:34  Writing trace to Verilog testbench: engine_0/trace436_tb.v
SBY 18:19:40 [stride_detector_cover] engine_0: ##   0:07:34  Writing trace to constraints file: engine_0/trace436.smtc
SBY 18:19:40 [stride_detector_cover] engine_0: ##   0:07:34  Writing trace to Yosys witness file: engine_0/trace436.yw
SBY 18:19:40 [stride_detector_cover] engine_0.trace436: Generating simulation trace for witness file: engine_0/trace436.yw
SBY 18:19:41 [stride_detector_cover] engine_0: ##   0:07:34  Checking cover reachability in step 0..
SBY 18:19:41 [stride_detector_cover] engine_0.trace240: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:41 [stride_detector_cover] engine_0.trace240: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:41 [stride_detector_cover] engine_0.trace240: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:41 [stride_detector_cover] engine_0.trace240: This license was issued to John P Wickerson.
SBY 18:19:41 [stride_detector_cover] engine_0.trace240: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:41 [stride_detector_cover] engine_0.trace241: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:41 [stride_detector_cover] engine_0.trace241: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:41 [stride_detector_cover] engine_0.trace241: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:41 [stride_detector_cover] engine_0.trace241: This license was issued to John P Wickerson.
SBY 18:19:41 [stride_detector_cover] engine_0.trace241: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:41 [stride_detector_cover] engine_0.trace246: starting process "cd stride_detector_cover/engine_0; yosys -ql trace246.log trace246.ys"
SBY 18:19:41 [stride_detector_cover] engine_0: ##   0:07:35  Reached cover statement at stride_values.stride_values_2.stride_2_seen_400 in step 0.
SBY 18:19:41 [stride_detector_cover] engine_0: ##   0:07:35  Writing trace to Verilog testbench: engine_0/trace437_tb.v
SBY 18:19:41 [stride_detector_cover] engine_0: ##   0:07:35  Writing trace to constraints file: engine_0/trace437.smtc
SBY 18:19:41 [stride_detector_cover] engine_0: ##   0:07:35  Writing trace to Yosys witness file: engine_0/trace437.yw
SBY 18:19:41 [stride_detector_cover] engine_0.trace437: Generating simulation trace for witness file: engine_0/trace437.yw
SBY 18:19:42 [stride_detector_cover] engine_0: ##   0:07:35  Checking cover reachability in step 0..
SBY 18:19:42 [stride_detector_cover] engine_0.trace240: finished (returncode=0)
SBY 18:19:42 [stride_detector_cover] engine_0: ##   0:07:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_368 in step 0.
SBY 18:19:42 [stride_detector_cover] engine_0: ##   0:07:36  Writing trace to Verilog testbench: engine_0/trace438_tb.v
SBY 18:19:42 [stride_detector_cover] engine_0: ##   0:07:36  Writing trace to constraints file: engine_0/trace438.smtc
SBY 18:19:42 [stride_detector_cover] engine_0: ##   0:07:36  Writing trace to Yosys witness file: engine_0/trace438.yw
SBY 18:19:42 [stride_detector_cover] engine_0.trace241: finished (returncode=0)
SBY 18:19:42 [stride_detector_cover] engine_0.trace247: starting process "cd stride_detector_cover/engine_0; yosys -ql trace247.log trace247.ys"
SBY 18:19:42 [stride_detector_cover] engine_0.trace438: Generating simulation trace for witness file: engine_0/trace438.yw
SBY 18:19:43 [stride_detector_cover] engine_0: ##   0:07:36  Checking cover reachability in step 0..
SBY 18:19:43 [stride_detector_cover] engine_0.trace248: starting process "cd stride_detector_cover/engine_0; yosys -ql trace248.log trace248.ys"
SBY 18:19:43 [stride_detector_cover] engine_0: ##   0:07:37  Reached cover statement at stride_values.stride_values_2.stride_2_seen_336 in step 0.
SBY 18:19:43 [stride_detector_cover] engine_0: ##   0:07:37  Writing trace to Verilog testbench: engine_0/trace439_tb.v
SBY 18:19:43 [stride_detector_cover] engine_0: ##   0:07:37  Writing trace to constraints file: engine_0/trace439.smtc
SBY 18:19:43 [stride_detector_cover] engine_0: ##   0:07:37  Writing trace to Yosys witness file: engine_0/trace439.yw
SBY 18:19:43 [stride_detector_cover] engine_0.trace439: Generating simulation trace for witness file: engine_0/trace439.yw
SBY 18:19:44 [stride_detector_cover] engine_0: ##   0:07:37  Checking cover reachability in step 0..
SBY 18:19:44 [stride_detector_cover] engine_0: ##   0:07:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_304 in step 0.
SBY 18:19:44 [stride_detector_cover] engine_0: ##   0:07:38  Writing trace to Verilog testbench: engine_0/trace440_tb.v
SBY 18:19:44 [stride_detector_cover] engine_0: ##   0:07:38  Writing trace to constraints file: engine_0/trace440.smtc
SBY 18:19:44 [stride_detector_cover] engine_0.trace242: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:44 [stride_detector_cover] engine_0.trace242: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:44 [stride_detector_cover] engine_0.trace242: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:44 [stride_detector_cover] engine_0.trace242: This license was issued to John P Wickerson.
SBY 18:19:44 [stride_detector_cover] engine_0.trace242: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:44 [stride_detector_cover] engine_0: ##   0:07:38  Writing trace to Yosys witness file: engine_0/trace440.yw
SBY 18:19:45 [stride_detector_cover] engine_0.trace440: Generating simulation trace for witness file: engine_0/trace440.yw
SBY 18:19:45 [stride_detector_cover] engine_0: ##   0:07:38  Checking cover reachability in step 0..
SBY 18:19:45 [stride_detector_cover] engine_0: ##   0:07:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_272 in step 0.
SBY 18:19:45 [stride_detector_cover] engine_0: ##   0:07:39  Writing trace to Verilog testbench: engine_0/trace441_tb.v
SBY 18:19:45 [stride_detector_cover] engine_0: ##   0:07:39  Writing trace to constraints file: engine_0/trace441.smtc
SBY 18:19:45 [stride_detector_cover] engine_0: ##   0:07:39  Writing trace to Yosys witness file: engine_0/trace441.yw
SBY 18:19:45 [stride_detector_cover] engine_0.trace243: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:45 [stride_detector_cover] engine_0.trace243: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:45 [stride_detector_cover] engine_0.trace243: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:46 [stride_detector_cover] engine_0.trace243: This license was issued to John P Wickerson.
SBY 18:19:46 [stride_detector_cover] engine_0.trace243: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:46 [stride_detector_cover] engine_0.trace441: Generating simulation trace for witness file: engine_0/trace441.yw
SBY 18:19:46 [stride_detector_cover] engine_0: ##   0:07:39  Checking cover reachability in step 0..
SBY 18:19:46 [stride_detector_cover] engine_0.trace242: finished (returncode=0)
SBY 18:19:46 [stride_detector_cover] engine_0.trace244: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:46 [stride_detector_cover] engine_0.trace244: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:46 [stride_detector_cover] engine_0.trace244: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:46 [stride_detector_cover] engine_0.trace244: This license was issued to John P Wickerson.
SBY 18:19:46 [stride_detector_cover] engine_0.trace244: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:46 [stride_detector_cover] engine_0: ##   0:07:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_240 in step 0.
SBY 18:19:46 [stride_detector_cover] engine_0: ##   0:07:40  Writing trace to Verilog testbench: engine_0/trace442_tb.v
SBY 18:19:46 [stride_detector_cover] engine_0: ##   0:07:40  Writing trace to constraints file: engine_0/trace442.smtc
SBY 18:19:46 [stride_detector_cover] engine_0: ##   0:07:40  Writing trace to Yosys witness file: engine_0/trace442.yw
SBY 18:19:46 [stride_detector_cover] engine_0.trace249: starting process "cd stride_detector_cover/engine_0; yosys -ql trace249.log trace249.ys"
SBY 18:19:47 [stride_detector_cover] engine_0.trace442: Generating simulation trace for witness file: engine_0/trace442.yw
SBY 18:19:47 [stride_detector_cover] engine_0: ##   0:07:41  Checking cover reachability in step 0..
SBY 18:19:47 [stride_detector_cover] engine_0.trace243: finished (returncode=0)
SBY 18:19:47 [stride_detector_cover] engine_0: ##   0:07:41  Reached cover statement at stride_values.stride_values_2.stride_2_seen_208 in step 0.
SBY 18:19:47 [stride_detector_cover] engine_0: ##   0:07:41  Writing trace to Verilog testbench: engine_0/trace443_tb.v
SBY 18:19:47 [stride_detector_cover] engine_0: ##   0:07:41  Writing trace to constraints file: engine_0/trace443.smtc
SBY 18:19:47 [stride_detector_cover] engine_0: ##   0:07:41  Writing trace to Yosys witness file: engine_0/trace443.yw
SBY 18:19:47 [stride_detector_cover] engine_0.trace443: Generating simulation trace for witness file: engine_0/trace443.yw
SBY 18:19:48 [stride_detector_cover] engine_0: ##   0:07:41  Checking cover reachability in step 0..
SBY 18:19:48 [stride_detector_cover] engine_0.trace244: finished (returncode=0)
SBY 18:19:48 [stride_detector_cover] engine_0.trace250: starting process "cd stride_detector_cover/engine_0; yosys -ql trace250.log trace250.ys"
SBY 18:19:48 [stride_detector_cover] engine_0.trace245: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:48 [stride_detector_cover] engine_0.trace245: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:48 [stride_detector_cover] engine_0.trace245: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:48 [stride_detector_cover] engine_0.trace245: This license was issued to John P Wickerson.
SBY 18:19:48 [stride_detector_cover] engine_0.trace245: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:48 [stride_detector_cover] engine_0.trace251: starting process "cd stride_detector_cover/engine_0; yosys -ql trace251.log trace251.ys"
SBY 18:19:48 [stride_detector_cover] engine_0: ##   0:07:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_176 in step 0.
SBY 18:19:48 [stride_detector_cover] engine_0: ##   0:07:42  Writing trace to Verilog testbench: engine_0/trace444_tb.v
SBY 18:19:48 [stride_detector_cover] engine_0: ##   0:07:42  Writing trace to constraints file: engine_0/trace444.smtc
SBY 18:19:48 [stride_detector_cover] engine_0: ##   0:07:42  Writing trace to Yosys witness file: engine_0/trace444.yw
SBY 18:19:49 [stride_detector_cover] engine_0.trace444: Generating simulation trace for witness file: engine_0/trace444.yw
SBY 18:19:49 [stride_detector_cover] engine_0: ##   0:07:42  Checking cover reachability in step 0..
SBY 18:19:49 [stride_detector_cover] engine_0.trace245: finished (returncode=0)
SBY 18:19:49 [stride_detector_cover] engine_0: ##   0:07:43  Reached cover statement at stride_values.stride_values_2.stride_2_seen_16 in step 0.
SBY 18:19:49 [stride_detector_cover] engine_0: ##   0:07:43  Writing trace to Verilog testbench: engine_0/trace445_tb.v
SBY 18:19:49 [stride_detector_cover] engine_0: ##   0:07:43  Writing trace to constraints file: engine_0/trace445.smtc
SBY 18:19:49 [stride_detector_cover] engine_0.trace252: starting process "cd stride_detector_cover/engine_0; yosys -ql trace252.log trace252.ys"
SBY 18:19:49 [stride_detector_cover] engine_0: ##   0:07:43  Writing trace to Yosys witness file: engine_0/trace445.yw
SBY 18:19:49 [stride_detector_cover] engine_0.trace445: Generating simulation trace for witness file: engine_0/trace445.yw
SBY 18:19:50 [stride_detector_cover] engine_0: ##   0:07:43  Checking cover reachability in step 0..
SBY 18:19:50 [stride_detector_cover] engine_0.trace246: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:50 [stride_detector_cover] engine_0.trace246: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:50 [stride_detector_cover] engine_0.trace246: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:50 [stride_detector_cover] engine_0.trace246: This license was issued to John P Wickerson.
SBY 18:19:50 [stride_detector_cover] engine_0.trace246: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:50 [stride_detector_cover] engine_0: ##   0:07:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_144 in step 0.
SBY 18:19:50 [stride_detector_cover] engine_0: ##   0:07:44  Writing trace to Verilog testbench: engine_0/trace446_tb.v
SBY 18:19:50 [stride_detector_cover] engine_0: ##   0:07:44  Writing trace to constraints file: engine_0/trace446.smtc
SBY 18:19:50 [stride_detector_cover] engine_0: ##   0:07:44  Writing trace to Yosys witness file: engine_0/trace446.yw
SBY 18:19:50 [stride_detector_cover] engine_0.trace446: Generating simulation trace for witness file: engine_0/trace446.yw
SBY 18:19:51 [stride_detector_cover] engine_0: ##   0:07:44  Checking cover reachability in step 0..
SBY 18:19:51 [stride_detector_cover] engine_0.trace246: finished (returncode=0)
SBY 18:19:51 [stride_detector_cover] engine_0.trace247: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:51 [stride_detector_cover] engine_0.trace247: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:51 [stride_detector_cover] engine_0.trace247: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:51 [stride_detector_cover] engine_0.trace247: This license was issued to John P Wickerson.
SBY 18:19:51 [stride_detector_cover] engine_0.trace247: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:51 [stride_detector_cover] engine_0.trace253: starting process "cd stride_detector_cover/engine_0; yosys -ql trace253.log trace253.ys"
SBY 18:19:51 [stride_detector_cover] engine_0.trace248: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:51 [stride_detector_cover] engine_0.trace248: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:51 [stride_detector_cover] engine_0.trace248: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:51 [stride_detector_cover] engine_0.trace248: This license was issued to John P Wickerson.
SBY 18:19:52 [stride_detector_cover] engine_0.trace248: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:52 [stride_detector_cover] engine_0: ##   0:07:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_112 in step 0.
SBY 18:19:52 [stride_detector_cover] engine_0: ##   0:07:46  Writing trace to Verilog testbench: engine_0/trace447_tb.v
SBY 18:19:52 [stride_detector_cover] engine_0: ##   0:07:46  Writing trace to constraints file: engine_0/trace447.smtc
SBY 18:19:52 [stride_detector_cover] engine_0: ##   0:07:46  Writing trace to Yosys witness file: engine_0/trace447.yw
SBY 18:19:52 [stride_detector_cover] engine_0.trace447: Generating simulation trace for witness file: engine_0/trace447.yw
SBY 18:19:52 [stride_detector_cover] engine_0: ##   0:07:46  Checking cover reachability in step 0..
SBY 18:19:53 [stride_detector_cover] engine_0: ##   0:07:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1008 in step 0.
SBY 18:19:53 [stride_detector_cover] engine_0: ##   0:07:46  Writing trace to Verilog testbench: engine_0/trace448_tb.v
SBY 18:19:53 [stride_detector_cover] engine_0: ##   0:07:46  Writing trace to constraints file: engine_0/trace448.smtc
SBY 18:19:53 [stride_detector_cover] engine_0.trace247: finished (returncode=0)
SBY 18:19:53 [stride_detector_cover] engine_0: ##   0:07:47  Writing trace to Yosys witness file: engine_0/trace448.yw
SBY 18:19:53 [stride_detector_cover] engine_0.trace448: Generating simulation trace for witness file: engine_0/trace448.yw
SBY 18:19:53 [stride_detector_cover] engine_0: ##   0:07:47  Checking cover reachability in step 0..
SBY 18:19:53 [stride_detector_cover] engine_0.trace248: finished (returncode=0)
SBY 18:19:53 [stride_detector_cover] engine_0.trace254: starting process "cd stride_detector_cover/engine_0; yosys -ql trace254.log trace254.ys"
SBY 18:19:53 [stride_detector_cover] engine_0.trace255: starting process "cd stride_detector_cover/engine_0; yosys -ql trace255.log trace255.ys"
SBY 18:19:53 [stride_detector_cover] engine_0: ##   0:07:47  Reached cover statement at stride_values.stride_values_2.stride_2_seen_972 in step 0.
SBY 18:19:53 [stride_detector_cover] engine_0: ##   0:07:47  Writing trace to Verilog testbench: engine_0/trace449_tb.v
SBY 18:19:53 [stride_detector_cover] engine_0: ##   0:07:47  Writing trace to constraints file: engine_0/trace449.smtc
SBY 18:19:54 [stride_detector_cover] engine_0: ##   0:07:47  Writing trace to Yosys witness file: engine_0/trace449.yw
SBY 18:19:54 [stride_detector_cover] engine_0.trace449: Generating simulation trace for witness file: engine_0/trace449.yw
SBY 18:19:54 [stride_detector_cover] engine_0: ##   0:07:48  Checking cover reachability in step 0..
SBY 18:19:54 [stride_detector_cover] engine_0: ##   0:07:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_940 in step 0.
SBY 18:19:54 [stride_detector_cover] engine_0: ##   0:07:48  Writing trace to Verilog testbench: engine_0/trace450_tb.v
SBY 18:19:54 [stride_detector_cover] engine_0: ##   0:07:48  Writing trace to constraints file: engine_0/trace450.smtc
SBY 18:19:54 [stride_detector_cover] engine_0: ##   0:07:48  Writing trace to Yosys witness file: engine_0/trace450.yw
SBY 18:19:55 [stride_detector_cover] engine_0.trace450: Generating simulation trace for witness file: engine_0/trace450.yw
SBY 18:19:55 [stride_detector_cover] engine_0: ##   0:07:49  Checking cover reachability in step 0..
SBY 18:19:55 [stride_detector_cover] engine_0: ##   0:07:49  Reached cover statement at stride_values.stride_values_2.stride_2_seen_908 in step 0.
SBY 18:19:55 [stride_detector_cover] engine_0: ##   0:07:49  Writing trace to Verilog testbench: engine_0/trace451_tb.v
SBY 18:19:55 [stride_detector_cover] engine_0: ##   0:07:49  Writing trace to constraints file: engine_0/trace451.smtc
SBY 18:19:55 [stride_detector_cover] engine_0: ##   0:07:49  Writing trace to Yosys witness file: engine_0/trace451.yw
SBY 18:19:55 [stride_detector_cover] engine_0.trace249: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:55 [stride_detector_cover] engine_0.trace249: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:55 [stride_detector_cover] engine_0.trace249: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:55 [stride_detector_cover] engine_0.trace249: This license was issued to John P Wickerson.
SBY 18:19:55 [stride_detector_cover] engine_0.trace249: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:56 [stride_detector_cover] engine_0.trace451: Generating simulation trace for witness file: engine_0/trace451.yw
SBY 18:19:56 [stride_detector_cover] engine_0: ##   0:07:49  Checking cover reachability in step 0..
SBY 18:19:56 [stride_detector_cover] engine_0: ##   0:07:50  Reached cover statement at stride_values.stride_values_2.stride_2_seen_876 in step 0.
SBY 18:19:56 [stride_detector_cover] engine_0: ##   0:07:50  Writing trace to Verilog testbench: engine_0/trace452_tb.v
SBY 18:19:56 [stride_detector_cover] engine_0: ##   0:07:50  Writing trace to constraints file: engine_0/trace452.smtc
SBY 18:19:56 [stride_detector_cover] engine_0.trace249: finished (returncode=0)
SBY 18:19:57 [stride_detector_cover] engine_0: ##   0:07:50  Writing trace to Yosys witness file: engine_0/trace452.yw
SBY 18:19:57 [stride_detector_cover] engine_0.trace452: Generating simulation trace for witness file: engine_0/trace452.yw
SBY 18:19:57 [stride_detector_cover] engine_0: ##   0:07:50  Checking cover reachability in step 0..
SBY 18:19:57 [stride_detector_cover] engine_0.trace250: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:57 [stride_detector_cover] engine_0.trace250: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:57 [stride_detector_cover] engine_0.trace250: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:57 [stride_detector_cover] engine_0.trace250: This license was issued to John P Wickerson.
SBY 18:19:57 [stride_detector_cover] engine_0.trace250: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:57 [stride_detector_cover] engine_0.trace251: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:57 [stride_detector_cover] engine_0.trace251: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:57 [stride_detector_cover] engine_0.trace251: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:57 [stride_detector_cover] engine_0.trace251: This license was issued to John P Wickerson.
SBY 18:19:57 [stride_detector_cover] engine_0.trace251: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:57 [stride_detector_cover] engine_0.trace256: starting process "cd stride_detector_cover/engine_0; yosys -ql trace256.log trace256.ys"
SBY 18:19:57 [stride_detector_cover] engine_0: ##   0:07:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_844 in step 0.
SBY 18:19:57 [stride_detector_cover] engine_0: ##   0:07:51  Writing trace to Verilog testbench: engine_0/trace453_tb.v
SBY 18:19:57 [stride_detector_cover] engine_0: ##   0:07:51  Writing trace to constraints file: engine_0/trace453.smtc
SBY 18:19:57 [stride_detector_cover] engine_0: ##   0:07:51  Writing trace to Yosys witness file: engine_0/trace453.yw
SBY 18:19:58 [stride_detector_cover] engine_0.trace453: Generating simulation trace for witness file: engine_0/trace453.yw
SBY 18:19:58 [stride_detector_cover] engine_0: ##   0:07:52  Checking cover reachability in step 0..
SBY 18:19:58 [stride_detector_cover] engine_0.trace252: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:19:58 [stride_detector_cover] engine_0.trace252: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:19:58 [stride_detector_cover] engine_0.trace252: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:19:58 [stride_detector_cover] engine_0.trace252: This license was issued to John P Wickerson.
SBY 18:19:58 [stride_detector_cover] engine_0.trace252: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:19:58 [stride_detector_cover] engine_0: ##   0:07:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_812 in step 0.
SBY 18:19:58 [stride_detector_cover] engine_0: ##   0:07:52  Writing trace to Verilog testbench: engine_0/trace454_tb.v
SBY 18:19:58 [stride_detector_cover] engine_0.trace250: finished (returncode=0)
SBY 18:19:58 [stride_detector_cover] engine_0: ##   0:07:52  Writing trace to constraints file: engine_0/trace454.smtc
SBY 18:19:59 [stride_detector_cover] engine_0: ##   0:07:52  Writing trace to Yosys witness file: engine_0/trace454.yw
SBY 18:19:59 [stride_detector_cover] engine_0.trace251: finished (returncode=0)
SBY 18:19:59 [stride_detector_cover] engine_0.trace257: starting process "cd stride_detector_cover/engine_0; yosys -ql trace257.log trace257.ys"
SBY 18:19:59 [stride_detector_cover] engine_0.trace454: Generating simulation trace for witness file: engine_0/trace454.yw
SBY 18:19:59 [stride_detector_cover] engine_0: ##   0:07:52  Checking cover reachability in step 0..
SBY 18:19:59 [stride_detector_cover] engine_0.trace258: starting process "cd stride_detector_cover/engine_0; yosys -ql trace258.log trace258.ys"
SBY 18:19:59 [stride_detector_cover] engine_0.trace252: finished (returncode=0)
SBY 18:19:59 [stride_detector_cover] engine_0: ##   0:07:53  Reached cover statement at stride_values.stride_values_2.stride_2_seen_780 in step 0.
SBY 18:19:59 [stride_detector_cover] engine_0: ##   0:07:53  Writing trace to Verilog testbench: engine_0/trace455_tb.v
SBY 18:19:59 [stride_detector_cover] engine_0: ##   0:07:53  Writing trace to constraints file: engine_0/trace455.smtc
SBY 18:19:59 [stride_detector_cover] engine_0.trace259: starting process "cd stride_detector_cover/engine_0; yosys -ql trace259.log trace259.ys"
SBY 18:20:00 [stride_detector_cover] engine_0: ##   0:07:53  Writing trace to Yosys witness file: engine_0/trace455.yw
SBY 18:20:00 [stride_detector_cover] engine_0.trace455: Generating simulation trace for witness file: engine_0/trace455.yw
SBY 18:20:00 [stride_detector_cover] engine_0: ##   0:07:54  Checking cover reachability in step 0..
SBY 18:20:00 [stride_detector_cover] engine_0.trace253: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:00 [stride_detector_cover] engine_0.trace253: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:00 [stride_detector_cover] engine_0.trace253: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:00 [stride_detector_cover] engine_0.trace253: This license was issued to John P Wickerson.
SBY 18:20:00 [stride_detector_cover] engine_0.trace253: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:00 [stride_detector_cover] engine_0: ##   0:07:54  Reached cover statement at stride_values.stride_values_2.stride_2_seen_76 in step 0.
SBY 18:20:00 [stride_detector_cover] engine_0: ##   0:07:54  Writing trace to Verilog testbench: engine_0/trace456_tb.v
SBY 18:20:00 [stride_detector_cover] engine_0: ##   0:07:54  Writing trace to constraints file: engine_0/trace456.smtc
SBY 18:20:00 [stride_detector_cover] engine_0: ##   0:07:54  Writing trace to Yosys witness file: engine_0/trace456.yw
SBY 18:20:01 [stride_detector_cover] engine_0.trace456: Generating simulation trace for witness file: engine_0/trace456.yw
SBY 18:20:01 [stride_detector_cover] engine_0: ##   0:07:55  Checking cover reachability in step 0..
SBY 18:20:01 [stride_detector_cover] engine_0.trace253: finished (returncode=0)
SBY 18:20:01 [stride_detector_cover] engine_0.trace260: starting process "cd stride_detector_cover/engine_0; yosys -ql trace260.log trace260.ys"
SBY 18:20:01 [stride_detector_cover] engine_0.trace255: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:01 [stride_detector_cover] engine_0.trace255: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:01 [stride_detector_cover] engine_0.trace255: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:01 [stride_detector_cover] engine_0.trace255: This license was issued to John P Wickerson.
SBY 18:20:01 [stride_detector_cover] engine_0.trace255: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:01 [stride_detector_cover] engine_0: ##   0:07:55  Reached cover statement at stride_values.stride_values_2.stride_2_seen_748 in step 0.
SBY 18:20:02 [stride_detector_cover] engine_0: ##   0:07:55  Writing trace to Verilog testbench: engine_0/trace457_tb.v
SBY 18:20:02 [stride_detector_cover] engine_0: ##   0:07:55  Writing trace to constraints file: engine_0/trace457.smtc
SBY 18:20:02 [stride_detector_cover] engine_0.trace254: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:02 [stride_detector_cover] engine_0.trace254: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:02 [stride_detector_cover] engine_0.trace254: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:02 [stride_detector_cover] engine_0.trace254: This license was issued to John P Wickerson.
SBY 18:20:02 [stride_detector_cover] engine_0.trace254: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:02 [stride_detector_cover] engine_0: ##   0:07:56  Writing trace to Yosys witness file: engine_0/trace457.yw
SBY 18:20:02 [stride_detector_cover] engine_0.trace457: Generating simulation trace for witness file: engine_0/trace457.yw
SBY 18:20:02 [stride_detector_cover] engine_0: ##   0:07:56  Checking cover reachability in step 0..
SBY 18:20:02 [stride_detector_cover] engine_0: ##   0:07:56  Reached cover statement at stride_values.stride_values_2.stride_2_seen_716 in step 0.
SBY 18:20:02 [stride_detector_cover] engine_0: ##   0:07:56  Writing trace to Verilog testbench: engine_0/trace458_tb.v
SBY 18:20:03 [stride_detector_cover] engine_0: ##   0:07:56  Writing trace to constraints file: engine_0/trace458.smtc
SBY 18:20:03 [stride_detector_cover] engine_0: ##   0:07:57  Writing trace to Yosys witness file: engine_0/trace458.yw
SBY 18:20:03 [stride_detector_cover] engine_0.trace458: Generating simulation trace for witness file: engine_0/trace458.yw
SBY 18:20:03 [stride_detector_cover] engine_0: ##   0:07:57  Checking cover reachability in step 0..
SBY 18:20:03 [stride_detector_cover] engine_0.trace255: finished (returncode=0)
SBY 18:20:03 [stride_detector_cover] engine_0.trace254: finished (returncode=0)
SBY 18:20:03 [stride_detector_cover] engine_0.trace261: starting process "cd stride_detector_cover/engine_0; yosys -ql trace261.log trace261.ys"
SBY 18:20:04 [stride_detector_cover] engine_0: ##   0:07:57  Reached cover statement at stride_values.stride_values_2.stride_2_seen_684 in step 0.
SBY 18:20:04 [stride_detector_cover] engine_0: ##   0:07:57  Writing trace to Verilog testbench: engine_0/trace459_tb.v
SBY 18:20:04 [stride_detector_cover] engine_0: ##   0:07:57  Writing trace to constraints file: engine_0/trace459.smtc
SBY 18:20:04 [stride_detector_cover] engine_0: ##   0:07:57  Writing trace to Yosys witness file: engine_0/trace459.yw
SBY 18:20:04 [stride_detector_cover] engine_0.trace459: Generating simulation trace for witness file: engine_0/trace459.yw
SBY 18:20:04 [stride_detector_cover] engine_0: ##   0:07:58  Checking cover reachability in step 0..
SBY 18:20:04 [stride_detector_cover] engine_0.trace262: starting process "cd stride_detector_cover/engine_0; yosys -ql trace262.log trace262.ys"
SBY 18:20:04 [stride_detector_cover] engine_0: ##   0:07:58  Reached cover statement at stride_values.stride_values_2.stride_2_seen_652 in step 0.
SBY 18:20:04 [stride_detector_cover] engine_0: ##   0:07:58  Writing trace to Verilog testbench: engine_0/trace460_tb.v
SBY 18:20:04 [stride_detector_cover] engine_0: ##   0:07:58  Writing trace to constraints file: engine_0/trace460.smtc
SBY 18:20:04 [stride_detector_cover] engine_0: ##   0:07:58  Writing trace to Yosys witness file: engine_0/trace460.yw
SBY 18:20:04 [stride_detector_cover] engine_0.trace460: Generating simulation trace for witness file: engine_0/trace460.yw
SBY 18:20:05 [stride_detector_cover] engine_0: ##   0:07:58  Checking cover reachability in step 0..
SBY 18:20:05 [stride_detector_cover] engine_0.trace256: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:05 [stride_detector_cover] engine_0.trace256: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:05 [stride_detector_cover] engine_0.trace256: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:05 [stride_detector_cover] engine_0.trace256: This license was issued to John P Wickerson.
SBY 18:20:05 [stride_detector_cover] engine_0.trace256: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:06 [stride_detector_cover] engine_0: ##   0:08:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_620 in step 0.
SBY 18:20:06 [stride_detector_cover] engine_0: ##   0:08:00  Writing trace to Verilog testbench: engine_0/trace461_tb.v
SBY 18:20:06 [stride_detector_cover] engine_0: ##   0:08:00  Writing trace to constraints file: engine_0/trace461.smtc
SBY 18:20:06 [stride_detector_cover] engine_0: ##   0:08:00  Writing trace to Yosys witness file: engine_0/trace461.yw
SBY 18:20:06 [stride_detector_cover] engine_0.trace461: Generating simulation trace for witness file: engine_0/trace461.yw
SBY 18:20:06 [stride_detector_cover] engine_0: ##   0:08:00  Checking cover reachability in step 0..
SBY 18:20:06 [stride_detector_cover] engine_0.trace257: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:06 [stride_detector_cover] engine_0.trace257: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:06 [stride_detector_cover] engine_0.trace257: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:06 [stride_detector_cover] engine_0.trace257: This license was issued to John P Wickerson.
SBY 18:20:07 [stride_detector_cover] engine_0.trace257: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:07 [stride_detector_cover] engine_0.trace256: finished (returncode=0)
SBY 18:20:07 [stride_detector_cover] engine_0.trace263: starting process "cd stride_detector_cover/engine_0; yosys -ql trace263.log trace263.ys"
SBY 18:20:07 [stride_detector_cover] engine_0.trace258: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:07 [stride_detector_cover] engine_0.trace258: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:07 [stride_detector_cover] engine_0.trace258: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:07 [stride_detector_cover] engine_0.trace258: This license was issued to John P Wickerson.
SBY 18:20:07 [stride_detector_cover] engine_0.trace258: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:07 [stride_detector_cover] engine_0: ##   0:08:01  Reached cover statement at stride_values.stride_values_2.stride_2_seen_588 in step 0.
SBY 18:20:08 [stride_detector_cover] engine_0: ##   0:08:01  Writing trace to Verilog testbench: engine_0/trace462_tb.v
SBY 18:20:08 [stride_detector_cover] engine_0.trace259: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:08 [stride_detector_cover] engine_0.trace259: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:08 [stride_detector_cover] engine_0.trace259: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:08 [stride_detector_cover] engine_0.trace259: This license was issued to John P Wickerson.
SBY 18:20:08 [stride_detector_cover] engine_0.trace259: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:08 [stride_detector_cover] engine_0: ##   0:08:02  Writing trace to constraints file: engine_0/trace462.smtc
SBY 18:20:08 [stride_detector_cover] engine_0.trace257: finished (returncode=0)
SBY 18:20:08 [stride_detector_cover] engine_0: ##   0:08:02  Writing trace to Yosys witness file: engine_0/trace462.yw
SBY 18:20:08 [stride_detector_cover] engine_0.trace462: Generating simulation trace for witness file: engine_0/trace462.yw
SBY 18:20:08 [stride_detector_cover] engine_0: ##   0:08:02  Checking cover reachability in step 0..
SBY 18:20:08 [stride_detector_cover] engine_0.trace264: starting process "cd stride_detector_cover/engine_0; yosys -ql trace264.log trace264.ys"
SBY 18:20:08 [stride_detector_cover] engine_0.trace258: finished (returncode=0)
SBY 18:20:09 [stride_detector_cover] engine_0: ##   0:08:02  Reached cover statement at stride_values.stride_values_2.stride_2_seen_556 in step 0.
SBY 18:20:09 [stride_detector_cover] engine_0: ##   0:08:02  Writing trace to Verilog testbench: engine_0/trace463_tb.v
SBY 18:20:09 [stride_detector_cover] engine_0: ##   0:08:03  Writing trace to constraints file: engine_0/trace463.smtc
SBY 18:20:09 [stride_detector_cover] engine_0: ##   0:08:03  Writing trace to Yosys witness file: engine_0/trace463.yw
SBY 18:20:09 [stride_detector_cover] engine_0.trace265: starting process "cd stride_detector_cover/engine_0; yosys -ql trace265.log trace265.ys"
SBY 18:20:09 [stride_detector_cover] engine_0.trace463: Generating simulation trace for witness file: engine_0/trace463.yw
SBY 18:20:09 [stride_detector_cover] engine_0: ##   0:08:03  Checking cover reachability in step 0..
SBY 18:20:09 [stride_detector_cover] engine_0.trace259: finished (returncode=0)
SBY 18:20:09 [stride_detector_cover] engine_0.trace266: starting process "cd stride_detector_cover/engine_0; yosys -ql trace266.log trace266.ys"
SBY 18:20:10 [stride_detector_cover] engine_0.trace260: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:10 [stride_detector_cover] engine_0.trace260: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:10 [stride_detector_cover] engine_0.trace260: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:10 [stride_detector_cover] engine_0.trace260: This license was issued to John P Wickerson.
SBY 18:20:10 [stride_detector_cover] engine_0.trace260: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:10 [stride_detector_cover] engine_0: ##   0:08:04  Reached cover statement at stride_values.stride_values_2.stride_2_seen_524 in step 0.
SBY 18:20:10 [stride_detector_cover] engine_0: ##   0:08:04  Writing trace to Verilog testbench: engine_0/trace464_tb.v
SBY 18:20:10 [stride_detector_cover] engine_0: ##   0:08:04  Writing trace to constraints file: engine_0/trace464.smtc
SBY 18:20:10 [stride_detector_cover] engine_0: ##   0:08:04  Writing trace to Yosys witness file: engine_0/trace464.yw
SBY 18:20:10 [stride_detector_cover] engine_0.trace464: Generating simulation trace for witness file: engine_0/trace464.yw
SBY 18:20:10 [stride_detector_cover] engine_0: ##   0:08:04  Checking cover reachability in step 0..
SBY 18:20:11 [stride_detector_cover] engine_0.trace260: finished (returncode=0)
SBY 18:20:11 [stride_detector_cover] engine_0.trace267: starting process "cd stride_detector_cover/engine_0; yosys -ql trace267.log trace267.ys"
SBY 18:20:11 [stride_detector_cover] engine_0: ##   0:08:05  Reached cover statement at stride_values.stride_values_2.stride_2_seen_492 in step 0.
SBY 18:20:11 [stride_detector_cover] engine_0: ##   0:08:05  Writing trace to Verilog testbench: engine_0/trace465_tb.v
SBY 18:20:11 [stride_detector_cover] engine_0: ##   0:08:05  Writing trace to constraints file: engine_0/trace465.smtc
SBY 18:20:11 [stride_detector_cover] engine_0: ##   0:08:05  Writing trace to Yosys witness file: engine_0/trace465.yw
SBY 18:20:11 [stride_detector_cover] engine_0.trace465: Generating simulation trace for witness file: engine_0/trace465.yw
SBY 18:20:12 [stride_detector_cover] engine_0: ##   0:08:05  Checking cover reachability in step 0..
SBY 18:20:12 [stride_detector_cover] engine_0.trace261: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:12 [stride_detector_cover] engine_0.trace261: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:12 [stride_detector_cover] engine_0.trace261: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:12 [stride_detector_cover] engine_0.trace261: This license was issued to John P Wickerson.
SBY 18:20:12 [stride_detector_cover] engine_0.trace261: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:12 [stride_detector_cover] engine_0.trace262: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:12 [stride_detector_cover] engine_0.trace262: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:12 [stride_detector_cover] engine_0.trace262: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:12 [stride_detector_cover] engine_0.trace262: This license was issued to John P Wickerson.
SBY 18:20:12 [stride_detector_cover] engine_0.trace262: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:12 [stride_detector_cover] engine_0: ##   0:08:06  Reached cover statement at stride_values.stride_values_2.stride_2_seen_460 in step 0.
SBY 18:20:12 [stride_detector_cover] engine_0: ##   0:08:06  Writing trace to Verilog testbench: engine_0/trace466_tb.v
SBY 18:20:12 [stride_detector_cover] engine_0: ##   0:08:06  Writing trace to constraints file: engine_0/trace466.smtc
SBY 18:20:12 [stride_detector_cover] engine_0: ##   0:08:06  Writing trace to Yosys witness file: engine_0/trace466.yw
SBY 18:20:13 [stride_detector_cover] engine_0.trace466: Generating simulation trace for witness file: engine_0/trace466.yw
SBY 18:20:13 [stride_detector_cover] engine_0: ##   0:08:06  Checking cover reachability in step 0..
SBY 18:20:13 [stride_detector_cover] engine_0.trace261: finished (returncode=0)
SBY 18:20:13 [stride_detector_cover] engine_0.trace262: finished (returncode=0)
SBY 18:20:13 [stride_detector_cover] engine_0.trace268: starting process "cd stride_detector_cover/engine_0; yosys -ql trace268.log trace268.ys"
SBY 18:20:13 [stride_detector_cover] engine_0: ##   0:08:07  Reached cover statement at stride_values.stride_values_2.stride_2_seen_44 in step 0.
SBY 18:20:13 [stride_detector_cover] engine_0: ##   0:08:07  Writing trace to Verilog testbench: engine_0/trace467_tb.v
SBY 18:20:13 [stride_detector_cover] engine_0: ##   0:08:07  Writing trace to constraints file: engine_0/trace467.smtc
SBY 18:20:13 [stride_detector_cover] engine_0: ##   0:08:07  Writing trace to Yosys witness file: engine_0/trace467.yw
SBY 18:20:14 [stride_detector_cover] engine_0.trace467: Generating simulation trace for witness file: engine_0/trace467.yw
SBY 18:20:14 [stride_detector_cover] engine_0: ##   0:08:07  Checking cover reachability in step 0..
SBY 18:20:14 [stride_detector_cover] engine_0.trace269: starting process "cd stride_detector_cover/engine_0; yosys -ql trace269.log trace269.ys"
SBY 18:20:15 [stride_detector_cover] engine_0: ##   0:08:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_428 in step 0.
SBY 18:20:15 [stride_detector_cover] engine_0: ##   0:08:08  Writing trace to Verilog testbench: engine_0/trace468_tb.v
SBY 18:20:15 [stride_detector_cover] engine_0: ##   0:08:08  Writing trace to constraints file: engine_0/trace468.smtc
SBY 18:20:15 [stride_detector_cover] engine_0: ##   0:08:09  Writing trace to Yosys witness file: engine_0/trace468.yw
SBY 18:20:15 [stride_detector_cover] engine_0.trace263: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:15 [stride_detector_cover] engine_0.trace263: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:15 [stride_detector_cover] engine_0.trace263: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:15 [stride_detector_cover] engine_0.trace263: This license was issued to John P Wickerson.
SBY 18:20:15 [stride_detector_cover] engine_0.trace263: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:15 [stride_detector_cover] engine_0.trace468: Generating simulation trace for witness file: engine_0/trace468.yw
SBY 18:20:15 [stride_detector_cover] engine_0: ##   0:08:09  Checking cover reachability in step 0..
SBY 18:20:16 [stride_detector_cover] engine_0: ##   0:08:09  Reached cover statement at stride_values.stride_values_2.stride_2_seen_396 in step 0.
SBY 18:20:16 [stride_detector_cover] engine_0: ##   0:08:09  Writing trace to Verilog testbench: engine_0/trace469_tb.v
SBY 18:20:16 [stride_detector_cover] engine_0: ##   0:08:10  Writing trace to constraints file: engine_0/trace469.smtc
SBY 18:20:16 [stride_detector_cover] engine_0: ##   0:08:10  Writing trace to Yosys witness file: engine_0/trace469.yw
SBY 18:20:16 [stride_detector_cover] engine_0.trace469: Generating simulation trace for witness file: engine_0/trace469.yw
SBY 18:20:16 [stride_detector_cover] engine_0: ##   0:08:10  Checking cover reachability in step 0..
SBY 18:20:16 [stride_detector_cover] engine_0.trace264: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:16 [stride_detector_cover] engine_0.trace264: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:16 [stride_detector_cover] engine_0.trace264: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:16 [stride_detector_cover] engine_0.trace264: This license was issued to John P Wickerson.
SBY 18:20:16 [stride_detector_cover] engine_0.trace264: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:16 [stride_detector_cover] engine_0.trace263: finished (returncode=0)
SBY 18:20:16 [stride_detector_cover] engine_0.trace270: starting process "cd stride_detector_cover/engine_0; yosys -ql trace270.log trace270.ys"
SBY 18:20:17 [stride_detector_cover] engine_0.trace265: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:17 [stride_detector_cover] engine_0.trace265: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:17 [stride_detector_cover] engine_0.trace265: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:17 [stride_detector_cover] engine_0.trace265: This license was issued to John P Wickerson.
SBY 18:20:17 [stride_detector_cover] engine_0.trace265: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:17 [stride_detector_cover] engine_0: ##   0:08:11  Reached cover statement at stride_values.stride_values_2.stride_2_seen_364 in step 0.
SBY 18:20:17 [stride_detector_cover] engine_0: ##   0:08:11  Writing trace to Verilog testbench: engine_0/trace470_tb.v
SBY 18:20:17 [stride_detector_cover] engine_0: ##   0:08:11  Writing trace to constraints file: engine_0/trace470.smtc
SBY 18:20:17 [stride_detector_cover] engine_0: ##   0:08:11  Writing trace to Yosys witness file: engine_0/trace470.yw
SBY 18:20:17 [stride_detector_cover] engine_0.trace470: Generating simulation trace for witness file: engine_0/trace470.yw
SBY 18:20:17 [stride_detector_cover] engine_0: ##   0:08:11  Checking cover reachability in step 0..
SBY 18:20:17 [stride_detector_cover] engine_0.trace266: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:17 [stride_detector_cover] engine_0.trace266: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:17 [stride_detector_cover] engine_0.trace266: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:17 [stride_detector_cover] engine_0.trace266: This license was issued to John P Wickerson.
SBY 18:20:18 [stride_detector_cover] engine_0.trace266: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:18 [stride_detector_cover] engine_0.trace264: finished (returncode=0)
SBY 18:20:18 [stride_detector_cover] engine_0.trace271: starting process "cd stride_detector_cover/engine_0; yosys -ql trace271.log trace271.ys"
SBY 18:20:18 [stride_detector_cover] engine_0: ##   0:08:12  Reached cover statement at stride_values.stride_values_2.stride_2_seen_332 in step 0.
SBY 18:20:18 [stride_detector_cover] engine_0: ##   0:08:12  Writing trace to Verilog testbench: engine_0/trace471_tb.v
SBY 18:20:18 [stride_detector_cover] engine_0: ##   0:08:12  Writing trace to constraints file: engine_0/trace471.smtc
SBY 18:20:18 [stride_detector_cover] engine_0.trace265: finished (returncode=0)
SBY 18:20:18 [stride_detector_cover] engine_0: ##   0:08:12  Writing trace to Yosys witness file: engine_0/trace471.yw
SBY 18:20:18 [stride_detector_cover] engine_0.trace471: Generating simulation trace for witness file: engine_0/trace471.yw
SBY 18:20:19 [stride_detector_cover] engine_0: ##   0:08:12  Checking cover reachability in step 0..
SBY 18:20:19 [stride_detector_cover] engine_0.trace272: starting process "cd stride_detector_cover/engine_0; yosys -ql trace272.log trace272.ys"
SBY 18:20:19 [stride_detector_cover] engine_0.trace266: finished (returncode=0)
SBY 18:20:19 [stride_detector_cover] engine_0: ##   0:08:13  Reached cover statement at stride_values.stride_values_2.stride_2_seen_300 in step 0.
SBY 18:20:19 [stride_detector_cover] engine_0: ##   0:08:13  Writing trace to Verilog testbench: engine_0/trace472_tb.v
SBY 18:20:19 [stride_detector_cover] engine_0: ##   0:08:13  Writing trace to constraints file: engine_0/trace472.smtc
SBY 18:20:19 [stride_detector_cover] engine_0.trace267: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:19 [stride_detector_cover] engine_0.trace267: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:19 [stride_detector_cover] engine_0.trace267: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:19 [stride_detector_cover] engine_0.trace267: This license was issued to John P Wickerson.
SBY 18:20:19 [stride_detector_cover] engine_0.trace267: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:19 [stride_detector_cover] engine_0.trace273: starting process "cd stride_detector_cover/engine_0; yosys -ql trace273.log trace273.ys"
SBY 18:20:19 [stride_detector_cover] engine_0: ##   0:08:13  Writing trace to Yosys witness file: engine_0/trace472.yw
SBY 18:20:19 [stride_detector_cover] engine_0.trace472: Generating simulation trace for witness file: engine_0/trace472.yw
SBY 18:20:20 [stride_detector_cover] engine_0: ##   0:08:13  Checking cover reachability in step 0..
SBY 18:20:20 [stride_detector_cover] engine_0: ##   0:08:14  Reached cover statement at stride_values.stride_values_2.stride_2_seen_268 in step 0.
SBY 18:20:20 [stride_detector_cover] engine_0: ##   0:08:14  Writing trace to Verilog testbench: engine_0/trace473_tb.v
SBY 18:20:20 [stride_detector_cover] engine_0: ##   0:08:14  Writing trace to constraints file: engine_0/trace473.smtc
SBY 18:20:20 [stride_detector_cover] engine_0: ##   0:08:14  Writing trace to Yosys witness file: engine_0/trace473.yw
SBY 18:20:20 [stride_detector_cover] engine_0.trace473: Generating simulation trace for witness file: engine_0/trace473.yw
SBY 18:20:20 [stride_detector_cover] engine_0: ##   0:08:14  Checking cover reachability in step 0..
SBY 18:20:20 [stride_detector_cover] engine_0.trace267: finished (returncode=0)
SBY 18:20:21 [stride_detector_cover] engine_0.trace274: starting process "cd stride_detector_cover/engine_0; yosys -ql trace274.log trace274.ys"
SBY 18:20:21 [stride_detector_cover] engine_0.trace268: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:21 [stride_detector_cover] engine_0.trace268: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:21 [stride_detector_cover] engine_0.trace268: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:21 [stride_detector_cover] engine_0.trace268: This license was issued to John P Wickerson.
SBY 18:20:21 [stride_detector_cover] engine_0.trace268: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:21 [stride_detector_cover] engine_0: ##   0:08:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_236 in step 0.
SBY 18:20:21 [stride_detector_cover] engine_0: ##   0:08:15  Writing trace to Verilog testbench: engine_0/trace474_tb.v
SBY 18:20:21 [stride_detector_cover] engine_0: ##   0:08:15  Writing trace to constraints file: engine_0/trace474.smtc
SBY 18:20:21 [stride_detector_cover] engine_0: ##   0:08:15  Writing trace to Yosys witness file: engine_0/trace474.yw
SBY 18:20:21 [stride_detector_cover] engine_0.trace474: Generating simulation trace for witness file: engine_0/trace474.yw
SBY 18:20:22 [stride_detector_cover] engine_0: ##   0:08:15  Checking cover reachability in step 0..
SBY 18:20:22 [stride_detector_cover] engine_0.trace269: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:22 [stride_detector_cover] engine_0.trace269: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:22 [stride_detector_cover] engine_0.trace269: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:22 [stride_detector_cover] engine_0.trace269: This license was issued to John P Wickerson.
SBY 18:20:22 [stride_detector_cover] engine_0.trace269: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:22 [stride_detector_cover] engine_0.trace268: finished (returncode=0)
SBY 18:20:22 [stride_detector_cover] engine_0: ##   0:08:16  Reached cover statement at stride_values.stride_values_2.stride_2_seen_204 in step 0.
SBY 18:20:22 [stride_detector_cover] engine_0: ##   0:08:16  Writing trace to Verilog testbench: engine_0/trace475_tb.v
SBY 18:20:22 [stride_detector_cover] engine_0: ##   0:08:16  Writing trace to constraints file: engine_0/trace475.smtc
SBY 18:20:22 [stride_detector_cover] engine_0: ##   0:08:16  Writing trace to Yosys witness file: engine_0/trace475.yw
SBY 18:20:22 [stride_detector_cover] engine_0.trace475: Generating simulation trace for witness file: engine_0/trace475.yw
SBY 18:20:23 [stride_detector_cover] engine_0: ##   0:08:16  Checking cover reachability in step 0..
SBY 18:20:23 [stride_detector_cover] engine_0.trace275: starting process "cd stride_detector_cover/engine_0; yosys -ql trace275.log trace275.ys"
SBY 18:20:23 [stride_detector_cover] engine_0.trace269: finished (returncode=0)
SBY 18:20:23 [stride_detector_cover] engine_0: ##   0:08:17  Reached cover statement at stride_values.stride_values_2.stride_2_seen_172 in step 0.
SBY 18:20:23 [stride_detector_cover] engine_0: ##   0:08:17  Writing trace to Verilog testbench: engine_0/trace476_tb.v
SBY 18:20:23 [stride_detector_cover] engine_0: ##   0:08:17  Writing trace to constraints file: engine_0/trace476.smtc
SBY 18:20:23 [stride_detector_cover] engine_0: ##   0:08:17  Writing trace to Yosys witness file: engine_0/trace476.yw
SBY 18:20:23 [stride_detector_cover] engine_0.trace476: Generating simulation trace for witness file: engine_0/trace476.yw
SBY 18:20:24 [stride_detector_cover] engine_0: ##   0:08:17  Checking cover reachability in step 0..
SBY 18:20:24 [stride_detector_cover] engine_0.trace276: starting process "cd stride_detector_cover/engine_0; yosys -ql trace276.log trace276.ys"
SBY 18:20:24 [stride_detector_cover] engine_0: ##   0:08:18  Reached cover statement at stride_values.stride_values_2.stride_2_seen_140 in step 0.
SBY 18:20:24 [stride_detector_cover] engine_0: ##   0:08:18  Writing trace to Verilog testbench: engine_0/trace477_tb.v
SBY 18:20:24 [stride_detector_cover] engine_0: ##   0:08:18  Writing trace to constraints file: engine_0/trace477.smtc
SBY 18:20:24 [stride_detector_cover] engine_0: ##   0:08:18  Writing trace to Yosys witness file: engine_0/trace477.yw
SBY 18:20:24 [stride_detector_cover] engine_0.trace477: Generating simulation trace for witness file: engine_0/trace477.yw
SBY 18:20:24 [stride_detector_cover] engine_0: ##   0:08:18  Checking cover reachability in step 0..
SBY 18:20:25 [stride_detector_cover] engine_0.trace270: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:25 [stride_detector_cover] engine_0.trace270: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:25 [stride_detector_cover] engine_0.trace270: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:25 [stride_detector_cover] engine_0.trace270: This license was issued to John P Wickerson.
SBY 18:20:25 [stride_detector_cover] engine_0.trace270: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:25 [stride_detector_cover] engine_0: ##   0:08:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_12 in step 0.
SBY 18:20:25 [stride_detector_cover] engine_0: ##   0:08:19  Writing trace to Verilog testbench: engine_0/trace478_tb.v
SBY 18:20:25 [stride_detector_cover] engine_0: ##   0:08:19  Writing trace to constraints file: engine_0/trace478.smtc
SBY 18:20:25 [stride_detector_cover] engine_0: ##   0:08:19  Writing trace to Yosys witness file: engine_0/trace478.yw
SBY 18:20:25 [stride_detector_cover] engine_0.trace478: Generating simulation trace for witness file: engine_0/trace478.yw
SBY 18:20:25 [stride_detector_cover] engine_0: ##   0:08:19  Checking cover reachability in step 0..
SBY 18:20:26 [stride_detector_cover] engine_0: ##   0:08:20  Reached cover statement at stride_values.stride_values_2.stride_2_seen_108 in step 0.
SBY 18:20:26 [stride_detector_cover] engine_0: ##   0:08:20  Writing trace to Verilog testbench: engine_0/trace479_tb.v
SBY 18:20:26 [stride_detector_cover] engine_0: ##   0:08:20  Writing trace to constraints file: engine_0/trace479.smtc
SBY 18:20:26 [stride_detector_cover] engine_0: ##   0:08:20  Writing trace to Yosys witness file: engine_0/trace479.yw
SBY 18:20:26 [stride_detector_cover] engine_0.trace270: finished (returncode=0)
SBY 18:20:26 [stride_detector_cover] engine_0.trace479: Generating simulation trace for witness file: engine_0/trace479.yw
SBY 18:20:26 [stride_detector_cover] engine_0: ##   0:08:20  Checking cover reachability in step 0..
SBY 18:20:26 [stride_detector_cover] engine_0.trace271: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:26 [stride_detector_cover] engine_0.trace271: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:26 [stride_detector_cover] engine_0.trace271: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:26 [stride_detector_cover] engine_0.trace271: This license was issued to John P Wickerson.
SBY 18:20:26 [stride_detector_cover] engine_0.trace271: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:26 [stride_detector_cover] engine_0.trace277: starting process "cd stride_detector_cover/engine_0; yosys -ql trace277.log trace277.ys"
SBY 18:20:27 [stride_detector_cover] engine_0: ##   0:08:21  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1004 in step 0.
SBY 18:20:27 [stride_detector_cover] engine_0: ##   0:08:21  Writing trace to Verilog testbench: engine_0/trace480_tb.v
SBY 18:20:27 [stride_detector_cover] engine_0: ##   0:08:21  Writing trace to constraints file: engine_0/trace480.smtc
SBY 18:20:27 [stride_detector_cover] engine_0.trace272: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:27 [stride_detector_cover] engine_0.trace272: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:27 [stride_detector_cover] engine_0.trace272: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:27 [stride_detector_cover] engine_0.trace272: This license was issued to John P Wickerson.
SBY 18:20:27 [stride_detector_cover] engine_0.trace272: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:27 [stride_detector_cover] engine_0: ##   0:08:21  Writing trace to Yosys witness file: engine_0/trace480.yw
SBY 18:20:27 [stride_detector_cover] engine_0.trace480: Generating simulation trace for witness file: engine_0/trace480.yw
SBY 18:20:27 [stride_detector_cover] engine_0: ##   0:08:21  Checking cover reachability in step 0..
SBY 18:20:28 [stride_detector_cover] engine_0.trace271: finished (returncode=0)
SBY 18:20:28 [stride_detector_cover] engine_0.trace273: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:28 [stride_detector_cover] engine_0.trace273: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:28 [stride_detector_cover] engine_0.trace273: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:28 [stride_detector_cover] engine_0.trace273: This license was issued to John P Wickerson.
SBY 18:20:28 [stride_detector_cover] engine_0.trace273: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:28 [stride_detector_cover] engine_0: ##   0:08:22  Reached cover statement at stride_values.stride_values_2.stride_2_seen_968 in step 0.
SBY 18:20:28 [stride_detector_cover] engine_0: ##   0:08:22  Writing trace to Verilog testbench: engine_0/trace481_tb.v
SBY 18:20:28 [stride_detector_cover] engine_0: ##   0:08:22  Writing trace to constraints file: engine_0/trace481.smtc
SBY 18:20:28 [stride_detector_cover] engine_0: ##   0:08:22  Writing trace to Yosys witness file: engine_0/trace481.yw
SBY 18:20:28 [stride_detector_cover] engine_0.trace272: finished (returncode=0)
SBY 18:20:28 [stride_detector_cover] engine_0.trace278: starting process "cd stride_detector_cover/engine_0; yosys -ql trace278.log trace278.ys"
SBY 18:20:28 [stride_detector_cover] engine_0.trace481: Generating simulation trace for witness file: engine_0/trace481.yw
SBY 18:20:28 [stride_detector_cover] engine_0: ##   0:08:22  Checking cover reachability in step 0..
SBY 18:20:29 [stride_detector_cover] engine_0.trace279: starting process "cd stride_detector_cover/engine_0; yosys -ql trace279.log trace279.ys"
SBY 18:20:29 [stride_detector_cover] engine_0: ##   0:08:22  Reached cover statement at stride_values.stride_values_2.stride_2_seen_936 in step 0.
SBY 18:20:29 [stride_detector_cover] engine_0: ##   0:08:23  Writing trace to Verilog testbench: engine_0/trace482_tb.v
SBY 18:20:29 [stride_detector_cover] engine_0: ##   0:08:23  Writing trace to constraints file: engine_0/trace482.smtc
SBY 18:20:29 [stride_detector_cover] engine_0: ##   0:08:23  Writing trace to Yosys witness file: engine_0/trace482.yw
SBY 18:20:29 [stride_detector_cover] engine_0.trace273: finished (returncode=0)
SBY 18:20:29 [stride_detector_cover] engine_0.trace482: Generating simulation trace for witness file: engine_0/trace482.yw
SBY 18:20:29 [stride_detector_cover] engine_0: ##   0:08:23  Checking cover reachability in step 0..
SBY 18:20:29 [stride_detector_cover] engine_0.trace274: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:29 [stride_detector_cover] engine_0.trace274: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:29 [stride_detector_cover] engine_0.trace274: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:29 [stride_detector_cover] engine_0.trace274: This license was issued to John P Wickerson.
SBY 18:20:30 [stride_detector_cover] engine_0.trace274: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:30 [stride_detector_cover] engine_0.trace280: starting process "cd stride_detector_cover/engine_0; yosys -ql trace280.log trace280.ys"
SBY 18:20:30 [stride_detector_cover] engine_0: ##   0:08:23  Reached cover statement at stride_values.stride_values_2.stride_2_seen_904 in step 0.
SBY 18:20:30 [stride_detector_cover] engine_0: ##   0:08:23  Writing trace to Verilog testbench: engine_0/trace483_tb.v
SBY 18:20:30 [stride_detector_cover] engine_0: ##   0:08:24  Writing trace to constraints file: engine_0/trace483.smtc
SBY 18:20:30 [stride_detector_cover] engine_0: ##   0:08:24  Writing trace to Yosys witness file: engine_0/trace483.yw
SBY 18:20:30 [stride_detector_cover] engine_0.trace483: Generating simulation trace for witness file: engine_0/trace483.yw
SBY 18:20:30 [stride_detector_cover] engine_0: ##   0:08:24  Checking cover reachability in step 0..
SBY 18:20:30 [stride_detector_cover] engine_0: ##   0:08:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_872 in step 0.
SBY 18:20:30 [stride_detector_cover] engine_0: ##   0:08:24  Writing trace to Verilog testbench: engine_0/trace484_tb.v
SBY 18:20:31 [stride_detector_cover] engine_0: ##   0:08:24  Writing trace to constraints file: engine_0/trace484.smtc
SBY 18:20:31 [stride_detector_cover] engine_0.trace274: finished (returncode=0)
SBY 18:20:31 [stride_detector_cover] engine_0: ##   0:08:25  Writing trace to Yosys witness file: engine_0/trace484.yw
SBY 18:20:31 [stride_detector_cover] engine_0.trace484: Generating simulation trace for witness file: engine_0/trace484.yw
SBY 18:20:31 [stride_detector_cover] engine_0: ##   0:08:25  Checking cover reachability in step 0..
SBY 18:20:31 [stride_detector_cover] engine_0.trace281: starting process "cd stride_detector_cover/engine_0; yosys -ql trace281.log trace281.ys"
SBY 18:20:32 [stride_detector_cover] engine_0: ##   0:08:25  Reached cover statement at stride_values.stride_values_2.stride_2_seen_840 in step 0.
SBY 18:20:32 [stride_detector_cover] engine_0: ##   0:08:25  Writing trace to Verilog testbench: engine_0/trace485_tb.v
SBY 18:20:32 [stride_detector_cover] engine_0: ##   0:08:25  Writing trace to constraints file: engine_0/trace485.smtc
SBY 18:20:32 [stride_detector_cover] engine_0.trace275: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:32 [stride_detector_cover] engine_0.trace275: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:32 [stride_detector_cover] engine_0.trace275: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:32 [stride_detector_cover] engine_0.trace275: This license was issued to John P Wickerson.
SBY 18:20:32 [stride_detector_cover] engine_0.trace275: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:32 [stride_detector_cover] engine_0: ##   0:08:26  Writing trace to Yosys witness file: engine_0/trace485.yw
SBY 18:20:32 [stride_detector_cover] engine_0.trace485: Generating simulation trace for witness file: engine_0/trace485.yw
SBY 18:20:32 [stride_detector_cover] engine_0: ##   0:08:26  Checking cover reachability in step 0..
SBY 18:20:32 [stride_detector_cover] engine_0.trace276: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:32 [stride_detector_cover] engine_0.trace276: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:32 [stride_detector_cover] engine_0.trace276: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:32 [stride_detector_cover] engine_0.trace276: This license was issued to John P Wickerson.
SBY 18:20:32 [stride_detector_cover] engine_0.trace276: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:33 [stride_detector_cover] engine_0: ##   0:08:26  Reached cover statement at stride_values.stride_values_2.stride_2_seen_808 in step 0.
SBY 18:20:33 [stride_detector_cover] engine_0: ##   0:08:26  Writing trace to Verilog testbench: engine_0/trace486_tb.v
SBY 18:20:33 [stride_detector_cover] engine_0: ##   0:08:27  Writing trace to constraints file: engine_0/trace486.smtc
SBY 18:20:33 [stride_detector_cover] engine_0: ##   0:08:27  Writing trace to Yosys witness file: engine_0/trace486.yw
SBY 18:20:33 [stride_detector_cover] engine_0.trace486: Generating simulation trace for witness file: engine_0/trace486.yw
SBY 18:20:33 [stride_detector_cover] engine_0: ##   0:08:27  Checking cover reachability in step 0..
SBY 18:20:33 [stride_detector_cover] engine_0.trace275: finished (returncode=0)
SBY 18:20:33 [stride_detector_cover] engine_0.trace282: starting process "cd stride_detector_cover/engine_0; yosys -ql trace282.log trace282.ys"
SBY 18:20:34 [stride_detector_cover] engine_0: ##   0:08:28  Reached cover statement at stride_values.stride_values_2.stride_2_seen_8 in step 0.
SBY 18:20:34 [stride_detector_cover] engine_0: ##   0:08:28  Writing trace to Verilog testbench: engine_0/trace487_tb.v
SBY 18:20:34 [stride_detector_cover] engine_0: ##   0:08:28  Writing trace to constraints file: engine_0/trace487.smtc
SBY 18:20:34 [stride_detector_cover] engine_0.trace276: finished (returncode=0)
SBY 18:20:34 [stride_detector_cover] engine_0: ##   0:08:28  Writing trace to Yosys witness file: engine_0/trace487.yw
SBY 18:20:34 [stride_detector_cover] engine_0.trace487: Generating simulation trace for witness file: engine_0/trace487.yw
SBY 18:20:34 [stride_detector_cover] engine_0: ##   0:08:28  Checking cover reachability in step 0..
SBY 18:20:34 [stride_detector_cover] engine_0.trace283: starting process "cd stride_detector_cover/engine_0; yosys -ql trace283.log trace283.ys"
SBY 18:20:35 [stride_detector_cover] engine_0: ##   0:08:29  Reached cover statement at stride_values.stride_values_2.stride_2_seen_776 in step 0.
SBY 18:20:35 [stride_detector_cover] engine_0: ##   0:08:29  Writing trace to Verilog testbench: engine_0/trace488_tb.v
SBY 18:20:35 [stride_detector_cover] engine_0: ##   0:08:29  Writing trace to constraints file: engine_0/trace488.smtc
SBY 18:20:35 [stride_detector_cover] engine_0: ##   0:08:29  Writing trace to Yosys witness file: engine_0/trace488.yw
SBY 18:20:35 [stride_detector_cover] engine_0.trace488: Generating simulation trace for witness file: engine_0/trace488.yw
SBY 18:20:35 [stride_detector_cover] engine_0: ##   0:08:29  Checking cover reachability in step 0..
SBY 18:20:35 [stride_detector_cover] engine_0.trace277: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:35 [stride_detector_cover] engine_0.trace277: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:35 [stride_detector_cover] engine_0.trace277: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:35 [stride_detector_cover] engine_0.trace277: This license was issued to John P Wickerson.
SBY 18:20:36 [stride_detector_cover] engine_0.trace277: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:36 [stride_detector_cover] engine_0: ##   0:08:30  Reached cover statement at stride_values.stride_values_2.stride_2_seen_744 in step 0.
SBY 18:20:36 [stride_detector_cover] engine_0: ##   0:08:30  Writing trace to Verilog testbench: engine_0/trace489_tb.v
SBY 18:20:36 [stride_detector_cover] engine_0: ##   0:08:30  Writing trace to constraints file: engine_0/trace489.smtc
SBY 18:20:36 [stride_detector_cover] engine_0: ##   0:08:30  Writing trace to Yosys witness file: engine_0/trace489.yw
SBY 18:20:36 [stride_detector_cover] engine_0.trace489: Generating simulation trace for witness file: engine_0/trace489.yw
SBY 18:20:36 [stride_detector_cover] engine_0: ##   0:08:30  Checking cover reachability in step 0..
SBY 18:20:37 [stride_detector_cover] engine_0.trace277: finished (returncode=0)
SBY 18:20:37 [stride_detector_cover] engine_0.trace284: starting process "cd stride_detector_cover/engine_0; yosys -ql trace284.log trace284.ys"
SBY 18:20:37 [stride_detector_cover] engine_0: ##   0:08:31  Reached cover statement at stride_values.stride_values_2.stride_2_seen_72 in step 0.
SBY 18:20:37 [stride_detector_cover] engine_0: ##   0:08:31  Writing trace to Verilog testbench: engine_0/trace490_tb.v
SBY 18:20:37 [stride_detector_cover] engine_0.trace278: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:37 [stride_detector_cover] engine_0.trace278: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:37 [stride_detector_cover] engine_0.trace278: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:37 [stride_detector_cover] engine_0.trace278: This license was issued to John P Wickerson.
SBY 18:20:37 [stride_detector_cover] engine_0.trace278: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:37 [stride_detector_cover] engine_0.trace279: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:37 [stride_detector_cover] engine_0.trace279: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:37 [stride_detector_cover] engine_0.trace279: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:37 [stride_detector_cover] engine_0.trace279: This license was issued to John P Wickerson.
SBY 18:20:38 [stride_detector_cover] engine_0.trace279: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:38 [stride_detector_cover] engine_0: ##   0:08:31  Writing trace to constraints file: engine_0/trace490.smtc
SBY 18:20:38 [stride_detector_cover] engine_0: ##   0:08:31  Writing trace to Yosys witness file: engine_0/trace490.yw
SBY 18:20:38 [stride_detector_cover] engine_0.trace490: Generating simulation trace for witness file: engine_0/trace490.yw
SBY 18:20:38 [stride_detector_cover] engine_0: ##   0:08:31  Checking cover reachability in step 0..
SBY 18:20:38 [stride_detector_cover] engine_0: ##   0:08:32  Reached cover statement at stride_values.stride_values_2.stride_2_seen_712 in step 0.
SBY 18:20:38 [stride_detector_cover] engine_0: ##   0:08:32  Writing trace to Verilog testbench: engine_0/trace491_tb.v
SBY 18:20:38 [stride_detector_cover] engine_0: ##   0:08:32  Writing trace to constraints file: engine_0/trace491.smtc
SBY 18:20:38 [stride_detector_cover] engine_0.trace280: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:38 [stride_detector_cover] engine_0.trace280: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:38 [stride_detector_cover] engine_0.trace280: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:38 [stride_detector_cover] engine_0.trace280: This license was issued to John P Wickerson.
SBY 18:20:38 [stride_detector_cover] engine_0.trace280: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:39 [stride_detector_cover] engine_0: ##   0:08:32  Writing trace to Yosys witness file: engine_0/trace491.yw
SBY 18:20:39 [stride_detector_cover] engine_0.trace491: Generating simulation trace for witness file: engine_0/trace491.yw
SBY 18:20:39 [stride_detector_cover] engine_0: ##   0:08:32  Checking cover reachability in step 0..
SBY 18:20:39 [stride_detector_cover] engine_0.trace278: finished (returncode=0)
SBY 18:20:39 [stride_detector_cover] engine_0.trace285: starting process "cd stride_detector_cover/engine_0; yosys -ql trace285.log trace285.ys"
SBY 18:20:39 [stride_detector_cover] engine_0.trace279: finished (returncode=0)
SBY 18:20:39 [stride_detector_cover] engine_0.trace286: starting process "cd stride_detector_cover/engine_0; yosys -ql trace286.log trace286.ys"
SBY 18:20:40 [stride_detector_cover] engine_0.trace280: finished (returncode=0)
SBY 18:20:40 [stride_detector_cover] engine_0: ##   0:08:34  Reached cover statement at stride_values.stride_values_2.stride_2_seen_680 in step 0.
SBY 18:20:40 [stride_detector_cover] engine_0: ##   0:08:34  Writing trace to Verilog testbench: engine_0/trace492_tb.v
SBY 18:20:40 [stride_detector_cover] engine_0: ##   0:08:34  Writing trace to constraints file: engine_0/trace492.smtc
SBY 18:20:40 [stride_detector_cover] engine_0: ##   0:08:34  Writing trace to Yosys witness file: engine_0/trace492.yw
SBY 18:20:40 [stride_detector_cover] engine_0.trace281: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:40 [stride_detector_cover] engine_0.trace281: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:40 [stride_detector_cover] engine_0.trace281: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:40 [stride_detector_cover] engine_0.trace281: This license was issued to John P Wickerson.
SBY 18:20:40 [stride_detector_cover] engine_0.trace281: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:40 [stride_detector_cover] engine_0.trace287: starting process "cd stride_detector_cover/engine_0; yosys -ql trace287.log trace287.ys"
SBY 18:20:40 [stride_detector_cover] engine_0.trace492: Generating simulation trace for witness file: engine_0/trace492.yw
SBY 18:20:41 [stride_detector_cover] engine_0: ##   0:08:34  Checking cover reachability in step 0..
SBY 18:20:41 [stride_detector_cover] engine_0: ##   0:08:35  Reached cover statement at stride_values.stride_values_2.stride_2_seen_648 in step 0.
SBY 18:20:41 [stride_detector_cover] engine_0: ##   0:08:35  Writing trace to Verilog testbench: engine_0/trace493_tb.v
SBY 18:20:41 [stride_detector_cover] engine_0: ##   0:08:35  Writing trace to constraints file: engine_0/trace493.smtc
SBY 18:20:41 [stride_detector_cover] engine_0: ##   0:08:35  Writing trace to Yosys witness file: engine_0/trace493.yw
SBY 18:20:41 [stride_detector_cover] engine_0.trace281: finished (returncode=0)
SBY 18:20:42 [stride_detector_cover] engine_0.trace493: Generating simulation trace for witness file: engine_0/trace493.yw
SBY 18:20:42 [stride_detector_cover] engine_0: ##   0:08:35  Checking cover reachability in step 0..
SBY 18:20:42 [stride_detector_cover] engine_0.trace288: starting process "cd stride_detector_cover/engine_0; yosys -ql trace288.log trace288.ys"
SBY 18:20:42 [stride_detector_cover] engine_0.trace282: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:42 [stride_detector_cover] engine_0.trace282: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:42 [stride_detector_cover] engine_0.trace282: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:42 [stride_detector_cover] engine_0.trace282: This license was issued to John P Wickerson.
SBY 18:20:42 [stride_detector_cover] engine_0.trace282: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:43 [stride_detector_cover] engine_0: ##   0:08:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_616 in step 0.
SBY 18:20:43 [stride_detector_cover] engine_0: ##   0:08:36  Writing trace to Verilog testbench: engine_0/trace494_tb.v
SBY 18:20:43 [stride_detector_cover] engine_0: ##   0:08:36  Writing trace to constraints file: engine_0/trace494.smtc
SBY 18:20:43 [stride_detector_cover] engine_0: ##   0:08:37  Writing trace to Yosys witness file: engine_0/trace494.yw
SBY 18:20:43 [stride_detector_cover] engine_0.trace494: Generating simulation trace for witness file: engine_0/trace494.yw
SBY 18:20:43 [stride_detector_cover] engine_0: ##   0:08:37  Checking cover reachability in step 0..
SBY 18:20:43 [stride_detector_cover] engine_0.trace283: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:43 [stride_detector_cover] engine_0.trace283: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:43 [stride_detector_cover] engine_0.trace283: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:43 [stride_detector_cover] engine_0.trace283: This license was issued to John P Wickerson.
SBY 18:20:44 [stride_detector_cover] engine_0.trace283: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:44 [stride_detector_cover] engine_0: ##   0:08:37  Reached cover statement at stride_values.stride_values_2.stride_2_seen_584 in step 0.
SBY 18:20:44 [stride_detector_cover] engine_0: ##   0:08:37  Writing trace to Verilog testbench: engine_0/trace495_tb.v
SBY 18:20:44 [stride_detector_cover] engine_0: ##   0:08:38  Writing trace to constraints file: engine_0/trace495.smtc
SBY 18:20:44 [stride_detector_cover] engine_0: ##   0:08:38  Writing trace to Yosys witness file: engine_0/trace495.yw
SBY 18:20:44 [stride_detector_cover] engine_0.trace282: finished (returncode=0)
SBY 18:20:44 [stride_detector_cover] engine_0.trace495: Generating simulation trace for witness file: engine_0/trace495.yw
SBY 18:20:45 [stride_detector_cover] engine_0: ##   0:08:38  Checking cover reachability in step 0..
SBY 18:20:45 [stride_detector_cover] engine_0.trace289: starting process "cd stride_detector_cover/engine_0; yosys -ql trace289.log trace289.ys"
SBY 18:20:45 [stride_detector_cover] engine_0: ##   0:08:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_552 in step 0.
SBY 18:20:45 [stride_detector_cover] engine_0: ##   0:08:39  Writing trace to Verilog testbench: engine_0/trace496_tb.v
SBY 18:20:45 [stride_detector_cover] engine_0: ##   0:08:39  Writing trace to constraints file: engine_0/trace496.smtc
SBY 18:20:45 [stride_detector_cover] engine_0: ##   0:08:39  Writing trace to Yosys witness file: engine_0/trace496.yw
SBY 18:20:45 [stride_detector_cover] engine_0.trace283: finished (returncode=0)
SBY 18:20:45 [stride_detector_cover] engine_0.trace496: Generating simulation trace for witness file: engine_0/trace496.yw
SBY 18:20:45 [stride_detector_cover] engine_0: ##   0:08:39  Checking cover reachability in step 0..
SBY 18:20:45 [stride_detector_cover] engine_0.trace290: starting process "cd stride_detector_cover/engine_0; yosys -ql trace290.log trace290.ys"
SBY 18:20:46 [stride_detector_cover] engine_0: ##   0:08:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_520 in step 0.
SBY 18:20:46 [stride_detector_cover] engine_0: ##   0:08:40  Writing trace to Verilog testbench: engine_0/trace497_tb.v
SBY 18:20:46 [stride_detector_cover] engine_0: ##   0:08:40  Writing trace to constraints file: engine_0/trace497.smtc
SBY 18:20:46 [stride_detector_cover] engine_0: ##   0:08:40  Writing trace to Yosys witness file: engine_0/trace497.yw
SBY 18:20:46 [stride_detector_cover] engine_0.trace497: Generating simulation trace for witness file: engine_0/trace497.yw
SBY 18:20:46 [stride_detector_cover] engine_0: ##   0:08:40  Checking cover reachability in step 0..
SBY 18:20:46 [stride_detector_cover] engine_0.trace284: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:46 [stride_detector_cover] engine_0.trace284: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:46 [stride_detector_cover] engine_0.trace284: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:46 [stride_detector_cover] engine_0.trace284: This license was issued to John P Wickerson.
SBY 18:20:47 [stride_detector_cover] engine_0.trace284: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:47 [stride_detector_cover] engine_0: ##   0:08:41  Reached cover statement at stride_values.stride_values_2.stride_2_seen_488 in step 0.
SBY 18:20:47 [stride_detector_cover] engine_0: ##   0:08:41  Writing trace to Verilog testbench: engine_0/trace498_tb.v
SBY 18:20:48 [stride_detector_cover] engine_0: ##   0:08:41  Writing trace to constraints file: engine_0/trace498.smtc
SBY 18:20:48 [stride_detector_cover] engine_0.trace284: finished (returncode=0)
SBY 18:20:48 [stride_detector_cover] engine_0: ##   0:08:42  Writing trace to Yosys witness file: engine_0/trace498.yw
SBY 18:20:48 [stride_detector_cover] engine_0.trace285: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:48 [stride_detector_cover] engine_0.trace285: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:48 [stride_detector_cover] engine_0.trace285: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:48 [stride_detector_cover] engine_0.trace285: This license was issued to John P Wickerson.
SBY 18:20:48 [stride_detector_cover] engine_0.trace285: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:48 [stride_detector_cover] engine_0.trace286: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:48 [stride_detector_cover] engine_0.trace286: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:48 [stride_detector_cover] engine_0.trace286: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:48 [stride_detector_cover] engine_0.trace286: This license was issued to John P Wickerson.
SBY 18:20:48 [stride_detector_cover] engine_0.trace286: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:48 [stride_detector_cover] engine_0.trace291: starting process "cd stride_detector_cover/engine_0; yosys -ql trace291.log trace291.ys"
SBY 18:20:48 [stride_detector_cover] engine_0.trace498: Generating simulation trace for witness file: engine_0/trace498.yw
SBY 18:20:48 [stride_detector_cover] engine_0: ##   0:08:42  Checking cover reachability in step 0..
SBY 18:20:49 [stride_detector_cover] engine_0: ##   0:08:43  Reached cover statement at stride_values.stride_values_2.stride_2_seen_456 in step 0.
SBY 18:20:49 [stride_detector_cover] engine_0: ##   0:08:43  Writing trace to Verilog testbench: engine_0/trace499_tb.v
SBY 18:20:49 [stride_detector_cover] engine_0: ##   0:08:43  Writing trace to constraints file: engine_0/trace499.smtc
SBY 18:20:49 [stride_detector_cover] engine_0: ##   0:08:43  Writing trace to Yosys witness file: engine_0/trace499.yw
SBY 18:20:49 [stride_detector_cover] engine_0.trace499: Generating simulation trace for witness file: engine_0/trace499.yw
SBY 18:20:49 [stride_detector_cover] engine_0: ##   0:08:43  Checking cover reachability in step 0..
SBY 18:20:49 [stride_detector_cover] engine_0.trace285: finished (returncode=0)
SBY 18:20:50 [stride_detector_cover] engine_0.trace287: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:50 [stride_detector_cover] engine_0.trace287: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:50 [stride_detector_cover] engine_0.trace287: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:50 [stride_detector_cover] engine_0.trace287: This license was issued to John P Wickerson.
SBY 18:20:50 [stride_detector_cover] engine_0.trace287: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:50 [stride_detector_cover] engine_0.trace286: finished (returncode=0)
SBY 18:20:50 [stride_detector_cover] engine_0.trace292: starting process "cd stride_detector_cover/engine_0; yosys -ql trace292.log trace292.ys"
SBY 18:20:50 [stride_detector_cover] engine_0: ##   0:08:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_424 in step 0.
SBY 18:20:50 [stride_detector_cover] engine_0: ##   0:08:44  Writing trace to Verilog testbench: engine_0/trace500_tb.v
SBY 18:20:50 [stride_detector_cover] engine_0: ##   0:08:44  Writing trace to constraints file: engine_0/trace500.smtc
SBY 18:20:50 [stride_detector_cover] engine_0: ##   0:08:44  Writing trace to Yosys witness file: engine_0/trace500.yw
SBY 18:20:50 [stride_detector_cover] engine_0.trace500: Generating simulation trace for witness file: engine_0/trace500.yw
SBY 18:20:50 [stride_detector_cover] engine_0: ##   0:08:44  Checking cover reachability in step 0..
SBY 18:20:50 [stride_detector_cover] engine_0.trace293: starting process "cd stride_detector_cover/engine_0; yosys -ql trace293.log trace293.ys"
SBY 18:20:51 [stride_detector_cover] engine_0: ##   0:08:45  Reached cover statement at stride_values.stride_values_2.stride_2_seen_40 in step 0.
SBY 18:20:51 [stride_detector_cover] engine_0: ##   0:08:45  Writing trace to Verilog testbench: engine_0/trace501_tb.v
SBY 18:20:51 [stride_detector_cover] engine_0: ##   0:08:45  Writing trace to constraints file: engine_0/trace501.smtc
SBY 18:20:51 [stride_detector_cover] engine_0.trace288: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:51 [stride_detector_cover] engine_0.trace288: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:51 [stride_detector_cover] engine_0.trace288: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:51 [stride_detector_cover] engine_0.trace288: This license was issued to John P Wickerson.
SBY 18:20:51 [stride_detector_cover] engine_0.trace288: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:51 [stride_detector_cover] engine_0: ##   0:08:45  Writing trace to Yosys witness file: engine_0/trace501.yw
SBY 18:20:51 [stride_detector_cover] engine_0.trace501: Generating simulation trace for witness file: engine_0/trace501.yw
SBY 18:20:51 [stride_detector_cover] engine_0: ##   0:08:45  Checking cover reachability in step 0..
SBY 18:20:51 [stride_detector_cover] engine_0.trace287: finished (returncode=0)
SBY 18:20:52 [stride_detector_cover] engine_0: ##   0:08:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_392 in step 0.
SBY 18:20:52 [stride_detector_cover] engine_0: ##   0:08:46  Writing trace to Verilog testbench: engine_0/trace502_tb.v
SBY 18:20:52 [stride_detector_cover] engine_0: ##   0:08:46  Writing trace to constraints file: engine_0/trace502.smtc
SBY 18:20:52 [stride_detector_cover] engine_0.trace294: starting process "cd stride_detector_cover/engine_0; yosys -ql trace294.log trace294.ys"
SBY 18:20:52 [stride_detector_cover] engine_0: ##   0:08:46  Writing trace to Yosys witness file: engine_0/trace502.yw
SBY 18:20:52 [stride_detector_cover] engine_0.trace502: Generating simulation trace for witness file: engine_0/trace502.yw
SBY 18:20:52 [stride_detector_cover] engine_0: ##   0:08:46  Checking cover reachability in step 0..
SBY 18:20:52 [stride_detector_cover] engine_0.trace288: finished (returncode=0)
SBY 18:20:52 [stride_detector_cover] engine_0.trace295: starting process "cd stride_detector_cover/engine_0; yosys -ql trace295.log trace295.ys"
SBY 18:20:53 [stride_detector_cover] engine_0: ##   0:08:47  Reached cover statement at stride_values.stride_values_2.stride_2_seen_360 in step 0.
SBY 18:20:53 [stride_detector_cover] engine_0: ##   0:08:47  Writing trace to Verilog testbench: engine_0/trace503_tb.v
SBY 18:20:53 [stride_detector_cover] engine_0: ##   0:08:47  Writing trace to constraints file: engine_0/trace503.smtc
SBY 18:20:53 [stride_detector_cover] engine_0: ##   0:08:47  Writing trace to Yosys witness file: engine_0/trace503.yw
SBY 18:20:53 [stride_detector_cover] engine_0.trace503: Generating simulation trace for witness file: engine_0/trace503.yw
SBY 18:20:53 [stride_detector_cover] engine_0: ##   0:08:47  Checking cover reachability in step 0..
SBY 18:20:53 [stride_detector_cover] engine_0.trace289: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:53 [stride_detector_cover] engine_0.trace289: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:53 [stride_detector_cover] engine_0.trace289: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:53 [stride_detector_cover] engine_0.trace289: This license was issued to John P Wickerson.
SBY 18:20:53 [stride_detector_cover] engine_0.trace289: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:54 [stride_detector_cover] engine_0: ##   0:08:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_328 in step 0.
SBY 18:20:54 [stride_detector_cover] engine_0: ##   0:08:48  Writing trace to Verilog testbench: engine_0/trace504_tb.v
SBY 18:20:54 [stride_detector_cover] engine_0: ##   0:08:48  Writing trace to constraints file: engine_0/trace504.smtc
SBY 18:20:54 [stride_detector_cover] engine_0: ##   0:08:48  Writing trace to Yosys witness file: engine_0/trace504.yw
SBY 18:20:54 [stride_detector_cover] engine_0.trace504: Generating simulation trace for witness file: engine_0/trace504.yw
SBY 18:20:54 [stride_detector_cover] engine_0: ##   0:08:48  Checking cover reachability in step 0..
SBY 18:20:54 [stride_detector_cover] engine_0.trace290: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:54 [stride_detector_cover] engine_0.trace290: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:54 [stride_detector_cover] engine_0.trace290: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:55 [stride_detector_cover] engine_0.trace290: This license was issued to John P Wickerson.
SBY 18:20:55 [stride_detector_cover] engine_0.trace290: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:55 [stride_detector_cover] engine_0: ##   0:08:49  Reached cover statement at stride_values.stride_values_2.stride_2_seen_296 in step 0.
SBY 18:20:55 [stride_detector_cover] engine_0: ##   0:08:49  Writing trace to Verilog testbench: engine_0/trace505_tb.v
SBY 18:20:55 [stride_detector_cover] engine_0: ##   0:08:49  Writing trace to constraints file: engine_0/trace505.smtc
SBY 18:20:55 [stride_detector_cover] engine_0.trace289: finished (returncode=0)
SBY 18:20:55 [stride_detector_cover] engine_0: ##   0:08:49  Writing trace to Yosys witness file: engine_0/trace505.yw
SBY 18:20:55 [stride_detector_cover] engine_0.trace296: starting process "cd stride_detector_cover/engine_0; yosys -ql trace296.log trace296.ys"
SBY 18:20:55 [stride_detector_cover] engine_0.trace505: Generating simulation trace for witness file: engine_0/trace505.yw
SBY 18:20:55 [stride_detector_cover] engine_0: ##   0:08:49  Checking cover reachability in step 0..
SBY 18:20:56 [stride_detector_cover] engine_0: ##   0:08:50  Reached cover statement at stride_values.stride_values_2.stride_2_seen_264 in step 0.
SBY 18:20:56 [stride_detector_cover] engine_0: ##   0:08:50  Writing trace to Verilog testbench: engine_0/trace506_tb.v
SBY 18:20:56 [stride_detector_cover] engine_0: ##   0:08:50  Writing trace to constraints file: engine_0/trace506.smtc
SBY 18:20:56 [stride_detector_cover] engine_0: ##   0:08:50  Writing trace to Yosys witness file: engine_0/trace506.yw
SBY 18:20:56 [stride_detector_cover] engine_0.trace290: finished (returncode=0)
SBY 18:20:56 [stride_detector_cover] engine_0.trace506: Generating simulation trace for witness file: engine_0/trace506.yw
SBY 18:20:57 [stride_detector_cover] engine_0: ##   0:08:50  Checking cover reachability in step 0..
SBY 18:20:57 [stride_detector_cover] engine_0.trace297: starting process "cd stride_detector_cover/engine_0; yosys -ql trace297.log trace297.ys"
SBY 18:20:57 [stride_detector_cover] engine_0: ##   0:08:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_232 in step 0.
SBY 18:20:57 [stride_detector_cover] engine_0: ##   0:08:51  Writing trace to Verilog testbench: engine_0/trace507_tb.v
SBY 18:20:57 [stride_detector_cover] engine_0: ##   0:08:51  Writing trace to constraints file: engine_0/trace507.smtc
SBY 18:20:57 [stride_detector_cover] engine_0: ##   0:08:51  Writing trace to Yosys witness file: engine_0/trace507.yw
SBY 18:20:57 [stride_detector_cover] engine_0.trace507: Generating simulation trace for witness file: engine_0/trace507.yw
SBY 18:20:58 [stride_detector_cover] engine_0: ##   0:08:51  Checking cover reachability in step 0..
SBY 18:20:58 [stride_detector_cover] engine_0.trace291: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:20:58 [stride_detector_cover] engine_0.trace291: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:20:58 [stride_detector_cover] engine_0.trace291: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:20:58 [stride_detector_cover] engine_0.trace291: This license was issued to John P Wickerson.
SBY 18:20:58 [stride_detector_cover] engine_0.trace291: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:20:58 [stride_detector_cover] engine_0: ##   0:08:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_200 in step 0.
SBY 18:20:58 [stride_detector_cover] engine_0: ##   0:08:52  Writing trace to Verilog testbench: engine_0/trace508_tb.v
SBY 18:20:58 [stride_detector_cover] engine_0: ##   0:08:52  Writing trace to constraints file: engine_0/trace508.smtc
SBY 18:20:58 [stride_detector_cover] engine_0: ##   0:08:52  Writing trace to Yosys witness file: engine_0/trace508.yw
SBY 18:20:58 [stride_detector_cover] engine_0.trace508: Generating simulation trace for witness file: engine_0/trace508.yw
SBY 18:20:59 [stride_detector_cover] engine_0: ##   0:08:52  Checking cover reachability in step 0..
SBY 18:20:59 [stride_detector_cover] engine_0: ##   0:08:53  Reached cover statement at stride_values.stride_values_2.stride_2_seen_168 in step 0.
SBY 18:20:59 [stride_detector_cover] engine_0: ##   0:08:53  Writing trace to Verilog testbench: engine_0/trace509_tb.v
SBY 18:20:59 [stride_detector_cover] engine_0: ##   0:08:53  Writing trace to constraints file: engine_0/trace509.smtc
SBY 18:20:59 [stride_detector_cover] engine_0: ##   0:08:53  Writing trace to Yosys witness file: engine_0/trace509.yw
SBY 18:20:59 [stride_detector_cover] engine_0.trace291: finished (returncode=0)
SBY 18:21:00 [stride_detector_cover] engine_0.trace509: Generating simulation trace for witness file: engine_0/trace509.yw
SBY 18:21:00 [stride_detector_cover] engine_0: ##   0:08:54  Checking cover reachability in step 0..
SBY 18:21:00 [stride_detector_cover] engine_0.trace298: starting process "cd stride_detector_cover/engine_0; yosys -ql trace298.log trace298.ys"
SBY 18:21:00 [stride_detector_cover] engine_0.trace292: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:00 [stride_detector_cover] engine_0.trace292: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:00 [stride_detector_cover] engine_0.trace292: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:00 [stride_detector_cover] engine_0.trace292: This license was issued to John P Wickerson.
SBY 18:21:00 [stride_detector_cover] engine_0.trace292: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:00 [stride_detector_cover] engine_0.trace293: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:00 [stride_detector_cover] engine_0.trace293: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:00 [stride_detector_cover] engine_0.trace293: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:00 [stride_detector_cover] engine_0.trace293: This license was issued to John P Wickerson.
SBY 18:21:00 [stride_detector_cover] engine_0.trace293: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:01 [stride_detector_cover] engine_0: ##   0:08:55  Reached cover statement at stride_values.stride_values_2.stride_2_seen_136 in step 0.
SBY 18:21:01 [stride_detector_cover] engine_0: ##   0:08:55  Writing trace to Verilog testbench: engine_0/trace510_tb.v
SBY 18:21:01 [stride_detector_cover] engine_0: ##   0:08:55  Writing trace to constraints file: engine_0/trace510.smtc
SBY 18:21:01 [stride_detector_cover] engine_0.trace294: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:01 [stride_detector_cover] engine_0.trace294: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:01 [stride_detector_cover] engine_0.trace294: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:01 [stride_detector_cover] engine_0.trace294: This license was issued to John P Wickerson.
SBY 18:21:01 [stride_detector_cover] engine_0.trace294: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:01 [stride_detector_cover] engine_0: ##   0:08:55  Writing trace to Yosys witness file: engine_0/trace510.yw
SBY 18:21:01 [stride_detector_cover] engine_0.trace292: finished (returncode=0)
SBY 18:21:01 [stride_detector_cover] engine_0.trace510: Generating simulation trace for witness file: engine_0/trace510.yw
SBY 18:21:01 [stride_detector_cover] engine_0: ##   0:08:55  Checking cover reachability in step 0..
SBY 18:21:01 [stride_detector_cover] engine_0.trace299: starting process "cd stride_detector_cover/engine_0; yosys -ql trace299.log trace299.ys"
SBY 18:21:02 [stride_detector_cover] engine_0.trace293: finished (returncode=0)
SBY 18:21:02 [stride_detector_cover] engine_0.trace300: starting process "cd stride_detector_cover/engine_0; yosys -ql trace300.log trace300.ys"
SBY 18:21:02 [stride_detector_cover] engine_0.trace295: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:02 [stride_detector_cover] engine_0.trace295: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:02 [stride_detector_cover] engine_0.trace295: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:02 [stride_detector_cover] engine_0.trace295: This license was issued to John P Wickerson.
SBY 18:21:02 [stride_detector_cover] engine_0.trace295: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:02 [stride_detector_cover] engine_0.trace294: finished (returncode=0)
SBY 18:21:02 [stride_detector_cover] engine_0.trace301: starting process "cd stride_detector_cover/engine_0; yosys -ql trace301.log trace301.ys"
SBY 18:21:03 [stride_detector_cover] engine_0: ##   0:08:56  Reached cover statement at stride_values.stride_values_2.stride_2_seen_104 in step 0.
SBY 18:21:03 [stride_detector_cover] engine_0: ##   0:08:56  Writing trace to Verilog testbench: engine_0/trace511_tb.v
SBY 18:21:03 [stride_detector_cover] engine_0: ##   0:08:56  Writing trace to constraints file: engine_0/trace511.smtc
SBY 18:21:03 [stride_detector_cover] engine_0: ##   0:08:57  Writing trace to Yosys witness file: engine_0/trace511.yw
SBY 18:21:03 [stride_detector_cover] engine_0.trace511: Generating simulation trace for witness file: engine_0/trace511.yw
SBY 18:21:03 [stride_detector_cover] engine_0: ##   0:08:57  Checking cover reachability in step 0..
SBY 18:21:04 [stride_detector_cover] engine_0.trace295: finished (returncode=0)
SBY 18:21:04 [stride_detector_cover] engine_0: ##   0:08:58  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1000 in step 0.
SBY 18:21:04 [stride_detector_cover] engine_0: ##   0:08:58  Writing trace to Verilog testbench: engine_0/trace512_tb.v
SBY 18:21:04 [stride_detector_cover] engine_0: ##   0:08:58  Writing trace to constraints file: engine_0/trace512.smtc
SBY 18:21:04 [stride_detector_cover] engine_0: ##   0:08:58  Writing trace to Yosys witness file: engine_0/trace512.yw
SBY 18:21:04 [stride_detector_cover] engine_0.trace302: starting process "cd stride_detector_cover/engine_0; yosys -ql trace302.log trace302.ys"
SBY 18:21:04 [stride_detector_cover] engine_0.trace512: Generating simulation trace for witness file: engine_0/trace512.yw
SBY 18:21:05 [stride_detector_cover] engine_0: ##   0:08:58  Checking cover reachability in step 0..
SBY 18:21:05 [stride_detector_cover] engine_0.trace296: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:05 [stride_detector_cover] engine_0.trace296: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:05 [stride_detector_cover] engine_0.trace296: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:05 [stride_detector_cover] engine_0.trace296: This license was issued to John P Wickerson.
SBY 18:21:05 [stride_detector_cover] engine_0.trace296: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:05 [stride_detector_cover] engine_0: ##   0:08:59  Reached cover statement at stride_values.stride_values_2.stride_2_seen_996 in step 0.
SBY 18:21:05 [stride_detector_cover] engine_0: ##   0:08:59  Writing trace to Verilog testbench: engine_0/trace513_tb.v
SBY 18:21:05 [stride_detector_cover] engine_0: ##   0:08:59  Writing trace to constraints file: engine_0/trace513.smtc
SBY 18:21:06 [stride_detector_cover] engine_0: ##   0:08:59  Writing trace to Yosys witness file: engine_0/trace513.yw
SBY 18:21:06 [stride_detector_cover] engine_0.trace513: Generating simulation trace for witness file: engine_0/trace513.yw
SBY 18:21:06 [stride_detector_cover] engine_0: ##   0:09:00  Checking cover reachability in step 0..
SBY 18:21:06 [stride_detector_cover] engine_0.trace297: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:06 [stride_detector_cover] engine_0.trace297: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:06 [stride_detector_cover] engine_0.trace297: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:06 [stride_detector_cover] engine_0.trace297: This license was issued to John P Wickerson.
SBY 18:21:06 [stride_detector_cover] engine_0.trace297: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:06 [stride_detector_cover] engine_0.trace296: finished (returncode=0)
SBY 18:21:07 [stride_detector_cover] engine_0: ##   0:09:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_964 in step 0.
SBY 18:21:07 [stride_detector_cover] engine_0: ##   0:09:00  Writing trace to Verilog testbench: engine_0/trace514_tb.v
SBY 18:21:07 [stride_detector_cover] engine_0: ##   0:09:00  Writing trace to constraints file: engine_0/trace514.smtc
SBY 18:21:07 [stride_detector_cover] engine_0: ##   0:09:01  Writing trace to Yosys witness file: engine_0/trace514.yw
SBY 18:21:07 [stride_detector_cover] engine_0.trace514: Generating simulation trace for witness file: engine_0/trace514.yw
SBY 18:21:07 [stride_detector_cover] engine_0: ##   0:09:01  Checking cover reachability in step 0..
SBY 18:21:07 [stride_detector_cover] engine_0.trace303: starting process "cd stride_detector_cover/engine_0; yosys -ql trace303.log trace303.ys"
SBY 18:21:07 [stride_detector_cover] engine_0: ##   0:09:01  Reached cover statement at stride_values.stride_values_2.stride_2_seen_932 in step 0.
SBY 18:21:08 [stride_detector_cover] engine_0: ##   0:09:01  Writing trace to Verilog testbench: engine_0/trace515_tb.v
SBY 18:21:08 [stride_detector_cover] engine_0: ##   0:09:01  Writing trace to constraints file: engine_0/trace515.smtc
SBY 18:21:08 [stride_detector_cover] engine_0: ##   0:09:02  Writing trace to Yosys witness file: engine_0/trace515.yw
SBY 18:21:08 [stride_detector_cover] engine_0.trace297: finished (returncode=0)
SBY 18:21:08 [stride_detector_cover] engine_0.trace515: Generating simulation trace for witness file: engine_0/trace515.yw
SBY 18:21:08 [stride_detector_cover] engine_0: ##   0:09:02  Checking cover reachability in step 0..
SBY 18:21:08 [stride_detector_cover] engine_0.trace304: starting process "cd stride_detector_cover/engine_0; yosys -ql trace304.log trace304.ys"
SBY 18:21:08 [stride_detector_cover] engine_0: ##   0:09:02  Reached cover statement at stride_values.stride_values_2.stride_2_seen_900 in step 0.
SBY 18:21:08 [stride_detector_cover] engine_0: ##   0:09:02  Writing trace to Verilog testbench: engine_0/trace516_tb.v
SBY 18:21:08 [stride_detector_cover] engine_0: ##   0:09:02  Writing trace to constraints file: engine_0/trace516.smtc
SBY 18:21:09 [stride_detector_cover] engine_0: ##   0:09:02  Writing trace to Yosys witness file: engine_0/trace516.yw
SBY 18:21:09 [stride_detector_cover] engine_0.trace516: Generating simulation trace for witness file: engine_0/trace516.yw
SBY 18:21:09 [stride_detector_cover] engine_0: ##   0:09:03  Checking cover reachability in step 0..
SBY 18:21:09 [stride_detector_cover] engine_0.trace298: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:09 [stride_detector_cover] engine_0.trace298: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:09 [stride_detector_cover] engine_0.trace298: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:09 [stride_detector_cover] engine_0.trace298: This license was issued to John P Wickerson.
SBY 18:21:09 [stride_detector_cover] engine_0.trace298: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:09 [stride_detector_cover] engine_0: ##   0:09:03  Reached cover statement at stride_values.stride_values_2.stride_2_seen_868 in step 0.
SBY 18:21:09 [stride_detector_cover] engine_0: ##   0:09:03  Writing trace to Verilog testbench: engine_0/trace517_tb.v
SBY 18:21:09 [stride_detector_cover] engine_0: ##   0:09:03  Writing trace to constraints file: engine_0/trace517.smtc
SBY 18:21:10 [stride_detector_cover] engine_0: ##   0:09:04  Writing trace to Yosys witness file: engine_0/trace517.yw
SBY 18:21:10 [stride_detector_cover] engine_0.trace517: Generating simulation trace for witness file: engine_0/trace517.yw
SBY 18:21:10 [stride_detector_cover] engine_0: ##   0:09:04  Checking cover reachability in step 0..
SBY 18:21:10 [stride_detector_cover] engine_0: ##   0:09:04  Reached cover statement at stride_values.stride_values_2.stride_2_seen_836 in step 0.
SBY 18:21:10 [stride_detector_cover] engine_0: ##   0:09:04  Writing trace to Verilog testbench: engine_0/trace518_tb.v
SBY 18:21:10 [stride_detector_cover] engine_0: ##   0:09:04  Writing trace to constraints file: engine_0/trace518.smtc
SBY 18:21:10 [stride_detector_cover] engine_0: ##   0:09:04  Writing trace to Yosys witness file: engine_0/trace518.yw
SBY 18:21:11 [stride_detector_cover] engine_0.trace518: Generating simulation trace for witness file: engine_0/trace518.yw
SBY 18:21:11 [stride_detector_cover] engine_0: ##   0:09:04  Checking cover reachability in step 0..
SBY 18:21:11 [stride_detector_cover] engine_0.trace298: finished (returncode=0)
SBY 18:21:11 [stride_detector_cover] engine_0.trace305: starting process "cd stride_detector_cover/engine_0; yosys -ql trace305.log trace305.ys"
SBY 18:21:11 [stride_detector_cover] engine_0: ##   0:09:05  Reached cover statement at stride_values.stride_values_2.stride_2_seen_804 in step 0.
SBY 18:21:11 [stride_detector_cover] engine_0: ##   0:09:05  Writing trace to Verilog testbench: engine_0/trace519_tb.v
SBY 18:21:11 [stride_detector_cover] engine_0: ##   0:09:05  Writing trace to constraints file: engine_0/trace519.smtc
SBY 18:21:11 [stride_detector_cover] engine_0.trace299: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:11 [stride_detector_cover] engine_0.trace299: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:11 [stride_detector_cover] engine_0.trace299: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:11 [stride_detector_cover] engine_0.trace299: This license was issued to John P Wickerson.
SBY 18:21:11 [stride_detector_cover] engine_0.trace299: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:12 [stride_detector_cover] engine_0.trace300: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:12 [stride_detector_cover] engine_0.trace300: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:12 [stride_detector_cover] engine_0.trace300: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:12 [stride_detector_cover] engine_0.trace300: This license was issued to John P Wickerson.
SBY 18:21:12 [stride_detector_cover] engine_0.trace300: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:12 [stride_detector_cover] engine_0: ##   0:09:05  Writing trace to Yosys witness file: engine_0/trace519.yw
SBY 18:21:12 [stride_detector_cover] engine_0.trace519: Generating simulation trace for witness file: engine_0/trace519.yw
SBY 18:21:12 [stride_detector_cover] engine_0: ##   0:09:06  Checking cover reachability in step 0..
SBY 18:21:12 [stride_detector_cover] engine_0.trace301: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:12 [stride_detector_cover] engine_0.trace301: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:12 [stride_detector_cover] engine_0.trace301: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:12 [stride_detector_cover] engine_0.trace301: This license was issued to John P Wickerson.
SBY 18:21:12 [stride_detector_cover] engine_0.trace301: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:12 [stride_detector_cover] engine_0: ##   0:09:06  Reached cover statement at stride_values.stride_values_2.stride_2_seen_772 in step 0.
SBY 18:21:12 [stride_detector_cover] engine_0: ##   0:09:06  Writing trace to Verilog testbench: engine_0/trace520_tb.v
SBY 18:21:12 [stride_detector_cover] engine_0: ##   0:09:06  Writing trace to constraints file: engine_0/trace520.smtc
SBY 18:21:13 [stride_detector_cover] engine_0: ##   0:09:06  Writing trace to Yosys witness file: engine_0/trace520.yw
SBY 18:21:13 [stride_detector_cover] engine_0.trace520: Generating simulation trace for witness file: engine_0/trace520.yw
SBY 18:21:13 [stride_detector_cover] engine_0: ##   0:09:07  Checking cover reachability in step 0..
SBY 18:21:13 [stride_detector_cover] engine_0.trace299: finished (returncode=0)
SBY 18:21:13 [stride_detector_cover] engine_0.trace306: starting process "cd stride_detector_cover/engine_0; yosys -ql trace306.log trace306.ys"
SBY 18:21:13 [stride_detector_cover] engine_0.trace300: finished (returncode=0)
SBY 18:21:14 [stride_detector_cover] engine_0: ##   0:09:07  Reached cover statement at stride_values.stride_values_2.stride_2_seen_740 in step 0.
SBY 18:21:14 [stride_detector_cover] engine_0: ##   0:09:07  Writing trace to Verilog testbench: engine_0/trace521_tb.v
SBY 18:21:14 [stride_detector_cover] engine_0: ##   0:09:07  Writing trace to constraints file: engine_0/trace521.smtc
SBY 18:21:14 [stride_detector_cover] engine_0: ##   0:09:07  Writing trace to Yosys witness file: engine_0/trace521.yw
SBY 18:21:14 [stride_detector_cover] engine_0.trace521: Generating simulation trace for witness file: engine_0/trace521.yw
SBY 18:21:14 [stride_detector_cover] engine_0: ##   0:09:08  Checking cover reachability in step 0..
SBY 18:21:14 [stride_detector_cover] engine_0.trace301: finished (returncode=0)
SBY 18:21:14 [stride_detector_cover] engine_0.trace307: starting process "cd stride_detector_cover/engine_0; yosys -ql trace307.log trace307.ys"
SBY 18:21:14 [stride_detector_cover] engine_0.trace302: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:14 [stride_detector_cover] engine_0.trace302: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:14 [stride_detector_cover] engine_0.trace302: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:14 [stride_detector_cover] engine_0.trace302: This license was issued to John P Wickerson.
SBY 18:21:14 [stride_detector_cover] engine_0.trace302: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:14 [stride_detector_cover] engine_0.trace308: starting process "cd stride_detector_cover/engine_0; yosys -ql trace308.log trace308.ys"
SBY 18:21:14 [stride_detector_cover] engine_0: ##   0:09:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_708 in step 0.
SBY 18:21:15 [stride_detector_cover] engine_0: ##   0:09:08  Writing trace to Verilog testbench: engine_0/trace522_tb.v
SBY 18:21:15 [stride_detector_cover] engine_0: ##   0:09:08  Writing trace to constraints file: engine_0/trace522.smtc
SBY 18:21:15 [stride_detector_cover] engine_0: ##   0:09:08  Writing trace to Yosys witness file: engine_0/trace522.yw
SBY 18:21:15 [stride_detector_cover] engine_0.trace522: Generating simulation trace for witness file: engine_0/trace522.yw
SBY 18:21:15 [stride_detector_cover] engine_0: ##   0:09:09  Checking cover reachability in step 0..
SBY 18:21:15 [stride_detector_cover] engine_0.trace302: finished (returncode=0)
SBY 18:21:15 [stride_detector_cover] engine_0: ##   0:09:09  Reached cover statement at stride_values.stride_values_2.stride_2_seen_68 in step 0.
SBY 18:21:15 [stride_detector_cover] engine_0: ##   0:09:09  Writing trace to Verilog testbench: engine_0/trace523_tb.v
SBY 18:21:15 [stride_detector_cover] engine_0: ##   0:09:09  Writing trace to constraints file: engine_0/trace523.smtc
SBY 18:21:15 [stride_detector_cover] engine_0: ##   0:09:09  Writing trace to Yosys witness file: engine_0/trace523.yw
SBY 18:21:15 [stride_detector_cover] engine_0.trace309: starting process "cd stride_detector_cover/engine_0; yosys -ql trace309.log trace309.ys"
SBY 18:21:16 [stride_detector_cover] engine_0.trace523: Generating simulation trace for witness file: engine_0/trace523.yw
SBY 18:21:16 [stride_detector_cover] engine_0: ##   0:09:10  Checking cover reachability in step 0..
SBY 18:21:16 [stride_detector_cover] engine_0: ##   0:09:10  Reached cover statement at stride_values.stride_values_2.stride_2_seen_676 in step 0.
SBY 18:21:16 [stride_detector_cover] engine_0: ##   0:09:10  Writing trace to Verilog testbench: engine_0/trace524_tb.v
SBY 18:21:16 [stride_detector_cover] engine_0: ##   0:09:10  Writing trace to constraints file: engine_0/trace524.smtc
SBY 18:21:16 [stride_detector_cover] engine_0: ##   0:09:10  Writing trace to Yosys witness file: engine_0/trace524.yw
SBY 18:21:16 [stride_detector_cover] engine_0.trace524: Generating simulation trace for witness file: engine_0/trace524.yw
SBY 18:21:17 [stride_detector_cover] engine_0: ##   0:09:10  Checking cover reachability in step 0..
SBY 18:21:17 [stride_detector_cover] engine_0: ##   0:09:11  Reached cover statement at stride_values.stride_values_2.stride_2_seen_644 in step 0.
SBY 18:21:17 [stride_detector_cover] engine_0: ##   0:09:11  Writing trace to Verilog testbench: engine_0/trace525_tb.v
SBY 18:21:17 [stride_detector_cover] engine_0: ##   0:09:11  Writing trace to constraints file: engine_0/trace525.smtc
SBY 18:21:17 [stride_detector_cover] engine_0.trace303: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:17 [stride_detector_cover] engine_0.trace303: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:17 [stride_detector_cover] engine_0.trace303: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:17 [stride_detector_cover] engine_0.trace303: This license was issued to John P Wickerson.
SBY 18:21:17 [stride_detector_cover] engine_0.trace303: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:17 [stride_detector_cover] engine_0: ##   0:09:11  Writing trace to Yosys witness file: engine_0/trace525.yw
SBY 18:21:18 [stride_detector_cover] engine_0.trace525: Generating simulation trace for witness file: engine_0/trace525.yw
SBY 18:21:18 [stride_detector_cover] engine_0: ##   0:09:12  Checking cover reachability in step 0..
SBY 18:21:18 [stride_detector_cover] engine_0.trace304: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:18 [stride_detector_cover] engine_0.trace304: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:18 [stride_detector_cover] engine_0.trace304: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:18 [stride_detector_cover] engine_0.trace304: This license was issued to John P Wickerson.
SBY 18:21:18 [stride_detector_cover] engine_0.trace304: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:18 [stride_detector_cover] engine_0.trace303: finished (returncode=0)
SBY 18:21:19 [stride_detector_cover] engine_0: ##   0:09:12  Reached cover statement at stride_values.stride_values_2.stride_2_seen_612 in step 0.
SBY 18:21:19 [stride_detector_cover] engine_0: ##   0:09:12  Writing trace to Verilog testbench: engine_0/trace526_tb.v
SBY 18:21:19 [stride_detector_cover] engine_0: ##   0:09:12  Writing trace to constraints file: engine_0/trace526.smtc
SBY 18:21:19 [stride_detector_cover] engine_0: ##   0:09:13  Writing trace to Yosys witness file: engine_0/trace526.yw
SBY 18:21:19 [stride_detector_cover] engine_0.trace310: starting process "cd stride_detector_cover/engine_0; yosys -ql trace310.log trace310.ys"
SBY 18:21:19 [stride_detector_cover] engine_0.trace526: Generating simulation trace for witness file: engine_0/trace526.yw
SBY 18:21:19 [stride_detector_cover] engine_0: ##   0:09:13  Checking cover reachability in step 0..
SBY 18:21:19 [stride_detector_cover] engine_0.trace304: finished (returncode=0)
SBY 18:21:20 [stride_detector_cover] engine_0.trace311: starting process "cd stride_detector_cover/engine_0; yosys -ql trace311.log trace311.ys"
SBY 18:21:20 [stride_detector_cover] engine_0: ##   0:09:14  Reached cover statement at stride_values.stride_values_2.stride_2_seen_580 in step 0.
SBY 18:21:20 [stride_detector_cover] engine_0: ##   0:09:14  Writing trace to Verilog testbench: engine_0/trace527_tb.v
SBY 18:21:20 [stride_detector_cover] engine_0: ##   0:09:14  Writing trace to constraints file: engine_0/trace527.smtc
SBY 18:21:20 [stride_detector_cover] engine_0: ##   0:09:14  Writing trace to Yosys witness file: engine_0/trace527.yw
SBY 18:21:20 [stride_detector_cover] engine_0.trace527: Generating simulation trace for witness file: engine_0/trace527.yw
SBY 18:21:20 [stride_detector_cover] engine_0: ##   0:09:14  Checking cover reachability in step 0..
SBY 18:21:20 [stride_detector_cover] engine_0.trace305: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:20 [stride_detector_cover] engine_0.trace305: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:20 [stride_detector_cover] engine_0.trace305: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:20 [stride_detector_cover] engine_0.trace305: This license was issued to John P Wickerson.
SBY 18:21:20 [stride_detector_cover] engine_0.trace305: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:21 [stride_detector_cover] engine_0: ##   0:09:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_548 in step 0.
SBY 18:21:21 [stride_detector_cover] engine_0: ##   0:09:15  Writing trace to Verilog testbench: engine_0/trace528_tb.v
SBY 18:21:21 [stride_detector_cover] engine_0: ##   0:09:15  Writing trace to constraints file: engine_0/trace528.smtc
SBY 18:21:21 [stride_detector_cover] engine_0: ##   0:09:15  Writing trace to Yosys witness file: engine_0/trace528.yw
SBY 18:21:21 [stride_detector_cover] engine_0.trace528: Generating simulation trace for witness file: engine_0/trace528.yw
SBY 18:21:21 [stride_detector_cover] engine_0: ##   0:09:15  Checking cover reachability in step 0..
SBY 18:21:22 [stride_detector_cover] engine_0.trace305: finished (returncode=0)
SBY 18:21:22 [stride_detector_cover] engine_0: ##   0:09:16  Reached cover statement at stride_values.stride_values_2.stride_2_seen_516 in step 0.
SBY 18:21:22 [stride_detector_cover] engine_0: ##   0:09:16  Writing trace to Verilog testbench: engine_0/trace529_tb.v
SBY 18:21:22 [stride_detector_cover] engine_0: ##   0:09:16  Writing trace to constraints file: engine_0/trace529.smtc
SBY 18:21:22 [stride_detector_cover] engine_0: ##   0:09:16  Writing trace to Yosys witness file: engine_0/trace529.yw
SBY 18:21:22 [stride_detector_cover] engine_0.trace306: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:22 [stride_detector_cover] engine_0.trace306: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:22 [stride_detector_cover] engine_0.trace306: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:22 [stride_detector_cover] engine_0.trace306: This license was issued to John P Wickerson.
SBY 18:21:22 [stride_detector_cover] engine_0.trace306: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:22 [stride_detector_cover] engine_0.trace312: starting process "cd stride_detector_cover/engine_0; yosys -ql trace312.log trace312.ys"
SBY 18:21:22 [stride_detector_cover] engine_0.trace529: Generating simulation trace for witness file: engine_0/trace529.yw
SBY 18:21:23 [stride_detector_cover] engine_0: ##   0:09:16  Checking cover reachability in step 0..
SBY 18:21:23 [stride_detector_cover] engine_0: ##   0:09:17  Reached cover statement at stride_values.stride_values_2.stride_2_seen_484 in step 0.
SBY 18:21:23 [stride_detector_cover] engine_0: ##   0:09:17  Writing trace to Verilog testbench: engine_0/trace530_tb.v
SBY 18:21:23 [stride_detector_cover] engine_0: ##   0:09:17  Writing trace to constraints file: engine_0/trace530.smtc
SBY 18:21:23 [stride_detector_cover] engine_0: ##   0:09:17  Writing trace to Yosys witness file: engine_0/trace530.yw
SBY 18:21:23 [stride_detector_cover] engine_0.trace307: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:23 [stride_detector_cover] engine_0.trace307: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:23 [stride_detector_cover] engine_0.trace307: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:23 [stride_detector_cover] engine_0.trace307: This license was issued to John P Wickerson.
SBY 18:21:23 [stride_detector_cover] engine_0.trace307: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:23 [stride_detector_cover] engine_0.trace530: Generating simulation trace for witness file: engine_0/trace530.yw
SBY 18:21:23 [stride_detector_cover] engine_0: ##   0:09:17  Checking cover reachability in step 0..
SBY 18:21:23 [stride_detector_cover] engine_0.trace308: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:23 [stride_detector_cover] engine_0.trace308: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:23 [stride_detector_cover] engine_0.trace308: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:23 [stride_detector_cover] engine_0.trace308: This license was issued to John P Wickerson.
SBY 18:21:24 [stride_detector_cover] engine_0.trace308: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:24 [stride_detector_cover] engine_0.trace306: finished (returncode=0)
SBY 18:21:24 [stride_detector_cover] engine_0.trace313: starting process "cd stride_detector_cover/engine_0; yosys -ql trace313.log trace313.ys"
SBY 18:21:24 [stride_detector_cover] engine_0: ##   0:09:18  Reached cover statement at stride_values.stride_values_2.stride_2_seen_452 in step 0.
SBY 18:21:24 [stride_detector_cover] engine_0: ##   0:09:18  Writing trace to Verilog testbench: engine_0/trace531_tb.v
SBY 18:21:24 [stride_detector_cover] engine_0: ##   0:09:18  Writing trace to constraints file: engine_0/trace531.smtc
SBY 18:21:24 [stride_detector_cover] engine_0: ##   0:09:18  Writing trace to Yosys witness file: engine_0/trace531.yw
SBY 18:21:24 [stride_detector_cover] engine_0.trace307: finished (returncode=0)
SBY 18:21:24 [stride_detector_cover] engine_0.trace309: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:24 [stride_detector_cover] engine_0.trace309: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:24 [stride_detector_cover] engine_0.trace309: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:25 [stride_detector_cover] engine_0.trace309: This license was issued to John P Wickerson.
SBY 18:21:25 [stride_detector_cover] engine_0.trace309: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:25 [stride_detector_cover] engine_0.trace531: Generating simulation trace for witness file: engine_0/trace531.yw
SBY 18:21:25 [stride_detector_cover] engine_0: ##   0:09:18  Checking cover reachability in step 0..
SBY 18:21:25 [stride_detector_cover] engine_0: ##   0:09:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_420 in step 0.
SBY 18:21:25 [stride_detector_cover] engine_0: ##   0:09:19  Writing trace to Verilog testbench: engine_0/trace532_tb.v
SBY 18:21:25 [stride_detector_cover] engine_0: ##   0:09:19  Writing trace to constraints file: engine_0/trace532.smtc
SBY 18:21:25 [stride_detector_cover] engine_0.trace308: finished (returncode=0)
SBY 18:21:25 [stride_detector_cover] engine_0.trace314: starting process "cd stride_detector_cover/engine_0; yosys -ql trace314.log trace314.ys"
SBY 18:21:25 [stride_detector_cover] engine_0: ##   0:09:19  Writing trace to Yosys witness file: engine_0/trace532.yw
SBY 18:21:25 [stride_detector_cover] engine_0.trace532: Generating simulation trace for witness file: engine_0/trace532.yw
SBY 18:21:25 [stride_detector_cover] engine_0: ##   0:09:19  Checking cover reachability in step 0..
SBY 18:21:25 [stride_detector_cover] engine_0.trace315: starting process "cd stride_detector_cover/engine_0; yosys -ql trace315.log trace315.ys"
SBY 18:21:26 [stride_detector_cover] engine_0: ##   0:09:20  Reached cover statement at stride_values.stride_values_2.stride_2_seen_4 in step 0.
SBY 18:21:26 [stride_detector_cover] engine_0: ##   0:09:20  Writing trace to Verilog testbench: engine_0/trace533_tb.v
SBY 18:21:26 [stride_detector_cover] engine_0: ##   0:09:20  Writing trace to constraints file: engine_0/trace533.smtc
SBY 18:21:26 [stride_detector_cover] engine_0.trace309: finished (returncode=0)
SBY 18:21:26 [stride_detector_cover] engine_0: ##   0:09:20  Writing trace to Yosys witness file: engine_0/trace533.yw
SBY 18:21:26 [stride_detector_cover] engine_0.trace533: Generating simulation trace for witness file: engine_0/trace533.yw
SBY 18:21:26 [stride_detector_cover] engine_0: ##   0:09:20  Checking cover reachability in step 0..
SBY 18:21:26 [stride_detector_cover] engine_0.trace316: starting process "cd stride_detector_cover/engine_0; yosys -ql trace316.log trace316.ys"
SBY 18:21:27 [stride_detector_cover] engine_0: ##   0:09:21  Reached cover statement at stride_values.stride_values_2.stride_2_seen_388 in step 0.
SBY 18:21:27 [stride_detector_cover] engine_0: ##   0:09:21  Writing trace to Verilog testbench: engine_0/trace534_tb.v
SBY 18:21:27 [stride_detector_cover] engine_0: ##   0:09:21  Writing trace to constraints file: engine_0/trace534.smtc
SBY 18:21:27 [stride_detector_cover] engine_0: ##   0:09:21  Writing trace to Yosys witness file: engine_0/trace534.yw
SBY 18:21:27 [stride_detector_cover] engine_0.trace310: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:27 [stride_detector_cover] engine_0.trace310: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:27 [stride_detector_cover] engine_0.trace310: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:27 [stride_detector_cover] engine_0.trace310: This license was issued to John P Wickerson.
SBY 18:21:27 [stride_detector_cover] engine_0.trace310: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:28 [stride_detector_cover] engine_0.trace534: Generating simulation trace for witness file: engine_0/trace534.yw
SBY 18:21:28 [stride_detector_cover] engine_0: ##   0:09:21  Checking cover reachability in step 0..
SBY 18:21:28 [stride_detector_cover] engine_0.trace311: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:28 [stride_detector_cover] engine_0.trace311: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:28 [stride_detector_cover] engine_0.trace311: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:28 [stride_detector_cover] engine_0.trace311: This license was issued to John P Wickerson.
SBY 18:21:28 [stride_detector_cover] engine_0.trace311: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:28 [stride_detector_cover] engine_0: ##   0:09:22  Reached cover statement at stride_values.stride_values_2.stride_2_seen_36 in step 0.
SBY 18:21:28 [stride_detector_cover] engine_0: ##   0:09:22  Writing trace to Verilog testbench: engine_0/trace535_tb.v
SBY 18:21:28 [stride_detector_cover] engine_0: ##   0:09:22  Writing trace to constraints file: engine_0/trace535.smtc
SBY 18:21:29 [stride_detector_cover] engine_0: ##   0:09:22  Writing trace to Yosys witness file: engine_0/trace535.yw
SBY 18:21:29 [stride_detector_cover] engine_0.trace310: finished (returncode=0)
SBY 18:21:29 [stride_detector_cover] engine_0.trace535: Generating simulation trace for witness file: engine_0/trace535.yw
SBY 18:21:29 [stride_detector_cover] engine_0: ##   0:09:23  Checking cover reachability in step 0..
SBY 18:21:29 [stride_detector_cover] engine_0.trace311: finished (returncode=0)
SBY 18:21:29 [stride_detector_cover] engine_0.trace317: starting process "cd stride_detector_cover/engine_0; yosys -ql trace317.log trace317.ys"
SBY 18:21:29 [stride_detector_cover] engine_0: ##   0:09:23  Reached cover statement at stride_values.stride_values_2.stride_2_seen_356 in step 0.
SBY 18:21:29 [stride_detector_cover] engine_0: ##   0:09:23  Writing trace to Verilog testbench: engine_0/trace536_tb.v
SBY 18:21:29 [stride_detector_cover] engine_0: ##   0:09:23  Writing trace to constraints file: engine_0/trace536.smtc
SBY 18:21:29 [stride_detector_cover] engine_0.trace318: starting process "cd stride_detector_cover/engine_0; yosys -ql trace318.log trace318.ys"
SBY 18:21:29 [stride_detector_cover] engine_0: ##   0:09:23  Writing trace to Yosys witness file: engine_0/trace536.yw
SBY 18:21:29 [stride_detector_cover] engine_0.trace536: Generating simulation trace for witness file: engine_0/trace536.yw
SBY 18:21:30 [stride_detector_cover] engine_0: ##   0:09:23  Checking cover reachability in step 0..
SBY 18:21:30 [stride_detector_cover] engine_0.trace312: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:30 [stride_detector_cover] engine_0.trace312: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:30 [stride_detector_cover] engine_0.trace312: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:30 [stride_detector_cover] engine_0.trace312: This license was issued to John P Wickerson.
SBY 18:21:30 [stride_detector_cover] engine_0.trace312: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:30 [stride_detector_cover] engine_0: ##   0:09:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_324 in step 0.
SBY 18:21:30 [stride_detector_cover] engine_0: ##   0:09:24  Writing trace to Verilog testbench: engine_0/trace537_tb.v
SBY 18:21:30 [stride_detector_cover] engine_0: ##   0:09:24  Writing trace to constraints file: engine_0/trace537.smtc
SBY 18:21:31 [stride_detector_cover] engine_0: ##   0:09:24  Writing trace to Yosys witness file: engine_0/trace537.yw
SBY 18:21:31 [stride_detector_cover] engine_0.trace537: Generating simulation trace for witness file: engine_0/trace537.yw
SBY 18:21:31 [stride_detector_cover] engine_0: ##   0:09:25  Checking cover reachability in step 0..
SBY 18:21:31 [stride_detector_cover] engine_0.trace312: finished (returncode=0)
SBY 18:21:31 [stride_detector_cover] engine_0.trace313: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:32 [stride_detector_cover] engine_0.trace313: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:32 [stride_detector_cover] engine_0.trace313: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:32 [stride_detector_cover] engine_0.trace313: This license was issued to John P Wickerson.
SBY 18:21:32 [stride_detector_cover] engine_0.trace313: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:32 [stride_detector_cover] engine_0.trace319: starting process "cd stride_detector_cover/engine_0; yosys -ql trace319.log trace319.ys"
SBY 18:21:32 [stride_detector_cover] engine_0: ##   0:09:26  Reached cover statement at stride_values.stride_values_2.stride_2_seen_292 in step 0.
SBY 18:21:32 [stride_detector_cover] engine_0: ##   0:09:26  Writing trace to Verilog testbench: engine_0/trace538_tb.v
SBY 18:21:32 [stride_detector_cover] engine_0: ##   0:09:26  Writing trace to constraints file: engine_0/trace538.smtc
SBY 18:21:32 [stride_detector_cover] engine_0: ##   0:09:26  Writing trace to Yosys witness file: engine_0/trace538.yw
SBY 18:21:32 [stride_detector_cover] engine_0.trace538: Generating simulation trace for witness file: engine_0/trace538.yw
SBY 18:21:32 [stride_detector_cover] engine_0: ##   0:09:26  Checking cover reachability in step 0..
SBY 18:21:33 [stride_detector_cover] engine_0: ##   0:09:26  Reached cover statement at stride_values.stride_values_2.stride_2_seen_260 in step 0.
SBY 18:21:33 [stride_detector_cover] engine_0: ##   0:09:26  Writing trace to Verilog testbench: engine_0/trace539_tb.v
SBY 18:21:33 [stride_detector_cover] engine_0: ##   0:09:27  Writing trace to constraints file: engine_0/trace539.smtc
SBY 18:21:33 [stride_detector_cover] engine_0: ##   0:09:27  Writing trace to Yosys witness file: engine_0/trace539.yw
SBY 18:21:33 [stride_detector_cover] engine_0.trace313: finished (returncode=0)
SBY 18:21:33 [stride_detector_cover] engine_0.trace539: Generating simulation trace for witness file: engine_0/trace539.yw
SBY 18:21:33 [stride_detector_cover] engine_0: ##   0:09:27  Checking cover reachability in step 0..
SBY 18:21:33 [stride_detector_cover] engine_0.trace314: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:33 [stride_detector_cover] engine_0.trace314: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:33 [stride_detector_cover] engine_0.trace314: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:33 [stride_detector_cover] engine_0.trace314: This license was issued to John P Wickerson.
SBY 18:21:33 [stride_detector_cover] engine_0.trace314: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:34 [stride_detector_cover] engine_0.trace315: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:34 [stride_detector_cover] engine_0.trace315: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:34 [stride_detector_cover] engine_0.trace315: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:34 [stride_detector_cover] engine_0.trace315: This license was issued to John P Wickerson.
SBY 18:21:34 [stride_detector_cover] engine_0.trace315: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:34 [stride_detector_cover] engine_0.trace320: starting process "cd stride_detector_cover/engine_0; yosys -ql trace320.log trace320.ys"
SBY 18:21:34 [stride_detector_cover] engine_0: ##   0:09:28  Reached cover statement at stride_values.stride_values_2.stride_2_seen_228 in step 0.
SBY 18:21:34 [stride_detector_cover] engine_0: ##   0:09:28  Writing trace to Verilog testbench: engine_0/trace540_tb.v
SBY 18:21:34 [stride_detector_cover] engine_0: ##   0:09:28  Writing trace to constraints file: engine_0/trace540.smtc
SBY 18:21:34 [stride_detector_cover] engine_0: ##   0:09:28  Writing trace to Yosys witness file: engine_0/trace540.yw
SBY 18:21:34 [stride_detector_cover] engine_0.trace540: Generating simulation trace for witness file: engine_0/trace540.yw
SBY 18:21:34 [stride_detector_cover] engine_0: ##   0:09:28  Checking cover reachability in step 0..
SBY 18:21:34 [stride_detector_cover] engine_0.trace316: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:34 [stride_detector_cover] engine_0.trace316: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:34 [stride_detector_cover] engine_0.trace316: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:34 [stride_detector_cover] engine_0.trace316: This license was issued to John P Wickerson.
SBY 18:21:34 [stride_detector_cover] engine_0.trace316: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:35 [stride_detector_cover] engine_0: ##   0:09:28  Reached cover statement at stride_values.stride_values_2.stride_2_seen_196 in step 0.
SBY 18:21:35 [stride_detector_cover] engine_0: ##   0:09:28  Writing trace to Verilog testbench: engine_0/trace541_tb.v
SBY 18:21:35 [stride_detector_cover] engine_0: ##   0:09:29  Writing trace to constraints file: engine_0/trace541.smtc
SBY 18:21:35 [stride_detector_cover] engine_0.trace314: finished (returncode=0)
SBY 18:21:35 [stride_detector_cover] engine_0: ##   0:09:29  Writing trace to Yosys witness file: engine_0/trace541.yw
SBY 18:21:35 [stride_detector_cover] engine_0.trace315: finished (returncode=0)
SBY 18:21:35 [stride_detector_cover] engine_0.trace321: starting process "cd stride_detector_cover/engine_0; yosys -ql trace321.log trace321.ys"
SBY 18:21:35 [stride_detector_cover] engine_0.trace541: Generating simulation trace for witness file: engine_0/trace541.yw
SBY 18:21:35 [stride_detector_cover] engine_0: ##   0:09:29  Checking cover reachability in step 0..
SBY 18:21:36 [stride_detector_cover] engine_0.trace322: starting process "cd stride_detector_cover/engine_0; yosys -ql trace322.log trace322.ys"
SBY 18:21:36 [stride_detector_cover] engine_0.trace316: finished (returncode=0)
SBY 18:21:36 [stride_detector_cover] engine_0.trace323: starting process "cd stride_detector_cover/engine_0; yosys -ql trace323.log trace323.ys"
SBY 18:21:37 [stride_detector_cover] engine_0.trace317: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:37 [stride_detector_cover] engine_0.trace317: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:37 [stride_detector_cover] engine_0.trace317: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:37 [stride_detector_cover] engine_0.trace317: This license was issued to John P Wickerson.
SBY 18:21:37 [stride_detector_cover] engine_0.trace317: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:37 [stride_detector_cover] engine_0.trace318: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:37 [stride_detector_cover] engine_0.trace318: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:37 [stride_detector_cover] engine_0.trace318: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:37 [stride_detector_cover] engine_0.trace318: This license was issued to John P Wickerson.
SBY 18:21:37 [stride_detector_cover] engine_0.trace318: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:37 [stride_detector_cover] engine_0: ##   0:09:31  Reached cover statement at stride_values.stride_values_2.stride_2_seen_164 in step 0.
SBY 18:21:37 [stride_detector_cover] engine_0: ##   0:09:31  Writing trace to Verilog testbench: engine_0/trace542_tb.v
SBY 18:21:37 [stride_detector_cover] engine_0: ##   0:09:31  Writing trace to constraints file: engine_0/trace542.smtc
SBY 18:21:37 [stride_detector_cover] engine_0: ##   0:09:31  Writing trace to Yosys witness file: engine_0/trace542.yw
SBY 18:21:38 [stride_detector_cover] engine_0.trace542: Generating simulation trace for witness file: engine_0/trace542.yw
SBY 18:21:38 [stride_detector_cover] engine_0: ##   0:09:32  Checking cover reachability in step 0..
SBY 18:21:38 [stride_detector_cover] engine_0.trace317: finished (returncode=0)
SBY 18:21:38 [stride_detector_cover] engine_0.trace318: finished (returncode=0)
SBY 18:21:38 [stride_detector_cover] engine_0.trace324: starting process "cd stride_detector_cover/engine_0; yosys -ql trace324.log trace324.ys"
SBY 18:21:38 [stride_detector_cover] engine_0.trace325: starting process "cd stride_detector_cover/engine_0; yosys -ql trace325.log trace325.ys"
SBY 18:21:39 [stride_detector_cover] engine_0: ##   0:09:33  Reached cover statement at stride_values.stride_values_2.stride_2_seen_132 in step 0.
SBY 18:21:39 [stride_detector_cover] engine_0: ##   0:09:33  Writing trace to Verilog testbench: engine_0/trace543_tb.v
SBY 18:21:39 [stride_detector_cover] engine_0: ##   0:09:33  Writing trace to constraints file: engine_0/trace543.smtc
SBY 18:21:39 [stride_detector_cover] engine_0: ##   0:09:33  Writing trace to Yosys witness file: engine_0/trace543.yw
SBY 18:21:39 [stride_detector_cover] engine_0.trace543: Generating simulation trace for witness file: engine_0/trace543.yw
SBY 18:21:39 [stride_detector_cover] engine_0: ##   0:09:33  Checking cover reachability in step 0..
SBY 18:21:40 [stride_detector_cover] engine_0: ##   0:09:33  Reached cover statement at stride_values.stride_values_2.stride_2_seen_100 in step 0.
SBY 18:21:40 [stride_detector_cover] engine_0: ##   0:09:33  Writing trace to Verilog testbench: engine_0/trace544_tb.v
SBY 18:21:40 [stride_detector_cover] engine_0: ##   0:09:33  Writing trace to constraints file: engine_0/trace544.smtc
SBY 18:21:40 [stride_detector_cover] engine_0: ##   0:09:34  Writing trace to Yosys witness file: engine_0/trace544.yw
SBY 18:21:40 [stride_detector_cover] engine_0.trace319: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:40 [stride_detector_cover] engine_0.trace319: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:40 [stride_detector_cover] engine_0.trace319: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:40 [stride_detector_cover] engine_0.trace319: This license was issued to John P Wickerson.
SBY 18:21:40 [stride_detector_cover] engine_0.trace319: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:40 [stride_detector_cover] engine_0.trace544: Generating simulation trace for witness file: engine_0/trace544.yw
SBY 18:21:40 [stride_detector_cover] engine_0: ##   0:09:34  Checking cover reachability in step 0..
SBY 18:21:41 [stride_detector_cover] engine_0: ##   0:09:35  Reached cover statement at stride_values.stride_values_2.stride_2_seen_995 in step 0.
SBY 18:21:41 [stride_detector_cover] engine_0: ##   0:09:35  Writing trace to Verilog testbench: engine_0/trace545_tb.v
SBY 18:21:41 [stride_detector_cover] engine_0: ##   0:09:35  Writing trace to constraints file: engine_0/trace545.smtc
SBY 18:21:41 [stride_detector_cover] engine_0: ##   0:09:35  Writing trace to Yosys witness file: engine_0/trace545.yw
SBY 18:21:41 [stride_detector_cover] engine_0.trace545: Generating simulation trace for witness file: engine_0/trace545.yw
SBY 18:21:41 [stride_detector_cover] engine_0: ##   0:09:35  Checking cover reachability in step 0..
SBY 18:21:42 [stride_detector_cover] engine_0.trace319: finished (returncode=0)
SBY 18:21:42 [stride_detector_cover] engine_0.trace320: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:42 [stride_detector_cover] engine_0.trace320: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:42 [stride_detector_cover] engine_0.trace320: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:42 [stride_detector_cover] engine_0.trace320: This license was issued to John P Wickerson.
SBY 18:21:42 [stride_detector_cover] engine_0.trace320: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:42 [stride_detector_cover] engine_0.trace326: starting process "cd stride_detector_cover/engine_0; yosys -ql trace326.log trace326.ys"
SBY 18:21:42 [stride_detector_cover] engine_0: ##   0:09:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_99 in step 0.
SBY 18:21:42 [stride_detector_cover] engine_0: ##   0:09:36  Writing trace to Verilog testbench: engine_0/trace546_tb.v
SBY 18:21:42 [stride_detector_cover] engine_0: ##   0:09:36  Writing trace to constraints file: engine_0/trace546.smtc
SBY 18:21:42 [stride_detector_cover] engine_0: ##   0:09:36  Writing trace to Yosys witness file: engine_0/trace546.yw
SBY 18:21:42 [stride_detector_cover] engine_0.trace546: Generating simulation trace for witness file: engine_0/trace546.yw
SBY 18:21:43 [stride_detector_cover] engine_0: ##   0:09:36  Checking cover reachability in step 0..
SBY 18:21:43 [stride_detector_cover] engine_0: ##   0:09:37  Reached cover statement at stride_values.stride_values_2.stride_2_seen_963 in step 0.
SBY 18:21:43 [stride_detector_cover] engine_0: ##   0:09:37  Writing trace to Verilog testbench: engine_0/trace547_tb.v
SBY 18:21:43 [stride_detector_cover] engine_0: ##   0:09:37  Writing trace to constraints file: engine_0/trace547.smtc
SBY 18:21:43 [stride_detector_cover] engine_0: ##   0:09:37  Writing trace to Yosys witness file: engine_0/trace547.yw
SBY 18:21:43 [stride_detector_cover] engine_0.trace320: finished (returncode=0)
SBY 18:21:43 [stride_detector_cover] engine_0.trace547: Generating simulation trace for witness file: engine_0/trace547.yw
SBY 18:21:44 [stride_detector_cover] engine_0: ##   0:09:37  Checking cover reachability in step 0..
SBY 18:21:44 [stride_detector_cover] engine_0.trace327: starting process "cd stride_detector_cover/engine_0; yosys -ql trace327.log trace327.ys"
SBY 18:21:44 [stride_detector_cover] engine_0: ##   0:09:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_931 in step 0.
SBY 18:21:44 [stride_detector_cover] engine_0: ##   0:09:38  Writing trace to Verilog testbench: engine_0/trace548_tb.v
SBY 18:21:44 [stride_detector_cover] engine_0: ##   0:09:38  Writing trace to constraints file: engine_0/trace548.smtc
SBY 18:21:44 [stride_detector_cover] engine_0.trace321: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:44 [stride_detector_cover] engine_0.trace321: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:44 [stride_detector_cover] engine_0.trace321: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:44 [stride_detector_cover] engine_0.trace321: This license was issued to John P Wickerson.
SBY 18:21:44 [stride_detector_cover] engine_0.trace321: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:44 [stride_detector_cover] engine_0.trace322: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:44 [stride_detector_cover] engine_0.trace322: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:44 [stride_detector_cover] engine_0.trace322: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:44 [stride_detector_cover] engine_0.trace322: This license was issued to John P Wickerson.
SBY 18:21:44 [stride_detector_cover] engine_0.trace322: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:45 [stride_detector_cover] engine_0.trace323: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:45 [stride_detector_cover] engine_0.trace323: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:45 [stride_detector_cover] engine_0.trace323: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:45 [stride_detector_cover] engine_0.trace323: This license was issued to John P Wickerson.
SBY 18:21:45 [stride_detector_cover] engine_0.trace323: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:45 [stride_detector_cover] engine_0: ##   0:09:38  Writing trace to Yosys witness file: engine_0/trace548.yw
SBY 18:21:45 [stride_detector_cover] engine_0.trace548: Generating simulation trace for witness file: engine_0/trace548.yw
SBY 18:21:45 [stride_detector_cover] engine_0: ##   0:09:38  Checking cover reachability in step 0..
SBY 18:21:45 [stride_detector_cover] engine_0: ##   0:09:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_899 in step 0.
SBY 18:21:45 [stride_detector_cover] engine_0: ##   0:09:39  Writing trace to Verilog testbench: engine_0/trace549_tb.v
SBY 18:21:45 [stride_detector_cover] engine_0: ##   0:09:39  Writing trace to constraints file: engine_0/trace549.smtc
SBY 18:21:45 [stride_detector_cover] engine_0: ##   0:09:39  Writing trace to Yosys witness file: engine_0/trace549.yw
SBY 18:21:45 [stride_detector_cover] engine_0.trace549: Generating simulation trace for witness file: engine_0/trace549.yw
SBY 18:21:46 [stride_detector_cover] engine_0: ##   0:09:39  Checking cover reachability in step 0..
SBY 18:21:46 [stride_detector_cover] engine_0.trace321: finished (returncode=0)
SBY 18:21:46 [stride_detector_cover] engine_0.trace322: finished (returncode=0)
SBY 18:21:46 [stride_detector_cover] engine_0.trace328: starting process "cd stride_detector_cover/engine_0; yosys -ql trace328.log trace328.ys"
SBY 18:21:46 [stride_detector_cover] engine_0: ##   0:09:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_867 in step 0.
SBY 18:21:46 [stride_detector_cover] engine_0: ##   0:09:40  Writing trace to Verilog testbench: engine_0/trace550_tb.v
SBY 18:21:46 [stride_detector_cover] engine_0: ##   0:09:40  Writing trace to constraints file: engine_0/trace550.smtc
SBY 18:21:46 [stride_detector_cover] engine_0.trace323: finished (returncode=0)
SBY 18:21:46 [stride_detector_cover] engine_0.trace329: starting process "cd stride_detector_cover/engine_0; yosys -ql trace329.log trace329.ys"
SBY 18:21:46 [stride_detector_cover] engine_0: ##   0:09:40  Writing trace to Yosys witness file: engine_0/trace550.yw
SBY 18:21:46 [stride_detector_cover] engine_0.trace550: Generating simulation trace for witness file: engine_0/trace550.yw
SBY 18:21:47 [stride_detector_cover] engine_0: ##   0:09:40  Checking cover reachability in step 0..
SBY 18:21:47 [stride_detector_cover] engine_0.trace330: starting process "cd stride_detector_cover/engine_0; yosys -ql trace330.log trace330.ys"
SBY 18:21:47 [stride_detector_cover] engine_0: ##   0:09:41  Reached cover statement at stride_values.stride_values_2.stride_2_seen_835 in step 0.
SBY 18:21:47 [stride_detector_cover] engine_0: ##   0:09:41  Writing trace to Verilog testbench: engine_0/trace551_tb.v
SBY 18:21:47 [stride_detector_cover] engine_0: ##   0:09:41  Writing trace to constraints file: engine_0/trace551.smtc
SBY 18:21:47 [stride_detector_cover] engine_0: ##   0:09:41  Writing trace to Yosys witness file: engine_0/trace551.yw
SBY 18:21:47 [stride_detector_cover] engine_0.trace551: Generating simulation trace for witness file: engine_0/trace551.yw
SBY 18:21:47 [stride_detector_cover] engine_0: ##   0:09:41  Checking cover reachability in step 0..
SBY 18:21:48 [stride_detector_cover] engine_0.trace324: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:48 [stride_detector_cover] engine_0.trace324: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:48 [stride_detector_cover] engine_0.trace324: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:48 [stride_detector_cover] engine_0.trace324: This license was issued to John P Wickerson.
SBY 18:21:48 [stride_detector_cover] engine_0.trace324: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:48 [stride_detector_cover] engine_0.trace325: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:48 [stride_detector_cover] engine_0.trace325: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:48 [stride_detector_cover] engine_0.trace325: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:48 [stride_detector_cover] engine_0.trace325: This license was issued to John P Wickerson.
SBY 18:21:48 [stride_detector_cover] engine_0.trace325: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:48 [stride_detector_cover] engine_0: ##   0:09:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_803 in step 0.
SBY 18:21:48 [stride_detector_cover] engine_0: ##   0:09:42  Writing trace to Verilog testbench: engine_0/trace552_tb.v
SBY 18:21:48 [stride_detector_cover] engine_0: ##   0:09:42  Writing trace to constraints file: engine_0/trace552.smtc
SBY 18:21:48 [stride_detector_cover] engine_0: ##   0:09:42  Writing trace to Yosys witness file: engine_0/trace552.yw
SBY 18:21:48 [stride_detector_cover] engine_0.trace552: Generating simulation trace for witness file: engine_0/trace552.yw
SBY 18:21:49 [stride_detector_cover] engine_0: ##   0:09:42  Checking cover reachability in step 0..
SBY 18:21:49 [stride_detector_cover] engine_0: ##   0:09:43  Reached cover statement at stride_values.stride_values_2.stride_2_seen_771 in step 0.
SBY 18:21:49 [stride_detector_cover] engine_0: ##   0:09:43  Writing trace to Verilog testbench: engine_0/trace553_tb.v
SBY 18:21:49 [stride_detector_cover] engine_0: ##   0:09:43  Writing trace to constraints file: engine_0/trace553.smtc
SBY 18:21:49 [stride_detector_cover] engine_0: ##   0:09:43  Writing trace to Yosys witness file: engine_0/trace553.yw
SBY 18:21:49 [stride_detector_cover] engine_0.trace553: Generating simulation trace for witness file: engine_0/trace553.yw
SBY 18:21:49 [stride_detector_cover] engine_0: ##   0:09:43  Checking cover reachability in step 0..
SBY 18:21:49 [stride_detector_cover] engine_0.trace324: finished (returncode=0)
SBY 18:21:50 [stride_detector_cover] engine_0.trace325: finished (returncode=0)
SBY 18:21:50 [stride_detector_cover] engine_0.trace331: starting process "cd stride_detector_cover/engine_0; yosys -ql trace331.log trace331.ys"
SBY 18:21:50 [stride_detector_cover] engine_0: ##   0:09:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_739 in step 0.
SBY 18:21:50 [stride_detector_cover] engine_0: ##   0:09:44  Writing trace to Verilog testbench: engine_0/trace554_tb.v
SBY 18:21:50 [stride_detector_cover] engine_0: ##   0:09:44  Writing trace to constraints file: engine_0/trace554.smtc
SBY 18:21:50 [stride_detector_cover] engine_0: ##   0:09:44  Writing trace to Yosys witness file: engine_0/trace554.yw
SBY 18:21:50 [stride_detector_cover] engine_0.trace554: Generating simulation trace for witness file: engine_0/trace554.yw
SBY 18:21:50 [stride_detector_cover] engine_0: ##   0:09:44  Checking cover reachability in step 0..
SBY 18:21:50 [stride_detector_cover] engine_0.trace332: starting process "cd stride_detector_cover/engine_0; yosys -ql trace332.log trace332.ys"
SBY 18:21:51 [stride_detector_cover] engine_0: ##   0:09:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_707 in step 0.
SBY 18:21:51 [stride_detector_cover] engine_0: ##   0:09:44  Writing trace to Verilog testbench: engine_0/trace555_tb.v
SBY 18:21:51 [stride_detector_cover] engine_0: ##   0:09:44  Writing trace to constraints file: engine_0/trace555.smtc
SBY 18:21:51 [stride_detector_cover] engine_0: ##   0:09:45  Writing trace to Yosys witness file: engine_0/trace555.yw
SBY 18:21:51 [stride_detector_cover] engine_0.trace555: Generating simulation trace for witness file: engine_0/trace555.yw
SBY 18:21:51 [stride_detector_cover] engine_0: ##   0:09:45  Checking cover reachability in step 0..
SBY 18:21:51 [stride_detector_cover] engine_0.trace326: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:51 [stride_detector_cover] engine_0.trace326: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:51 [stride_detector_cover] engine_0.trace326: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:51 [stride_detector_cover] engine_0.trace326: This license was issued to John P Wickerson.
SBY 18:21:51 [stride_detector_cover] engine_0.trace326: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:51 [stride_detector_cover] engine_0: ##   0:09:45  Reached cover statement at stride_values.stride_values_2.stride_2_seen_675 in step 0.
SBY 18:21:52 [stride_detector_cover] engine_0: ##   0:09:45  Writing trace to Verilog testbench: engine_0/trace556_tb.v
SBY 18:21:52 [stride_detector_cover] engine_0: ##   0:09:45  Writing trace to constraints file: engine_0/trace556.smtc
SBY 18:21:52 [stride_detector_cover] engine_0: ##   0:09:46  Writing trace to Yosys witness file: engine_0/trace556.yw
SBY 18:21:52 [stride_detector_cover] engine_0.trace556: Generating simulation trace for witness file: engine_0/trace556.yw
SBY 18:21:52 [stride_detector_cover] engine_0: ##   0:09:46  Checking cover reachability in step 0..
SBY 18:21:52 [stride_detector_cover] engine_0.trace327: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:52 [stride_detector_cover] engine_0.trace327: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:52 [stride_detector_cover] engine_0.trace327: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:52 [stride_detector_cover] engine_0.trace327: This license was issued to John P Wickerson.
SBY 18:21:52 [stride_detector_cover] engine_0.trace327: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:52 [stride_detector_cover] engine_0.trace326: finished (returncode=0)
SBY 18:21:53 [stride_detector_cover] engine_0: ##   0:09:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_67 in step 0.
SBY 18:21:53 [stride_detector_cover] engine_0: ##   0:09:46  Writing trace to Verilog testbench: engine_0/trace557_tb.v
SBY 18:21:53 [stride_detector_cover] engine_0: ##   0:09:46  Writing trace to constraints file: engine_0/trace557.smtc
SBY 18:21:53 [stride_detector_cover] engine_0: ##   0:09:46  Writing trace to Yosys witness file: engine_0/trace557.yw
SBY 18:21:53 [stride_detector_cover] engine_0.trace557: Generating simulation trace for witness file: engine_0/trace557.yw
SBY 18:21:53 [stride_detector_cover] engine_0: ##   0:09:47  Checking cover reachability in step 0..
SBY 18:21:53 [stride_detector_cover] engine_0.trace333: starting process "cd stride_detector_cover/engine_0; yosys -ql trace333.log trace333.ys"
SBY 18:21:53 [stride_detector_cover] engine_0.trace327: finished (returncode=0)
SBY 18:21:53 [stride_detector_cover] engine_0.trace334: starting process "cd stride_detector_cover/engine_0; yosys -ql trace334.log trace334.ys"
SBY 18:21:54 [stride_detector_cover] engine_0: ##   0:09:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_643 in step 0.
SBY 18:21:54 [stride_detector_cover] engine_0: ##   0:09:48  Writing trace to Verilog testbench: engine_0/trace558_tb.v
SBY 18:21:54 [stride_detector_cover] engine_0: ##   0:09:48  Writing trace to constraints file: engine_0/trace558.smtc
SBY 18:21:54 [stride_detector_cover] engine_0: ##   0:09:48  Writing trace to Yosys witness file: engine_0/trace558.yw
SBY 18:21:54 [stride_detector_cover] engine_0.trace328: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:54 [stride_detector_cover] engine_0.trace328: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:54 [stride_detector_cover] engine_0.trace328: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:54 [stride_detector_cover] engine_0.trace328: This license was issued to John P Wickerson.
SBY 18:21:54 [stride_detector_cover] engine_0.trace328: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:54 [stride_detector_cover] engine_0.trace558: Generating simulation trace for witness file: engine_0/trace558.yw
SBY 18:21:54 [stride_detector_cover] engine_0: ##   0:09:48  Checking cover reachability in step 0..
SBY 18:21:54 [stride_detector_cover] engine_0.trace329: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:54 [stride_detector_cover] engine_0.trace329: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:54 [stride_detector_cover] engine_0.trace329: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:54 [stride_detector_cover] engine_0.trace329: This license was issued to John P Wickerson.
SBY 18:21:54 [stride_detector_cover] engine_0.trace329: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:55 [stride_detector_cover] engine_0: ##   0:09:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_611 in step 0.
SBY 18:21:55 [stride_detector_cover] engine_0: ##   0:09:48  Writing trace to Verilog testbench: engine_0/trace559_tb.v
SBY 18:21:55 [stride_detector_cover] engine_0: ##   0:09:49  Writing trace to constraints file: engine_0/trace559.smtc
SBY 18:21:55 [stride_detector_cover] engine_0: ##   0:09:49  Writing trace to Yosys witness file: engine_0/trace559.yw
SBY 18:21:55 [stride_detector_cover] engine_0.trace330: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:55 [stride_detector_cover] engine_0.trace330: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:55 [stride_detector_cover] engine_0.trace330: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:55 [stride_detector_cover] engine_0.trace330: This license was issued to John P Wickerson.
SBY 18:21:55 [stride_detector_cover] engine_0.trace330: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:55 [stride_detector_cover] engine_0.trace559: Generating simulation trace for witness file: engine_0/trace559.yw
SBY 18:21:55 [stride_detector_cover] engine_0: ##   0:09:49  Checking cover reachability in step 0..
SBY 18:21:55 [stride_detector_cover] engine_0.trace328: finished (returncode=0)
SBY 18:21:56 [stride_detector_cover] engine_0: ##   0:09:49  Reached cover statement at stride_values.stride_values_2.stride_2_seen_579 in step 0.
SBY 18:21:56 [stride_detector_cover] engine_0: ##   0:09:49  Writing trace to Verilog testbench: engine_0/trace560_tb.v
SBY 18:21:56 [stride_detector_cover] engine_0: ##   0:09:49  Writing trace to constraints file: engine_0/trace560.smtc
SBY 18:21:56 [stride_detector_cover] engine_0: ##   0:09:49  Writing trace to Yosys witness file: engine_0/trace560.yw
SBY 18:21:56 [stride_detector_cover] engine_0.trace560: Generating simulation trace for witness file: engine_0/trace560.yw
SBY 18:21:56 [stride_detector_cover] engine_0: ##   0:09:50  Checking cover reachability in step 0..
SBY 18:21:56 [stride_detector_cover] engine_0.trace329: finished (returncode=0)
SBY 18:21:56 [stride_detector_cover] engine_0.trace335: starting process "cd stride_detector_cover/engine_0; yosys -ql trace335.log trace335.ys"
SBY 18:21:56 [stride_detector_cover] engine_0: ##   0:09:50  Reached cover statement at stride_values.stride_values_2.stride_2_seen_547 in step 0.
SBY 18:21:56 [stride_detector_cover] engine_0: ##   0:09:50  Writing trace to Verilog testbench: engine_0/trace561_tb.v
SBY 18:21:56 [stride_detector_cover] engine_0: ##   0:09:50  Writing trace to constraints file: engine_0/trace561.smtc
SBY 18:21:56 [stride_detector_cover] engine_0.trace330: finished (returncode=0)
SBY 18:21:57 [stride_detector_cover] engine_0.trace336: starting process "cd stride_detector_cover/engine_0; yosys -ql trace336.log trace336.ys"
SBY 18:21:57 [stride_detector_cover] engine_0: ##   0:09:50  Writing trace to Yosys witness file: engine_0/trace561.yw
SBY 18:21:57 [stride_detector_cover] engine_0.trace561: Generating simulation trace for witness file: engine_0/trace561.yw
SBY 18:21:57 [stride_detector_cover] engine_0: ##   0:09:51  Checking cover reachability in step 0..
SBY 18:21:57 [stride_detector_cover] engine_0.trace337: starting process "cd stride_detector_cover/engine_0; yosys -ql trace337.log trace337.ys"
SBY 18:21:57 [stride_detector_cover] engine_0: ##   0:09:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_515 in step 0.
SBY 18:21:57 [stride_detector_cover] engine_0: ##   0:09:51  Writing trace to Verilog testbench: engine_0/trace562_tb.v
SBY 18:21:57 [stride_detector_cover] engine_0: ##   0:09:51  Writing trace to constraints file: engine_0/trace562.smtc
SBY 18:21:57 [stride_detector_cover] engine_0: ##   0:09:51  Writing trace to Yosys witness file: engine_0/trace562.yw
SBY 18:21:58 [stride_detector_cover] engine_0.trace562: Generating simulation trace for witness file: engine_0/trace562.yw
SBY 18:21:58 [stride_detector_cover] engine_0: ##   0:09:52  Checking cover reachability in step 0..
SBY 18:21:58 [stride_detector_cover] engine_0.trace331: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:58 [stride_detector_cover] engine_0.trace331: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:58 [stride_detector_cover] engine_0.trace331: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:58 [stride_detector_cover] engine_0.trace331: This license was issued to John P Wickerson.
SBY 18:21:58 [stride_detector_cover] engine_0.trace331: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:58 [stride_detector_cover] engine_0: ##   0:09:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_483 in step 0.
SBY 18:21:58 [stride_detector_cover] engine_0: ##   0:09:52  Writing trace to Verilog testbench: engine_0/trace563_tb.v
SBY 18:21:58 [stride_detector_cover] engine_0: ##   0:09:52  Writing trace to constraints file: engine_0/trace563.smtc
SBY 18:21:58 [stride_detector_cover] engine_0.trace332: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:21:58 [stride_detector_cover] engine_0.trace332: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:21:58 [stride_detector_cover] engine_0.trace332: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:21:58 [stride_detector_cover] engine_0.trace332: This license was issued to John P Wickerson.
SBY 18:21:59 [stride_detector_cover] engine_0.trace332: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:21:59 [stride_detector_cover] engine_0: ##   0:09:52  Writing trace to Yosys witness file: engine_0/trace563.yw
SBY 18:21:59 [stride_detector_cover] engine_0.trace563: Generating simulation trace for witness file: engine_0/trace563.yw
SBY 18:21:59 [stride_detector_cover] engine_0: ##   0:09:53  Checking cover reachability in step 0..
SBY 18:21:59 [stride_detector_cover] engine_0.trace331: finished (returncode=0)
SBY 18:22:00 [stride_detector_cover] engine_0: ##   0:09:53  Reached cover statement at stride_values.stride_values_2.stride_2_seen_451 in step 0.
SBY 18:22:00 [stride_detector_cover] engine_0: ##   0:09:53  Writing trace to Verilog testbench: engine_0/trace564_tb.v
SBY 18:22:00 [stride_detector_cover] engine_0: ##   0:09:54  Writing trace to constraints file: engine_0/trace564.smtc
SBY 18:22:00 [stride_detector_cover] engine_0: ##   0:09:54  Writing trace to Yosys witness file: engine_0/trace564.yw
SBY 18:22:00 [stride_detector_cover] engine_0.trace338: starting process "cd stride_detector_cover/engine_0; yosys -ql trace338.log trace338.ys"
SBY 18:22:00 [stride_detector_cover] engine_0.trace332: finished (returncode=0)
SBY 18:22:00 [stride_detector_cover] engine_0.trace564: Generating simulation trace for witness file: engine_0/trace564.yw
SBY 18:22:00 [stride_detector_cover] engine_0: ##   0:09:54  Checking cover reachability in step 0..
SBY 18:22:00 [stride_detector_cover] engine_0.trace339: starting process "cd stride_detector_cover/engine_0; yosys -ql trace339.log trace339.ys"
SBY 18:22:01 [stride_detector_cover] engine_0: ##   0:09:54  Reached cover statement at stride_values.stride_values_2.stride_2_seen_419 in step 0.
SBY 18:22:01 [stride_detector_cover] engine_0: ##   0:09:54  Writing trace to Verilog testbench: engine_0/trace565_tb.v
SBY 18:22:01 [stride_detector_cover] engine_0: ##   0:09:54  Writing trace to constraints file: engine_0/trace565.smtc
SBY 18:22:01 [stride_detector_cover] engine_0: ##   0:09:55  Writing trace to Yosys witness file: engine_0/trace565.yw
SBY 18:22:01 [stride_detector_cover] engine_0.trace565: Generating simulation trace for witness file: engine_0/trace565.yw
SBY 18:22:01 [stride_detector_cover] engine_0: ##   0:09:55  Checking cover reachability in step 0..
SBY 18:22:01 [stride_detector_cover] engine_0: ##   0:09:55  Reached cover statement at stride_values.stride_values_2.stride_2_seen_387 in step 0.
SBY 18:22:02 [stride_detector_cover] engine_0: ##   0:09:55  Writing trace to Verilog testbench: engine_0/trace566_tb.v
SBY 18:22:02 [stride_detector_cover] engine_0: ##   0:09:55  Writing trace to constraints file: engine_0/trace566.smtc
SBY 18:22:02 [stride_detector_cover] engine_0: ##   0:09:56  Writing trace to Yosys witness file: engine_0/trace566.yw
SBY 18:22:02 [stride_detector_cover] engine_0.trace333: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:02 [stride_detector_cover] engine_0.trace333: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:02 [stride_detector_cover] engine_0.trace333: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:02 [stride_detector_cover] engine_0.trace333: This license was issued to John P Wickerson.
SBY 18:22:02 [stride_detector_cover] engine_0.trace333: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:02 [stride_detector_cover] engine_0.trace566: Generating simulation trace for witness file: engine_0/trace566.yw
SBY 18:22:02 [stride_detector_cover] engine_0: ##   0:09:56  Checking cover reachability in step 0..
SBY 18:22:03 [stride_detector_cover] engine_0.trace334: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:03 [stride_detector_cover] engine_0.trace334: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:03 [stride_detector_cover] engine_0.trace334: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:03 [stride_detector_cover] engine_0.trace334: This license was issued to John P Wickerson.
SBY 18:22:03 [stride_detector_cover] engine_0.trace334: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:03 [stride_detector_cover] engine_0: ##   0:09:57  Reached cover statement at stride_values.stride_values_2.stride_2_seen_355 in step 0.
SBY 18:22:03 [stride_detector_cover] engine_0: ##   0:09:57  Writing trace to Verilog testbench: engine_0/trace567_tb.v
SBY 18:22:03 [stride_detector_cover] engine_0: ##   0:09:57  Writing trace to constraints file: engine_0/trace567.smtc
SBY 18:22:03 [stride_detector_cover] engine_0: ##   0:09:57  Writing trace to Yosys witness file: engine_0/trace567.yw
SBY 18:22:03 [stride_detector_cover] engine_0.trace567: Generating simulation trace for witness file: engine_0/trace567.yw
SBY 18:22:04 [stride_detector_cover] engine_0: ##   0:09:57  Checking cover reachability in step 0..
SBY 18:22:04 [stride_detector_cover] engine_0.trace333: finished (returncode=0)
SBY 18:22:04 [stride_detector_cover] engine_0.trace340: starting process "cd stride_detector_cover/engine_0; yosys -ql trace340.log trace340.ys"
SBY 18:22:04 [stride_detector_cover] engine_0: ##   0:09:58  Reached cover statement at stride_values.stride_values_2.stride_2_seen_35 in step 0.
SBY 18:22:04 [stride_detector_cover] engine_0: ##   0:09:58  Writing trace to Verilog testbench: engine_0/trace568_tb.v
SBY 18:22:04 [stride_detector_cover] engine_0: ##   0:09:58  Writing trace to constraints file: engine_0/trace568.smtc
SBY 18:22:04 [stride_detector_cover] engine_0: ##   0:09:58  Writing trace to Yosys witness file: engine_0/trace568.yw
SBY 18:22:04 [stride_detector_cover] engine_0.trace334: finished (returncode=0)
SBY 18:22:05 [stride_detector_cover] engine_0.trace568: Generating simulation trace for witness file: engine_0/trace568.yw
SBY 18:22:05 [stride_detector_cover] engine_0: ##   0:09:58  Checking cover reachability in step 0..
SBY 18:22:05 [stride_detector_cover] engine_0.trace341: starting process "cd stride_detector_cover/engine_0; yosys -ql trace341.log trace341.ys"
SBY 18:22:06 [stride_detector_cover] engine_0: ##   0:09:59  Reached cover statement at stride_values.stride_values_2.stride_2_seen_323 in step 0.
SBY 18:22:06 [stride_detector_cover] engine_0: ##   0:09:59  Writing trace to Verilog testbench: engine_0/trace569_tb.v
SBY 18:22:06 [stride_detector_cover] engine_0: ##   0:10:00  Writing trace to constraints file: engine_0/trace569.smtc
SBY 18:22:06 [stride_detector_cover] engine_0: ##   0:10:00  Writing trace to Yosys witness file: engine_0/trace569.yw
SBY 18:22:06 [stride_detector_cover] engine_0.trace335: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:06 [stride_detector_cover] engine_0.trace335: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:06 [stride_detector_cover] engine_0.trace335: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:06 [stride_detector_cover] engine_0.trace335: This license was issued to John P Wickerson.
SBY 18:22:06 [stride_detector_cover] engine_0.trace335: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:06 [stride_detector_cover] engine_0.trace569: Generating simulation trace for witness file: engine_0/trace569.yw
SBY 18:22:06 [stride_detector_cover] engine_0: ##   0:10:00  Checking cover reachability in step 0..
SBY 18:22:06 [stride_detector_cover] engine_0.trace336: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:06 [stride_detector_cover] engine_0.trace336: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:06 [stride_detector_cover] engine_0.trace336: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:06 [stride_detector_cover] engine_0.trace336: This license was issued to John P Wickerson.
SBY 18:22:06 [stride_detector_cover] engine_0.trace336: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:06 [stride_detector_cover] engine_0: ##   0:10:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_3 in step 0.
SBY 18:22:07 [stride_detector_cover] engine_0: ##   0:10:00  Writing trace to Verilog testbench: engine_0/trace570_tb.v
SBY 18:22:07 [stride_detector_cover] engine_0: ##   0:10:00  Writing trace to constraints file: engine_0/trace570.smtc
SBY 18:22:07 [stride_detector_cover] engine_0: ##   0:10:01  Writing trace to Yosys witness file: engine_0/trace570.yw
SBY 18:22:07 [stride_detector_cover] engine_0.trace337: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:07 [stride_detector_cover] engine_0.trace337: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:07 [stride_detector_cover] engine_0.trace337: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:07 [stride_detector_cover] engine_0.trace337: This license was issued to John P Wickerson.
SBY 18:22:07 [stride_detector_cover] engine_0.trace337: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:07 [stride_detector_cover] engine_0.trace570: Generating simulation trace for witness file: engine_0/trace570.yw
SBY 18:22:07 [stride_detector_cover] engine_0: ##   0:10:01  Checking cover reachability in step 0..
SBY 18:22:07 [stride_detector_cover] engine_0.trace335: finished (returncode=0)
SBY 18:22:08 [stride_detector_cover] engine_0.trace342: starting process "cd stride_detector_cover/engine_0; yosys -ql trace342.log trace342.ys"
SBY 18:22:08 [stride_detector_cover] engine_0: ##   0:10:02  Reached cover statement at stride_values.stride_values_2.stride_2_seen_291 in step 0.
SBY 18:22:08 [stride_detector_cover] engine_0: ##   0:10:02  Writing trace to Verilog testbench: engine_0/trace571_tb.v
SBY 18:22:08 [stride_detector_cover] engine_0: ##   0:10:02  Writing trace to constraints file: engine_0/trace571.smtc
SBY 18:22:08 [stride_detector_cover] engine_0.trace336: finished (returncode=0)
SBY 18:22:08 [stride_detector_cover] engine_0: ##   0:10:02  Writing trace to Yosys witness file: engine_0/trace571.yw
SBY 18:22:08 [stride_detector_cover] engine_0.trace571: Generating simulation trace for witness file: engine_0/trace571.yw
SBY 18:22:08 [stride_detector_cover] engine_0: ##   0:10:02  Checking cover reachability in step 0..
SBY 18:22:08 [stride_detector_cover] engine_0.trace343: starting process "cd stride_detector_cover/engine_0; yosys -ql trace343.log trace343.ys"
SBY 18:22:09 [stride_detector_cover] engine_0.trace337: finished (returncode=0)
SBY 18:22:09 [stride_detector_cover] engine_0: ##   0:10:03  Reached cover statement at stride_values.stride_values_2.stride_2_seen_259 in step 0.
SBY 18:22:09 [stride_detector_cover] engine_0: ##   0:10:03  Writing trace to Verilog testbench: engine_0/trace572_tb.v
SBY 18:22:09 [stride_detector_cover] engine_0: ##   0:10:03  Writing trace to constraints file: engine_0/trace572.smtc
SBY 18:22:09 [stride_detector_cover] engine_0: ##   0:10:03  Writing trace to Yosys witness file: engine_0/trace572.yw
SBY 18:22:09 [stride_detector_cover] engine_0.trace572: Generating simulation trace for witness file: engine_0/trace572.yw
SBY 18:22:09 [stride_detector_cover] engine_0: ##   0:10:03  Checking cover reachability in step 0..
SBY 18:22:09 [stride_detector_cover] engine_0.trace344: starting process "cd stride_detector_cover/engine_0; yosys -ql trace344.log trace344.ys"
SBY 18:22:09 [stride_detector_cover] engine_0.trace338: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:09 [stride_detector_cover] engine_0.trace338: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:09 [stride_detector_cover] engine_0.trace338: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:10 [stride_detector_cover] engine_0.trace338: This license was issued to John P Wickerson.
SBY 18:22:10 [stride_detector_cover] engine_0.trace338: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:10 [stride_detector_cover] engine_0: ##   0:10:04  Reached cover statement at stride_values.stride_values_2.stride_2_seen_227 in step 0.
SBY 18:22:10 [stride_detector_cover] engine_0: ##   0:10:04  Writing trace to Verilog testbench: engine_0/trace573_tb.v
SBY 18:22:10 [stride_detector_cover] engine_0: ##   0:10:04  Writing trace to constraints file: engine_0/trace573.smtc
SBY 18:22:10 [stride_detector_cover] engine_0: ##   0:10:04  Writing trace to Yosys witness file: engine_0/trace573.yw
SBY 18:22:10 [stride_detector_cover] engine_0.trace573: Generating simulation trace for witness file: engine_0/trace573.yw
SBY 18:22:10 [stride_detector_cover] engine_0: ##   0:10:04  Checking cover reachability in step 0..
SBY 18:22:10 [stride_detector_cover] engine_0.trace339: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:10 [stride_detector_cover] engine_0.trace339: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:10 [stride_detector_cover] engine_0.trace339: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:10 [stride_detector_cover] engine_0.trace339: This license was issued to John P Wickerson.
SBY 18:22:10 [stride_detector_cover] engine_0.trace339: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:11 [stride_detector_cover] engine_0: ##   0:10:05  Reached cover statement at stride_values.stride_values_2.stride_2_seen_195 in step 0.
SBY 18:22:11 [stride_detector_cover] engine_0: ##   0:10:05  Writing trace to Verilog testbench: engine_0/trace574_tb.v
SBY 18:22:11 [stride_detector_cover] engine_0: ##   0:10:05  Writing trace to constraints file: engine_0/trace574.smtc
SBY 18:22:11 [stride_detector_cover] engine_0: ##   0:10:05  Writing trace to Yosys witness file: engine_0/trace574.yw
SBY 18:22:11 [stride_detector_cover] engine_0.trace338: finished (returncode=0)
SBY 18:22:11 [stride_detector_cover] engine_0.trace574: Generating simulation trace for witness file: engine_0/trace574.yw
SBY 18:22:12 [stride_detector_cover] engine_0: ##   0:10:05  Checking cover reachability in step 0..
SBY 18:22:12 [stride_detector_cover] engine_0.trace345: starting process "cd stride_detector_cover/engine_0; yosys -ql trace345.log trace345.ys"
SBY 18:22:12 [stride_detector_cover] engine_0: ##   0:10:06  Reached cover statement at stride_values.stride_values_2.stride_2_seen_163 in step 0.
SBY 18:22:12 [stride_detector_cover] engine_0: ##   0:10:06  Writing trace to Verilog testbench: engine_0/trace575_tb.v
SBY 18:22:12 [stride_detector_cover] engine_0: ##   0:10:06  Writing trace to constraints file: engine_0/trace575.smtc
SBY 18:22:12 [stride_detector_cover] engine_0.trace339: finished (returncode=0)
SBY 18:22:12 [stride_detector_cover] engine_0: ##   0:10:06  Writing trace to Yosys witness file: engine_0/trace575.yw
SBY 18:22:12 [stride_detector_cover] engine_0.trace575: Generating simulation trace for witness file: engine_0/trace575.yw
SBY 18:22:13 [stride_detector_cover] engine_0: ##   0:10:06  Checking cover reachability in step 0..
SBY 18:22:13 [stride_detector_cover] engine_0.trace346: starting process "cd stride_detector_cover/engine_0; yosys -ql trace346.log trace346.ys"
SBY 18:22:13 [stride_detector_cover] engine_0: ##   0:10:07  Reached cover statement at stride_values.stride_values_2.stride_2_seen_131 in step 0.
SBY 18:22:13 [stride_detector_cover] engine_0: ##   0:10:07  Writing trace to Verilog testbench: engine_0/trace576_tb.v
SBY 18:22:13 [stride_detector_cover] engine_0: ##   0:10:07  Writing trace to constraints file: engine_0/trace576.smtc
SBY 18:22:13 [stride_detector_cover] engine_0: ##   0:10:07  Writing trace to Yosys witness file: engine_0/trace576.yw
SBY 18:22:13 [stride_detector_cover] engine_0.trace576: Generating simulation trace for witness file: engine_0/trace576.yw
SBY 18:22:14 [stride_detector_cover] engine_0: ##   0:10:07  Checking cover reachability in step 0..
SBY 18:22:14 [stride_detector_cover] engine_0.trace340: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:14 [stride_detector_cover] engine_0.trace340: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:14 [stride_detector_cover] engine_0.trace340: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:14 [stride_detector_cover] engine_0.trace340: This license was issued to John P Wickerson.
SBY 18:22:14 [stride_detector_cover] engine_0.trace340: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:14 [stride_detector_cover] engine_0: ##   0:10:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_999 in step 0.
SBY 18:22:14 [stride_detector_cover] engine_0: ##   0:10:08  Writing trace to Verilog testbench: engine_0/trace577_tb.v
SBY 18:22:14 [stride_detector_cover] engine_0: ##   0:10:08  Writing trace to constraints file: engine_0/trace577.smtc
SBY 18:22:14 [stride_detector_cover] engine_0: ##   0:10:08  Writing trace to Yosys witness file: engine_0/trace577.yw
SBY 18:22:14 [stride_detector_cover] engine_0.trace577: Generating simulation trace for witness file: engine_0/trace577.yw
SBY 18:22:15 [stride_detector_cover] engine_0: ##   0:10:08  Checking cover reachability in step 0..
SBY 18:22:15 [stride_detector_cover] engine_0.trace341: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:15 [stride_detector_cover] engine_0.trace341: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:15 [stride_detector_cover] engine_0.trace341: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:15 [stride_detector_cover] engine_0.trace341: This license was issued to John P Wickerson.
SBY 18:22:15 [stride_detector_cover] engine_0.trace341: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:15 [stride_detector_cover] engine_0.trace340: finished (returncode=0)
SBY 18:22:15 [stride_detector_cover] engine_0: ##   0:10:09  Reached cover statement at stride_values.stride_values_2.stride_2_seen_967 in step 0.
SBY 18:22:15 [stride_detector_cover] engine_0: ##   0:10:09  Writing trace to Verilog testbench: engine_0/trace578_tb.v
SBY 18:22:16 [stride_detector_cover] engine_0: ##   0:10:09  Writing trace to constraints file: engine_0/trace578.smtc
SBY 18:22:16 [stride_detector_cover] engine_0: ##   0:10:09  Writing trace to Yosys witness file: engine_0/trace578.yw
SBY 18:22:16 [stride_detector_cover] engine_0.trace347: starting process "cd stride_detector_cover/engine_0; yosys -ql trace347.log trace347.ys"
SBY 18:22:16 [stride_detector_cover] engine_0.trace578: Generating simulation trace for witness file: engine_0/trace578.yw
SBY 18:22:16 [stride_detector_cover] engine_0: ##   0:10:10  Checking cover reachability in step 0..
SBY 18:22:16 [stride_detector_cover] engine_0.trace341: finished (returncode=0)
SBY 18:22:17 [stride_detector_cover] engine_0.trace348: starting process "cd stride_detector_cover/engine_0; yosys -ql trace348.log trace348.ys"
SBY 18:22:17 [stride_detector_cover] engine_0: ##   0:10:11  Reached cover statement at stride_values.stride_values_2.stride_2_seen_935 in step 0.
SBY 18:22:17 [stride_detector_cover] engine_0: ##   0:10:11  Writing trace to Verilog testbench: engine_0/trace579_tb.v
SBY 18:22:17 [stride_detector_cover] engine_0: ##   0:10:11  Writing trace to constraints file: engine_0/trace579.smtc
SBY 18:22:17 [stride_detector_cover] engine_0: ##   0:10:11  Writing trace to Yosys witness file: engine_0/trace579.yw
SBY 18:22:17 [stride_detector_cover] engine_0.trace579: Generating simulation trace for witness file: engine_0/trace579.yw
SBY 18:22:17 [stride_detector_cover] engine_0: ##   0:10:11  Checking cover reachability in step 0..
SBY 18:22:18 [stride_detector_cover] engine_0: ##   0:10:12  Reached cover statement at stride_values.stride_values_2.stride_2_seen_903 in step 0.
SBY 18:22:18 [stride_detector_cover] engine_0: ##   0:10:12  Writing trace to Verilog testbench: engine_0/trace580_tb.v
SBY 18:22:18 [stride_detector_cover] engine_0: ##   0:10:12  Writing trace to constraints file: engine_0/trace580.smtc
SBY 18:22:18 [stride_detector_cover] engine_0.trace342: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:18 [stride_detector_cover] engine_0.trace342: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:18 [stride_detector_cover] engine_0.trace342: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:18 [stride_detector_cover] engine_0.trace342: This license was issued to John P Wickerson.
SBY 18:22:18 [stride_detector_cover] engine_0.trace342: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:18 [stride_detector_cover] engine_0: ##   0:10:12  Writing trace to Yosys witness file: engine_0/trace580.yw
SBY 18:22:18 [stride_detector_cover] engine_0.trace580: Generating simulation trace for witness file: engine_0/trace580.yw
SBY 18:22:18 [stride_detector_cover] engine_0: ##   0:10:12  Checking cover reachability in step 0..
SBY 18:22:18 [stride_detector_cover] engine_0.trace343: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:18 [stride_detector_cover] engine_0.trace343: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:18 [stride_detector_cover] engine_0.trace343: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:18 [stride_detector_cover] engine_0.trace343: This license was issued to John P Wickerson.
SBY 18:22:19 [stride_detector_cover] engine_0.trace343: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:19 [stride_detector_cover] engine_0: ##   0:10:13  Reached cover statement at stride_values.stride_values_2.stride_2_seen_871 in step 0.
SBY 18:22:19 [stride_detector_cover] engine_0: ##   0:10:13  Writing trace to Verilog testbench: engine_0/trace581_tb.v
SBY 18:22:19 [stride_detector_cover] engine_0: ##   0:10:13  Writing trace to constraints file: engine_0/trace581.smtc
SBY 18:22:19 [stride_detector_cover] engine_0: ##   0:10:13  Writing trace to Yosys witness file: engine_0/trace581.yw
SBY 18:22:19 [stride_detector_cover] engine_0.trace581: Generating simulation trace for witness file: engine_0/trace581.yw
SBY 18:22:19 [stride_detector_cover] engine_0: ##   0:10:13  Checking cover reachability in step 0..
SBY 18:22:20 [stride_detector_cover] engine_0.trace344: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:20 [stride_detector_cover] engine_0.trace344: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:20 [stride_detector_cover] engine_0.trace344: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:20 [stride_detector_cover] engine_0.trace344: This license was issued to John P Wickerson.
SBY 18:22:20 [stride_detector_cover] engine_0.trace344: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:20 [stride_detector_cover] engine_0.trace342: finished (returncode=0)
SBY 18:22:20 [stride_detector_cover] engine_0: ##   0:10:14  Reached cover statement at stride_values.stride_values_2.stride_2_seen_839 in step 0.
SBY 18:22:20 [stride_detector_cover] engine_0: ##   0:10:14  Writing trace to Verilog testbench: engine_0/trace582_tb.v
SBY 18:22:20 [stride_detector_cover] engine_0: ##   0:10:14  Writing trace to constraints file: engine_0/trace582.smtc
SBY 18:22:20 [stride_detector_cover] engine_0: ##   0:10:14  Writing trace to Yosys witness file: engine_0/trace582.yw
SBY 18:22:20 [stride_detector_cover] engine_0.trace582: Generating simulation trace for witness file: engine_0/trace582.yw
SBY 18:22:20 [stride_detector_cover] engine_0: ##   0:10:14  Checking cover reachability in step 0..
SBY 18:22:20 [stride_detector_cover] engine_0.trace343: finished (returncode=0)
SBY 18:22:21 [stride_detector_cover] engine_0.trace349: starting process "cd stride_detector_cover/engine_0; yosys -ql trace349.log trace349.ys"
SBY 18:22:21 [stride_detector_cover] engine_0.trace350: starting process "cd stride_detector_cover/engine_0; yosys -ql trace350.log trace350.ys"
SBY 18:22:21 [stride_detector_cover] engine_0.trace344: finished (returncode=0)
SBY 18:22:21 [stride_detector_cover] engine_0.trace351: starting process "cd stride_detector_cover/engine_0; yosys -ql trace351.log trace351.ys"
SBY 18:22:21 [stride_detector_cover] engine_0: ##   0:10:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_807 in step 0.
SBY 18:22:21 [stride_detector_cover] engine_0: ##   0:10:15  Writing trace to Verilog testbench: engine_0/trace583_tb.v
SBY 18:22:21 [stride_detector_cover] engine_0: ##   0:10:15  Writing trace to constraints file: engine_0/trace583.smtc
SBY 18:22:22 [stride_detector_cover] engine_0.trace345: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:22 [stride_detector_cover] engine_0.trace345: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:22 [stride_detector_cover] engine_0.trace345: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:22 [stride_detector_cover] engine_0.trace345: This license was issued to John P Wickerson.
SBY 18:22:22 [stride_detector_cover] engine_0.trace345: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:22 [stride_detector_cover] engine_0: ##   0:10:16  Writing trace to Yosys witness file: engine_0/trace583.yw
SBY 18:22:22 [stride_detector_cover] engine_0.trace583: Generating simulation trace for witness file: engine_0/trace583.yw
SBY 18:22:22 [stride_detector_cover] engine_0: ##   0:10:16  Checking cover reachability in step 0..
SBY 18:22:22 [stride_detector_cover] engine_0.trace346: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:22 [stride_detector_cover] engine_0.trace346: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:23 [stride_detector_cover] engine_0.trace346: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:23 [stride_detector_cover] engine_0.trace346: This license was issued to John P Wickerson.
SBY 18:22:23 [stride_detector_cover] engine_0.trace346: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:23 [stride_detector_cover] engine_0: ##   0:10:17  Reached cover statement at stride_values.stride_values_2.stride_2_seen_775 in step 0.
SBY 18:22:23 [stride_detector_cover] engine_0: ##   0:10:17  Writing trace to Verilog testbench: engine_0/trace584_tb.v
SBY 18:22:23 [stride_detector_cover] engine_0: ##   0:10:17  Writing trace to constraints file: engine_0/trace584.smtc
SBY 18:22:23 [stride_detector_cover] engine_0: ##   0:10:17  Writing trace to Yosys witness file: engine_0/trace584.yw
SBY 18:22:23 [stride_detector_cover] engine_0.trace584: Generating simulation trace for witness file: engine_0/trace584.yw
SBY 18:22:23 [stride_detector_cover] engine_0: ##   0:10:17  Checking cover reachability in step 0..
SBY 18:22:23 [stride_detector_cover] engine_0.trace345: finished (returncode=0)
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:18  Reached cover statement at stride_values.stride_values_2.stride_2_seen_743 in step 0.
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:18  Writing trace to Verilog testbench: engine_0/trace585_tb.v
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:18  Writing trace to constraints file: engine_0/trace585.smtc
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:18  Writing trace to Yosys witness file: engine_0/trace585.yw
SBY 18:22:28 [stride_detector_cover] engine_0.trace585: Generating simulation trace for witness file: engine_0/trace585.yw
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:18  Checking cover reachability in step 0..
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_711 in step 0.
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:19  Writing trace to Verilog testbench: engine_0/trace586_tb.v
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:19  Writing trace to constraints file: engine_0/trace586.smtc
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:19  Writing trace to Yosys witness file: engine_0/trace586.yw
SBY 18:22:28 [stride_detector_cover] engine_0.trace586: Generating simulation trace for witness file: engine_0/trace586.yw
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:19  Checking cover reachability in step 0..
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:20  Reached cover statement at stride_values.stride_values_2.stride_2_seen_71 in step 0.
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:20  Writing trace to Verilog testbench: engine_0/trace587_tb.v
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:20  Writing trace to constraints file: engine_0/trace587.smtc
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:21  Writing trace to Yosys witness file: engine_0/trace587.yw
SBY 18:22:28 [stride_detector_cover] engine_0.trace587: Generating simulation trace for witness file: engine_0/trace587.yw
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:21  Checking cover reachability in step 0..
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:22  Reached cover statement at stride_values.stride_values_2.stride_2_seen_7 in step 0.
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:22  Writing trace to Verilog testbench: engine_0/trace588_tb.v
SBY 18:22:28 [stride_detector_cover] engine_0.trace346: finished (returncode=0)
SBY 18:22:28 [stride_detector_cover] engine_0.trace348: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:28 [stride_detector_cover] engine_0.trace348: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:28 [stride_detector_cover] engine_0.trace348: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:28 [stride_detector_cover] engine_0.trace348: This license was issued to John P Wickerson.
SBY 18:22:28 [stride_detector_cover] engine_0.trace348: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:28 [stride_detector_cover] engine_0.trace348: finished (returncode=0)
SBY 18:22:28 [stride_detector_cover] engine_0.trace350: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:28 [stride_detector_cover] engine_0.trace350: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:28 [stride_detector_cover] engine_0.trace350: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:28 [stride_detector_cover] engine_0.trace350: This license was issued to John P Wickerson.
SBY 18:22:28 [stride_detector_cover] engine_0.trace350: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:28 [stride_detector_cover] engine_0.trace350: finished (returncode=0)
SBY 18:22:28 [stride_detector_cover] engine_0.trace352: starting process "cd stride_detector_cover/engine_0; yosys -ql trace352.log trace352.ys"
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:22  Writing trace to constraints file: engine_0/trace588.smtc
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:22  Writing trace to Yosys witness file: engine_0/trace588.yw
SBY 18:22:28 [stride_detector_cover] engine_0.trace588: Generating simulation trace for witness file: engine_0/trace588.yw
SBY 18:22:28 [stride_detector_cover] engine_0: ##   0:10:22  Checking cover reachability in step 0..
SBY 18:22:28 [stride_detector_cover] engine_0.trace347: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:28 [stride_detector_cover] engine_0.trace347: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:28 [stride_detector_cover] engine_0.trace347: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:28 [stride_detector_cover] engine_0.trace347: This license was issued to John P Wickerson.
SBY 18:22:28 [stride_detector_cover] engine_0.trace347: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:28 [stride_detector_cover] engine_0.trace347: finished (returncode=0)
SBY 18:22:28 [stride_detector_cover] engine_0.trace351: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:28 [stride_detector_cover] engine_0.trace351: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:28 [stride_detector_cover] engine_0.trace351: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:28 [stride_detector_cover] engine_0.trace351: This license was issued to John P Wickerson.
SBY 18:22:28 [stride_detector_cover] engine_0.trace351: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:28 [stride_detector_cover] engine_0.trace351: finished (returncode=0)
SBY 18:22:29 [stride_detector_cover] engine_0.trace353: starting process "cd stride_detector_cover/engine_0; yosys -ql trace353.log trace353.ys"
SBY 18:22:29 [stride_detector_cover] engine_0.trace355: starting process "cd stride_detector_cover/engine_0; yosys -ql trace355.log trace355.ys"
SBY 18:22:29 [stride_detector_cover] engine_0: ##   0:10:23  Reached cover statement at stride_values.stride_values_2.stride_2_seen_679 in step 0.
SBY 18:22:29 [stride_detector_cover] engine_0: ##   0:10:23  Writing trace to Verilog testbench: engine_0/trace589_tb.v
SBY 18:22:29 [stride_detector_cover] engine_0: ##   0:10:23  Writing trace to constraints file: engine_0/trace589.smtc
SBY 18:22:29 [stride_detector_cover] engine_0.trace349: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:29 [stride_detector_cover] engine_0.trace349: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:29 [stride_detector_cover] engine_0.trace349: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:29 [stride_detector_cover] engine_0.trace349: This license was issued to John P Wickerson.
SBY 18:22:29 [stride_detector_cover] engine_0.trace349: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:29 [stride_detector_cover] engine_0.trace349: finished (returncode=0)
SBY 18:22:29 [stride_detector_cover] engine_0.trace354: starting process "cd stride_detector_cover/engine_0; yosys -ql trace354.log trace354.ys"
SBY 18:22:29 [stride_detector_cover] engine_0.trace357: starting process "cd stride_detector_cover/engine_0; yosys -ql trace357.log trace357.ys"
SBY 18:22:29 [stride_detector_cover] engine_0: ##   0:10:23  Writing trace to Yosys witness file: engine_0/trace589.yw
SBY 18:22:29 [stride_detector_cover] engine_0.trace589: Generating simulation trace for witness file: engine_0/trace589.yw
SBY 18:22:30 [stride_detector_cover] engine_0: ##   0:10:23  Checking cover reachability in step 0..
SBY 18:22:30 [stride_detector_cover] engine_0.trace356: starting process "cd stride_detector_cover/engine_0; yosys -ql trace356.log trace356.ys"
SBY 18:22:30 [stride_detector_cover] engine_0: ##   0:10:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_647 in step 0.
SBY 18:22:30 [stride_detector_cover] engine_0: ##   0:10:24  Writing trace to Verilog testbench: engine_0/trace590_tb.v
SBY 18:22:30 [stride_detector_cover] engine_0: ##   0:10:24  Writing trace to constraints file: engine_0/trace590.smtc
SBY 18:22:30 [stride_detector_cover] engine_0.trace358: starting process "cd stride_detector_cover/engine_0; yosys -ql trace358.log trace358.ys"
SBY 18:22:30 [stride_detector_cover] engine_0: ##   0:10:24  Writing trace to Yosys witness file: engine_0/trace590.yw
SBY 18:22:30 [stride_detector_cover] engine_0.trace590: Generating simulation trace for witness file: engine_0/trace590.yw
SBY 18:22:30 [stride_detector_cover] engine_0: ##   0:10:24  Checking cover reachability in step 0..
SBY 18:22:31 [stride_detector_cover] engine_0: ##   0:10:25  Reached cover statement at stride_values.stride_values_2.stride_2_seen_615 in step 0.
SBY 18:22:31 [stride_detector_cover] engine_0: ##   0:10:25  Writing trace to Verilog testbench: engine_0/trace591_tb.v
SBY 18:22:31 [stride_detector_cover] engine_0: ##   0:10:25  Writing trace to constraints file: engine_0/trace591.smtc
SBY 18:22:31 [stride_detector_cover] engine_0: ##   0:10:25  Writing trace to Yosys witness file: engine_0/trace591.yw
SBY 18:22:31 [stride_detector_cover] engine_0.trace591: Generating simulation trace for witness file: engine_0/trace591.yw
SBY 18:22:31 [stride_detector_cover] engine_0: ##   0:10:25  Checking cover reachability in step 0..
SBY 18:22:32 [stride_detector_cover] engine_0: ##   0:10:26  Reached cover statement at stride_values.stride_values_2.stride_2_seen_583 in step 0.
SBY 18:22:32 [stride_detector_cover] engine_0: ##   0:10:26  Writing trace to Verilog testbench: engine_0/trace592_tb.v
SBY 18:22:32 [stride_detector_cover] engine_0: ##   0:10:26  Writing trace to constraints file: engine_0/trace592.smtc
SBY 18:22:33 [stride_detector_cover] engine_0: ##   0:10:26  Writing trace to Yosys witness file: engine_0/trace592.yw
SBY 18:22:33 [stride_detector_cover] engine_0.trace592: Generating simulation trace for witness file: engine_0/trace592.yw
SBY 18:22:33 [stride_detector_cover] engine_0: ##   0:10:27  Checking cover reachability in step 0..
SBY 18:22:33 [stride_detector_cover] engine_0: ##   0:10:27  Reached cover statement at stride_values.stride_values_2.stride_2_seen_551 in step 0.
SBY 18:22:33 [stride_detector_cover] engine_0: ##   0:10:27  Writing trace to Verilog testbench: engine_0/trace593_tb.v
SBY 18:22:33 [stride_detector_cover] engine_0: ##   0:10:27  Writing trace to constraints file: engine_0/trace593.smtc
SBY 18:22:34 [stride_detector_cover] engine_0: ##   0:10:28  Writing trace to Yosys witness file: engine_0/trace593.yw
SBY 18:22:34 [stride_detector_cover] engine_0.trace593: Generating simulation trace for witness file: engine_0/trace593.yw
SBY 18:22:34 [stride_detector_cover] engine_0: ##   0:10:28  Checking cover reachability in step 0..
SBY 18:22:34 [stride_detector_cover] engine_0: ##   0:10:28  Reached cover statement at stride_values.stride_values_2.stride_2_seen_519 in step 0.
SBY 18:22:34 [stride_detector_cover] engine_0: ##   0:10:28  Writing trace to Verilog testbench: engine_0/trace594_tb.v
SBY 18:22:34 [stride_detector_cover] engine_0: ##   0:10:28  Writing trace to constraints file: engine_0/trace594.smtc
SBY 18:22:35 [stride_detector_cover] engine_0: ##   0:10:28  Writing trace to Yosys witness file: engine_0/trace594.yw
SBY 18:22:35 [stride_detector_cover] engine_0.trace594: Generating simulation trace for witness file: engine_0/trace594.yw
SBY 18:22:35 [stride_detector_cover] engine_0: ##   0:10:29  Checking cover reachability in step 0..
SBY 18:22:36 [stride_detector_cover] engine_0: ##   0:10:30  Reached cover statement at stride_values.stride_values_2.stride_2_seen_487 in step 0.
SBY 18:22:36 [stride_detector_cover] engine_0: ##   0:10:30  Writing trace to Verilog testbench: engine_0/trace595_tb.v
SBY 18:22:36 [stride_detector_cover] engine_0: ##   0:10:30  Writing trace to constraints file: engine_0/trace595.smtc
SBY 18:22:36 [stride_detector_cover] engine_0: ##   0:10:30  Writing trace to Yosys witness file: engine_0/trace595.yw
SBY 18:22:36 [stride_detector_cover] engine_0.trace595: Generating simulation trace for witness file: engine_0/trace595.yw
SBY 18:22:36 [stride_detector_cover] engine_0: ##   0:10:30  Checking cover reachability in step 0..
SBY 18:22:36 [stride_detector_cover] engine_0.trace352: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:36 [stride_detector_cover] engine_0.trace352: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:36 [stride_detector_cover] engine_0.trace352: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:36 [stride_detector_cover] engine_0.trace352: This license was issued to John P Wickerson.
SBY 18:22:37 [stride_detector_cover] engine_0.trace352: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:37 [stride_detector_cover] engine_0.trace355: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:37 [stride_detector_cover] engine_0.trace355: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:37 [stride_detector_cover] engine_0.trace355: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:37 [stride_detector_cover] engine_0.trace355: This license was issued to John P Wickerson.
SBY 18:22:37 [stride_detector_cover] engine_0.trace355: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:37 [stride_detector_cover] engine_0.trace353: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:37 [stride_detector_cover] engine_0.trace353: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:37 [stride_detector_cover] engine_0.trace353: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:37 [stride_detector_cover] engine_0.trace353: This license was issued to John P Wickerson.
SBY 18:22:37 [stride_detector_cover] engine_0.trace353: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:38 [stride_detector_cover] engine_0: ##   0:10:31  Reached cover statement at stride_values.stride_values_2.stride_2_seen_455 in step 0.
SBY 18:22:38 [stride_detector_cover] engine_0: ##   0:10:31  Writing trace to Verilog testbench: engine_0/trace596_tb.v
SBY 18:22:38 [stride_detector_cover] engine_0: ##   0:10:31  Writing trace to constraints file: engine_0/trace596.smtc
SBY 18:22:38 [stride_detector_cover] engine_0.trace352: finished (returncode=0)
SBY 18:22:38 [stride_detector_cover] engine_0.trace357: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:38 [stride_detector_cover] engine_0.trace357: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:38 [stride_detector_cover] engine_0.trace357: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:38 [stride_detector_cover] engine_0.trace357: This license was issued to John P Wickerson.
SBY 18:22:38 [stride_detector_cover] engine_0.trace357: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:38 [stride_detector_cover] engine_0: ##   0:10:32  Writing trace to Yosys witness file: engine_0/trace596.yw
SBY 18:22:38 [stride_detector_cover] engine_0.trace596: Generating simulation trace for witness file: engine_0/trace596.yw
SBY 18:22:38 [stride_detector_cover] engine_0: ##   0:10:32  Checking cover reachability in step 0..
SBY 18:22:38 [stride_detector_cover] engine_0.trace354: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:38 [stride_detector_cover] engine_0.trace354: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:38 [stride_detector_cover] engine_0.trace354: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:38 [stride_detector_cover] engine_0.trace354: This license was issued to John P Wickerson.
SBY 18:22:38 [stride_detector_cover] engine_0.trace354: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:38 [stride_detector_cover] engine_0.trace359: starting process "cd stride_detector_cover/engine_0; yosys -ql trace359.log trace359.ys"
SBY 18:22:39 [stride_detector_cover] engine_0.trace356: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:39 [stride_detector_cover] engine_0.trace356: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:39 [stride_detector_cover] engine_0.trace356: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:39 [stride_detector_cover] engine_0.trace356: This license was issued to John P Wickerson.
SBY 18:22:39 [stride_detector_cover] engine_0.trace356: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:39 [stride_detector_cover] engine_0.trace358: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:39 [stride_detector_cover] engine_0.trace358: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:39 [stride_detector_cover] engine_0.trace358: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:39 [stride_detector_cover] engine_0.trace358: This license was issued to John P Wickerson.
SBY 18:22:39 [stride_detector_cover] engine_0.trace358: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:39 [stride_detector_cover] engine_0: ##   0:10:33  Reached cover statement at stride_values.stride_values_2.stride_2_seen_423 in step 0.
SBY 18:22:39 [stride_detector_cover] engine_0: ##   0:10:33  Writing trace to Verilog testbench: engine_0/trace597_tb.v
SBY 18:22:39 [stride_detector_cover] engine_0: ##   0:10:33  Writing trace to constraints file: engine_0/trace597.smtc
SBY 18:22:39 [stride_detector_cover] engine_0.trace353: finished (returncode=0)
SBY 18:22:39 [stride_detector_cover] engine_0.trace357: finished (returncode=0)
SBY 18:22:39 [stride_detector_cover] engine_0: ##   0:10:33  Writing trace to Yosys witness file: engine_0/trace597.yw
SBY 18:22:40 [stride_detector_cover] engine_0.trace597: Generating simulation trace for witness file: engine_0/trace597.yw
SBY 18:22:40 [stride_detector_cover] engine_0: ##   0:10:33  Checking cover reachability in step 0..
SBY 18:22:40 [stride_detector_cover] engine_0.trace355: finished (returncode=0)
SBY 18:22:40 [stride_detector_cover] engine_0.trace356: finished (returncode=0)
SBY 18:22:40 [stride_detector_cover] engine_0.trace360: starting process "cd stride_detector_cover/engine_0; yosys -ql trace360.log trace360.ys"
SBY 18:22:40 [stride_detector_cover] engine_0.trace354: finished (returncode=0)
SBY 18:22:40 [stride_detector_cover] engine_0.trace361: starting process "cd stride_detector_cover/engine_0; yosys -ql trace361.log trace361.ys"
SBY 18:22:40 [stride_detector_cover] engine_0.trace363: starting process "cd stride_detector_cover/engine_0; yosys -ql trace363.log trace363.ys"
SBY 18:22:40 [stride_detector_cover] engine_0.trace358: finished (returncode=0)
SBY 18:22:40 [stride_detector_cover] engine_0.trace362: starting process "cd stride_detector_cover/engine_0; yosys -ql trace362.log trace362.ys"
SBY 18:22:40 [stride_detector_cover] engine_0.trace364: starting process "cd stride_detector_cover/engine_0; yosys -ql trace364.log trace364.ys"
SBY 18:22:41 [stride_detector_cover] engine_0: ##   0:10:35  Reached cover statement at stride_values.stride_values_2.stride_2_seen_391 in step 0.
SBY 18:22:41 [stride_detector_cover] engine_0: ##   0:10:35  Writing trace to Verilog testbench: engine_0/trace598_tb.v
SBY 18:22:41 [stride_detector_cover] engine_0.trace365: starting process "cd stride_detector_cover/engine_0; yosys -ql trace365.log trace365.ys"
SBY 18:22:41 [stride_detector_cover] engine_0: ##   0:10:35  Writing trace to constraints file: engine_0/trace598.smtc
SBY 18:22:41 [stride_detector_cover] engine_0: ##   0:10:35  Writing trace to Yosys witness file: engine_0/trace598.yw
SBY 18:22:41 [stride_detector_cover] engine_0.trace598: Generating simulation trace for witness file: engine_0/trace598.yw
SBY 18:22:41 [stride_detector_cover] engine_0: ##   0:10:35  Checking cover reachability in step 0..
SBY 18:22:42 [stride_detector_cover] engine_0: ##   0:10:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_39 in step 0.
SBY 18:22:42 [stride_detector_cover] engine_0: ##   0:10:36  Writing trace to Verilog testbench: engine_0/trace599_tb.v
SBY 18:22:42 [stride_detector_cover] engine_0: ##   0:10:36  Writing trace to constraints file: engine_0/trace599.smtc
SBY 18:22:42 [stride_detector_cover] engine_0: ##   0:10:36  Writing trace to Yosys witness file: engine_0/trace599.yw
SBY 18:22:42 [stride_detector_cover] engine_0.trace599: Generating simulation trace for witness file: engine_0/trace599.yw
SBY 18:22:42 [stride_detector_cover] engine_0: ##   0:10:36  Checking cover reachability in step 0..
SBY 18:22:43 [stride_detector_cover] engine_0: ##   0:10:37  Reached cover statement at stride_values.stride_values_2.stride_2_seen_359 in step 0.
SBY 18:22:43 [stride_detector_cover] engine_0: ##   0:10:37  Writing trace to Verilog testbench: engine_0/trace600_tb.v
SBY 18:22:43 [stride_detector_cover] engine_0: ##   0:10:37  Writing trace to constraints file: engine_0/trace600.smtc
SBY 18:22:43 [stride_detector_cover] engine_0: ##   0:10:37  Writing trace to Yosys witness file: engine_0/trace600.yw
SBY 18:22:43 [stride_detector_cover] engine_0.trace600: Generating simulation trace for witness file: engine_0/trace600.yw
SBY 18:22:43 [stride_detector_cover] engine_0: ##   0:10:37  Checking cover reachability in step 0..
SBY 18:22:44 [stride_detector_cover] engine_0: ##   0:10:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_327 in step 0.
SBY 18:22:44 [stride_detector_cover] engine_0: ##   0:10:38  Writing trace to Verilog testbench: engine_0/trace601_tb.v
SBY 18:22:44 [stride_detector_cover] engine_0: ##   0:10:38  Writing trace to constraints file: engine_0/trace601.smtc
SBY 18:22:44 [stride_detector_cover] engine_0: ##   0:10:38  Writing trace to Yosys witness file: engine_0/trace601.yw
SBY 18:22:44 [stride_detector_cover] engine_0.trace601: Generating simulation trace for witness file: engine_0/trace601.yw
SBY 18:22:44 [stride_detector_cover] engine_0: ##   0:10:38  Checking cover reachability in step 0..
SBY 18:22:45 [stride_detector_cover] engine_0: ##   0:10:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_295 in step 0.
SBY 18:22:45 [stride_detector_cover] engine_0: ##   0:10:39  Writing trace to Verilog testbench: engine_0/trace602_tb.v
SBY 18:22:45 [stride_detector_cover] engine_0: ##   0:10:39  Writing trace to constraints file: engine_0/trace602.smtc
SBY 18:22:45 [stride_detector_cover] engine_0.trace359: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:45 [stride_detector_cover] engine_0.trace359: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:45 [stride_detector_cover] engine_0.trace359: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:45 [stride_detector_cover] engine_0.trace359: This license was issued to John P Wickerson.
SBY 18:22:45 [stride_detector_cover] engine_0.trace359: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:45 [stride_detector_cover] engine_0: ##   0:10:39  Writing trace to Yosys witness file: engine_0/trace602.yw
SBY 18:22:46 [stride_detector_cover] engine_0.trace602: Generating simulation trace for witness file: engine_0/trace602.yw
SBY 18:22:46 [stride_detector_cover] engine_0: ##   0:10:40  Checking cover reachability in step 0..
SBY 18:22:46 [stride_detector_cover] engine_0: ##   0:10:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_263 in step 0.
SBY 18:22:46 [stride_detector_cover] engine_0: ##   0:10:40  Writing trace to Verilog testbench: engine_0/trace603_tb.v
SBY 18:22:46 [stride_detector_cover] engine_0: ##   0:10:40  Writing trace to constraints file: engine_0/trace603.smtc
SBY 18:22:47 [stride_detector_cover] engine_0: ##   0:10:40  Writing trace to Yosys witness file: engine_0/trace603.yw
SBY 18:22:47 [stride_detector_cover] engine_0.trace603: Generating simulation trace for witness file: engine_0/trace603.yw
SBY 18:22:47 [stride_detector_cover] engine_0: ##   0:10:41  Checking cover reachability in step 0..
SBY 18:22:47 [stride_detector_cover] engine_0.trace359: finished (returncode=0)
SBY 18:22:47 [stride_detector_cover] engine_0.trace366: starting process "cd stride_detector_cover/engine_0; yosys -ql trace366.log trace366.ys"
SBY 18:22:47 [stride_detector_cover] engine_0: ##   0:10:41  Reached cover statement at stride_values.stride_values_2.stride_2_seen_231 in step 0.
SBY 18:22:47 [stride_detector_cover] engine_0: ##   0:10:41  Writing trace to Verilog testbench: engine_0/trace604_tb.v
SBY 18:22:47 [stride_detector_cover] engine_0: ##   0:10:41  Writing trace to constraints file: engine_0/trace604.smtc
SBY 18:22:47 [stride_detector_cover] engine_0: ##   0:10:41  Writing trace to Yosys witness file: engine_0/trace604.yw
SBY 18:22:47 [stride_detector_cover] engine_0.trace360: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:48 [stride_detector_cover] engine_0.trace360: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:48 [stride_detector_cover] engine_0.trace360: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:48 [stride_detector_cover] engine_0.trace360: This license was issued to John P Wickerson.
SBY 18:22:48 [stride_detector_cover] engine_0.trace360: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:48 [stride_detector_cover] engine_0.trace604: Generating simulation trace for witness file: engine_0/trace604.yw
SBY 18:22:48 [stride_detector_cover] engine_0: ##   0:10:42  Checking cover reachability in step 0..
SBY 18:22:48 [stride_detector_cover] engine_0.trace361: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:48 [stride_detector_cover] engine_0.trace361: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:48 [stride_detector_cover] engine_0.trace361: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:48 [stride_detector_cover] engine_0.trace361: This license was issued to John P Wickerson.
SBY 18:22:48 [stride_detector_cover] engine_0.trace361: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:48 [stride_detector_cover] engine_0.trace363: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:48 [stride_detector_cover] engine_0.trace363: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:48 [stride_detector_cover] engine_0.trace363: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:48 [stride_detector_cover] engine_0.trace363: This license was issued to John P Wickerson.
SBY 18:22:48 [stride_detector_cover] engine_0.trace363: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:48 [stride_detector_cover] engine_0: ##   0:10:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_199 in step 0.
SBY 18:22:49 [stride_detector_cover] engine_0: ##   0:10:42  Writing trace to Verilog testbench: engine_0/trace605_tb.v
SBY 18:22:49 [stride_detector_cover] engine_0: ##   0:10:42  Writing trace to constraints file: engine_0/trace605.smtc
SBY 18:22:49 [stride_detector_cover] engine_0: ##   0:10:43  Writing trace to Yosys witness file: engine_0/trace605.yw
SBY 18:22:49 [stride_detector_cover] engine_0.trace362: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:49 [stride_detector_cover] engine_0.trace362: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:49 [stride_detector_cover] engine_0.trace362: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:49 [stride_detector_cover] engine_0.trace362: This license was issued to John P Wickerson.
SBY 18:22:49 [stride_detector_cover] engine_0.trace362: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:49 [stride_detector_cover] engine_0.trace364: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:49 [stride_detector_cover] engine_0.trace364: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:49 [stride_detector_cover] engine_0.trace364: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:49 [stride_detector_cover] engine_0.trace364: This license was issued to John P Wickerson.
SBY 18:22:49 [stride_detector_cover] engine_0.trace364: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:49 [stride_detector_cover] engine_0.trace605: Generating simulation trace for witness file: engine_0/trace605.yw
SBY 18:22:49 [stride_detector_cover] engine_0: ##   0:10:43  Checking cover reachability in step 0..
SBY 18:22:49 [stride_detector_cover] engine_0.trace365: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:49 [stride_detector_cover] engine_0.trace365: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:49 [stride_detector_cover] engine_0.trace365: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:49 [stride_detector_cover] engine_0.trace365: This license was issued to John P Wickerson.
SBY 18:22:49 [stride_detector_cover] engine_0.trace365: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:49 [stride_detector_cover] engine_0.trace360: finished (returncode=0)
SBY 18:22:50 [stride_detector_cover] engine_0: ##   0:10:43  Reached cover statement at stride_values.stride_values_2.stride_2_seen_167 in step 0.
SBY 18:22:50 [stride_detector_cover] engine_0: ##   0:10:43  Writing trace to Verilog testbench: engine_0/trace606_tb.v
SBY 18:22:50 [stride_detector_cover] engine_0: ##   0:10:44  Writing trace to constraints file: engine_0/trace606.smtc
SBY 18:22:50 [stride_detector_cover] engine_0: ##   0:10:44  Writing trace to Yosys witness file: engine_0/trace606.yw
SBY 18:22:50 [stride_detector_cover] engine_0.trace606: Generating simulation trace for witness file: engine_0/trace606.yw
SBY 18:22:50 [stride_detector_cover] engine_0: ##   0:10:44  Checking cover reachability in step 0..
SBY 18:22:50 [stride_detector_cover] engine_0.trace361: finished (returncode=0)
SBY 18:22:50 [stride_detector_cover] engine_0.trace362: finished (returncode=0)
SBY 18:22:50 [stride_detector_cover] engine_0.trace367: starting process "cd stride_detector_cover/engine_0; yosys -ql trace367.log trace367.ys"
SBY 18:22:50 [stride_detector_cover] engine_0.trace363: finished (returncode=0)
SBY 18:22:50 [stride_detector_cover] engine_0.trace365: finished (returncode=0)
SBY 18:22:51 [stride_detector_cover] engine_0.trace368: starting process "cd stride_detector_cover/engine_0; yosys -ql trace368.log trace368.ys"
SBY 18:22:51 [stride_detector_cover] engine_0: ##   0:10:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_135 in step 0.
SBY 18:22:51 [stride_detector_cover] engine_0: ##   0:10:44  Writing trace to Verilog testbench: engine_0/trace607_tb.v
SBY 18:22:51 [stride_detector_cover] engine_0: ##   0:10:44  Writing trace to constraints file: engine_0/trace607.smtc
SBY 18:22:51 [stride_detector_cover] engine_0: ##   0:10:44  Writing trace to Yosys witness file: engine_0/trace607.yw
SBY 18:22:51 [stride_detector_cover] engine_0.trace607: Generating simulation trace for witness file: engine_0/trace607.yw
SBY 18:22:51 [stride_detector_cover] engine_0: ##   0:10:45  Checking cover reachability in step 0..
SBY 18:22:51 [stride_detector_cover] engine_0.trace364: finished (returncode=0)
SBY 18:22:51 [stride_detector_cover] engine_0.trace369: starting process "cd stride_detector_cover/engine_0; yosys -ql trace369.log trace369.ys"
SBY 18:22:51 [stride_detector_cover] engine_0.trace371: starting process "cd stride_detector_cover/engine_0; yosys -ql trace371.log trace371.ys"
SBY 18:22:51 [stride_detector_cover] engine_0.trace370: starting process "cd stride_detector_cover/engine_0; yosys -ql trace370.log trace370.ys"
SBY 18:22:51 [stride_detector_cover] engine_0: ##   0:10:45  Reached cover statement at stride_values.stride_values_2.stride_2_seen_103 in step 0.
SBY 18:22:51 [stride_detector_cover] engine_0: ##   0:10:45  Writing trace to Verilog testbench: engine_0/trace608_tb.v
SBY 18:22:52 [stride_detector_cover] engine_0: ##   0:10:45  Writing trace to constraints file: engine_0/trace608.smtc
SBY 18:22:52 [stride_detector_cover] engine_0.trace372: starting process "cd stride_detector_cover/engine_0; yosys -ql trace372.log trace372.ys"
SBY 18:22:52 [stride_detector_cover] engine_0: ##   0:10:46  Writing trace to Yosys witness file: engine_0/trace608.yw
SBY 18:22:52 [stride_detector_cover] engine_0.trace608: Generating simulation trace for witness file: engine_0/trace608.yw
SBY 18:22:52 [stride_detector_cover] engine_0: ##   0:10:46  Checking cover reachability in step 0..
SBY 18:22:52 [stride_detector_cover] engine_0: ##   0:10:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_991 in step 0.
SBY 18:22:52 [stride_detector_cover] engine_0: ##   0:10:46  Writing trace to Verilog testbench: engine_0/trace609_tb.v
SBY 18:22:53 [stride_detector_cover] engine_0: ##   0:10:46  Writing trace to constraints file: engine_0/trace609.smtc
SBY 18:22:53 [stride_detector_cover] engine_0: ##   0:10:47  Writing trace to Yosys witness file: engine_0/trace609.yw
SBY 18:22:53 [stride_detector_cover] engine_0.trace609: Generating simulation trace for witness file: engine_0/trace609.yw
SBY 18:22:53 [stride_detector_cover] engine_0: ##   0:10:47  Checking cover reachability in step 0..
SBY 18:22:53 [stride_detector_cover] engine_0: ##   0:10:47  Reached cover statement at stride_values.stride_values_2.stride_2_seen_959 in step 0.
SBY 18:22:53 [stride_detector_cover] engine_0: ##   0:10:47  Writing trace to Verilog testbench: engine_0/trace610_tb.v
SBY 18:22:53 [stride_detector_cover] engine_0: ##   0:10:47  Writing trace to constraints file: engine_0/trace610.smtc
SBY 18:22:53 [stride_detector_cover] engine_0: ##   0:10:47  Writing trace to Yosys witness file: engine_0/trace610.yw
SBY 18:22:54 [stride_detector_cover] engine_0.trace610: Generating simulation trace for witness file: engine_0/trace610.yw
SBY 18:22:54 [stride_detector_cover] engine_0: ##   0:10:48  Checking cover reachability in step 0..
SBY 18:22:54 [stride_detector_cover] engine_0: ##   0:10:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_95 in step 0.
SBY 18:22:54 [stride_detector_cover] engine_0: ##   0:10:48  Writing trace to Verilog testbench: engine_0/trace611_tb.v
SBY 18:22:54 [stride_detector_cover] engine_0: ##   0:10:48  Writing trace to constraints file: engine_0/trace611.smtc
SBY 18:22:54 [stride_detector_cover] engine_0: ##   0:10:48  Writing trace to Yosys witness file: engine_0/trace611.yw
SBY 18:22:54 [stride_detector_cover] engine_0.trace611: Generating simulation trace for witness file: engine_0/trace611.yw
SBY 18:22:55 [stride_detector_cover] engine_0: ##   0:10:48  Checking cover reachability in step 0..
SBY 18:22:55 [stride_detector_cover] engine_0: ##   0:10:49  Reached cover statement at stride_values.stride_values_2.stride_2_seen_927 in step 0.
SBY 18:22:55 [stride_detector_cover] engine_0: ##   0:10:49  Writing trace to Verilog testbench: engine_0/trace612_tb.v
SBY 18:22:55 [stride_detector_cover] engine_0: ##   0:10:49  Writing trace to constraints file: engine_0/trace612.smtc
SBY 18:22:55 [stride_detector_cover] engine_0: ##   0:10:49  Writing trace to Yosys witness file: engine_0/trace612.yw
SBY 18:22:55 [stride_detector_cover] engine_0.trace612: Generating simulation trace for witness file: engine_0/trace612.yw
SBY 18:22:56 [stride_detector_cover] engine_0: ##   0:10:49  Checking cover reachability in step 0..
SBY 18:22:56 [stride_detector_cover] engine_0.trace366: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:56 [stride_detector_cover] engine_0.trace366: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:22:56 [stride_detector_cover] engine_0.trace366: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:22:56 [stride_detector_cover] engine_0.trace366: This license was issued to John P Wickerson.
SBY 18:22:56 [stride_detector_cover] engine_0.trace366: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:22:56 [stride_detector_cover] engine_0: ##   0:10:50  Reached cover statement at stride_values.stride_values_2.stride_2_seen_895 in step 0.
SBY 18:22:56 [stride_detector_cover] engine_0: ##   0:10:50  Writing trace to Verilog testbench: engine_0/trace613_tb.v
SBY 18:22:56 [stride_detector_cover] engine_0: ##   0:10:50  Writing trace to constraints file: engine_0/trace613.smtc
SBY 18:22:56 [stride_detector_cover] engine_0: ##   0:10:50  Writing trace to Yosys witness file: engine_0/trace613.yw
SBY 18:22:57 [stride_detector_cover] engine_0.trace613: Generating simulation trace for witness file: engine_0/trace613.yw
SBY 18:22:57 [stride_detector_cover] engine_0: ##   0:10:51  Checking cover reachability in step 0..
SBY 18:22:57 [stride_detector_cover] engine_0: ##   0:10:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_863 in step 0.
SBY 18:22:57 [stride_detector_cover] engine_0: ##   0:10:51  Writing trace to Verilog testbench: engine_0/trace614_tb.v
SBY 18:22:57 [stride_detector_cover] engine_0: ##   0:10:51  Writing trace to constraints file: engine_0/trace614.smtc
SBY 18:22:57 [stride_detector_cover] engine_0: ##   0:10:51  Writing trace to Yosys witness file: engine_0/trace614.yw
SBY 18:22:57 [stride_detector_cover] engine_0.trace366: finished (returncode=0)
SBY 18:22:58 [stride_detector_cover] engine_0.trace614: Generating simulation trace for witness file: engine_0/trace614.yw
SBY 18:22:58 [stride_detector_cover] engine_0: ##   0:10:51  Checking cover reachability in step 0..
SBY 18:22:58 [stride_detector_cover] engine_0.trace373: starting process "cd stride_detector_cover/engine_0; yosys -ql trace373.log trace373.ys"
SBY 18:22:58 [stride_detector_cover] engine_0: ##   0:10:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_831 in step 0.
SBY 18:22:58 [stride_detector_cover] engine_0: ##   0:10:52  Writing trace to Verilog testbench: engine_0/trace615_tb.v
SBY 18:22:58 [stride_detector_cover] engine_0: ##   0:10:52  Writing trace to constraints file: engine_0/trace615.smtc
SBY 18:22:58 [stride_detector_cover] engine_0: ##   0:10:52  Writing trace to Yosys witness file: engine_0/trace615.yw
SBY 18:22:58 [stride_detector_cover] engine_0.trace615: Generating simulation trace for witness file: engine_0/trace615.yw
SBY 18:22:59 [stride_detector_cover] engine_0: ##   0:10:52  Checking cover reachability in step 0..
SBY 18:22:59 [stride_detector_cover] engine_0: ##   0:10:53  Reached cover statement at stride_values.stride_values_2.stride_2_seen_799 in step 0.
SBY 18:22:59 [stride_detector_cover] engine_0: ##   0:10:53  Writing trace to Verilog testbench: engine_0/trace616_tb.v
SBY 18:22:59 [stride_detector_cover] engine_0.trace367: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:22:59 [stride_detector_cover] engine_0.trace367: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:00 [stride_detector_cover] engine_0.trace367: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:00 [stride_detector_cover] engine_0.trace367: This license was issued to John P Wickerson.
SBY 18:23:00 [stride_detector_cover] engine_0.trace367: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:00 [stride_detector_cover] engine_0: ##   0:10:53  Writing trace to constraints file: engine_0/trace616.smtc
SBY 18:23:00 [stride_detector_cover] engine_0: ##   0:10:54  Writing trace to Yosys witness file: engine_0/trace616.yw
SBY 18:23:00 [stride_detector_cover] engine_0.trace616: Generating simulation trace for witness file: engine_0/trace616.yw
SBY 18:23:00 [stride_detector_cover] engine_0: ##   0:10:54  Checking cover reachability in step 0..
SBY 18:23:00 [stride_detector_cover] engine_0.trace368: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:00 [stride_detector_cover] engine_0.trace368: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:00 [stride_detector_cover] engine_0.trace368: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:00 [stride_detector_cover] engine_0.trace368: This license was issued to John P Wickerson.
SBY 18:23:00 [stride_detector_cover] engine_0.trace368: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:01 [stride_detector_cover] engine_0: ##   0:10:54  Reached cover statement at stride_values.stride_values_2.stride_2_seen_767 in step 0.
SBY 18:23:01 [stride_detector_cover] engine_0: ##   0:10:54  Writing trace to Verilog testbench: engine_0/trace617_tb.v
SBY 18:23:01 [stride_detector_cover] engine_0: ##   0:10:54  Writing trace to constraints file: engine_0/trace617.smtc
SBY 18:23:01 [stride_detector_cover] engine_0: ##   0:10:55  Writing trace to Yosys witness file: engine_0/trace617.yw
SBY 18:23:01 [stride_detector_cover] engine_0.trace617: Generating simulation trace for witness file: engine_0/trace617.yw
SBY 18:23:01 [stride_detector_cover] engine_0: ##   0:10:55  Checking cover reachability in step 0..
SBY 18:23:01 [stride_detector_cover] engine_0.trace367: finished (returncode=0)
SBY 18:23:02 [stride_detector_cover] engine_0.trace369: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:02 [stride_detector_cover] engine_0.trace369: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:02 [stride_detector_cover] engine_0.trace369: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:02 [stride_detector_cover] engine_0.trace369: This license was issued to John P Wickerson.
SBY 18:23:02 [stride_detector_cover] engine_0.trace369: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:02 [stride_detector_cover] engine_0.trace371: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:02 [stride_detector_cover] engine_0.trace371: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:02 [stride_detector_cover] engine_0.trace371: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:02 [stride_detector_cover] engine_0.trace371: This license was issued to John P Wickerson.
SBY 18:23:02 [stride_detector_cover] engine_0.trace371: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:02 [stride_detector_cover] engine_0.trace370: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:02 [stride_detector_cover] engine_0.trace370: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:02 [stride_detector_cover] engine_0.trace370: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:02 [stride_detector_cover] engine_0.trace370: This license was issued to John P Wickerson.
SBY 18:23:02 [stride_detector_cover] engine_0.trace370: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:02 [stride_detector_cover] engine_0.trace372: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:02 [stride_detector_cover] engine_0.trace372: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:02 [stride_detector_cover] engine_0.trace372: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:02 [stride_detector_cover] engine_0.trace372: This license was issued to John P Wickerson.
SBY 18:23:02 [stride_detector_cover] engine_0.trace372: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:02 [stride_detector_cover] engine_0: ##   0:10:56  Reached cover statement at stride_values.stride_values_2.stride_2_seen_735 in step 0.
SBY 18:23:02 [stride_detector_cover] engine_0: ##   0:10:56  Writing trace to Verilog testbench: engine_0/trace618_tb.v
SBY 18:23:02 [stride_detector_cover] engine_0: ##   0:10:56  Writing trace to constraints file: engine_0/trace618.smtc
SBY 18:23:02 [stride_detector_cover] engine_0: ##   0:10:56  Writing trace to Yosys witness file: engine_0/trace618.yw
SBY 18:23:02 [stride_detector_cover] engine_0.trace618: Generating simulation trace for witness file: engine_0/trace618.yw
SBY 18:23:03 [stride_detector_cover] engine_0: ##   0:10:56  Checking cover reachability in step 0..
SBY 18:23:03 [stride_detector_cover] engine_0.trace368: finished (returncode=0)
SBY 18:23:03 [stride_detector_cover] engine_0.trace374: starting process "cd stride_detector_cover/engine_0; yosys -ql trace374.log trace374.ys"
SBY 18:23:03 [stride_detector_cover] engine_0.trace375: starting process "cd stride_detector_cover/engine_0; yosys -ql trace375.log trace375.ys"
SBY 18:23:03 [stride_detector_cover] engine_0.trace369: finished (returncode=0)
SBY 18:23:03 [stride_detector_cover] engine_0.trace370: finished (returncode=0)
SBY 18:23:04 [stride_detector_cover] engine_0: ##   0:10:57  Reached cover statement at stride_values.stride_values_2.stride_2_seen_703 in step 0.
SBY 18:23:04 [stride_detector_cover] engine_0: ##   0:10:57  Writing trace to Verilog testbench: engine_0/trace619_tb.v
SBY 18:23:04 [stride_detector_cover] engine_0: ##   0:10:57  Writing trace to constraints file: engine_0/trace619.smtc
SBY 18:23:04 [stride_detector_cover] engine_0: ##   0:10:57  Writing trace to Yosys witness file: engine_0/trace619.yw
SBY 18:23:04 [stride_detector_cover] engine_0.trace619: Generating simulation trace for witness file: engine_0/trace619.yw
SBY 18:23:04 [stride_detector_cover] engine_0: ##   0:10:57  Checking cover reachability in step 0..
SBY 18:23:04 [stride_detector_cover] engine_0.trace371: finished (returncode=0)
SBY 18:23:04 [stride_detector_cover] engine_0.trace376: starting process "cd stride_detector_cover/engine_0; yosys -ql trace376.log trace376.ys"
SBY 18:23:04 [stride_detector_cover] engine_0.trace372: finished (returncode=0)
SBY 18:23:04 [stride_detector_cover] engine_0.trace377: starting process "cd stride_detector_cover/engine_0; yosys -ql trace377.log trace377.ys"
SBY 18:23:04 [stride_detector_cover] engine_0: ##   0:10:58  Reached cover statement at stride_values.stride_values_2.stride_2_seen_671 in step 0.
SBY 18:23:04 [stride_detector_cover] engine_0: ##   0:10:58  Writing trace to Verilog testbench: engine_0/trace620_tb.v
SBY 18:23:04 [stride_detector_cover] engine_0: ##   0:10:58  Writing trace to constraints file: engine_0/trace620.smtc
SBY 18:23:04 [stride_detector_cover] engine_0: ##   0:10:58  Writing trace to Yosys witness file: engine_0/trace620.yw
SBY 18:23:04 [stride_detector_cover] engine_0.trace620: Generating simulation trace for witness file: engine_0/trace620.yw
SBY 18:23:05 [stride_detector_cover] engine_0: ##   0:10:58  Checking cover reachability in step 0..
SBY 18:23:05 [stride_detector_cover] engine_0.trace378: starting process "cd stride_detector_cover/engine_0; yosys -ql trace378.log trace378.ys"
SBY 18:23:05 [stride_detector_cover] engine_0: ##   0:10:59  Reached cover statement at stride_values.stride_values_2.stride_2_seen_639 in step 0.
SBY 18:23:05 [stride_detector_cover] engine_0: ##   0:10:59  Writing trace to Verilog testbench: engine_0/trace621_tb.v
SBY 18:23:05 [stride_detector_cover] engine_0: ##   0:10:59  Writing trace to constraints file: engine_0/trace621.smtc
SBY 18:23:05 [stride_detector_cover] engine_0.trace379: starting process "cd stride_detector_cover/engine_0; yosys -ql trace379.log trace379.ys"
SBY 18:23:05 [stride_detector_cover] engine_0: ##   0:10:59  Writing trace to Yosys witness file: engine_0/trace621.yw
SBY 18:23:05 [stride_detector_cover] engine_0.trace621: Generating simulation trace for witness file: engine_0/trace621.yw
SBY 18:23:05 [stride_detector_cover] engine_0: ##   0:10:59  Checking cover reachability in step 0..
SBY 18:23:06 [stride_detector_cover] engine_0: ##   0:11:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_63 in step 0.
SBY 18:23:06 [stride_detector_cover] engine_0: ##   0:11:00  Writing trace to Verilog testbench: engine_0/trace622_tb.v
SBY 18:23:06 [stride_detector_cover] engine_0: ##   0:11:00  Writing trace to constraints file: engine_0/trace622.smtc
SBY 18:23:06 [stride_detector_cover] engine_0: ##   0:11:00  Writing trace to Yosys witness file: engine_0/trace622.yw
SBY 18:23:06 [stride_detector_cover] engine_0.trace622: Generating simulation trace for witness file: engine_0/trace622.yw
SBY 18:23:06 [stride_detector_cover] engine_0: ##   0:11:00  Checking cover reachability in step 0..
SBY 18:23:07 [stride_detector_cover] engine_0: ##   0:11:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_607 in step 0.
SBY 18:23:07 [stride_detector_cover] engine_0: ##   0:11:00  Writing trace to Verilog testbench: engine_0/trace623_tb.v
SBY 18:23:07 [stride_detector_cover] engine_0: ##   0:11:01  Writing trace to constraints file: engine_0/trace623.smtc
SBY 18:23:07 [stride_detector_cover] engine_0: ##   0:11:01  Writing trace to Yosys witness file: engine_0/trace623.yw
SBY 18:23:07 [stride_detector_cover] engine_0.trace623: Generating simulation trace for witness file: engine_0/trace623.yw
SBY 18:23:07 [stride_detector_cover] engine_0: ##   0:11:01  Checking cover reachability in step 0..
SBY 18:23:07 [stride_detector_cover] engine_0.trace373: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:07 [stride_detector_cover] engine_0.trace373: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:07 [stride_detector_cover] engine_0.trace373: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:07 [stride_detector_cover] engine_0.trace373: This license was issued to John P Wickerson.
SBY 18:23:07 [stride_detector_cover] engine_0.trace373: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:08 [stride_detector_cover] engine_0: ##   0:11:01  Reached cover statement at stride_values.stride_values_2.stride_2_seen_575 in step 0.
SBY 18:23:08 [stride_detector_cover] engine_0: ##   0:11:01  Writing trace to Verilog testbench: engine_0/trace624_tb.v
SBY 18:23:08 [stride_detector_cover] engine_0: ##   0:11:02  Writing trace to constraints file: engine_0/trace624.smtc
SBY 18:23:08 [stride_detector_cover] engine_0: ##   0:11:02  Writing trace to Yosys witness file: engine_0/trace624.yw
SBY 18:23:08 [stride_detector_cover] engine_0.trace624: Generating simulation trace for witness file: engine_0/trace624.yw
SBY 18:23:08 [stride_detector_cover] engine_0: ##   0:11:02  Checking cover reachability in step 0..
SBY 18:23:09 [stride_detector_cover] engine_0: ##   0:11:02  Reached cover statement at stride_values.stride_values_2.stride_2_seen_543 in step 0.
SBY 18:23:09 [stride_detector_cover] engine_0: ##   0:11:02  Writing trace to Verilog testbench: engine_0/trace625_tb.v
SBY 18:23:09 [stride_detector_cover] engine_0: ##   0:11:03  Writing trace to constraints file: engine_0/trace625.smtc
SBY 18:23:09 [stride_detector_cover] engine_0: ##   0:11:03  Writing trace to Yosys witness file: engine_0/trace625.yw
SBY 18:23:09 [stride_detector_cover] engine_0.trace373: finished (returncode=0)
SBY 18:23:09 [stride_detector_cover] engine_0.trace625: Generating simulation trace for witness file: engine_0/trace625.yw
SBY 18:23:10 [stride_detector_cover] engine_0: ##   0:11:03  Checking cover reachability in step 0..
SBY 18:23:10 [stride_detector_cover] engine_0.trace380: starting process "cd stride_detector_cover/engine_0; yosys -ql trace380.log trace380.ys"
SBY 18:23:10 [stride_detector_cover] engine_0: ##   0:11:04  Reached cover statement at stride_values.stride_values_2.stride_2_seen_511 in step 0.
SBY 18:23:10 [stride_detector_cover] engine_0: ##   0:11:04  Writing trace to Verilog testbench: engine_0/trace626_tb.v
SBY 18:23:10 [stride_detector_cover] engine_0: ##   0:11:04  Writing trace to constraints file: engine_0/trace626.smtc
SBY 18:23:10 [stride_detector_cover] engine_0: ##   0:11:04  Writing trace to Yosys witness file: engine_0/trace626.yw
SBY 18:23:10 [stride_detector_cover] engine_0.trace626: Generating simulation trace for witness file: engine_0/trace626.yw
SBY 18:23:11 [stride_detector_cover] engine_0: ##   0:11:04  Checking cover reachability in step 0..
SBY 18:23:11 [stride_detector_cover] engine_0: ##   0:11:05  Reached cover statement at stride_values.stride_values_2.stride_2_seen_479 in step 0.
SBY 18:23:11 [stride_detector_cover] engine_0: ##   0:11:05  Writing trace to Verilog testbench: engine_0/trace627_tb.v
SBY 18:23:11 [stride_detector_cover] engine_0: ##   0:11:05  Writing trace to constraints file: engine_0/trace627.smtc
SBY 18:23:11 [stride_detector_cover] engine_0: ##   0:11:05  Writing trace to Yosys witness file: engine_0/trace627.yw
SBY 18:23:11 [stride_detector_cover] engine_0.trace627: Generating simulation trace for witness file: engine_0/trace627.yw
SBY 18:23:12 [stride_detector_cover] engine_0: ##   0:11:05  Checking cover reachability in step 0..
SBY 18:23:12 [stride_detector_cover] engine_0.trace374: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:12 [stride_detector_cover] engine_0.trace374: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:12 [stride_detector_cover] engine_0.trace374: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:12 [stride_detector_cover] engine_0.trace374: This license was issued to John P Wickerson.
SBY 18:23:12 [stride_detector_cover] engine_0.trace374: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:12 [stride_detector_cover] engine_0.trace375: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:12 [stride_detector_cover] engine_0.trace375: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:12 [stride_detector_cover] engine_0.trace375: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:12 [stride_detector_cover] engine_0.trace375: This license was issued to John P Wickerson.
SBY 18:23:12 [stride_detector_cover] engine_0.trace375: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:12 [stride_detector_cover] engine_0: ##   0:11:06  Reached cover statement at stride_values.stride_values_2.stride_2_seen_447 in step 0.
SBY 18:23:12 [stride_detector_cover] engine_0: ##   0:11:06  Writing trace to Verilog testbench: engine_0/trace628_tb.v
SBY 18:23:12 [stride_detector_cover] engine_0: ##   0:11:06  Writing trace to constraints file: engine_0/trace628.smtc
SBY 18:23:12 [stride_detector_cover] engine_0: ##   0:11:06  Writing trace to Yosys witness file: engine_0/trace628.yw
SBY 18:23:12 [stride_detector_cover] engine_0.trace628: Generating simulation trace for witness file: engine_0/trace628.yw
SBY 18:23:13 [stride_detector_cover] engine_0: ##   0:11:06  Checking cover reachability in step 0..
SBY 18:23:13 [stride_detector_cover] engine_0: ##   0:11:07  Reached cover statement at stride_values.stride_values_2.stride_2_seen_415 in step 0.
SBY 18:23:13 [stride_detector_cover] engine_0: ##   0:11:07  Writing trace to Verilog testbench: engine_0/trace629_tb.v
SBY 18:23:13 [stride_detector_cover] engine_0: ##   0:11:07  Writing trace to constraints file: engine_0/trace629.smtc
SBY 18:23:13 [stride_detector_cover] engine_0.trace375: finished (returncode=0)
SBY 18:23:13 [stride_detector_cover] engine_0: ##   0:11:07  Writing trace to Yosys witness file: engine_0/trace629.yw
SBY 18:23:13 [stride_detector_cover] engine_0.trace629: Generating simulation trace for witness file: engine_0/trace629.yw
SBY 18:23:14 [stride_detector_cover] engine_0: ##   0:11:07  Checking cover reachability in step 0..
SBY 18:23:14 [stride_detector_cover] engine_0.trace374: finished (returncode=0)
SBY 18:23:14 [stride_detector_cover] engine_0.trace377: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:14 [stride_detector_cover] engine_0.trace377: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:14 [stride_detector_cover] engine_0.trace377: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:14 [stride_detector_cover] engine_0.trace377: This license was issued to John P Wickerson.
SBY 18:23:14 [stride_detector_cover] engine_0.trace377: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:14 [stride_detector_cover] engine_0.trace381: starting process "cd stride_detector_cover/engine_0; yosys -ql trace381.log trace381.ys"
SBY 18:23:14 [stride_detector_cover] engine_0.trace376: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:14 [stride_detector_cover] engine_0.trace376: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:14 [stride_detector_cover] engine_0.trace376: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:14 [stride_detector_cover] engine_0.trace376: This license was issued to John P Wickerson.
SBY 18:23:14 [stride_detector_cover] engine_0.trace376: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:14 [stride_detector_cover] engine_0.trace378: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:14 [stride_detector_cover] engine_0.trace378: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:14 [stride_detector_cover] engine_0.trace378: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:14 [stride_detector_cover] engine_0.trace378: This license was issued to John P Wickerson.
SBY 18:23:14 [stride_detector_cover] engine_0.trace378: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:14 [stride_detector_cover] engine_0.trace382: starting process "cd stride_detector_cover/engine_0; yosys -ql trace382.log trace382.ys"
SBY 18:23:14 [stride_detector_cover] engine_0: ##   0:11:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_383 in step 0.
SBY 18:23:14 [stride_detector_cover] engine_0: ##   0:11:08  Writing trace to Verilog testbench: engine_0/trace630_tb.v
SBY 18:23:14 [stride_detector_cover] engine_0: ##   0:11:08  Writing trace to constraints file: engine_0/trace630.smtc
SBY 18:23:14 [stride_detector_cover] engine_0: ##   0:11:08  Writing trace to Yosys witness file: engine_0/trace630.yw
SBY 18:23:14 [stride_detector_cover] engine_0.trace630: Generating simulation trace for witness file: engine_0/trace630.yw
SBY 18:23:15 [stride_detector_cover] engine_0: ##   0:11:08  Checking cover reachability in step 0..
SBY 18:23:15 [stride_detector_cover] engine_0.trace379: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:15 [stride_detector_cover] engine_0.trace379: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:15 [stride_detector_cover] engine_0.trace379: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:15 [stride_detector_cover] engine_0.trace379: This license was issued to John P Wickerson.
SBY 18:23:15 [stride_detector_cover] engine_0.trace379: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:15 [stride_detector_cover] engine_0.trace376: finished (returncode=0)
SBY 18:23:15 [stride_detector_cover] engine_0: ##   0:11:09  Reached cover statement at stride_values.stride_values_2.stride_2_seen_351 in step 0.
SBY 18:23:15 [stride_detector_cover] engine_0: ##   0:11:09  Writing trace to Verilog testbench: engine_0/trace631_tb.v
SBY 18:23:15 [stride_detector_cover] engine_0: ##   0:11:09  Writing trace to constraints file: engine_0/trace631.smtc
SBY 18:23:15 [stride_detector_cover] engine_0: ##   0:11:09  Writing trace to Yosys witness file: engine_0/trace631.yw
SBY 18:23:15 [stride_detector_cover] engine_0.trace631: Generating simulation trace for witness file: engine_0/trace631.yw
SBY 18:23:16 [stride_detector_cover] engine_0: ##   0:11:09  Checking cover reachability in step 0..
SBY 18:23:16 [stride_detector_cover] engine_0.trace377: finished (returncode=0)
SBY 18:23:16 [stride_detector_cover] engine_0.trace383: starting process "cd stride_detector_cover/engine_0; yosys -ql trace383.log trace383.ys"
SBY 18:23:16 [stride_detector_cover] engine_0.trace378: finished (returncode=0)
SBY 18:23:16 [stride_detector_cover] engine_0.trace384: starting process "cd stride_detector_cover/engine_0; yosys -ql trace384.log trace384.ys"
SBY 18:23:16 [stride_detector_cover] engine_0: ##   0:11:10  Reached cover statement at stride_values.stride_values_2.stride_2_seen_319 in step 0.
SBY 18:23:16 [stride_detector_cover] engine_0: ##   0:11:10  Writing trace to Verilog testbench: engine_0/trace632_tb.v
SBY 18:23:16 [stride_detector_cover] engine_0: ##   0:11:10  Writing trace to constraints file: engine_0/trace632.smtc
SBY 18:23:17 [stride_detector_cover] engine_0: ##   0:11:10  Writing trace to Yosys witness file: engine_0/trace632.yw
SBY 18:23:17 [stride_detector_cover] engine_0.trace632: Generating simulation trace for witness file: engine_0/trace632.yw
SBY 18:23:17 [stride_detector_cover] engine_0: ##   0:11:10  Checking cover reachability in step 0..
SBY 18:23:17 [stride_detector_cover] engine_0.trace379: finished (returncode=0)
SBY 18:23:17 [stride_detector_cover] engine_0.trace385: starting process "cd stride_detector_cover/engine_0; yosys -ql trace385.log trace385.ys"
SBY 18:23:17 [stride_detector_cover] engine_0.trace386: starting process "cd stride_detector_cover/engine_0; yosys -ql trace386.log trace386.ys"
SBY 18:23:17 [stride_detector_cover] engine_0: ##   0:11:11  Reached cover statement at stride_values.stride_values_2.stride_2_seen_31 in step 0.
SBY 18:23:17 [stride_detector_cover] engine_0: ##   0:11:11  Writing trace to Verilog testbench: engine_0/trace633_tb.v
SBY 18:23:17 [stride_detector_cover] engine_0: ##   0:11:11  Writing trace to constraints file: engine_0/trace633.smtc
SBY 18:23:18 [stride_detector_cover] engine_0: ##   0:11:12  Writing trace to Yosys witness file: engine_0/trace633.yw
SBY 18:23:18 [stride_detector_cover] engine_0.trace633: Generating simulation trace for witness file: engine_0/trace633.yw
SBY 18:23:18 [stride_detector_cover] engine_0: ##   0:11:12  Checking cover reachability in step 0..
SBY 18:23:18 [stride_detector_cover] engine_0: ##   0:11:12  Reached cover statement at stride_values.stride_values_2.stride_2_seen_287 in step 0.
SBY 18:23:18 [stride_detector_cover] engine_0: ##   0:11:12  Writing trace to Verilog testbench: engine_0/trace634_tb.v
SBY 18:23:18 [stride_detector_cover] engine_0: ##   0:11:12  Writing trace to constraints file: engine_0/trace634.smtc
SBY 18:23:19 [stride_detector_cover] engine_0: ##   0:11:13  Writing trace to Yosys witness file: engine_0/trace634.yw
SBY 18:23:19 [stride_detector_cover] engine_0.trace634: Generating simulation trace for witness file: engine_0/trace634.yw
SBY 18:23:19 [stride_detector_cover] engine_0: ##   0:11:13  Checking cover reachability in step 0..
SBY 18:23:19 [stride_detector_cover] engine_0.trace380: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:19 [stride_detector_cover] engine_0.trace380: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:20 [stride_detector_cover] engine_0.trace380: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:20 [stride_detector_cover] engine_0.trace380: This license was issued to John P Wickerson.
SBY 18:23:20 [stride_detector_cover] engine_0.trace380: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:20 [stride_detector_cover] engine_0: ##   0:11:14  Reached cover statement at stride_values.stride_values_2.stride_2_seen_255 in step 0.
SBY 18:23:20 [stride_detector_cover] engine_0: ##   0:11:14  Writing trace to Verilog testbench: engine_0/trace635_tb.v
SBY 18:23:20 [stride_detector_cover] engine_0: ##   0:11:14  Writing trace to constraints file: engine_0/trace635.smtc
SBY 18:23:20 [stride_detector_cover] engine_0: ##   0:11:14  Writing trace to Yosys witness file: engine_0/trace635.yw
SBY 18:23:20 [stride_detector_cover] engine_0.trace635: Generating simulation trace for witness file: engine_0/trace635.yw
SBY 18:23:20 [stride_detector_cover] engine_0: ##   0:11:14  Checking cover reachability in step 0..
SBY 18:23:21 [stride_detector_cover] engine_0: ##   0:11:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_223 in step 0.
SBY 18:23:21 [stride_detector_cover] engine_0: ##   0:11:15  Writing trace to Verilog testbench: engine_0/trace636_tb.v
SBY 18:23:21 [stride_detector_cover] engine_0: ##   0:11:15  Writing trace to constraints file: engine_0/trace636.smtc
SBY 18:23:21 [stride_detector_cover] engine_0.trace380: finished (returncode=0)
SBY 18:23:21 [stride_detector_cover] engine_0: ##   0:11:15  Writing trace to Yosys witness file: engine_0/trace636.yw
SBY 18:23:21 [stride_detector_cover] engine_0.trace636: Generating simulation trace for witness file: engine_0/trace636.yw
SBY 18:23:22 [stride_detector_cover] engine_0: ##   0:11:15  Checking cover reachability in step 0..
SBY 18:23:22 [stride_detector_cover] engine_0.trace387: starting process "cd stride_detector_cover/engine_0; yosys -ql trace387.log trace387.ys"
SBY 18:23:23 [stride_detector_cover] engine_0: ##   0:11:16  Reached cover statement at stride_values.stride_values_2.stride_2_seen_191 in step 0.
SBY 18:23:23 [stride_detector_cover] engine_0: ##   0:11:16  Writing trace to Verilog testbench: engine_0/trace637_tb.v
SBY 18:23:23 [stride_detector_cover] engine_0: ##   0:11:17  Writing trace to constraints file: engine_0/trace637.smtc
SBY 18:23:23 [stride_detector_cover] engine_0: ##   0:11:17  Writing trace to Yosys witness file: engine_0/trace637.yw
SBY 18:23:23 [stride_detector_cover] engine_0.trace637: Generating simulation trace for witness file: engine_0/trace637.yw
SBY 18:23:23 [stride_detector_cover] engine_0: ##   0:11:17  Checking cover reachability in step 0..
SBY 18:23:24 [stride_detector_cover] engine_0: ##   0:11:17  Reached cover statement at stride_values.stride_values_2.stride_2_seen_159 in step 0.
SBY 18:23:24 [stride_detector_cover] engine_0: ##   0:11:17  Writing trace to Verilog testbench: engine_0/trace638_tb.v
SBY 18:23:24 [stride_detector_cover] engine_0.trace381: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:24 [stride_detector_cover] engine_0.trace381: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:24 [stride_detector_cover] engine_0.trace381: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:24 [stride_detector_cover] engine_0.trace381: This license was issued to John P Wickerson.
SBY 18:23:24 [stride_detector_cover] engine_0.trace381: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:24 [stride_detector_cover] engine_0: ##   0:11:18  Writing trace to constraints file: engine_0/trace638.smtc
SBY 18:23:24 [stride_detector_cover] engine_0: ##   0:11:18  Writing trace to Yosys witness file: engine_0/trace638.yw
SBY 18:23:24 [stride_detector_cover] engine_0.trace638: Generating simulation trace for witness file: engine_0/trace638.yw
SBY 18:23:24 [stride_detector_cover] engine_0: ##   0:11:18  Checking cover reachability in step 0..
SBY 18:23:24 [stride_detector_cover] engine_0.trace382: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:24 [stride_detector_cover] engine_0.trace382: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:24 [stride_detector_cover] engine_0.trace382: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:25 [stride_detector_cover] engine_0.trace382: This license was issued to John P Wickerson.
SBY 18:23:25 [stride_detector_cover] engine_0.trace382: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:25 [stride_detector_cover] engine_0: ##   0:11:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_127 in step 0.
SBY 18:23:25 [stride_detector_cover] engine_0: ##   0:11:19  Writing trace to Verilog testbench: engine_0/trace639_tb.v
SBY 18:23:25 [stride_detector_cover] engine_0: ##   0:11:19  Writing trace to constraints file: engine_0/trace639.smtc
SBY 18:23:25 [stride_detector_cover] engine_0: ##   0:11:19  Writing trace to Yosys witness file: engine_0/trace639.yw
SBY 18:23:25 [stride_detector_cover] engine_0.trace639: Generating simulation trace for witness file: engine_0/trace639.yw
SBY 18:23:26 [stride_detector_cover] engine_0: ##   0:11:19  Checking cover reachability in step 0..
SBY 18:23:26 [stride_detector_cover] engine_0.trace381: finished (returncode=0)
SBY 18:23:26 [stride_detector_cover] engine_0.trace388: starting process "cd stride_detector_cover/engine_0; yosys -ql trace388.log trace388.ys"
SBY 18:23:26 [stride_detector_cover] engine_0.trace382: finished (returncode=0)
SBY 18:23:26 [stride_detector_cover] engine_0: ##   0:11:20  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1023 in step 0.
SBY 18:23:26 [stride_detector_cover] engine_0: ##   0:11:20  Writing trace to Verilog testbench: engine_0/trace640_tb.v
SBY 18:23:26 [stride_detector_cover] engine_0: ##   0:11:20  Writing trace to constraints file: engine_0/trace640.smtc
SBY 18:23:26 [stride_detector_cover] engine_0: ##   0:11:20  Writing trace to Yosys witness file: engine_0/trace640.yw
SBY 18:23:26 [stride_detector_cover] engine_0.trace640: Generating simulation trace for witness file: engine_0/trace640.yw
SBY 18:23:27 [stride_detector_cover] engine_0: ##   0:11:20  Checking cover reachability in step 0..
SBY 18:23:27 [stride_detector_cover] engine_0.trace383: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:27 [stride_detector_cover] engine_0.trace383: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:27 [stride_detector_cover] engine_0.trace383: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:27 [stride_detector_cover] engine_0.trace383: This license was issued to John P Wickerson.
SBY 18:23:27 [stride_detector_cover] engine_0.trace383: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:27 [stride_detector_cover] engine_0.trace384: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:27 [stride_detector_cover] engine_0.trace384: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:27 [stride_detector_cover] engine_0.trace384: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:27 [stride_detector_cover] engine_0.trace384: This license was issued to John P Wickerson.
SBY 18:23:27 [stride_detector_cover] engine_0.trace384: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:27 [stride_detector_cover] engine_0.trace389: starting process "cd stride_detector_cover/engine_0; yosys -ql trace389.log trace389.ys"
SBY 18:23:27 [stride_detector_cover] engine_0.trace385: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:27 [stride_detector_cover] engine_0.trace385: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:27 [stride_detector_cover] engine_0.trace385: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:27 [stride_detector_cover] engine_0.trace385: This license was issued to John P Wickerson.
SBY 18:23:27 [stride_detector_cover] engine_0.trace385: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:27 [stride_detector_cover] engine_0: ##   0:11:21  Reached cover statement at stride_values.stride_values_2.stride_2_seen_989 in step 0.
SBY 18:23:27 [stride_detector_cover] engine_0: ##   0:11:21  Writing trace to Verilog testbench: engine_0/trace641_tb.v
SBY 18:23:27 [stride_detector_cover] engine_0.trace383: finished (returncode=0)
SBY 18:23:28 [stride_detector_cover] engine_0.trace386: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:28 [stride_detector_cover] engine_0.trace386: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:28 [stride_detector_cover] engine_0.trace386: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:28 [stride_detector_cover] engine_0.trace386: This license was issued to John P Wickerson.
SBY 18:23:28 [stride_detector_cover] engine_0.trace386: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:28 [stride_detector_cover] engine_0: ##   0:11:21  Writing trace to constraints file: engine_0/trace641.smtc
SBY 18:23:28 [stride_detector_cover] engine_0: ##   0:11:22  Writing trace to Yosys witness file: engine_0/trace641.yw
SBY 18:23:28 [stride_detector_cover] engine_0.trace641: Generating simulation trace for witness file: engine_0/trace641.yw
SBY 18:23:28 [stride_detector_cover] engine_0: ##   0:11:22  Checking cover reachability in step 0..
SBY 18:23:28 [stride_detector_cover] engine_0.trace390: starting process "cd stride_detector_cover/engine_0; yosys -ql trace390.log trace390.ys"
SBY 18:23:28 [stride_detector_cover] engine_0.trace384: finished (returncode=0)
SBY 18:23:28 [stride_detector_cover] engine_0.trace391: starting process "cd stride_detector_cover/engine_0; yosys -ql trace391.log trace391.ys"
SBY 18:23:29 [stride_detector_cover] engine_0: ##   0:11:23  Reached cover statement at stride_values.stride_values_2.stride_2_seen_957 in step 0.
SBY 18:23:29 [stride_detector_cover] engine_0: ##   0:11:23  Writing trace to Verilog testbench: engine_0/trace642_tb.v
SBY 18:23:29 [stride_detector_cover] engine_0: ##   0:11:23  Writing trace to constraints file: engine_0/trace642.smtc
SBY 18:23:29 [stride_detector_cover] engine_0: ##   0:11:23  Writing trace to Yosys witness file: engine_0/trace642.yw
SBY 18:23:29 [stride_detector_cover] engine_0.trace385: finished (returncode=0)
SBY 18:23:29 [stride_detector_cover] engine_0.trace642: Generating simulation trace for witness file: engine_0/trace642.yw
SBY 18:23:29 [stride_detector_cover] engine_0: ##   0:11:23  Checking cover reachability in step 0..
SBY 18:23:29 [stride_detector_cover] engine_0.trace386: finished (returncode=0)
SBY 18:23:29 [stride_detector_cover] engine_0.trace392: starting process "cd stride_detector_cover/engine_0; yosys -ql trace392.log trace392.ys"
SBY 18:23:30 [stride_detector_cover] engine_0.trace393: starting process "cd stride_detector_cover/engine_0; yosys -ql trace393.log trace393.ys"
SBY 18:23:30 [stride_detector_cover] engine_0: ##   0:11:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_93 in step 0.
SBY 18:23:30 [stride_detector_cover] engine_0: ##   0:11:24  Writing trace to Verilog testbench: engine_0/trace643_tb.v
SBY 18:23:30 [stride_detector_cover] engine_0: ##   0:11:24  Writing trace to constraints file: engine_0/trace643.smtc
SBY 18:23:30 [stride_detector_cover] engine_0: ##   0:11:24  Writing trace to Yosys witness file: engine_0/trace643.yw
SBY 18:23:30 [stride_detector_cover] engine_0.trace643: Generating simulation trace for witness file: engine_0/trace643.yw
SBY 18:23:30 [stride_detector_cover] engine_0: ##   0:11:24  Checking cover reachability in step 0..
SBY 18:23:31 [stride_detector_cover] engine_0.trace387: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:31 [stride_detector_cover] engine_0.trace387: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:31 [stride_detector_cover] engine_0.trace387: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:31 [stride_detector_cover] engine_0.trace387: This license was issued to John P Wickerson.
SBY 18:23:31 [stride_detector_cover] engine_0.trace387: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:31 [stride_detector_cover] engine_0: ##   0:11:25  Reached cover statement at stride_values.stride_values_2.stride_2_seen_925 in step 0.
SBY 18:23:31 [stride_detector_cover] engine_0: ##   0:11:25  Writing trace to Verilog testbench: engine_0/trace644_tb.v
SBY 18:23:31 [stride_detector_cover] engine_0: ##   0:11:25  Writing trace to constraints file: engine_0/trace644.smtc
SBY 18:23:31 [stride_detector_cover] engine_0: ##   0:11:25  Writing trace to Yosys witness file: engine_0/trace644.yw
SBY 18:23:32 [stride_detector_cover] engine_0.trace644: Generating simulation trace for witness file: engine_0/trace644.yw
SBY 18:23:32 [stride_detector_cover] engine_0: ##   0:11:26  Checking cover reachability in step 0..
SBY 18:23:32 [stride_detector_cover] engine_0: ##   0:11:26  Reached cover statement at stride_values.stride_values_2.stride_2_seen_893 in step 0.
SBY 18:23:32 [stride_detector_cover] engine_0: ##   0:11:26  Writing trace to Verilog testbench: engine_0/trace645_tb.v
SBY 18:23:32 [stride_detector_cover] engine_0: ##   0:11:26  Writing trace to constraints file: engine_0/trace645.smtc
SBY 18:23:32 [stride_detector_cover] engine_0.trace387: finished (returncode=0)
SBY 18:23:33 [stride_detector_cover] engine_0: ##   0:11:27  Writing trace to Yosys witness file: engine_0/trace645.yw
SBY 18:23:33 [stride_detector_cover] engine_0.trace394: starting process "cd stride_detector_cover/engine_0; yosys -ql trace394.log trace394.ys"
SBY 18:23:33 [stride_detector_cover] engine_0.trace645: Generating simulation trace for witness file: engine_0/trace645.yw
SBY 18:23:33 [stride_detector_cover] engine_0: ##   0:11:27  Checking cover reachability in step 0..
SBY 18:23:34 [stride_detector_cover] engine_0: ##   0:11:27  Reached cover statement at stride_values.stride_values_2.stride_2_seen_861 in step 0.
SBY 18:23:34 [stride_detector_cover] engine_0: ##   0:11:27  Writing trace to Verilog testbench: engine_0/trace646_tb.v
SBY 18:23:34 [stride_detector_cover] engine_0: ##   0:11:28  Writing trace to constraints file: engine_0/trace646.smtc
SBY 18:23:34 [stride_detector_cover] engine_0: ##   0:11:28  Writing trace to Yosys witness file: engine_0/trace646.yw
SBY 18:23:34 [stride_detector_cover] engine_0.trace646: Generating simulation trace for witness file: engine_0/trace646.yw
SBY 18:23:34 [stride_detector_cover] engine_0: ##   0:11:28  Checking cover reachability in step 0..
SBY 18:23:35 [stride_detector_cover] engine_0: ##   0:11:29  Reached cover statement at stride_values.stride_values_2.stride_2_seen_829 in step 0.
SBY 18:23:35 [stride_detector_cover] engine_0: ##   0:11:29  Writing trace to Verilog testbench: engine_0/trace647_tb.v
SBY 18:23:35 [stride_detector_cover] engine_0: ##   0:11:29  Writing trace to constraints file: engine_0/trace647.smtc
SBY 18:23:35 [stride_detector_cover] engine_0: ##   0:11:29  Writing trace to Yosys witness file: engine_0/trace647.yw
SBY 18:23:35 [stride_detector_cover] engine_0.trace647: Generating simulation trace for witness file: engine_0/trace647.yw
SBY 18:23:35 [stride_detector_cover] engine_0: ##   0:11:29  Checking cover reachability in step 0..
SBY 18:23:35 [stride_detector_cover] engine_0.trace388: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:35 [stride_detector_cover] engine_0.trace388: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:35 [stride_detector_cover] engine_0.trace388: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:36 [stride_detector_cover] engine_0.trace388: This license was issued to John P Wickerson.
SBY 18:23:36 [stride_detector_cover] engine_0.trace388: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:36 [stride_detector_cover] engine_0: ##   0:11:30  Reached cover statement at stride_values.stride_values_2.stride_2_seen_797 in step 0.
SBY 18:23:36 [stride_detector_cover] engine_0: ##   0:11:30  Writing trace to Verilog testbench: engine_0/trace648_tb.v
SBY 18:23:36 [stride_detector_cover] engine_0: ##   0:11:30  Writing trace to constraints file: engine_0/trace648.smtc
SBY 18:23:36 [stride_detector_cover] engine_0: ##   0:11:30  Writing trace to Yosys witness file: engine_0/trace648.yw
SBY 18:23:36 [stride_detector_cover] engine_0.trace648: Generating simulation trace for witness file: engine_0/trace648.yw
SBY 18:23:36 [stride_detector_cover] engine_0: ##   0:11:30  Checking cover reachability in step 0..
SBY 18:23:37 [stride_detector_cover] engine_0.trace388: finished (returncode=0)
SBY 18:23:37 [stride_detector_cover] engine_0: ##   0:11:31  Reached cover statement at stride_values.stride_values_2.stride_2_seen_765 in step 0.
SBY 18:23:37 [stride_detector_cover] engine_0: ##   0:11:31  Writing trace to Verilog testbench: engine_0/trace649_tb.v
SBY 18:23:37 [stride_detector_cover] engine_0: ##   0:11:31  Writing trace to constraints file: engine_0/trace649.smtc
SBY 18:23:37 [stride_detector_cover] engine_0.trace389: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:37 [stride_detector_cover] engine_0.trace389: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:37 [stride_detector_cover] engine_0.trace389: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:37 [stride_detector_cover] engine_0.trace389: This license was issued to John P Wickerson.
SBY 18:23:37 [stride_detector_cover] engine_0.trace389: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:37 [stride_detector_cover] engine_0.trace395: starting process "cd stride_detector_cover/engine_0; yosys -ql trace395.log trace395.ys"
SBY 18:23:37 [stride_detector_cover] engine_0: ##   0:11:31  Writing trace to Yosys witness file: engine_0/trace649.yw
SBY 18:23:37 [stride_detector_cover] engine_0.trace649: Generating simulation trace for witness file: engine_0/trace649.yw
SBY 18:23:38 [stride_detector_cover] engine_0: ##   0:11:31  Checking cover reachability in step 0..
SBY 18:23:38 [stride_detector_cover] engine_0.trace390: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:38 [stride_detector_cover] engine_0.trace390: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:38 [stride_detector_cover] engine_0.trace390: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:38 [stride_detector_cover] engine_0.trace390: This license was issued to John P Wickerson.
SBY 18:23:38 [stride_detector_cover] engine_0.trace390: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:38 [stride_detector_cover] engine_0: ##   0:11:32  Reached cover statement at stride_values.stride_values_2.stride_2_seen_733 in step 0.
SBY 18:23:38 [stride_detector_cover] engine_0: ##   0:11:32  Writing trace to Verilog testbench: engine_0/trace650_tb.v
SBY 18:23:38 [stride_detector_cover] engine_0: ##   0:11:32  Writing trace to constraints file: engine_0/trace650.smtc
SBY 18:23:38 [stride_detector_cover] engine_0.trace391: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:38 [stride_detector_cover] engine_0.trace391: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:38 [stride_detector_cover] engine_0.trace391: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:38 [stride_detector_cover] engine_0.trace391: This license was issued to John P Wickerson.
SBY 18:23:38 [stride_detector_cover] engine_0.trace391: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:38 [stride_detector_cover] engine_0: ##   0:11:32  Writing trace to Yosys witness file: engine_0/trace650.yw
SBY 18:23:39 [stride_detector_cover] engine_0.trace389: finished (returncode=0)
SBY 18:23:39 [stride_detector_cover] engine_0.trace650: Generating simulation trace for witness file: engine_0/trace650.yw
SBY 18:23:39 [stride_detector_cover] engine_0: ##   0:11:33  Checking cover reachability in step 0..
SBY 18:23:39 [stride_detector_cover] engine_0.trace396: starting process "cd stride_detector_cover/engine_0; yosys -ql trace396.log trace396.ys"
SBY 18:23:39 [stride_detector_cover] engine_0.trace393: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:39 [stride_detector_cover] engine_0.trace393: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:39 [stride_detector_cover] engine_0.trace393: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:39 [stride_detector_cover] engine_0.trace393: This license was issued to John P Wickerson.
SBY 18:23:39 [stride_detector_cover] engine_0.trace393: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:40 [stride_detector_cover] engine_0: ##   0:11:33  Reached cover statement at stride_values.stride_values_2.stride_2_seen_701 in step 0.
SBY 18:23:40 [stride_detector_cover] engine_0: ##   0:11:33  Writing trace to Verilog testbench: engine_0/trace651_tb.v
SBY 18:23:40 [stride_detector_cover] engine_0: ##   0:11:34  Writing trace to constraints file: engine_0/trace651.smtc
SBY 18:23:40 [stride_detector_cover] engine_0.trace390: finished (returncode=0)
SBY 18:23:40 [stride_detector_cover] engine_0.trace392: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:40 [stride_detector_cover] engine_0.trace392: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:40 [stride_detector_cover] engine_0.trace392: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:40 [stride_detector_cover] engine_0.trace392: This license was issued to John P Wickerson.
SBY 18:23:40 [stride_detector_cover] engine_0.trace392: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:40 [stride_detector_cover] engine_0: ##   0:11:34  Writing trace to Yosys witness file: engine_0/trace651.yw
SBY 18:23:40 [stride_detector_cover] engine_0.trace651: Generating simulation trace for witness file: engine_0/trace651.yw
SBY 18:23:40 [stride_detector_cover] engine_0: ##   0:11:34  Checking cover reachability in step 0..
SBY 18:23:40 [stride_detector_cover] engine_0.trace391: finished (returncode=0)
SBY 18:23:41 [stride_detector_cover] engine_0.trace397: starting process "cd stride_detector_cover/engine_0; yosys -ql trace397.log trace397.ys"
SBY 18:23:41 [stride_detector_cover] engine_0: ##   0:11:35  Reached cover statement at stride_values.stride_values_2.stride_2_seen_669 in step 0.
SBY 18:23:41 [stride_detector_cover] engine_0: ##   0:11:35  Writing trace to Verilog testbench: engine_0/trace652_tb.v
SBY 18:23:41 [stride_detector_cover] engine_0: ##   0:11:35  Writing trace to constraints file: engine_0/trace652.smtc
SBY 18:23:41 [stride_detector_cover] engine_0: ##   0:11:35  Writing trace to Yosys witness file: engine_0/trace652.yw
SBY 18:23:41 [stride_detector_cover] engine_0.trace393: finished (returncode=0)
SBY 18:23:41 [stride_detector_cover] engine_0.trace398: starting process "cd stride_detector_cover/engine_0; yosys -ql trace398.log trace398.ys"
SBY 18:23:41 [stride_detector_cover] engine_0.trace652: Generating simulation trace for witness file: engine_0/trace652.yw
SBY 18:23:41 [stride_detector_cover] engine_0: ##   0:11:35  Checking cover reachability in step 0..
SBY 18:23:42 [stride_detector_cover] engine_0.trace392: finished (returncode=0)
SBY 18:23:42 [stride_detector_cover] engine_0.trace399: starting process "cd stride_detector_cover/engine_0; yosys -ql trace399.log trace399.ys"
SBY 18:23:42 [stride_detector_cover] engine_0: ##   0:11:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_637 in step 0.
SBY 18:23:42 [stride_detector_cover] engine_0: ##   0:11:36  Writing trace to Verilog testbench: engine_0/trace653_tb.v
SBY 18:23:42 [stride_detector_cover] engine_0: ##   0:11:36  Writing trace to constraints file: engine_0/trace653.smtc
SBY 18:23:42 [stride_detector_cover] engine_0.trace400: starting process "cd stride_detector_cover/engine_0; yosys -ql trace400.log trace400.ys"
SBY 18:23:42 [stride_detector_cover] engine_0: ##   0:11:36  Writing trace to Yosys witness file: engine_0/trace653.yw
SBY 18:23:42 [stride_detector_cover] engine_0.trace653: Generating simulation trace for witness file: engine_0/trace653.yw
SBY 18:23:42 [stride_detector_cover] engine_0: ##   0:11:36  Checking cover reachability in step 0..
SBY 18:23:43 [stride_detector_cover] engine_0: ##   0:11:37  Reached cover statement at stride_values.stride_values_2.stride_2_seen_61 in step 0.
SBY 18:23:43 [stride_detector_cover] engine_0: ##   0:11:37  Writing trace to Verilog testbench: engine_0/trace654_tb.v
SBY 18:23:43 [stride_detector_cover] engine_0: ##   0:11:37  Writing trace to constraints file: engine_0/trace654.smtc
SBY 18:23:43 [stride_detector_cover] engine_0: ##   0:11:37  Writing trace to Yosys witness file: engine_0/trace654.yw
SBY 18:23:43 [stride_detector_cover] engine_0.trace654: Generating simulation trace for witness file: engine_0/trace654.yw
SBY 18:23:43 [stride_detector_cover] engine_0: ##   0:11:37  Checking cover reachability in step 0..
SBY 18:23:43 [stride_detector_cover] engine_0.trace394: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:43 [stride_detector_cover] engine_0.trace394: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:43 [stride_detector_cover] engine_0.trace394: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:43 [stride_detector_cover] engine_0.trace394: This license was issued to John P Wickerson.
SBY 18:23:44 [stride_detector_cover] engine_0.trace394: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:44 [stride_detector_cover] engine_0: ##   0:11:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_605 in step 0.
SBY 18:23:44 [stride_detector_cover] engine_0: ##   0:11:38  Writing trace to Verilog testbench: engine_0/trace655_tb.v
SBY 18:23:44 [stride_detector_cover] engine_0: ##   0:11:38  Writing trace to constraints file: engine_0/trace655.smtc
SBY 18:23:44 [stride_detector_cover] engine_0: ##   0:11:38  Writing trace to Yosys witness file: engine_0/trace655.yw
SBY 18:23:44 [stride_detector_cover] engine_0.trace655: Generating simulation trace for witness file: engine_0/trace655.yw
SBY 18:23:44 [stride_detector_cover] engine_0: ##   0:11:38  Checking cover reachability in step 0..
SBY 18:23:45 [stride_detector_cover] engine_0: ##   0:11:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_573 in step 0.
SBY 18:23:45 [stride_detector_cover] engine_0: ##   0:11:39  Writing trace to Verilog testbench: engine_0/trace656_tb.v
SBY 18:23:45 [stride_detector_cover] engine_0: ##   0:11:39  Writing trace to constraints file: engine_0/trace656.smtc
SBY 18:23:45 [stride_detector_cover] engine_0.trace394: finished (returncode=0)
SBY 18:23:45 [stride_detector_cover] engine_0: ##   0:11:39  Writing trace to Yosys witness file: engine_0/trace656.yw
SBY 18:23:45 [stride_detector_cover] engine_0.trace401: starting process "cd stride_detector_cover/engine_0; yosys -ql trace401.log trace401.ys"
SBY 18:23:45 [stride_detector_cover] engine_0.trace656: Generating simulation trace for witness file: engine_0/trace656.yw
SBY 18:23:45 [stride_detector_cover] engine_0: ##   0:11:39  Checking cover reachability in step 0..
SBY 18:23:46 [stride_detector_cover] engine_0: ##   0:11:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_541 in step 0.
SBY 18:23:46 [stride_detector_cover] engine_0: ##   0:11:39  Writing trace to Verilog testbench: engine_0/trace657_tb.v
SBY 18:23:46 [stride_detector_cover] engine_0: ##   0:11:40  Writing trace to constraints file: engine_0/trace657.smtc
SBY 18:23:46 [stride_detector_cover] engine_0: ##   0:11:40  Writing trace to Yosys witness file: engine_0/trace657.yw
SBY 18:23:46 [stride_detector_cover] engine_0.trace657: Generating simulation trace for witness file: engine_0/trace657.yw
SBY 18:23:46 [stride_detector_cover] engine_0: ##   0:11:40  Checking cover reachability in step 0..
SBY 18:23:47 [stride_detector_cover] engine_0: ##   0:11:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_509 in step 0.
SBY 18:23:47 [stride_detector_cover] engine_0: ##   0:11:40  Writing trace to Verilog testbench: engine_0/trace658_tb.v
SBY 18:23:47 [stride_detector_cover] engine_0: ##   0:11:41  Writing trace to constraints file: engine_0/trace658.smtc
SBY 18:23:47 [stride_detector_cover] engine_0: ##   0:11:41  Writing trace to Yosys witness file: engine_0/trace658.yw
SBY 18:23:47 [stride_detector_cover] engine_0.trace658: Generating simulation trace for witness file: engine_0/trace658.yw
SBY 18:23:47 [stride_detector_cover] engine_0: ##   0:11:41  Checking cover reachability in step 0..
SBY 18:23:47 [stride_detector_cover] engine_0.trace395: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:47 [stride_detector_cover] engine_0.trace395: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:47 [stride_detector_cover] engine_0.trace395: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:48 [stride_detector_cover] engine_0.trace395: This license was issued to John P Wickerson.
SBY 18:23:48 [stride_detector_cover] engine_0.trace395: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:48 [stride_detector_cover] engine_0: ##   0:11:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_477 in step 0.
SBY 18:23:48 [stride_detector_cover] engine_0: ##   0:11:42  Writing trace to Verilog testbench: engine_0/trace659_tb.v
SBY 18:23:48 [stride_detector_cover] engine_0: ##   0:11:42  Writing trace to constraints file: engine_0/trace659.smtc
SBY 18:23:48 [stride_detector_cover] engine_0: ##   0:11:42  Writing trace to Yosys witness file: engine_0/trace659.yw
SBY 18:23:48 [stride_detector_cover] engine_0.trace659: Generating simulation trace for witness file: engine_0/trace659.yw
SBY 18:23:48 [stride_detector_cover] engine_0: ##   0:11:42  Checking cover reachability in step 0..
SBY 18:23:49 [stride_detector_cover] engine_0.trace396: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:49 [stride_detector_cover] engine_0.trace396: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:49 [stride_detector_cover] engine_0.trace396: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:49 [stride_detector_cover] engine_0.trace396: This license was issued to John P Wickerson.
SBY 18:23:49 [stride_detector_cover] engine_0.trace396: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:49 [stride_detector_cover] engine_0.trace395: finished (returncode=0)
SBY 18:23:49 [stride_detector_cover] engine_0.trace402: starting process "cd stride_detector_cover/engine_0; yosys -ql trace402.log trace402.ys"
SBY 18:23:49 [stride_detector_cover] engine_0: ##   0:11:43  Reached cover statement at stride_values.stride_values_2.stride_2_seen_445 in step 0.
SBY 18:23:49 [stride_detector_cover] engine_0: ##   0:11:43  Writing trace to Verilog testbench: engine_0/trace660_tb.v
SBY 18:23:49 [stride_detector_cover] engine_0: ##   0:11:43  Writing trace to constraints file: engine_0/trace660.smtc
SBY 18:23:50 [stride_detector_cover] engine_0: ##   0:11:44  Writing trace to Yosys witness file: engine_0/trace660.yw
SBY 18:23:50 [stride_detector_cover] engine_0.trace660: Generating simulation trace for witness file: engine_0/trace660.yw
SBY 18:23:50 [stride_detector_cover] engine_0: ##   0:11:44  Checking cover reachability in step 0..
SBY 18:23:50 [stride_detector_cover] engine_0.trace397: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:50 [stride_detector_cover] engine_0.trace397: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:50 [stride_detector_cover] engine_0.trace397: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:50 [stride_detector_cover] engine_0.trace397: This license was issued to John P Wickerson.
SBY 18:23:50 [stride_detector_cover] engine_0.trace397: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:50 [stride_detector_cover] engine_0.trace396: finished (returncode=0)
SBY 18:23:50 [stride_detector_cover] engine_0: ##   0:11:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_413 in step 0.
SBY 18:23:51 [stride_detector_cover] engine_0: ##   0:11:44  Writing trace to Verilog testbench: engine_0/trace661_tb.v
SBY 18:23:51 [stride_detector_cover] engine_0: ##   0:11:44  Writing trace to constraints file: engine_0/trace661.smtc
SBY 18:23:51 [stride_detector_cover] engine_0: ##   0:11:44  Writing trace to Yosys witness file: engine_0/trace661.yw
SBY 18:23:51 [stride_detector_cover] engine_0.trace398: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:51 [stride_detector_cover] engine_0.trace398: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:51 [stride_detector_cover] engine_0.trace398: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:51 [stride_detector_cover] engine_0.trace398: This license was issued to John P Wickerson.
SBY 18:23:51 [stride_detector_cover] engine_0.trace398: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:51 [stride_detector_cover] engine_0.trace403: starting process "cd stride_detector_cover/engine_0; yosys -ql trace403.log trace403.ys"
SBY 18:23:51 [stride_detector_cover] engine_0.trace661: Generating simulation trace for witness file: engine_0/trace661.yw
SBY 18:23:51 [stride_detector_cover] engine_0: ##   0:11:45  Checking cover reachability in step 0..
SBY 18:23:51 [stride_detector_cover] engine_0.trace399: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:51 [stride_detector_cover] engine_0.trace399: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:51 [stride_detector_cover] engine_0.trace399: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:51 [stride_detector_cover] engine_0.trace399: This license was issued to John P Wickerson.
SBY 18:23:51 [stride_detector_cover] engine_0.trace399: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:51 [stride_detector_cover] engine_0.trace400: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:51 [stride_detector_cover] engine_0.trace400: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:51 [stride_detector_cover] engine_0.trace400: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:51 [stride_detector_cover] engine_0.trace400: This license was issued to John P Wickerson.
SBY 18:23:51 [stride_detector_cover] engine_0.trace400: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:52 [stride_detector_cover] engine_0.trace397: finished (returncode=0)
SBY 18:23:52 [stride_detector_cover] engine_0: ##   0:11:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_381 in step 0.
SBY 18:23:52 [stride_detector_cover] engine_0: ##   0:11:46  Writing trace to Verilog testbench: engine_0/trace662_tb.v
SBY 18:23:52 [stride_detector_cover] engine_0: ##   0:11:46  Writing trace to constraints file: engine_0/trace662.smtc
SBY 18:23:52 [stride_detector_cover] engine_0: ##   0:11:46  Writing trace to Yosys witness file: engine_0/trace662.yw
SBY 18:23:52 [stride_detector_cover] engine_0.trace404: starting process "cd stride_detector_cover/engine_0; yosys -ql trace404.log trace404.ys"
SBY 18:23:52 [stride_detector_cover] engine_0.trace662: Generating simulation trace for witness file: engine_0/trace662.yw
SBY 18:23:52 [stride_detector_cover] engine_0: ##   0:11:46  Checking cover reachability in step 0..
SBY 18:23:52 [stride_detector_cover] engine_0.trace398: finished (returncode=0)
SBY 18:23:52 [stride_detector_cover] engine_0.trace405: starting process "cd stride_detector_cover/engine_0; yosys -ql trace405.log trace405.ys"
SBY 18:23:53 [stride_detector_cover] engine_0: ##   0:11:47  Reached cover statement at stride_values.stride_values_2.stride_2_seen_349 in step 0.
SBY 18:23:53 [stride_detector_cover] engine_0: ##   0:11:47  Writing trace to Verilog testbench: engine_0/trace663_tb.v
SBY 18:23:53 [stride_detector_cover] engine_0: ##   0:11:47  Writing trace to constraints file: engine_0/trace663.smtc
SBY 18:23:53 [stride_detector_cover] engine_0.trace399: finished (returncode=0)
SBY 18:23:53 [stride_detector_cover] engine_0: ##   0:11:47  Writing trace to Yosys witness file: engine_0/trace663.yw
SBY 18:23:53 [stride_detector_cover] engine_0.trace663: Generating simulation trace for witness file: engine_0/trace663.yw
SBY 18:23:53 [stride_detector_cover] engine_0: ##   0:11:47  Checking cover reachability in step 0..
SBY 18:23:53 [stride_detector_cover] engine_0.trace400: finished (returncode=0)
SBY 18:23:53 [stride_detector_cover] engine_0.trace406: starting process "cd stride_detector_cover/engine_0; yosys -ql trace406.log trace406.ys"
SBY 18:23:53 [stride_detector_cover] engine_0.trace407: starting process "cd stride_detector_cover/engine_0; yosys -ql trace407.log trace407.ys"
SBY 18:23:54 [stride_detector_cover] engine_0: ##   0:11:47  Reached cover statement at stride_values.stride_values_2.stride_2_seen_317 in step 0.
SBY 18:23:54 [stride_detector_cover] engine_0: ##   0:11:47  Writing trace to Verilog testbench: engine_0/trace664_tb.v
SBY 18:23:54 [stride_detector_cover] engine_0: ##   0:11:48  Writing trace to constraints file: engine_0/trace664.smtc
SBY 18:23:54 [stride_detector_cover] engine_0: ##   0:11:48  Writing trace to Yosys witness file: engine_0/trace664.yw
SBY 18:23:54 [stride_detector_cover] engine_0.trace664: Generating simulation trace for witness file: engine_0/trace664.yw
SBY 18:23:54 [stride_detector_cover] engine_0: ##   0:11:48  Checking cover reachability in step 0..
SBY 18:23:54 [stride_detector_cover] engine_0: ##   0:11:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_29 in step 0.
SBY 18:23:54 [stride_detector_cover] engine_0: ##   0:11:48  Writing trace to Verilog testbench: engine_0/trace665_tb.v
SBY 18:23:55 [stride_detector_cover] engine_0: ##   0:11:48  Writing trace to constraints file: engine_0/trace665.smtc
SBY 18:23:55 [stride_detector_cover] engine_0.trace401: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:55 [stride_detector_cover] engine_0.trace401: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:55 [stride_detector_cover] engine_0.trace401: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:55 [stride_detector_cover] engine_0.trace401: This license was issued to John P Wickerson.
SBY 18:23:55 [stride_detector_cover] engine_0.trace401: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:55 [stride_detector_cover] engine_0: ##   0:11:49  Writing trace to Yosys witness file: engine_0/trace665.yw
SBY 18:23:55 [stride_detector_cover] engine_0.trace665: Generating simulation trace for witness file: engine_0/trace665.yw
SBY 18:23:55 [stride_detector_cover] engine_0: ##   0:11:49  Checking cover reachability in step 0..
SBY 18:23:55 [stride_detector_cover] engine_0: ##   0:11:49  Reached cover statement at stride_values.stride_values_2.stride_2_seen_285 in step 0.
SBY 18:23:55 [stride_detector_cover] engine_0: ##   0:11:49  Writing trace to Verilog testbench: engine_0/trace666_tb.v
SBY 18:23:56 [stride_detector_cover] engine_0: ##   0:11:49  Writing trace to constraints file: engine_0/trace666.smtc
SBY 18:23:56 [stride_detector_cover] engine_0: ##   0:11:50  Writing trace to Yosys witness file: engine_0/trace666.yw
SBY 18:23:56 [stride_detector_cover] engine_0.trace666: Generating simulation trace for witness file: engine_0/trace666.yw
SBY 18:23:56 [stride_detector_cover] engine_0: ##   0:11:50  Checking cover reachability in step 0..
SBY 18:23:56 [stride_detector_cover] engine_0.trace401: finished (returncode=0)
SBY 18:23:56 [stride_detector_cover] engine_0.trace408: starting process "cd stride_detector_cover/engine_0; yosys -ql trace408.log trace408.ys"
SBY 18:23:57 [stride_detector_cover] engine_0: ##   0:11:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_253 in step 0.
SBY 18:23:57 [stride_detector_cover] engine_0: ##   0:11:51  Writing trace to Verilog testbench: engine_0/trace667_tb.v
SBY 18:23:57 [stride_detector_cover] engine_0: ##   0:11:51  Writing trace to constraints file: engine_0/trace667.smtc
SBY 18:23:57 [stride_detector_cover] engine_0: ##   0:11:51  Writing trace to Yosys witness file: engine_0/trace667.yw
SBY 18:23:57 [stride_detector_cover] engine_0.trace667: Generating simulation trace for witness file: engine_0/trace667.yw
SBY 18:23:57 [stride_detector_cover] engine_0: ##   0:11:51  Checking cover reachability in step 0..
SBY 18:23:58 [stride_detector_cover] engine_0.trace402: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:58 [stride_detector_cover] engine_0.trace402: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:58 [stride_detector_cover] engine_0.trace402: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:58 [stride_detector_cover] engine_0.trace402: This license was issued to John P Wickerson.
SBY 18:23:58 [stride_detector_cover] engine_0.trace402: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:58 [stride_detector_cover] engine_0: ##   0:11:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_221 in step 0.
SBY 18:23:58 [stride_detector_cover] engine_0: ##   0:11:52  Writing trace to Verilog testbench: engine_0/trace668_tb.v
SBY 18:23:58 [stride_detector_cover] engine_0: ##   0:11:52  Writing trace to constraints file: engine_0/trace668.smtc
SBY 18:23:58 [stride_detector_cover] engine_0: ##   0:11:52  Writing trace to Yosys witness file: engine_0/trace668.yw
SBY 18:23:58 [stride_detector_cover] engine_0.trace668: Generating simulation trace for witness file: engine_0/trace668.yw
SBY 18:23:58 [stride_detector_cover] engine_0: ##   0:11:52  Checking cover reachability in step 0..
SBY 18:23:59 [stride_detector_cover] engine_0.trace402: finished (returncode=0)
SBY 18:23:59 [stride_detector_cover] engine_0.trace403: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:23:59 [stride_detector_cover] engine_0.trace403: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:23:59 [stride_detector_cover] engine_0.trace403: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:23:59 [stride_detector_cover] engine_0.trace403: This license was issued to John P Wickerson.
SBY 18:23:59 [stride_detector_cover] engine_0.trace403: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:23:59 [stride_detector_cover] engine_0.trace409: starting process "cd stride_detector_cover/engine_0; yosys -ql trace409.log trace409.ys"
SBY 18:23:59 [stride_detector_cover] engine_0: ##   0:11:53  Reached cover statement at stride_values.stride_values_2.stride_2_seen_189 in step 0.
SBY 18:23:59 [stride_detector_cover] engine_0: ##   0:11:53  Writing trace to Verilog testbench: engine_0/trace669_tb.v
SBY 18:23:59 [stride_detector_cover] engine_0: ##   0:11:53  Writing trace to constraints file: engine_0/trace669.smtc
SBY 18:24:00 [stride_detector_cover] engine_0: ##   0:11:54  Writing trace to Yosys witness file: engine_0/trace669.yw
SBY 18:24:00 [stride_detector_cover] engine_0.trace669: Generating simulation trace for witness file: engine_0/trace669.yw
SBY 18:24:00 [stride_detector_cover] engine_0: ##   0:11:54  Checking cover reachability in step 0..
SBY 18:24:00 [stride_detector_cover] engine_0.trace404: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:00 [stride_detector_cover] engine_0.trace404: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:00 [stride_detector_cover] engine_0.trace404: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:00 [stride_detector_cover] engine_0.trace404: This license was issued to John P Wickerson.
SBY 18:24:00 [stride_detector_cover] engine_0.trace404: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:00 [stride_detector_cover] engine_0.trace403: finished (returncode=0)
SBY 18:24:00 [stride_detector_cover] engine_0.trace405: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:00 [stride_detector_cover] engine_0.trace405: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:01 [stride_detector_cover] engine_0.trace405: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:01 [stride_detector_cover] engine_0.trace405: This license was issued to John P Wickerson.
SBY 18:24:01 [stride_detector_cover] engine_0.trace405: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:01 [stride_detector_cover] engine_0: ##   0:11:54  Reached cover statement at stride_values.stride_values_2.stride_2_seen_157 in step 0.
SBY 18:24:01 [stride_detector_cover] engine_0: ##   0:11:54  Writing trace to Verilog testbench: engine_0/trace670_tb.v
SBY 18:24:01 [stride_detector_cover] engine_0: ##   0:11:55  Writing trace to constraints file: engine_0/trace670.smtc
SBY 18:24:01 [stride_detector_cover] engine_0: ##   0:11:55  Writing trace to Yosys witness file: engine_0/trace670.yw
SBY 18:24:01 [stride_detector_cover] engine_0.trace670: Generating simulation trace for witness file: engine_0/trace670.yw
SBY 18:24:01 [stride_detector_cover] engine_0: ##   0:11:55  Checking cover reachability in step 0..
SBY 18:24:01 [stride_detector_cover] engine_0.trace410: starting process "cd stride_detector_cover/engine_0; yosys -ql trace410.log trace410.ys"
SBY 18:24:01 [stride_detector_cover] engine_0.trace406: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:01 [stride_detector_cover] engine_0.trace406: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:01 [stride_detector_cover] engine_0.trace406: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:01 [stride_detector_cover] engine_0.trace406: This license was issued to John P Wickerson.
SBY 18:24:01 [stride_detector_cover] engine_0.trace406: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:01 [stride_detector_cover] engine_0.trace404: finished (returncode=0)
SBY 18:24:02 [stride_detector_cover] engine_0.trace407: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:02 [stride_detector_cover] engine_0.trace407: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:02 [stride_detector_cover] engine_0.trace407: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:02 [stride_detector_cover] engine_0.trace407: This license was issued to John P Wickerson.
SBY 18:24:02 [stride_detector_cover] engine_0.trace407: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:02 [stride_detector_cover] engine_0: ##   0:11:55  Reached cover statement at stride_values.stride_values_2.stride_2_seen_125 in step 0.
SBY 18:24:02 [stride_detector_cover] engine_0: ##   0:11:55  Writing trace to Verilog testbench: engine_0/trace671_tb.v
SBY 18:24:02 [stride_detector_cover] engine_0: ##   0:11:56  Writing trace to constraints file: engine_0/trace671.smtc
SBY 18:24:02 [stride_detector_cover] engine_0: ##   0:11:56  Writing trace to Yosys witness file: engine_0/trace671.yw
SBY 18:24:02 [stride_detector_cover] engine_0.trace671: Generating simulation trace for witness file: engine_0/trace671.yw
SBY 18:24:02 [stride_detector_cover] engine_0: ##   0:11:56  Checking cover reachability in step 0..
SBY 18:24:02 [stride_detector_cover] engine_0.trace405: finished (returncode=0)
SBY 18:24:02 [stride_detector_cover] engine_0.trace411: starting process "cd stride_detector_cover/engine_0; yosys -ql trace411.log trace411.ys"
SBY 18:24:02 [stride_detector_cover] engine_0.trace412: starting process "cd stride_detector_cover/engine_0; yosys -ql trace412.log trace412.ys"
SBY 18:24:02 [stride_detector_cover] engine_0.trace406: finished (returncode=0)
SBY 18:24:03 [stride_detector_cover] engine_0.trace413: starting process "cd stride_detector_cover/engine_0; yosys -ql trace413.log trace413.ys"
SBY 18:24:03 [stride_detector_cover] engine_0.trace407: finished (returncode=0)
SBY 18:24:03 [stride_detector_cover] engine_0: ##   0:11:57  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1021 in step 0.
SBY 18:24:03 [stride_detector_cover] engine_0: ##   0:11:57  Writing trace to Verilog testbench: engine_0/trace672_tb.v
SBY 18:24:03 [stride_detector_cover] engine_0: ##   0:11:57  Writing trace to constraints file: engine_0/trace672.smtc
SBY 18:24:03 [stride_detector_cover] engine_0: ##   0:11:57  Writing trace to Yosys witness file: engine_0/trace672.yw
SBY 18:24:03 [stride_detector_cover] engine_0.trace414: starting process "cd stride_detector_cover/engine_0; yosys -ql trace414.log trace414.ys"
SBY 18:24:03 [stride_detector_cover] engine_0.trace672: Generating simulation trace for witness file: engine_0/trace672.yw
SBY 18:24:03 [stride_detector_cover] engine_0: ##   0:11:57  Checking cover reachability in step 0..
SBY 18:24:04 [stride_detector_cover] engine_0.trace408: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:04 [stride_detector_cover] engine_0.trace408: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:04 [stride_detector_cover] engine_0.trace408: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:04 [stride_detector_cover] engine_0.trace408: This license was issued to John P Wickerson.
SBY 18:24:04 [stride_detector_cover] engine_0.trace408: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:04 [stride_detector_cover] engine_0: ##   0:11:58  Reached cover statement at stride_values.stride_values_2.stride_2_seen_987 in step 0.
SBY 18:24:04 [stride_detector_cover] engine_0: ##   0:11:58  Writing trace to Verilog testbench: engine_0/trace673_tb.v
SBY 18:24:04 [stride_detector_cover] engine_0: ##   0:11:58  Writing trace to constraints file: engine_0/trace673.smtc
SBY 18:24:04 [stride_detector_cover] engine_0: ##   0:11:58  Writing trace to Yosys witness file: engine_0/trace673.yw
SBY 18:24:05 [stride_detector_cover] engine_0.trace673: Generating simulation trace for witness file: engine_0/trace673.yw
SBY 18:24:05 [stride_detector_cover] engine_0: ##   0:11:58  Checking cover reachability in step 0..
SBY 18:24:05 [stride_detector_cover] engine_0.trace408: finished (returncode=0)
SBY 18:24:05 [stride_detector_cover] engine_0.trace415: starting process "cd stride_detector_cover/engine_0; yosys -ql trace415.log trace415.ys"
SBY 18:24:05 [stride_detector_cover] engine_0: ##   0:11:59  Reached cover statement at stride_values.stride_values_2.stride_2_seen_955 in step 0.
SBY 18:24:05 [stride_detector_cover] engine_0: ##   0:11:59  Writing trace to Verilog testbench: engine_0/trace674_tb.v
SBY 18:24:05 [stride_detector_cover] engine_0: ##   0:11:59  Writing trace to constraints file: engine_0/trace674.smtc
SBY 18:24:05 [stride_detector_cover] engine_0: ##   0:11:59  Writing trace to Yosys witness file: engine_0/trace674.yw
SBY 18:24:06 [stride_detector_cover] engine_0.trace674: Generating simulation trace for witness file: engine_0/trace674.yw
SBY 18:24:06 [stride_detector_cover] engine_0: ##   0:12:00  Checking cover reachability in step 0..
SBY 18:24:06 [stride_detector_cover] engine_0: ##   0:12:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_923 in step 0.
SBY 18:24:06 [stride_detector_cover] engine_0: ##   0:12:00  Writing trace to Verilog testbench: engine_0/trace675_tb.v
SBY 18:24:06 [stride_detector_cover] engine_0: ##   0:12:00  Writing trace to constraints file: engine_0/trace675.smtc
SBY 18:24:06 [stride_detector_cover] engine_0: ##   0:12:00  Writing trace to Yosys witness file: engine_0/trace675.yw
SBY 18:24:06 [stride_detector_cover] engine_0.trace675: Generating simulation trace for witness file: engine_0/trace675.yw
SBY 18:24:07 [stride_detector_cover] engine_0: ##   0:12:00  Checking cover reachability in step 0..
SBY 18:24:07 [stride_detector_cover] engine_0.trace409: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:07 [stride_detector_cover] engine_0.trace409: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:07 [stride_detector_cover] engine_0.trace409: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:07 [stride_detector_cover] engine_0.trace409: This license was issued to John P Wickerson.
SBY 18:24:07 [stride_detector_cover] engine_0.trace409: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:07 [stride_detector_cover] engine_0: ##   0:12:01  Reached cover statement at stride_values.stride_values_2.stride_2_seen_91 in step 0.
SBY 18:24:07 [stride_detector_cover] engine_0: ##   0:12:01  Writing trace to Verilog testbench: engine_0/trace676_tb.v
SBY 18:24:07 [stride_detector_cover] engine_0: ##   0:12:01  Writing trace to constraints file: engine_0/trace676.smtc
SBY 18:24:08 [stride_detector_cover] engine_0: ##   0:12:01  Writing trace to Yosys witness file: engine_0/trace676.yw
SBY 18:24:08 [stride_detector_cover] engine_0.trace676: Generating simulation trace for witness file: engine_0/trace676.yw
SBY 18:24:08 [stride_detector_cover] engine_0: ##   0:12:02  Checking cover reachability in step 0..
SBY 18:24:08 [stride_detector_cover] engine_0.trace409: finished (returncode=0)
SBY 18:24:08 [stride_detector_cover] engine_0.trace416: starting process "cd stride_detector_cover/engine_0; yosys -ql trace416.log trace416.ys"
SBY 18:24:09 [stride_detector_cover] engine_0.trace410: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:09 [stride_detector_cover] engine_0.trace410: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:09 [stride_detector_cover] engine_0.trace410: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:09 [stride_detector_cover] engine_0.trace410: This license was issued to John P Wickerson.
SBY 18:24:09 [stride_detector_cover] engine_0.trace410: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:09 [stride_detector_cover] engine_0: ##   0:12:03  Reached cover statement at stride_values.stride_values_2.stride_2_seen_891 in step 0.
SBY 18:24:09 [stride_detector_cover] engine_0: ##   0:12:03  Writing trace to Verilog testbench: engine_0/trace677_tb.v
SBY 18:24:09 [stride_detector_cover] engine_0: ##   0:12:03  Writing trace to constraints file: engine_0/trace677.smtc
SBY 18:24:09 [stride_detector_cover] engine_0: ##   0:12:03  Writing trace to Yosys witness file: engine_0/trace677.yw
SBY 18:24:09 [stride_detector_cover] engine_0.trace677: Generating simulation trace for witness file: engine_0/trace677.yw
SBY 18:24:09 [stride_detector_cover] engine_0: ##   0:12:03  Checking cover reachability in step 0..
SBY 18:24:10 [stride_detector_cover] engine_0.trace411: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:10 [stride_detector_cover] engine_0.trace411: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:10 [stride_detector_cover] engine_0.trace411: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:10 [stride_detector_cover] engine_0.trace411: This license was issued to John P Wickerson.
SBY 18:24:10 [stride_detector_cover] engine_0.trace411: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:10 [stride_detector_cover] engine_0: ##   0:12:04  Reached cover statement at stride_values.stride_values_2.stride_2_seen_859 in step 0.
SBY 18:24:10 [stride_detector_cover] engine_0: ##   0:12:04  Writing trace to Verilog testbench: engine_0/trace678_tb.v
SBY 18:24:10 [stride_detector_cover] engine_0: ##   0:12:04  Writing trace to constraints file: engine_0/trace678.smtc
SBY 18:24:10 [stride_detector_cover] engine_0: ##   0:12:04  Writing trace to Yosys witness file: engine_0/trace678.yw
SBY 18:24:10 [stride_detector_cover] engine_0.trace410: finished (returncode=0)
SBY 18:24:10 [stride_detector_cover] engine_0.trace412: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:10 [stride_detector_cover] engine_0.trace412: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:10 [stride_detector_cover] engine_0.trace412: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:10 [stride_detector_cover] engine_0.trace412: This license was issued to John P Wickerson.
SBY 18:24:10 [stride_detector_cover] engine_0.trace412: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:10 [stride_detector_cover] engine_0.trace413: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:10 [stride_detector_cover] engine_0.trace413: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:10 [stride_detector_cover] engine_0.trace413: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:10 [stride_detector_cover] engine_0.trace413: This license was issued to John P Wickerson.
SBY 18:24:10 [stride_detector_cover] engine_0.trace413: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:10 [stride_detector_cover] engine_0.trace678: Generating simulation trace for witness file: engine_0/trace678.yw
SBY 18:24:11 [stride_detector_cover] engine_0: ##   0:12:04  Checking cover reachability in step 0..
SBY 18:24:11 [stride_detector_cover] engine_0: ##   0:12:05  Reached cover statement at stride_values.stride_values_2.stride_2_seen_827 in step 0.
SBY 18:24:11 [stride_detector_cover] engine_0: ##   0:12:05  Writing trace to Verilog testbench: engine_0/trace679_tb.v
SBY 18:24:11 [stride_detector_cover] engine_0: ##   0:12:05  Writing trace to constraints file: engine_0/trace679.smtc
SBY 18:24:11 [stride_detector_cover] engine_0.trace414: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:11 [stride_detector_cover] engine_0.trace414: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:11 [stride_detector_cover] engine_0.trace414: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:11 [stride_detector_cover] engine_0.trace414: This license was issued to John P Wickerson.
SBY 18:24:11 [stride_detector_cover] engine_0.trace414: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:11 [stride_detector_cover] engine_0.trace417: starting process "cd stride_detector_cover/engine_0; yosys -ql trace417.log trace417.ys"
SBY 18:24:11 [stride_detector_cover] engine_0: ##   0:12:05  Writing trace to Yosys witness file: engine_0/trace679.yw
SBY 18:24:11 [stride_detector_cover] engine_0.trace679: Generating simulation trace for witness file: engine_0/trace679.yw
SBY 18:24:11 [stride_detector_cover] engine_0: ##   0:12:05  Checking cover reachability in step 0..
SBY 18:24:11 [stride_detector_cover] engine_0.trace411: finished (returncode=0)
SBY 18:24:12 [stride_detector_cover] engine_0.trace418: starting process "cd stride_detector_cover/engine_0; yosys -ql trace418.log trace418.ys"
SBY 18:24:12 [stride_detector_cover] engine_0.trace412: finished (returncode=0)
SBY 18:24:12 [stride_detector_cover] engine_0.trace413: finished (returncode=0)
SBY 18:24:12 [stride_detector_cover] engine_0.trace419: starting process "cd stride_detector_cover/engine_0; yosys -ql trace419.log trace419.ys"
SBY 18:24:12 [stride_detector_cover] engine_0: ##   0:12:06  Reached cover statement at stride_values.stride_values_2.stride_2_seen_795 in step 0.
SBY 18:24:12 [stride_detector_cover] engine_0: ##   0:12:06  Writing trace to Verilog testbench: engine_0/trace680_tb.v
SBY 18:24:12 [stride_detector_cover] engine_0: ##   0:12:06  Writing trace to constraints file: engine_0/trace680.smtc
SBY 18:24:12 [stride_detector_cover] engine_0: ##   0:12:06  Writing trace to Yosys witness file: engine_0/trace680.yw
SBY 18:24:12 [stride_detector_cover] engine_0.trace680: Generating simulation trace for witness file: engine_0/trace680.yw
SBY 18:24:12 [stride_detector_cover] engine_0: ##   0:12:06  Checking cover reachability in step 0..
SBY 18:24:12 [stride_detector_cover] engine_0.trace414: finished (returncode=0)
SBY 18:24:13 [stride_detector_cover] engine_0.trace420: starting process "cd stride_detector_cover/engine_0; yosys -ql trace420.log trace420.ys"
SBY 18:24:13 [stride_detector_cover] engine_0.trace415: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:13 [stride_detector_cover] engine_0.trace415: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:13 [stride_detector_cover] engine_0.trace415: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:13 [stride_detector_cover] engine_0.trace415: This license was issued to John P Wickerson.
SBY 18:24:13 [stride_detector_cover] engine_0.trace415: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:13 [stride_detector_cover] engine_0.trace421: starting process "cd stride_detector_cover/engine_0; yosys -ql trace421.log trace421.ys"
SBY 18:24:13 [stride_detector_cover] engine_0: ##   0:12:07  Reached cover statement at stride_values.stride_values_2.stride_2_seen_763 in step 0.
SBY 18:24:13 [stride_detector_cover] engine_0: ##   0:12:07  Writing trace to Verilog testbench: engine_0/trace681_tb.v
SBY 18:24:14 [stride_detector_cover] engine_0: ##   0:12:07  Writing trace to constraints file: engine_0/trace681.smtc
SBY 18:24:14 [stride_detector_cover] engine_0.trace415: finished (returncode=0)
SBY 18:24:14 [stride_detector_cover] engine_0: ##   0:12:08  Writing trace to Yosys witness file: engine_0/trace681.yw
SBY 18:24:14 [stride_detector_cover] engine_0.trace681: Generating simulation trace for witness file: engine_0/trace681.yw
SBY 18:24:14 [stride_detector_cover] engine_0: ##   0:12:08  Checking cover reachability in step 0..
SBY 18:24:14 [stride_detector_cover] engine_0.trace422: starting process "cd stride_detector_cover/engine_0; yosys -ql trace422.log trace422.ys"
SBY 18:24:14 [stride_detector_cover] engine_0: ##   0:12:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_731 in step 0.
SBY 18:24:14 [stride_detector_cover] engine_0: ##   0:12:08  Writing trace to Verilog testbench: engine_0/trace682_tb.v
SBY 18:24:14 [stride_detector_cover] engine_0: ##   0:12:08  Writing trace to constraints file: engine_0/trace682.smtc
SBY 18:24:15 [stride_detector_cover] engine_0: ##   0:12:08  Writing trace to Yosys witness file: engine_0/trace682.yw
SBY 18:24:15 [stride_detector_cover] engine_0.trace682: Generating simulation trace for witness file: engine_0/trace682.yw
SBY 18:24:15 [stride_detector_cover] engine_0: ##   0:12:09  Checking cover reachability in step 0..
SBY 18:24:15 [stride_detector_cover] engine_0: ##   0:12:09  Reached cover statement at stride_values.stride_values_2.stride_2_seen_699 in step 0.
SBY 18:24:15 [stride_detector_cover] engine_0: ##   0:12:09  Writing trace to Verilog testbench: engine_0/trace683_tb.v
SBY 18:24:15 [stride_detector_cover] engine_0: ##   0:12:09  Writing trace to constraints file: engine_0/trace683.smtc
SBY 18:24:15 [stride_detector_cover] engine_0: ##   0:12:09  Writing trace to Yosys witness file: engine_0/trace683.yw
SBY 18:24:16 [stride_detector_cover] engine_0.trace683: Generating simulation trace for witness file: engine_0/trace683.yw
SBY 18:24:16 [stride_detector_cover] engine_0: ##   0:12:10  Checking cover reachability in step 0..
SBY 18:24:16 [stride_detector_cover] engine_0: ##   0:12:10  Reached cover statement at stride_values.stride_values_2.stride_2_seen_667 in step 0.
SBY 18:24:16 [stride_detector_cover] engine_0: ##   0:12:10  Writing trace to Verilog testbench: engine_0/trace684_tb.v
SBY 18:24:16 [stride_detector_cover] engine_0: ##   0:12:10  Writing trace to constraints file: engine_0/trace684.smtc
SBY 18:24:16 [stride_detector_cover] engine_0.trace416: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:16 [stride_detector_cover] engine_0.trace416: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:16 [stride_detector_cover] engine_0.trace416: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:16 [stride_detector_cover] engine_0.trace416: This license was issued to John P Wickerson.
SBY 18:24:16 [stride_detector_cover] engine_0.trace416: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:17 [stride_detector_cover] engine_0: ##   0:12:10  Writing trace to Yosys witness file: engine_0/trace684.yw
SBY 18:24:17 [stride_detector_cover] engine_0.trace684: Generating simulation trace for witness file: engine_0/trace684.yw
SBY 18:24:17 [stride_detector_cover] engine_0: ##   0:12:11  Checking cover reachability in step 0..
SBY 18:24:17 [stride_detector_cover] engine_0: ##   0:12:11  Reached cover statement at stride_values.stride_values_2.stride_2_seen_635 in step 0.
SBY 18:24:17 [stride_detector_cover] engine_0: ##   0:12:11  Writing trace to Verilog testbench: engine_0/trace685_tb.v
SBY 18:24:17 [stride_detector_cover] engine_0: ##   0:12:11  Writing trace to constraints file: engine_0/trace685.smtc
SBY 18:24:18 [stride_detector_cover] engine_0: ##   0:12:12  Writing trace to Yosys witness file: engine_0/trace685.yw
SBY 18:24:18 [stride_detector_cover] engine_0.trace416: finished (returncode=0)
SBY 18:24:18 [stride_detector_cover] engine_0.trace685: Generating simulation trace for witness file: engine_0/trace685.yw
SBY 18:24:18 [stride_detector_cover] engine_0: ##   0:12:12  Checking cover reachability in step 0..
SBY 18:24:18 [stride_detector_cover] engine_0.trace423: starting process "cd stride_detector_cover/engine_0; yosys -ql trace423.log trace423.ys"
SBY 18:24:18 [stride_detector_cover] engine_0: ##   0:12:12  Reached cover statement at stride_values.stride_values_2.stride_2_seen_603 in step 0.
SBY 18:24:18 [stride_detector_cover] engine_0: ##   0:12:12  Writing trace to Verilog testbench: engine_0/trace686_tb.v
SBY 18:24:18 [stride_detector_cover] engine_0: ##   0:12:12  Writing trace to constraints file: engine_0/trace686.smtc
SBY 18:24:19 [stride_detector_cover] engine_0: ##   0:12:12  Writing trace to Yosys witness file: engine_0/trace686.yw
SBY 18:24:19 [stride_detector_cover] engine_0.trace686: Generating simulation trace for witness file: engine_0/trace686.yw
SBY 18:24:19 [stride_detector_cover] engine_0: ##   0:12:13  Checking cover reachability in step 0..
SBY 18:24:19 [stride_detector_cover] engine_0.trace417: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:19 [stride_detector_cover] engine_0.trace417: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:19 [stride_detector_cover] engine_0.trace417: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:19 [stride_detector_cover] engine_0.trace417: This license was issued to John P Wickerson.
SBY 18:24:19 [stride_detector_cover] engine_0.trace417: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:20 [stride_detector_cover] engine_0: ##   0:12:13  Reached cover statement at stride_values.stride_values_2.stride_2_seen_59 in step 0.
SBY 18:24:20 [stride_detector_cover] engine_0: ##   0:12:13  Writing trace to Verilog testbench: engine_0/trace687_tb.v
SBY 18:24:20 [stride_detector_cover] engine_0: ##   0:12:14  Writing trace to constraints file: engine_0/trace687.smtc
SBY 18:24:20 [stride_detector_cover] engine_0: ##   0:12:14  Writing trace to Yosys witness file: engine_0/trace687.yw
SBY 18:24:20 [stride_detector_cover] engine_0.trace418: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:20 [stride_detector_cover] engine_0.trace418: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:20 [stride_detector_cover] engine_0.trace418: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:20 [stride_detector_cover] engine_0.trace418: This license was issued to John P Wickerson.
SBY 18:24:20 [stride_detector_cover] engine_0.trace418: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:20 [stride_detector_cover] engine_0.trace687: Generating simulation trace for witness file: engine_0/trace687.yw
SBY 18:24:20 [stride_detector_cover] engine_0: ##   0:12:14  Checking cover reachability in step 0..
SBY 18:24:21 [stride_detector_cover] engine_0.trace419: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:21 [stride_detector_cover] engine_0.trace419: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:21 [stride_detector_cover] engine_0.trace419: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:21 [stride_detector_cover] engine_0.trace419: This license was issued to John P Wickerson.
SBY 18:24:21 [stride_detector_cover] engine_0.trace419: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:21 [stride_detector_cover] engine_0: ##   0:12:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_571 in step 0.
SBY 18:24:21 [stride_detector_cover] engine_0: ##   0:12:15  Writing trace to Verilog testbench: engine_0/trace688_tb.v
SBY 18:24:21 [stride_detector_cover] engine_0: ##   0:12:15  Writing trace to constraints file: engine_0/trace688.smtc
SBY 18:24:21 [stride_detector_cover] engine_0.trace420: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:21 [stride_detector_cover] engine_0.trace420: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:21 [stride_detector_cover] engine_0.trace420: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:21 [stride_detector_cover] engine_0.trace420: This license was issued to John P Wickerson.
SBY 18:24:21 [stride_detector_cover] engine_0.trace420: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:21 [stride_detector_cover] engine_0.trace421: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:21 [stride_detector_cover] engine_0.trace421: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:21 [stride_detector_cover] engine_0.trace421: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:21 [stride_detector_cover] engine_0.trace421: This license was issued to John P Wickerson.
SBY 18:24:21 [stride_detector_cover] engine_0.trace421: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:21 [stride_detector_cover] engine_0: ##   0:12:15  Writing trace to Yosys witness file: engine_0/trace688.yw
SBY 18:24:21 [stride_detector_cover] engine_0.trace688: Generating simulation trace for witness file: engine_0/trace688.yw
SBY 18:24:22 [stride_detector_cover] engine_0: ##   0:12:15  Checking cover reachability in step 0..
SBY 18:24:22 [stride_detector_cover] engine_0.trace417: finished (returncode=0)
SBY 18:24:22 [stride_detector_cover] engine_0.trace418: finished (returncode=0)
SBY 18:24:22 [stride_detector_cover] engine_0.trace424: starting process "cd stride_detector_cover/engine_0; yosys -ql trace424.log trace424.ys"
SBY 18:24:22 [stride_detector_cover] engine_0: ##   0:12:16  Reached cover statement at stride_values.stride_values_2.stride_2_seen_539 in step 0.
SBY 18:24:22 [stride_detector_cover] engine_0: ##   0:12:16  Writing trace to Verilog testbench: engine_0/trace689_tb.v
SBY 18:24:22 [stride_detector_cover] engine_0: ##   0:12:16  Writing trace to constraints file: engine_0/trace689.smtc
SBY 18:24:22 [stride_detector_cover] engine_0.trace419: finished (returncode=0)
SBY 18:24:22 [stride_detector_cover] engine_0.trace421: finished (returncode=0)
SBY 18:24:23 [stride_detector_cover] engine_0.trace425: starting process "cd stride_detector_cover/engine_0; yosys -ql trace425.log trace425.ys"
SBY 18:24:23 [stride_detector_cover] engine_0: ##   0:12:16  Writing trace to Yosys witness file: engine_0/trace689.yw
SBY 18:24:23 [stride_detector_cover] engine_0.trace689: Generating simulation trace for witness file: engine_0/trace689.yw
SBY 18:24:23 [stride_detector_cover] engine_0: ##   0:12:16  Checking cover reachability in step 0..
SBY 18:24:23 [stride_detector_cover] engine_0.trace420: finished (returncode=0)
SBY 18:24:23 [stride_detector_cover] engine_0.trace426: starting process "cd stride_detector_cover/engine_0; yosys -ql trace426.log trace426.ys"
SBY 18:24:23 [stride_detector_cover] engine_0: ##   0:12:17  Reached cover statement at stride_values.stride_values_2.stride_2_seen_507 in step 0.
SBY 18:24:23 [stride_detector_cover] engine_0: ##   0:12:17  Writing trace to Verilog testbench: engine_0/trace690_tb.v
SBY 18:24:23 [stride_detector_cover] engine_0: ##   0:12:17  Writing trace to constraints file: engine_0/trace690.smtc
SBY 18:24:23 [stride_detector_cover] engine_0.trace422: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:23 [stride_detector_cover] engine_0.trace422: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:23 [stride_detector_cover] engine_0.trace422: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:23 [stride_detector_cover] engine_0.trace422: This license was issued to John P Wickerson.
SBY 18:24:24 [stride_detector_cover] engine_0.trace422: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:24 [stride_detector_cover] engine_0.trace427: starting process "cd stride_detector_cover/engine_0; yosys -ql trace427.log trace427.ys"
SBY 18:24:24 [stride_detector_cover] engine_0: ##   0:12:17  Writing trace to Yosys witness file: engine_0/trace690.yw
SBY 18:24:24 [stride_detector_cover] engine_0.trace690: Generating simulation trace for witness file: engine_0/trace690.yw
SBY 18:24:24 [stride_detector_cover] engine_0: ##   0:12:18  Checking cover reachability in step 0..
SBY 18:24:24 [stride_detector_cover] engine_0.trace428: starting process "cd stride_detector_cover/engine_0; yosys -ql trace428.log trace428.ys"
SBY 18:24:24 [stride_detector_cover] engine_0: ##   0:12:18  Reached cover statement at stride_values.stride_values_2.stride_2_seen_475 in step 0.
SBY 18:24:24 [stride_detector_cover] engine_0: ##   0:12:18  Writing trace to Verilog testbench: engine_0/trace691_tb.v
SBY 18:24:24 [stride_detector_cover] engine_0: ##   0:12:18  Writing trace to constraints file: engine_0/trace691.smtc
SBY 18:24:25 [stride_detector_cover] engine_0: ##   0:12:18  Writing trace to Yosys witness file: engine_0/trace691.yw
SBY 18:24:25 [stride_detector_cover] engine_0.trace691: Generating simulation trace for witness file: engine_0/trace691.yw
SBY 18:24:25 [stride_detector_cover] engine_0: ##   0:12:19  Checking cover reachability in step 0..
SBY 18:24:25 [stride_detector_cover] engine_0.trace422: finished (returncode=0)
SBY 18:24:25 [stride_detector_cover] engine_0: ##   0:12:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_443 in step 0.
SBY 18:24:25 [stride_detector_cover] engine_0: ##   0:12:19  Writing trace to Verilog testbench: engine_0/trace692_tb.v
SBY 18:24:25 [stride_detector_cover] engine_0: ##   0:12:19  Writing trace to constraints file: engine_0/trace692.smtc
SBY 18:24:25 [stride_detector_cover] engine_0: ##   0:12:19  Writing trace to Yosys witness file: engine_0/trace692.yw
SBY 18:24:25 [stride_detector_cover] engine_0.trace692: Generating simulation trace for witness file: engine_0/trace692.yw
SBY 18:24:26 [stride_detector_cover] engine_0: ##   0:12:19  Checking cover reachability in step 0..
SBY 18:24:26 [stride_detector_cover] engine_0.trace429: starting process "cd stride_detector_cover/engine_0; yosys -ql trace429.log trace429.ys"
SBY 18:24:26 [stride_detector_cover] engine_0: ##   0:12:20  Reached cover statement at stride_values.stride_values_2.stride_2_seen_411 in step 0.
SBY 18:24:26 [stride_detector_cover] engine_0: ##   0:12:20  Writing trace to Verilog testbench: engine_0/trace693_tb.v
SBY 18:24:26 [stride_detector_cover] engine_0: ##   0:12:20  Writing trace to constraints file: engine_0/trace693.smtc
SBY 18:24:26 [stride_detector_cover] engine_0: ##   0:12:20  Writing trace to Yosys witness file: engine_0/trace693.yw
SBY 18:24:27 [stride_detector_cover] engine_0.trace693: Generating simulation trace for witness file: engine_0/trace693.yw
SBY 18:24:27 [stride_detector_cover] engine_0: ##   0:12:21  Checking cover reachability in step 0..
SBY 18:24:27 [stride_detector_cover] engine_0: ##   0:12:21  Reached cover statement at stride_values.stride_values_2.stride_2_seen_379 in step 0.
SBY 18:24:27 [stride_detector_cover] engine_0: ##   0:12:21  Writing trace to Verilog testbench: engine_0/trace694_tb.v
SBY 18:24:27 [stride_detector_cover] engine_0: ##   0:12:21  Writing trace to constraints file: engine_0/trace694.smtc
SBY 18:24:27 [stride_detector_cover] engine_0: ##   0:12:21  Writing trace to Yosys witness file: engine_0/trace694.yw
SBY 18:24:27 [stride_detector_cover] engine_0.trace423: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:27 [stride_detector_cover] engine_0.trace423: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:27 [stride_detector_cover] engine_0.trace423: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:27 [stride_detector_cover] engine_0.trace423: This license was issued to John P Wickerson.
SBY 18:24:27 [stride_detector_cover] engine_0.trace423: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:28 [stride_detector_cover] engine_0.trace694: Generating simulation trace for witness file: engine_0/trace694.yw
SBY 18:24:28 [stride_detector_cover] engine_0: ##   0:12:21  Checking cover reachability in step 0..
SBY 18:24:28 [stride_detector_cover] engine_0: ##   0:12:22  Reached cover statement at stride_values.stride_values_2.stride_2_seen_347 in step 0.
SBY 18:24:28 [stride_detector_cover] engine_0: ##   0:12:22  Writing trace to Verilog testbench: engine_0/trace695_tb.v
SBY 18:24:28 [stride_detector_cover] engine_0: ##   0:12:22  Writing trace to constraints file: engine_0/trace695.smtc
SBY 18:24:28 [stride_detector_cover] engine_0: ##   0:12:22  Writing trace to Yosys witness file: engine_0/trace695.yw
SBY 18:24:29 [stride_detector_cover] engine_0.trace695: Generating simulation trace for witness file: engine_0/trace695.yw
SBY 18:24:29 [stride_detector_cover] engine_0: ##   0:12:22  Checking cover reachability in step 0..
SBY 18:24:29 [stride_detector_cover] engine_0.trace423: finished (returncode=0)
SBY 18:24:29 [stride_detector_cover] engine_0.trace430: starting process "cd stride_detector_cover/engine_0; yosys -ql trace430.log trace430.ys"
SBY 18:24:29 [stride_detector_cover] engine_0: ##   0:12:23  Reached cover statement at stride_values.stride_values_2.stride_2_seen_315 in step 0.
SBY 18:24:29 [stride_detector_cover] engine_0: ##   0:12:23  Writing trace to Verilog testbench: engine_0/trace696_tb.v
SBY 18:24:29 [stride_detector_cover] engine_0: ##   0:12:23  Writing trace to constraints file: engine_0/trace696.smtc
SBY 18:24:29 [stride_detector_cover] engine_0: ##   0:12:23  Writing trace to Yosys witness file: engine_0/trace696.yw
SBY 18:24:29 [stride_detector_cover] engine_0.trace696: Generating simulation trace for witness file: engine_0/trace696.yw
SBY 18:24:30 [stride_detector_cover] engine_0: ##   0:12:23  Checking cover reachability in step 0..
SBY 18:24:30 [stride_detector_cover] engine_0.trace424: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:30 [stride_detector_cover] engine_0.trace424: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:30 [stride_detector_cover] engine_0.trace424: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:30 [stride_detector_cover] engine_0.trace424: This license was issued to John P Wickerson.
SBY 18:24:30 [stride_detector_cover] engine_0.trace424: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:30 [stride_detector_cover] engine_0: ##   0:12:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_283 in step 0.
SBY 18:24:30 [stride_detector_cover] engine_0: ##   0:12:24  Writing trace to Verilog testbench: engine_0/trace697_tb.v
SBY 18:24:30 [stride_detector_cover] engine_0: ##   0:12:24  Writing trace to constraints file: engine_0/trace697.smtc
SBY 18:24:31 [stride_detector_cover] engine_0: ##   0:12:24  Writing trace to Yosys witness file: engine_0/trace697.yw
SBY 18:24:31 [stride_detector_cover] engine_0.trace697: Generating simulation trace for witness file: engine_0/trace697.yw
SBY 18:24:31 [stride_detector_cover] engine_0: ##   0:12:25  Checking cover reachability in step 0..
SBY 18:24:31 [stride_detector_cover] engine_0.trace425: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:31 [stride_detector_cover] engine_0.trace425: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:31 [stride_detector_cover] engine_0.trace425: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:31 [stride_detector_cover] engine_0.trace425: This license was issued to John P Wickerson.
SBY 18:24:31 [stride_detector_cover] engine_0.trace425: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:32 [stride_detector_cover] engine_0: ##   0:12:25  Reached cover statement at stride_values.stride_values_2.stride_2_seen_27 in step 0.
SBY 18:24:32 [stride_detector_cover] engine_0: ##   0:12:25  Writing trace to Verilog testbench: engine_0/trace698_tb.v
SBY 18:24:32 [stride_detector_cover] engine_0: ##   0:12:26  Writing trace to constraints file: engine_0/trace698.smtc
SBY 18:24:32 [stride_detector_cover] engine_0.trace424: finished (returncode=0)
SBY 18:24:32 [stride_detector_cover] engine_0.trace426: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:32 [stride_detector_cover] engine_0.trace426: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:32 [stride_detector_cover] engine_0.trace426: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:32 [stride_detector_cover] engine_0.trace426: This license was issued to John P Wickerson.
SBY 18:24:32 [stride_detector_cover] engine_0.trace426: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:32 [stride_detector_cover] engine_0: ##   0:12:26  Writing trace to Yosys witness file: engine_0/trace698.yw
SBY 18:24:32 [stride_detector_cover] engine_0.trace698: Generating simulation trace for witness file: engine_0/trace698.yw
SBY 18:24:32 [stride_detector_cover] engine_0: ##   0:12:26  Checking cover reachability in step 0..
SBY 18:24:32 [stride_detector_cover] engine_0.trace427: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:32 [stride_detector_cover] engine_0.trace427: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:32 [stride_detector_cover] engine_0.trace427: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:32 [stride_detector_cover] engine_0.trace427: This license was issued to John P Wickerson.
SBY 18:24:33 [stride_detector_cover] engine_0.trace427: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:33 [stride_detector_cover] engine_0.trace428: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:33 [stride_detector_cover] engine_0.trace428: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:33 [stride_detector_cover] engine_0.trace428: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:33 [stride_detector_cover] engine_0.trace428: This license was issued to John P Wickerson.
SBY 18:24:33 [stride_detector_cover] engine_0.trace428: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:33 [stride_detector_cover] engine_0.trace431: starting process "cd stride_detector_cover/engine_0; yosys -ql trace431.log trace431.ys"
SBY 18:24:33 [stride_detector_cover] engine_0.trace425: finished (returncode=0)
SBY 18:24:33 [stride_detector_cover] engine_0: ##   0:12:27  Reached cover statement at stride_values.stride_values_2.stride_2_seen_251 in step 0.
SBY 18:24:33 [stride_detector_cover] engine_0: ##   0:12:27  Writing trace to Verilog testbench: engine_0/trace699_tb.v
SBY 18:24:33 [stride_detector_cover] engine_0: ##   0:12:27  Writing trace to constraints file: engine_0/trace699.smtc
SBY 18:24:33 [stride_detector_cover] engine_0: ##   0:12:27  Writing trace to Yosys witness file: engine_0/trace699.yw
SBY 18:24:33 [stride_detector_cover] engine_0.trace426: finished (returncode=0)
SBY 18:24:34 [stride_detector_cover] engine_0.trace432: starting process "cd stride_detector_cover/engine_0; yosys -ql trace432.log trace432.ys"
SBY 18:24:34 [stride_detector_cover] engine_0.trace699: Generating simulation trace for witness file: engine_0/trace699.yw
SBY 18:24:34 [stride_detector_cover] engine_0: ##   0:12:27  Checking cover reachability in step 0..
SBY 18:24:34 [stride_detector_cover] engine_0.trace427: finished (returncode=0)
SBY 18:24:34 [stride_detector_cover] engine_0.trace433: starting process "cd stride_detector_cover/engine_0; yosys -ql trace433.log trace433.ys"
SBY 18:24:34 [stride_detector_cover] engine_0: ##   0:12:28  Reached cover statement at stride_values.stride_values_2.stride_2_seen_219 in step 0.
SBY 18:24:34 [stride_detector_cover] engine_0: ##   0:12:28  Writing trace to Verilog testbench: engine_0/trace700_tb.v
SBY 18:24:34 [stride_detector_cover] engine_0: ##   0:12:28  Writing trace to constraints file: engine_0/trace700.smtc
SBY 18:24:34 [stride_detector_cover] engine_0: ##   0:12:28  Writing trace to Yosys witness file: engine_0/trace700.yw
SBY 18:24:34 [stride_detector_cover] engine_0.trace700: Generating simulation trace for witness file: engine_0/trace700.yw
SBY 18:24:35 [stride_detector_cover] engine_0: ##   0:12:28  Checking cover reachability in step 0..
SBY 18:24:35 [stride_detector_cover] engine_0.trace428: finished (returncode=0)
SBY 18:24:35 [stride_detector_cover] engine_0.trace434: starting process "cd stride_detector_cover/engine_0; yosys -ql trace434.log trace434.ys"
SBY 18:24:35 [stride_detector_cover] engine_0: ##   0:12:29  Reached cover statement at stride_values.stride_values_2.stride_2_seen_187 in step 0.
SBY 18:24:35 [stride_detector_cover] engine_0: ##   0:12:29  Writing trace to Verilog testbench: engine_0/trace701_tb.v
SBY 18:24:35 [stride_detector_cover] engine_0: ##   0:12:29  Writing trace to constraints file: engine_0/trace701.smtc
SBY 18:24:35 [stride_detector_cover] engine_0.trace429: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:35 [stride_detector_cover] engine_0.trace429: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:35 [stride_detector_cover] engine_0.trace429: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:35 [stride_detector_cover] engine_0.trace429: This license was issued to John P Wickerson.
SBY 18:24:35 [stride_detector_cover] engine_0.trace429: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:35 [stride_detector_cover] engine_0.trace435: starting process "cd stride_detector_cover/engine_0; yosys -ql trace435.log trace435.ys"
SBY 18:24:35 [stride_detector_cover] engine_0: ##   0:12:29  Writing trace to Yosys witness file: engine_0/trace701.yw
SBY 18:24:35 [stride_detector_cover] engine_0.trace701: Generating simulation trace for witness file: engine_0/trace701.yw
SBY 18:24:35 [stride_detector_cover] engine_0: ##   0:12:29  Checking cover reachability in step 0..
SBY 18:24:36 [stride_detector_cover] engine_0.trace429: finished (returncode=0)
SBY 18:24:36 [stride_detector_cover] engine_0: ##   0:12:30  Reached cover statement at stride_values.stride_values_2.stride_2_seen_155 in step 0.
SBY 18:24:36 [stride_detector_cover] engine_0: ##   0:12:30  Writing trace to Verilog testbench: engine_0/trace702_tb.v
SBY 18:24:36 [stride_detector_cover] engine_0: ##   0:12:30  Writing trace to constraints file: engine_0/trace702.smtc
SBY 18:24:36 [stride_detector_cover] engine_0.trace436: starting process "cd stride_detector_cover/engine_0; yosys -ql trace436.log trace436.ys"
SBY 18:24:36 [stride_detector_cover] engine_0: ##   0:12:30  Writing trace to Yosys witness file: engine_0/trace702.yw
SBY 18:24:36 [stride_detector_cover] engine_0.trace702: Generating simulation trace for witness file: engine_0/trace702.yw
SBY 18:24:37 [stride_detector_cover] engine_0: ##   0:12:30  Checking cover reachability in step 0..
SBY 18:24:37 [stride_detector_cover] engine_0: ##   0:12:31  Reached cover statement at stride_values.stride_values_2.stride_2_seen_123 in step 0.
SBY 18:24:37 [stride_detector_cover] engine_0: ##   0:12:31  Writing trace to Verilog testbench: engine_0/trace703_tb.v
SBY 18:24:37 [stride_detector_cover] engine_0: ##   0:12:31  Writing trace to constraints file: engine_0/trace703.smtc
SBY 18:24:37 [stride_detector_cover] engine_0: ##   0:12:31  Writing trace to Yosys witness file: engine_0/trace703.yw
SBY 18:24:37 [stride_detector_cover] engine_0.trace703: Generating simulation trace for witness file: engine_0/trace703.yw
SBY 18:24:38 [stride_detector_cover] engine_0: ##   0:12:31  Checking cover reachability in step 0..
SBY 18:24:38 [stride_detector_cover] engine_0.trace430: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:38 [stride_detector_cover] engine_0.trace430: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:38 [stride_detector_cover] engine_0.trace430: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:38 [stride_detector_cover] engine_0.trace430: This license was issued to John P Wickerson.
SBY 18:24:38 [stride_detector_cover] engine_0.trace430: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:38 [stride_detector_cover] engine_0: ##   0:12:32  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1019 in step 0.
SBY 18:24:38 [stride_detector_cover] engine_0: ##   0:12:32  Writing trace to Verilog testbench: engine_0/trace704_tb.v
SBY 18:24:38 [stride_detector_cover] engine_0: ##   0:12:32  Writing trace to constraints file: engine_0/trace704.smtc
SBY 18:24:39 [stride_detector_cover] engine_0: ##   0:12:33  Writing trace to Yosys witness file: engine_0/trace704.yw
SBY 18:24:39 [stride_detector_cover] engine_0.trace704: Generating simulation trace for witness file: engine_0/trace704.yw
SBY 18:24:39 [stride_detector_cover] engine_0: ##   0:12:33  Checking cover reachability in step 0..
SBY 18:24:39 [stride_detector_cover] engine_0.trace430: finished (returncode=0)
SBY 18:24:40 [stride_detector_cover] engine_0.trace437: starting process "cd stride_detector_cover/engine_0; yosys -ql trace437.log trace437.ys"
SBY 18:24:40 [stride_detector_cover] engine_0: ##   0:12:34  Reached cover statement at stride_values.stride_values_2.stride_2_seen_985 in step 0.
SBY 18:24:40 [stride_detector_cover] engine_0: ##   0:12:34  Writing trace to Verilog testbench: engine_0/trace705_tb.v
SBY 18:24:40 [stride_detector_cover] engine_0: ##   0:12:34  Writing trace to constraints file: engine_0/trace705.smtc
SBY 18:24:40 [stride_detector_cover] engine_0: ##   0:12:34  Writing trace to Yosys witness file: engine_0/trace705.yw
SBY 18:24:40 [stride_detector_cover] engine_0.trace705: Generating simulation trace for witness file: engine_0/trace705.yw
SBY 18:24:41 [stride_detector_cover] engine_0: ##   0:12:34  Checking cover reachability in step 0..
SBY 18:24:41 [stride_detector_cover] engine_0: ##   0:12:35  Reached cover statement at stride_values.stride_values_2.stride_2_seen_953 in step 0.
SBY 18:24:41 [stride_detector_cover] engine_0: ##   0:12:35  Writing trace to Verilog testbench: engine_0/trace706_tb.v
SBY 18:24:41 [stride_detector_cover] engine_0: ##   0:12:35  Writing trace to constraints file: engine_0/trace706.smtc
SBY 18:24:41 [stride_detector_cover] engine_0.trace431: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:41 [stride_detector_cover] engine_0.trace431: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:41 [stride_detector_cover] engine_0.trace431: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:41 [stride_detector_cover] engine_0.trace431: This license was issued to John P Wickerson.
SBY 18:24:41 [stride_detector_cover] engine_0.trace431: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:41 [stride_detector_cover] engine_0: ##   0:12:35  Writing trace to Yosys witness file: engine_0/trace706.yw
SBY 18:24:41 [stride_detector_cover] engine_0.trace706: Generating simulation trace for witness file: engine_0/trace706.yw
SBY 18:24:42 [stride_detector_cover] engine_0: ##   0:12:35  Checking cover reachability in step 0..
SBY 18:24:42 [stride_detector_cover] engine_0: ##   0:12:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_921 in step 0.
SBY 18:24:42 [stride_detector_cover] engine_0: ##   0:12:36  Writing trace to Verilog testbench: engine_0/trace707_tb.v
SBY 18:24:42 [stride_detector_cover] engine_0: ##   0:12:36  Writing trace to constraints file: engine_0/trace707.smtc
SBY 18:24:42 [stride_detector_cover] engine_0.trace432: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:42 [stride_detector_cover] engine_0.trace432: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:42 [stride_detector_cover] engine_0.trace432: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:42 [stride_detector_cover] engine_0.trace432: This license was issued to John P Wickerson.
SBY 18:24:42 [stride_detector_cover] engine_0.trace432: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:42 [stride_detector_cover] engine_0: ##   0:12:36  Writing trace to Yosys witness file: engine_0/trace707.yw
SBY 18:24:42 [stride_detector_cover] engine_0.trace707: Generating simulation trace for witness file: engine_0/trace707.yw
SBY 18:24:43 [stride_detector_cover] engine_0: ##   0:12:36  Checking cover reachability in step 0..
SBY 18:24:43 [stride_detector_cover] engine_0.trace431: finished (returncode=0)
SBY 18:24:43 [stride_detector_cover] engine_0.trace433: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:43 [stride_detector_cover] engine_0.trace433: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:43 [stride_detector_cover] engine_0.trace433: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:43 [stride_detector_cover] engine_0.trace433: This license was issued to John P Wickerson.
SBY 18:24:43 [stride_detector_cover] engine_0.trace433: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:43 [stride_detector_cover] engine_0.trace438: starting process "cd stride_detector_cover/engine_0; yosys -ql trace438.log trace438.ys"
SBY 18:24:43 [stride_detector_cover] engine_0: ##   0:12:37  Reached cover statement at stride_values.stride_values_2.stride_2_seen_89 in step 0.
SBY 18:24:43 [stride_detector_cover] engine_0: ##   0:12:37  Writing trace to Verilog testbench: engine_0/trace708_tb.v
SBY 18:24:43 [stride_detector_cover] engine_0: ##   0:12:37  Writing trace to constraints file: engine_0/trace708.smtc
SBY 18:24:43 [stride_detector_cover] engine_0: ##   0:12:37  Writing trace to Yosys witness file: engine_0/trace708.yw
SBY 18:24:43 [stride_detector_cover] engine_0.trace708: Generating simulation trace for witness file: engine_0/trace708.yw
SBY 18:24:44 [stride_detector_cover] engine_0: ##   0:12:37  Checking cover reachability in step 0..
SBY 18:24:44 [stride_detector_cover] engine_0.trace434: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:44 [stride_detector_cover] engine_0.trace434: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:44 [stride_detector_cover] engine_0.trace434: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:44 [stride_detector_cover] engine_0.trace434: This license was issued to John P Wickerson.
SBY 18:24:44 [stride_detector_cover] engine_0.trace434: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:44 [stride_detector_cover] engine_0.trace435: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:44 [stride_detector_cover] engine_0.trace435: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:44 [stride_detector_cover] engine_0.trace435: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:44 [stride_detector_cover] engine_0.trace435: This license was issued to John P Wickerson.
SBY 18:24:44 [stride_detector_cover] engine_0.trace435: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:44 [stride_detector_cover] engine_0.trace432: finished (returncode=0)
SBY 18:24:44 [stride_detector_cover] engine_0: ##   0:12:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_889 in step 0.
SBY 18:24:44 [stride_detector_cover] engine_0: ##   0:12:38  Writing trace to Verilog testbench: engine_0/trace709_tb.v
SBY 18:24:44 [stride_detector_cover] engine_0: ##   0:12:38  Writing trace to constraints file: engine_0/trace709.smtc
SBY 18:24:44 [stride_detector_cover] engine_0: ##   0:12:38  Writing trace to Yosys witness file: engine_0/trace709.yw
SBY 18:24:44 [stride_detector_cover] engine_0.trace709: Generating simulation trace for witness file: engine_0/trace709.yw
SBY 18:24:44 [stride_detector_cover] engine_0: ##   0:12:38  Checking cover reachability in step 0..
SBY 18:24:44 [stride_detector_cover] engine_0.trace433: finished (returncode=0)
SBY 18:24:45 [stride_detector_cover] engine_0.trace439: starting process "cd stride_detector_cover/engine_0; yosys -ql trace439.log trace439.ys"
SBY 18:24:45 [stride_detector_cover] engine_0.trace440: starting process "cd stride_detector_cover/engine_0; yosys -ql trace440.log trace440.ys"
SBY 18:24:45 [stride_detector_cover] engine_0: ##   0:12:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_857 in step 0.
SBY 18:24:45 [stride_detector_cover] engine_0: ##   0:12:39  Writing trace to Verilog testbench: engine_0/trace710_tb.v
SBY 18:24:45 [stride_detector_cover] engine_0: ##   0:12:39  Writing trace to constraints file: engine_0/trace710.smtc
SBY 18:24:45 [stride_detector_cover] engine_0.trace434: finished (returncode=0)
SBY 18:24:45 [stride_detector_cover] engine_0.trace436: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:45 [stride_detector_cover] engine_0.trace436: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:45 [stride_detector_cover] engine_0.trace436: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:45 [stride_detector_cover] engine_0.trace436: This license was issued to John P Wickerson.
SBY 18:24:45 [stride_detector_cover] engine_0.trace436: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:45 [stride_detector_cover] engine_0: ##   0:12:39  Writing trace to Yosys witness file: engine_0/trace710.yw
SBY 18:24:45 [stride_detector_cover] engine_0.trace710: Generating simulation trace for witness file: engine_0/trace710.yw
SBY 18:24:46 [stride_detector_cover] engine_0: ##   0:12:39  Checking cover reachability in step 0..
SBY 18:24:46 [stride_detector_cover] engine_0.trace435: finished (returncode=0)
SBY 18:24:46 [stride_detector_cover] engine_0.trace441: starting process "cd stride_detector_cover/engine_0; yosys -ql trace441.log trace441.ys"
SBY 18:24:46 [stride_detector_cover] engine_0: ##   0:12:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_825 in step 0.
SBY 18:24:46 [stride_detector_cover] engine_0: ##   0:12:40  Writing trace to Verilog testbench: engine_0/trace711_tb.v
SBY 18:24:46 [stride_detector_cover] engine_0: ##   0:12:40  Writing trace to constraints file: engine_0/trace711.smtc
SBY 18:24:46 [stride_detector_cover] engine_0: ##   0:12:40  Writing trace to Yosys witness file: engine_0/trace711.yw
SBY 18:24:46 [stride_detector_cover] engine_0.trace442: starting process "cd stride_detector_cover/engine_0; yosys -ql trace442.log trace442.ys"
SBY 18:24:46 [stride_detector_cover] engine_0.trace711: Generating simulation trace for witness file: engine_0/trace711.yw
SBY 18:24:46 [stride_detector_cover] engine_0: ##   0:12:40  Checking cover reachability in step 0..
SBY 18:24:46 [stride_detector_cover] engine_0.trace436: finished (returncode=0)
SBY 18:24:46 [stride_detector_cover] engine_0.trace443: starting process "cd stride_detector_cover/engine_0; yosys -ql trace443.log trace443.ys"
SBY 18:24:47 [stride_detector_cover] engine_0: ##   0:12:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_793 in step 0.
SBY 18:24:47 [stride_detector_cover] engine_0: ##   0:12:40  Writing trace to Verilog testbench: engine_0/trace712_tb.v
SBY 18:24:47 [stride_detector_cover] engine_0: ##   0:12:41  Writing trace to constraints file: engine_0/trace712.smtc
SBY 18:24:47 [stride_detector_cover] engine_0: ##   0:12:41  Writing trace to Yosys witness file: engine_0/trace712.yw
SBY 18:24:47 [stride_detector_cover] engine_0.trace712: Generating simulation trace for witness file: engine_0/trace712.yw
SBY 18:24:47 [stride_detector_cover] engine_0: ##   0:12:41  Checking cover reachability in step 0..
SBY 18:24:48 [stride_detector_cover] engine_0: ##   0:12:41  Reached cover statement at stride_values.stride_values_2.stride_2_seen_761 in step 0.
SBY 18:24:48 [stride_detector_cover] engine_0: ##   0:12:41  Writing trace to Verilog testbench: engine_0/trace713_tb.v
SBY 18:24:48 [stride_detector_cover] engine_0: ##   0:12:41  Writing trace to constraints file: engine_0/trace713.smtc
SBY 18:24:48 [stride_detector_cover] engine_0.trace437: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:48 [stride_detector_cover] engine_0.trace437: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:48 [stride_detector_cover] engine_0.trace437: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:48 [stride_detector_cover] engine_0.trace437: This license was issued to John P Wickerson.
SBY 18:24:48 [stride_detector_cover] engine_0.trace437: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:48 [stride_detector_cover] engine_0: ##   0:12:42  Writing trace to Yosys witness file: engine_0/trace713.yw
SBY 18:24:48 [stride_detector_cover] engine_0.trace713: Generating simulation trace for witness file: engine_0/trace713.yw
SBY 18:24:48 [stride_detector_cover] engine_0: ##   0:12:42  Checking cover reachability in step 0..
SBY 18:24:48 [stride_detector_cover] engine_0: ##   0:12:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_729 in step 0.
SBY 18:24:48 [stride_detector_cover] engine_0: ##   0:12:42  Writing trace to Verilog testbench: engine_0/trace714_tb.v
SBY 18:24:48 [stride_detector_cover] engine_0: ##   0:12:42  Writing trace to constraints file: engine_0/trace714.smtc
SBY 18:24:49 [stride_detector_cover] engine_0: ##   0:12:42  Writing trace to Yosys witness file: engine_0/trace714.yw
SBY 18:24:49 [stride_detector_cover] engine_0.trace714: Generating simulation trace for witness file: engine_0/trace714.yw
SBY 18:24:49 [stride_detector_cover] engine_0: ##   0:12:43  Checking cover reachability in step 0..
SBY 18:24:49 [stride_detector_cover] engine_0.trace437: finished (returncode=0)
SBY 18:24:49 [stride_detector_cover] engine_0.trace444: starting process "cd stride_detector_cover/engine_0; yosys -ql trace444.log trace444.ys"
SBY 18:24:49 [stride_detector_cover] engine_0: ##   0:12:43  Reached cover statement at stride_values.stride_values_2.stride_2_seen_697 in step 0.
SBY 18:24:49 [stride_detector_cover] engine_0: ##   0:12:43  Writing trace to Verilog testbench: engine_0/trace715_tb.v
SBY 18:24:49 [stride_detector_cover] engine_0: ##   0:12:43  Writing trace to constraints file: engine_0/trace715.smtc
SBY 18:24:50 [stride_detector_cover] engine_0: ##   0:12:43  Writing trace to Yosys witness file: engine_0/trace715.yw
SBY 18:24:50 [stride_detector_cover] engine_0.trace715: Generating simulation trace for witness file: engine_0/trace715.yw
SBY 18:24:50 [stride_detector_cover] engine_0: ##   0:12:44  Checking cover reachability in step 0..
SBY 18:24:50 [stride_detector_cover] engine_0: ##   0:12:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_665 in step 0.
SBY 18:24:50 [stride_detector_cover] engine_0: ##   0:12:44  Writing trace to Verilog testbench: engine_0/trace716_tb.v
SBY 18:24:50 [stride_detector_cover] engine_0: ##   0:12:44  Writing trace to constraints file: engine_0/trace716.smtc
SBY 18:24:50 [stride_detector_cover] engine_0: ##   0:12:44  Writing trace to Yosys witness file: engine_0/trace716.yw
SBY 18:24:50 [stride_detector_cover] engine_0.trace716: Generating simulation trace for witness file: engine_0/trace716.yw
SBY 18:24:51 [stride_detector_cover] engine_0: ##   0:12:44  Checking cover reachability in step 0..
SBY 18:24:51 [stride_detector_cover] engine_0.trace438: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:51 [stride_detector_cover] engine_0.trace438: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:51 [stride_detector_cover] engine_0.trace438: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:51 [stride_detector_cover] engine_0.trace438: This license was issued to John P Wickerson.
SBY 18:24:51 [stride_detector_cover] engine_0.trace438: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:51 [stride_detector_cover] engine_0: ##   0:12:45  Reached cover statement at stride_values.stride_values_2.stride_2_seen_633 in step 0.
SBY 18:24:51 [stride_detector_cover] engine_0: ##   0:12:45  Writing trace to Verilog testbench: engine_0/trace717_tb.v
SBY 18:24:51 [stride_detector_cover] engine_0: ##   0:12:45  Writing trace to constraints file: engine_0/trace717.smtc
SBY 18:24:52 [stride_detector_cover] engine_0: ##   0:12:46  Writing trace to Yosys witness file: engine_0/trace717.yw
SBY 18:24:52 [stride_detector_cover] engine_0.trace717: Generating simulation trace for witness file: engine_0/trace717.yw
SBY 18:24:52 [stride_detector_cover] engine_0: ##   0:12:46  Checking cover reachability in step 0..
SBY 18:24:52 [stride_detector_cover] engine_0.trace438: finished (returncode=0)
SBY 18:24:52 [stride_detector_cover] engine_0: ##   0:12:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_601 in step 0.
SBY 18:24:52 [stride_detector_cover] engine_0: ##   0:12:46  Writing trace to Verilog testbench: engine_0/trace718_tb.v
SBY 18:24:52 [stride_detector_cover] engine_0: ##   0:12:46  Writing trace to constraints file: engine_0/trace718.smtc
SBY 18:24:52 [stride_detector_cover] engine_0.trace445: starting process "cd stride_detector_cover/engine_0; yosys -ql trace445.log trace445.ys"
SBY 18:24:53 [stride_detector_cover] engine_0: ##   0:12:47  Writing trace to Yosys witness file: engine_0/trace718.yw
SBY 18:24:53 [stride_detector_cover] engine_0.trace440: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:53 [stride_detector_cover] engine_0.trace440: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:53 [stride_detector_cover] engine_0.trace440: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:53 [stride_detector_cover] engine_0.trace440: This license was issued to John P Wickerson.
SBY 18:24:53 [stride_detector_cover] engine_0.trace440: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:53 [stride_detector_cover] engine_0.trace718: Generating simulation trace for witness file: engine_0/trace718.yw
SBY 18:24:53 [stride_detector_cover] engine_0: ##   0:12:47  Checking cover reachability in step 0..
SBY 18:24:53 [stride_detector_cover] engine_0.trace439: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:53 [stride_detector_cover] engine_0.trace439: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:53 [stride_detector_cover] engine_0.trace439: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:53 [stride_detector_cover] engine_0.trace439: This license was issued to John P Wickerson.
SBY 18:24:53 [stride_detector_cover] engine_0.trace439: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:53 [stride_detector_cover] engine_0: ##   0:12:47  Reached cover statement at stride_values.stride_values_2.stride_2_seen_57 in step 0.
SBY 18:24:53 [stride_detector_cover] engine_0: ##   0:12:47  Writing trace to Verilog testbench: engine_0/trace719_tb.v
SBY 18:24:54 [stride_detector_cover] engine_0: ##   0:12:47  Writing trace to constraints file: engine_0/trace719.smtc
SBY 18:24:54 [stride_detector_cover] engine_0: ##   0:12:48  Writing trace to Yosys witness file: engine_0/trace719.yw
SBY 18:24:54 [stride_detector_cover] engine_0.trace719: Generating simulation trace for witness file: engine_0/trace719.yw
SBY 18:24:54 [stride_detector_cover] engine_0: ##   0:12:48  Checking cover reachability in step 0..
SBY 18:24:54 [stride_detector_cover] engine_0.trace441: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:54 [stride_detector_cover] engine_0.trace441: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:54 [stride_detector_cover] engine_0.trace441: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:54 [stride_detector_cover] engine_0.trace441: This license was issued to John P Wickerson.
SBY 18:24:54 [stride_detector_cover] engine_0.trace441: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:54 [stride_detector_cover] engine_0.trace440: finished (returncode=0)
SBY 18:24:54 [stride_detector_cover] engine_0.trace442: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:54 [stride_detector_cover] engine_0.trace442: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:54 [stride_detector_cover] engine_0.trace442: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:54 [stride_detector_cover] engine_0.trace442: This license was issued to John P Wickerson.
SBY 18:24:55 [stride_detector_cover] engine_0.trace442: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:55 [stride_detector_cover] engine_0: ##   0:12:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_569 in step 0.
SBY 18:24:55 [stride_detector_cover] engine_0: ##   0:12:48  Writing trace to Verilog testbench: engine_0/trace720_tb.v
SBY 18:24:55 [stride_detector_cover] engine_0: ##   0:12:48  Writing trace to constraints file: engine_0/trace720.smtc
SBY 18:24:55 [stride_detector_cover] engine_0: ##   0:12:49  Writing trace to Yosys witness file: engine_0/trace720.yw
SBY 18:24:55 [stride_detector_cover] engine_0.trace439: finished (returncode=0)
SBY 18:24:55 [stride_detector_cover] engine_0.trace443: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:55 [stride_detector_cover] engine_0.trace443: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:55 [stride_detector_cover] engine_0.trace443: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:55 [stride_detector_cover] engine_0.trace443: This license was issued to John P Wickerson.
SBY 18:24:55 [stride_detector_cover] engine_0.trace443: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:55 [stride_detector_cover] engine_0.trace446: starting process "cd stride_detector_cover/engine_0; yosys -ql trace446.log trace446.ys"
SBY 18:24:55 [stride_detector_cover] engine_0.trace720: Generating simulation trace for witness file: engine_0/trace720.yw
SBY 18:24:55 [stride_detector_cover] engine_0: ##   0:12:49  Checking cover reachability in step 0..
SBY 18:24:55 [stride_detector_cover] engine_0.trace447: starting process "cd stride_detector_cover/engine_0; yosys -ql trace447.log trace447.ys"
SBY 18:24:55 [stride_detector_cover] engine_0.trace441: finished (returncode=0)
SBY 18:24:56 [stride_detector_cover] engine_0.trace448: starting process "cd stride_detector_cover/engine_0; yosys -ql trace448.log trace448.ys"
SBY 18:24:56 [stride_detector_cover] engine_0.trace442: finished (returncode=0)
SBY 18:24:56 [stride_detector_cover] engine_0: ##   0:12:50  Reached cover statement at stride_values.stride_values_2.stride_2_seen_537 in step 0.
SBY 18:24:56 [stride_detector_cover] engine_0: ##   0:12:50  Writing trace to Verilog testbench: engine_0/trace721_tb.v
SBY 18:24:56 [stride_detector_cover] engine_0: ##   0:12:50  Writing trace to constraints file: engine_0/trace721.smtc
SBY 18:24:56 [stride_detector_cover] engine_0: ##   0:12:50  Writing trace to Yosys witness file: engine_0/trace721.yw
SBY 18:24:56 [stride_detector_cover] engine_0.trace443: finished (returncode=0)
SBY 18:24:56 [stride_detector_cover] engine_0.trace449: starting process "cd stride_detector_cover/engine_0; yosys -ql trace449.log trace449.ys"
SBY 18:24:56 [stride_detector_cover] engine_0.trace721: Generating simulation trace for witness file: engine_0/trace721.yw
SBY 18:24:57 [stride_detector_cover] engine_0: ##   0:12:50  Checking cover reachability in step 0..
SBY 18:24:57 [stride_detector_cover] engine_0.trace450: starting process "cd stride_detector_cover/engine_0; yosys -ql trace450.log trace450.ys"
SBY 18:24:57 [stride_detector_cover] engine_0: ##   0:12:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_505 in step 0.
SBY 18:24:57 [stride_detector_cover] engine_0: ##   0:12:51  Writing trace to Verilog testbench: engine_0/trace722_tb.v
SBY 18:24:57 [stride_detector_cover] engine_0: ##   0:12:51  Writing trace to constraints file: engine_0/trace722.smtc
SBY 18:24:57 [stride_detector_cover] engine_0: ##   0:12:51  Writing trace to Yosys witness file: engine_0/trace722.yw
SBY 18:24:57 [stride_detector_cover] engine_0.trace722: Generating simulation trace for witness file: engine_0/trace722.yw
SBY 18:24:57 [stride_detector_cover] engine_0: ##   0:12:51  Checking cover reachability in step 0..
SBY 18:24:58 [stride_detector_cover] engine_0.trace444: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:24:58 [stride_detector_cover] engine_0.trace444: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:24:58 [stride_detector_cover] engine_0.trace444: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:24:58 [stride_detector_cover] engine_0.trace444: This license was issued to John P Wickerson.
SBY 18:24:58 [stride_detector_cover] engine_0.trace444: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:24:58 [stride_detector_cover] engine_0: ##   0:12:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_473 in step 0.
SBY 18:24:58 [stride_detector_cover] engine_0: ##   0:12:52  Writing trace to Verilog testbench: engine_0/trace723_tb.v
SBY 18:24:58 [stride_detector_cover] engine_0: ##   0:12:52  Writing trace to constraints file: engine_0/trace723.smtc
SBY 18:24:58 [stride_detector_cover] engine_0: ##   0:12:52  Writing trace to Yosys witness file: engine_0/trace723.yw
SBY 18:24:58 [stride_detector_cover] engine_0.trace723: Generating simulation trace for witness file: engine_0/trace723.yw
SBY 18:24:58 [stride_detector_cover] engine_0: ##   0:12:52  Checking cover reachability in step 0..
SBY 18:24:59 [stride_detector_cover] engine_0: ##   0:12:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_441 in step 0.
SBY 18:24:59 [stride_detector_cover] engine_0: ##   0:12:52  Writing trace to Verilog testbench: engine_0/trace724_tb.v
SBY 18:24:59 [stride_detector_cover] engine_0: ##   0:12:53  Writing trace to constraints file: engine_0/trace724.smtc
SBY 18:24:59 [stride_detector_cover] engine_0: ##   0:12:53  Writing trace to Yosys witness file: engine_0/trace724.yw
SBY 18:24:59 [stride_detector_cover] engine_0.trace444: finished (returncode=0)
SBY 18:24:59 [stride_detector_cover] engine_0.trace724: Generating simulation trace for witness file: engine_0/trace724.yw
SBY 18:24:59 [stride_detector_cover] engine_0: ##   0:12:53  Checking cover reachability in step 0..
SBY 18:24:59 [stride_detector_cover] engine_0.trace451: starting process "cd stride_detector_cover/engine_0; yosys -ql trace451.log trace451.ys"
SBY 18:25:00 [stride_detector_cover] engine_0: ##   0:12:54  Reached cover statement at stride_values.stride_values_2.stride_2_seen_409 in step 0.
SBY 18:25:00 [stride_detector_cover] engine_0: ##   0:12:54  Writing trace to Verilog testbench: engine_0/trace725_tb.v
SBY 18:25:00 [stride_detector_cover] engine_0: ##   0:12:54  Writing trace to constraints file: engine_0/trace725.smtc
SBY 18:25:00 [stride_detector_cover] engine_0: ##   0:12:54  Writing trace to Yosys witness file: engine_0/trace725.yw
SBY 18:25:00 [stride_detector_cover] engine_0.trace725: Generating simulation trace for witness file: engine_0/trace725.yw
SBY 18:25:00 [stride_detector_cover] engine_0: ##   0:12:54  Checking cover reachability in step 0..
SBY 18:25:01 [stride_detector_cover] engine_0.trace445: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:01 [stride_detector_cover] engine_0.trace445: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:01 [stride_detector_cover] engine_0.trace445: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:01 [stride_detector_cover] engine_0.trace445: This license was issued to John P Wickerson.
SBY 18:25:01 [stride_detector_cover] engine_0.trace445: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:01 [stride_detector_cover] engine_0: ##   0:12:55  Reached cover statement at stride_values.stride_values_2.stride_2_seen_377 in step 0.
SBY 18:25:01 [stride_detector_cover] engine_0: ##   0:12:55  Writing trace to Verilog testbench: engine_0/trace726_tb.v
SBY 18:25:01 [stride_detector_cover] engine_0: ##   0:12:55  Writing trace to constraints file: engine_0/trace726.smtc
SBY 18:25:01 [stride_detector_cover] engine_0: ##   0:12:55  Writing trace to Yosys witness file: engine_0/trace726.yw
SBY 18:25:02 [stride_detector_cover] engine_0.trace726: Generating simulation trace for witness file: engine_0/trace726.yw
SBY 18:25:02 [stride_detector_cover] engine_0: ##   0:12:55  Checking cover reachability in step 0..
SBY 18:25:02 [stride_detector_cover] engine_0.trace445: finished (returncode=0)
SBY 18:25:02 [stride_detector_cover] engine_0.trace452: starting process "cd stride_detector_cover/engine_0; yosys -ql trace452.log trace452.ys"
SBY 18:25:03 [stride_detector_cover] engine_0: ##   0:12:56  Reached cover statement at stride_values.stride_values_2.stride_2_seen_345 in step 0.
SBY 18:25:03 [stride_detector_cover] engine_0: ##   0:12:56  Writing trace to Verilog testbench: engine_0/trace727_tb.v
SBY 18:25:03 [stride_detector_cover] engine_0: ##   0:12:57  Writing trace to constraints file: engine_0/trace727.smtc
SBY 18:25:03 [stride_detector_cover] engine_0: ##   0:12:57  Writing trace to Yosys witness file: engine_0/trace727.yw
SBY 18:25:03 [stride_detector_cover] engine_0.trace727: Generating simulation trace for witness file: engine_0/trace727.yw
SBY 18:25:03 [stride_detector_cover] engine_0: ##   0:12:57  Checking cover reachability in step 0..
SBY 18:25:03 [stride_detector_cover] engine_0.trace446: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:03 [stride_detector_cover] engine_0.trace446: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:03 [stride_detector_cover] engine_0.trace446: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:03 [stride_detector_cover] engine_0.trace446: This license was issued to John P Wickerson.
SBY 18:25:03 [stride_detector_cover] engine_0.trace446: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:04 [stride_detector_cover] engine_0: ##   0:12:58  Reached cover statement at stride_values.stride_values_2.stride_2_seen_313 in step 0.
SBY 18:25:04 [stride_detector_cover] engine_0: ##   0:12:58  Writing trace to Verilog testbench: engine_0/trace728_tb.v
SBY 18:25:04 [stride_detector_cover] engine_0.trace447: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:04 [stride_detector_cover] engine_0.trace447: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:04 [stride_detector_cover] engine_0.trace447: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:04 [stride_detector_cover] engine_0.trace447: This license was issued to John P Wickerson.
SBY 18:25:04 [stride_detector_cover] engine_0.trace447: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:04 [stride_detector_cover] engine_0: ##   0:12:58  Writing trace to constraints file: engine_0/trace728.smtc
SBY 18:25:04 [stride_detector_cover] engine_0: ##   0:12:58  Writing trace to Yosys witness file: engine_0/trace728.yw
SBY 18:25:04 [stride_detector_cover] engine_0.trace728: Generating simulation trace for witness file: engine_0/trace728.yw
SBY 18:25:05 [stride_detector_cover] engine_0: ##   0:12:58  Checking cover reachability in step 0..
SBY 18:25:05 [stride_detector_cover] engine_0.trace448: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:05 [stride_detector_cover] engine_0.trace448: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:05 [stride_detector_cover] engine_0.trace448: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:05 [stride_detector_cover] engine_0.trace448: This license was issued to John P Wickerson.
SBY 18:25:05 [stride_detector_cover] engine_0.trace448: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:05 [stride_detector_cover] engine_0: ##   0:12:59  Reached cover statement at stride_values.stride_values_2.stride_2_seen_281 in step 0.
SBY 18:25:05 [stride_detector_cover] engine_0: ##   0:12:59  Writing trace to Verilog testbench: engine_0/trace729_tb.v
SBY 18:25:05 [stride_detector_cover] engine_0.trace446: finished (returncode=0)
SBY 18:25:05 [stride_detector_cover] engine_0: ##   0:12:59  Writing trace to constraints file: engine_0/trace729.smtc
SBY 18:25:05 [stride_detector_cover] engine_0: ##   0:12:59  Writing trace to Yosys witness file: engine_0/trace729.yw
SBY 18:25:05 [stride_detector_cover] engine_0.trace447: finished (returncode=0)
SBY 18:25:05 [stride_detector_cover] engine_0.trace449: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:05 [stride_detector_cover] engine_0.trace449: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:06 [stride_detector_cover] engine_0.trace449: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:06 [stride_detector_cover] engine_0.trace449: This license was issued to John P Wickerson.
SBY 18:25:06 [stride_detector_cover] engine_0.trace449: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:06 [stride_detector_cover] engine_0.trace450: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:06 [stride_detector_cover] engine_0.trace450: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:06 [stride_detector_cover] engine_0.trace450: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:06 [stride_detector_cover] engine_0.trace450: This license was issued to John P Wickerson.
SBY 18:25:06 [stride_detector_cover] engine_0.trace450: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:06 [stride_detector_cover] engine_0.trace453: starting process "cd stride_detector_cover/engine_0; yosys -ql trace453.log trace453.ys"
SBY 18:25:06 [stride_detector_cover] engine_0.trace729: Generating simulation trace for witness file: engine_0/trace729.yw
SBY 18:25:06 [stride_detector_cover] engine_0: ##   0:12:59  Checking cover reachability in step 0..
SBY 18:25:06 [stride_detector_cover] engine_0: ##   0:13:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_25 in step 0.
SBY 18:25:06 [stride_detector_cover] engine_0: ##   0:13:00  Writing trace to Verilog testbench: engine_0/trace730_tb.v
SBY 18:25:06 [stride_detector_cover] engine_0: ##   0:13:00  Writing trace to constraints file: engine_0/trace730.smtc
SBY 18:25:06 [stride_detector_cover] engine_0.trace448: finished (returncode=0)
SBY 18:25:06 [stride_detector_cover] engine_0.trace454: starting process "cd stride_detector_cover/engine_0; yosys -ql trace454.log trace454.ys"
SBY 18:25:06 [stride_detector_cover] engine_0: ##   0:13:00  Writing trace to Yosys witness file: engine_0/trace730.yw
SBY 18:25:06 [stride_detector_cover] engine_0.trace455: starting process "cd stride_detector_cover/engine_0; yosys -ql trace455.log trace455.ys"
SBY 18:25:07 [stride_detector_cover] engine_0.trace730: Generating simulation trace for witness file: engine_0/trace730.yw
SBY 18:25:07 [stride_detector_cover] engine_0: ##   0:13:00  Checking cover reachability in step 0..
SBY 18:25:07 [stride_detector_cover] engine_0.trace449: finished (returncode=0)
SBY 18:25:07 [stride_detector_cover] engine_0: ##   0:13:01  Reached cover statement at stride_values.stride_values_2.stride_2_seen_249 in step 0.
SBY 18:25:07 [stride_detector_cover] engine_0: ##   0:13:01  Writing trace to Verilog testbench: engine_0/trace731_tb.v
SBY 18:25:07 [stride_detector_cover] engine_0: ##   0:13:01  Writing trace to constraints file: engine_0/trace731.smtc
SBY 18:25:07 [stride_detector_cover] engine_0.trace450: finished (returncode=0)
SBY 18:25:07 [stride_detector_cover] engine_0.trace456: starting process "cd stride_detector_cover/engine_0; yosys -ql trace456.log trace456.ys"
SBY 18:25:08 [stride_detector_cover] engine_0: ##   0:13:01  Writing trace to Yosys witness file: engine_0/trace731.yw
SBY 18:25:08 [stride_detector_cover] engine_0.trace731: Generating simulation trace for witness file: engine_0/trace731.yw
SBY 18:25:08 [stride_detector_cover] engine_0: ##   0:13:01  Checking cover reachability in step 0..
SBY 18:25:08 [stride_detector_cover] engine_0.trace457: starting process "cd stride_detector_cover/engine_0; yosys -ql trace457.log trace457.ys"
SBY 18:25:08 [stride_detector_cover] engine_0: ##   0:13:02  Reached cover statement at stride_values.stride_values_2.stride_2_seen_217 in step 0.
SBY 18:25:08 [stride_detector_cover] engine_0: ##   0:13:02  Writing trace to Verilog testbench: engine_0/trace732_tb.v
SBY 18:25:08 [stride_detector_cover] engine_0: ##   0:13:02  Writing trace to constraints file: engine_0/trace732.smtc
SBY 18:25:08 [stride_detector_cover] engine_0.trace451: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:08 [stride_detector_cover] engine_0.trace451: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:08 [stride_detector_cover] engine_0.trace451: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:08 [stride_detector_cover] engine_0.trace451: This license was issued to John P Wickerson.
SBY 18:25:08 [stride_detector_cover] engine_0.trace451: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:08 [stride_detector_cover] engine_0: ##   0:13:02  Writing trace to Yosys witness file: engine_0/trace732.yw
SBY 18:25:09 [stride_detector_cover] engine_0.trace732: Generating simulation trace for witness file: engine_0/trace732.yw
SBY 18:25:09 [stride_detector_cover] engine_0: ##   0:13:02  Checking cover reachability in step 0..
SBY 18:25:09 [stride_detector_cover] engine_0.trace451: finished (returncode=0)
SBY 18:25:10 [stride_detector_cover] engine_0.trace458: starting process "cd stride_detector_cover/engine_0; yosys -ql trace458.log trace458.ys"
SBY 18:25:10 [stride_detector_cover] engine_0: ##   0:13:04  Reached cover statement at stride_values.stride_values_2.stride_2_seen_185 in step 0.
SBY 18:25:10 [stride_detector_cover] engine_0: ##   0:13:04  Writing trace to Verilog testbench: engine_0/trace733_tb.v
SBY 18:25:10 [stride_detector_cover] engine_0: ##   0:13:04  Writing trace to constraints file: engine_0/trace733.smtc
SBY 18:25:10 [stride_detector_cover] engine_0: ##   0:13:04  Writing trace to Yosys witness file: engine_0/trace733.yw
SBY 18:25:10 [stride_detector_cover] engine_0.trace733: Generating simulation trace for witness file: engine_0/trace733.yw
SBY 18:25:10 [stride_detector_cover] engine_0: ##   0:13:04  Checking cover reachability in step 0..
SBY 18:25:11 [stride_detector_cover] engine_0: ##   0:13:05  Reached cover statement at stride_values.stride_values_2.stride_2_seen_153 in step 0.
SBY 18:25:11 [stride_detector_cover] engine_0: ##   0:13:05  Writing trace to Verilog testbench: engine_0/trace734_tb.v
SBY 18:25:11 [stride_detector_cover] engine_0: ##   0:13:05  Writing trace to constraints file: engine_0/trace734.smtc
SBY 18:25:11 [stride_detector_cover] engine_0: ##   0:13:05  Writing trace to Yosys witness file: engine_0/trace734.yw
SBY 18:25:11 [stride_detector_cover] engine_0.trace734: Generating simulation trace for witness file: engine_0/trace734.yw
SBY 18:25:11 [stride_detector_cover] engine_0: ##   0:13:05  Checking cover reachability in step 0..
SBY 18:25:11 [stride_detector_cover] engine_0.trace452: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:11 [stride_detector_cover] engine_0.trace452: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:12 [stride_detector_cover] engine_0.trace452: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:12 [stride_detector_cover] engine_0.trace452: This license was issued to John P Wickerson.
SBY 18:25:12 [stride_detector_cover] engine_0.trace452: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:12 [stride_detector_cover] engine_0: ##   0:13:06  Reached cover statement at stride_values.stride_values_2.stride_2_seen_121 in step 0.
SBY 18:25:12 [stride_detector_cover] engine_0: ##   0:13:06  Writing trace to Verilog testbench: engine_0/trace735_tb.v
SBY 18:25:12 [stride_detector_cover] engine_0: ##   0:13:06  Writing trace to constraints file: engine_0/trace735.smtc
SBY 18:25:12 [stride_detector_cover] engine_0: ##   0:13:06  Writing trace to Yosys witness file: engine_0/trace735.yw
SBY 18:25:12 [stride_detector_cover] engine_0.trace735: Generating simulation trace for witness file: engine_0/trace735.yw
SBY 18:25:12 [stride_detector_cover] engine_0: ##   0:13:06  Checking cover reachability in step 0..
SBY 18:25:13 [stride_detector_cover] engine_0.trace452: finished (returncode=0)
SBY 18:25:13 [stride_detector_cover] engine_0.trace459: starting process "cd stride_detector_cover/engine_0; yosys -ql trace459.log trace459.ys"
SBY 18:25:13 [stride_detector_cover] engine_0: ##   0:13:07  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1017 in step 0.
SBY 18:25:13 [stride_detector_cover] engine_0: ##   0:13:07  Writing trace to Verilog testbench: engine_0/trace736_tb.v
SBY 18:25:13 [stride_detector_cover] engine_0: ##   0:13:07  Writing trace to constraints file: engine_0/trace736.smtc
SBY 18:25:13 [stride_detector_cover] engine_0: ##   0:13:07  Writing trace to Yosys witness file: engine_0/trace736.yw
SBY 18:25:14 [stride_detector_cover] engine_0.trace736: Generating simulation trace for witness file: engine_0/trace736.yw
SBY 18:25:14 [stride_detector_cover] engine_0: ##   0:13:08  Checking cover reachability in step 0..
SBY 18:25:14 [stride_detector_cover] engine_0.trace453: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:14 [stride_detector_cover] engine_0.trace453: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:14 [stride_detector_cover] engine_0.trace453: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:14 [stride_detector_cover] engine_0.trace453: This license was issued to John P Wickerson.
SBY 18:25:14 [stride_detector_cover] engine_0.trace453: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:14 [stride_detector_cover] engine_0: ##   0:13:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_983 in step 0.
SBY 18:25:14 [stride_detector_cover] engine_0: ##   0:13:08  Writing trace to Verilog testbench: engine_0/trace737_tb.v
SBY 18:25:14 [stride_detector_cover] engine_0: ##   0:13:08  Writing trace to constraints file: engine_0/trace737.smtc
SBY 18:25:15 [stride_detector_cover] engine_0: ##   0:13:08  Writing trace to Yosys witness file: engine_0/trace737.yw
SBY 18:25:15 [stride_detector_cover] engine_0.trace454: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:15 [stride_detector_cover] engine_0.trace454: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:15 [stride_detector_cover] engine_0.trace454: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:15 [stride_detector_cover] engine_0.trace454: This license was issued to John P Wickerson.
SBY 18:25:15 [stride_detector_cover] engine_0.trace454: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:15 [stride_detector_cover] engine_0.trace737: Generating simulation trace for witness file: engine_0/trace737.yw
SBY 18:25:15 [stride_detector_cover] engine_0: ##   0:13:09  Checking cover reachability in step 0..
SBY 18:25:15 [stride_detector_cover] engine_0.trace455: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:15 [stride_detector_cover] engine_0.trace455: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:15 [stride_detector_cover] engine_0.trace455: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:15 [stride_detector_cover] engine_0.trace455: This license was issued to John P Wickerson.
SBY 18:25:15 [stride_detector_cover] engine_0.trace455: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:15 [stride_detector_cover] engine_0: ##   0:13:09  Reached cover statement at stride_values.stride_values_2.stride_2_seen_951 in step 0.
SBY 18:25:15 [stride_detector_cover] engine_0: ##   0:13:09  Writing trace to Verilog testbench: engine_0/trace738_tb.v
SBY 18:25:15 [stride_detector_cover] engine_0: ##   0:13:09  Writing trace to constraints file: engine_0/trace738.smtc
SBY 18:25:15 [stride_detector_cover] engine_0.trace453: finished (returncode=0)
SBY 18:25:16 [stride_detector_cover] engine_0: ##   0:13:09  Writing trace to Yosys witness file: engine_0/trace738.yw
SBY 18:25:16 [stride_detector_cover] engine_0.trace738: Generating simulation trace for witness file: engine_0/trace738.yw
SBY 18:25:16 [stride_detector_cover] engine_0: ##   0:13:10  Checking cover reachability in step 0..
SBY 18:25:16 [stride_detector_cover] engine_0.trace457: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:16 [stride_detector_cover] engine_0.trace457: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:16 [stride_detector_cover] engine_0.trace457: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:16 [stride_detector_cover] engine_0.trace457: This license was issued to John P Wickerson.
SBY 18:25:16 [stride_detector_cover] engine_0.trace457: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:16 [stride_detector_cover] engine_0.trace460: starting process "cd stride_detector_cover/engine_0; yosys -ql trace460.log trace460.ys"
SBY 18:25:16 [stride_detector_cover] engine_0.trace454: finished (returncode=0)
SBY 18:25:16 [stride_detector_cover] engine_0.trace456: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:16 [stride_detector_cover] engine_0.trace456: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:16 [stride_detector_cover] engine_0.trace456: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:16 [stride_detector_cover] engine_0.trace456: This license was issued to John P Wickerson.
SBY 18:25:16 [stride_detector_cover] engine_0.trace456: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:16 [stride_detector_cover] engine_0: ##   0:13:10  Reached cover statement at stride_values.stride_values_2.stride_2_seen_919 in step 0.
SBY 18:25:16 [stride_detector_cover] engine_0: ##   0:13:10  Writing trace to Verilog testbench: engine_0/trace739_tb.v
SBY 18:25:17 [stride_detector_cover] engine_0: ##   0:13:10  Writing trace to constraints file: engine_0/trace739.smtc
SBY 18:25:17 [stride_detector_cover] engine_0: ##   0:13:10  Writing trace to Yosys witness file: engine_0/trace739.yw
SBY 18:25:17 [stride_detector_cover] engine_0.trace455: finished (returncode=0)
SBY 18:25:17 [stride_detector_cover] engine_0.trace461: starting process "cd stride_detector_cover/engine_0; yosys -ql trace461.log trace461.ys"
SBY 18:25:17 [stride_detector_cover] engine_0.trace739: Generating simulation trace for witness file: engine_0/trace739.yw
SBY 18:25:17 [stride_detector_cover] engine_0: ##   0:13:11  Checking cover reachability in step 0..
SBY 18:25:17 [stride_detector_cover] engine_0.trace462: starting process "cd stride_detector_cover/engine_0; yosys -ql trace462.log trace462.ys"
SBY 18:25:17 [stride_detector_cover] engine_0.trace457: finished (returncode=0)
SBY 18:25:17 [stride_detector_cover] engine_0: ##   0:13:11  Reached cover statement at stride_values.stride_values_2.stride_2_seen_887 in step 0.
SBY 18:25:17 [stride_detector_cover] engine_0: ##   0:13:11  Writing trace to Verilog testbench: engine_0/trace740_tb.v
SBY 18:25:18 [stride_detector_cover] engine_0: ##   0:13:11  Writing trace to constraints file: engine_0/trace740.smtc
SBY 18:25:18 [stride_detector_cover] engine_0: ##   0:13:11  Writing trace to Yosys witness file: engine_0/trace740.yw
SBY 18:25:18 [stride_detector_cover] engine_0.trace456: finished (returncode=0)
SBY 18:25:18 [stride_detector_cover] engine_0.trace463: starting process "cd stride_detector_cover/engine_0; yosys -ql trace463.log trace463.ys"
SBY 18:25:18 [stride_detector_cover] engine_0.trace740: Generating simulation trace for witness file: engine_0/trace740.yw
SBY 18:25:18 [stride_detector_cover] engine_0: ##   0:13:12  Checking cover reachability in step 0..
SBY 18:25:18 [stride_detector_cover] engine_0.trace458: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:18 [stride_detector_cover] engine_0.trace458: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:18 [stride_detector_cover] engine_0.trace458: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:18 [stride_detector_cover] engine_0.trace458: This license was issued to John P Wickerson.
SBY 18:25:18 [stride_detector_cover] engine_0.trace458: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:18 [stride_detector_cover] engine_0.trace464: starting process "cd stride_detector_cover/engine_0; yosys -ql trace464.log trace464.ys"
SBY 18:25:19 [stride_detector_cover] engine_0: ##   0:13:13  Reached cover statement at stride_values.stride_values_2.stride_2_seen_87 in step 0.
SBY 18:25:19 [stride_detector_cover] engine_0: ##   0:13:13  Writing trace to Verilog testbench: engine_0/trace741_tb.v
SBY 18:25:19 [stride_detector_cover] engine_0: ##   0:13:13  Writing trace to constraints file: engine_0/trace741.smtc
SBY 18:25:19 [stride_detector_cover] engine_0: ##   0:13:13  Writing trace to Yosys witness file: engine_0/trace741.yw
SBY 18:25:19 [stride_detector_cover] engine_0.trace458: finished (returncode=0)
SBY 18:25:19 [stride_detector_cover] engine_0.trace741: Generating simulation trace for witness file: engine_0/trace741.yw
SBY 18:25:19 [stride_detector_cover] engine_0: ##   0:13:13  Checking cover reachability in step 0..
SBY 18:25:19 [stride_detector_cover] engine_0.trace465: starting process "cd stride_detector_cover/engine_0; yosys -ql trace465.log trace465.ys"
SBY 18:25:20 [stride_detector_cover] engine_0: ##   0:13:14  Reached cover statement at stride_values.stride_values_2.stride_2_seen_855 in step 0.
SBY 18:25:20 [stride_detector_cover] engine_0: ##   0:13:14  Writing trace to Verilog testbench: engine_0/trace742_tb.v
SBY 18:25:20 [stride_detector_cover] engine_0: ##   0:13:14  Writing trace to constraints file: engine_0/trace742.smtc
SBY 18:25:20 [stride_detector_cover] engine_0.trace459: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:20 [stride_detector_cover] engine_0.trace459: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:20 [stride_detector_cover] engine_0.trace459: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:20 [stride_detector_cover] engine_0.trace459: This license was issued to John P Wickerson.
SBY 18:25:20 [stride_detector_cover] engine_0.trace459: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:20 [stride_detector_cover] engine_0: ##   0:13:14  Writing trace to Yosys witness file: engine_0/trace742.yw
SBY 18:25:21 [stride_detector_cover] engine_0.trace742: Generating simulation trace for witness file: engine_0/trace742.yw
SBY 18:25:21 [stride_detector_cover] engine_0: ##   0:13:15  Checking cover reachability in step 0..
SBY 18:25:21 [stride_detector_cover] engine_0.trace459: finished (returncode=0)
SBY 18:25:21 [stride_detector_cover] engine_0.trace466: starting process "cd stride_detector_cover/engine_0; yosys -ql trace466.log trace466.ys"
SBY 18:25:22 [stride_detector_cover] engine_0: ##   0:13:16  Reached cover statement at stride_values.stride_values_2.stride_2_seen_823 in step 0.
SBY 18:25:22 [stride_detector_cover] engine_0: ##   0:13:16  Writing trace to Verilog testbench: engine_0/trace743_tb.v
SBY 18:25:22 [stride_detector_cover] engine_0: ##   0:13:16  Writing trace to constraints file: engine_0/trace743.smtc
SBY 18:25:22 [stride_detector_cover] engine_0: ##   0:13:16  Writing trace to Yosys witness file: engine_0/trace743.yw
SBY 18:25:22 [stride_detector_cover] engine_0.trace743: Generating simulation trace for witness file: engine_0/trace743.yw
SBY 18:25:22 [stride_detector_cover] engine_0: ##   0:13:16  Checking cover reachability in step 0..
SBY 18:25:23 [stride_detector_cover] engine_0: ##   0:13:17  Reached cover statement at stride_values.stride_values_2.stride_2_seen_791 in step 0.
SBY 18:25:23 [stride_detector_cover] engine_0: ##   0:13:17  Writing trace to Verilog testbench: engine_0/trace744_tb.v
SBY 18:25:23 [stride_detector_cover] engine_0: ##   0:13:17  Writing trace to constraints file: engine_0/trace744.smtc
SBY 18:25:23 [stride_detector_cover] engine_0: ##   0:13:17  Writing trace to Yosys witness file: engine_0/trace744.yw
SBY 18:25:23 [stride_detector_cover] engine_0.trace744: Generating simulation trace for witness file: engine_0/trace744.yw
SBY 18:25:23 [stride_detector_cover] engine_0: ##   0:13:17  Checking cover reachability in step 0..
SBY 18:25:23 [stride_detector_cover] engine_0.trace460: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:23 [stride_detector_cover] engine_0.trace460: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:24 [stride_detector_cover] engine_0.trace460: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:24 [stride_detector_cover] engine_0.trace460: This license was issued to John P Wickerson.
SBY 18:25:24 [stride_detector_cover] engine_0.trace460: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:24 [stride_detector_cover] engine_0: ##   0:13:18  Reached cover statement at stride_values.stride_values_2.stride_2_seen_759 in step 0.
SBY 18:25:24 [stride_detector_cover] engine_0: ##   0:13:18  Writing trace to Verilog testbench: engine_0/trace745_tb.v
SBY 18:25:24 [stride_detector_cover] engine_0: ##   0:13:18  Writing trace to constraints file: engine_0/trace745.smtc
SBY 18:25:24 [stride_detector_cover] engine_0: ##   0:13:18  Writing trace to Yosys witness file: engine_0/trace745.yw
SBY 18:25:24 [stride_detector_cover] engine_0.trace461: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:24 [stride_detector_cover] engine_0.trace461: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:24 [stride_detector_cover] engine_0.trace461: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:24 [stride_detector_cover] engine_0.trace461: This license was issued to John P Wickerson.
SBY 18:25:24 [stride_detector_cover] engine_0.trace461: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:24 [stride_detector_cover] engine_0.trace745: Generating simulation trace for witness file: engine_0/trace745.yw
SBY 18:25:24 [stride_detector_cover] engine_0: ##   0:13:18  Checking cover reachability in step 0..
SBY 18:25:25 [stride_detector_cover] engine_0.trace462: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:25 [stride_detector_cover] engine_0.trace462: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:25 [stride_detector_cover] engine_0.trace462: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:25 [stride_detector_cover] engine_0.trace462: This license was issued to John P Wickerson.
SBY 18:25:25 [stride_detector_cover] engine_0.trace462: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:25 [stride_detector_cover] engine_0: ##   0:13:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_727 in step 0.
SBY 18:25:25 [stride_detector_cover] engine_0: ##   0:13:19  Writing trace to Verilog testbench: engine_0/trace746_tb.v
SBY 18:25:25 [stride_detector_cover] engine_0: ##   0:13:19  Writing trace to constraints file: engine_0/trace746.smtc
SBY 18:25:25 [stride_detector_cover] engine_0: ##   0:13:19  Writing trace to Yosys witness file: engine_0/trace746.yw
SBY 18:25:25 [stride_detector_cover] engine_0.trace460: finished (returncode=0)
SBY 18:25:25 [stride_detector_cover] engine_0.trace746: Generating simulation trace for witness file: engine_0/trace746.yw
SBY 18:25:25 [stride_detector_cover] engine_0: ##   0:13:19  Checking cover reachability in step 0..
SBY 18:25:26 [stride_detector_cover] engine_0.trace463: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:26 [stride_detector_cover] engine_0.trace463: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:26 [stride_detector_cover] engine_0.trace463: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:26 [stride_detector_cover] engine_0.trace463: This license was issued to John P Wickerson.
SBY 18:25:26 [stride_detector_cover] engine_0.trace463: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:26 [stride_detector_cover] engine_0.trace464: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:26 [stride_detector_cover] engine_0.trace464: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:26 [stride_detector_cover] engine_0.trace464: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:26 [stride_detector_cover] engine_0.trace464: This license was issued to John P Wickerson.
SBY 18:25:26 [stride_detector_cover] engine_0.trace464: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:26 [stride_detector_cover] engine_0.trace467: starting process "cd stride_detector_cover/engine_0; yosys -ql trace467.log trace467.ys"
SBY 18:25:26 [stride_detector_cover] engine_0: ##   0:13:20  Reached cover statement at stride_values.stride_values_2.stride_2_seen_695 in step 0.
SBY 18:25:26 [stride_detector_cover] engine_0: ##   0:13:20  Writing trace to Verilog testbench: engine_0/trace747_tb.v
SBY 18:25:26 [stride_detector_cover] engine_0: ##   0:13:20  Writing trace to constraints file: engine_0/trace747.smtc
SBY 18:25:26 [stride_detector_cover] engine_0.trace461: finished (returncode=0)
SBY 18:25:26 [stride_detector_cover] engine_0: ##   0:13:20  Writing trace to Yosys witness file: engine_0/trace747.yw
SBY 18:25:26 [stride_detector_cover] engine_0.trace462: finished (returncode=0)
SBY 18:25:26 [stride_detector_cover] engine_0.trace468: starting process "cd stride_detector_cover/engine_0; yosys -ql trace468.log trace468.ys"
SBY 18:25:26 [stride_detector_cover] engine_0.trace747: Generating simulation trace for witness file: engine_0/trace747.yw
SBY 18:25:26 [stride_detector_cover] engine_0: ##   0:13:20  Checking cover reachability in step 0..
SBY 18:25:26 [stride_detector_cover] engine_0.trace469: starting process "cd stride_detector_cover/engine_0; yosys -ql trace469.log trace469.ys"
SBY 18:25:27 [stride_detector_cover] engine_0: ##   0:13:21  Reached cover statement at stride_values.stride_values_2.stride_2_seen_663 in step 0.
SBY 18:25:27 [stride_detector_cover] engine_0: ##   0:13:21  Writing trace to Verilog testbench: engine_0/trace748_tb.v
SBY 18:25:27 [stride_detector_cover] engine_0: ##   0:13:21  Writing trace to constraints file: engine_0/trace748.smtc
SBY 18:25:27 [stride_detector_cover] engine_0.trace463: finished (returncode=0)
SBY 18:25:27 [stride_detector_cover] engine_0: ##   0:13:21  Writing trace to Yosys witness file: engine_0/trace748.yw
SBY 18:25:27 [stride_detector_cover] engine_0.trace464: finished (returncode=0)
SBY 18:25:27 [stride_detector_cover] engine_0.trace470: starting process "cd stride_detector_cover/engine_0; yosys -ql trace470.log trace470.ys"
SBY 18:25:27 [stride_detector_cover] engine_0.trace748: Generating simulation trace for witness file: engine_0/trace748.yw
SBY 18:25:27 [stride_detector_cover] engine_0: ##   0:13:21  Checking cover reachability in step 0..
SBY 18:25:27 [stride_detector_cover] engine_0.trace465: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:27 [stride_detector_cover] engine_0.trace465: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:27 [stride_detector_cover] engine_0.trace465: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:27 [stride_detector_cover] engine_0.trace465: This license was issued to John P Wickerson.
SBY 18:25:27 [stride_detector_cover] engine_0.trace465: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:28 [stride_detector_cover] engine_0.trace471: starting process "cd stride_detector_cover/engine_0; yosys -ql trace471.log trace471.ys"
SBY 18:25:28 [stride_detector_cover] engine_0: ##   0:13:22  Reached cover statement at stride_values.stride_values_2.stride_2_seen_631 in step 0.
SBY 18:25:28 [stride_detector_cover] engine_0: ##   0:13:22  Writing trace to Verilog testbench: engine_0/trace749_tb.v
SBY 18:25:28 [stride_detector_cover] engine_0: ##   0:13:22  Writing trace to constraints file: engine_0/trace749.smtc
SBY 18:25:28 [stride_detector_cover] engine_0: ##   0:13:22  Writing trace to Yosys witness file: engine_0/trace749.yw
SBY 18:25:28 [stride_detector_cover] engine_0.trace749: Generating simulation trace for witness file: engine_0/trace749.yw
SBY 18:25:28 [stride_detector_cover] engine_0: ##   0:13:22  Checking cover reachability in step 0..
SBY 18:25:28 [stride_detector_cover] engine_0.trace465: finished (returncode=0)
SBY 18:25:29 [stride_detector_cover] engine_0.trace472: starting process "cd stride_detector_cover/engine_0; yosys -ql trace472.log trace472.ys"
SBY 18:25:29 [stride_detector_cover] engine_0: ##   0:13:23  Reached cover statement at stride_values.stride_values_2.stride_2_seen_599 in step 0.
SBY 18:25:29 [stride_detector_cover] engine_0: ##   0:13:23  Writing trace to Verilog testbench: engine_0/trace750_tb.v
SBY 18:25:29 [stride_detector_cover] engine_0: ##   0:13:23  Writing trace to constraints file: engine_0/trace750.smtc
SBY 18:25:29 [stride_detector_cover] engine_0: ##   0:13:23  Writing trace to Yosys witness file: engine_0/trace750.yw
SBY 18:25:29 [stride_detector_cover] engine_0.trace750: Generating simulation trace for witness file: engine_0/trace750.yw
SBY 18:25:29 [stride_detector_cover] engine_0: ##   0:13:23  Checking cover reachability in step 0..
SBY 18:25:30 [stride_detector_cover] engine_0: ##   0:13:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_567 in step 0.
SBY 18:25:30 [stride_detector_cover] engine_0: ##   0:13:24  Writing trace to Verilog testbench: engine_0/trace751_tb.v
SBY 18:25:30 [stride_detector_cover] engine_0: ##   0:13:24  Writing trace to constraints file: engine_0/trace751.smtc
SBY 18:25:30 [stride_detector_cover] engine_0: ##   0:13:24  Writing trace to Yosys witness file: engine_0/trace751.yw
SBY 18:25:30 [stride_detector_cover] engine_0.trace466: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:30 [stride_detector_cover] engine_0.trace466: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:30 [stride_detector_cover] engine_0.trace466: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:30 [stride_detector_cover] engine_0.trace466: This license was issued to John P Wickerson.
SBY 18:25:30 [stride_detector_cover] engine_0.trace466: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:30 [stride_detector_cover] engine_0.trace751: Generating simulation trace for witness file: engine_0/trace751.yw
SBY 18:25:30 [stride_detector_cover] engine_0: ##   0:13:24  Checking cover reachability in step 0..
SBY 18:25:31 [stride_detector_cover] engine_0.trace466: finished (returncode=0)
SBY 18:25:31 [stride_detector_cover] engine_0.trace473: starting process "cd stride_detector_cover/engine_0; yosys -ql trace473.log trace473.ys"
SBY 18:25:32 [stride_detector_cover] engine_0: ##   0:13:25  Reached cover statement at stride_values.stride_values_2.stride_2_seen_55 in step 0.
SBY 18:25:32 [stride_detector_cover] engine_0: ##   0:13:25  Writing trace to Verilog testbench: engine_0/trace752_tb.v
SBY 18:25:32 [stride_detector_cover] engine_0: ##   0:13:26  Writing trace to constraints file: engine_0/trace752.smtc
SBY 18:25:32 [stride_detector_cover] engine_0: ##   0:13:26  Writing trace to Yosys witness file: engine_0/trace752.yw
SBY 18:25:32 [stride_detector_cover] engine_0.trace752: Generating simulation trace for witness file: engine_0/trace752.yw
SBY 18:25:32 [stride_detector_cover] engine_0: ##   0:13:26  Checking cover reachability in step 0..
SBY 18:25:33 [stride_detector_cover] engine_0: ##   0:13:27  Reached cover statement at stride_values.stride_values_2.stride_2_seen_535 in step 0.
SBY 18:25:33 [stride_detector_cover] engine_0: ##   0:13:27  Writing trace to Verilog testbench: engine_0/trace753_tb.v
SBY 18:25:33 [stride_detector_cover] engine_0: ##   0:13:27  Writing trace to constraints file: engine_0/trace753.smtc
SBY 18:25:33 [stride_detector_cover] engine_0: ##   0:13:27  Writing trace to Yosys witness file: engine_0/trace753.yw
SBY 18:25:33 [stride_detector_cover] engine_0.trace753: Generating simulation trace for witness file: engine_0/trace753.yw
SBY 18:25:33 [stride_detector_cover] engine_0: ##   0:13:27  Checking cover reachability in step 0..
SBY 18:25:33 [stride_detector_cover] engine_0.trace467: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:34 [stride_detector_cover] engine_0.trace467: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:34 [stride_detector_cover] engine_0.trace467: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:34 [stride_detector_cover] engine_0.trace467: This license was issued to John P Wickerson.
SBY 18:25:34 [stride_detector_cover] engine_0.trace467: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:34 [stride_detector_cover] engine_0.trace468: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:34 [stride_detector_cover] engine_0.trace468: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:34 [stride_detector_cover] engine_0.trace468: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:34 [stride_detector_cover] engine_0.trace468: This license was issued to John P Wickerson.
SBY 18:25:34 [stride_detector_cover] engine_0.trace468: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:34 [stride_detector_cover] engine_0: ##   0:13:28  Reached cover statement at stride_values.stride_values_2.stride_2_seen_503 in step 0.
SBY 18:25:34 [stride_detector_cover] engine_0: ##   0:13:28  Writing trace to Verilog testbench: engine_0/trace754_tb.v
SBY 18:25:34 [stride_detector_cover] engine_0: ##   0:13:28  Writing trace to constraints file: engine_0/trace754.smtc
SBY 18:25:34 [stride_detector_cover] engine_0: ##   0:13:28  Writing trace to Yosys witness file: engine_0/trace754.yw
SBY 18:25:34 [stride_detector_cover] engine_0.trace469: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:34 [stride_detector_cover] engine_0.trace469: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:34 [stride_detector_cover] engine_0.trace469: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:34 [stride_detector_cover] engine_0.trace469: This license was issued to John P Wickerson.
SBY 18:25:34 [stride_detector_cover] engine_0.trace469: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:34 [stride_detector_cover] engine_0.trace754: Generating simulation trace for witness file: engine_0/trace754.yw
SBY 18:25:35 [stride_detector_cover] engine_0: ##   0:13:28  Checking cover reachability in step 0..
SBY 18:25:35 [stride_detector_cover] engine_0: ##   0:13:29  Reached cover statement at stride_values.stride_values_2.stride_2_seen_471 in step 0.
SBY 18:25:35 [stride_detector_cover] engine_0: ##   0:13:29  Writing trace to Verilog testbench: engine_0/trace755_tb.v
SBY 18:25:35 [stride_detector_cover] engine_0: ##   0:13:29  Writing trace to constraints file: engine_0/trace755.smtc
SBY 18:25:35 [stride_detector_cover] engine_0.trace467: finished (returncode=0)
SBY 18:25:35 [stride_detector_cover] engine_0: ##   0:13:29  Writing trace to Yosys witness file: engine_0/trace755.yw
SBY 18:25:35 [stride_detector_cover] engine_0.trace755: Generating simulation trace for witness file: engine_0/trace755.yw
SBY 18:25:35 [stride_detector_cover] engine_0: ##   0:13:29  Checking cover reachability in step 0..
SBY 18:25:35 [stride_detector_cover] engine_0.trace468: finished (returncode=0)
SBY 18:25:36 [stride_detector_cover] engine_0.trace470: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:36 [stride_detector_cover] engine_0.trace470: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:36 [stride_detector_cover] engine_0.trace470: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:36 [stride_detector_cover] engine_0.trace470: This license was issued to John P Wickerson.
SBY 18:25:36 [stride_detector_cover] engine_0.trace470: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:36 [stride_detector_cover] engine_0.trace471: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:36 [stride_detector_cover] engine_0.trace471: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:36 [stride_detector_cover] engine_0.trace471: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:36 [stride_detector_cover] engine_0.trace471: This license was issued to John P Wickerson.
SBY 18:25:36 [stride_detector_cover] engine_0.trace471: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:36 [stride_detector_cover] engine_0.trace474: starting process "cd stride_detector_cover/engine_0; yosys -ql trace474.log trace474.ys"
SBY 18:25:36 [stride_detector_cover] engine_0.trace469: finished (returncode=0)
SBY 18:25:36 [stride_detector_cover] engine_0.trace475: starting process "cd stride_detector_cover/engine_0; yosys -ql trace475.log trace475.ys"
SBY 18:25:36 [stride_detector_cover] engine_0: ##   0:13:30  Reached cover statement at stride_values.stride_values_2.stride_2_seen_439 in step 0.
SBY 18:25:36 [stride_detector_cover] engine_0: ##   0:13:30  Writing trace to Verilog testbench: engine_0/trace756_tb.v
SBY 18:25:36 [stride_detector_cover] engine_0: ##   0:13:30  Writing trace to constraints file: engine_0/trace756.smtc
SBY 18:25:36 [stride_detector_cover] engine_0: ##   0:13:30  Writing trace to Yosys witness file: engine_0/trace756.yw
SBY 18:25:36 [stride_detector_cover] engine_0.trace756: Generating simulation trace for witness file: engine_0/trace756.yw
SBY 18:25:37 [stride_detector_cover] engine_0: ##   0:13:30  Checking cover reachability in step 0..
SBY 18:25:37 [stride_detector_cover] engine_0.trace476: starting process "cd stride_detector_cover/engine_0; yosys -ql trace476.log trace476.ys"
SBY 18:25:37 [stride_detector_cover] engine_0.trace471: finished (returncode=0)
SBY 18:25:37 [stride_detector_cover] engine_0.trace470: finished (returncode=0)
SBY 18:25:37 [stride_detector_cover] engine_0.trace477: starting process "cd stride_detector_cover/engine_0; yosys -ql trace477.log trace477.ys"
SBY 18:25:37 [stride_detector_cover] engine_0: ##   0:13:31  Reached cover statement at stride_values.stride_values_2.stride_2_seen_407 in step 0.
SBY 18:25:37 [stride_detector_cover] engine_0: ##   0:13:31  Writing trace to Verilog testbench: engine_0/trace757_tb.v
SBY 18:25:37 [stride_detector_cover] engine_0: ##   0:13:31  Writing trace to constraints file: engine_0/trace757.smtc
SBY 18:25:37 [stride_detector_cover] engine_0.trace472: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:37 [stride_detector_cover] engine_0.trace472: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:37 [stride_detector_cover] engine_0.trace472: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:37 [stride_detector_cover] engine_0.trace472: This license was issued to John P Wickerson.
SBY 18:25:37 [stride_detector_cover] engine_0.trace472: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:37 [stride_detector_cover] engine_0.trace478: starting process "cd stride_detector_cover/engine_0; yosys -ql trace478.log trace478.ys"
SBY 18:25:38 [stride_detector_cover] engine_0: ##   0:13:31  Writing trace to Yosys witness file: engine_0/trace757.yw
SBY 18:25:38 [stride_detector_cover] engine_0.trace757: Generating simulation trace for witness file: engine_0/trace757.yw
SBY 18:25:38 [stride_detector_cover] engine_0: ##   0:13:32  Checking cover reachability in step 0..
SBY 18:25:38 [stride_detector_cover] engine_0: ##   0:13:32  Reached cover statement at stride_values.stride_values_2.stride_2_seen_375 in step 0.
SBY 18:25:38 [stride_detector_cover] engine_0: ##   0:13:32  Writing trace to Verilog testbench: engine_0/trace758_tb.v
SBY 18:25:38 [stride_detector_cover] engine_0: ##   0:13:32  Writing trace to constraints file: engine_0/trace758.smtc
SBY 18:25:38 [stride_detector_cover] engine_0.trace472: finished (returncode=0)
SBY 18:25:39 [stride_detector_cover] engine_0: ##   0:13:32  Writing trace to Yosys witness file: engine_0/trace758.yw
SBY 18:25:39 [stride_detector_cover] engine_0.trace758: Generating simulation trace for witness file: engine_0/trace758.yw
SBY 18:25:39 [stride_detector_cover] engine_0: ##   0:13:32  Checking cover reachability in step 0..
SBY 18:25:39 [stride_detector_cover] engine_0.trace479: starting process "cd stride_detector_cover/engine_0; yosys -ql trace479.log trace479.ys"
SBY 18:25:39 [stride_detector_cover] engine_0: ##   0:13:33  Reached cover statement at stride_values.stride_values_2.stride_2_seen_343 in step 0.
SBY 18:25:39 [stride_detector_cover] engine_0: ##   0:13:33  Writing trace to Verilog testbench: engine_0/trace759_tb.v
SBY 18:25:39 [stride_detector_cover] engine_0: ##   0:13:33  Writing trace to constraints file: engine_0/trace759.smtc
SBY 18:25:40 [stride_detector_cover] engine_0: ##   0:13:33  Writing trace to Yosys witness file: engine_0/trace759.yw
SBY 18:25:40 [stride_detector_cover] engine_0.trace759: Generating simulation trace for witness file: engine_0/trace759.yw
SBY 18:25:40 [stride_detector_cover] engine_0: ##   0:13:34  Checking cover reachability in step 0..
SBY 18:25:40 [stride_detector_cover] engine_0.trace473: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:40 [stride_detector_cover] engine_0.trace473: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:40 [stride_detector_cover] engine_0.trace473: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:40 [stride_detector_cover] engine_0.trace473: This license was issued to John P Wickerson.
SBY 18:25:40 [stride_detector_cover] engine_0.trace473: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:40 [stride_detector_cover] engine_0: ##   0:13:34  Reached cover statement at stride_values.stride_values_2.stride_2_seen_311 in step 0.
SBY 18:25:40 [stride_detector_cover] engine_0: ##   0:13:34  Writing trace to Verilog testbench: engine_0/trace760_tb.v
SBY 18:25:40 [stride_detector_cover] engine_0: ##   0:13:34  Writing trace to constraints file: engine_0/trace760.smtc
SBY 18:25:41 [stride_detector_cover] engine_0: ##   0:13:34  Writing trace to Yosys witness file: engine_0/trace760.yw
SBY 18:25:41 [stride_detector_cover] engine_0.trace760: Generating simulation trace for witness file: engine_0/trace760.yw
SBY 18:25:41 [stride_detector_cover] engine_0: ##   0:13:35  Checking cover reachability in step 0..
SBY 18:25:41 [stride_detector_cover] engine_0.trace473: finished (returncode=0)
SBY 18:25:41 [stride_detector_cover] engine_0.trace480: starting process "cd stride_detector_cover/engine_0; yosys -ql trace480.log trace480.ys"
SBY 18:25:42 [stride_detector_cover] engine_0: ##   0:13:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_279 in step 0.
SBY 18:25:42 [stride_detector_cover] engine_0: ##   0:13:36  Writing trace to Verilog testbench: engine_0/trace761_tb.v
SBY 18:25:42 [stride_detector_cover] engine_0: ##   0:13:36  Writing trace to constraints file: engine_0/trace761.smtc
SBY 18:25:42 [stride_detector_cover] engine_0: ##   0:13:36  Writing trace to Yosys witness file: engine_0/trace761.yw
SBY 18:25:42 [stride_detector_cover] engine_0.trace761: Generating simulation trace for witness file: engine_0/trace761.yw
SBY 18:25:43 [stride_detector_cover] engine_0: ##   0:13:36  Checking cover reachability in step 0..
SBY 18:25:43 [stride_detector_cover] engine_0: ##   0:13:37  Reached cover statement at stride_values.stride_values_2.stride_2_seen_247 in step 0.
SBY 18:25:43 [stride_detector_cover] engine_0: ##   0:13:37  Writing trace to Verilog testbench: engine_0/trace762_tb.v
SBY 18:25:43 [stride_detector_cover] engine_0: ##   0:13:37  Writing trace to constraints file: engine_0/trace762.smtc
SBY 18:25:43 [stride_detector_cover] engine_0: ##   0:13:37  Writing trace to Yosys witness file: engine_0/trace762.yw
SBY 18:25:43 [stride_detector_cover] engine_0.trace762: Generating simulation trace for witness file: engine_0/trace762.yw
SBY 18:25:44 [stride_detector_cover] engine_0: ##   0:13:37  Checking cover reachability in step 0..
SBY 18:25:44 [stride_detector_cover] engine_0: ##   0:13:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_23 in step 0.
SBY 18:25:44 [stride_detector_cover] engine_0: ##   0:13:38  Writing trace to Verilog testbench: engine_0/trace763_tb.v
SBY 18:25:44 [stride_detector_cover] engine_0: ##   0:13:38  Writing trace to constraints file: engine_0/trace763.smtc
SBY 18:25:44 [stride_detector_cover] engine_0: ##   0:13:38  Writing trace to Yosys witness file: engine_0/trace763.yw
SBY 18:25:44 [stride_detector_cover] engine_0.trace763: Generating simulation trace for witness file: engine_0/trace763.yw
SBY 18:25:45 [stride_detector_cover] engine_0: ##   0:13:38  Checking cover reachability in step 0..
SBY 18:25:45 [stride_detector_cover] engine_0.trace474: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:45 [stride_detector_cover] engine_0.trace474: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:45 [stride_detector_cover] engine_0.trace474: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:45 [stride_detector_cover] engine_0.trace474: This license was issued to John P Wickerson.
SBY 18:25:45 [stride_detector_cover] engine_0.trace474: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:45 [stride_detector_cover] engine_0: ##   0:13:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_215 in step 0.
SBY 18:25:45 [stride_detector_cover] engine_0: ##   0:13:39  Writing trace to Verilog testbench: engine_0/trace764_tb.v
SBY 18:25:45 [stride_detector_cover] engine_0.trace475: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:45 [stride_detector_cover] engine_0.trace475: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:45 [stride_detector_cover] engine_0.trace475: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:45 [stride_detector_cover] engine_0.trace475: This license was issued to John P Wickerson.
SBY 18:25:46 [stride_detector_cover] engine_0.trace475: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:46 [stride_detector_cover] engine_0: ##   0:13:39  Writing trace to constraints file: engine_0/trace764.smtc
SBY 18:25:46 [stride_detector_cover] engine_0: ##   0:13:40  Writing trace to Yosys witness file: engine_0/trace764.yw
SBY 18:25:46 [stride_detector_cover] engine_0.trace764: Generating simulation trace for witness file: engine_0/trace764.yw
SBY 18:25:46 [stride_detector_cover] engine_0: ##   0:13:40  Checking cover reachability in step 0..
SBY 18:25:46 [stride_detector_cover] engine_0.trace476: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:46 [stride_detector_cover] engine_0.trace476: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:46 [stride_detector_cover] engine_0.trace476: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:46 [stride_detector_cover] engine_0.trace476: This license was issued to John P Wickerson.
SBY 18:25:46 [stride_detector_cover] engine_0.trace476: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:47 [stride_detector_cover] engine_0: ##   0:13:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_183 in step 0.
SBY 18:25:47 [stride_detector_cover] engine_0: ##   0:13:40  Writing trace to Verilog testbench: engine_0/trace765_tb.v
SBY 18:25:47 [stride_detector_cover] engine_0.trace477: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:47 [stride_detector_cover] engine_0.trace477: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:47 [stride_detector_cover] engine_0.trace477: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:47 [stride_detector_cover] engine_0.trace477: This license was issued to John P Wickerson.
SBY 18:25:47 [stride_detector_cover] engine_0.trace477: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:47 [stride_detector_cover] engine_0: ##   0:13:40  Writing trace to constraints file: engine_0/trace765.smtc
SBY 18:25:47 [stride_detector_cover] engine_0: ##   0:13:41  Writing trace to Yosys witness file: engine_0/trace765.yw
SBY 18:25:47 [stride_detector_cover] engine_0.trace474: finished (returncode=0)
SBY 18:25:47 [stride_detector_cover] engine_0.trace765: Generating simulation trace for witness file: engine_0/trace765.yw
SBY 18:25:47 [stride_detector_cover] engine_0: ##   0:13:41  Checking cover reachability in step 0..
SBY 18:25:47 [stride_detector_cover] engine_0.trace475: finished (returncode=0)
SBY 18:25:48 [stride_detector_cover] engine_0.trace478: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:48 [stride_detector_cover] engine_0.trace478: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:48 [stride_detector_cover] engine_0.trace478: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:48 [stride_detector_cover] engine_0.trace478: This license was issued to John P Wickerson.
SBY 18:25:48 [stride_detector_cover] engine_0.trace478: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:48 [stride_detector_cover] engine_0.trace481: starting process "cd stride_detector_cover/engine_0; yosys -ql trace481.log trace481.ys"
SBY 18:25:48 [stride_detector_cover] engine_0.trace476: finished (returncode=0)
SBY 18:25:48 [stride_detector_cover] engine_0.trace482: starting process "cd stride_detector_cover/engine_0; yosys -ql trace482.log trace482.ys"
SBY 18:25:48 [stride_detector_cover] engine_0: ##   0:13:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_151 in step 0.
SBY 18:25:48 [stride_detector_cover] engine_0: ##   0:13:42  Writing trace to Verilog testbench: engine_0/trace766_tb.v
SBY 18:25:48 [stride_detector_cover] engine_0: ##   0:13:42  Writing trace to constraints file: engine_0/trace766.smtc
SBY 18:25:48 [stride_detector_cover] engine_0: ##   0:13:42  Writing trace to Yosys witness file: engine_0/trace766.yw
SBY 18:25:48 [stride_detector_cover] engine_0.trace766: Generating simulation trace for witness file: engine_0/trace766.yw
SBY 18:25:49 [stride_detector_cover] engine_0: ##   0:13:42  Checking cover reachability in step 0..
SBY 18:25:49 [stride_detector_cover] engine_0.trace477: finished (returncode=0)
SBY 18:25:49 [stride_detector_cover] engine_0.trace483: starting process "cd stride_detector_cover/engine_0; yosys -ql trace483.log trace483.ys"
SBY 18:25:49 [stride_detector_cover] engine_0.trace478: finished (returncode=0)
SBY 18:25:49 [stride_detector_cover] engine_0.trace484: starting process "cd stride_detector_cover/engine_0; yosys -ql trace484.log trace484.ys"
SBY 18:25:49 [stride_detector_cover] engine_0.trace479: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:49 [stride_detector_cover] engine_0.trace479: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:49 [stride_detector_cover] engine_0.trace479: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:49 [stride_detector_cover] engine_0.trace479: This license was issued to John P Wickerson.
SBY 18:25:49 [stride_detector_cover] engine_0.trace479: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:49 [stride_detector_cover] engine_0.trace485: starting process "cd stride_detector_cover/engine_0; yosys -ql trace485.log trace485.ys"
SBY 18:25:50 [stride_detector_cover] engine_0: ##   0:13:43  Reached cover statement at stride_values.stride_values_2.stride_2_seen_119 in step 0.
SBY 18:25:50 [stride_detector_cover] engine_0: ##   0:13:43  Writing trace to Verilog testbench: engine_0/trace767_tb.v
SBY 18:25:50 [stride_detector_cover] engine_0: ##   0:13:44  Writing trace to constraints file: engine_0/trace767.smtc
SBY 18:25:50 [stride_detector_cover] engine_0: ##   0:13:44  Writing trace to Yosys witness file: engine_0/trace767.yw
SBY 18:25:50 [stride_detector_cover] engine_0.trace767: Generating simulation trace for witness file: engine_0/trace767.yw
SBY 18:25:50 [stride_detector_cover] engine_0: ##   0:13:44  Checking cover reachability in step 0..
SBY 18:25:50 [stride_detector_cover] engine_0.trace479: finished (returncode=0)
SBY 18:25:50 [stride_detector_cover] engine_0: ##   0:13:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1015 in step 0.
SBY 18:25:50 [stride_detector_cover] engine_0: ##   0:13:44  Writing trace to Verilog testbench: engine_0/trace768_tb.v
SBY 18:25:50 [stride_detector_cover] engine_0: ##   0:13:44  Writing trace to constraints file: engine_0/trace768.smtc
SBY 18:25:51 [stride_detector_cover] engine_0: ##   0:13:44  Writing trace to Yosys witness file: engine_0/trace768.yw
SBY 18:25:51 [stride_detector_cover] engine_0.trace486: starting process "cd stride_detector_cover/engine_0; yosys -ql trace486.log trace486.ys"
SBY 18:25:51 [stride_detector_cover] engine_0.trace768: Generating simulation trace for witness file: engine_0/trace768.yw
SBY 18:25:51 [stride_detector_cover] engine_0: ##   0:13:45  Checking cover reachability in step 0..
SBY 18:25:51 [stride_detector_cover] engine_0: ##   0:13:45  Reached cover statement at stride_values.stride_values_2.stride_2_seen_981 in step 0.
SBY 18:25:51 [stride_detector_cover] engine_0: ##   0:13:45  Writing trace to Verilog testbench: engine_0/trace769_tb.v
SBY 18:25:51 [stride_detector_cover] engine_0: ##   0:13:45  Writing trace to constraints file: engine_0/trace769.smtc
SBY 18:25:52 [stride_detector_cover] engine_0.trace480: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:52 [stride_detector_cover] engine_0.trace480: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:52 [stride_detector_cover] engine_0.trace480: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:52 [stride_detector_cover] engine_0.trace480: This license was issued to John P Wickerson.
SBY 18:25:52 [stride_detector_cover] engine_0.trace480: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:52 [stride_detector_cover] engine_0: ##   0:13:46  Writing trace to Yosys witness file: engine_0/trace769.yw
SBY 18:25:52 [stride_detector_cover] engine_0.trace769: Generating simulation trace for witness file: engine_0/trace769.yw
SBY 18:25:52 [stride_detector_cover] engine_0: ##   0:13:46  Checking cover reachability in step 0..
SBY 18:25:53 [stride_detector_cover] engine_0.trace480: finished (returncode=0)
SBY 18:25:53 [stride_detector_cover] engine_0.trace487: starting process "cd stride_detector_cover/engine_0; yosys -ql trace487.log trace487.ys"
SBY 18:25:53 [stride_detector_cover] engine_0: ##   0:13:47  Reached cover statement at stride_values.stride_values_2.stride_2_seen_949 in step 0.
SBY 18:25:53 [stride_detector_cover] engine_0: ##   0:13:47  Writing trace to Verilog testbench: engine_0/trace770_tb.v
SBY 18:25:53 [stride_detector_cover] engine_0: ##   0:13:47  Writing trace to constraints file: engine_0/trace770.smtc
SBY 18:25:53 [stride_detector_cover] engine_0: ##   0:13:47  Writing trace to Yosys witness file: engine_0/trace770.yw
SBY 18:25:53 [stride_detector_cover] engine_0.trace770: Generating simulation trace for witness file: engine_0/trace770.yw
SBY 18:25:54 [stride_detector_cover] engine_0: ##   0:13:47  Checking cover reachability in step 0..
SBY 18:25:54 [stride_detector_cover] engine_0: ##   0:13:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_917 in step 0.
SBY 18:25:54 [stride_detector_cover] engine_0: ##   0:13:48  Writing trace to Verilog testbench: engine_0/trace771_tb.v
SBY 18:25:54 [stride_detector_cover] engine_0: ##   0:13:48  Writing trace to constraints file: engine_0/trace771.smtc
SBY 18:25:54 [stride_detector_cover] engine_0: ##   0:13:48  Writing trace to Yosys witness file: engine_0/trace771.yw
SBY 18:25:54 [stride_detector_cover] engine_0.trace771: Generating simulation trace for witness file: engine_0/trace771.yw
SBY 18:25:55 [stride_detector_cover] engine_0: ##   0:13:48  Checking cover reachability in step 0..
SBY 18:25:55 [stride_detector_cover] engine_0: ##   0:13:49  Reached cover statement at stride_values.stride_values_2.stride_2_seen_885 in step 0.
SBY 18:25:55 [stride_detector_cover] engine_0: ##   0:13:49  Writing trace to Verilog testbench: engine_0/trace772_tb.v
SBY 18:25:55 [stride_detector_cover] engine_0: ##   0:13:49  Writing trace to constraints file: engine_0/trace772.smtc
SBY 18:25:55 [stride_detector_cover] engine_0: ##   0:13:49  Writing trace to Yosys witness file: engine_0/trace772.yw
SBY 18:25:55 [stride_detector_cover] engine_0.trace772: Generating simulation trace for witness file: engine_0/trace772.yw
SBY 18:25:56 [stride_detector_cover] engine_0: ##   0:13:49  Checking cover reachability in step 0..
SBY 18:25:56 [stride_detector_cover] engine_0.trace481: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:56 [stride_detector_cover] engine_0.trace481: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:56 [stride_detector_cover] engine_0.trace481: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:56 [stride_detector_cover] engine_0.trace481: This license was issued to John P Wickerson.
SBY 18:25:56 [stride_detector_cover] engine_0.trace481: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:56 [stride_detector_cover] engine_0.trace482: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:56 [stride_detector_cover] engine_0.trace482: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:56 [stride_detector_cover] engine_0.trace482: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:56 [stride_detector_cover] engine_0.trace482: This license was issued to John P Wickerson.
SBY 18:25:56 [stride_detector_cover] engine_0.trace482: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:56 [stride_detector_cover] engine_0: ##   0:13:50  Reached cover statement at stride_values.stride_values_2.stride_2_seen_853 in step 0.
SBY 18:25:56 [stride_detector_cover] engine_0: ##   0:13:50  Writing trace to Verilog testbench: engine_0/trace773_tb.v
SBY 18:25:56 [stride_detector_cover] engine_0: ##   0:13:50  Writing trace to constraints file: engine_0/trace773.smtc
SBY 18:25:56 [stride_detector_cover] engine_0: ##   0:13:50  Writing trace to Yosys witness file: engine_0/trace773.yw
SBY 18:25:57 [stride_detector_cover] engine_0.trace773: Generating simulation trace for witness file: engine_0/trace773.yw
SBY 18:25:57 [stride_detector_cover] engine_0: ##   0:13:51  Checking cover reachability in step 0..
SBY 18:25:57 [stride_detector_cover] engine_0.trace483: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:57 [stride_detector_cover] engine_0.trace483: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:57 [stride_detector_cover] engine_0.trace483: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:57 [stride_detector_cover] engine_0.trace483: This license was issued to John P Wickerson.
SBY 18:25:57 [stride_detector_cover] engine_0.trace483: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:57 [stride_detector_cover] engine_0.trace481: finished (returncode=0)
SBY 18:25:58 [stride_detector_cover] engine_0.trace484: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:58 [stride_detector_cover] engine_0.trace484: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:58 [stride_detector_cover] engine_0.trace484: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:58 [stride_detector_cover] engine_0.trace484: This license was issued to John P Wickerson.
SBY 18:25:58 [stride_detector_cover] engine_0.trace484: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:58 [stride_detector_cover] engine_0: ##   0:13:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_85 in step 0.
SBY 18:25:58 [stride_detector_cover] engine_0: ##   0:13:51  Writing trace to Verilog testbench: engine_0/trace774_tb.v
SBY 18:25:58 [stride_detector_cover] engine_0: ##   0:13:52  Writing trace to constraints file: engine_0/trace774.smtc
SBY 18:25:58 [stride_detector_cover] engine_0: ##   0:13:52  Writing trace to Yosys witness file: engine_0/trace774.yw
SBY 18:25:58 [stride_detector_cover] engine_0.trace774: Generating simulation trace for witness file: engine_0/trace774.yw
SBY 18:25:58 [stride_detector_cover] engine_0: ##   0:13:52  Checking cover reachability in step 0..
SBY 18:25:58 [stride_detector_cover] engine_0.trace482: finished (returncode=0)
SBY 18:25:58 [stride_detector_cover] engine_0.trace485: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:58 [stride_detector_cover] engine_0.trace485: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:58 [stride_detector_cover] engine_0.trace485: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:58 [stride_detector_cover] engine_0.trace485: This license was issued to John P Wickerson.
SBY 18:25:58 [stride_detector_cover] engine_0.trace485: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:58 [stride_detector_cover] engine_0.trace488: starting process "cd stride_detector_cover/engine_0; yosys -ql trace488.log trace488.ys"
SBY 18:25:58 [stride_detector_cover] engine_0.trace483: finished (returncode=0)
SBY 18:25:59 [stride_detector_cover] engine_0.trace489: starting process "cd stride_detector_cover/engine_0; yosys -ql trace489.log trace489.ys"
SBY 18:25:59 [stride_detector_cover] engine_0: ##   0:13:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_821 in step 0.
SBY 18:25:59 [stride_detector_cover] engine_0: ##   0:13:52  Writing trace to Verilog testbench: engine_0/trace775_tb.v
SBY 18:25:59 [stride_detector_cover] engine_0: ##   0:13:53  Writing trace to constraints file: engine_0/trace775.smtc
SBY 18:25:59 [stride_detector_cover] engine_0: ##   0:13:53  Writing trace to Yosys witness file: engine_0/trace775.yw
SBY 18:25:59 [stride_detector_cover] engine_0.trace775: Generating simulation trace for witness file: engine_0/trace775.yw
SBY 18:25:59 [stride_detector_cover] engine_0: ##   0:13:53  Checking cover reachability in step 0..
SBY 18:25:59 [stride_detector_cover] engine_0.trace484: finished (returncode=0)
SBY 18:25:59 [stride_detector_cover] engine_0.trace486: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:25:59 [stride_detector_cover] engine_0.trace486: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:25:59 [stride_detector_cover] engine_0.trace486: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:25:59 [stride_detector_cover] engine_0.trace486: This license was issued to John P Wickerson.
SBY 18:25:59 [stride_detector_cover] engine_0.trace486: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:25:59 [stride_detector_cover] engine_0.trace490: starting process "cd stride_detector_cover/engine_0; yosys -ql trace490.log trace490.ys"
SBY 18:25:59 [stride_detector_cover] engine_0.trace485: finished (returncode=0)
SBY 18:25:59 [stride_detector_cover] engine_0.trace491: starting process "cd stride_detector_cover/engine_0; yosys -ql trace491.log trace491.ys"
SBY 18:25:59 [stride_detector_cover] engine_0.trace492: starting process "cd stride_detector_cover/engine_0; yosys -ql trace492.log trace492.ys"
SBY 18:26:00 [stride_detector_cover] engine_0: ##   0:13:54  Reached cover statement at stride_values.stride_values_2.stride_2_seen_789 in step 0.
SBY 18:26:00 [stride_detector_cover] engine_0: ##   0:13:54  Writing trace to Verilog testbench: engine_0/trace776_tb.v
SBY 18:26:00 [stride_detector_cover] engine_0: ##   0:13:54  Writing trace to constraints file: engine_0/trace776.smtc
SBY 18:26:00 [stride_detector_cover] engine_0.trace486: finished (returncode=0)
SBY 18:26:00 [stride_detector_cover] engine_0: ##   0:13:54  Writing trace to Yosys witness file: engine_0/trace776.yw
SBY 18:26:00 [stride_detector_cover] engine_0.trace776: Generating simulation trace for witness file: engine_0/trace776.yw
SBY 18:26:00 [stride_detector_cover] engine_0: ##   0:13:54  Checking cover reachability in step 0..
SBY 18:26:00 [stride_detector_cover] engine_0.trace493: starting process "cd stride_detector_cover/engine_0; yosys -ql trace493.log trace493.ys"
SBY 18:26:00 [stride_detector_cover] engine_0.trace487: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:00 [stride_detector_cover] engine_0.trace487: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:00 [stride_detector_cover] engine_0.trace487: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:00 [stride_detector_cover] engine_0.trace487: This license was issued to John P Wickerson.
SBY 18:26:00 [stride_detector_cover] engine_0.trace487: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:01 [stride_detector_cover] engine_0: ##   0:13:55  Reached cover statement at stride_values.stride_values_2.stride_2_seen_757 in step 0.
SBY 18:26:01 [stride_detector_cover] engine_0: ##   0:13:55  Writing trace to Verilog testbench: engine_0/trace777_tb.v
SBY 18:26:01 [stride_detector_cover] engine_0: ##   0:13:55  Writing trace to constraints file: engine_0/trace777.smtc
SBY 18:26:02 [stride_detector_cover] engine_0: ##   0:13:55  Writing trace to Yosys witness file: engine_0/trace777.yw
SBY 18:26:02 [stride_detector_cover] engine_0.trace487: finished (returncode=0)
SBY 18:26:02 [stride_detector_cover] engine_0.trace777: Generating simulation trace for witness file: engine_0/trace777.yw
SBY 18:26:02 [stride_detector_cover] engine_0: ##   0:13:56  Checking cover reachability in step 0..
SBY 18:26:02 [stride_detector_cover] engine_0.trace494: starting process "cd stride_detector_cover/engine_0; yosys -ql trace494.log trace494.ys"
SBY 18:26:03 [stride_detector_cover] engine_0: ##   0:13:57  Reached cover statement at stride_values.stride_values_2.stride_2_seen_725 in step 0.
SBY 18:26:03 [stride_detector_cover] engine_0: ##   0:13:57  Writing trace to Verilog testbench: engine_0/trace778_tb.v
SBY 18:26:03 [stride_detector_cover] engine_0: ##   0:13:57  Writing trace to constraints file: engine_0/trace778.smtc
SBY 18:26:03 [stride_detector_cover] engine_0: ##   0:13:57  Writing trace to Yosys witness file: engine_0/trace778.yw
SBY 18:26:03 [stride_detector_cover] engine_0.trace778: Generating simulation trace for witness file: engine_0/trace778.yw
SBY 18:26:04 [stride_detector_cover] engine_0: ##   0:13:57  Checking cover reachability in step 0..
SBY 18:26:04 [stride_detector_cover] engine_0: ##   0:13:58  Reached cover statement at stride_values.stride_values_2.stride_2_seen_693 in step 0.
SBY 18:26:04 [stride_detector_cover] engine_0: ##   0:13:58  Writing trace to Verilog testbench: engine_0/trace779_tb.v
SBY 18:26:04 [stride_detector_cover] engine_0: ##   0:13:58  Writing trace to constraints file: engine_0/trace779.smtc
SBY 18:26:04 [stride_detector_cover] engine_0: ##   0:13:58  Writing trace to Yosys witness file: engine_0/trace779.yw
SBY 18:26:04 [stride_detector_cover] engine_0.trace779: Generating simulation trace for witness file: engine_0/trace779.yw
SBY 18:26:05 [stride_detector_cover] engine_0: ##   0:13:58  Checking cover reachability in step 0..
SBY 18:26:05 [stride_detector_cover] engine_0: ##   0:13:59  Reached cover statement at stride_values.stride_values_2.stride_2_seen_661 in step 0.
SBY 18:26:05 [stride_detector_cover] engine_0: ##   0:13:59  Writing trace to Verilog testbench: engine_0/trace780_tb.v
SBY 18:26:05 [stride_detector_cover] engine_0: ##   0:13:59  Writing trace to constraints file: engine_0/trace780.smtc
SBY 18:26:05 [stride_detector_cover] engine_0: ##   0:13:59  Writing trace to Yosys witness file: engine_0/trace780.yw
SBY 18:26:06 [stride_detector_cover] engine_0.trace780: Generating simulation trace for witness file: engine_0/trace780.yw
SBY 18:26:06 [stride_detector_cover] engine_0: ##   0:14:00  Checking cover reachability in step 0..
SBY 18:26:06 [stride_detector_cover] engine_0.trace488: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:06 [stride_detector_cover] engine_0.trace488: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:06 [stride_detector_cover] engine_0.trace488: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:06 [stride_detector_cover] engine_0.trace488: This license was issued to John P Wickerson.
SBY 18:26:06 [stride_detector_cover] engine_0.trace488: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:06 [stride_detector_cover] engine_0.trace489: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:06 [stride_detector_cover] engine_0.trace489: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:06 [stride_detector_cover] engine_0.trace489: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:06 [stride_detector_cover] engine_0.trace489: This license was issued to John P Wickerson.
SBY 18:26:06 [stride_detector_cover] engine_0.trace489: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:07 [stride_detector_cover] engine_0: ##   0:14:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_629 in step 0.
SBY 18:26:07 [stride_detector_cover] engine_0: ##   0:14:00  Writing trace to Verilog testbench: engine_0/trace781_tb.v
SBY 18:26:07 [stride_detector_cover] engine_0: ##   0:14:00  Writing trace to constraints file: engine_0/trace781.smtc
SBY 18:26:07 [stride_detector_cover] engine_0: ##   0:14:01  Writing trace to Yosys witness file: engine_0/trace781.yw
SBY 18:26:07 [stride_detector_cover] engine_0.trace781: Generating simulation trace for witness file: engine_0/trace781.yw
SBY 18:26:07 [stride_detector_cover] engine_0: ##   0:14:01  Checking cover reachability in step 0..
SBY 18:26:07 [stride_detector_cover] engine_0.trace490: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:07 [stride_detector_cover] engine_0.trace490: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:07 [stride_detector_cover] engine_0.trace490: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:07 [stride_detector_cover] engine_0.trace490: This license was issued to John P Wickerson.
SBY 18:26:07 [stride_detector_cover] engine_0.trace490: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:08 [stride_detector_cover] engine_0: ##   0:14:02  Reached cover statement at stride_values.stride_values_2.stride_2_seen_597 in step 0.
SBY 18:26:08 [stride_detector_cover] engine_0: ##   0:14:02  Writing trace to Verilog testbench: engine_0/trace782_tb.v
SBY 18:26:08 [stride_detector_cover] engine_0.trace491: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:08 [stride_detector_cover] engine_0.trace491: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:08 [stride_detector_cover] engine_0.trace491: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:08 [stride_detector_cover] engine_0.trace491: This license was issued to John P Wickerson.
SBY 18:26:08 [stride_detector_cover] engine_0.trace491: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:08 [stride_detector_cover] engine_0.trace492: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:08 [stride_detector_cover] engine_0.trace492: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:08 [stride_detector_cover] engine_0.trace492: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:08 [stride_detector_cover] engine_0.trace492: This license was issued to John P Wickerson.
SBY 18:26:08 [stride_detector_cover] engine_0.trace492: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:08 [stride_detector_cover] engine_0: ##   0:14:02  Writing trace to constraints file: engine_0/trace782.smtc
SBY 18:26:08 [stride_detector_cover] engine_0: ##   0:14:02  Writing trace to Yosys witness file: engine_0/trace782.yw
SBY 18:26:08 [stride_detector_cover] engine_0.trace488: finished (returncode=0)
SBY 18:26:09 [stride_detector_cover] engine_0.trace493: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:09 [stride_detector_cover] engine_0.trace493: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:09 [stride_detector_cover] engine_0.trace493: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:09 [stride_detector_cover] engine_0.trace493: This license was issued to John P Wickerson.
SBY 18:26:09 [stride_detector_cover] engine_0.trace493: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:09 [stride_detector_cover] engine_0.trace782: Generating simulation trace for witness file: engine_0/trace782.yw
SBY 18:26:09 [stride_detector_cover] engine_0: ##   0:14:02  Checking cover reachability in step 0..
SBY 18:26:09 [stride_detector_cover] engine_0.trace489: finished (returncode=0)
SBY 18:26:09 [stride_detector_cover] engine_0.trace495: starting process "cd stride_detector_cover/engine_0; yosys -ql trace495.log trace495.ys"
SBY 18:26:09 [stride_detector_cover] engine_0.trace490: finished (returncode=0)
SBY 18:26:09 [stride_detector_cover] engine_0.trace492: finished (returncode=0)
SBY 18:26:09 [stride_detector_cover] engine_0.trace496: starting process "cd stride_detector_cover/engine_0; yosys -ql trace496.log trace496.ys"
SBY 18:26:10 [stride_detector_cover] engine_0: ##   0:14:03  Reached cover statement at stride_values.stride_values_2.stride_2_seen_565 in step 0.
SBY 18:26:10 [stride_detector_cover] engine_0: ##   0:14:03  Writing trace to Verilog testbench: engine_0/trace783_tb.v
SBY 18:26:10 [stride_detector_cover] engine_0: ##   0:14:03  Writing trace to constraints file: engine_0/trace783.smtc
SBY 18:26:10 [stride_detector_cover] engine_0: ##   0:14:03  Writing trace to Yosys witness file: engine_0/trace783.yw
SBY 18:26:10 [stride_detector_cover] engine_0.trace491: finished (returncode=0)
SBY 18:26:10 [stride_detector_cover] engine_0.trace497: starting process "cd stride_detector_cover/engine_0; yosys -ql trace497.log trace497.ys"
SBY 18:26:10 [stride_detector_cover] engine_0.trace783: Generating simulation trace for witness file: engine_0/trace783.yw
SBY 18:26:10 [stride_detector_cover] engine_0: ##   0:14:04  Checking cover reachability in step 0..
SBY 18:26:10 [stride_detector_cover] engine_0.trace493: finished (returncode=0)
SBY 18:26:10 [stride_detector_cover] engine_0.trace498: starting process "cd stride_detector_cover/engine_0; yosys -ql trace498.log trace498.ys"
SBY 18:26:10 [stride_detector_cover] engine_0.trace499: starting process "cd stride_detector_cover/engine_0; yosys -ql trace499.log trace499.ys"
SBY 18:26:11 [stride_detector_cover] engine_0: ##   0:14:05  Reached cover statement at stride_values.stride_values_2.stride_2_seen_533 in step 0.
SBY 18:26:11 [stride_detector_cover] engine_0: ##   0:14:05  Writing trace to Verilog testbench: engine_0/trace784_tb.v
SBY 18:26:11 [stride_detector_cover] engine_0: ##   0:14:05  Writing trace to constraints file: engine_0/trace784.smtc
SBY 18:26:11 [stride_detector_cover] engine_0.trace494: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:11 [stride_detector_cover] engine_0.trace494: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:11 [stride_detector_cover] engine_0.trace494: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:11 [stride_detector_cover] engine_0.trace494: This license was issued to John P Wickerson.
SBY 18:26:11 [stride_detector_cover] engine_0.trace494: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:11 [stride_detector_cover] engine_0.trace500: starting process "cd stride_detector_cover/engine_0; yosys -ql trace500.log trace500.ys"
SBY 18:26:11 [stride_detector_cover] engine_0: ##   0:14:05  Writing trace to Yosys witness file: engine_0/trace784.yw
SBY 18:26:11 [stride_detector_cover] engine_0.trace784: Generating simulation trace for witness file: engine_0/trace784.yw
SBY 18:26:11 [stride_detector_cover] engine_0: ##   0:14:05  Checking cover reachability in step 0..
SBY 18:26:12 [stride_detector_cover] engine_0: ##   0:14:06  Reached cover statement at stride_values.stride_values_2.stride_2_seen_53 in step 0.
SBY 18:26:12 [stride_detector_cover] engine_0: ##   0:14:06  Writing trace to Verilog testbench: engine_0/trace785_tb.v
SBY 18:26:12 [stride_detector_cover] engine_0: ##   0:14:06  Writing trace to constraints file: engine_0/trace785.smtc
SBY 18:26:12 [stride_detector_cover] engine_0: ##   0:14:06  Writing trace to Yosys witness file: engine_0/trace785.yw
SBY 18:26:12 [stride_detector_cover] engine_0.trace785: Generating simulation trace for witness file: engine_0/trace785.yw
SBY 18:26:12 [stride_detector_cover] engine_0: ##   0:14:06  Checking cover reachability in step 0..
SBY 18:26:12 [stride_detector_cover] engine_0.trace494: finished (returncode=0)
SBY 18:26:13 [stride_detector_cover] engine_0.trace501: starting process "cd stride_detector_cover/engine_0; yosys -ql trace501.log trace501.ys"
SBY 18:26:13 [stride_detector_cover] engine_0: ##   0:14:07  Reached cover statement at stride_values.stride_values_2.stride_2_seen_501 in step 0.
SBY 18:26:13 [stride_detector_cover] engine_0: ##   0:14:07  Writing trace to Verilog testbench: engine_0/trace786_tb.v
SBY 18:26:13 [stride_detector_cover] engine_0: ##   0:14:07  Writing trace to constraints file: engine_0/trace786.smtc
SBY 18:26:13 [stride_detector_cover] engine_0: ##   0:14:07  Writing trace to Yosys witness file: engine_0/trace786.yw
SBY 18:26:13 [stride_detector_cover] engine_0.trace786: Generating simulation trace for witness file: engine_0/trace786.yw
SBY 18:26:13 [stride_detector_cover] engine_0: ##   0:14:07  Checking cover reachability in step 0..
SBY 18:26:14 [stride_detector_cover] engine_0: ##   0:14:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_469 in step 0.
SBY 18:26:14 [stride_detector_cover] engine_0: ##   0:14:08  Writing trace to Verilog testbench: engine_0/trace787_tb.v
SBY 18:26:14 [stride_detector_cover] engine_0: ##   0:14:08  Writing trace to constraints file: engine_0/trace787.smtc
SBY 18:26:14 [stride_detector_cover] engine_0: ##   0:14:08  Writing trace to Yosys witness file: engine_0/trace787.yw
SBY 18:26:14 [stride_detector_cover] engine_0.trace787: Generating simulation trace for witness file: engine_0/trace787.yw
SBY 18:26:14 [stride_detector_cover] engine_0: ##   0:14:08  Checking cover reachability in step 0..
SBY 18:26:15 [stride_detector_cover] engine_0: ##   0:14:09  Reached cover statement at stride_values.stride_values_2.stride_2_seen_437 in step 0.
SBY 18:26:15 [stride_detector_cover] engine_0: ##   0:14:09  Writing trace to Verilog testbench: engine_0/trace788_tb.v
SBY 18:26:15 [stride_detector_cover] engine_0: ##   0:14:09  Writing trace to constraints file: engine_0/trace788.smtc
SBY 18:26:15 [stride_detector_cover] engine_0: ##   0:14:09  Writing trace to Yosys witness file: engine_0/trace788.yw
SBY 18:26:15 [stride_detector_cover] engine_0.trace788: Generating simulation trace for witness file: engine_0/trace788.yw
SBY 18:26:16 [stride_detector_cover] engine_0: ##   0:14:09  Checking cover reachability in step 0..
SBY 18:26:16 [stride_detector_cover] engine_0: ##   0:14:10  Reached cover statement at stride_values.stride_values_2.stride_2_seen_405 in step 0.
SBY 18:26:16 [stride_detector_cover] engine_0: ##   0:14:10  Writing trace to Verilog testbench: engine_0/trace789_tb.v
SBY 18:26:16 [stride_detector_cover] engine_0: ##   0:14:10  Writing trace to constraints file: engine_0/trace789.smtc
SBY 18:26:16 [stride_detector_cover] engine_0: ##   0:14:10  Writing trace to Yosys witness file: engine_0/trace789.yw
SBY 18:26:17 [stride_detector_cover] engine_0.trace789: Generating simulation trace for witness file: engine_0/trace789.yw
SBY 18:26:17 [stride_detector_cover] engine_0: ##   0:14:10  Checking cover reachability in step 0..
SBY 18:26:17 [stride_detector_cover] engine_0: ##   0:14:11  Reached cover statement at stride_values.stride_values_2.stride_2_seen_373 in step 0.
SBY 18:26:17 [stride_detector_cover] engine_0: ##   0:14:11  Writing trace to Verilog testbench: engine_0/trace790_tb.v
SBY 18:26:17 [stride_detector_cover] engine_0: ##   0:14:11  Writing trace to constraints file: engine_0/trace790.smtc
SBY 18:26:18 [stride_detector_cover] engine_0: ##   0:14:12  Writing trace to Yosys witness file: engine_0/trace790.yw
SBY 18:26:18 [stride_detector_cover] engine_0.trace790: Generating simulation trace for witness file: engine_0/trace790.yw
SBY 18:26:18 [stride_detector_cover] engine_0: ##   0:14:12  Checking cover reachability in step 0..
SBY 18:26:18 [stride_detector_cover] engine_0: ##   0:14:12  Reached cover statement at stride_values.stride_values_2.stride_2_seen_341 in step 0.
SBY 18:26:18 [stride_detector_cover] engine_0: ##   0:14:12  Writing trace to Verilog testbench: engine_0/trace791_tb.v
SBY 18:26:19 [stride_detector_cover] engine_0: ##   0:14:12  Writing trace to constraints file: engine_0/trace791.smtc
SBY 18:26:19 [stride_detector_cover] engine_0: ##   0:14:13  Writing trace to Yosys witness file: engine_0/trace791.yw
SBY 18:26:19 [stride_detector_cover] engine_0.trace791: Generating simulation trace for witness file: engine_0/trace791.yw
SBY 18:26:19 [stride_detector_cover] engine_0: ##   0:14:13  Checking cover reachability in step 0..
SBY 18:26:19 [stride_detector_cover] engine_0.trace495: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:19 [stride_detector_cover] engine_0.trace495: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:19 [stride_detector_cover] engine_0.trace495: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:19 [stride_detector_cover] engine_0.trace495: This license was issued to John P Wickerson.
SBY 18:26:19 [stride_detector_cover] engine_0.trace495: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:20 [stride_detector_cover] engine_0: ##   0:14:14  Reached cover statement at stride_values.stride_values_2.stride_2_seen_309 in step 0.
SBY 18:26:20 [stride_detector_cover] engine_0: ##   0:14:14  Writing trace to Verilog testbench: engine_0/trace792_tb.v
SBY 18:26:20 [stride_detector_cover] engine_0.trace496: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:20 [stride_detector_cover] engine_0.trace496: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:20 [stride_detector_cover] engine_0.trace496: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:20 [stride_detector_cover] engine_0.trace496: This license was issued to John P Wickerson.
SBY 18:26:20 [stride_detector_cover] engine_0.trace496: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:20 [stride_detector_cover] engine_0: ##   0:14:14  Writing trace to constraints file: engine_0/trace792.smtc
SBY 18:26:20 [stride_detector_cover] engine_0: ##   0:14:14  Writing trace to Yosys witness file: engine_0/trace792.yw
SBY 18:26:20 [stride_detector_cover] engine_0.trace497: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:20 [stride_detector_cover] engine_0.trace497: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:20 [stride_detector_cover] engine_0.trace497: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:20 [stride_detector_cover] engine_0.trace497: This license was issued to John P Wickerson.
SBY 18:26:20 [stride_detector_cover] engine_0.trace497: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:20 [stride_detector_cover] engine_0.trace792: Generating simulation trace for witness file: engine_0/trace792.yw
SBY 18:26:21 [stride_detector_cover] engine_0: ##   0:14:14  Checking cover reachability in step 0..
SBY 18:26:21 [stride_detector_cover] engine_0: ##   0:14:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_277 in step 0.
SBY 18:26:21 [stride_detector_cover] engine_0: ##   0:14:15  Writing trace to Verilog testbench: engine_0/trace793_tb.v
SBY 18:26:21 [stride_detector_cover] engine_0.trace495: finished (returncode=0)
SBY 18:26:21 [stride_detector_cover] engine_0.trace498: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:21 [stride_detector_cover] engine_0.trace498: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:21 [stride_detector_cover] engine_0.trace498: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:21 [stride_detector_cover] engine_0.trace498: This license was issued to John P Wickerson.
SBY 18:26:21 [stride_detector_cover] engine_0.trace498: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:21 [stride_detector_cover] engine_0.trace499: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:21 [stride_detector_cover] engine_0.trace499: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:21 [stride_detector_cover] engine_0.trace499: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:21 [stride_detector_cover] engine_0.trace499: This license was issued to John P Wickerson.
SBY 18:26:21 [stride_detector_cover] engine_0.trace499: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:21 [stride_detector_cover] engine_0: ##   0:14:15  Writing trace to constraints file: engine_0/trace793.smtc
SBY 18:26:21 [stride_detector_cover] engine_0: ##   0:14:15  Writing trace to Yosys witness file: engine_0/trace793.yw
SBY 18:26:21 [stride_detector_cover] engine_0.trace793: Generating simulation trace for witness file: engine_0/trace793.yw
SBY 18:26:22 [stride_detector_cover] engine_0: ##   0:14:15  Checking cover reachability in step 0..
SBY 18:26:22 [stride_detector_cover] engine_0.trace497: finished (returncode=0)
SBY 18:26:22 [stride_detector_cover] engine_0.trace500: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:22 [stride_detector_cover] engine_0.trace500: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:22 [stride_detector_cover] engine_0.trace500: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:22 [stride_detector_cover] engine_0.trace500: This license was issued to John P Wickerson.
SBY 18:26:22 [stride_detector_cover] engine_0.trace500: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:22 [stride_detector_cover] engine_0.trace502: starting process "cd stride_detector_cover/engine_0; yosys -ql trace502.log trace502.ys"
SBY 18:26:22 [stride_detector_cover] engine_0: ##   0:14:16  Reached cover statement at stride_values.stride_values_2.stride_2_seen_245 in step 0.
SBY 18:26:22 [stride_detector_cover] engine_0: ##   0:14:16  Writing trace to Verilog testbench: engine_0/trace794_tb.v
SBY 18:26:22 [stride_detector_cover] engine_0: ##   0:14:16  Writing trace to constraints file: engine_0/trace794.smtc
SBY 18:26:22 [stride_detector_cover] engine_0: ##   0:14:16  Writing trace to Yosys witness file: engine_0/trace794.yw
SBY 18:26:22 [stride_detector_cover] engine_0.trace496: finished (returncode=0)
SBY 18:26:22 [stride_detector_cover] engine_0.trace503: starting process "cd stride_detector_cover/engine_0; yosys -ql trace503.log trace503.ys"
SBY 18:26:23 [stride_detector_cover] engine_0.trace794: Generating simulation trace for witness file: engine_0/trace794.yw
SBY 18:26:23 [stride_detector_cover] engine_0: ##   0:14:16  Checking cover reachability in step 0..
SBY 18:26:23 [stride_detector_cover] engine_0.trace498: finished (returncode=0)
SBY 18:26:23 [stride_detector_cover] engine_0.trace504: starting process "cd stride_detector_cover/engine_0; yosys -ql trace504.log trace504.ys"
SBY 18:26:23 [stride_detector_cover] engine_0.trace499: finished (returncode=0)
SBY 18:26:23 [stride_detector_cover] engine_0.trace501: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:23 [stride_detector_cover] engine_0.trace501: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:23 [stride_detector_cover] engine_0.trace501: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:23 [stride_detector_cover] engine_0.trace501: This license was issued to John P Wickerson.
SBY 18:26:23 [stride_detector_cover] engine_0.trace501: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:23 [stride_detector_cover] engine_0.trace505: starting process "cd stride_detector_cover/engine_0; yosys -ql trace505.log trace505.ys"
SBY 18:26:24 [stride_detector_cover] engine_0: ##   0:14:17  Reached cover statement at stride_values.stride_values_2.stride_2_seen_213 in step 0.
SBY 18:26:24 [stride_detector_cover] engine_0: ##   0:14:17  Writing trace to Verilog testbench: engine_0/trace795_tb.v
SBY 18:26:24 [stride_detector_cover] engine_0: ##   0:14:18  Writing trace to constraints file: engine_0/trace795.smtc
SBY 18:26:24 [stride_detector_cover] engine_0: ##   0:14:18  Writing trace to Yosys witness file: engine_0/trace795.yw
SBY 18:26:24 [stride_detector_cover] engine_0.trace500: finished (returncode=0)
SBY 18:26:24 [stride_detector_cover] engine_0.trace506: starting process "cd stride_detector_cover/engine_0; yosys -ql trace506.log trace506.ys"
SBY 18:26:24 [stride_detector_cover] engine_0.trace795: Generating simulation trace for witness file: engine_0/trace795.yw
SBY 18:26:24 [stride_detector_cover] engine_0: ##   0:14:18  Checking cover reachability in step 0..
SBY 18:26:24 [stride_detector_cover] engine_0.trace507: starting process "cd stride_detector_cover/engine_0; yosys -ql trace507.log trace507.ys"
SBY 18:26:25 [stride_detector_cover] engine_0.trace501: finished (returncode=0)
SBY 18:26:25 [stride_detector_cover] engine_0: ##   0:14:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_21 in step 0.
SBY 18:26:25 [stride_detector_cover] engine_0: ##   0:14:19  Writing trace to Verilog testbench: engine_0/trace796_tb.v
SBY 18:26:25 [stride_detector_cover] engine_0: ##   0:14:19  Writing trace to constraints file: engine_0/trace796.smtc
SBY 18:26:25 [stride_detector_cover] engine_0: ##   0:14:19  Writing trace to Yosys witness file: engine_0/trace796.yw
SBY 18:26:25 [stride_detector_cover] engine_0.trace796: Generating simulation trace for witness file: engine_0/trace796.yw
SBY 18:26:25 [stride_detector_cover] engine_0: ##   0:14:19  Checking cover reachability in step 0..
SBY 18:26:25 [stride_detector_cover] engine_0.trace508: starting process "cd stride_detector_cover/engine_0; yosys -ql trace508.log trace508.ys"
SBY 18:26:26 [stride_detector_cover] engine_0: ##   0:14:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_181 in step 0.
SBY 18:26:26 [stride_detector_cover] engine_0: ##   0:14:19  Writing trace to Verilog testbench: engine_0/trace797_tb.v
SBY 18:26:26 [stride_detector_cover] engine_0: ##   0:14:19  Writing trace to constraints file: engine_0/trace797.smtc
SBY 18:26:26 [stride_detector_cover] engine_0: ##   0:14:20  Writing trace to Yosys witness file: engine_0/trace797.yw
SBY 18:26:26 [stride_detector_cover] engine_0.trace797: Generating simulation trace for witness file: engine_0/trace797.yw
SBY 18:26:26 [stride_detector_cover] engine_0: ##   0:14:20  Checking cover reachability in step 0..
SBY 18:26:27 [stride_detector_cover] engine_0: ##   0:14:21  Reached cover statement at stride_values.stride_values_2.stride_2_seen_149 in step 0.
SBY 18:26:27 [stride_detector_cover] engine_0: ##   0:14:21  Writing trace to Verilog testbench: engine_0/trace798_tb.v
SBY 18:26:27 [stride_detector_cover] engine_0: ##   0:14:21  Writing trace to constraints file: engine_0/trace798.smtc
SBY 18:26:28 [stride_detector_cover] engine_0: ##   0:14:21  Writing trace to Yosys witness file: engine_0/trace798.yw
SBY 18:26:28 [stride_detector_cover] engine_0.trace798: Generating simulation trace for witness file: engine_0/trace798.yw
SBY 18:26:28 [stride_detector_cover] engine_0: ##   0:14:22  Checking cover reachability in step 0..
SBY 18:26:28 [stride_detector_cover] engine_0: ##   0:14:22  Reached cover statement at stride_values.stride_values_2.stride_2_seen_117 in step 0.
SBY 18:26:28 [stride_detector_cover] engine_0: ##   0:14:22  Writing trace to Verilog testbench: engine_0/trace799_tb.v
SBY 18:26:28 [stride_detector_cover] engine_0: ##   0:14:22  Writing trace to constraints file: engine_0/trace799.smtc
SBY 18:26:28 [stride_detector_cover] engine_0: ##   0:14:22  Writing trace to Yosys witness file: engine_0/trace799.yw
SBY 18:26:29 [stride_detector_cover] engine_0.trace799: Generating simulation trace for witness file: engine_0/trace799.yw
SBY 18:26:29 [stride_detector_cover] engine_0: ##   0:14:23  Checking cover reachability in step 0..
SBY 18:26:29 [stride_detector_cover] engine_0: ##   0:14:23  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1013 in step 0.
SBY 18:26:29 [stride_detector_cover] engine_0: ##   0:14:23  Writing trace to Verilog testbench: engine_0/trace800_tb.v
SBY 18:26:29 [stride_detector_cover] engine_0: ##   0:14:23  Writing trace to constraints file: engine_0/trace800.smtc
SBY 18:26:29 [stride_detector_cover] engine_0: ##   0:14:23  Writing trace to Yosys witness file: engine_0/trace800.yw
SBY 18:26:29 [stride_detector_cover] engine_0.trace800: Generating simulation trace for witness file: engine_0/trace800.yw
SBY 18:26:30 [stride_detector_cover] engine_0: ##   0:14:23  Checking cover reachability in step 0..
SBY 18:26:30 [stride_detector_cover] engine_0.trace502: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:30 [stride_detector_cover] engine_0.trace502: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:30 [stride_detector_cover] engine_0.trace502: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:30 [stride_detector_cover] engine_0.trace502: This license was issued to John P Wickerson.
SBY 18:26:30 [stride_detector_cover] engine_0.trace502: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:30 [stride_detector_cover] engine_0: ##   0:14:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_979 in step 0.
SBY 18:26:31 [stride_detector_cover] engine_0: ##   0:14:24  Writing trace to Verilog testbench: engine_0/trace801_tb.v
SBY 18:26:31 [stride_detector_cover] engine_0: ##   0:14:24  Writing trace to constraints file: engine_0/trace801.smtc
SBY 18:26:31 [stride_detector_cover] engine_0: ##   0:14:25  Writing trace to Yosys witness file: engine_0/trace801.yw
SBY 18:26:31 [stride_detector_cover] engine_0.trace503: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:31 [stride_detector_cover] engine_0.trace503: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:31 [stride_detector_cover] engine_0.trace503: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:31 [stride_detector_cover] engine_0.trace503: This license was issued to John P Wickerson.
SBY 18:26:31 [stride_detector_cover] engine_0.trace503: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:31 [stride_detector_cover] engine_0.trace801: Generating simulation trace for witness file: engine_0/trace801.yw
SBY 18:26:31 [stride_detector_cover] engine_0: ##   0:14:25  Checking cover reachability in step 0..
SBY 18:26:31 [stride_detector_cover] engine_0.trace504: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:31 [stride_detector_cover] engine_0.trace504: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:31 [stride_detector_cover] engine_0.trace504: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:31 [stride_detector_cover] engine_0.trace504: This license was issued to John P Wickerson.
SBY 18:26:32 [stride_detector_cover] engine_0.trace504: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:32 [stride_detector_cover] engine_0.trace502: finished (returncode=0)
SBY 18:26:32 [stride_detector_cover] engine_0.trace505: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:32 [stride_detector_cover] engine_0.trace505: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:32 [stride_detector_cover] engine_0.trace505: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:32 [stride_detector_cover] engine_0.trace505: This license was issued to John P Wickerson.
SBY 18:26:32 [stride_detector_cover] engine_0.trace505: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:32 [stride_detector_cover] engine_0: ##   0:14:26  Reached cover statement at stride_values.stride_values_2.stride_2_seen_947 in step 0.
SBY 18:26:32 [stride_detector_cover] engine_0: ##   0:14:26  Writing trace to Verilog testbench: engine_0/trace802_tb.v
SBY 18:26:32 [stride_detector_cover] engine_0: ##   0:14:26  Writing trace to constraints file: engine_0/trace802.smtc
SBY 18:26:32 [stride_detector_cover] engine_0: ##   0:14:26  Writing trace to Yosys witness file: engine_0/trace802.yw
SBY 18:26:32 [stride_detector_cover] engine_0.trace802: Generating simulation trace for witness file: engine_0/trace802.yw
SBY 18:26:33 [stride_detector_cover] engine_0: ##   0:14:26  Checking cover reachability in step 0..
SBY 18:26:33 [stride_detector_cover] engine_0.trace503: finished (returncode=0)
SBY 18:26:33 [stride_detector_cover] engine_0.trace506: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:33 [stride_detector_cover] engine_0.trace506: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:33 [stride_detector_cover] engine_0.trace506: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:33 [stride_detector_cover] engine_0.trace506: This license was issued to John P Wickerson.
SBY 18:26:33 [stride_detector_cover] engine_0.trace506: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:33 [stride_detector_cover] engine_0.trace507: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:33 [stride_detector_cover] engine_0.trace507: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:33 [stride_detector_cover] engine_0.trace507: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:33 [stride_detector_cover] engine_0.trace507: This license was issued to John P Wickerson.
SBY 18:26:33 [stride_detector_cover] engine_0.trace507: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:33 [stride_detector_cover] engine_0.trace509: starting process "cd stride_detector_cover/engine_0; yosys -ql trace509.log trace509.ys"
SBY 18:26:33 [stride_detector_cover] engine_0.trace504: finished (returncode=0)
SBY 18:26:33 [stride_detector_cover] engine_0.trace510: starting process "cd stride_detector_cover/engine_0; yosys -ql trace510.log trace510.ys"
SBY 18:26:33 [stride_detector_cover] engine_0.trace505: finished (returncode=0)
SBY 18:26:34 [stride_detector_cover] engine_0.trace508: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:34 [stride_detector_cover] engine_0.trace508: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:34 [stride_detector_cover] engine_0.trace508: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:34 [stride_detector_cover] engine_0.trace508: This license was issued to John P Wickerson.
SBY 18:26:34 [stride_detector_cover] engine_0.trace508: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:34 [stride_detector_cover] engine_0.trace511: starting process "cd stride_detector_cover/engine_0; yosys -ql trace511.log trace511.ys"
SBY 18:26:34 [stride_detector_cover] engine_0: ##   0:14:27  Reached cover statement at stride_values.stride_values_2.stride_2_seen_915 in step 0.
SBY 18:26:34 [stride_detector_cover] engine_0: ##   0:14:27  Writing trace to Verilog testbench: engine_0/trace803_tb.v
SBY 18:26:34 [stride_detector_cover] engine_0: ##   0:14:28  Writing trace to constraints file: engine_0/trace803.smtc
SBY 18:26:34 [stride_detector_cover] engine_0: ##   0:14:28  Writing trace to Yosys witness file: engine_0/trace803.yw
SBY 18:26:34 [stride_detector_cover] engine_0.trace506: finished (returncode=0)
SBY 18:26:34 [stride_detector_cover] engine_0.trace512: starting process "cd stride_detector_cover/engine_0; yosys -ql trace512.log trace512.ys"
SBY 18:26:34 [stride_detector_cover] engine_0.trace803: Generating simulation trace for witness file: engine_0/trace803.yw
SBY 18:26:34 [stride_detector_cover] engine_0: ##   0:14:28  Checking cover reachability in step 0..
SBY 18:26:34 [stride_detector_cover] engine_0.trace507: finished (returncode=0)
SBY 18:26:35 [stride_detector_cover] engine_0.trace513: starting process "cd stride_detector_cover/engine_0; yosys -ql trace513.log trace513.ys"
SBY 18:26:35 [stride_detector_cover] engine_0: ##   0:14:29  Reached cover statement at stride_values.stride_values_2.stride_2_seen_883 in step 0.
SBY 18:26:35 [stride_detector_cover] engine_0: ##   0:14:29  Writing trace to Verilog testbench: engine_0/trace804_tb.v
SBY 18:26:35 [stride_detector_cover] engine_0: ##   0:14:29  Writing trace to constraints file: engine_0/trace804.smtc
SBY 18:26:35 [stride_detector_cover] engine_0: ##   0:14:29  Writing trace to Yosys witness file: engine_0/trace804.yw
SBY 18:26:35 [stride_detector_cover] engine_0.trace514: starting process "cd stride_detector_cover/engine_0; yosys -ql trace514.log trace514.ys"
SBY 18:26:35 [stride_detector_cover] engine_0.trace804: Generating simulation trace for witness file: engine_0/trace804.yw
SBY 18:26:35 [stride_detector_cover] engine_0: ##   0:14:29  Checking cover reachability in step 0..
SBY 18:26:35 [stride_detector_cover] engine_0.trace508: finished (returncode=0)
SBY 18:26:35 [stride_detector_cover] engine_0.trace515: starting process "cd stride_detector_cover/engine_0; yosys -ql trace515.log trace515.ys"
SBY 18:26:36 [stride_detector_cover] engine_0: ##   0:14:30  Reached cover statement at stride_values.stride_values_2.stride_2_seen_851 in step 0.
SBY 18:26:36 [stride_detector_cover] engine_0: ##   0:14:30  Writing trace to Verilog testbench: engine_0/trace805_tb.v
SBY 18:26:36 [stride_detector_cover] engine_0: ##   0:14:30  Writing trace to constraints file: engine_0/trace805.smtc
SBY 18:26:36 [stride_detector_cover] engine_0: ##   0:14:30  Writing trace to Yosys witness file: engine_0/trace805.yw
SBY 18:26:36 [stride_detector_cover] engine_0.trace805: Generating simulation trace for witness file: engine_0/trace805.yw
SBY 18:26:36 [stride_detector_cover] engine_0: ##   0:14:30  Checking cover reachability in step 0..
SBY 18:26:37 [stride_detector_cover] engine_0: ##   0:14:30  Reached cover statement at stride_values.stride_values_2.stride_2_seen_83 in step 0.
SBY 18:26:37 [stride_detector_cover] engine_0: ##   0:14:30  Writing trace to Verilog testbench: engine_0/trace806_tb.v
SBY 18:26:37 [stride_detector_cover] engine_0: ##   0:14:30  Writing trace to constraints file: engine_0/trace806.smtc
SBY 18:26:37 [stride_detector_cover] engine_0: ##   0:14:31  Writing trace to Yosys witness file: engine_0/trace806.yw
SBY 18:26:37 [stride_detector_cover] engine_0.trace806: Generating simulation trace for witness file: engine_0/trace806.yw
SBY 18:26:37 [stride_detector_cover] engine_0: ##   0:14:31  Checking cover reachability in step 0..
SBY 18:26:37 [stride_detector_cover] engine_0: ##   0:14:31  Reached cover statement at stride_values.stride_values_2.stride_2_seen_819 in step 0.
SBY 18:26:37 [stride_detector_cover] engine_0: ##   0:14:31  Writing trace to Verilog testbench: engine_0/trace807_tb.v
SBY 18:26:37 [stride_detector_cover] engine_0: ##   0:14:31  Writing trace to constraints file: engine_0/trace807.smtc
SBY 18:26:38 [stride_detector_cover] engine_0: ##   0:14:32  Writing trace to Yosys witness file: engine_0/trace807.yw
SBY 18:26:38 [stride_detector_cover] engine_0.trace807: Generating simulation trace for witness file: engine_0/trace807.yw
SBY 18:26:38 [stride_detector_cover] engine_0: ##   0:14:32  Checking cover reachability in step 0..
SBY 18:26:39 [stride_detector_cover] engine_0: ##   0:14:33  Reached cover statement at stride_values.stride_values_2.stride_2_seen_787 in step 0.
SBY 18:26:39 [stride_detector_cover] engine_0: ##   0:14:33  Writing trace to Verilog testbench: engine_0/trace808_tb.v
SBY 18:26:39 [stride_detector_cover] engine_0: ##   0:14:33  Writing trace to constraints file: engine_0/trace808.smtc
SBY 18:26:39 [stride_detector_cover] engine_0: ##   0:14:33  Writing trace to Yosys witness file: engine_0/trace808.yw
SBY 18:26:39 [stride_detector_cover] engine_0.trace808: Generating simulation trace for witness file: engine_0/trace808.yw
SBY 18:26:39 [stride_detector_cover] engine_0: ##   0:14:33  Checking cover reachability in step 0..
SBY 18:26:40 [stride_detector_cover] engine_0: ##   0:14:34  Reached cover statement at stride_values.stride_values_2.stride_2_seen_755 in step 0.
SBY 18:26:40 [stride_detector_cover] engine_0: ##   0:14:34  Writing trace to Verilog testbench: engine_0/trace809_tb.v
SBY 18:26:40 [stride_detector_cover] engine_0: ##   0:14:34  Writing trace to constraints file: engine_0/trace809.smtc
SBY 18:26:40 [stride_detector_cover] engine_0: ##   0:14:34  Writing trace to Yosys witness file: engine_0/trace809.yw
SBY 18:26:41 [stride_detector_cover] engine_0.trace809: Generating simulation trace for witness file: engine_0/trace809.yw
SBY 18:26:41 [stride_detector_cover] engine_0: ##   0:14:34  Checking cover reachability in step 0..
SBY 18:26:41 [stride_detector_cover] engine_0.trace509: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:41 [stride_detector_cover] engine_0.trace509: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:41 [stride_detector_cover] engine_0.trace509: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:41 [stride_detector_cover] engine_0.trace509: This license was issued to John P Wickerson.
SBY 18:26:41 [stride_detector_cover] engine_0.trace509: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:41 [stride_detector_cover] engine_0: ##   0:14:35  Reached cover statement at stride_values.stride_values_2.stride_2_seen_723 in step 0.
SBY 18:26:41 [stride_detector_cover] engine_0: ##   0:14:35  Writing trace to Verilog testbench: engine_0/trace810_tb.v
SBY 18:26:41 [stride_detector_cover] engine_0: ##   0:14:35  Writing trace to constraints file: engine_0/trace810.smtc
SBY 18:26:41 [stride_detector_cover] engine_0: ##   0:14:35  Writing trace to Yosys witness file: engine_0/trace810.yw
SBY 18:26:41 [stride_detector_cover] engine_0.trace510: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:42 [stride_detector_cover] engine_0.trace510: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:42 [stride_detector_cover] engine_0.trace510: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:42 [stride_detector_cover] engine_0.trace510: This license was issued to John P Wickerson.
SBY 18:26:42 [stride_detector_cover] engine_0.trace510: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:42 [stride_detector_cover] engine_0.trace810: Generating simulation trace for witness file: engine_0/trace810.yw
SBY 18:26:42 [stride_detector_cover] engine_0: ##   0:14:36  Checking cover reachability in step 0..
SBY 18:26:42 [stride_detector_cover] engine_0.trace511: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:42 [stride_detector_cover] engine_0.trace511: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:42 [stride_detector_cover] engine_0.trace511: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:42 [stride_detector_cover] engine_0.trace511: This license was issued to John P Wickerson.
SBY 18:26:42 [stride_detector_cover] engine_0.trace511: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:42 [stride_detector_cover] engine_0: ##   0:14:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_691 in step 0.
SBY 18:26:42 [stride_detector_cover] engine_0: ##   0:14:36  Writing trace to Verilog testbench: engine_0/trace811_tb.v
SBY 18:26:43 [stride_detector_cover] engine_0: ##   0:14:36  Writing trace to constraints file: engine_0/trace811.smtc
SBY 18:26:43 [stride_detector_cover] engine_0: ##   0:14:37  Writing trace to Yosys witness file: engine_0/trace811.yw
SBY 18:26:43 [stride_detector_cover] engine_0.trace509: finished (returncode=0)
SBY 18:26:43 [stride_detector_cover] engine_0.trace512: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:43 [stride_detector_cover] engine_0.trace512: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:43 [stride_detector_cover] engine_0.trace512: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:43 [stride_detector_cover] engine_0.trace512: This license was issued to John P Wickerson.
SBY 18:26:43 [stride_detector_cover] engine_0.trace512: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:43 [stride_detector_cover] engine_0.trace811: Generating simulation trace for witness file: engine_0/trace811.yw
SBY 18:26:43 [stride_detector_cover] engine_0: ##   0:14:37  Checking cover reachability in step 0..
SBY 18:26:43 [stride_detector_cover] engine_0.trace510: finished (returncode=0)
SBY 18:26:43 [stride_detector_cover] engine_0.trace513: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:43 [stride_detector_cover] engine_0.trace513: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:43 [stride_detector_cover] engine_0.trace513: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:43 [stride_detector_cover] engine_0.trace513: This license was issued to John P Wickerson.
SBY 18:26:43 [stride_detector_cover] engine_0.trace513: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:43 [stride_detector_cover] engine_0.trace516: starting process "cd stride_detector_cover/engine_0; yosys -ql trace516.log trace516.ys"
SBY 18:26:43 [stride_detector_cover] engine_0.trace517: starting process "cd stride_detector_cover/engine_0; yosys -ql trace517.log trace517.ys"
SBY 18:26:44 [stride_detector_cover] engine_0.trace511: finished (returncode=0)
SBY 18:26:44 [stride_detector_cover] engine_0.trace514: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:44 [stride_detector_cover] engine_0.trace514: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:44 [stride_detector_cover] engine_0.trace514: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:44 [stride_detector_cover] engine_0.trace514: This license was issued to John P Wickerson.
SBY 18:26:44 [stride_detector_cover] engine_0.trace514: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:44 [stride_detector_cover] engine_0.trace515: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:44 [stride_detector_cover] engine_0.trace515: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:44 [stride_detector_cover] engine_0.trace515: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:44 [stride_detector_cover] engine_0.trace515: This license was issued to John P Wickerson.
SBY 18:26:44 [stride_detector_cover] engine_0.trace515: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:44 [stride_detector_cover] engine_0: ##   0:14:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_659 in step 0.
SBY 18:26:44 [stride_detector_cover] engine_0: ##   0:14:38  Writing trace to Verilog testbench: engine_0/trace812_tb.v
SBY 18:26:44 [stride_detector_cover] engine_0: ##   0:14:38  Writing trace to constraints file: engine_0/trace812.smtc
SBY 18:26:44 [stride_detector_cover] engine_0: ##   0:14:38  Writing trace to Yosys witness file: engine_0/trace812.yw
SBY 18:26:44 [stride_detector_cover] engine_0.trace812: Generating simulation trace for witness file: engine_0/trace812.yw
SBY 18:26:44 [stride_detector_cover] engine_0: ##   0:14:38  Checking cover reachability in step 0..
SBY 18:26:44 [stride_detector_cover] engine_0.trace512: finished (returncode=0)
SBY 18:26:45 [stride_detector_cover] engine_0.trace518: starting process "cd stride_detector_cover/engine_0; yosys -ql trace518.log trace518.ys"
SBY 18:26:45 [stride_detector_cover] engine_0.trace513: finished (returncode=0)
SBY 18:26:45 [stride_detector_cover] engine_0.trace519: starting process "cd stride_detector_cover/engine_0; yosys -ql trace519.log trace519.ys"
SBY 18:26:45 [stride_detector_cover] engine_0: ##   0:14:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_627 in step 0.
SBY 18:26:45 [stride_detector_cover] engine_0: ##   0:14:39  Writing trace to Verilog testbench: engine_0/trace813_tb.v
SBY 18:26:45 [stride_detector_cover] engine_0: ##   0:14:39  Writing trace to constraints file: engine_0/trace813.smtc
SBY 18:26:45 [stride_detector_cover] engine_0: ##   0:14:39  Writing trace to Yosys witness file: engine_0/trace813.yw
SBY 18:26:45 [stride_detector_cover] engine_0.trace514: finished (returncode=0)
SBY 18:26:45 [stride_detector_cover] engine_0.trace520: starting process "cd stride_detector_cover/engine_0; yosys -ql trace520.log trace520.ys"
SBY 18:26:45 [stride_detector_cover] engine_0.trace813: Generating simulation trace for witness file: engine_0/trace813.yw
SBY 18:26:46 [stride_detector_cover] engine_0: ##   0:14:39  Checking cover reachability in step 0..
SBY 18:26:46 [stride_detector_cover] engine_0.trace515: finished (returncode=0)
SBY 18:26:46 [stride_detector_cover] engine_0.trace521: starting process "cd stride_detector_cover/engine_0; yosys -ql trace521.log trace521.ys"
SBY 18:26:46 [stride_detector_cover] engine_0.trace522: starting process "cd stride_detector_cover/engine_0; yosys -ql trace522.log trace522.ys"
SBY 18:26:46 [stride_detector_cover] engine_0: ##   0:14:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_595 in step 0.
SBY 18:26:46 [stride_detector_cover] engine_0: ##   0:14:40  Writing trace to Verilog testbench: engine_0/trace814_tb.v
SBY 18:26:46 [stride_detector_cover] engine_0: ##   0:14:40  Writing trace to constraints file: engine_0/trace814.smtc
SBY 18:26:46 [stride_detector_cover] engine_0: ##   0:14:40  Writing trace to Yosys witness file: engine_0/trace814.yw
SBY 18:26:46 [stride_detector_cover] engine_0.trace814: Generating simulation trace for witness file: engine_0/trace814.yw
SBY 18:26:47 [stride_detector_cover] engine_0: ##   0:14:40  Checking cover reachability in step 0..
SBY 18:26:48 [stride_detector_cover] engine_0: ##   0:14:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_563 in step 0.
SBY 18:26:48 [stride_detector_cover] engine_0: ##   0:14:42  Writing trace to Verilog testbench: engine_0/trace815_tb.v
SBY 18:26:48 [stride_detector_cover] engine_0: ##   0:14:42  Writing trace to constraints file: engine_0/trace815.smtc
SBY 18:26:48 [stride_detector_cover] engine_0: ##   0:14:42  Writing trace to Yosys witness file: engine_0/trace815.yw
SBY 18:26:48 [stride_detector_cover] engine_0.trace815: Generating simulation trace for witness file: engine_0/trace815.yw
SBY 18:26:48 [stride_detector_cover] engine_0: ##   0:14:42  Checking cover reachability in step 0..
SBY 18:26:49 [stride_detector_cover] engine_0: ##   0:14:43  Reached cover statement at stride_values.stride_values_2.stride_2_seen_531 in step 0.
SBY 18:26:49 [stride_detector_cover] engine_0: ##   0:14:43  Writing trace to Verilog testbench: engine_0/trace816_tb.v
SBY 18:26:49 [stride_detector_cover] engine_0: ##   0:14:43  Writing trace to constraints file: engine_0/trace816.smtc
SBY 18:26:50 [stride_detector_cover] engine_0: ##   0:14:43  Writing trace to Yosys witness file: engine_0/trace816.yw
SBY 18:26:50 [stride_detector_cover] engine_0.trace816: Generating simulation trace for witness file: engine_0/trace816.yw
SBY 18:26:50 [stride_detector_cover] engine_0: ##   0:14:44  Checking cover reachability in step 0..
SBY 18:26:50 [stride_detector_cover] engine_0: ##   0:14:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_51 in step 0.
SBY 18:26:50 [stride_detector_cover] engine_0: ##   0:14:44  Writing trace to Verilog testbench: engine_0/trace817_tb.v
SBY 18:26:50 [stride_detector_cover] engine_0: ##   0:14:44  Writing trace to constraints file: engine_0/trace817.smtc
SBY 18:26:50 [stride_detector_cover] engine_0: ##   0:14:44  Writing trace to Yosys witness file: engine_0/trace817.yw
SBY 18:26:50 [stride_detector_cover] engine_0.trace817: Generating simulation trace for witness file: engine_0/trace817.yw
SBY 18:26:51 [stride_detector_cover] engine_0: ##   0:14:44  Checking cover reachability in step 0..
SBY 18:26:51 [stride_detector_cover] engine_0.trace516: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:51 [stride_detector_cover] engine_0.trace516: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:51 [stride_detector_cover] engine_0.trace516: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:51 [stride_detector_cover] engine_0.trace516: This license was issued to John P Wickerson.
SBY 18:26:51 [stride_detector_cover] engine_0.trace516: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:51 [stride_detector_cover] engine_0: ##   0:14:45  Reached cover statement at stride_values.stride_values_2.stride_2_seen_499 in step 0.
SBY 18:26:51 [stride_detector_cover] engine_0: ##   0:14:45  Writing trace to Verilog testbench: engine_0/trace818_tb.v
SBY 18:26:51 [stride_detector_cover] engine_0: ##   0:14:45  Writing trace to constraints file: engine_0/trace818.smtc
SBY 18:26:51 [stride_detector_cover] engine_0: ##   0:14:45  Writing trace to Yosys witness file: engine_0/trace818.yw
SBY 18:26:51 [stride_detector_cover] engine_0.trace517: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:51 [stride_detector_cover] engine_0.trace517: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:51 [stride_detector_cover] engine_0.trace517: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:51 [stride_detector_cover] engine_0.trace517: This license was issued to John P Wickerson.
SBY 18:26:51 [stride_detector_cover] engine_0.trace517: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:51 [stride_detector_cover] engine_0.trace818: Generating simulation trace for witness file: engine_0/trace818.yw
SBY 18:26:52 [stride_detector_cover] engine_0: ##   0:14:45  Checking cover reachability in step 0..
SBY 18:26:52 [stride_detector_cover] engine_0.trace518: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:52 [stride_detector_cover] engine_0.trace518: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:52 [stride_detector_cover] engine_0.trace518: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:52 [stride_detector_cover] engine_0.trace518: This license was issued to John P Wickerson.
SBY 18:26:52 [stride_detector_cover] engine_0.trace518: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:53 [stride_detector_cover] engine_0: ##   0:14:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_467 in step 0.
SBY 18:26:53 [stride_detector_cover] engine_0: ##   0:14:46  Writing trace to Verilog testbench: engine_0/trace819_tb.v
SBY 18:26:53 [stride_detector_cover] engine_0: ##   0:14:46  Writing trace to constraints file: engine_0/trace819.smtc
SBY 18:26:53 [stride_detector_cover] engine_0.trace516: finished (returncode=0)
SBY 18:26:53 [stride_detector_cover] engine_0.trace519: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:53 [stride_detector_cover] engine_0.trace519: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:53 [stride_detector_cover] engine_0.trace519: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:53 [stride_detector_cover] engine_0.trace519: This license was issued to John P Wickerson.
SBY 18:26:53 [stride_detector_cover] engine_0.trace519: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:53 [stride_detector_cover] engine_0: ##   0:14:47  Writing trace to Yosys witness file: engine_0/trace819.yw
SBY 18:26:53 [stride_detector_cover] engine_0.trace819: Generating simulation trace for witness file: engine_0/trace819.yw
SBY 18:26:53 [stride_detector_cover] engine_0: ##   0:14:47  Checking cover reachability in step 0..
SBY 18:26:53 [stride_detector_cover] engine_0: ##   0:14:47  Reached cover statement at stride_values.stride_values_2.stride_2_seen_435 in step 0.
SBY 18:26:54 [stride_detector_cover] engine_0: ##   0:14:47  Writing trace to Verilog testbench: engine_0/trace820_tb.v
SBY 18:26:54 [stride_detector_cover] engine_0: ##   0:14:47  Writing trace to constraints file: engine_0/trace820.smtc
SBY 18:26:54 [stride_detector_cover] engine_0.trace517: finished (returncode=0)
SBY 18:26:54 [stride_detector_cover] engine_0.trace520: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:54 [stride_detector_cover] engine_0.trace520: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:54 [stride_detector_cover] engine_0.trace520: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:54 [stride_detector_cover] engine_0.trace520: This license was issued to John P Wickerson.
SBY 18:26:54 [stride_detector_cover] engine_0.trace520: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:54 [stride_detector_cover] engine_0.trace522: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:54 [stride_detector_cover] engine_0.trace522: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:54 [stride_detector_cover] engine_0.trace522: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:54 [stride_detector_cover] engine_0.trace522: This license was issued to John P Wickerson.
SBY 18:26:54 [stride_detector_cover] engine_0.trace522: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:54 [stride_detector_cover] engine_0.trace523: starting process "cd stride_detector_cover/engine_0; yosys -ql trace523.log trace523.ys"
SBY 18:26:54 [stride_detector_cover] engine_0: ##   0:14:48  Writing trace to Yosys witness file: engine_0/trace820.yw
SBY 18:26:54 [stride_detector_cover] engine_0.trace820: Generating simulation trace for witness file: engine_0/trace820.yw
SBY 18:26:54 [stride_detector_cover] engine_0: ##   0:14:48  Checking cover reachability in step 0..
SBY 18:26:54 [stride_detector_cover] engine_0.trace518: finished (returncode=0)
SBY 18:26:54 [stride_detector_cover] engine_0.trace521: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:26:54 [stride_detector_cover] engine_0.trace521: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:26:54 [stride_detector_cover] engine_0.trace521: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:26:54 [stride_detector_cover] engine_0.trace521: This license was issued to John P Wickerson.
SBY 18:26:54 [stride_detector_cover] engine_0.trace521: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:26:54 [stride_detector_cover] engine_0.trace524: starting process "cd stride_detector_cover/engine_0; yosys -ql trace524.log trace524.ys"
SBY 18:26:55 [stride_detector_cover] engine_0: ##   0:14:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_403 in step 0.
SBY 18:26:55 [stride_detector_cover] engine_0: ##   0:14:48  Writing trace to Verilog testbench: engine_0/trace821_tb.v
SBY 18:26:55 [stride_detector_cover] engine_0: ##   0:14:49  Writing trace to constraints file: engine_0/trace821.smtc
SBY 18:26:55 [stride_detector_cover] engine_0: ##   0:14:49  Writing trace to Yosys witness file: engine_0/trace821.yw
SBY 18:26:55 [stride_detector_cover] engine_0.trace519: finished (returncode=0)
SBY 18:26:55 [stride_detector_cover] engine_0.trace525: starting process "cd stride_detector_cover/engine_0; yosys -ql trace525.log trace525.ys"
SBY 18:26:55 [stride_detector_cover] engine_0.trace821: Generating simulation trace for witness file: engine_0/trace821.yw
SBY 18:26:55 [stride_detector_cover] engine_0: ##   0:14:49  Checking cover reachability in step 0..
SBY 18:26:55 [stride_detector_cover] engine_0.trace520: finished (returncode=0)
SBY 18:26:56 [stride_detector_cover] engine_0.trace522: finished (returncode=0)
SBY 18:26:56 [stride_detector_cover] engine_0.trace526: starting process "cd stride_detector_cover/engine_0; yosys -ql trace526.log trace526.ys"
SBY 18:26:56 [stride_detector_cover] engine_0.trace521: finished (returncode=0)
SBY 18:26:56 [stride_detector_cover] engine_0.trace527: starting process "cd stride_detector_cover/engine_0; yosys -ql trace527.log trace527.ys"
SBY 18:26:56 [stride_detector_cover] engine_0: ##   0:14:50  Reached cover statement at stride_values.stride_values_2.stride_2_seen_371 in step 0.
SBY 18:26:56 [stride_detector_cover] engine_0: ##   0:14:50  Writing trace to Verilog testbench: engine_0/trace822_tb.v
SBY 18:26:56 [stride_detector_cover] engine_0: ##   0:14:50  Writing trace to constraints file: engine_0/trace822.smtc
SBY 18:26:56 [stride_detector_cover] engine_0: ##   0:14:50  Writing trace to Yosys witness file: engine_0/trace822.yw
SBY 18:26:56 [stride_detector_cover] engine_0.trace822: Generating simulation trace for witness file: engine_0/trace822.yw
SBY 18:26:56 [stride_detector_cover] engine_0: ##   0:14:50  Checking cover reachability in step 0..
SBY 18:26:56 [stride_detector_cover] engine_0.trace528: starting process "cd stride_detector_cover/engine_0; yosys -ql trace528.log trace528.ys"
SBY 18:26:57 [stride_detector_cover] engine_0: ##   0:14:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_339 in step 0.
SBY 18:26:57 [stride_detector_cover] engine_0: ##   0:14:51  Writing trace to Verilog testbench: engine_0/trace823_tb.v
SBY 18:26:57 [stride_detector_cover] engine_0: ##   0:14:51  Writing trace to constraints file: engine_0/trace823.smtc
SBY 18:26:57 [stride_detector_cover] engine_0.trace529: starting process "cd stride_detector_cover/engine_0; yosys -ql trace529.log trace529.ys"
SBY 18:26:57 [stride_detector_cover] engine_0: ##   0:14:51  Writing trace to Yosys witness file: engine_0/trace823.yw
SBY 18:26:57 [stride_detector_cover] engine_0.trace823: Generating simulation trace for witness file: engine_0/trace823.yw
SBY 18:26:57 [stride_detector_cover] engine_0: ##   0:14:51  Checking cover reachability in step 0..
SBY 18:26:58 [stride_detector_cover] engine_0: ##   0:14:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_307 in step 0.
SBY 18:26:58 [stride_detector_cover] engine_0: ##   0:14:52  Writing trace to Verilog testbench: engine_0/trace824_tb.v
SBY 18:26:58 [stride_detector_cover] engine_0: ##   0:14:52  Writing trace to constraints file: engine_0/trace824.smtc
SBY 18:26:58 [stride_detector_cover] engine_0: ##   0:14:52  Writing trace to Yosys witness file: engine_0/trace824.yw
SBY 18:26:58 [stride_detector_cover] engine_0.trace824: Generating simulation trace for witness file: engine_0/trace824.yw
SBY 18:26:58 [stride_detector_cover] engine_0: ##   0:14:52  Checking cover reachability in step 0..
SBY 18:26:59 [stride_detector_cover] engine_0: ##   0:14:53  Reached cover statement at stride_values.stride_values_2.stride_2_seen_275 in step 0.
SBY 18:26:59 [stride_detector_cover] engine_0: ##   0:14:53  Writing trace to Verilog testbench: engine_0/trace825_tb.v
SBY 18:26:59 [stride_detector_cover] engine_0: ##   0:14:53  Writing trace to constraints file: engine_0/trace825.smtc
SBY 18:26:59 [stride_detector_cover] engine_0: ##   0:14:53  Writing trace to Yosys witness file: engine_0/trace825.yw
SBY 18:26:59 [stride_detector_cover] engine_0.trace825: Generating simulation trace for witness file: engine_0/trace825.yw
SBY 18:26:59 [stride_detector_cover] engine_0: ##   0:14:53  Checking cover reachability in step 0..
SBY 18:27:00 [stride_detector_cover] engine_0: ##   0:14:54  Reached cover statement at stride_values.stride_values_2.stride_2_seen_243 in step 0.
SBY 18:27:00 [stride_detector_cover] engine_0: ##   0:14:54  Writing trace to Verilog testbench: engine_0/trace826_tb.v
SBY 18:27:00 [stride_detector_cover] engine_0: ##   0:14:54  Writing trace to constraints file: engine_0/trace826.smtc
SBY 18:27:00 [stride_detector_cover] engine_0: ##   0:14:54  Writing trace to Yosys witness file: engine_0/trace826.yw
SBY 18:27:00 [stride_detector_cover] engine_0.trace826: Generating simulation trace for witness file: engine_0/trace826.yw
SBY 18:27:01 [stride_detector_cover] engine_0: ##   0:14:54  Checking cover reachability in step 0..
SBY 18:27:01 [stride_detector_cover] engine_0: ##   0:14:55  Reached cover statement at stride_values.stride_values_2.stride_2_seen_211 in step 0.
SBY 18:27:01 [stride_detector_cover] engine_0: ##   0:14:55  Writing trace to Verilog testbench: engine_0/trace827_tb.v
SBY 18:27:01 [stride_detector_cover] engine_0: ##   0:14:55  Writing trace to constraints file: engine_0/trace827.smtc
SBY 18:27:02 [stride_detector_cover] engine_0: ##   0:14:56  Writing trace to Yosys witness file: engine_0/trace827.yw
SBY 18:27:02 [stride_detector_cover] engine_0.trace827: Generating simulation trace for witness file: engine_0/trace827.yw
SBY 18:27:02 [stride_detector_cover] engine_0: ##   0:14:56  Checking cover reachability in step 0..
SBY 18:27:03 [stride_detector_cover] engine_0.trace523: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:03 [stride_detector_cover] engine_0.trace523: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:03 [stride_detector_cover] engine_0.trace523: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:03 [stride_detector_cover] engine_0.trace523: This license was issued to John P Wickerson.
SBY 18:27:03 [stride_detector_cover] engine_0.trace523: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:03 [stride_detector_cover] engine_0: ##   0:14:57  Reached cover statement at stride_values.stride_values_2.stride_2_seen_19 in step 0.
SBY 18:27:03 [stride_detector_cover] engine_0: ##   0:14:57  Writing trace to Verilog testbench: engine_0/trace828_tb.v
SBY 18:27:04 [stride_detector_cover] engine_0: ##   0:14:57  Writing trace to constraints file: engine_0/trace828.smtc
SBY 18:27:04 [stride_detector_cover] engine_0: ##   0:14:58  Writing trace to Yosys witness file: engine_0/trace828.yw
SBY 18:27:04 [stride_detector_cover] engine_0.trace828: Generating simulation trace for witness file: engine_0/trace828.yw
SBY 18:27:04 [stride_detector_cover] engine_0: ##   0:14:58  Checking cover reachability in step 0..
SBY 18:27:04 [stride_detector_cover] engine_0.trace524: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:04 [stride_detector_cover] engine_0.trace524: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:04 [stride_detector_cover] engine_0.trace524: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:04 [stride_detector_cover] engine_0.trace524: This license was issued to John P Wickerson.
SBY 18:27:04 [stride_detector_cover] engine_0.trace524: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:05 [stride_detector_cover] engine_0: ##   0:14:59  Reached cover statement at stride_values.stride_values_2.stride_2_seen_179 in step 0.
SBY 18:27:05 [stride_detector_cover] engine_0: ##   0:14:59  Writing trace to Verilog testbench: engine_0/trace829_tb.v
SBY 18:27:05 [stride_detector_cover] engine_0: ##   0:14:59  Writing trace to constraints file: engine_0/trace829.smtc
SBY 18:27:05 [stride_detector_cover] engine_0.trace523: finished (returncode=0)
SBY 18:27:05 [stride_detector_cover] engine_0.trace525: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:05 [stride_detector_cover] engine_0.trace525: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:05 [stride_detector_cover] engine_0.trace525: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:05 [stride_detector_cover] engine_0.trace525: This license was issued to John P Wickerson.
SBY 18:27:05 [stride_detector_cover] engine_0.trace525: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:05 [stride_detector_cover] engine_0: ##   0:14:59  Writing trace to Yosys witness file: engine_0/trace829.yw
SBY 18:27:05 [stride_detector_cover] engine_0.trace829: Generating simulation trace for witness file: engine_0/trace829.yw
SBY 18:27:06 [stride_detector_cover] engine_0: ##   0:14:59  Checking cover reachability in step 0..
SBY 18:27:06 [stride_detector_cover] engine_0.trace524: finished (returncode=0)
SBY 18:27:06 [stride_detector_cover] engine_0.trace526: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:06 [stride_detector_cover] engine_0.trace526: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:06 [stride_detector_cover] engine_0.trace526: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:06 [stride_detector_cover] engine_0.trace526: This license was issued to John P Wickerson.
SBY 18:27:06 [stride_detector_cover] engine_0.trace526: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:06 [stride_detector_cover] engine_0.trace530: starting process "cd stride_detector_cover/engine_0; yosys -ql trace530.log trace530.ys"
SBY 18:27:06 [stride_detector_cover] engine_0.trace531: starting process "cd stride_detector_cover/engine_0; yosys -ql trace531.log trace531.ys"
SBY 18:27:07 [stride_detector_cover] engine_0: ##   0:15:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_147 in step 0.
SBY 18:27:07 [stride_detector_cover] engine_0: ##   0:15:00  Writing trace to Verilog testbench: engine_0/trace830_tb.v
SBY 18:27:07 [stride_detector_cover] engine_0.trace527: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:07 [stride_detector_cover] engine_0.trace527: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:07 [stride_detector_cover] engine_0.trace527: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:07 [stride_detector_cover] engine_0.trace527: This license was issued to John P Wickerson.
SBY 18:27:07 [stride_detector_cover] engine_0.trace527: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:07 [stride_detector_cover] engine_0: ##   0:15:01  Writing trace to constraints file: engine_0/trace830.smtc
SBY 18:27:07 [stride_detector_cover] engine_0: ##   0:15:01  Writing trace to Yosys witness file: engine_0/trace830.yw
SBY 18:27:07 [stride_detector_cover] engine_0.trace830: Generating simulation trace for witness file: engine_0/trace830.yw
SBY 18:27:07 [stride_detector_cover] engine_0: ##   0:15:01  Checking cover reachability in step 0..
SBY 18:27:07 [stride_detector_cover] engine_0.trace525: finished (returncode=0)
SBY 18:27:08 [stride_detector_cover] engine_0.trace528: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:08 [stride_detector_cover] engine_0.trace528: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:08 [stride_detector_cover] engine_0.trace528: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:08 [stride_detector_cover] engine_0.trace528: This license was issued to John P Wickerson.
SBY 18:27:08 [stride_detector_cover] engine_0.trace528: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:08 [stride_detector_cover] engine_0: ##   0:15:02  Reached cover statement at stride_values.stride_values_2.stride_2_seen_115 in step 0.
SBY 18:27:08 [stride_detector_cover] engine_0: ##   0:15:02  Writing trace to Verilog testbench: engine_0/trace831_tb.v
SBY 18:27:08 [stride_detector_cover] engine_0: ##   0:15:02  Writing trace to constraints file: engine_0/trace831.smtc
SBY 18:27:08 [stride_detector_cover] engine_0.trace526: finished (returncode=0)
SBY 18:27:08 [stride_detector_cover] engine_0.trace529: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:08 [stride_detector_cover] engine_0.trace529: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:08 [stride_detector_cover] engine_0.trace529: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:08 [stride_detector_cover] engine_0.trace529: This license was issued to John P Wickerson.
SBY 18:27:08 [stride_detector_cover] engine_0.trace529: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:08 [stride_detector_cover] engine_0.trace532: starting process "cd stride_detector_cover/engine_0; yosys -ql trace532.log trace532.ys"
SBY 18:27:08 [stride_detector_cover] engine_0: ##   0:15:02  Writing trace to Yosys witness file: engine_0/trace831.yw
SBY 18:27:08 [stride_detector_cover] engine_0.trace831: Generating simulation trace for witness file: engine_0/trace831.yw
SBY 18:27:08 [stride_detector_cover] engine_0: ##   0:15:02  Checking cover reachability in step 0..
SBY 18:27:08 [stride_detector_cover] engine_0.trace527: finished (returncode=0)
SBY 18:27:09 [stride_detector_cover] engine_0.trace533: starting process "cd stride_detector_cover/engine_0; yosys -ql trace533.log trace533.ys"
SBY 18:27:09 [stride_detector_cover] engine_0.trace528: finished (returncode=0)
SBY 18:27:09 [stride_detector_cover] engine_0.trace534: starting process "cd stride_detector_cover/engine_0; yosys -ql trace534.log trace534.ys"
SBY 18:27:09 [stride_detector_cover] engine_0: ##   0:15:03  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1011 in step 0.
SBY 18:27:09 [stride_detector_cover] engine_0: ##   0:15:03  Writing trace to Verilog testbench: engine_0/trace832_tb.v
SBY 18:27:09 [stride_detector_cover] engine_0: ##   0:15:03  Writing trace to constraints file: engine_0/trace832.smtc
SBY 18:27:09 [stride_detector_cover] engine_0: ##   0:15:03  Writing trace to Yosys witness file: engine_0/trace832.yw
SBY 18:27:09 [stride_detector_cover] engine_0.trace832: Generating simulation trace for witness file: engine_0/trace832.yw
SBY 18:27:09 [stride_detector_cover] engine_0: ##   0:15:03  Checking cover reachability in step 0..
SBY 18:27:09 [stride_detector_cover] engine_0.trace529: finished (returncode=0)
SBY 18:27:10 [stride_detector_cover] engine_0.trace535: starting process "cd stride_detector_cover/engine_0; yosys -ql trace535.log trace535.ys"
SBY 18:27:10 [stride_detector_cover] engine_0.trace536: starting process "cd stride_detector_cover/engine_0; yosys -ql trace536.log trace536.ys"
SBY 18:27:10 [stride_detector_cover] engine_0: ##   0:15:04  Reached cover statement at stride_values.stride_values_2.stride_2_seen_997 in step 0.
SBY 18:27:10 [stride_detector_cover] engine_0: ##   0:15:04  Writing trace to Verilog testbench: engine_0/trace833_tb.v
SBY 18:27:10 [stride_detector_cover] engine_0: ##   0:15:04  Writing trace to constraints file: engine_0/trace833.smtc
SBY 18:27:10 [stride_detector_cover] engine_0: ##   0:15:04  Writing trace to Yosys witness file: engine_0/trace833.yw
SBY 18:27:10 [stride_detector_cover] engine_0.trace833: Generating simulation trace for witness file: engine_0/trace833.yw
SBY 18:27:10 [stride_detector_cover] engine_0: ##   0:15:04  Checking cover reachability in step 0..
SBY 18:27:11 [stride_detector_cover] engine_0: ##   0:15:05  Reached cover statement at stride_values.stride_values_2.stride_2_seen_965 in step 0.
SBY 18:27:11 [stride_detector_cover] engine_0: ##   0:15:05  Writing trace to Verilog testbench: engine_0/trace834_tb.v
SBY 18:27:11 [stride_detector_cover] engine_0: ##   0:15:05  Writing trace to constraints file: engine_0/trace834.smtc
SBY 18:27:11 [stride_detector_cover] engine_0: ##   0:15:05  Writing trace to Yosys witness file: engine_0/trace834.yw
SBY 18:27:11 [stride_detector_cover] engine_0.trace834: Generating simulation trace for witness file: engine_0/trace834.yw
SBY 18:27:11 [stride_detector_cover] engine_0: ##   0:15:05  Checking cover reachability in step 0..
SBY 18:27:12 [stride_detector_cover] engine_0: ##   0:15:06  Reached cover statement at stride_values.stride_values_2.stride_2_seen_933 in step 0.
SBY 18:27:12 [stride_detector_cover] engine_0: ##   0:15:06  Writing trace to Verilog testbench: engine_0/trace835_tb.v
SBY 18:27:12 [stride_detector_cover] engine_0: ##   0:15:06  Writing trace to constraints file: engine_0/trace835.smtc
SBY 18:27:12 [stride_detector_cover] engine_0: ##   0:15:06  Writing trace to Yosys witness file: engine_0/trace835.yw
SBY 18:27:12 [stride_detector_cover] engine_0.trace835: Generating simulation trace for witness file: engine_0/trace835.yw
SBY 18:27:12 [stride_detector_cover] engine_0: ##   0:15:06  Checking cover reachability in step 0..
SBY 18:27:13 [stride_detector_cover] engine_0: ##   0:15:07  Reached cover statement at stride_values.stride_values_2.stride_2_seen_901 in step 0.
SBY 18:27:13 [stride_detector_cover] engine_0: ##   0:15:07  Writing trace to Verilog testbench: engine_0/trace836_tb.v
SBY 18:27:13 [stride_detector_cover] engine_0: ##   0:15:07  Writing trace to constraints file: engine_0/trace836.smtc
SBY 18:27:13 [stride_detector_cover] engine_0: ##   0:15:07  Writing trace to Yosys witness file: engine_0/trace836.yw
SBY 18:27:13 [stride_detector_cover] engine_0.trace836: Generating simulation trace for witness file: engine_0/trace836.yw
SBY 18:27:14 [stride_detector_cover] engine_0: ##   0:15:07  Checking cover reachability in step 0..
SBY 18:27:14 [stride_detector_cover] engine_0: ##   0:15:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_869 in step 0.
SBY 18:27:14 [stride_detector_cover] engine_0: ##   0:15:08  Writing trace to Verilog testbench: engine_0/trace837_tb.v
SBY 18:27:14 [stride_detector_cover] engine_0: ##   0:15:08  Writing trace to constraints file: engine_0/trace837.smtc
SBY 18:27:14 [stride_detector_cover] engine_0: ##   0:15:08  Writing trace to Yosys witness file: engine_0/trace837.yw
SBY 18:27:14 [stride_detector_cover] engine_0.trace837: Generating simulation trace for witness file: engine_0/trace837.yw
SBY 18:27:14 [stride_detector_cover] engine_0: ##   0:15:08  Checking cover reachability in step 0..
SBY 18:27:15 [stride_detector_cover] engine_0: ##   0:15:09  Reached cover statement at stride_values.stride_values_2.stride_2_seen_837 in step 0.
SBY 18:27:15 [stride_detector_cover] engine_0: ##   0:15:09  Writing trace to Verilog testbench: engine_0/trace838_tb.v
SBY 18:27:15 [stride_detector_cover] engine_0: ##   0:15:09  Writing trace to constraints file: engine_0/trace838.smtc
SBY 18:27:15 [stride_detector_cover] engine_0.trace530: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:15 [stride_detector_cover] engine_0.trace530: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:15 [stride_detector_cover] engine_0.trace530: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:15 [stride_detector_cover] engine_0.trace530: This license was issued to John P Wickerson.
SBY 18:27:15 [stride_detector_cover] engine_0.trace530: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:16 [stride_detector_cover] engine_0: ##   0:15:09  Writing trace to Yosys witness file: engine_0/trace838.yw
SBY 18:27:16 [stride_detector_cover] engine_0.trace838: Generating simulation trace for witness file: engine_0/trace838.yw
SBY 18:27:16 [stride_detector_cover] engine_0: ##   0:15:09  Checking cover reachability in step 0..
SBY 18:27:16 [stride_detector_cover] engine_0.trace531: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:16 [stride_detector_cover] engine_0.trace531: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:16 [stride_detector_cover] engine_0.trace531: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:16 [stride_detector_cover] engine_0.trace531: This license was issued to John P Wickerson.
SBY 18:27:16 [stride_detector_cover] engine_0.trace531: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:16 [stride_detector_cover] engine_0.trace530: finished (returncode=0)
SBY 18:27:16 [stride_detector_cover] engine_0.trace532: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:16 [stride_detector_cover] engine_0.trace532: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:16 [stride_detector_cover] engine_0.trace532: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:16 [stride_detector_cover] engine_0.trace532: This license was issued to John P Wickerson.
SBY 18:27:16 [stride_detector_cover] engine_0.trace532: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:16 [stride_detector_cover] engine_0.trace537: starting process "cd stride_detector_cover/engine_0; yosys -ql trace537.log trace537.ys"
SBY 18:27:16 [stride_detector_cover] engine_0.trace531: finished (returncode=0)
SBY 18:27:17 [stride_detector_cover] engine_0: ##   0:15:10  Reached cover statement at stride_values.stride_values_2.stride_2_seen_805 in step 0.
SBY 18:27:17 [stride_detector_cover] engine_0: ##   0:15:10  Writing trace to Verilog testbench: engine_0/trace839_tb.v
SBY 18:27:17 [stride_detector_cover] engine_0: ##   0:15:11  Writing trace to constraints file: engine_0/trace839.smtc
SBY 18:27:17 [stride_detector_cover] engine_0: ##   0:15:11  Writing trace to Yosys witness file: engine_0/trace839.yw
SBY 18:27:17 [stride_detector_cover] engine_0.trace839: Generating simulation trace for witness file: engine_0/trace839.yw
SBY 18:27:17 [stride_detector_cover] engine_0: ##   0:15:11  Checking cover reachability in step 0..
SBY 18:27:17 [stride_detector_cover] engine_0.trace533: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:17 [stride_detector_cover] engine_0.trace533: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:17 [stride_detector_cover] engine_0.trace533: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:17 [stride_detector_cover] engine_0.trace533: This license was issued to John P Wickerson.
SBY 18:27:17 [stride_detector_cover] engine_0.trace533: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:17 [stride_detector_cover] engine_0.trace534: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:17 [stride_detector_cover] engine_0.trace534: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:17 [stride_detector_cover] engine_0.trace534: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:17 [stride_detector_cover] engine_0.trace534: This license was issued to John P Wickerson.
SBY 18:27:17 [stride_detector_cover] engine_0.trace534: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:17 [stride_detector_cover] engine_0.trace538: starting process "cd stride_detector_cover/engine_0; yosys -ql trace538.log trace538.ys"
SBY 18:27:17 [stride_detector_cover] engine_0: ##   0:15:11  Reached cover statement at stride_values.stride_values_2.stride_2_seen_773 in step 0.
SBY 18:27:17 [stride_detector_cover] engine_0: ##   0:15:11  Writing trace to Verilog testbench: engine_0/trace840_tb.v
SBY 18:27:18 [stride_detector_cover] engine_0: ##   0:15:11  Writing trace to constraints file: engine_0/trace840.smtc
SBY 18:27:18 [stride_detector_cover] engine_0: ##   0:15:12  Writing trace to Yosys witness file: engine_0/trace840.yw
SBY 18:27:18 [stride_detector_cover] engine_0.trace532: finished (returncode=0)
SBY 18:27:18 [stride_detector_cover] engine_0.trace535: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:18 [stride_detector_cover] engine_0.trace535: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:18 [stride_detector_cover] engine_0.trace535: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:18 [stride_detector_cover] engine_0.trace535: This license was issued to John P Wickerson.
SBY 18:27:18 [stride_detector_cover] engine_0.trace535: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:18 [stride_detector_cover] engine_0.trace536: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:18 [stride_detector_cover] engine_0.trace536: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:18 [stride_detector_cover] engine_0.trace536: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:18 [stride_detector_cover] engine_0.trace536: This license was issued to John P Wickerson.
SBY 18:27:18 [stride_detector_cover] engine_0.trace536: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:18 [stride_detector_cover] engine_0.trace840: Generating simulation trace for witness file: engine_0/trace840.yw
SBY 18:27:18 [stride_detector_cover] engine_0: ##   0:15:12  Checking cover reachability in step 0..
SBY 18:27:18 [stride_detector_cover] engine_0: ##   0:15:12  Reached cover statement at stride_values.stride_values_2.stride_2_seen_741 in step 0.
SBY 18:27:18 [stride_detector_cover] engine_0: ##   0:15:12  Writing trace to Verilog testbench: engine_0/trace841_tb.v
SBY 18:27:18 [stride_detector_cover] engine_0: ##   0:15:12  Writing trace to constraints file: engine_0/trace841.smtc
SBY 18:27:19 [stride_detector_cover] engine_0: ##   0:15:12  Writing trace to Yosys witness file: engine_0/trace841.yw
SBY 18:27:19 [stride_detector_cover] engine_0.trace533: finished (returncode=0)
SBY 18:27:19 [stride_detector_cover] engine_0.trace539: starting process "cd stride_detector_cover/engine_0; yosys -ql trace539.log trace539.ys"
SBY 18:27:19 [stride_detector_cover] engine_0.trace841: Generating simulation trace for witness file: engine_0/trace841.yw
SBY 18:27:19 [stride_detector_cover] engine_0: ##   0:15:13  Checking cover reachability in step 0..
SBY 18:27:19 [stride_detector_cover] engine_0.trace534: finished (returncode=0)
SBY 18:27:19 [stride_detector_cover] engine_0.trace540: starting process "cd stride_detector_cover/engine_0; yosys -ql trace540.log trace540.ys"
SBY 18:27:19 [stride_detector_cover] engine_0: ##   0:15:13  Reached cover statement at stride_values.stride_values_2.stride_2_seen_709 in step 0.
SBY 18:27:19 [stride_detector_cover] engine_0: ##   0:15:13  Writing trace to Verilog testbench: engine_0/trace842_tb.v
SBY 18:27:19 [stride_detector_cover] engine_0: ##   0:15:13  Writing trace to constraints file: engine_0/trace842.smtc
SBY 18:27:19 [stride_detector_cover] engine_0: ##   0:15:13  Writing trace to Yosys witness file: engine_0/trace842.yw
SBY 18:27:19 [stride_detector_cover] engine_0.trace535: finished (returncode=0)
SBY 18:27:20 [stride_detector_cover] engine_0.trace541: starting process "cd stride_detector_cover/engine_0; yosys -ql trace541.log trace541.ys"
SBY 18:27:20 [stride_detector_cover] engine_0.trace842: Generating simulation trace for witness file: engine_0/trace842.yw
SBY 18:27:20 [stride_detector_cover] engine_0: ##   0:15:13  Checking cover reachability in step 0..
SBY 18:27:20 [stride_detector_cover] engine_0.trace536: finished (returncode=0)
SBY 18:27:20 [stride_detector_cover] engine_0.trace542: starting process "cd stride_detector_cover/engine_0; yosys -ql trace542.log trace542.ys"
SBY 18:27:20 [stride_detector_cover] engine_0.trace543: starting process "cd stride_detector_cover/engine_0; yosys -ql trace543.log trace543.ys"
SBY 18:27:21 [stride_detector_cover] engine_0: ##   0:15:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_69 in step 0.
SBY 18:27:21 [stride_detector_cover] engine_0: ##   0:15:15  Writing trace to Verilog testbench: engine_0/trace843_tb.v
SBY 18:27:21 [stride_detector_cover] engine_0: ##   0:15:15  Writing trace to constraints file: engine_0/trace843.smtc
SBY 18:27:21 [stride_detector_cover] engine_0: ##   0:15:15  Writing trace to Yosys witness file: engine_0/trace843.yw
SBY 18:27:21 [stride_detector_cover] engine_0.trace843: Generating simulation trace for witness file: engine_0/trace843.yw
SBY 18:27:22 [stride_detector_cover] engine_0: ##   0:15:15  Checking cover reachability in step 0..
SBY 18:27:22 [stride_detector_cover] engine_0: ##   0:15:16  Reached cover statement at stride_values.stride_values_2.stride_2_seen_677 in step 0.
SBY 18:27:22 [stride_detector_cover] engine_0: ##   0:15:16  Writing trace to Verilog testbench: engine_0/trace844_tb.v
SBY 18:27:22 [stride_detector_cover] engine_0: ##   0:15:16  Writing trace to constraints file: engine_0/trace844.smtc
SBY 18:27:22 [stride_detector_cover] engine_0: ##   0:15:16  Writing trace to Yosys witness file: engine_0/trace844.yw
SBY 18:27:22 [stride_detector_cover] engine_0.trace844: Generating simulation trace for witness file: engine_0/trace844.yw
SBY 18:27:23 [stride_detector_cover] engine_0: ##   0:15:16  Checking cover reachability in step 0..
SBY 18:27:24 [stride_detector_cover] engine_0: ##   0:15:18  Reached cover statement at stride_values.stride_values_2.stride_2_seen_645 in step 0.
SBY 18:27:24 [stride_detector_cover] engine_0: ##   0:15:18  Writing trace to Verilog testbench: engine_0/trace845_tb.v
SBY 18:27:24 [stride_detector_cover] engine_0: ##   0:15:18  Writing trace to constraints file: engine_0/trace845.smtc
SBY 18:27:24 [stride_detector_cover] engine_0: ##   0:15:18  Writing trace to Yosys witness file: engine_0/trace845.yw
SBY 18:27:24 [stride_detector_cover] engine_0.trace845: Generating simulation trace for witness file: engine_0/trace845.yw
SBY 18:27:24 [stride_detector_cover] engine_0: ##   0:15:18  Checking cover reachability in step 0..
SBY 18:27:24 [stride_detector_cover] engine_0.trace537: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:25 [stride_detector_cover] engine_0.trace537: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:25 [stride_detector_cover] engine_0.trace537: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:25 [stride_detector_cover] engine_0.trace537: This license was issued to John P Wickerson.
SBY 18:27:25 [stride_detector_cover] engine_0.trace537: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:25 [stride_detector_cover] engine_0: ##   0:15:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_613 in step 0.
SBY 18:27:25 [stride_detector_cover] engine_0: ##   0:15:19  Writing trace to Verilog testbench: engine_0/trace846_tb.v
SBY 18:27:25 [stride_detector_cover] engine_0: ##   0:15:19  Writing trace to constraints file: engine_0/trace846.smtc
SBY 18:27:25 [stride_detector_cover] engine_0: ##   0:15:19  Writing trace to Yosys witness file: engine_0/trace846.yw
SBY 18:27:25 [stride_detector_cover] engine_0.trace538: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:25 [stride_detector_cover] engine_0.trace538: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:25 [stride_detector_cover] engine_0.trace538: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:25 [stride_detector_cover] engine_0.trace538: This license was issued to John P Wickerson.
SBY 18:27:25 [stride_detector_cover] engine_0.trace538: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:26 [stride_detector_cover] engine_0.trace846: Generating simulation trace for witness file: engine_0/trace846.yw
SBY 18:27:26 [stride_detector_cover] engine_0: ##   0:15:20  Checking cover reachability in step 0..
SBY 18:27:26 [stride_detector_cover] engine_0.trace537: finished (returncode=0)
SBY 18:27:26 [stride_detector_cover] engine_0.trace544: starting process "cd stride_detector_cover/engine_0; yosys -ql trace544.log trace544.ys"
SBY 18:27:26 [stride_detector_cover] engine_0: ##   0:15:20  Reached cover statement at stride_values.stride_values_2.stride_2_seen_581 in step 0.
SBY 18:27:26 [stride_detector_cover] engine_0: ##   0:15:20  Writing trace to Verilog testbench: engine_0/trace847_tb.v
SBY 18:27:26 [stride_detector_cover] engine_0: ##   0:15:20  Writing trace to constraints file: engine_0/trace847.smtc
SBY 18:27:26 [stride_detector_cover] engine_0: ##   0:15:20  Writing trace to Yosys witness file: engine_0/trace847.yw
SBY 18:27:27 [stride_detector_cover] engine_0.trace847: Generating simulation trace for witness file: engine_0/trace847.yw
SBY 18:27:27 [stride_detector_cover] engine_0: ##   0:15:20  Checking cover reachability in step 0..
SBY 18:27:27 [stride_detector_cover] engine_0.trace538: finished (returncode=0)
SBY 18:27:27 [stride_detector_cover] engine_0.trace545: starting process "cd stride_detector_cover/engine_0; yosys -ql trace545.log trace545.ys"
SBY 18:27:27 [stride_detector_cover] engine_0: ##   0:15:21  Reached cover statement at stride_values.stride_values_2.stride_2_seen_549 in step 0.
SBY 18:27:27 [stride_detector_cover] engine_0: ##   0:15:21  Writing trace to Verilog testbench: engine_0/trace848_tb.v
SBY 18:27:27 [stride_detector_cover] engine_0.trace539: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:27 [stride_detector_cover] engine_0.trace539: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:27 [stride_detector_cover] engine_0.trace539: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:27 [stride_detector_cover] engine_0.trace539: This license was issued to John P Wickerson.
SBY 18:27:27 [stride_detector_cover] engine_0.trace539: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:28 [stride_detector_cover] engine_0.trace540: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:28 [stride_detector_cover] engine_0.trace540: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:28 [stride_detector_cover] engine_0.trace540: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:28 [stride_detector_cover] engine_0.trace540: This license was issued to John P Wickerson.
SBY 18:27:28 [stride_detector_cover] engine_0.trace540: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:28 [stride_detector_cover] engine_0: ##   0:15:21  Writing trace to constraints file: engine_0/trace848.smtc
SBY 18:27:28 [stride_detector_cover] engine_0: ##   0:15:22  Writing trace to Yosys witness file: engine_0/trace848.yw
SBY 18:27:28 [stride_detector_cover] engine_0.trace848: Generating simulation trace for witness file: engine_0/trace848.yw
SBY 18:27:28 [stride_detector_cover] engine_0: ##   0:15:22  Checking cover reachability in step 0..
SBY 18:27:28 [stride_detector_cover] engine_0.trace541: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:28 [stride_detector_cover] engine_0.trace541: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:28 [stride_detector_cover] engine_0.trace541: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:28 [stride_detector_cover] engine_0.trace541: This license was issued to John P Wickerson.
SBY 18:27:28 [stride_detector_cover] engine_0.trace541: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:29 [stride_detector_cover] engine_0: ##   0:15:22  Reached cover statement at stride_values.stride_values_2.stride_2_seen_517 in step 0.
SBY 18:27:29 [stride_detector_cover] engine_0: ##   0:15:22  Writing trace to Verilog testbench: engine_0/trace849_tb.v
SBY 18:27:29 [stride_detector_cover] engine_0: ##   0:15:22  Writing trace to constraints file: engine_0/trace849.smtc
SBY 18:27:29 [stride_detector_cover] engine_0.trace542: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:29 [stride_detector_cover] engine_0.trace542: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:29 [stride_detector_cover] engine_0.trace542: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:29 [stride_detector_cover] engine_0.trace542: This license was issued to John P Wickerson.
SBY 18:27:29 [stride_detector_cover] engine_0.trace542: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:29 [stride_detector_cover] engine_0: ##   0:15:23  Writing trace to Yosys witness file: engine_0/trace849.yw
SBY 18:27:29 [stride_detector_cover] engine_0.trace543: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:29 [stride_detector_cover] engine_0.trace543: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:29 [stride_detector_cover] engine_0.trace543: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:29 [stride_detector_cover] engine_0.trace543: This license was issued to John P Wickerson.
SBY 18:27:29 [stride_detector_cover] engine_0.trace543: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:29 [stride_detector_cover] engine_0.trace849: Generating simulation trace for witness file: engine_0/trace849.yw
SBY 18:27:29 [stride_detector_cover] engine_0: ##   0:15:23  Checking cover reachability in step 0..
SBY 18:27:29 [stride_detector_cover] engine_0.trace539: finished (returncode=0)
SBY 18:27:30 [stride_detector_cover] engine_0.trace540: finished (returncode=0)
SBY 18:27:30 [stride_detector_cover] engine_0.trace546: starting process "cd stride_detector_cover/engine_0; yosys -ql trace546.log trace546.ys"
SBY 18:27:30 [stride_detector_cover] engine_0.trace547: starting process "cd stride_detector_cover/engine_0; yosys -ql trace547.log trace547.ys"
SBY 18:27:30 [stride_detector_cover] engine_0.trace541: finished (returncode=0)
SBY 18:27:30 [stride_detector_cover] engine_0: ##   0:15:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_5 in step 0.
SBY 18:27:30 [stride_detector_cover] engine_0: ##   0:15:24  Writing trace to Verilog testbench: engine_0/trace850_tb.v
SBY 18:27:30 [stride_detector_cover] engine_0: ##   0:15:24  Writing trace to constraints file: engine_0/trace850.smtc
SBY 18:27:30 [stride_detector_cover] engine_0: ##   0:15:24  Writing trace to Yosys witness file: engine_0/trace850.yw
SBY 18:27:30 [stride_detector_cover] engine_0.trace542: finished (returncode=0)
SBY 18:27:30 [stride_detector_cover] engine_0.trace548: starting process "cd stride_detector_cover/engine_0; yosys -ql trace548.log trace548.ys"
SBY 18:27:30 [stride_detector_cover] engine_0.trace850: Generating simulation trace for witness file: engine_0/trace850.yw
SBY 18:27:31 [stride_detector_cover] engine_0: ##   0:15:24  Checking cover reachability in step 0..
SBY 18:27:31 [stride_detector_cover] engine_0.trace543: finished (returncode=0)
SBY 18:27:31 [stride_detector_cover] engine_0.trace549: starting process "cd stride_detector_cover/engine_0; yosys -ql trace549.log trace549.ys"
SBY 18:27:31 [stride_detector_cover] engine_0.trace550: starting process "cd stride_detector_cover/engine_0; yosys -ql trace550.log trace550.ys"
SBY 18:27:31 [stride_detector_cover] engine_0: ##   0:15:25  Reached cover statement at stride_values.stride_values_2.stride_2_seen_485 in step 0.
SBY 18:27:31 [stride_detector_cover] engine_0: ##   0:15:25  Writing trace to Verilog testbench: engine_0/trace851_tb.v
SBY 18:27:31 [stride_detector_cover] engine_0: ##   0:15:25  Writing trace to constraints file: engine_0/trace851.smtc
SBY 18:27:31 [stride_detector_cover] engine_0: ##   0:15:25  Writing trace to Yosys witness file: engine_0/trace851.yw
SBY 18:27:31 [stride_detector_cover] engine_0.trace851: Generating simulation trace for witness file: engine_0/trace851.yw
SBY 18:27:32 [stride_detector_cover] engine_0: ##   0:15:25  Checking cover reachability in step 0..
SBY 18:27:32 [stride_detector_cover] engine_0: ##   0:15:26  Reached cover statement at stride_values.stride_values_2.stride_2_seen_453 in step 0.
SBY 18:27:32 [stride_detector_cover] engine_0: ##   0:15:26  Writing trace to Verilog testbench: engine_0/trace852_tb.v
SBY 18:27:32 [stride_detector_cover] engine_0: ##   0:15:26  Writing trace to constraints file: engine_0/trace852.smtc
SBY 18:27:32 [stride_detector_cover] engine_0: ##   0:15:26  Writing trace to Yosys witness file: engine_0/trace852.yw
SBY 18:27:32 [stride_detector_cover] engine_0.trace852: Generating simulation trace for witness file: engine_0/trace852.yw
SBY 18:27:33 [stride_detector_cover] engine_0: ##   0:15:26  Checking cover reachability in step 0..
SBY 18:27:33 [stride_detector_cover] engine_0: ##   0:15:27  Reached cover statement at stride_values.stride_values_2.stride_2_seen_421 in step 0.
SBY 18:27:33 [stride_detector_cover] engine_0: ##   0:15:27  Writing trace to Verilog testbench: engine_0/trace853_tb.v
SBY 18:27:33 [stride_detector_cover] engine_0: ##   0:15:27  Writing trace to constraints file: engine_0/trace853.smtc
SBY 18:27:33 [stride_detector_cover] engine_0: ##   0:15:27  Writing trace to Yosys witness file: engine_0/trace853.yw
SBY 18:27:33 [stride_detector_cover] engine_0.trace853: Generating simulation trace for witness file: engine_0/trace853.yw
SBY 18:27:33 [stride_detector_cover] engine_0: ##   0:15:27  Checking cover reachability in step 0..
SBY 18:27:34 [stride_detector_cover] engine_0: ##   0:15:28  Reached cover statement at stride_values.stride_values_2.stride_2_seen_389 in step 0.
SBY 18:27:34 [stride_detector_cover] engine_0: ##   0:15:28  Writing trace to Verilog testbench: engine_0/trace854_tb.v
SBY 18:27:34 [stride_detector_cover] engine_0: ##   0:15:28  Writing trace to constraints file: engine_0/trace854.smtc
SBY 18:27:34 [stride_detector_cover] engine_0: ##   0:15:28  Writing trace to Yosys witness file: engine_0/trace854.yw
SBY 18:27:34 [stride_detector_cover] engine_0.trace854: Generating simulation trace for witness file: engine_0/trace854.yw
SBY 18:27:35 [stride_detector_cover] engine_0: ##   0:15:28  Checking cover reachability in step 0..
SBY 18:27:35 [stride_detector_cover] engine_0.trace544: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:35 [stride_detector_cover] engine_0.trace544: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:35 [stride_detector_cover] engine_0.trace544: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:35 [stride_detector_cover] engine_0.trace544: This license was issued to John P Wickerson.
SBY 18:27:35 [stride_detector_cover] engine_0.trace544: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:35 [stride_detector_cover] engine_0: ##   0:15:29  Reached cover statement at stride_values.stride_values_2.stride_2_seen_37 in step 0.
SBY 18:27:35 [stride_detector_cover] engine_0: ##   0:15:29  Writing trace to Verilog testbench: engine_0/trace855_tb.v
SBY 18:27:35 [stride_detector_cover] engine_0: ##   0:15:29  Writing trace to constraints file: engine_0/trace855.smtc
SBY 18:27:35 [stride_detector_cover] engine_0: ##   0:15:29  Writing trace to Yosys witness file: engine_0/trace855.yw
SBY 18:27:36 [stride_detector_cover] engine_0.trace855: Generating simulation trace for witness file: engine_0/trace855.yw
SBY 18:27:36 [stride_detector_cover] engine_0: ##   0:15:30  Checking cover reachability in step 0..
SBY 18:27:36 [stride_detector_cover] engine_0.trace545: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:36 [stride_detector_cover] engine_0.trace545: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:36 [stride_detector_cover] engine_0.trace545: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:36 [stride_detector_cover] engine_0.trace545: This license was issued to John P Wickerson.
SBY 18:27:36 [stride_detector_cover] engine_0.trace545: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:36 [stride_detector_cover] engine_0.trace544: finished (returncode=0)
SBY 18:27:37 [stride_detector_cover] engine_0.trace551: starting process "cd stride_detector_cover/engine_0; yosys -ql trace551.log trace551.ys"
SBY 18:27:37 [stride_detector_cover] engine_0: ##   0:15:31  Reached cover statement at stride_values.stride_values_2.stride_2_seen_357 in step 0.
SBY 18:27:37 [stride_detector_cover] engine_0: ##   0:15:31  Writing trace to Verilog testbench: engine_0/trace856_tb.v
SBY 18:27:37 [stride_detector_cover] engine_0: ##   0:15:31  Writing trace to constraints file: engine_0/trace856.smtc
SBY 18:27:37 [stride_detector_cover] engine_0: ##   0:15:31  Writing trace to Yosys witness file: engine_0/trace856.yw
SBY 18:27:37 [stride_detector_cover] engine_0.trace856: Generating simulation trace for witness file: engine_0/trace856.yw
SBY 18:27:37 [stride_detector_cover] engine_0: ##   0:15:31  Checking cover reachability in step 0..
SBY 18:27:38 [stride_detector_cover] engine_0.trace545: finished (returncode=0)
SBY 18:27:38 [stride_detector_cover] engine_0.trace552: starting process "cd stride_detector_cover/engine_0; yosys -ql trace552.log trace552.ys"
SBY 18:27:38 [stride_detector_cover] engine_0.trace546: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:38 [stride_detector_cover] engine_0.trace546: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:38 [stride_detector_cover] engine_0.trace546: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:38 [stride_detector_cover] engine_0.trace546: This license was issued to John P Wickerson.
SBY 18:27:38 [stride_detector_cover] engine_0.trace546: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:38 [stride_detector_cover] engine_0.trace547: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:38 [stride_detector_cover] engine_0.trace547: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:38 [stride_detector_cover] engine_0.trace547: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:38 [stride_detector_cover] engine_0.trace547: This license was issued to John P Wickerson.
SBY 18:27:38 [stride_detector_cover] engine_0.trace547: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:39 [stride_detector_cover] engine_0: ##   0:15:32  Reached cover statement at stride_values.stride_values_2.stride_2_seen_325 in step 0.
SBY 18:27:39 [stride_detector_cover] engine_0: ##   0:15:32  Writing trace to Verilog testbench: engine_0/trace857_tb.v
SBY 18:27:39 [stride_detector_cover] engine_0: ##   0:15:32  Writing trace to constraints file: engine_0/trace857.smtc
SBY 18:27:39 [stride_detector_cover] engine_0: ##   0:15:33  Writing trace to Yosys witness file: engine_0/trace857.yw
SBY 18:27:39 [stride_detector_cover] engine_0.trace857: Generating simulation trace for witness file: engine_0/trace857.yw
SBY 18:27:39 [stride_detector_cover] engine_0: ##   0:15:33  Checking cover reachability in step 0..
SBY 18:27:39 [stride_detector_cover] engine_0.trace548: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:39 [stride_detector_cover] engine_0.trace548: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:39 [stride_detector_cover] engine_0.trace548: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:39 [stride_detector_cover] engine_0.trace548: This license was issued to John P Wickerson.
SBY 18:27:39 [stride_detector_cover] engine_0.trace548: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:40 [stride_detector_cover] engine_0.trace549: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:40 [stride_detector_cover] engine_0.trace549: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:40 [stride_detector_cover] engine_0.trace549: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:40 [stride_detector_cover] engine_0.trace549: This license was issued to John P Wickerson.
SBY 18:27:40 [stride_detector_cover] engine_0.trace549: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:40 [stride_detector_cover] engine_0.trace550: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:40 [stride_detector_cover] engine_0.trace550: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:40 [stride_detector_cover] engine_0.trace550: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:40 [stride_detector_cover] engine_0.trace550: This license was issued to John P Wickerson.
SBY 18:27:40 [stride_detector_cover] engine_0.trace550: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:40 [stride_detector_cover] engine_0: ##   0:15:33  Reached cover statement at stride_values.stride_values_2.stride_2_seen_293 in step 0.
SBY 18:27:40 [stride_detector_cover] engine_0: ##   0:15:33  Writing trace to Verilog testbench: engine_0/trace858_tb.v
SBY 18:27:40 [stride_detector_cover] engine_0: ##   0:15:34  Writing trace to constraints file: engine_0/trace858.smtc
SBY 18:27:40 [stride_detector_cover] engine_0: ##   0:15:34  Writing trace to Yosys witness file: engine_0/trace858.yw
SBY 18:27:40 [stride_detector_cover] engine_0.trace858: Generating simulation trace for witness file: engine_0/trace858.yw
SBY 18:27:40 [stride_detector_cover] engine_0: ##   0:15:34  Checking cover reachability in step 0..
SBY 18:27:40 [stride_detector_cover] engine_0.trace546: finished (returncode=0)
SBY 18:27:41 [stride_detector_cover] engine_0.trace547: finished (returncode=0)
SBY 18:27:41 [stride_detector_cover] engine_0.trace553: starting process "cd stride_detector_cover/engine_0; yosys -ql trace553.log trace553.ys"
SBY 18:27:41 [stride_detector_cover] engine_0.trace554: starting process "cd stride_detector_cover/engine_0; yosys -ql trace554.log trace554.ys"
SBY 18:27:41 [stride_detector_cover] engine_0: ##   0:15:35  Reached cover statement at stride_values.stride_values_2.stride_2_seen_261 in step 0.
SBY 18:27:41 [stride_detector_cover] engine_0: ##   0:15:35  Writing trace to Verilog testbench: engine_0/trace859_tb.v
SBY 18:27:41 [stride_detector_cover] engine_0: ##   0:15:35  Writing trace to constraints file: engine_0/trace859.smtc
SBY 18:27:41 [stride_detector_cover] engine_0: ##   0:15:35  Writing trace to Yosys witness file: engine_0/trace859.yw
SBY 18:27:41 [stride_detector_cover] engine_0.trace548: finished (returncode=0)
SBY 18:27:41 [stride_detector_cover] engine_0.trace550: finished (returncode=0)
SBY 18:27:41 [stride_detector_cover] engine_0.trace859: Generating simulation trace for witness file: engine_0/trace859.yw
SBY 18:27:42 [stride_detector_cover] engine_0: ##   0:15:35  Checking cover reachability in step 0..
SBY 18:27:42 [stride_detector_cover] engine_0.trace549: finished (returncode=0)
SBY 18:27:42 [stride_detector_cover] engine_0.trace555: starting process "cd stride_detector_cover/engine_0; yosys -ql trace555.log trace555.ys"
SBY 18:27:42 [stride_detector_cover] engine_0.trace556: starting process "cd stride_detector_cover/engine_0; yosys -ql trace556.log trace556.ys"
SBY 18:27:42 [stride_detector_cover] engine_0: ##   0:15:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_229 in step 0.
SBY 18:27:42 [stride_detector_cover] engine_0: ##   0:15:36  Writing trace to Verilog testbench: engine_0/trace860_tb.v
SBY 18:27:42 [stride_detector_cover] engine_0: ##   0:15:36  Writing trace to constraints file: engine_0/trace860.smtc
SBY 18:27:42 [stride_detector_cover] engine_0.trace557: starting process "cd stride_detector_cover/engine_0; yosys -ql trace557.log trace557.ys"
SBY 18:27:42 [stride_detector_cover] engine_0: ##   0:15:36  Writing trace to Yosys witness file: engine_0/trace860.yw
SBY 18:27:42 [stride_detector_cover] engine_0.trace860: Generating simulation trace for witness file: engine_0/trace860.yw
SBY 18:27:42 [stride_detector_cover] engine_0: ##   0:15:36  Checking cover reachability in step 0..
SBY 18:27:43 [stride_detector_cover] engine_0: ##   0:15:37  Reached cover statement at stride_values.stride_values_2.stride_2_seen_197 in step 0.
SBY 18:27:43 [stride_detector_cover] engine_0: ##   0:15:37  Writing trace to Verilog testbench: engine_0/trace861_tb.v
SBY 18:27:43 [stride_detector_cover] engine_0: ##   0:15:37  Writing trace to constraints file: engine_0/trace861.smtc
SBY 18:27:43 [stride_detector_cover] engine_0: ##   0:15:37  Writing trace to Yosys witness file: engine_0/trace861.yw
SBY 18:27:43 [stride_detector_cover] engine_0.trace861: Generating simulation trace for witness file: engine_0/trace861.yw
SBY 18:27:43 [stride_detector_cover] engine_0: ##   0:15:37  Checking cover reachability in step 0..
SBY 18:27:44 [stride_detector_cover] engine_0: ##   0:15:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_165 in step 0.
SBY 18:27:44 [stride_detector_cover] engine_0: ##   0:15:38  Writing trace to Verilog testbench: engine_0/trace862_tb.v
SBY 18:27:44 [stride_detector_cover] engine_0: ##   0:15:38  Writing trace to constraints file: engine_0/trace862.smtc
SBY 18:27:45 [stride_detector_cover] engine_0: ##   0:15:38  Writing trace to Yosys witness file: engine_0/trace862.yw
SBY 18:27:45 [stride_detector_cover] engine_0.trace862: Generating simulation trace for witness file: engine_0/trace862.yw
SBY 18:27:45 [stride_detector_cover] engine_0: ##   0:15:39  Checking cover reachability in step 0..
SBY 18:27:45 [stride_detector_cover] engine_0.trace551: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:45 [stride_detector_cover] engine_0.trace551: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:45 [stride_detector_cover] engine_0.trace551: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:45 [stride_detector_cover] engine_0.trace551: This license was issued to John P Wickerson.
SBY 18:27:45 [stride_detector_cover] engine_0.trace551: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:46 [stride_detector_cover] engine_0.trace552: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:46 [stride_detector_cover] engine_0.trace552: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:46 [stride_detector_cover] engine_0.trace552: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:46 [stride_detector_cover] engine_0.trace552: This license was issued to John P Wickerson.
SBY 18:27:46 [stride_detector_cover] engine_0.trace552: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:46 [stride_detector_cover] engine_0: ##   0:15:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_133 in step 0.
SBY 18:27:46 [stride_detector_cover] engine_0: ##   0:15:40  Writing trace to Verilog testbench: engine_0/trace863_tb.v
SBY 18:27:47 [stride_detector_cover] engine_0: ##   0:15:40  Writing trace to constraints file: engine_0/trace863.smtc
SBY 18:27:47 [stride_detector_cover] engine_0.trace551: finished (returncode=0)
SBY 18:27:47 [stride_detector_cover] engine_0: ##   0:15:41  Writing trace to Yosys witness file: engine_0/trace863.yw
SBY 18:27:47 [stride_detector_cover] engine_0.trace558: starting process "cd stride_detector_cover/engine_0; yosys -ql trace558.log trace558.ys"
SBY 18:27:47 [stride_detector_cover] engine_0.trace863: Generating simulation trace for witness file: engine_0/trace863.yw
SBY 18:27:47 [stride_detector_cover] engine_0: ##   0:15:41  Checking cover reachability in step 0..
SBY 18:27:47 [stride_detector_cover] engine_0: ##   0:15:41  Reached cover statement at stride_values.stride_values_2.stride_2_seen_101 in step 0.
SBY 18:27:47 [stride_detector_cover] engine_0: ##   0:15:41  Writing trace to Verilog testbench: engine_0/trace864_tb.v
SBY 18:27:47 [stride_detector_cover] engine_0: ##   0:15:41  Writing trace to constraints file: engine_0/trace864.smtc
SBY 18:27:48 [stride_detector_cover] engine_0.trace552: finished (returncode=0)
SBY 18:27:48 [stride_detector_cover] engine_0: ##   0:15:42  Writing trace to Yosys witness file: engine_0/trace864.yw
SBY 18:27:48 [stride_detector_cover] engine_0.trace864: Generating simulation trace for witness file: engine_0/trace864.yw
SBY 18:27:48 [stride_detector_cover] engine_0: ##   0:15:42  Checking cover reachability in step 0..
SBY 18:27:48 [stride_detector_cover] engine_0.trace559: starting process "cd stride_detector_cover/engine_0; yosys -ql trace559.log trace559.ys"
SBY 18:27:49 [stride_detector_cover] engine_0.trace553: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:49 [stride_detector_cover] engine_0.trace553: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:49 [stride_detector_cover] engine_0.trace553: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:49 [stride_detector_cover] engine_0.trace553: This license was issued to John P Wickerson.
SBY 18:27:49 [stride_detector_cover] engine_0.trace553: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:49 [stride_detector_cover] engine_0.trace554: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:49 [stride_detector_cover] engine_0.trace554: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:49 [stride_detector_cover] engine_0.trace554: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:49 [stride_detector_cover] engine_0.trace554: This license was issued to John P Wickerson.
SBY 18:27:49 [stride_detector_cover] engine_0.trace554: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:49 [stride_detector_cover] engine_0: ##   0:15:43  Reached cover statement at stride_values.stride_values_2.stride_2_seen_977 in step 0.
SBY 18:27:49 [stride_detector_cover] engine_0: ##   0:15:43  Writing trace to Verilog testbench: engine_0/trace865_tb.v
SBY 18:27:49 [stride_detector_cover] engine_0: ##   0:15:43  Writing trace to constraints file: engine_0/trace865.smtc
SBY 18:27:49 [stride_detector_cover] engine_0: ##   0:15:43  Writing trace to Yosys witness file: engine_0/trace865.yw
SBY 18:27:49 [stride_detector_cover] engine_0.trace865: Generating simulation trace for witness file: engine_0/trace865.yw
SBY 18:27:49 [stride_detector_cover] engine_0: ##   0:15:43  Checking cover reachability in step 0..
SBY 18:27:50 [stride_detector_cover] engine_0.trace555: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:50 [stride_detector_cover] engine_0.trace555: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:50 [stride_detector_cover] engine_0.trace555: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:50 [stride_detector_cover] engine_0.trace555: This license was issued to John P Wickerson.
SBY 18:27:50 [stride_detector_cover] engine_0.trace555: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:50 [stride_detector_cover] engine_0: ##   0:15:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_945 in step 0.
SBY 18:27:50 [stride_detector_cover] engine_0: ##   0:15:44  Writing trace to Verilog testbench: engine_0/trace866_tb.v
SBY 18:27:50 [stride_detector_cover] engine_0: ##   0:15:44  Writing trace to constraints file: engine_0/trace866.smtc
SBY 18:27:50 [stride_detector_cover] engine_0.trace553: finished (returncode=0)
SBY 18:27:50 [stride_detector_cover] engine_0.trace556: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:50 [stride_detector_cover] engine_0.trace556: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:50 [stride_detector_cover] engine_0.trace556: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:50 [stride_detector_cover] engine_0.trace556: This license was issued to John P Wickerson.
SBY 18:27:50 [stride_detector_cover] engine_0.trace556: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:50 [stride_detector_cover] engine_0.trace557: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:50 [stride_detector_cover] engine_0.trace557: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:50 [stride_detector_cover] engine_0.trace557: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:50 [stride_detector_cover] engine_0.trace557: This license was issued to John P Wickerson.
SBY 18:27:50 [stride_detector_cover] engine_0.trace557: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:50 [stride_detector_cover] engine_0: ##   0:15:44  Writing trace to Yosys witness file: engine_0/trace866.yw
SBY 18:27:50 [stride_detector_cover] engine_0.trace866: Generating simulation trace for witness file: engine_0/trace866.yw
SBY 18:27:50 [stride_detector_cover] engine_0: ##   0:15:44  Checking cover reachability in step 0..
SBY 18:27:51 [stride_detector_cover] engine_0.trace554: finished (returncode=0)
SBY 18:27:51 [stride_detector_cover] engine_0.trace560: starting process "cd stride_detector_cover/engine_0; yosys -ql trace560.log trace560.ys"
SBY 18:27:51 [stride_detector_cover] engine_0.trace561: starting process "cd stride_detector_cover/engine_0; yosys -ql trace561.log trace561.ys"
SBY 18:27:51 [stride_detector_cover] engine_0: ##   0:15:45  Reached cover statement at stride_values.stride_values_2.stride_2_seen_913 in step 0.
SBY 18:27:51 [stride_detector_cover] engine_0: ##   0:15:45  Writing trace to Verilog testbench: engine_0/trace867_tb.v
SBY 18:27:51 [stride_detector_cover] engine_0: ##   0:15:45  Writing trace to constraints file: engine_0/trace867.smtc
SBY 18:27:51 [stride_detector_cover] engine_0: ##   0:15:45  Writing trace to Yosys witness file: engine_0/trace867.yw
SBY 18:27:51 [stride_detector_cover] engine_0.trace555: finished (returncode=0)
SBY 18:27:51 [stride_detector_cover] engine_0.trace867: Generating simulation trace for witness file: engine_0/trace867.yw
SBY 18:27:52 [stride_detector_cover] engine_0: ##   0:15:45  Checking cover reachability in step 0..
SBY 18:27:52 [stride_detector_cover] engine_0.trace556: finished (returncode=0)
SBY 18:27:52 [stride_detector_cover] engine_0.trace562: starting process "cd stride_detector_cover/engine_0; yosys -ql trace562.log trace562.ys"
SBY 18:27:52 [stride_detector_cover] engine_0.trace557: finished (returncode=0)
SBY 18:27:52 [stride_detector_cover] engine_0.trace563: starting process "cd stride_detector_cover/engine_0; yosys -ql trace563.log trace563.ys"
SBY 18:27:52 [stride_detector_cover] engine_0.trace564: starting process "cd stride_detector_cover/engine_0; yosys -ql trace564.log trace564.ys"
SBY 18:27:52 [stride_detector_cover] engine_0: ##   0:15:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_881 in step 0.
SBY 18:27:53 [stride_detector_cover] engine_0: ##   0:15:46  Writing trace to Verilog testbench: engine_0/trace868_tb.v
SBY 18:27:53 [stride_detector_cover] engine_0: ##   0:15:46  Writing trace to constraints file: engine_0/trace868.smtc
SBY 18:27:53 [stride_detector_cover] engine_0: ##   0:15:47  Writing trace to Yosys witness file: engine_0/trace868.yw
SBY 18:27:53 [stride_detector_cover] engine_0.trace868: Generating simulation trace for witness file: engine_0/trace868.yw
SBY 18:27:53 [stride_detector_cover] engine_0: ##   0:15:47  Checking cover reachability in step 0..
SBY 18:27:54 [stride_detector_cover] engine_0: ##   0:15:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_849 in step 0.
SBY 18:27:54 [stride_detector_cover] engine_0: ##   0:15:48  Writing trace to Verilog testbench: engine_0/trace869_tb.v
SBY 18:27:54 [stride_detector_cover] engine_0: ##   0:15:48  Writing trace to constraints file: engine_0/trace869.smtc
SBY 18:27:54 [stride_detector_cover] engine_0: ##   0:15:48  Writing trace to Yosys witness file: engine_0/trace869.yw
SBY 18:27:54 [stride_detector_cover] engine_0.trace869: Generating simulation trace for witness file: engine_0/trace869.yw
SBY 18:27:55 [stride_detector_cover] engine_0: ##   0:15:48  Checking cover reachability in step 0..
SBY 18:27:55 [stride_detector_cover] engine_0.trace558: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:55 [stride_detector_cover] engine_0.trace558: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:55 [stride_detector_cover] engine_0.trace558: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:55 [stride_detector_cover] engine_0.trace558: This license was issued to John P Wickerson.
SBY 18:27:55 [stride_detector_cover] engine_0.trace558: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:55 [stride_detector_cover] engine_0: ##   0:15:49  Reached cover statement at stride_values.stride_values_2.stride_2_seen_817 in step 0.
SBY 18:27:55 [stride_detector_cover] engine_0: ##   0:15:49  Writing trace to Verilog testbench: engine_0/trace870_tb.v
SBY 18:27:55 [stride_detector_cover] engine_0: ##   0:15:49  Writing trace to constraints file: engine_0/trace870.smtc
SBY 18:27:55 [stride_detector_cover] engine_0: ##   0:15:49  Writing trace to Yosys witness file: engine_0/trace870.yw
SBY 18:27:56 [stride_detector_cover] engine_0.trace870: Generating simulation trace for witness file: engine_0/trace870.yw
SBY 18:27:56 [stride_detector_cover] engine_0: ##   0:15:50  Checking cover reachability in step 0..
SBY 18:27:56 [stride_detector_cover] engine_0.trace559: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:27:56 [stride_detector_cover] engine_0.trace559: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:27:56 [stride_detector_cover] engine_0.trace559: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:27:56 [stride_detector_cover] engine_0.trace559: This license was issued to John P Wickerson.
SBY 18:27:56 [stride_detector_cover] engine_0.trace559: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:27:56 [stride_detector_cover] engine_0.trace558: finished (returncode=0)
SBY 18:27:56 [stride_detector_cover] engine_0: ##   0:15:50  Reached cover statement at stride_values.stride_values_2.stride_2_seen_81 in step 0.
SBY 18:27:57 [stride_detector_cover] engine_0: ##   0:15:50  Writing trace to Verilog testbench: engine_0/trace871_tb.v
SBY 18:27:57 [stride_detector_cover] engine_0: ##   0:15:50  Writing trace to constraints file: engine_0/trace871.smtc
SBY 18:27:57 [stride_detector_cover] engine_0: ##   0:15:50  Writing trace to Yosys witness file: engine_0/trace871.yw
SBY 18:27:57 [stride_detector_cover] engine_0.trace565: starting process "cd stride_detector_cover/engine_0; yosys -ql trace565.log trace565.ys"
SBY 18:27:57 [stride_detector_cover] engine_0.trace871: Generating simulation trace for witness file: engine_0/trace871.yw
SBY 18:27:57 [stride_detector_cover] engine_0: ##   0:15:51  Checking cover reachability in step 0..
SBY 18:27:57 [stride_detector_cover] engine_0: ##   0:15:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_785 in step 0.
SBY 18:27:57 [stride_detector_cover] engine_0: ##   0:15:51  Writing trace to Verilog testbench: engine_0/trace872_tb.v
SBY 18:27:57 [stride_detector_cover] engine_0: ##   0:15:51  Writing trace to constraints file: engine_0/trace872.smtc
SBY 18:27:57 [stride_detector_cover] engine_0: ##   0:15:51  Writing trace to Yosys witness file: engine_0/trace872.yw
SBY 18:27:57 [stride_detector_cover] engine_0.trace559: finished (returncode=0)
SBY 18:27:58 [stride_detector_cover] engine_0.trace872: Generating simulation trace for witness file: engine_0/trace872.yw
SBY 18:27:58 [stride_detector_cover] engine_0: ##   0:15:51  Checking cover reachability in step 0..
SBY 18:27:58 [stride_detector_cover] engine_0.trace566: starting process "cd stride_detector_cover/engine_0; yosys -ql trace566.log trace566.ys"
SBY 18:27:58 [stride_detector_cover] engine_0: ##   0:15:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_753 in step 0.
SBY 18:27:58 [stride_detector_cover] engine_0: ##   0:15:52  Writing trace to Verilog testbench: engine_0/trace873_tb.v
SBY 18:27:58 [stride_detector_cover] engine_0: ##   0:15:52  Writing trace to constraints file: engine_0/trace873.smtc
SBY 18:27:58 [stride_detector_cover] engine_0: ##   0:15:52  Writing trace to Yosys witness file: engine_0/trace873.yw
SBY 18:27:59 [stride_detector_cover] engine_0.trace873: Generating simulation trace for witness file: engine_0/trace873.yw
SBY 18:27:59 [stride_detector_cover] engine_0: ##   0:15:52  Checking cover reachability in step 0..
SBY 18:27:59 [stride_detector_cover] engine_0: ##   0:15:53  Reached cover statement at stride_values.stride_values_2.stride_2_seen_721 in step 0.
SBY 18:27:59 [stride_detector_cover] engine_0: ##   0:15:53  Writing trace to Verilog testbench: engine_0/trace874_tb.v
SBY 18:27:59 [stride_detector_cover] engine_0: ##   0:15:53  Writing trace to constraints file: engine_0/trace874.smtc
SBY 18:27:59 [stride_detector_cover] engine_0: ##   0:15:53  Writing trace to Yosys witness file: engine_0/trace874.yw
SBY 18:28:00 [stride_detector_cover] engine_0.trace874: Generating simulation trace for witness file: engine_0/trace874.yw
SBY 18:28:00 [stride_detector_cover] engine_0: ##   0:15:53  Checking cover reachability in step 0..
SBY 18:28:00 [stride_detector_cover] engine_0.trace560: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:00 [stride_detector_cover] engine_0.trace560: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:00 [stride_detector_cover] engine_0.trace560: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:00 [stride_detector_cover] engine_0.trace560: This license was issued to John P Wickerson.
SBY 18:28:00 [stride_detector_cover] engine_0.trace560: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:00 [stride_detector_cover] engine_0.trace561: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:00 [stride_detector_cover] engine_0.trace561: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:00 [stride_detector_cover] engine_0.trace561: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:00 [stride_detector_cover] engine_0.trace561: This license was issued to John P Wickerson.
SBY 18:28:00 [stride_detector_cover] engine_0.trace561: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:00 [stride_detector_cover] engine_0: ##   0:15:54  Reached cover statement at stride_values.stride_values_2.stride_2_seen_689 in step 0.
SBY 18:28:01 [stride_detector_cover] engine_0: ##   0:15:54  Writing trace to Verilog testbench: engine_0/trace875_tb.v
SBY 18:28:01 [stride_detector_cover] engine_0: ##   0:15:54  Writing trace to constraints file: engine_0/trace875.smtc
SBY 18:28:01 [stride_detector_cover] engine_0: ##   0:15:55  Writing trace to Yosys witness file: engine_0/trace875.yw
SBY 18:28:01 [stride_detector_cover] engine_0.trace875: Generating simulation trace for witness file: engine_0/trace875.yw
SBY 18:28:01 [stride_detector_cover] engine_0: ##   0:15:55  Checking cover reachability in step 0..
SBY 18:28:01 [stride_detector_cover] engine_0.trace560: finished (returncode=0)
SBY 18:28:01 [stride_detector_cover] engine_0.trace562: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:01 [stride_detector_cover] engine_0.trace562: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:01 [stride_detector_cover] engine_0.trace562: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:01 [stride_detector_cover] engine_0.trace562: This license was issued to John P Wickerson.
SBY 18:28:01 [stride_detector_cover] engine_0.trace562: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:01 [stride_detector_cover] engine_0.trace563: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:01 [stride_detector_cover] engine_0.trace563: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:01 [stride_detector_cover] engine_0.trace563: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:02 [stride_detector_cover] engine_0.trace563: This license was issued to John P Wickerson.
SBY 18:28:02 [stride_detector_cover] engine_0.trace563: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:02 [stride_detector_cover] engine_0.trace564: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:02 [stride_detector_cover] engine_0.trace564: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:02 [stride_detector_cover] engine_0.trace564: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:02 [stride_detector_cover] engine_0.trace564: This license was issued to John P Wickerson.
SBY 18:28:02 [stride_detector_cover] engine_0.trace564: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:02 [stride_detector_cover] engine_0: ##   0:15:55  Reached cover statement at stride_values.stride_values_2.stride_2_seen_657 in step 0.
SBY 18:28:02 [stride_detector_cover] engine_0: ##   0:15:55  Writing trace to Verilog testbench: engine_0/trace876_tb.v
SBY 18:28:02 [stride_detector_cover] engine_0: ##   0:15:56  Writing trace to constraints file: engine_0/trace876.smtc
SBY 18:28:02 [stride_detector_cover] engine_0: ##   0:15:56  Writing trace to Yosys witness file: engine_0/trace876.yw
SBY 18:28:02 [stride_detector_cover] engine_0.trace561: finished (returncode=0)
SBY 18:28:02 [stride_detector_cover] engine_0.trace567: starting process "cd stride_detector_cover/engine_0; yosys -ql trace567.log trace567.ys"
SBY 18:28:03 [stride_detector_cover] engine_0.trace876: Generating simulation trace for witness file: engine_0/trace876.yw
SBY 18:28:03 [stride_detector_cover] engine_0: ##   0:15:56  Checking cover reachability in step 0..
SBY 18:28:03 [stride_detector_cover] engine_0.trace568: starting process "cd stride_detector_cover/engine_0; yosys -ql trace568.log trace568.ys"
SBY 18:28:03 [stride_detector_cover] engine_0.trace563: finished (returncode=0)
SBY 18:28:03 [stride_detector_cover] engine_0: ##   0:15:57  Reached cover statement at stride_values.stride_values_2.stride_2_seen_625 in step 0.
SBY 18:28:03 [stride_detector_cover] engine_0: ##   0:15:57  Writing trace to Verilog testbench: engine_0/trace877_tb.v
SBY 18:28:03 [stride_detector_cover] engine_0: ##   0:15:57  Writing trace to constraints file: engine_0/trace877.smtc
SBY 18:28:03 [stride_detector_cover] engine_0: ##   0:15:57  Writing trace to Yosys witness file: engine_0/trace877.yw
SBY 18:28:03 [stride_detector_cover] engine_0.trace562: finished (returncode=0)
SBY 18:28:03 [stride_detector_cover] engine_0.trace569: starting process "cd stride_detector_cover/engine_0; yosys -ql trace569.log trace569.ys"
SBY 18:28:03 [stride_detector_cover] engine_0.trace877: Generating simulation trace for witness file: engine_0/trace877.yw
SBY 18:28:04 [stride_detector_cover] engine_0: ##   0:15:57  Checking cover reachability in step 0..
SBY 18:28:04 [stride_detector_cover] engine_0.trace564: finished (returncode=0)
SBY 18:28:04 [stride_detector_cover] engine_0.trace570: starting process "cd stride_detector_cover/engine_0; yosys -ql trace570.log trace570.ys"
SBY 18:28:04 [stride_detector_cover] engine_0: ##   0:15:58  Reached cover statement at stride_values.stride_values_2.stride_2_seen_593 in step 0.
SBY 18:28:04 [stride_detector_cover] engine_0: ##   0:15:58  Writing trace to Verilog testbench: engine_0/trace878_tb.v
SBY 18:28:04 [stride_detector_cover] engine_0: ##   0:15:58  Writing trace to constraints file: engine_0/trace878.smtc
SBY 18:28:04 [stride_detector_cover] engine_0.trace571: starting process "cd stride_detector_cover/engine_0; yosys -ql trace571.log trace571.ys"
SBY 18:28:04 [stride_detector_cover] engine_0: ##   0:15:58  Writing trace to Yosys witness file: engine_0/trace878.yw
SBY 18:28:04 [stride_detector_cover] engine_0.trace878: Generating simulation trace for witness file: engine_0/trace878.yw
SBY 18:28:04 [stride_detector_cover] engine_0: ##   0:15:58  Checking cover reachability in step 0..
SBY 18:28:05 [stride_detector_cover] engine_0: ##   0:15:59  Reached cover statement at stride_values.stride_values_2.stride_2_seen_561 in step 0.
SBY 18:28:05 [stride_detector_cover] engine_0: ##   0:15:59  Writing trace to Verilog testbench: engine_0/trace879_tb.v
SBY 18:28:05 [stride_detector_cover] engine_0: ##   0:15:59  Writing trace to constraints file: engine_0/trace879.smtc
SBY 18:28:05 [stride_detector_cover] engine_0: ##   0:15:59  Writing trace to Yosys witness file: engine_0/trace879.yw
SBY 18:28:05 [stride_detector_cover] engine_0.trace879: Generating simulation trace for witness file: engine_0/trace879.yw
SBY 18:28:05 [stride_detector_cover] engine_0: ##   0:15:59  Checking cover reachability in step 0..
SBY 18:28:06 [stride_detector_cover] engine_0.trace565: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:06 [stride_detector_cover] engine_0.trace565: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:06 [stride_detector_cover] engine_0.trace565: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:06 [stride_detector_cover] engine_0.trace565: This license was issued to John P Wickerson.
SBY 18:28:06 [stride_detector_cover] engine_0.trace565: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:06 [stride_detector_cover] engine_0: ##   0:16:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_529 in step 0.
SBY 18:28:06 [stride_detector_cover] engine_0: ##   0:16:00  Writing trace to Verilog testbench: engine_0/trace880_tb.v
SBY 18:28:06 [stride_detector_cover] engine_0: ##   0:16:00  Writing trace to constraints file: engine_0/trace880.smtc
SBY 18:28:06 [stride_detector_cover] engine_0: ##   0:16:00  Writing trace to Yosys witness file: engine_0/trace880.yw
SBY 18:28:06 [stride_detector_cover] engine_0.trace880: Generating simulation trace for witness file: engine_0/trace880.yw
SBY 18:28:06 [stride_detector_cover] engine_0: ##   0:16:00  Checking cover reachability in step 0..
SBY 18:28:07 [stride_detector_cover] engine_0: ##   0:16:01  Reached cover statement at stride_values.stride_values_2.stride_2_seen_497 in step 0.
SBY 18:28:07 [stride_detector_cover] engine_0: ##   0:16:01  Writing trace to Verilog testbench: engine_0/trace881_tb.v
SBY 18:28:07 [stride_detector_cover] engine_0: ##   0:16:01  Writing trace to constraints file: engine_0/trace881.smtc
SBY 18:28:07 [stride_detector_cover] engine_0: ##   0:16:01  Writing trace to Yosys witness file: engine_0/trace881.yw
SBY 18:28:07 [stride_detector_cover] engine_0.trace566: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:07 [stride_detector_cover] engine_0.trace566: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:07 [stride_detector_cover] engine_0.trace566: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:07 [stride_detector_cover] engine_0.trace566: This license was issued to John P Wickerson.
SBY 18:28:07 [stride_detector_cover] engine_0.trace566: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:07 [stride_detector_cover] engine_0.trace881: Generating simulation trace for witness file: engine_0/trace881.yw
SBY 18:28:08 [stride_detector_cover] engine_0: ##   0:16:01  Checking cover reachability in step 0..
SBY 18:28:08 [stride_detector_cover] engine_0.trace565: finished (returncode=0)
SBY 18:28:08 [stride_detector_cover] engine_0.trace572: starting process "cd stride_detector_cover/engine_0; yosys -ql trace572.log trace572.ys"
SBY 18:28:08 [stride_detector_cover] engine_0: ##   0:16:02  Reached cover statement at stride_values.stride_values_2.stride_2_seen_49 in step 0.
SBY 18:28:08 [stride_detector_cover] engine_0: ##   0:16:02  Writing trace to Verilog testbench: engine_0/trace882_tb.v
SBY 18:28:08 [stride_detector_cover] engine_0: ##   0:16:02  Writing trace to constraints file: engine_0/trace882.smtc
SBY 18:28:08 [stride_detector_cover] engine_0: ##   0:16:02  Writing trace to Yosys witness file: engine_0/trace882.yw
SBY 18:28:09 [stride_detector_cover] engine_0.trace882: Generating simulation trace for witness file: engine_0/trace882.yw
SBY 18:28:09 [stride_detector_cover] engine_0: ##   0:16:03  Checking cover reachability in step 0..
SBY 18:28:09 [stride_detector_cover] engine_0.trace566: finished (returncode=0)
SBY 18:28:09 [stride_detector_cover] engine_0.trace573: starting process "cd stride_detector_cover/engine_0; yosys -ql trace573.log trace573.ys"
SBY 18:28:09 [stride_detector_cover] engine_0: ##   0:16:03  Reached cover statement at stride_values.stride_values_2.stride_2_seen_465 in step 0.
SBY 18:28:09 [stride_detector_cover] engine_0: ##   0:16:03  Writing trace to Verilog testbench: engine_0/trace883_tb.v
SBY 18:28:10 [stride_detector_cover] engine_0: ##   0:16:03  Writing trace to constraints file: engine_0/trace883.smtc
SBY 18:28:10 [stride_detector_cover] engine_0: ##   0:16:04  Writing trace to Yosys witness file: engine_0/trace883.yw
SBY 18:28:10 [stride_detector_cover] engine_0.trace883: Generating simulation trace for witness file: engine_0/trace883.yw
SBY 18:28:10 [stride_detector_cover] engine_0: ##   0:16:04  Checking cover reachability in step 0..
SBY 18:28:11 [stride_detector_cover] engine_0: ##   0:16:04  Reached cover statement at stride_values.stride_values_2.stride_2_seen_433 in step 0.
SBY 18:28:11 [stride_detector_cover] engine_0: ##   0:16:04  Writing trace to Verilog testbench: engine_0/trace884_tb.v
SBY 18:28:11 [stride_detector_cover] engine_0: ##   0:16:04  Writing trace to constraints file: engine_0/trace884.smtc
SBY 18:28:11 [stride_detector_cover] engine_0: ##   0:16:05  Writing trace to Yosys witness file: engine_0/trace884.yw
SBY 18:28:11 [stride_detector_cover] engine_0.trace884: Generating simulation trace for witness file: engine_0/trace884.yw
SBY 18:28:11 [stride_detector_cover] engine_0: ##   0:16:05  Checking cover reachability in step 0..
SBY 18:28:12 [stride_detector_cover] engine_0.trace567: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:12 [stride_detector_cover] engine_0.trace567: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:12 [stride_detector_cover] engine_0.trace567: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:12 [stride_detector_cover] engine_0.trace567: This license was issued to John P Wickerson.
SBY 18:28:12 [stride_detector_cover] engine_0.trace567: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:12 [stride_detector_cover] engine_0: ##   0:16:06  Reached cover statement at stride_values.stride_values_2.stride_2_seen_401 in step 0.
SBY 18:28:12 [stride_detector_cover] engine_0: ##   0:16:06  Writing trace to Verilog testbench: engine_0/trace885_tb.v
SBY 18:28:12 [stride_detector_cover] engine_0: ##   0:16:06  Writing trace to constraints file: engine_0/trace885.smtc
SBY 18:28:12 [stride_detector_cover] engine_0.trace568: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:12 [stride_detector_cover] engine_0.trace568: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:12 [stride_detector_cover] engine_0.trace568: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:12 [stride_detector_cover] engine_0.trace568: This license was issued to John P Wickerson.
SBY 18:28:12 [stride_detector_cover] engine_0.trace568: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:12 [stride_detector_cover] engine_0: ##   0:16:06  Writing trace to Yosys witness file: engine_0/trace885.yw
SBY 18:28:12 [stride_detector_cover] engine_0.trace885: Generating simulation trace for witness file: engine_0/trace885.yw
SBY 18:28:13 [stride_detector_cover] engine_0: ##   0:16:06  Checking cover reachability in step 0..
SBY 18:28:13 [stride_detector_cover] engine_0.trace569: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:13 [stride_detector_cover] engine_0.trace569: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:13 [stride_detector_cover] engine_0.trace569: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:13 [stride_detector_cover] engine_0.trace569: This license was issued to John P Wickerson.
SBY 18:28:13 [stride_detector_cover] engine_0.trace569: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:13 [stride_detector_cover] engine_0: ##   0:16:07  Reached cover statement at stride_values.stride_values_2.stride_2_seen_369 in step 0.
SBY 18:28:13 [stride_detector_cover] engine_0: ##   0:16:07  Writing trace to Verilog testbench: engine_0/trace886_tb.v
SBY 18:28:13 [stride_detector_cover] engine_0.trace567: finished (returncode=0)
SBY 18:28:13 [stride_detector_cover] engine_0.trace570: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:13 [stride_detector_cover] engine_0.trace570: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:13 [stride_detector_cover] engine_0.trace570: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:13 [stride_detector_cover] engine_0.trace570: This license was issued to John P Wickerson.
SBY 18:28:13 [stride_detector_cover] engine_0.trace570: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:13 [stride_detector_cover] engine_0.trace571: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:13 [stride_detector_cover] engine_0.trace571: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:13 [stride_detector_cover] engine_0.trace571: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:13 [stride_detector_cover] engine_0.trace571: This license was issued to John P Wickerson.
SBY 18:28:14 [stride_detector_cover] engine_0.trace571: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:14 [stride_detector_cover] engine_0: ##   0:16:07  Writing trace to constraints file: engine_0/trace886.smtc
SBY 18:28:14 [stride_detector_cover] engine_0: ##   0:16:07  Writing trace to Yosys witness file: engine_0/trace886.yw
SBY 18:28:14 [stride_detector_cover] engine_0.trace886: Generating simulation trace for witness file: engine_0/trace886.yw
SBY 18:28:14 [stride_detector_cover] engine_0: ##   0:16:07  Checking cover reachability in step 0..
SBY 18:28:14 [stride_detector_cover] engine_0.trace568: finished (returncode=0)
SBY 18:28:14 [stride_detector_cover] engine_0.trace574: starting process "cd stride_detector_cover/engine_0; yosys -ql trace574.log trace574.ys"
SBY 18:28:14 [stride_detector_cover] engine_0.trace575: starting process "cd stride_detector_cover/engine_0; yosys -ql trace575.log trace575.ys"
SBY 18:28:14 [stride_detector_cover] engine_0.trace569: finished (returncode=0)
SBY 18:28:14 [stride_detector_cover] engine_0: ##   0:16:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_337 in step 0.
SBY 18:28:14 [stride_detector_cover] engine_0: ##   0:16:08  Writing trace to Verilog testbench: engine_0/trace887_tb.v
SBY 18:28:14 [stride_detector_cover] engine_0: ##   0:16:08  Writing trace to constraints file: engine_0/trace887.smtc
SBY 18:28:14 [stride_detector_cover] engine_0: ##   0:16:08  Writing trace to Yosys witness file: engine_0/trace887.yw
SBY 18:28:15 [stride_detector_cover] engine_0.trace570: finished (returncode=0)
SBY 18:28:15 [stride_detector_cover] engine_0.trace576: starting process "cd stride_detector_cover/engine_0; yosys -ql trace576.log trace576.ys"
SBY 18:28:15 [stride_detector_cover] engine_0.trace887: Generating simulation trace for witness file: engine_0/trace887.yw
SBY 18:28:15 [stride_detector_cover] engine_0: ##   0:16:09  Checking cover reachability in step 0..
SBY 18:28:15 [stride_detector_cover] engine_0.trace571: finished (returncode=0)
SBY 18:28:15 [stride_detector_cover] engine_0.trace577: starting process "cd stride_detector_cover/engine_0; yosys -ql trace577.log trace577.ys"
SBY 18:28:15 [stride_detector_cover] engine_0.trace578: starting process "cd stride_detector_cover/engine_0; yosys -ql trace578.log trace578.ys"
SBY 18:28:16 [stride_detector_cover] engine_0: ##   0:16:10  Reached cover statement at stride_values.stride_values_2.stride_2_seen_305 in step 0.
SBY 18:28:16 [stride_detector_cover] engine_0: ##   0:16:10  Writing trace to Verilog testbench: engine_0/trace888_tb.v
SBY 18:28:16 [stride_detector_cover] engine_0: ##   0:16:10  Writing trace to constraints file: engine_0/trace888.smtc
SBY 18:28:16 [stride_detector_cover] engine_0: ##   0:16:10  Writing trace to Yosys witness file: engine_0/trace888.yw
SBY 18:28:16 [stride_detector_cover] engine_0.trace888: Generating simulation trace for witness file: engine_0/trace888.yw
SBY 18:28:16 [stride_detector_cover] engine_0: ##   0:16:10  Checking cover reachability in step 0..
SBY 18:28:16 [stride_detector_cover] engine_0.trace572: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:16 [stride_detector_cover] engine_0.trace572: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:16 [stride_detector_cover] engine_0.trace572: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:17 [stride_detector_cover] engine_0.trace572: This license was issued to John P Wickerson.
SBY 18:28:17 [stride_detector_cover] engine_0.trace572: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:17 [stride_detector_cover] engine_0.trace573: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:17 [stride_detector_cover] engine_0.trace573: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:17 [stride_detector_cover] engine_0.trace573: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:18 [stride_detector_cover] engine_0.trace573: This license was issued to John P Wickerson.
SBY 18:28:18 [stride_detector_cover] engine_0.trace573: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:18 [stride_detector_cover] engine_0: ##   0:16:11  Reached cover statement at stride_values.stride_values_2.stride_2_seen_273 in step 0.
SBY 18:28:18 [stride_detector_cover] engine_0: ##   0:16:11  Writing trace to Verilog testbench: engine_0/trace889_tb.v
SBY 18:28:18 [stride_detector_cover] engine_0: ##   0:16:12  Writing trace to constraints file: engine_0/trace889.smtc
SBY 18:28:18 [stride_detector_cover] engine_0: ##   0:16:12  Writing trace to Yosys witness file: engine_0/trace889.yw
SBY 18:28:18 [stride_detector_cover] engine_0.trace572: finished (returncode=0)
SBY 18:28:18 [stride_detector_cover] engine_0.trace889: Generating simulation trace for witness file: engine_0/trace889.yw
SBY 18:28:18 [stride_detector_cover] engine_0: ##   0:16:12  Checking cover reachability in step 0..
SBY 18:28:18 [stride_detector_cover] engine_0.trace579: starting process "cd stride_detector_cover/engine_0; yosys -ql trace579.log trace579.ys"
SBY 18:28:19 [stride_detector_cover] engine_0.trace573: finished (returncode=0)
SBY 18:28:19 [stride_detector_cover] engine_0.trace580: starting process "cd stride_detector_cover/engine_0; yosys -ql trace580.log trace580.ys"
SBY 18:28:19 [stride_detector_cover] engine_0: ##   0:16:13  Reached cover statement at stride_values.stride_values_2.stride_2_seen_241 in step 0.
SBY 18:28:19 [stride_detector_cover] engine_0: ##   0:16:13  Writing trace to Verilog testbench: engine_0/trace890_tb.v
SBY 18:28:19 [stride_detector_cover] engine_0: ##   0:16:13  Writing trace to constraints file: engine_0/trace890.smtc
SBY 18:28:19 [stride_detector_cover] engine_0: ##   0:16:13  Writing trace to Yosys witness file: engine_0/trace890.yw
SBY 18:28:20 [stride_detector_cover] engine_0.trace890: Generating simulation trace for witness file: engine_0/trace890.yw
SBY 18:28:20 [stride_detector_cover] engine_0: ##   0:16:13  Checking cover reachability in step 0..
SBY 18:28:20 [stride_detector_cover] engine_0: ##   0:16:14  Reached cover statement at stride_values.stride_values_2.stride_2_seen_209 in step 0.
SBY 18:28:20 [stride_detector_cover] engine_0: ##   0:16:14  Writing trace to Verilog testbench: engine_0/trace891_tb.v
SBY 18:28:20 [stride_detector_cover] engine_0: ##   0:16:14  Writing trace to constraints file: engine_0/trace891.smtc
SBY 18:28:20 [stride_detector_cover] engine_0: ##   0:16:14  Writing trace to Yosys witness file: engine_0/trace891.yw
SBY 18:28:20 [stride_detector_cover] engine_0.trace891: Generating simulation trace for witness file: engine_0/trace891.yw
SBY 18:28:21 [stride_detector_cover] engine_0: ##   0:16:14  Checking cover reachability in step 0..
SBY 18:28:21 [stride_detector_cover] engine_0.trace574: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:21 [stride_detector_cover] engine_0.trace574: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:21 [stride_detector_cover] engine_0.trace574: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:21 [stride_detector_cover] engine_0.trace574: This license was issued to John P Wickerson.
SBY 18:28:21 [stride_detector_cover] engine_0.trace574: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:22 [stride_detector_cover] engine_0: ##   0:16:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_177 in step 0.
SBY 18:28:22 [stride_detector_cover] engine_0: ##   0:16:15  Writing trace to Verilog testbench: engine_0/trace892_tb.v
SBY 18:28:22 [stride_detector_cover] engine_0: ##   0:16:16  Writing trace to constraints file: engine_0/trace892.smtc
SBY 18:28:22 [stride_detector_cover] engine_0.trace575: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:22 [stride_detector_cover] engine_0.trace575: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:22 [stride_detector_cover] engine_0.trace575: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:22 [stride_detector_cover] engine_0.trace575: This license was issued to John P Wickerson.
SBY 18:28:22 [stride_detector_cover] engine_0.trace575: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:22 [stride_detector_cover] engine_0: ##   0:16:16  Writing trace to Yosys witness file: engine_0/trace892.yw
SBY 18:28:22 [stride_detector_cover] engine_0.trace892: Generating simulation trace for witness file: engine_0/trace892.yw
SBY 18:28:22 [stride_detector_cover] engine_0: ##   0:16:16  Checking cover reachability in step 0..
SBY 18:28:22 [stride_detector_cover] engine_0.trace576: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:22 [stride_detector_cover] engine_0.trace576: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:22 [stride_detector_cover] engine_0.trace576: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:22 [stride_detector_cover] engine_0.trace576: This license was issued to John P Wickerson.
SBY 18:28:22 [stride_detector_cover] engine_0.trace576: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:23 [stride_detector_cover] engine_0.trace574: finished (returncode=0)
SBY 18:28:23 [stride_detector_cover] engine_0.trace577: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:23 [stride_detector_cover] engine_0.trace577: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:23 [stride_detector_cover] engine_0.trace577: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:23 [stride_detector_cover] engine_0.trace577: This license was issued to John P Wickerson.
SBY 18:28:23 [stride_detector_cover] engine_0.trace577: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:23 [stride_detector_cover] engine_0.trace581: starting process "cd stride_detector_cover/engine_0; yosys -ql trace581.log trace581.ys"
SBY 18:28:23 [stride_detector_cover] engine_0.trace578: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:23 [stride_detector_cover] engine_0.trace578: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:23 [stride_detector_cover] engine_0.trace578: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:23 [stride_detector_cover] engine_0.trace578: This license was issued to John P Wickerson.
SBY 18:28:23 [stride_detector_cover] engine_0.trace578: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:23 [stride_detector_cover] engine_0: ##   0:16:17  Reached cover statement at stride_values.stride_values_2.stride_2_seen_17 in step 0.
SBY 18:28:23 [stride_detector_cover] engine_0: ##   0:16:17  Writing trace to Verilog testbench: engine_0/trace893_tb.v
SBY 18:28:23 [stride_detector_cover] engine_0: ##   0:16:17  Writing trace to constraints file: engine_0/trace893.smtc
SBY 18:28:23 [stride_detector_cover] engine_0.trace575: finished (returncode=0)
SBY 18:28:24 [stride_detector_cover] engine_0: ##   0:16:17  Writing trace to Yosys witness file: engine_0/trace893.yw
SBY 18:28:24 [stride_detector_cover] engine_0.trace582: starting process "cd stride_detector_cover/engine_0; yosys -ql trace582.log trace582.ys"
SBY 18:28:24 [stride_detector_cover] engine_0.trace893: Generating simulation trace for witness file: engine_0/trace893.yw
SBY 18:28:24 [stride_detector_cover] engine_0: ##   0:16:17  Checking cover reachability in step 0..
SBY 18:28:24 [stride_detector_cover] engine_0.trace576: finished (returncode=0)
SBY 18:28:24 [stride_detector_cover] engine_0: ##   0:16:18  Reached cover statement at stride_values.stride_values_2.stride_2_seen_145 in step 0.
SBY 18:28:24 [stride_detector_cover] engine_0: ##   0:16:18  Writing trace to Verilog testbench: engine_0/trace894_tb.v
SBY 18:28:24 [stride_detector_cover] engine_0: ##   0:16:18  Writing trace to constraints file: engine_0/trace894.smtc
SBY 18:28:24 [stride_detector_cover] engine_0.trace577: finished (returncode=0)
SBY 18:28:24 [stride_detector_cover] engine_0.trace583: starting process "cd stride_detector_cover/engine_0; yosys -ql trace583.log trace583.ys"
SBY 18:28:25 [stride_detector_cover] engine_0: ##   0:16:18  Writing trace to Yosys witness file: engine_0/trace894.yw
SBY 18:28:25 [stride_detector_cover] engine_0.trace894: Generating simulation trace for witness file: engine_0/trace894.yw
SBY 18:28:25 [stride_detector_cover] engine_0: ##   0:16:18  Checking cover reachability in step 0..
SBY 18:28:25 [stride_detector_cover] engine_0.trace578: finished (returncode=0)
SBY 18:28:25 [stride_detector_cover] engine_0.trace584: starting process "cd stride_detector_cover/engine_0; yosys -ql trace584.log trace584.ys"
SBY 18:28:25 [stride_detector_cover] engine_0.trace585: starting process "cd stride_detector_cover/engine_0; yosys -ql trace585.log trace585.ys"
SBY 18:28:25 [stride_detector_cover] engine_0: ##   0:16:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_113 in step 0.
SBY 18:28:25 [stride_detector_cover] engine_0: ##   0:16:19  Writing trace to Verilog testbench: engine_0/trace895_tb.v
SBY 18:28:26 [stride_detector_cover] engine_0: ##   0:16:20  Writing trace to constraints file: engine_0/trace895.smtc
SBY 18:28:26 [stride_detector_cover] engine_0: ##   0:16:20  Writing trace to Yosys witness file: engine_0/trace895.yw
SBY 18:28:26 [stride_detector_cover] engine_0.trace895: Generating simulation trace for witness file: engine_0/trace895.yw
SBY 18:28:26 [stride_detector_cover] engine_0: ##   0:16:20  Checking cover reachability in step 0..
SBY 18:28:26 [stride_detector_cover] engine_0.trace579: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:26 [stride_detector_cover] engine_0.trace579: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:26 [stride_detector_cover] engine_0.trace579: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:27 [stride_detector_cover] engine_0.trace579: This license was issued to John P Wickerson.
SBY 18:28:27 [stride_detector_cover] engine_0.trace579: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:27 [stride_detector_cover] engine_0: ##   0:16:21  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1009 in step 0.
SBY 18:28:27 [stride_detector_cover] engine_0: ##   0:16:21  Writing trace to Verilog testbench: engine_0/trace896_tb.v
SBY 18:28:27 [stride_detector_cover] engine_0: ##   0:16:21  Writing trace to constraints file: engine_0/trace896.smtc
SBY 18:28:27 [stride_detector_cover] engine_0: ##   0:16:21  Writing trace to Yosys witness file: engine_0/trace896.yw
SBY 18:28:27 [stride_detector_cover] engine_0.trace580: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:27 [stride_detector_cover] engine_0.trace580: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:27 [stride_detector_cover] engine_0.trace580: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:27 [stride_detector_cover] engine_0.trace580: This license was issued to John P Wickerson.
SBY 18:28:27 [stride_detector_cover] engine_0.trace580: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:27 [stride_detector_cover] engine_0.trace896: Generating simulation trace for witness file: engine_0/trace896.yw
SBY 18:28:28 [stride_detector_cover] engine_0: ##   0:16:21  Checking cover reachability in step 0..
SBY 18:28:28 [stride_detector_cover] engine_0: ##   0:16:22  Reached cover statement at stride_values.stride_values_2.stride_2_seen_975 in step 0.
SBY 18:28:28 [stride_detector_cover] engine_0: ##   0:16:22  Writing trace to Verilog testbench: engine_0/trace897_tb.v
SBY 18:28:28 [stride_detector_cover] engine_0: ##   0:16:22  Writing trace to constraints file: engine_0/trace897.smtc
SBY 18:28:28 [stride_detector_cover] engine_0.trace579: finished (returncode=0)
SBY 18:28:28 [stride_detector_cover] engine_0: ##   0:16:22  Writing trace to Yosys witness file: engine_0/trace897.yw
SBY 18:28:28 [stride_detector_cover] engine_0.trace897: Generating simulation trace for witness file: engine_0/trace897.yw
SBY 18:28:28 [stride_detector_cover] engine_0: ##   0:16:22  Checking cover reachability in step 0..
SBY 18:28:28 [stride_detector_cover] engine_0.trace586: starting process "cd stride_detector_cover/engine_0; yosys -ql trace586.log trace586.ys"
SBY 18:28:29 [stride_detector_cover] engine_0.trace580: finished (returncode=0)
SBY 18:28:29 [stride_detector_cover] engine_0: ##   0:16:23  Reached cover statement at stride_values.stride_values_2.stride_2_seen_943 in step 0.
SBY 18:28:29 [stride_detector_cover] engine_0: ##   0:16:23  Writing trace to Verilog testbench: engine_0/trace898_tb.v
SBY 18:28:29 [stride_detector_cover] engine_0: ##   0:16:23  Writing trace to constraints file: engine_0/trace898.smtc
SBY 18:28:29 [stride_detector_cover] engine_0.trace587: starting process "cd stride_detector_cover/engine_0; yosys -ql trace587.log trace587.ys"
SBY 18:28:29 [stride_detector_cover] engine_0: ##   0:16:23  Writing trace to Yosys witness file: engine_0/trace898.yw
SBY 18:28:29 [stride_detector_cover] engine_0.trace898: Generating simulation trace for witness file: engine_0/trace898.yw
SBY 18:28:29 [stride_detector_cover] engine_0: ##   0:16:23  Checking cover reachability in step 0..
SBY 18:28:30 [stride_detector_cover] engine_0: ##   0:16:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_911 in step 0.
SBY 18:28:30 [stride_detector_cover] engine_0: ##   0:16:24  Writing trace to Verilog testbench: engine_0/trace899_tb.v
SBY 18:28:31 [stride_detector_cover] engine_0: ##   0:16:25  Writing trace to constraints file: engine_0/trace899.smtc
SBY 18:28:31 [stride_detector_cover] engine_0: ##   0:16:25  Writing trace to Yosys witness file: engine_0/trace899.yw
SBY 18:28:31 [stride_detector_cover] engine_0.trace581: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:31 [stride_detector_cover] engine_0.trace581: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:31 [stride_detector_cover] engine_0.trace581: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:31 [stride_detector_cover] engine_0.trace581: This license was issued to John P Wickerson.
SBY 18:28:31 [stride_detector_cover] engine_0.trace581: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:31 [stride_detector_cover] engine_0.trace899: Generating simulation trace for witness file: engine_0/trace899.yw
SBY 18:28:31 [stride_detector_cover] engine_0: ##   0:16:25  Checking cover reachability in step 0..
SBY 18:28:32 [stride_detector_cover] engine_0.trace582: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:32 [stride_detector_cover] engine_0.trace582: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:32 [stride_detector_cover] engine_0.trace582: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:32 [stride_detector_cover] engine_0.trace582: This license was issued to John P Wickerson.
SBY 18:28:32 [stride_detector_cover] engine_0.trace582: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:32 [stride_detector_cover] engine_0: ##   0:16:26  Reached cover statement at stride_values.stride_values_2.stride_2_seen_879 in step 0.
SBY 18:28:32 [stride_detector_cover] engine_0: ##   0:16:26  Writing trace to Verilog testbench: engine_0/trace900_tb.v
SBY 18:28:32 [stride_detector_cover] engine_0: ##   0:16:26  Writing trace to constraints file: engine_0/trace900.smtc
SBY 18:28:32 [stride_detector_cover] engine_0: ##   0:16:26  Writing trace to Yosys witness file: engine_0/trace900.yw
SBY 18:28:32 [stride_detector_cover] engine_0.trace900: Generating simulation trace for witness file: engine_0/trace900.yw
SBY 18:28:33 [stride_detector_cover] engine_0: ##   0:16:26  Checking cover reachability in step 0..
SBY 18:28:33 [stride_detector_cover] engine_0.trace581: finished (returncode=0)
SBY 18:28:33 [stride_detector_cover] engine_0.trace588: starting process "cd stride_detector_cover/engine_0; yosys -ql trace588.log trace588.ys"
SBY 18:28:33 [stride_detector_cover] engine_0: ##   0:16:27  Reached cover statement at stride_values.stride_values_2.stride_2_seen_847 in step 0.
SBY 18:28:33 [stride_detector_cover] engine_0: ##   0:16:27  Writing trace to Verilog testbench: engine_0/trace901_tb.v
SBY 18:28:33 [stride_detector_cover] engine_0: ##   0:16:27  Writing trace to constraints file: engine_0/trace901.smtc
SBY 18:28:33 [stride_detector_cover] engine_0.trace582: finished (returncode=0)
SBY 18:28:33 [stride_detector_cover] engine_0: ##   0:16:27  Writing trace to Yosys witness file: engine_0/trace901.yw
SBY 18:28:33 [stride_detector_cover] engine_0.trace901: Generating simulation trace for witness file: engine_0/trace901.yw
SBY 18:28:34 [stride_detector_cover] engine_0: ##   0:16:27  Checking cover reachability in step 0..
SBY 18:28:34 [stride_detector_cover] engine_0.trace583: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:34 [stride_detector_cover] engine_0.trace583: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:34 [stride_detector_cover] engine_0.trace583: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:34 [stride_detector_cover] engine_0.trace583: This license was issued to John P Wickerson.
SBY 18:28:34 [stride_detector_cover] engine_0.trace583: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:34 [stride_detector_cover] engine_0.trace584: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:34 [stride_detector_cover] engine_0.trace584: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:34 [stride_detector_cover] engine_0.trace584: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:34 [stride_detector_cover] engine_0.trace584: This license was issued to John P Wickerson.
SBY 18:28:34 [stride_detector_cover] engine_0.trace584: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:34 [stride_detector_cover] engine_0.trace585: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:34 [stride_detector_cover] engine_0.trace585: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:34 [stride_detector_cover] engine_0.trace585: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:34 [stride_detector_cover] engine_0.trace585: This license was issued to John P Wickerson.
SBY 18:28:34 [stride_detector_cover] engine_0.trace585: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:34 [stride_detector_cover] engine_0.trace589: starting process "cd stride_detector_cover/engine_0; yosys -ql trace589.log trace589.ys"
SBY 18:28:34 [stride_detector_cover] engine_0: ##   0:16:28  Reached cover statement at stride_values.stride_values_2.stride_2_seen_815 in step 0.
SBY 18:28:34 [stride_detector_cover] engine_0: ##   0:16:28  Writing trace to Verilog testbench: engine_0/trace902_tb.v
SBY 18:28:34 [stride_detector_cover] engine_0: ##   0:16:28  Writing trace to constraints file: engine_0/trace902.smtc
SBY 18:28:34 [stride_detector_cover] engine_0: ##   0:16:28  Writing trace to Yosys witness file: engine_0/trace902.yw
SBY 18:28:34 [stride_detector_cover] engine_0.trace902: Generating simulation trace for witness file: engine_0/trace902.yw
SBY 18:28:35 [stride_detector_cover] engine_0: ##   0:16:28  Checking cover reachability in step 0..
SBY 18:28:35 [stride_detector_cover] engine_0.trace583: finished (returncode=0)
SBY 18:28:35 [stride_detector_cover] engine_0.trace585: finished (returncode=0)
SBY 18:28:35 [stride_detector_cover] engine_0: ##   0:16:29  Reached cover statement at stride_values.stride_values_2.stride_2_seen_79 in step 0.
SBY 18:28:35 [stride_detector_cover] engine_0: ##   0:16:29  Writing trace to Verilog testbench: engine_0/trace903_tb.v
SBY 18:28:35 [stride_detector_cover] engine_0: ##   0:16:29  Writing trace to constraints file: engine_0/trace903.smtc
SBY 18:28:35 [stride_detector_cover] engine_0: ##   0:16:29  Writing trace to Yosys witness file: engine_0/trace903.yw
SBY 18:28:35 [stride_detector_cover] engine_0.trace584: finished (returncode=0)
SBY 18:28:35 [stride_detector_cover] engine_0.trace590: starting process "cd stride_detector_cover/engine_0; yosys -ql trace590.log trace590.ys"
SBY 18:28:35 [stride_detector_cover] engine_0.trace903: Generating simulation trace for witness file: engine_0/trace903.yw
SBY 18:28:36 [stride_detector_cover] engine_0: ##   0:16:29  Checking cover reachability in step 0..
SBY 18:28:36 [stride_detector_cover] engine_0.trace591: starting process "cd stride_detector_cover/engine_0; yosys -ql trace591.log trace591.ys"
SBY 18:28:36 [stride_detector_cover] engine_0: ##   0:16:30  Reached cover statement at stride_values.stride_values_2.stride_2_seen_783 in step 0.
SBY 18:28:36 [stride_detector_cover] engine_0: ##   0:16:30  Writing trace to Verilog testbench: engine_0/trace904_tb.v
SBY 18:28:36 [stride_detector_cover] engine_0: ##   0:16:30  Writing trace to constraints file: engine_0/trace904.smtc
SBY 18:28:36 [stride_detector_cover] engine_0.trace592: starting process "cd stride_detector_cover/engine_0; yosys -ql trace592.log trace592.ys"
SBY 18:28:36 [stride_detector_cover] engine_0: ##   0:16:30  Writing trace to Yosys witness file: engine_0/trace904.yw
SBY 18:28:36 [stride_detector_cover] engine_0.trace904: Generating simulation trace for witness file: engine_0/trace904.yw
SBY 18:28:36 [stride_detector_cover] engine_0: ##   0:16:30  Checking cover reachability in step 0..
SBY 18:28:36 [stride_detector_cover] engine_0.trace586: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:36 [stride_detector_cover] engine_0.trace586: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:36 [stride_detector_cover] engine_0.trace586: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:36 [stride_detector_cover] engine_0.trace586: This license was issued to John P Wickerson.
SBY 18:28:36 [stride_detector_cover] engine_0.trace586: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:37 [stride_detector_cover] engine_0: ##   0:16:31  Reached cover statement at stride_values.stride_values_2.stride_2_seen_751 in step 0.
SBY 18:28:37 [stride_detector_cover] engine_0: ##   0:16:31  Writing trace to Verilog testbench: engine_0/trace905_tb.v
SBY 18:28:37 [stride_detector_cover] engine_0: ##   0:16:31  Writing trace to constraints file: engine_0/trace905.smtc
SBY 18:28:37 [stride_detector_cover] engine_0: ##   0:16:31  Writing trace to Yosys witness file: engine_0/trace905.yw
SBY 18:28:37 [stride_detector_cover] engine_0.trace905: Generating simulation trace for witness file: engine_0/trace905.yw
SBY 18:28:37 [stride_detector_cover] engine_0: ##   0:16:31  Checking cover reachability in step 0..
SBY 18:28:37 [stride_detector_cover] engine_0.trace587: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:37 [stride_detector_cover] engine_0.trace587: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:37 [stride_detector_cover] engine_0.trace587: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:37 [stride_detector_cover] engine_0.trace587: This license was issued to John P Wickerson.
SBY 18:28:37 [stride_detector_cover] engine_0.trace587: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:38 [stride_detector_cover] engine_0.trace586: finished (returncode=0)
SBY 18:28:38 [stride_detector_cover] engine_0: ##   0:16:32  Reached cover statement at stride_values.stride_values_2.stride_2_seen_719 in step 0.
SBY 18:28:38 [stride_detector_cover] engine_0: ##   0:16:32  Writing trace to Verilog testbench: engine_0/trace906_tb.v
SBY 18:28:38 [stride_detector_cover] engine_0: ##   0:16:32  Writing trace to constraints file: engine_0/trace906.smtc
SBY 18:28:38 [stride_detector_cover] engine_0: ##   0:16:32  Writing trace to Yosys witness file: engine_0/trace906.yw
SBY 18:28:38 [stride_detector_cover] engine_0.trace593: starting process "cd stride_detector_cover/engine_0; yosys -ql trace593.log trace593.ys"
SBY 18:28:38 [stride_detector_cover] engine_0.trace906: Generating simulation trace for witness file: engine_0/trace906.yw
SBY 18:28:38 [stride_detector_cover] engine_0: ##   0:16:32  Checking cover reachability in step 0..
SBY 18:28:38 [stride_detector_cover] engine_0.trace587: finished (returncode=0)
SBY 18:28:39 [stride_detector_cover] engine_0: ##   0:16:33  Reached cover statement at stride_values.stride_values_2.stride_2_seen_687 in step 0.
SBY 18:28:39 [stride_detector_cover] engine_0: ##   0:16:33  Writing trace to Verilog testbench: engine_0/trace907_tb.v
SBY 18:28:39 [stride_detector_cover] engine_0: ##   0:16:33  Writing trace to constraints file: engine_0/trace907.smtc
SBY 18:28:39 [stride_detector_cover] engine_0.trace594: starting process "cd stride_detector_cover/engine_0; yosys -ql trace594.log trace594.ys"
SBY 18:28:39 [stride_detector_cover] engine_0: ##   0:16:33  Writing trace to Yosys witness file: engine_0/trace907.yw
SBY 18:28:39 [stride_detector_cover] engine_0.trace907: Generating simulation trace for witness file: engine_0/trace907.yw
SBY 18:28:39 [stride_detector_cover] engine_0: ##   0:16:33  Checking cover reachability in step 0..
SBY 18:28:40 [stride_detector_cover] engine_0: ##   0:16:34  Reached cover statement at stride_values.stride_values_2.stride_2_seen_655 in step 0.
SBY 18:28:40 [stride_detector_cover] engine_0: ##   0:16:34  Writing trace to Verilog testbench: engine_0/trace908_tb.v
SBY 18:28:40 [stride_detector_cover] engine_0: ##   0:16:34  Writing trace to constraints file: engine_0/trace908.smtc
SBY 18:28:41 [stride_detector_cover] engine_0: ##   0:16:34  Writing trace to Yosys witness file: engine_0/trace908.yw
SBY 18:28:41 [stride_detector_cover] engine_0.trace908: Generating simulation trace for witness file: engine_0/trace908.yw
SBY 18:28:41 [stride_detector_cover] engine_0: ##   0:16:35  Checking cover reachability in step 0..
SBY 18:28:41 [stride_detector_cover] engine_0.trace588: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:41 [stride_detector_cover] engine_0.trace588: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:41 [stride_detector_cover] engine_0.trace588: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:41 [stride_detector_cover] engine_0.trace588: This license was issued to John P Wickerson.
SBY 18:28:41 [stride_detector_cover] engine_0.trace588: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:42 [stride_detector_cover] engine_0: ##   0:16:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_623 in step 0.
SBY 18:28:42 [stride_detector_cover] engine_0: ##   0:16:36  Writing trace to Verilog testbench: engine_0/trace909_tb.v
SBY 18:28:42 [stride_detector_cover] engine_0: ##   0:16:36  Writing trace to constraints file: engine_0/trace909.smtc
SBY 18:28:42 [stride_detector_cover] engine_0.trace588: finished (returncode=0)
SBY 18:28:42 [stride_detector_cover] engine_0: ##   0:16:36  Writing trace to Yosys witness file: engine_0/trace909.yw
SBY 18:28:42 [stride_detector_cover] engine_0.trace909: Generating simulation trace for witness file: engine_0/trace909.yw
SBY 18:28:42 [stride_detector_cover] engine_0: ##   0:16:36  Checking cover reachability in step 0..
SBY 18:28:42 [stride_detector_cover] engine_0.trace589: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:42 [stride_detector_cover] engine_0.trace589: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:42 [stride_detector_cover] engine_0.trace589: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:42 [stride_detector_cover] engine_0.trace589: This license was issued to John P Wickerson.
SBY 18:28:42 [stride_detector_cover] engine_0.trace589: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:42 [stride_detector_cover] engine_0.trace595: starting process "cd stride_detector_cover/engine_0; yosys -ql trace595.log trace595.ys"
SBY 18:28:43 [stride_detector_cover] engine_0: ##   0:16:37  Reached cover statement at stride_values.stride_values_2.stride_2_seen_591 in step 0.
SBY 18:28:43 [stride_detector_cover] engine_0: ##   0:16:37  Writing trace to Verilog testbench: engine_0/trace910_tb.v
SBY 18:28:43 [stride_detector_cover] engine_0: ##   0:16:37  Writing trace to constraints file: engine_0/trace910.smtc
SBY 18:28:43 [stride_detector_cover] engine_0: ##   0:16:37  Writing trace to Yosys witness file: engine_0/trace910.yw
SBY 18:28:43 [stride_detector_cover] engine_0.trace589: finished (returncode=0)
SBY 18:28:43 [stride_detector_cover] engine_0.trace910: Generating simulation trace for witness file: engine_0/trace910.yw
SBY 18:28:43 [stride_detector_cover] engine_0: ##   0:16:37  Checking cover reachability in step 0..
SBY 18:28:43 [stride_detector_cover] engine_0.trace596: starting process "cd stride_detector_cover/engine_0; yosys -ql trace596.log trace596.ys"
SBY 18:28:43 [stride_detector_cover] engine_0.trace590: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:43 [stride_detector_cover] engine_0.trace590: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:44 [stride_detector_cover] engine_0.trace590: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:44 [stride_detector_cover] engine_0.trace590: This license was issued to John P Wickerson.
SBY 18:28:44 [stride_detector_cover] engine_0.trace590: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:44 [stride_detector_cover] engine_0.trace591: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:44 [stride_detector_cover] engine_0.trace591: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:44 [stride_detector_cover] engine_0.trace591: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:44 [stride_detector_cover] engine_0.trace591: This license was issued to John P Wickerson.
SBY 18:28:44 [stride_detector_cover] engine_0.trace591: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:44 [stride_detector_cover] engine_0.trace592: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:44 [stride_detector_cover] engine_0.trace592: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:44 [stride_detector_cover] engine_0.trace592: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:44 [stride_detector_cover] engine_0.trace592: This license was issued to John P Wickerson.
SBY 18:28:44 [stride_detector_cover] engine_0.trace592: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:44 [stride_detector_cover] engine_0: ##   0:16:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_559 in step 0.
SBY 18:28:44 [stride_detector_cover] engine_0: ##   0:16:38  Writing trace to Verilog testbench: engine_0/trace911_tb.v
SBY 18:28:44 [stride_detector_cover] engine_0: ##   0:16:38  Writing trace to constraints file: engine_0/trace911.smtc
SBY 18:28:44 [stride_detector_cover] engine_0: ##   0:16:38  Writing trace to Yosys witness file: engine_0/trace911.yw
SBY 18:28:44 [stride_detector_cover] engine_0.trace911: Generating simulation trace for witness file: engine_0/trace911.yw
SBY 18:28:44 [stride_detector_cover] engine_0: ##   0:16:38  Checking cover reachability in step 0..
SBY 18:28:45 [stride_detector_cover] engine_0.trace590: finished (returncode=0)
SBY 18:28:45 [stride_detector_cover] engine_0.trace592: finished (returncode=0)
SBY 18:28:45 [stride_detector_cover] engine_0.trace591: finished (returncode=0)
SBY 18:28:45 [stride_detector_cover] engine_0.trace597: starting process "cd stride_detector_cover/engine_0; yosys -ql trace597.log trace597.ys"
SBY 18:28:45 [stride_detector_cover] engine_0.trace598: starting process "cd stride_detector_cover/engine_0; yosys -ql trace598.log trace598.ys"
SBY 18:28:45 [stride_detector_cover] engine_0: ##   0:16:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_527 in step 0.
SBY 18:28:45 [stride_detector_cover] engine_0: ##   0:16:39  Writing trace to Verilog testbench: engine_0/trace912_tb.v
SBY 18:28:45 [stride_detector_cover] engine_0.trace599: starting process "cd stride_detector_cover/engine_0; yosys -ql trace599.log trace599.ys"
SBY 18:28:46 [stride_detector_cover] engine_0: ##   0:16:39  Writing trace to constraints file: engine_0/trace912.smtc
SBY 18:28:46 [stride_detector_cover] engine_0: ##   0:16:39  Writing trace to Yosys witness file: engine_0/trace912.yw
SBY 18:28:46 [stride_detector_cover] engine_0.trace912: Generating simulation trace for witness file: engine_0/trace912.yw
SBY 18:28:46 [stride_detector_cover] engine_0: ##   0:16:40  Checking cover reachability in step 0..
SBY 18:28:46 [stride_detector_cover] engine_0.trace593: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:46 [stride_detector_cover] engine_0.trace593: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:46 [stride_detector_cover] engine_0.trace593: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:46 [stride_detector_cover] engine_0.trace593: This license was issued to John P Wickerson.
SBY 18:28:46 [stride_detector_cover] engine_0.trace593: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:46 [stride_detector_cover] engine_0: ##   0:16:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_495 in step 0.
SBY 18:28:46 [stride_detector_cover] engine_0: ##   0:16:40  Writing trace to Verilog testbench: engine_0/trace913_tb.v
SBY 18:28:46 [stride_detector_cover] engine_0: ##   0:16:40  Writing trace to constraints file: engine_0/trace913.smtc
SBY 18:28:46 [stride_detector_cover] engine_0.trace594: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:46 [stride_detector_cover] engine_0.trace594: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:47 [stride_detector_cover] engine_0.trace594: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:47 [stride_detector_cover] engine_0.trace594: This license was issued to John P Wickerson.
SBY 18:28:47 [stride_detector_cover] engine_0.trace594: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:47 [stride_detector_cover] engine_0: ##   0:16:41  Writing trace to Yosys witness file: engine_0/trace913.yw
SBY 18:28:47 [stride_detector_cover] engine_0.trace913: Generating simulation trace for witness file: engine_0/trace913.yw
SBY 18:28:47 [stride_detector_cover] engine_0: ##   0:16:41  Checking cover reachability in step 0..
SBY 18:28:47 [stride_detector_cover] engine_0.trace593: finished (returncode=0)
SBY 18:28:48 [stride_detector_cover] engine_0.trace600: starting process "cd stride_detector_cover/engine_0; yosys -ql trace600.log trace600.ys"
SBY 18:28:48 [stride_detector_cover] engine_0: ##   0:16:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_47 in step 0.
SBY 18:28:48 [stride_detector_cover] engine_0: ##   0:16:42  Writing trace to Verilog testbench: engine_0/trace914_tb.v
SBY 18:28:48 [stride_detector_cover] engine_0.trace594: finished (returncode=0)
SBY 18:28:48 [stride_detector_cover] engine_0: ##   0:16:42  Writing trace to constraints file: engine_0/trace914.smtc
SBY 18:28:48 [stride_detector_cover] engine_0: ##   0:16:42  Writing trace to Yosys witness file: engine_0/trace914.yw
SBY 18:28:48 [stride_detector_cover] engine_0.trace601: starting process "cd stride_detector_cover/engine_0; yosys -ql trace601.log trace601.ys"
SBY 18:28:48 [stride_detector_cover] engine_0.trace914: Generating simulation trace for witness file: engine_0/trace914.yw
SBY 18:28:48 [stride_detector_cover] engine_0: ##   0:16:42  Checking cover reachability in step 0..
SBY 18:28:49 [stride_detector_cover] engine_0: ##   0:16:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_463 in step 0.
SBY 18:28:49 [stride_detector_cover] engine_0: ##   0:16:42  Writing trace to Verilog testbench: engine_0/trace915_tb.v
SBY 18:28:49 [stride_detector_cover] engine_0: ##   0:16:43  Writing trace to constraints file: engine_0/trace915.smtc
SBY 18:28:49 [stride_detector_cover] engine_0: ##   0:16:43  Writing trace to Yosys witness file: engine_0/trace915.yw
SBY 18:28:49 [stride_detector_cover] engine_0.trace915: Generating simulation trace for witness file: engine_0/trace915.yw
SBY 18:28:49 [stride_detector_cover] engine_0: ##   0:16:43  Checking cover reachability in step 0..
SBY 18:28:50 [stride_detector_cover] engine_0.trace595: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:50 [stride_detector_cover] engine_0.trace595: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:50 [stride_detector_cover] engine_0.trace595: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:50 [stride_detector_cover] engine_0.trace595: This license was issued to John P Wickerson.
SBY 18:28:50 [stride_detector_cover] engine_0.trace595: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:51 [stride_detector_cover] engine_0: ##   0:16:45  Reached cover statement at stride_values.stride_values_2.stride_2_seen_431 in step 0.
SBY 18:28:51 [stride_detector_cover] engine_0: ##   0:16:45  Writing trace to Verilog testbench: engine_0/trace916_tb.v
SBY 18:28:51 [stride_detector_cover] engine_0: ##   0:16:45  Writing trace to constraints file: engine_0/trace916.smtc
SBY 18:28:51 [stride_detector_cover] engine_0.trace596: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:51 [stride_detector_cover] engine_0.trace596: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:51 [stride_detector_cover] engine_0.trace596: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:51 [stride_detector_cover] engine_0.trace596: This license was issued to John P Wickerson.
SBY 18:28:51 [stride_detector_cover] engine_0.trace596: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:51 [stride_detector_cover] engine_0: ##   0:16:45  Writing trace to Yosys witness file: engine_0/trace916.yw
SBY 18:28:51 [stride_detector_cover] engine_0.trace916: Generating simulation trace for witness file: engine_0/trace916.yw
SBY 18:28:51 [stride_detector_cover] engine_0: ##   0:16:45  Checking cover reachability in step 0..
SBY 18:28:51 [stride_detector_cover] engine_0.trace595: finished (returncode=0)
SBY 18:28:52 [stride_detector_cover] engine_0.trace602: starting process "cd stride_detector_cover/engine_0; yosys -ql trace602.log trace602.ys"
SBY 18:28:52 [stride_detector_cover] engine_0.trace596: finished (returncode=0)
SBY 18:28:52 [stride_detector_cover] engine_0: ##   0:16:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_399 in step 0.
SBY 18:28:52 [stride_detector_cover] engine_0: ##   0:16:46  Writing trace to Verilog testbench: engine_0/trace917_tb.v
SBY 18:28:52 [stride_detector_cover] engine_0: ##   0:16:46  Writing trace to constraints file: engine_0/trace917.smtc
SBY 18:28:52 [stride_detector_cover] engine_0: ##   0:16:46  Writing trace to Yosys witness file: engine_0/trace917.yw
SBY 18:28:52 [stride_detector_cover] engine_0.trace917: Generating simulation trace for witness file: engine_0/trace917.yw
SBY 18:28:53 [stride_detector_cover] engine_0: ##   0:16:46  Checking cover reachability in step 0..
SBY 18:28:53 [stride_detector_cover] engine_0.trace603: starting process "cd stride_detector_cover/engine_0; yosys -ql trace603.log trace603.ys"
SBY 18:28:53 [stride_detector_cover] engine_0.trace597: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:53 [stride_detector_cover] engine_0.trace597: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:53 [stride_detector_cover] engine_0.trace597: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:53 [stride_detector_cover] engine_0.trace597: This license was issued to John P Wickerson.
SBY 18:28:53 [stride_detector_cover] engine_0.trace597: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:53 [stride_detector_cover] engine_0.trace598: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:53 [stride_detector_cover] engine_0.trace598: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:53 [stride_detector_cover] engine_0.trace598: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:53 [stride_detector_cover] engine_0.trace598: This license was issued to John P Wickerson.
SBY 18:28:53 [stride_detector_cover] engine_0.trace598: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:53 [stride_detector_cover] engine_0: ##   0:16:47  Reached cover statement at stride_values.stride_values_2.stride_2_seen_367 in step 0.
SBY 18:28:53 [stride_detector_cover] engine_0: ##   0:16:47  Writing trace to Verilog testbench: engine_0/trace918_tb.v
SBY 18:28:53 [stride_detector_cover] engine_0: ##   0:16:47  Writing trace to constraints file: engine_0/trace918.smtc
SBY 18:28:53 [stride_detector_cover] engine_0.trace599: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:53 [stride_detector_cover] engine_0.trace599: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:53 [stride_detector_cover] engine_0.trace599: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:53 [stride_detector_cover] engine_0.trace599: This license was issued to John P Wickerson.
SBY 18:28:53 [stride_detector_cover] engine_0.trace599: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:53 [stride_detector_cover] engine_0: ##   0:16:47  Writing trace to Yosys witness file: engine_0/trace918.yw
SBY 18:28:53 [stride_detector_cover] engine_0.trace918: Generating simulation trace for witness file: engine_0/trace918.yw
SBY 18:28:54 [stride_detector_cover] engine_0: ##   0:16:47  Checking cover reachability in step 0..
SBY 18:28:54 [stride_detector_cover] engine_0.trace597: finished (returncode=0)
SBY 18:28:54 [stride_detector_cover] engine_0.trace598: finished (returncode=0)
SBY 18:28:54 [stride_detector_cover] engine_0.trace604: starting process "cd stride_detector_cover/engine_0; yosys -ql trace604.log trace604.ys"
SBY 18:28:54 [stride_detector_cover] engine_0: ##   0:16:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_335 in step 0.
SBY 18:28:54 [stride_detector_cover] engine_0: ##   0:16:48  Writing trace to Verilog testbench: engine_0/trace919_tb.v
SBY 18:28:54 [stride_detector_cover] engine_0: ##   0:16:48  Writing trace to constraints file: engine_0/trace919.smtc
SBY 18:28:54 [stride_detector_cover] engine_0: ##   0:16:48  Writing trace to Yosys witness file: engine_0/trace919.yw
SBY 18:28:54 [stride_detector_cover] engine_0.trace919: Generating simulation trace for witness file: engine_0/trace919.yw
SBY 18:28:55 [stride_detector_cover] engine_0: ##   0:16:48  Checking cover reachability in step 0..
SBY 18:28:55 [stride_detector_cover] engine_0.trace599: finished (returncode=0)
SBY 18:28:55 [stride_detector_cover] engine_0.trace605: starting process "cd stride_detector_cover/engine_0; yosys -ql trace605.log trace605.ys"
SBY 18:28:55 [stride_detector_cover] engine_0.trace600: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:55 [stride_detector_cover] engine_0.trace600: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:55 [stride_detector_cover] engine_0.trace600: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:55 [stride_detector_cover] engine_0.trace600: This license was issued to John P Wickerson.
SBY 18:28:55 [stride_detector_cover] engine_0.trace600: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:55 [stride_detector_cover] engine_0.trace606: starting process "cd stride_detector_cover/engine_0; yosys -ql trace606.log trace606.ys"
SBY 18:28:55 [stride_detector_cover] engine_0: ##   0:16:49  Reached cover statement at stride_values.stride_values_2.stride_2_seen_303 in step 0.
SBY 18:28:55 [stride_detector_cover] engine_0: ##   0:16:49  Writing trace to Verilog testbench: engine_0/trace920_tb.v
SBY 18:28:55 [stride_detector_cover] engine_0: ##   0:16:49  Writing trace to constraints file: engine_0/trace920.smtc
SBY 18:28:56 [stride_detector_cover] engine_0: ##   0:16:49  Writing trace to Yosys witness file: engine_0/trace920.yw
SBY 18:28:56 [stride_detector_cover] engine_0.trace601: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:28:56 [stride_detector_cover] engine_0.trace601: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:28:56 [stride_detector_cover] engine_0.trace601: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:28:56 [stride_detector_cover] engine_0.trace601: This license was issued to John P Wickerson.
SBY 18:28:56 [stride_detector_cover] engine_0.trace601: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:28:56 [stride_detector_cover] engine_0.trace920: Generating simulation trace for witness file: engine_0/trace920.yw
SBY 18:28:56 [stride_detector_cover] engine_0: ##   0:16:50  Checking cover reachability in step 0..
SBY 18:28:56 [stride_detector_cover] engine_0.trace600: finished (returncode=0)
SBY 18:28:56 [stride_detector_cover] engine_0.trace607: starting process "cd stride_detector_cover/engine_0; yosys -ql trace607.log trace607.ys"
SBY 18:28:57 [stride_detector_cover] engine_0: ##   0:16:50  Reached cover statement at stride_values.stride_values_2.stride_2_seen_271 in step 0.
SBY 18:28:57 [stride_detector_cover] engine_0: ##   0:16:50  Writing trace to Verilog testbench: engine_0/trace921_tb.v
SBY 18:28:57 [stride_detector_cover] engine_0: ##   0:16:51  Writing trace to constraints file: engine_0/trace921.smtc
SBY 18:28:57 [stride_detector_cover] engine_0.trace601: finished (returncode=0)
SBY 18:28:57 [stride_detector_cover] engine_0: ##   0:16:51  Writing trace to Yosys witness file: engine_0/trace921.yw
SBY 18:28:57 [stride_detector_cover] engine_0.trace921: Generating simulation trace for witness file: engine_0/trace921.yw
SBY 18:28:57 [stride_detector_cover] engine_0: ##   0:16:51  Checking cover reachability in step 0..
SBY 18:28:57 [stride_detector_cover] engine_0.trace608: starting process "cd stride_detector_cover/engine_0; yosys -ql trace608.log trace608.ys"
SBY 18:28:57 [stride_detector_cover] engine_0: ##   0:16:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_239 in step 0.
SBY 18:28:57 [stride_detector_cover] engine_0: ##   0:16:51  Writing trace to Verilog testbench: engine_0/trace922_tb.v
SBY 18:28:57 [stride_detector_cover] engine_0: ##   0:16:51  Writing trace to constraints file: engine_0/trace922.smtc
SBY 18:28:58 [stride_detector_cover] engine_0: ##   0:16:51  Writing trace to Yosys witness file: engine_0/trace922.yw
SBY 18:28:58 [stride_detector_cover] engine_0.trace922: Generating simulation trace for witness file: engine_0/trace922.yw
SBY 18:28:58 [stride_detector_cover] engine_0: ##   0:16:52  Checking cover reachability in step 0..
SBY 18:28:58 [stride_detector_cover] engine_0: ##   0:16:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_207 in step 0.
SBY 18:28:58 [stride_detector_cover] engine_0: ##   0:16:52  Writing trace to Verilog testbench: engine_0/trace923_tb.v
SBY 18:28:59 [stride_detector_cover] engine_0: ##   0:16:52  Writing trace to constraints file: engine_0/trace923.smtc
SBY 18:28:59 [stride_detector_cover] engine_0: ##   0:16:53  Writing trace to Yosys witness file: engine_0/trace923.yw
SBY 18:28:59 [stride_detector_cover] engine_0.trace923: Generating simulation trace for witness file: engine_0/trace923.yw
SBY 18:28:59 [stride_detector_cover] engine_0: ##   0:16:53  Checking cover reachability in step 0..
SBY 18:28:59 [stride_detector_cover] engine_0: ##   0:16:53  Reached cover statement at stride_values.stride_values_2.stride_2_seen_175 in step 0.
SBY 18:28:59 [stride_detector_cover] engine_0: ##   0:16:53  Writing trace to Verilog testbench: engine_0/trace924_tb.v
SBY 18:28:59 [stride_detector_cover] engine_0: ##   0:16:53  Writing trace to constraints file: engine_0/trace924.smtc
SBY 18:28:59 [stride_detector_cover] engine_0: ##   0:16:53  Writing trace to Yosys witness file: engine_0/trace924.yw
SBY 18:29:00 [stride_detector_cover] engine_0.trace924: Generating simulation trace for witness file: engine_0/trace924.yw
SBY 18:29:00 [stride_detector_cover] engine_0: ##   0:16:54  Checking cover reachability in step 0..
SBY 18:29:00 [stride_detector_cover] engine_0.trace602: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:00 [stride_detector_cover] engine_0.trace602: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:00 [stride_detector_cover] engine_0.trace602: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:00 [stride_detector_cover] engine_0.trace602: This license was issued to John P Wickerson.
SBY 18:29:00 [stride_detector_cover] engine_0.trace602: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:00 [stride_detector_cover] engine_0: ##   0:16:54  Reached cover statement at stride_values.stride_values_2.stride_2_seen_15 in step 0.
SBY 18:29:00 [stride_detector_cover] engine_0: ##   0:16:54  Writing trace to Verilog testbench: engine_0/trace925_tb.v
SBY 18:29:00 [stride_detector_cover] engine_0: ##   0:16:54  Writing trace to constraints file: engine_0/trace925.smtc
SBY 18:29:01 [stride_detector_cover] engine_0: ##   0:16:54  Writing trace to Yosys witness file: engine_0/trace925.yw
SBY 18:29:01 [stride_detector_cover] engine_0.trace925: Generating simulation trace for witness file: engine_0/trace925.yw
SBY 18:29:01 [stride_detector_cover] engine_0: ##   0:16:55  Checking cover reachability in step 0..
SBY 18:29:01 [stride_detector_cover] engine_0.trace603: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:01 [stride_detector_cover] engine_0.trace603: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:01 [stride_detector_cover] engine_0.trace603: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:01 [stride_detector_cover] engine_0.trace603: This license was issued to John P Wickerson.
SBY 18:29:01 [stride_detector_cover] engine_0.trace603: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:01 [stride_detector_cover] engine_0.trace602: finished (returncode=0)
SBY 18:29:02 [stride_detector_cover] engine_0: ##   0:16:55  Reached cover statement at stride_values.stride_values_2.stride_2_seen_143 in step 0.
SBY 18:29:02 [stride_detector_cover] engine_0: ##   0:16:55  Writing trace to Verilog testbench: engine_0/trace926_tb.v
SBY 18:29:02 [stride_detector_cover] engine_0: ##   0:16:56  Writing trace to constraints file: engine_0/trace926.smtc
SBY 18:29:02 [stride_detector_cover] engine_0: ##   0:16:56  Writing trace to Yosys witness file: engine_0/trace926.yw
SBY 18:29:02 [stride_detector_cover] engine_0.trace609: starting process "cd stride_detector_cover/engine_0; yosys -ql trace609.log trace609.ys"
SBY 18:29:02 [stride_detector_cover] engine_0.trace926: Generating simulation trace for witness file: engine_0/trace926.yw
SBY 18:29:02 [stride_detector_cover] engine_0: ##   0:16:56  Checking cover reachability in step 0..
SBY 18:29:02 [stride_detector_cover] engine_0: ##   0:16:56  Reached cover statement at stride_values.stride_values_2.stride_2_seen_111 in step 0.
SBY 18:29:02 [stride_detector_cover] engine_0: ##   0:16:56  Writing trace to Verilog testbench: engine_0/trace927_tb.v
SBY 18:29:02 [stride_detector_cover] engine_0: ##   0:16:56  Writing trace to constraints file: engine_0/trace927.smtc
SBY 18:29:02 [stride_detector_cover] engine_0.trace603: finished (returncode=0)
SBY 18:29:03 [stride_detector_cover] engine_0: ##   0:16:56  Writing trace to Yosys witness file: engine_0/trace927.yw
SBY 18:29:03 [stride_detector_cover] engine_0.trace927: Generating simulation trace for witness file: engine_0/trace927.yw
SBY 18:29:03 [stride_detector_cover] engine_0: ##   0:16:56  Checking cover reachability in step 0..
SBY 18:29:03 [stride_detector_cover] engine_0.trace610: starting process "cd stride_detector_cover/engine_0; yosys -ql trace610.log trace610.ys"
SBY 18:29:03 [stride_detector_cover] engine_0.trace604: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:03 [stride_detector_cover] engine_0.trace604: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:03 [stride_detector_cover] engine_0.trace604: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:03 [stride_detector_cover] engine_0.trace604: This license was issued to John P Wickerson.
SBY 18:29:03 [stride_detector_cover] engine_0.trace604: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:03 [stride_detector_cover] engine_0.trace605: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:03 [stride_detector_cover] engine_0.trace605: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:03 [stride_detector_cover] engine_0.trace605: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:03 [stride_detector_cover] engine_0.trace605: This license was issued to John P Wickerson.
SBY 18:29:03 [stride_detector_cover] engine_0.trace605: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:04 [stride_detector_cover] engine_0.trace606: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:04 [stride_detector_cover] engine_0.trace606: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:04 [stride_detector_cover] engine_0.trace606: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:04 [stride_detector_cover] engine_0.trace606: This license was issued to John P Wickerson.
SBY 18:29:04 [stride_detector_cover] engine_0.trace606: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:04 [stride_detector_cover] engine_0: ##   0:16:57  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1007 in step 0.
SBY 18:29:04 [stride_detector_cover] engine_0: ##   0:16:57  Writing trace to Verilog testbench: engine_0/trace928_tb.v
SBY 18:29:04 [stride_detector_cover] engine_0: ##   0:16:58  Writing trace to constraints file: engine_0/trace928.smtc
SBY 18:29:04 [stride_detector_cover] engine_0: ##   0:16:58  Writing trace to Yosys witness file: engine_0/trace928.yw
SBY 18:29:04 [stride_detector_cover] engine_0.trace928: Generating simulation trace for witness file: engine_0/trace928.yw
SBY 18:29:04 [stride_detector_cover] engine_0: ##   0:16:58  Checking cover reachability in step 0..
SBY 18:29:04 [stride_detector_cover] engine_0.trace604: finished (returncode=0)
SBY 18:29:05 [stride_detector_cover] engine_0.trace611: starting process "cd stride_detector_cover/engine_0; yosys -ql trace611.log trace611.ys"
SBY 18:29:05 [stride_detector_cover] engine_0: ##   0:16:59  Reached cover statement at stride_values.stride_values_2.stride_2_seen_973 in step 0.
SBY 18:29:05 [stride_detector_cover] engine_0: ##   0:16:59  Writing trace to Verilog testbench: engine_0/trace929_tb.v
SBY 18:29:05 [stride_detector_cover] engine_0: ##   0:16:59  Writing trace to constraints file: engine_0/trace929.smtc
SBY 18:29:05 [stride_detector_cover] engine_0.trace605: finished (returncode=0)
SBY 18:29:05 [stride_detector_cover] engine_0: ##   0:16:59  Writing trace to Yosys witness file: engine_0/trace929.yw
SBY 18:29:05 [stride_detector_cover] engine_0.trace929: Generating simulation trace for witness file: engine_0/trace929.yw
SBY 18:29:05 [stride_detector_cover] engine_0: ##   0:16:59  Checking cover reachability in step 0..
SBY 18:29:05 [stride_detector_cover] engine_0.trace606: finished (returncode=0)
SBY 18:29:06 [stride_detector_cover] engine_0.trace612: starting process "cd stride_detector_cover/engine_0; yosys -ql trace612.log trace612.ys"
SBY 18:29:06 [stride_detector_cover] engine_0.trace607: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:06 [stride_detector_cover] engine_0.trace607: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:06 [stride_detector_cover] engine_0.trace607: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:06 [stride_detector_cover] engine_0.trace607: This license was issued to John P Wickerson.
SBY 18:29:06 [stride_detector_cover] engine_0.trace607: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:06 [stride_detector_cover] engine_0.trace613: starting process "cd stride_detector_cover/engine_0; yosys -ql trace613.log trace613.ys"
SBY 18:29:06 [stride_detector_cover] engine_0.trace608: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:06 [stride_detector_cover] engine_0.trace608: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:06 [stride_detector_cover] engine_0.trace608: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:06 [stride_detector_cover] engine_0.trace608: This license was issued to John P Wickerson.
SBY 18:29:06 [stride_detector_cover] engine_0.trace608: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:06 [stride_detector_cover] engine_0: ##   0:17:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_941 in step 0.
SBY 18:29:06 [stride_detector_cover] engine_0: ##   0:17:00  Writing trace to Verilog testbench: engine_0/trace930_tb.v
SBY 18:29:06 [stride_detector_cover] engine_0: ##   0:17:00  Writing trace to constraints file: engine_0/trace930.smtc
SBY 18:29:07 [stride_detector_cover] engine_0: ##   0:17:00  Writing trace to Yosys witness file: engine_0/trace930.yw
SBY 18:29:07 [stride_detector_cover] engine_0.trace930: Generating simulation trace for witness file: engine_0/trace930.yw
SBY 18:29:07 [stride_detector_cover] engine_0: ##   0:17:01  Checking cover reachability in step 0..
SBY 18:29:07 [stride_detector_cover] engine_0.trace607: finished (returncode=0)
SBY 18:29:07 [stride_detector_cover] engine_0: ##   0:17:01  Reached cover statement at stride_values.stride_values_2.stride_2_seen_909 in step 0.
SBY 18:29:07 [stride_detector_cover] engine_0: ##   0:17:01  Writing trace to Verilog testbench: engine_0/trace931_tb.v
SBY 18:29:07 [stride_detector_cover] engine_0: ##   0:17:01  Writing trace to constraints file: engine_0/trace931.smtc
SBY 18:29:08 [stride_detector_cover] engine_0: ##   0:17:01  Writing trace to Yosys witness file: engine_0/trace931.yw
SBY 18:29:08 [stride_detector_cover] engine_0.trace614: starting process "cd stride_detector_cover/engine_0; yosys -ql trace614.log trace614.ys"
SBY 18:29:08 [stride_detector_cover] engine_0.trace931: Generating simulation trace for witness file: engine_0/trace931.yw
SBY 18:29:08 [stride_detector_cover] engine_0: ##   0:17:01  Checking cover reachability in step 0..
SBY 18:29:08 [stride_detector_cover] engine_0.trace608: finished (returncode=0)
SBY 18:29:08 [stride_detector_cover] engine_0.trace615: starting process "cd stride_detector_cover/engine_0; yosys -ql trace615.log trace615.ys"
SBY 18:29:08 [stride_detector_cover] engine_0: ##   0:17:02  Reached cover statement at stride_values.stride_values_2.stride_2_seen_877 in step 0.
SBY 18:29:08 [stride_detector_cover] engine_0: ##   0:17:02  Writing trace to Verilog testbench: engine_0/trace932_tb.v
SBY 18:29:08 [stride_detector_cover] engine_0: ##   0:17:02  Writing trace to constraints file: engine_0/trace932.smtc
SBY 18:29:08 [stride_detector_cover] engine_0: ##   0:17:02  Writing trace to Yosys witness file: engine_0/trace932.yw
SBY 18:29:08 [stride_detector_cover] engine_0.trace932: Generating simulation trace for witness file: engine_0/trace932.yw
SBY 18:29:09 [stride_detector_cover] engine_0: ##   0:17:02  Checking cover reachability in step 0..
SBY 18:29:10 [stride_detector_cover] engine_0: ##   0:17:04  Reached cover statement at stride_values.stride_values_2.stride_2_seen_845 in step 0.
SBY 18:29:10 [stride_detector_cover] engine_0: ##   0:17:04  Writing trace to Verilog testbench: engine_0/trace933_tb.v
SBY 18:29:10 [stride_detector_cover] engine_0: ##   0:17:04  Writing trace to constraints file: engine_0/trace933.smtc
SBY 18:29:10 [stride_detector_cover] engine_0: ##   0:17:04  Writing trace to Yosys witness file: engine_0/trace933.yw
SBY 18:29:10 [stride_detector_cover] engine_0.trace933: Generating simulation trace for witness file: engine_0/trace933.yw
SBY 18:29:10 [stride_detector_cover] engine_0: ##   0:17:04  Checking cover reachability in step 0..
SBY 18:29:10 [stride_detector_cover] engine_0.trace609: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:10 [stride_detector_cover] engine_0.trace609: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:11 [stride_detector_cover] engine_0.trace609: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:11 [stride_detector_cover] engine_0.trace609: This license was issued to John P Wickerson.
SBY 18:29:11 [stride_detector_cover] engine_0.trace609: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:11 [stride_detector_cover] engine_0: ##   0:17:05  Reached cover statement at stride_values.stride_values_2.stride_2_seen_813 in step 0.
SBY 18:29:11 [stride_detector_cover] engine_0: ##   0:17:05  Writing trace to Verilog testbench: engine_0/trace934_tb.v
SBY 18:29:11 [stride_detector_cover] engine_0: ##   0:17:05  Writing trace to constraints file: engine_0/trace934.smtc
SBY 18:29:11 [stride_detector_cover] engine_0: ##   0:17:05  Writing trace to Yosys witness file: engine_0/trace934.yw
SBY 18:29:11 [stride_detector_cover] engine_0.trace934: Generating simulation trace for witness file: engine_0/trace934.yw
SBY 18:29:11 [stride_detector_cover] engine_0: ##   0:17:05  Checking cover reachability in step 0..
SBY 18:29:12 [stride_detector_cover] engine_0.trace610: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:12 [stride_detector_cover] engine_0.trace610: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:12 [stride_detector_cover] engine_0.trace610: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:12 [stride_detector_cover] engine_0.trace610: This license was issued to John P Wickerson.
SBY 18:29:12 [stride_detector_cover] engine_0.trace610: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:12 [stride_detector_cover] engine_0.trace609: finished (returncode=0)
SBY 18:29:12 [stride_detector_cover] engine_0.trace616: starting process "cd stride_detector_cover/engine_0; yosys -ql trace616.log trace616.ys"
SBY 18:29:12 [stride_detector_cover] engine_0: ##   0:17:06  Reached cover statement at stride_values.stride_values_2.stride_2_seen_781 in step 0.
SBY 18:29:12 [stride_detector_cover] engine_0: ##   0:17:06  Writing trace to Verilog testbench: engine_0/trace935_tb.v
SBY 18:29:12 [stride_detector_cover] engine_0: ##   0:17:06  Writing trace to constraints file: engine_0/trace935.smtc
SBY 18:29:13 [stride_detector_cover] engine_0: ##   0:17:07  Writing trace to Yosys witness file: engine_0/trace935.yw
SBY 18:29:13 [stride_detector_cover] engine_0.trace935: Generating simulation trace for witness file: engine_0/trace935.yw
SBY 18:29:13 [stride_detector_cover] engine_0: ##   0:17:07  Checking cover reachability in step 0..
SBY 18:29:13 [stride_detector_cover] engine_0.trace610: finished (returncode=0)
SBY 18:29:13 [stride_detector_cover] engine_0.trace611: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:13 [stride_detector_cover] engine_0.trace611: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:13 [stride_detector_cover] engine_0.trace611: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:13 [stride_detector_cover] engine_0.trace611: This license was issued to John P Wickerson.
SBY 18:29:13 [stride_detector_cover] engine_0.trace611: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:13 [stride_detector_cover] engine_0.trace617: starting process "cd stride_detector_cover/engine_0; yosys -ql trace617.log trace617.ys"
SBY 18:29:14 [stride_detector_cover] engine_0.trace612: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:14 [stride_detector_cover] engine_0.trace612: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:14 [stride_detector_cover] engine_0.trace612: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:14 [stride_detector_cover] engine_0.trace612: This license was issued to John P Wickerson.
SBY 18:29:14 [stride_detector_cover] engine_0.trace612: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:14 [stride_detector_cover] engine_0: ##   0:17:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_77 in step 0.
SBY 18:29:14 [stride_detector_cover] engine_0: ##   0:17:08  Writing trace to Verilog testbench: engine_0/trace936_tb.v
SBY 18:29:14 [stride_detector_cover] engine_0: ##   0:17:08  Writing trace to constraints file: engine_0/trace936.smtc
SBY 18:29:14 [stride_detector_cover] engine_0: ##   0:17:08  Writing trace to Yosys witness file: engine_0/trace936.yw
SBY 18:29:14 [stride_detector_cover] engine_0.trace936: Generating simulation trace for witness file: engine_0/trace936.yw
SBY 18:29:15 [stride_detector_cover] engine_0: ##   0:17:08  Checking cover reachability in step 0..
SBY 18:29:15 [stride_detector_cover] engine_0.trace611: finished (returncode=0)
SBY 18:29:15 [stride_detector_cover] engine_0.trace613: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:15 [stride_detector_cover] engine_0.trace613: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:15 [stride_detector_cover] engine_0.trace613: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:15 [stride_detector_cover] engine_0.trace613: This license was issued to John P Wickerson.
SBY 18:29:15 [stride_detector_cover] engine_0.trace613: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:15 [stride_detector_cover] engine_0.trace618: starting process "cd stride_detector_cover/engine_0; yosys -ql trace618.log trace618.ys"
SBY 18:29:15 [stride_detector_cover] engine_0: ##   0:17:09  Reached cover statement at stride_values.stride_values_2.stride_2_seen_749 in step 0.
SBY 18:29:15 [stride_detector_cover] engine_0: ##   0:17:09  Writing trace to Verilog testbench: engine_0/trace937_tb.v
SBY 18:29:15 [stride_detector_cover] engine_0: ##   0:17:09  Writing trace to constraints file: engine_0/trace937.smtc
SBY 18:29:15 [stride_detector_cover] engine_0: ##   0:17:09  Writing trace to Yosys witness file: engine_0/trace937.yw
SBY 18:29:15 [stride_detector_cover] engine_0.trace614: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:15 [stride_detector_cover] engine_0.trace614: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:15 [stride_detector_cover] engine_0.trace614: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:15 [stride_detector_cover] engine_0.trace614: This license was issued to John P Wickerson.
SBY 18:29:15 [stride_detector_cover] engine_0.trace614: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:15 [stride_detector_cover] engine_0.trace937: Generating simulation trace for witness file: engine_0/trace937.yw
SBY 18:29:16 [stride_detector_cover] engine_0: ##   0:17:09  Checking cover reachability in step 0..
SBY 18:29:16 [stride_detector_cover] engine_0.trace612: finished (returncode=0)
SBY 18:29:16 [stride_detector_cover] engine_0.trace613: finished (returncode=0)
SBY 18:29:16 [stride_detector_cover] engine_0.trace615: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:16 [stride_detector_cover] engine_0.trace615: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:16 [stride_detector_cover] engine_0.trace615: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:16 [stride_detector_cover] engine_0.trace615: This license was issued to John P Wickerson.
SBY 18:29:16 [stride_detector_cover] engine_0.trace615: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:16 [stride_detector_cover] engine_0.trace619: starting process "cd stride_detector_cover/engine_0; yosys -ql trace619.log trace619.ys"
SBY 18:29:16 [stride_detector_cover] engine_0.trace620: starting process "cd stride_detector_cover/engine_0; yosys -ql trace620.log trace620.ys"
SBY 18:29:16 [stride_detector_cover] engine_0: ##   0:17:10  Reached cover statement at stride_values.stride_values_2.stride_2_seen_717 in step 0.
SBY 18:29:16 [stride_detector_cover] engine_0: ##   0:17:10  Writing trace to Verilog testbench: engine_0/trace938_tb.v
SBY 18:29:16 [stride_detector_cover] engine_0: ##   0:17:10  Writing trace to constraints file: engine_0/trace938.smtc
SBY 18:29:17 [stride_detector_cover] engine_0.trace614: finished (returncode=0)
SBY 18:29:17 [stride_detector_cover] engine_0: ##   0:17:11  Writing trace to Yosys witness file: engine_0/trace938.yw
SBY 18:29:17 [stride_detector_cover] engine_0.trace938: Generating simulation trace for witness file: engine_0/trace938.yw
SBY 18:29:17 [stride_detector_cover] engine_0: ##   0:17:11  Checking cover reachability in step 0..
SBY 18:29:17 [stride_detector_cover] engine_0.trace621: starting process "cd stride_detector_cover/engine_0; yosys -ql trace621.log trace621.ys"
SBY 18:29:17 [stride_detector_cover] engine_0.trace615: finished (returncode=0)
SBY 18:29:17 [stride_detector_cover] engine_0.trace622: starting process "cd stride_detector_cover/engine_0; yosys -ql trace622.log trace622.ys"
SBY 18:29:18 [stride_detector_cover] engine_0: ##   0:17:12  Reached cover statement at stride_values.stride_values_2.stride_2_seen_685 in step 0.
SBY 18:29:18 [stride_detector_cover] engine_0: ##   0:17:12  Writing trace to Verilog testbench: engine_0/trace939_tb.v
SBY 18:29:18 [stride_detector_cover] engine_0: ##   0:17:12  Writing trace to constraints file: engine_0/trace939.smtc
SBY 18:29:18 [stride_detector_cover] engine_0: ##   0:17:12  Writing trace to Yosys witness file: engine_0/trace939.yw
SBY 18:29:18 [stride_detector_cover] engine_0.trace939: Generating simulation trace for witness file: engine_0/trace939.yw
SBY 18:29:18 [stride_detector_cover] engine_0: ##   0:17:12  Checking cover reachability in step 0..
SBY 18:29:19 [stride_detector_cover] engine_0: ##   0:17:13  Reached cover statement at stride_values.stride_values_2.stride_2_seen_653 in step 0.
SBY 18:29:19 [stride_detector_cover] engine_0: ##   0:17:13  Writing trace to Verilog testbench: engine_0/trace940_tb.v
SBY 18:29:19 [stride_detector_cover] engine_0: ##   0:17:13  Writing trace to constraints file: engine_0/trace940.smtc
SBY 18:29:19 [stride_detector_cover] engine_0: ##   0:17:13  Writing trace to Yosys witness file: engine_0/trace940.yw
SBY 18:29:19 [stride_detector_cover] engine_0.trace940: Generating simulation trace for witness file: engine_0/trace940.yw
SBY 18:29:19 [stride_detector_cover] engine_0: ##   0:17:13  Checking cover reachability in step 0..
SBY 18:29:20 [stride_detector_cover] engine_0.trace616: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:20 [stride_detector_cover] engine_0.trace616: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:20 [stride_detector_cover] engine_0.trace616: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:20 [stride_detector_cover] engine_0.trace616: This license was issued to John P Wickerson.
SBY 18:29:20 [stride_detector_cover] engine_0.trace616: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:20 [stride_detector_cover] engine_0: ##   0:17:14  Reached cover statement at stride_values.stride_values_2.stride_2_seen_621 in step 0.
SBY 18:29:20 [stride_detector_cover] engine_0: ##   0:17:14  Writing trace to Verilog testbench: engine_0/trace941_tb.v
SBY 18:29:20 [stride_detector_cover] engine_0: ##   0:17:14  Writing trace to constraints file: engine_0/trace941.smtc
SBY 18:29:20 [stride_detector_cover] engine_0: ##   0:17:14  Writing trace to Yosys witness file: engine_0/trace941.yw
SBY 18:29:20 [stride_detector_cover] engine_0.trace941: Generating simulation trace for witness file: engine_0/trace941.yw
SBY 18:29:20 [stride_detector_cover] engine_0: ##   0:17:14  Checking cover reachability in step 0..
SBY 18:29:21 [stride_detector_cover] engine_0.trace617: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:21 [stride_detector_cover] engine_0.trace617: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:21 [stride_detector_cover] engine_0.trace617: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:21 [stride_detector_cover] engine_0.trace617: This license was issued to John P Wickerson.
SBY 18:29:21 [stride_detector_cover] engine_0.trace617: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:21 [stride_detector_cover] engine_0: ##   0:17:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_589 in step 0.
SBY 18:29:21 [stride_detector_cover] engine_0: ##   0:17:15  Writing trace to Verilog testbench: engine_0/trace942_tb.v
SBY 18:29:21 [stride_detector_cover] engine_0: ##   0:17:15  Writing trace to constraints file: engine_0/trace942.smtc
SBY 18:29:21 [stride_detector_cover] engine_0.trace616: finished (returncode=0)
SBY 18:29:21 [stride_detector_cover] engine_0: ##   0:17:15  Writing trace to Yosys witness file: engine_0/trace942.yw
SBY 18:29:21 [stride_detector_cover] engine_0.trace942: Generating simulation trace for witness file: engine_0/trace942.yw
SBY 18:29:22 [stride_detector_cover] engine_0: ##   0:17:15  Checking cover reachability in step 0..
SBY 18:29:22 [stride_detector_cover] engine_0.trace623: starting process "cd stride_detector_cover/engine_0; yosys -ql trace623.log trace623.ys"
SBY 18:29:22 [stride_detector_cover] engine_0.trace617: finished (returncode=0)
SBY 18:29:22 [stride_detector_cover] engine_0.trace624: starting process "cd stride_detector_cover/engine_0; yosys -ql trace624.log trace624.ys"
SBY 18:29:23 [stride_detector_cover] engine_0: ##   0:17:17  Reached cover statement at stride_values.stride_values_2.stride_2_seen_557 in step 0.
SBY 18:29:23 [stride_detector_cover] engine_0: ##   0:17:17  Writing trace to Verilog testbench: engine_0/trace943_tb.v
SBY 18:29:23 [stride_detector_cover] engine_0: ##   0:17:17  Writing trace to constraints file: engine_0/trace943.smtc
SBY 18:29:23 [stride_detector_cover] engine_0: ##   0:17:17  Writing trace to Yosys witness file: engine_0/trace943.yw
SBY 18:29:23 [stride_detector_cover] engine_0.trace618: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:23 [stride_detector_cover] engine_0.trace618: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:23 [stride_detector_cover] engine_0.trace618: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:23 [stride_detector_cover] engine_0.trace618: This license was issued to John P Wickerson.
SBY 18:29:23 [stride_detector_cover] engine_0.trace618: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:23 [stride_detector_cover] engine_0.trace943: Generating simulation trace for witness file: engine_0/trace943.yw
SBY 18:29:23 [stride_detector_cover] engine_0: ##   0:17:17  Checking cover reachability in step 0..
SBY 18:29:24 [stride_detector_cover] engine_0: ##   0:17:18  Reached cover statement at stride_values.stride_values_2.stride_2_seen_525 in step 0.
SBY 18:29:24 [stride_detector_cover] engine_0: ##   0:17:18  Writing trace to Verilog testbench: engine_0/trace944_tb.v
SBY 18:29:24 [stride_detector_cover] engine_0.trace619: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:24 [stride_detector_cover] engine_0.trace619: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:24 [stride_detector_cover] engine_0.trace619: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:24 [stride_detector_cover] engine_0.trace619: This license was issued to John P Wickerson.
SBY 18:29:24 [stride_detector_cover] engine_0.trace619: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:24 [stride_detector_cover] engine_0.trace620: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:24 [stride_detector_cover] engine_0.trace620: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:24 [stride_detector_cover] engine_0.trace620: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:24 [stride_detector_cover] engine_0.trace620: This license was issued to John P Wickerson.
SBY 18:29:24 [stride_detector_cover] engine_0.trace620: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:24 [stride_detector_cover] engine_0: ##   0:17:18  Writing trace to constraints file: engine_0/trace944.smtc
SBY 18:29:24 [stride_detector_cover] engine_0: ##   0:17:18  Writing trace to Yosys witness file: engine_0/trace944.yw
SBY 18:29:24 [stride_detector_cover] engine_0.trace944: Generating simulation trace for witness file: engine_0/trace944.yw
SBY 18:29:25 [stride_detector_cover] engine_0: ##   0:17:18  Checking cover reachability in step 0..
SBY 18:29:25 [stride_detector_cover] engine_0.trace618: finished (returncode=0)
SBY 18:29:25 [stride_detector_cover] engine_0.trace625: starting process "cd stride_detector_cover/engine_0; yosys -ql trace625.log trace625.ys"
SBY 18:29:25 [stride_detector_cover] engine_0: ##   0:17:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_493 in step 0.
SBY 18:29:25 [stride_detector_cover] engine_0: ##   0:17:19  Writing trace to Verilog testbench: engine_0/trace945_tb.v
SBY 18:29:25 [stride_detector_cover] engine_0: ##   0:17:19  Writing trace to constraints file: engine_0/trace945.smtc
SBY 18:29:25 [stride_detector_cover] engine_0.trace620: finished (returncode=0)
SBY 18:29:26 [stride_detector_cover] engine_0.trace622: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:26 [stride_detector_cover] engine_0.trace622: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:26 [stride_detector_cover] engine_0.trace622: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:26 [stride_detector_cover] engine_0.trace622: This license was issued to John P Wickerson.
SBY 18:29:26 [stride_detector_cover] engine_0.trace622: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:26 [stride_detector_cover] engine_0: ##   0:17:19  Writing trace to Yosys witness file: engine_0/trace945.yw
SBY 18:29:26 [stride_detector_cover] engine_0.trace945: Generating simulation trace for witness file: engine_0/trace945.yw
SBY 18:29:26 [stride_detector_cover] engine_0: ##   0:17:19  Checking cover reachability in step 0..
SBY 18:29:26 [stride_detector_cover] engine_0.trace619: finished (returncode=0)
SBY 18:29:26 [stride_detector_cover] engine_0.trace626: starting process "cd stride_detector_cover/engine_0; yosys -ql trace626.log trace626.ys"
SBY 18:29:26 [stride_detector_cover] engine_0.trace621: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:26 [stride_detector_cover] engine_0.trace621: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:26 [stride_detector_cover] engine_0.trace621: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:26 [stride_detector_cover] engine_0.trace621: This license was issued to John P Wickerson.
SBY 18:29:26 [stride_detector_cover] engine_0.trace621: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:26 [stride_detector_cover] engine_0.trace627: starting process "cd stride_detector_cover/engine_0; yosys -ql trace627.log trace627.ys"
SBY 18:29:26 [stride_detector_cover] engine_0: ##   0:17:20  Reached cover statement at stride_values.stride_values_2.stride_2_seen_461 in step 0.
SBY 18:29:26 [stride_detector_cover] engine_0: ##   0:17:20  Writing trace to Verilog testbench: engine_0/trace946_tb.v
SBY 18:29:26 [stride_detector_cover] engine_0: ##   0:17:20  Writing trace to constraints file: engine_0/trace946.smtc
SBY 18:29:27 [stride_detector_cover] engine_0: ##   0:17:20  Writing trace to Yosys witness file: engine_0/trace946.yw
SBY 18:29:27 [stride_detector_cover] engine_0.trace622: finished (returncode=0)
SBY 18:29:27 [stride_detector_cover] engine_0.trace946: Generating simulation trace for witness file: engine_0/trace946.yw
SBY 18:29:27 [stride_detector_cover] engine_0: ##   0:17:21  Checking cover reachability in step 0..
SBY 18:29:27 [stride_detector_cover] engine_0.trace621: finished (returncode=0)
SBY 18:29:27 [stride_detector_cover] engine_0.trace628: starting process "cd stride_detector_cover/engine_0; yosys -ql trace628.log trace628.ys"
SBY 18:29:27 [stride_detector_cover] engine_0: ##   0:17:21  Reached cover statement at stride_values.stride_values_2.stride_2_seen_45 in step 0.
SBY 18:29:27 [stride_detector_cover] engine_0: ##   0:17:21  Writing trace to Verilog testbench: engine_0/trace947_tb.v
SBY 18:29:27 [stride_detector_cover] engine_0.trace629: starting process "cd stride_detector_cover/engine_0; yosys -ql trace629.log trace629.ys"
SBY 18:29:28 [stride_detector_cover] engine_0: ##   0:17:21  Writing trace to constraints file: engine_0/trace947.smtc
SBY 18:29:28 [stride_detector_cover] engine_0: ##   0:17:22  Writing trace to Yosys witness file: engine_0/trace947.yw
SBY 18:29:28 [stride_detector_cover] engine_0.trace947: Generating simulation trace for witness file: engine_0/trace947.yw
SBY 18:29:28 [stride_detector_cover] engine_0: ##   0:17:22  Checking cover reachability in step 0..
SBY 18:29:29 [stride_detector_cover] engine_0: ##   0:17:23  Reached cover statement at stride_values.stride_values_2.stride_2_seen_429 in step 0.
SBY 18:29:29 [stride_detector_cover] engine_0: ##   0:17:23  Writing trace to Verilog testbench: engine_0/trace948_tb.v
SBY 18:29:29 [stride_detector_cover] engine_0: ##   0:17:23  Writing trace to constraints file: engine_0/trace948.smtc
SBY 18:29:29 [stride_detector_cover] engine_0: ##   0:17:23  Writing trace to Yosys witness file: engine_0/trace948.yw
SBY 18:29:29 [stride_detector_cover] engine_0.trace948: Generating simulation trace for witness file: engine_0/trace948.yw
SBY 18:29:29 [stride_detector_cover] engine_0: ##   0:17:23  Checking cover reachability in step 0..
SBY 18:29:30 [stride_detector_cover] engine_0: ##   0:17:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_397 in step 0.
SBY 18:29:30 [stride_detector_cover] engine_0: ##   0:17:24  Writing trace to Verilog testbench: engine_0/trace949_tb.v
SBY 18:29:30 [stride_detector_cover] engine_0: ##   0:17:24  Writing trace to constraints file: engine_0/trace949.smtc
SBY 18:29:30 [stride_detector_cover] engine_0: ##   0:17:24  Writing trace to Yosys witness file: engine_0/trace949.yw
SBY 18:29:30 [stride_detector_cover] engine_0.trace949: Generating simulation trace for witness file: engine_0/trace949.yw
SBY 18:29:30 [stride_detector_cover] engine_0: ##   0:17:24  Checking cover reachability in step 0..
SBY 18:29:30 [stride_detector_cover] engine_0.trace623: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:30 [stride_detector_cover] engine_0.trace623: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:30 [stride_detector_cover] engine_0.trace623: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:30 [stride_detector_cover] engine_0.trace623: This license was issued to John P Wickerson.
SBY 18:29:31 [stride_detector_cover] engine_0.trace623: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:31 [stride_detector_cover] engine_0: ##   0:17:25  Reached cover statement at stride_values.stride_values_2.stride_2_seen_365 in step 0.
SBY 18:29:31 [stride_detector_cover] engine_0: ##   0:17:25  Writing trace to Verilog testbench: engine_0/trace950_tb.v
SBY 18:29:31 [stride_detector_cover] engine_0.trace624: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:31 [stride_detector_cover] engine_0.trace624: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:31 [stride_detector_cover] engine_0.trace624: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:31 [stride_detector_cover] engine_0.trace624: This license was issued to John P Wickerson.
SBY 18:29:31 [stride_detector_cover] engine_0.trace624: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:31 [stride_detector_cover] engine_0: ##   0:17:25  Writing trace to constraints file: engine_0/trace950.smtc
SBY 18:29:31 [stride_detector_cover] engine_0: ##   0:17:25  Writing trace to Yosys witness file: engine_0/trace950.yw
SBY 18:29:31 [stride_detector_cover] engine_0.trace950: Generating simulation trace for witness file: engine_0/trace950.yw
SBY 18:29:31 [stride_detector_cover] engine_0: ##   0:17:25  Checking cover reachability in step 0..
SBY 18:29:32 [stride_detector_cover] engine_0.trace623: finished (returncode=0)
SBY 18:29:32 [stride_detector_cover] engine_0.trace630: starting process "cd stride_detector_cover/engine_0; yosys -ql trace630.log trace630.ys"
SBY 18:29:32 [stride_detector_cover] engine_0: ##   0:17:26  Reached cover statement at stride_values.stride_values_2.stride_2_seen_333 in step 0.
SBY 18:29:32 [stride_detector_cover] engine_0: ##   0:17:26  Writing trace to Verilog testbench: engine_0/trace951_tb.v
SBY 18:29:32 [stride_detector_cover] engine_0.trace624: finished (returncode=0)
SBY 18:29:32 [stride_detector_cover] engine_0: ##   0:17:26  Writing trace to constraints file: engine_0/trace951.smtc
SBY 18:29:32 [stride_detector_cover] engine_0: ##   0:17:26  Writing trace to Yosys witness file: engine_0/trace951.yw
SBY 18:29:32 [stride_detector_cover] engine_0.trace951: Generating simulation trace for witness file: engine_0/trace951.yw
SBY 18:29:33 [stride_detector_cover] engine_0: ##   0:17:26  Checking cover reachability in step 0..
SBY 18:29:33 [stride_detector_cover] engine_0.trace631: starting process "cd stride_detector_cover/engine_0; yosys -ql trace631.log trace631.ys"
SBY 18:29:33 [stride_detector_cover] engine_0: ##   0:17:27  Reached cover statement at stride_values.stride_values_2.stride_2_seen_301 in step 0.
SBY 18:29:33 [stride_detector_cover] engine_0: ##   0:17:27  Writing trace to Verilog testbench: engine_0/trace952_tb.v
SBY 18:29:33 [stride_detector_cover] engine_0: ##   0:17:27  Writing trace to constraints file: engine_0/trace952.smtc
SBY 18:29:33 [stride_detector_cover] engine_0: ##   0:17:27  Writing trace to Yosys witness file: engine_0/trace952.yw
SBY 18:29:33 [stride_detector_cover] engine_0.trace952: Generating simulation trace for witness file: engine_0/trace952.yw
SBY 18:29:33 [stride_detector_cover] engine_0: ##   0:17:27  Checking cover reachability in step 0..
SBY 18:29:33 [stride_detector_cover] engine_0.trace625: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:33 [stride_detector_cover] engine_0.trace625: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:34 [stride_detector_cover] engine_0.trace625: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:34 [stride_detector_cover] engine_0.trace625: This license was issued to John P Wickerson.
SBY 18:29:34 [stride_detector_cover] engine_0.trace625: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:34 [stride_detector_cover] engine_0.trace626: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:34 [stride_detector_cover] engine_0.trace626: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:34 [stride_detector_cover] engine_0.trace626: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:34 [stride_detector_cover] engine_0.trace626: This license was issued to John P Wickerson.
SBY 18:29:34 [stride_detector_cover] engine_0.trace626: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:34 [stride_detector_cover] engine_0: ##   0:17:28  Reached cover statement at stride_values.stride_values_2.stride_2_seen_269 in step 0.
SBY 18:29:34 [stride_detector_cover] engine_0: ##   0:17:28  Writing trace to Verilog testbench: engine_0/trace953_tb.v
SBY 18:29:34 [stride_detector_cover] engine_0: ##   0:17:28  Writing trace to constraints file: engine_0/trace953.smtc
SBY 18:29:35 [stride_detector_cover] engine_0.trace627: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:35 [stride_detector_cover] engine_0.trace627: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:35 [stride_detector_cover] engine_0.trace627: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:35 [stride_detector_cover] engine_0.trace627: This license was issued to John P Wickerson.
SBY 18:29:35 [stride_detector_cover] engine_0.trace627: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:35 [stride_detector_cover] engine_0: ##   0:17:29  Writing trace to Yosys witness file: engine_0/trace953.yw
SBY 18:29:35 [stride_detector_cover] engine_0.trace953: Generating simulation trace for witness file: engine_0/trace953.yw
SBY 18:29:35 [stride_detector_cover] engine_0: ##   0:17:29  Checking cover reachability in step 0..
SBY 18:29:35 [stride_detector_cover] engine_0.trace625: finished (returncode=0)
SBY 18:29:35 [stride_detector_cover] engine_0.trace632: starting process "cd stride_detector_cover/engine_0; yosys -ql trace632.log trace632.ys"
SBY 18:29:35 [stride_detector_cover] engine_0.trace626: finished (returncode=0)
SBY 18:29:36 [stride_detector_cover] engine_0.trace628: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:36 [stride_detector_cover] engine_0.trace628: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:36 [stride_detector_cover] engine_0.trace628: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:36 [stride_detector_cover] engine_0.trace628: This license was issued to John P Wickerson.
SBY 18:29:36 [stride_detector_cover] engine_0.trace628: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:36 [stride_detector_cover] engine_0.trace629: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:36 [stride_detector_cover] engine_0.trace629: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:36 [stride_detector_cover] engine_0.trace629: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:36 [stride_detector_cover] engine_0.trace629: This license was issued to John P Wickerson.
SBY 18:29:36 [stride_detector_cover] engine_0.trace629: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:36 [stride_detector_cover] engine_0: ##   0:17:30  Reached cover statement at stride_values.stride_values_2.stride_2_seen_237 in step 0.
SBY 18:29:36 [stride_detector_cover] engine_0: ##   0:17:30  Writing trace to Verilog testbench: engine_0/trace954_tb.v
SBY 18:29:36 [stride_detector_cover] engine_0: ##   0:17:30  Writing trace to constraints file: engine_0/trace954.smtc
SBY 18:29:36 [stride_detector_cover] engine_0: ##   0:17:30  Writing trace to Yosys witness file: engine_0/trace954.yw
SBY 18:29:36 [stride_detector_cover] engine_0.trace627: finished (returncode=0)
SBY 18:29:36 [stride_detector_cover] engine_0.trace633: starting process "cd stride_detector_cover/engine_0; yosys -ql trace633.log trace633.ys"
SBY 18:29:36 [stride_detector_cover] engine_0.trace954: Generating simulation trace for witness file: engine_0/trace954.yw
SBY 18:29:37 [stride_detector_cover] engine_0: ##   0:17:30  Checking cover reachability in step 0..
SBY 18:29:37 [stride_detector_cover] engine_0.trace634: starting process "cd stride_detector_cover/engine_0; yosys -ql trace634.log trace634.ys"
SBY 18:29:37 [stride_detector_cover] engine_0.trace629: finished (returncode=0)
SBY 18:29:37 [stride_detector_cover] engine_0: ##   0:17:31  Reached cover statement at stride_values.stride_values_2.stride_2_seen_205 in step 0.
SBY 18:29:37 [stride_detector_cover] engine_0: ##   0:17:31  Writing trace to Verilog testbench: engine_0/trace955_tb.v
SBY 18:29:37 [stride_detector_cover] engine_0: ##   0:17:31  Writing trace to constraints file: engine_0/trace955.smtc
SBY 18:29:37 [stride_detector_cover] engine_0.trace628: finished (returncode=0)
SBY 18:29:37 [stride_detector_cover] engine_0.trace635: starting process "cd stride_detector_cover/engine_0; yosys -ql trace635.log trace635.ys"
SBY 18:29:37 [stride_detector_cover] engine_0: ##   0:17:31  Writing trace to Yosys witness file: engine_0/trace955.yw
SBY 18:29:37 [stride_detector_cover] engine_0.trace955: Generating simulation trace for witness file: engine_0/trace955.yw
SBY 18:29:38 [stride_detector_cover] engine_0: ##   0:17:31  Checking cover reachability in step 0..
SBY 18:29:38 [stride_detector_cover] engine_0.trace636: starting process "cd stride_detector_cover/engine_0; yosys -ql trace636.log trace636.ys"
SBY 18:29:38 [stride_detector_cover] engine_0: ##   0:17:32  Reached cover statement at stride_values.stride_values_2.stride_2_seen_173 in step 0.
SBY 18:29:38 [stride_detector_cover] engine_0: ##   0:17:32  Writing trace to Verilog testbench: engine_0/trace956_tb.v
SBY 18:29:38 [stride_detector_cover] engine_0: ##   0:17:32  Writing trace to constraints file: engine_0/trace956.smtc
SBY 18:29:38 [stride_detector_cover] engine_0: ##   0:17:32  Writing trace to Yosys witness file: engine_0/trace956.yw
SBY 18:29:38 [stride_detector_cover] engine_0.trace956: Generating simulation trace for witness file: engine_0/trace956.yw
SBY 18:29:38 [stride_detector_cover] engine_0: ##   0:17:32  Checking cover reachability in step 0..
SBY 18:29:39 [stride_detector_cover] engine_0: ##   0:17:33  Reached cover statement at stride_values.stride_values_2.stride_2_seen_141 in step 0.
SBY 18:29:39 [stride_detector_cover] engine_0: ##   0:17:33  Writing trace to Verilog testbench: engine_0/trace957_tb.v
SBY 18:29:39 [stride_detector_cover] engine_0: ##   0:17:33  Writing trace to constraints file: engine_0/trace957.smtc
SBY 18:29:39 [stride_detector_cover] engine_0: ##   0:17:33  Writing trace to Yosys witness file: engine_0/trace957.yw
SBY 18:29:39 [stride_detector_cover] engine_0.trace957: Generating simulation trace for witness file: engine_0/trace957.yw
SBY 18:29:39 [stride_detector_cover] engine_0: ##   0:17:33  Checking cover reachability in step 0..
SBY 18:29:40 [stride_detector_cover] engine_0.trace630: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:40 [stride_detector_cover] engine_0.trace630: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:40 [stride_detector_cover] engine_0.trace630: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:40 [stride_detector_cover] engine_0.trace630: This license was issued to John P Wickerson.
SBY 18:29:40 [stride_detector_cover] engine_0.trace630: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:40 [stride_detector_cover] engine_0.trace631: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:40 [stride_detector_cover] engine_0.trace631: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:40 [stride_detector_cover] engine_0.trace631: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:40 [stride_detector_cover] engine_0.trace631: This license was issued to John P Wickerson.
SBY 18:29:40 [stride_detector_cover] engine_0.trace631: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:40 [stride_detector_cover] engine_0.trace630: finished (returncode=0)
SBY 18:29:41 [stride_detector_cover] engine_0: ##   0:17:34  Reached cover statement at stride_values.stride_values_2.stride_2_seen_13 in step 0.
SBY 18:29:41 [stride_detector_cover] engine_0: ##   0:17:34  Writing trace to Verilog testbench: engine_0/trace958_tb.v
SBY 18:29:41 [stride_detector_cover] engine_0: ##   0:17:35  Writing trace to constraints file: engine_0/trace958.smtc
SBY 18:29:41 [stride_detector_cover] engine_0: ##   0:17:35  Writing trace to Yosys witness file: engine_0/trace958.yw
SBY 18:29:41 [stride_detector_cover] engine_0.trace958: Generating simulation trace for witness file: engine_0/trace958.yw
SBY 18:29:41 [stride_detector_cover] engine_0: ##   0:17:35  Checking cover reachability in step 0..
SBY 18:29:41 [stride_detector_cover] engine_0.trace637: starting process "cd stride_detector_cover/engine_0; yosys -ql trace637.log trace637.ys"
SBY 18:29:41 [stride_detector_cover] engine_0.trace631: finished (returncode=0)
SBY 18:29:42 [stride_detector_cover] engine_0: ##   0:17:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_109 in step 0.
SBY 18:29:42 [stride_detector_cover] engine_0: ##   0:17:36  Writing trace to Verilog testbench: engine_0/trace959_tb.v
SBY 18:29:42 [stride_detector_cover] engine_0: ##   0:17:36  Writing trace to constraints file: engine_0/trace959.smtc
SBY 18:29:42 [stride_detector_cover] engine_0.trace638: starting process "cd stride_detector_cover/engine_0; yosys -ql trace638.log trace638.ys"
SBY 18:29:42 [stride_detector_cover] engine_0: ##   0:17:36  Writing trace to Yosys witness file: engine_0/trace959.yw
SBY 18:29:42 [stride_detector_cover] engine_0.trace959: Generating simulation trace for witness file: engine_0/trace959.yw
SBY 18:29:42 [stride_detector_cover] engine_0: ##   0:17:36  Checking cover reachability in step 0..
SBY 18:29:42 [stride_detector_cover] engine_0.trace632: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:42 [stride_detector_cover] engine_0.trace632: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:42 [stride_detector_cover] engine_0.trace632: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:42 [stride_detector_cover] engine_0.trace632: This license was issued to John P Wickerson.
SBY 18:29:42 [stride_detector_cover] engine_0.trace632: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:43 [stride_detector_cover] engine_0: ##   0:17:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1005 in step 0.
SBY 18:29:43 [stride_detector_cover] engine_0: ##   0:17:36  Writing trace to Verilog testbench: engine_0/trace960_tb.v
SBY 18:29:43 [stride_detector_cover] engine_0: ##   0:17:37  Writing trace to constraints file: engine_0/trace960.smtc
SBY 18:29:43 [stride_detector_cover] engine_0: ##   0:17:37  Writing trace to Yosys witness file: engine_0/trace960.yw
SBY 18:29:43 [stride_detector_cover] engine_0.trace960: Generating simulation trace for witness file: engine_0/trace960.yw
SBY 18:29:43 [stride_detector_cover] engine_0: ##   0:17:37  Checking cover reachability in step 0..
SBY 18:29:43 [stride_detector_cover] engine_0.trace633: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:43 [stride_detector_cover] engine_0.trace633: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:43 [stride_detector_cover] engine_0.trace633: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:43 [stride_detector_cover] engine_0.trace633: This license was issued to John P Wickerson.
SBY 18:29:43 [stride_detector_cover] engine_0.trace633: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:44 [stride_detector_cover] engine_0.trace634: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:44 [stride_detector_cover] engine_0.trace634: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:44 [stride_detector_cover] engine_0.trace634: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:44 [stride_detector_cover] engine_0.trace634: This license was issued to John P Wickerson.
SBY 18:29:44 [stride_detector_cover] engine_0.trace634: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:44 [stride_detector_cover] engine_0: ##   0:17:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_971 in step 0.
SBY 18:29:44 [stride_detector_cover] engine_0: ##   0:17:38  Writing trace to Verilog testbench: engine_0/trace961_tb.v
SBY 18:29:44 [stride_detector_cover] engine_0: ##   0:17:38  Writing trace to constraints file: engine_0/trace961.smtc
SBY 18:29:44 [stride_detector_cover] engine_0.trace632: finished (returncode=0)
SBY 18:29:44 [stride_detector_cover] engine_0: ##   0:17:38  Writing trace to Yosys witness file: engine_0/trace961.yw
SBY 18:29:44 [stride_detector_cover] engine_0.trace961: Generating simulation trace for witness file: engine_0/trace961.yw
SBY 18:29:44 [stride_detector_cover] engine_0: ##   0:17:38  Checking cover reachability in step 0..
SBY 18:29:44 [stride_detector_cover] engine_0.trace639: starting process "cd stride_detector_cover/engine_0; yosys -ql trace639.log trace639.ys"
SBY 18:29:45 [stride_detector_cover] engine_0.trace635: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:45 [stride_detector_cover] engine_0.trace635: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:45 [stride_detector_cover] engine_0.trace635: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:45 [stride_detector_cover] engine_0.trace635: This license was issued to John P Wickerson.
SBY 18:29:45 [stride_detector_cover] engine_0.trace635: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:45 [stride_detector_cover] engine_0.trace633: finished (returncode=0)
SBY 18:29:45 [stride_detector_cover] engine_0: ##   0:17:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_939 in step 0.
SBY 18:29:45 [stride_detector_cover] engine_0: ##   0:17:39  Writing trace to Verilog testbench: engine_0/trace962_tb.v
SBY 18:29:45 [stride_detector_cover] engine_0: ##   0:17:39  Writing trace to constraints file: engine_0/trace962.smtc
SBY 18:29:45 [stride_detector_cover] engine_0: ##   0:17:39  Writing trace to Yosys witness file: engine_0/trace962.yw
SBY 18:29:45 [stride_detector_cover] engine_0.trace634: finished (returncode=0)
SBY 18:29:45 [stride_detector_cover] engine_0.trace636: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:45 [stride_detector_cover] engine_0.trace636: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:45 [stride_detector_cover] engine_0.trace636: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:45 [stride_detector_cover] engine_0.trace636: This license was issued to John P Wickerson.
SBY 18:29:45 [stride_detector_cover] engine_0.trace636: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:45 [stride_detector_cover] engine_0.trace640: starting process "cd stride_detector_cover/engine_0; yosys -ql trace640.log trace640.ys"
SBY 18:29:46 [stride_detector_cover] engine_0.trace962: Generating simulation trace for witness file: engine_0/trace962.yw
SBY 18:29:46 [stride_detector_cover] engine_0: ##   0:17:39  Checking cover reachability in step 0..
SBY 18:29:46 [stride_detector_cover] engine_0.trace641: starting process "cd stride_detector_cover/engine_0; yosys -ql trace641.log trace641.ys"
SBY 18:29:46 [stride_detector_cover] engine_0: ##   0:17:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_907 in step 0.
SBY 18:29:46 [stride_detector_cover] engine_0: ##   0:17:40  Writing trace to Verilog testbench: engine_0/trace963_tb.v
SBY 18:29:46 [stride_detector_cover] engine_0: ##   0:17:40  Writing trace to constraints file: engine_0/trace963.smtc
SBY 18:29:46 [stride_detector_cover] engine_0.trace635: finished (returncode=0)
SBY 18:29:46 [stride_detector_cover] engine_0: ##   0:17:40  Writing trace to Yosys witness file: engine_0/trace963.yw
SBY 18:29:46 [stride_detector_cover] engine_0.trace963: Generating simulation trace for witness file: engine_0/trace963.yw
SBY 18:29:47 [stride_detector_cover] engine_0: ##   0:17:40  Checking cover reachability in step 0..
SBY 18:29:47 [stride_detector_cover] engine_0.trace636: finished (returncode=0)
SBY 18:29:47 [stride_detector_cover] engine_0.trace642: starting process "cd stride_detector_cover/engine_0; yosys -ql trace642.log trace642.ys"
SBY 18:29:47 [stride_detector_cover] engine_0: ##   0:17:41  Reached cover statement at stride_values.stride_values_2.stride_2_seen_875 in step 0.
SBY 18:29:47 [stride_detector_cover] engine_0: ##   0:17:41  Writing trace to Verilog testbench: engine_0/trace964_tb.v
SBY 18:29:47 [stride_detector_cover] engine_0: ##   0:17:41  Writing trace to constraints file: engine_0/trace964.smtc
SBY 18:29:47 [stride_detector_cover] engine_0.trace643: starting process "cd stride_detector_cover/engine_0; yosys -ql trace643.log trace643.ys"
SBY 18:29:47 [stride_detector_cover] engine_0: ##   0:17:41  Writing trace to Yosys witness file: engine_0/trace964.yw
SBY 18:29:47 [stride_detector_cover] engine_0.trace964: Generating simulation trace for witness file: engine_0/trace964.yw
SBY 18:29:47 [stride_detector_cover] engine_0: ##   0:17:41  Checking cover reachability in step 0..
SBY 18:29:48 [stride_detector_cover] engine_0: ##   0:17:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_843 in step 0.
SBY 18:29:48 [stride_detector_cover] engine_0: ##   0:17:42  Writing trace to Verilog testbench: engine_0/trace965_tb.v
SBY 18:29:48 [stride_detector_cover] engine_0: ##   0:17:42  Writing trace to constraints file: engine_0/trace965.smtc
SBY 18:29:48 [stride_detector_cover] engine_0: ##   0:17:42  Writing trace to Yosys witness file: engine_0/trace965.yw
SBY 18:29:48 [stride_detector_cover] engine_0.trace965: Generating simulation trace for witness file: engine_0/trace965.yw
SBY 18:29:48 [stride_detector_cover] engine_0: ##   0:17:42  Checking cover reachability in step 0..
SBY 18:29:49 [stride_detector_cover] engine_0: ##   0:17:43  Reached cover statement at stride_values.stride_values_2.stride_2_seen_811 in step 0.
SBY 18:29:49 [stride_detector_cover] engine_0: ##   0:17:43  Writing trace to Verilog testbench: engine_0/trace966_tb.v
SBY 18:29:49 [stride_detector_cover] engine_0: ##   0:17:43  Writing trace to constraints file: engine_0/trace966.smtc
SBY 18:29:49 [stride_detector_cover] engine_0.trace637: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:49 [stride_detector_cover] engine_0.trace637: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:49 [stride_detector_cover] engine_0.trace637: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:49 [stride_detector_cover] engine_0.trace637: This license was issued to John P Wickerson.
SBY 18:29:49 [stride_detector_cover] engine_0.trace637: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:49 [stride_detector_cover] engine_0: ##   0:17:43  Writing trace to Yosys witness file: engine_0/trace966.yw
SBY 18:29:50 [stride_detector_cover] engine_0.trace966: Generating simulation trace for witness file: engine_0/trace966.yw
SBY 18:29:50 [stride_detector_cover] engine_0: ##   0:17:43  Checking cover reachability in step 0..
SBY 18:29:50 [stride_detector_cover] engine_0.trace638: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:50 [stride_detector_cover] engine_0.trace638: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:50 [stride_detector_cover] engine_0.trace638: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:50 [stride_detector_cover] engine_0.trace638: This license was issued to John P Wickerson.
SBY 18:29:50 [stride_detector_cover] engine_0.trace638: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:50 [stride_detector_cover] engine_0: ##   0:17:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_779 in step 0.
SBY 18:29:50 [stride_detector_cover] engine_0: ##   0:17:44  Writing trace to Verilog testbench: engine_0/trace967_tb.v
SBY 18:29:50 [stride_detector_cover] engine_0: ##   0:17:44  Writing trace to constraints file: engine_0/trace967.smtc
SBY 18:29:51 [stride_detector_cover] engine_0: ##   0:17:44  Writing trace to Yosys witness file: engine_0/trace967.yw
SBY 18:29:51 [stride_detector_cover] engine_0.trace967: Generating simulation trace for witness file: engine_0/trace967.yw
SBY 18:29:51 [stride_detector_cover] engine_0: ##   0:17:45  Checking cover reachability in step 0..
SBY 18:29:51 [stride_detector_cover] engine_0.trace637: finished (returncode=0)
SBY 18:29:51 [stride_detector_cover] engine_0.trace644: starting process "cd stride_detector_cover/engine_0; yosys -ql trace644.log trace644.ys"
SBY 18:29:51 [stride_detector_cover] engine_0: ##   0:17:45  Reached cover statement at stride_values.stride_values_2.stride_2_seen_75 in step 0.
SBY 18:29:51 [stride_detector_cover] engine_0: ##   0:17:45  Writing trace to Verilog testbench: engine_0/trace968_tb.v
SBY 18:29:51 [stride_detector_cover] engine_0: ##   0:17:45  Writing trace to constraints file: engine_0/trace968.smtc
SBY 18:29:51 [stride_detector_cover] engine_0.trace638: finished (returncode=0)
SBY 18:29:52 [stride_detector_cover] engine_0: ##   0:17:46  Writing trace to Yosys witness file: engine_0/trace968.yw
SBY 18:29:52 [stride_detector_cover] engine_0.trace968: Generating simulation trace for witness file: engine_0/trace968.yw
SBY 18:29:52 [stride_detector_cover] engine_0: ##   0:17:46  Checking cover reachability in step 0..
SBY 18:29:52 [stride_detector_cover] engine_0.trace645: starting process "cd stride_detector_cover/engine_0; yosys -ql trace645.log trace645.ys"
SBY 18:29:52 [stride_detector_cover] engine_0: ##   0:17:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_747 in step 0.
SBY 18:29:52 [stride_detector_cover] engine_0: ##   0:17:46  Writing trace to Verilog testbench: engine_0/trace969_tb.v
SBY 18:29:52 [stride_detector_cover] engine_0: ##   0:17:46  Writing trace to constraints file: engine_0/trace969.smtc
SBY 18:29:52 [stride_detector_cover] engine_0: ##   0:17:46  Writing trace to Yosys witness file: engine_0/trace969.yw
SBY 18:29:53 [stride_detector_cover] engine_0.trace969: Generating simulation trace for witness file: engine_0/trace969.yw
SBY 18:29:53 [stride_detector_cover] engine_0: ##   0:17:46  Checking cover reachability in step 0..
SBY 18:29:53 [stride_detector_cover] engine_0: ##   0:17:47  Reached cover statement at stride_values.stride_values_2.stride_2_seen_715 in step 0.
SBY 18:29:53 [stride_detector_cover] engine_0: ##   0:17:47  Writing trace to Verilog testbench: engine_0/trace970_tb.v
SBY 18:29:53 [stride_detector_cover] engine_0: ##   0:17:47  Writing trace to constraints file: engine_0/trace970.smtc
SBY 18:29:53 [stride_detector_cover] engine_0.trace639: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:53 [stride_detector_cover] engine_0.trace639: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:53 [stride_detector_cover] engine_0.trace639: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:53 [stride_detector_cover] engine_0.trace639: This license was issued to John P Wickerson.
SBY 18:29:54 [stride_detector_cover] engine_0.trace639: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:54 [stride_detector_cover] engine_0: ##   0:17:47  Writing trace to Yosys witness file: engine_0/trace970.yw
SBY 18:29:54 [stride_detector_cover] engine_0.trace970: Generating simulation trace for witness file: engine_0/trace970.yw
SBY 18:29:54 [stride_detector_cover] engine_0: ##   0:17:48  Checking cover reachability in step 0..
SBY 18:29:54 [stride_detector_cover] engine_0: ##   0:17:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_683 in step 0.
SBY 18:29:54 [stride_detector_cover] engine_0: ##   0:17:48  Writing trace to Verilog testbench: engine_0/trace971_tb.v
SBY 18:29:54 [stride_detector_cover] engine_0.trace640: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:54 [stride_detector_cover] engine_0.trace640: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:54 [stride_detector_cover] engine_0.trace640: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:54 [stride_detector_cover] engine_0.trace640: This license was issued to John P Wickerson.
SBY 18:29:54 [stride_detector_cover] engine_0.trace640: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:55 [stride_detector_cover] engine_0: ##   0:17:48  Writing trace to constraints file: engine_0/trace971.smtc
SBY 18:29:55 [stride_detector_cover] engine_0: ##   0:17:48  Writing trace to Yosys witness file: engine_0/trace971.yw
SBY 18:29:55 [stride_detector_cover] engine_0.trace641: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:55 [stride_detector_cover] engine_0.trace641: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:55 [stride_detector_cover] engine_0.trace641: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:55 [stride_detector_cover] engine_0.trace641: This license was issued to John P Wickerson.
SBY 18:29:55 [stride_detector_cover] engine_0.trace641: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:55 [stride_detector_cover] engine_0.trace971: Generating simulation trace for witness file: engine_0/trace971.yw
SBY 18:29:55 [stride_detector_cover] engine_0: ##   0:17:49  Checking cover reachability in step 0..
SBY 18:29:55 [stride_detector_cover] engine_0.trace639: finished (returncode=0)
SBY 18:29:55 [stride_detector_cover] engine_0.trace646: starting process "cd stride_detector_cover/engine_0; yosys -ql trace646.log trace646.ys"
SBY 18:29:55 [stride_detector_cover] engine_0: ##   0:17:49  Reached cover statement at stride_values.stride_values_2.stride_2_seen_651 in step 0.
SBY 18:29:55 [stride_detector_cover] engine_0: ##   0:17:49  Writing trace to Verilog testbench: engine_0/trace972_tb.v
SBY 18:29:55 [stride_detector_cover] engine_0.trace642: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:55 [stride_detector_cover] engine_0.trace642: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:55 [stride_detector_cover] engine_0.trace642: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:55 [stride_detector_cover] engine_0.trace642: This license was issued to John P Wickerson.
SBY 18:29:55 [stride_detector_cover] engine_0.trace642: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:55 [stride_detector_cover] engine_0: ##   0:17:49  Writing trace to constraints file: engine_0/trace972.smtc
SBY 18:29:56 [stride_detector_cover] engine_0: ##   0:17:50  Writing trace to Yosys witness file: engine_0/trace972.yw
SBY 18:29:56 [stride_detector_cover] engine_0.trace640: finished (returncode=0)
SBY 18:29:56 [stride_detector_cover] engine_0.trace643: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:56 [stride_detector_cover] engine_0.trace643: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:56 [stride_detector_cover] engine_0.trace643: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:56 [stride_detector_cover] engine_0.trace643: This license was issued to John P Wickerson.
SBY 18:29:56 [stride_detector_cover] engine_0.trace643: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:56 [stride_detector_cover] engine_0.trace972: Generating simulation trace for witness file: engine_0/trace972.yw
SBY 18:29:56 [stride_detector_cover] engine_0: ##   0:17:50  Checking cover reachability in step 0..
SBY 18:29:56 [stride_detector_cover] engine_0.trace641: finished (returncode=0)
SBY 18:29:56 [stride_detector_cover] engine_0.trace647: starting process "cd stride_detector_cover/engine_0; yosys -ql trace647.log trace647.ys"
SBY 18:29:56 [stride_detector_cover] engine_0: ##   0:17:50  Reached cover statement at stride_values.stride_values_2.stride_2_seen_619 in step 0.
SBY 18:29:56 [stride_detector_cover] engine_0: ##   0:17:50  Writing trace to Verilog testbench: engine_0/trace973_tb.v
SBY 18:29:56 [stride_detector_cover] engine_0.trace648: starting process "cd stride_detector_cover/engine_0; yosys -ql trace648.log trace648.ys"
SBY 18:29:56 [stride_detector_cover] engine_0: ##   0:17:50  Writing trace to constraints file: engine_0/trace973.smtc
SBY 18:29:57 [stride_detector_cover] engine_0: ##   0:17:50  Writing trace to Yosys witness file: engine_0/trace973.yw
SBY 18:29:57 [stride_detector_cover] engine_0.trace642: finished (returncode=0)
SBY 18:29:57 [stride_detector_cover] engine_0.trace973: Generating simulation trace for witness file: engine_0/trace973.yw
SBY 18:29:57 [stride_detector_cover] engine_0: ##   0:17:51  Checking cover reachability in step 0..
SBY 18:29:57 [stride_detector_cover] engine_0.trace643: finished (returncode=0)
SBY 18:29:57 [stride_detector_cover] engine_0.trace649: starting process "cd stride_detector_cover/engine_0; yosys -ql trace649.log trace649.ys"
SBY 18:29:57 [stride_detector_cover] engine_0: ##   0:17:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_587 in step 0.
SBY 18:29:57 [stride_detector_cover] engine_0: ##   0:17:51  Writing trace to Verilog testbench: engine_0/trace974_tb.v
SBY 18:29:58 [stride_detector_cover] engine_0: ##   0:17:51  Writing trace to constraints file: engine_0/trace974.smtc
SBY 18:29:58 [stride_detector_cover] engine_0: ##   0:17:51  Writing trace to Yosys witness file: engine_0/trace974.yw
SBY 18:29:58 [stride_detector_cover] engine_0.trace974: Generating simulation trace for witness file: engine_0/trace974.yw
SBY 18:29:58 [stride_detector_cover] engine_0: ##   0:17:51  Checking cover reachability in step 0..
SBY 18:29:58 [stride_detector_cover] engine_0.trace650: starting process "cd stride_detector_cover/engine_0; yosys -ql trace650.log trace650.ys"
SBY 18:29:59 [stride_detector_cover] engine_0: ##   0:17:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_555 in step 0.
SBY 18:29:59 [stride_detector_cover] engine_0: ##   0:17:52  Writing trace to Verilog testbench: engine_0/trace975_tb.v
SBY 18:29:59 [stride_detector_cover] engine_0: ##   0:17:53  Writing trace to constraints file: engine_0/trace975.smtc
SBY 18:29:59 [stride_detector_cover] engine_0.trace644: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:29:59 [stride_detector_cover] engine_0.trace644: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:29:59 [stride_detector_cover] engine_0.trace644: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:29:59 [stride_detector_cover] engine_0.trace644: This license was issued to John P Wickerson.
SBY 18:29:59 [stride_detector_cover] engine_0.trace644: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:29:59 [stride_detector_cover] engine_0: ##   0:17:53  Writing trace to Yosys witness file: engine_0/trace975.yw
SBY 18:29:59 [stride_detector_cover] engine_0.trace975: Generating simulation trace for witness file: engine_0/trace975.yw
SBY 18:29:59 [stride_detector_cover] engine_0: ##   0:17:53  Checking cover reachability in step 0..
SBY 18:30:00 [stride_detector_cover] engine_0.trace645: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:00 [stride_detector_cover] engine_0.trace645: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:00 [stride_detector_cover] engine_0.trace645: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:00 [stride_detector_cover] engine_0.trace645: This license was issued to John P Wickerson.
SBY 18:30:00 [stride_detector_cover] engine_0.trace645: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:00 [stride_detector_cover] engine_0: ##   0:17:54  Reached cover statement at stride_values.stride_values_2.stride_2_seen_523 in step 0.
SBY 18:30:00 [stride_detector_cover] engine_0: ##   0:17:54  Writing trace to Verilog testbench: engine_0/trace976_tb.v
SBY 18:30:00 [stride_detector_cover] engine_0: ##   0:17:54  Writing trace to constraints file: engine_0/trace976.smtc
SBY 18:30:00 [stride_detector_cover] engine_0.trace644: finished (returncode=0)
SBY 18:30:01 [stride_detector_cover] engine_0: ##   0:17:54  Writing trace to Yosys witness file: engine_0/trace976.yw
SBY 18:30:01 [stride_detector_cover] engine_0.trace976: Generating simulation trace for witness file: engine_0/trace976.yw
SBY 18:30:01 [stride_detector_cover] engine_0: ##   0:17:54  Checking cover reachability in step 0..
SBY 18:30:01 [stride_detector_cover] engine_0.trace651: starting process "cd stride_detector_cover/engine_0; yosys -ql trace651.log trace651.ys"
SBY 18:30:01 [stride_detector_cover] engine_0.trace645: finished (returncode=0)
SBY 18:30:01 [stride_detector_cover] engine_0: ##   0:17:55  Reached cover statement at stride_values.stride_values_2.stride_2_seen_491 in step 0.
SBY 18:30:01 [stride_detector_cover] engine_0: ##   0:17:55  Writing trace to Verilog testbench: engine_0/trace977_tb.v
SBY 18:30:01 [stride_detector_cover] engine_0: ##   0:17:55  Writing trace to constraints file: engine_0/trace977.smtc
SBY 18:30:01 [stride_detector_cover] engine_0.trace652: starting process "cd stride_detector_cover/engine_0; yosys -ql trace652.log trace652.ys"
SBY 18:30:02 [stride_detector_cover] engine_0: ##   0:17:55  Writing trace to Yosys witness file: engine_0/trace977.yw
SBY 18:30:02 [stride_detector_cover] engine_0.trace977: Generating simulation trace for witness file: engine_0/trace977.yw
SBY 18:30:02 [stride_detector_cover] engine_0: ##   0:17:56  Checking cover reachability in step 0..
SBY 18:30:03 [stride_detector_cover] engine_0.trace646: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:03 [stride_detector_cover] engine_0.trace646: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:03 [stride_detector_cover] engine_0.trace646: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:03 [stride_detector_cover] engine_0.trace646: This license was issued to John P Wickerson.
SBY 18:30:03 [stride_detector_cover] engine_0.trace646: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:03 [stride_detector_cover] engine_0: ##   0:17:57  Reached cover statement at stride_values.stride_values_2.stride_2_seen_459 in step 0.
SBY 18:30:03 [stride_detector_cover] engine_0: ##   0:17:57  Writing trace to Verilog testbench: engine_0/trace978_tb.v
SBY 18:30:03 [stride_detector_cover] engine_0: ##   0:17:57  Writing trace to constraints file: engine_0/trace978.smtc
SBY 18:30:03 [stride_detector_cover] engine_0: ##   0:17:57  Writing trace to Yosys witness file: engine_0/trace978.yw
SBY 18:30:03 [stride_detector_cover] engine_0.trace978: Generating simulation trace for witness file: engine_0/trace978.yw
SBY 18:30:03 [stride_detector_cover] engine_0: ##   0:17:57  Checking cover reachability in step 0..
SBY 18:30:04 [stride_detector_cover] engine_0: ##   0:17:58  Reached cover statement at stride_values.stride_values_2.stride_2_seen_43 in step 0.
SBY 18:30:04 [stride_detector_cover] engine_0: ##   0:17:58  Writing trace to Verilog testbench: engine_0/trace979_tb.v
SBY 18:30:04 [stride_detector_cover] engine_0: ##   0:17:58  Writing trace to constraints file: engine_0/trace979.smtc
SBY 18:30:04 [stride_detector_cover] engine_0: ##   0:17:58  Writing trace to Yosys witness file: engine_0/trace979.yw
SBY 18:30:04 [stride_detector_cover] engine_0.trace648: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:04 [stride_detector_cover] engine_0.trace648: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:04 [stride_detector_cover] engine_0.trace648: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:04 [stride_detector_cover] engine_0.trace648: This license was issued to John P Wickerson.
SBY 18:30:04 [stride_detector_cover] engine_0.trace648: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:04 [stride_detector_cover] engine_0.trace646: finished (returncode=0)
SBY 18:30:04 [stride_detector_cover] engine_0.trace979: Generating simulation trace for witness file: engine_0/trace979.yw
SBY 18:30:04 [stride_detector_cover] engine_0: ##   0:17:58  Checking cover reachability in step 0..
SBY 18:30:04 [stride_detector_cover] engine_0.trace647: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:04 [stride_detector_cover] engine_0.trace647: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:04 [stride_detector_cover] engine_0.trace647: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:05 [stride_detector_cover] engine_0.trace647: This license was issued to John P Wickerson.
SBY 18:30:05 [stride_detector_cover] engine_0.trace647: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:05 [stride_detector_cover] engine_0.trace653: starting process "cd stride_detector_cover/engine_0; yosys -ql trace653.log trace653.ys"
SBY 18:30:05 [stride_detector_cover] engine_0: ##   0:17:59  Reached cover statement at stride_values.stride_values_2.stride_2_seen_427 in step 0.
SBY 18:30:05 [stride_detector_cover] engine_0: ##   0:17:59  Writing trace to Verilog testbench: engine_0/trace980_tb.v
SBY 18:30:05 [stride_detector_cover] engine_0: ##   0:17:59  Writing trace to constraints file: engine_0/trace980.smtc
SBY 18:30:05 [stride_detector_cover] engine_0.trace649: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:05 [stride_detector_cover] engine_0.trace649: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:05 [stride_detector_cover] engine_0.trace649: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:05 [stride_detector_cover] engine_0.trace649: This license was issued to John P Wickerson.
SBY 18:30:05 [stride_detector_cover] engine_0.trace649: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:05 [stride_detector_cover] engine_0: ##   0:17:59  Writing trace to Yosys witness file: engine_0/trace980.yw
SBY 18:30:05 [stride_detector_cover] engine_0.trace980: Generating simulation trace for witness file: engine_0/trace980.yw
SBY 18:30:05 [stride_detector_cover] engine_0: ##   0:17:59  Checking cover reachability in step 0..
SBY 18:30:05 [stride_detector_cover] engine_0.trace650: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:05 [stride_detector_cover] engine_0.trace650: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:05 [stride_detector_cover] engine_0.trace650: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:05 [stride_detector_cover] engine_0.trace650: This license was issued to John P Wickerson.
SBY 18:30:06 [stride_detector_cover] engine_0.trace650: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:06 [stride_detector_cover] engine_0.trace647: finished (returncode=0)
SBY 18:30:06 [stride_detector_cover] engine_0.trace648: finished (returncode=0)
SBY 18:30:06 [stride_detector_cover] engine_0.trace654: starting process "cd stride_detector_cover/engine_0; yosys -ql trace654.log trace654.ys"
SBY 18:30:06 [stride_detector_cover] engine_0.trace655: starting process "cd stride_detector_cover/engine_0; yosys -ql trace655.log trace655.ys"
SBY 18:30:06 [stride_detector_cover] engine_0: ##   0:18:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_395 in step 0.
SBY 18:30:06 [stride_detector_cover] engine_0: ##   0:18:00  Writing trace to Verilog testbench: engine_0/trace981_tb.v
SBY 18:30:06 [stride_detector_cover] engine_0: ##   0:18:00  Writing trace to constraints file: engine_0/trace981.smtc
SBY 18:30:06 [stride_detector_cover] engine_0.trace649: finished (returncode=0)
SBY 18:30:06 [stride_detector_cover] engine_0: ##   0:18:00  Writing trace to Yosys witness file: engine_0/trace981.yw
SBY 18:30:06 [stride_detector_cover] engine_0.trace981: Generating simulation trace for witness file: engine_0/trace981.yw
SBY 18:30:07 [stride_detector_cover] engine_0: ##   0:18:00  Checking cover reachability in step 0..
SBY 18:30:07 [stride_detector_cover] engine_0.trace656: starting process "cd stride_detector_cover/engine_0; yosys -ql trace656.log trace656.ys"
SBY 18:30:07 [stride_detector_cover] engine_0.trace650: finished (returncode=0)
SBY 18:30:07 [stride_detector_cover] engine_0.trace657: starting process "cd stride_detector_cover/engine_0; yosys -ql trace657.log trace657.ys"
SBY 18:30:08 [stride_detector_cover] engine_0: ##   0:18:01  Reached cover statement at stride_values.stride_values_2.stride_2_seen_363 in step 0.
SBY 18:30:08 [stride_detector_cover] engine_0: ##   0:18:01  Writing trace to Verilog testbench: engine_0/trace982_tb.v
SBY 18:30:08 [stride_detector_cover] engine_0: ##   0:18:01  Writing trace to constraints file: engine_0/trace982.smtc
SBY 18:30:08 [stride_detector_cover] engine_0: ##   0:18:02  Writing trace to Yosys witness file: engine_0/trace982.yw
SBY 18:30:08 [stride_detector_cover] engine_0.trace982: Generating simulation trace for witness file: engine_0/trace982.yw
SBY 18:30:08 [stride_detector_cover] engine_0: ##   0:18:02  Checking cover reachability in step 0..
SBY 18:30:09 [stride_detector_cover] engine_0.trace651: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:09 [stride_detector_cover] engine_0.trace651: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:09 [stride_detector_cover] engine_0.trace651: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:09 [stride_detector_cover] engine_0.trace651: This license was issued to John P Wickerson.
SBY 18:30:09 [stride_detector_cover] engine_0.trace651: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:09 [stride_detector_cover] engine_0: ##   0:18:03  Reached cover statement at stride_values.stride_values_2.stride_2_seen_331 in step 0.
SBY 18:30:09 [stride_detector_cover] engine_0: ##   0:18:03  Writing trace to Verilog testbench: engine_0/trace983_tb.v
SBY 18:30:09 [stride_detector_cover] engine_0: ##   0:18:03  Writing trace to constraints file: engine_0/trace983.smtc
SBY 18:30:09 [stride_detector_cover] engine_0: ##   0:18:03  Writing trace to Yosys witness file: engine_0/trace983.yw
SBY 18:30:09 [stride_detector_cover] engine_0.trace983: Generating simulation trace for witness file: engine_0/trace983.yw
SBY 18:30:09 [stride_detector_cover] engine_0: ##   0:18:03  Checking cover reachability in step 0..
SBY 18:30:10 [stride_detector_cover] engine_0.trace652: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:10 [stride_detector_cover] engine_0.trace652: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:10 [stride_detector_cover] engine_0.trace652: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:10 [stride_detector_cover] engine_0.trace652: This license was issued to John P Wickerson.
SBY 18:30:10 [stride_detector_cover] engine_0.trace652: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:10 [stride_detector_cover] engine_0.trace651: finished (returncode=0)
SBY 18:30:10 [stride_detector_cover] engine_0.trace658: starting process "cd stride_detector_cover/engine_0; yosys -ql trace658.log trace658.ys"
SBY 18:30:10 [stride_detector_cover] engine_0: ##   0:18:04  Reached cover statement at stride_values.stride_values_2.stride_2_seen_299 in step 0.
SBY 18:30:10 [stride_detector_cover] engine_0: ##   0:18:04  Writing trace to Verilog testbench: engine_0/trace984_tb.v
SBY 18:30:11 [stride_detector_cover] engine_0: ##   0:18:04  Writing trace to constraints file: engine_0/trace984.smtc
SBY 18:30:11 [stride_detector_cover] engine_0.trace652: finished (returncode=0)
SBY 18:30:11 [stride_detector_cover] engine_0: ##   0:18:05  Writing trace to Yosys witness file: engine_0/trace984.yw
SBY 18:30:11 [stride_detector_cover] engine_0.trace984: Generating simulation trace for witness file: engine_0/trace984.yw
SBY 18:30:11 [stride_detector_cover] engine_0: ##   0:18:05  Checking cover reachability in step 0..
SBY 18:30:11 [stride_detector_cover] engine_0.trace659: starting process "cd stride_detector_cover/engine_0; yosys -ql trace659.log trace659.ys"
SBY 18:30:12 [stride_detector_cover] engine_0: ##   0:18:05  Reached cover statement at stride_values.stride_values_2.stride_2_seen_267 in step 0.
SBY 18:30:12 [stride_detector_cover] engine_0: ##   0:18:06  Writing trace to Verilog testbench: engine_0/trace985_tb.v
SBY 18:30:12 [stride_detector_cover] engine_0: ##   0:18:06  Writing trace to constraints file: engine_0/trace985.smtc
SBY 18:30:12 [stride_detector_cover] engine_0: ##   0:18:06  Writing trace to Yosys witness file: engine_0/trace985.yw
SBY 18:30:12 [stride_detector_cover] engine_0.trace985: Generating simulation trace for witness file: engine_0/trace985.yw
SBY 18:30:12 [stride_detector_cover] engine_0: ##   0:18:06  Checking cover reachability in step 0..
SBY 18:30:12 [stride_detector_cover] engine_0.trace653: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:12 [stride_detector_cover] engine_0.trace653: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:12 [stride_detector_cover] engine_0.trace653: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:12 [stride_detector_cover] engine_0.trace653: This license was issued to John P Wickerson.
SBY 18:30:12 [stride_detector_cover] engine_0.trace653: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:13 [stride_detector_cover] engine_0: ##   0:18:06  Reached cover statement at stride_values.stride_values_2.stride_2_seen_235 in step 0.
SBY 18:30:13 [stride_detector_cover] engine_0: ##   0:18:06  Writing trace to Verilog testbench: engine_0/trace986_tb.v
SBY 18:30:13 [stride_detector_cover] engine_0: ##   0:18:07  Writing trace to constraints file: engine_0/trace986.smtc
SBY 18:30:13 [stride_detector_cover] engine_0: ##   0:18:07  Writing trace to Yosys witness file: engine_0/trace986.yw
SBY 18:30:13 [stride_detector_cover] engine_0.trace986: Generating simulation trace for witness file: engine_0/trace986.yw
SBY 18:30:13 [stride_detector_cover] engine_0: ##   0:18:07  Checking cover reachability in step 0..
SBY 18:30:13 [stride_detector_cover] engine_0.trace654: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:13 [stride_detector_cover] engine_0.trace654: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:13 [stride_detector_cover] engine_0.trace654: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:14 [stride_detector_cover] engine_0.trace654: This license was issued to John P Wickerson.
SBY 18:30:14 [stride_detector_cover] engine_0.trace654: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:14 [stride_detector_cover] engine_0.trace653: finished (returncode=0)
SBY 18:30:14 [stride_detector_cover] engine_0.trace655: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:14 [stride_detector_cover] engine_0.trace655: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:14 [stride_detector_cover] engine_0.trace655: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:14 [stride_detector_cover] engine_0.trace655: This license was issued to John P Wickerson.
SBY 18:30:14 [stride_detector_cover] engine_0.trace655: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:14 [stride_detector_cover] engine_0.trace660: starting process "cd stride_detector_cover/engine_0; yosys -ql trace660.log trace660.ys"
SBY 18:30:14 [stride_detector_cover] engine_0: ##   0:18:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_203 in step 0.
SBY 18:30:14 [stride_detector_cover] engine_0: ##   0:18:08  Writing trace to Verilog testbench: engine_0/trace987_tb.v
SBY 18:30:14 [stride_detector_cover] engine_0: ##   0:18:08  Writing trace to constraints file: engine_0/trace987.smtc
SBY 18:30:14 [stride_detector_cover] engine_0: ##   0:18:08  Writing trace to Yosys witness file: engine_0/trace987.yw
SBY 18:30:14 [stride_detector_cover] engine_0.trace987: Generating simulation trace for witness file: engine_0/trace987.yw
SBY 18:30:15 [stride_detector_cover] engine_0: ##   0:18:08  Checking cover reachability in step 0..
SBY 18:30:15 [stride_detector_cover] engine_0.trace656: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:15 [stride_detector_cover] engine_0.trace656: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:15 [stride_detector_cover] engine_0.trace656: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:15 [stride_detector_cover] engine_0.trace656: This license was issued to John P Wickerson.
SBY 18:30:15 [stride_detector_cover] engine_0.trace656: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:15 [stride_detector_cover] engine_0.trace657: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:15 [stride_detector_cover] engine_0.trace657: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:15 [stride_detector_cover] engine_0.trace657: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:15 [stride_detector_cover] engine_0.trace657: This license was issued to John P Wickerson.
SBY 18:30:15 [stride_detector_cover] engine_0.trace657: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:15 [stride_detector_cover] engine_0.trace654: finished (returncode=0)
SBY 18:30:15 [stride_detector_cover] engine_0: ##   0:18:09  Reached cover statement at stride_values.stride_values_2.stride_2_seen_171 in step 0.
SBY 18:30:15 [stride_detector_cover] engine_0: ##   0:18:09  Writing trace to Verilog testbench: engine_0/trace988_tb.v
SBY 18:30:15 [stride_detector_cover] engine_0: ##   0:18:09  Writing trace to constraints file: engine_0/trace988.smtc
SBY 18:30:15 [stride_detector_cover] engine_0: ##   0:18:09  Writing trace to Yosys witness file: engine_0/trace988.yw
SBY 18:30:15 [stride_detector_cover] engine_0.trace655: finished (returncode=0)
SBY 18:30:15 [stride_detector_cover] engine_0.trace661: starting process "cd stride_detector_cover/engine_0; yosys -ql trace661.log trace661.ys"
SBY 18:30:16 [stride_detector_cover] engine_0.trace988: Generating simulation trace for witness file: engine_0/trace988.yw
SBY 18:30:16 [stride_detector_cover] engine_0: ##   0:18:09  Checking cover reachability in step 0..
SBY 18:30:16 [stride_detector_cover] engine_0.trace662: starting process "cd stride_detector_cover/engine_0; yosys -ql trace662.log trace662.ys"
SBY 18:30:16 [stride_detector_cover] engine_0: ##   0:18:10  Reached cover statement at stride_values.stride_values_2.stride_2_seen_139 in step 0.
SBY 18:30:16 [stride_detector_cover] engine_0: ##   0:18:10  Writing trace to Verilog testbench: engine_0/trace989_tb.v
SBY 18:30:16 [stride_detector_cover] engine_0: ##   0:18:10  Writing trace to constraints file: engine_0/trace989.smtc
SBY 18:30:16 [stride_detector_cover] engine_0.trace656: finished (returncode=0)
SBY 18:30:16 [stride_detector_cover] engine_0: ##   0:18:10  Writing trace to Yosys witness file: engine_0/trace989.yw
SBY 18:30:16 [stride_detector_cover] engine_0.trace657: finished (returncode=0)
SBY 18:30:16 [stride_detector_cover] engine_0.trace663: starting process "cd stride_detector_cover/engine_0; yosys -ql trace663.log trace663.ys"
SBY 18:30:16 [stride_detector_cover] engine_0.trace989: Generating simulation trace for witness file: engine_0/trace989.yw
SBY 18:30:17 [stride_detector_cover] engine_0: ##   0:18:10  Checking cover reachability in step 0..
SBY 18:30:17 [stride_detector_cover] engine_0.trace664: starting process "cd stride_detector_cover/engine_0; yosys -ql trace664.log trace664.ys"
SBY 18:30:17 [stride_detector_cover] engine_0: ##   0:18:11  Reached cover statement at stride_values.stride_values_2.stride_2_seen_11 in step 0.
SBY 18:30:17 [stride_detector_cover] engine_0: ##   0:18:11  Writing trace to Verilog testbench: engine_0/trace990_tb.v
SBY 18:30:17 [stride_detector_cover] engine_0: ##   0:18:11  Writing trace to constraints file: engine_0/trace990.smtc
SBY 18:30:17 [stride_detector_cover] engine_0: ##   0:18:11  Writing trace to Yosys witness file: engine_0/trace990.yw
SBY 18:30:17 [stride_detector_cover] engine_0.trace990: Generating simulation trace for witness file: engine_0/trace990.yw
SBY 18:30:17 [stride_detector_cover] engine_0: ##   0:18:11  Checking cover reachability in step 0..
SBY 18:30:18 [stride_detector_cover] engine_0.trace658: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:18 [stride_detector_cover] engine_0.trace658: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:18 [stride_detector_cover] engine_0.trace658: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:18 [stride_detector_cover] engine_0.trace658: This license was issued to John P Wickerson.
SBY 18:30:18 [stride_detector_cover] engine_0.trace658: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:18 [stride_detector_cover] engine_0: ##   0:18:12  Reached cover statement at stride_values.stride_values_2.stride_2_seen_107 in step 0.
SBY 18:30:18 [stride_detector_cover] engine_0: ##   0:18:12  Writing trace to Verilog testbench: engine_0/trace991_tb.v
SBY 18:30:18 [stride_detector_cover] engine_0: ##   0:18:12  Writing trace to constraints file: engine_0/trace991.smtc
SBY 18:30:18 [stride_detector_cover] engine_0: ##   0:18:12  Writing trace to Yosys witness file: engine_0/trace991.yw
SBY 18:30:18 [stride_detector_cover] engine_0.trace991: Generating simulation trace for witness file: engine_0/trace991.yw
SBY 18:30:19 [stride_detector_cover] engine_0: ##   0:18:12  Checking cover reachability in step 0..
SBY 18:30:19 [stride_detector_cover] engine_0.trace658: finished (returncode=0)
SBY 18:30:19 [stride_detector_cover] engine_0: ##   0:18:13  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1003 in step 0.
SBY 18:30:19 [stride_detector_cover] engine_0: ##   0:18:13  Writing trace to Verilog testbench: engine_0/trace992_tb.v
SBY 18:30:19 [stride_detector_cover] engine_0: ##   0:18:13  Writing trace to constraints file: engine_0/trace992.smtc
SBY 18:30:20 [stride_detector_cover] engine_0: ##   0:18:13  Writing trace to Yosys witness file: engine_0/trace992.yw
SBY 18:30:20 [stride_detector_cover] engine_0.trace992: Generating simulation trace for witness file: engine_0/trace992.yw
SBY 18:30:20 [stride_detector_cover] engine_0: ##   0:18:13  Checking cover reachability in step 0..
SBY 18:30:20 [stride_detector_cover] engine_0.trace659: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:20 [stride_detector_cover] engine_0.trace659: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:20 [stride_detector_cover] engine_0.trace659: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:20 [stride_detector_cover] engine_0.trace659: This license was issued to John P Wickerson.
SBY 18:30:20 [stride_detector_cover] engine_0.trace659: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:20 [stride_detector_cover] engine_0.trace665: starting process "cd stride_detector_cover/engine_0; yosys -ql trace665.log trace665.ys"
SBY 18:30:20 [stride_detector_cover] engine_0.trace659: finished (returncode=0)
SBY 18:30:21 [stride_detector_cover] engine_0: ##   0:18:14  Reached cover statement at stride_values.stride_values_2.stride_2_seen_969 in step 0.
SBY 18:30:21 [stride_detector_cover] engine_0: ##   0:18:14  Writing trace to Verilog testbench: engine_0/trace993_tb.v
SBY 18:30:21 [stride_detector_cover] engine_0: ##   0:18:15  Writing trace to constraints file: engine_0/trace993.smtc
SBY 18:30:21 [stride_detector_cover] engine_0: ##   0:18:15  Writing trace to Yosys witness file: engine_0/trace993.yw
SBY 18:30:21 [stride_detector_cover] engine_0.trace666: starting process "cd stride_detector_cover/engine_0; yosys -ql trace666.log trace666.ys"
SBY 18:30:21 [stride_detector_cover] engine_0.trace993: Generating simulation trace for witness file: engine_0/trace993.yw
SBY 18:30:21 [stride_detector_cover] engine_0: ##   0:18:15  Checking cover reachability in step 0..
SBY 18:30:21 [stride_detector_cover] engine_0: ##   0:18:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_937 in step 0.
SBY 18:30:22 [stride_detector_cover] engine_0: ##   0:18:15  Writing trace to Verilog testbench: engine_0/trace994_tb.v
SBY 18:30:22 [stride_detector_cover] engine_0: ##   0:18:16  Writing trace to constraints file: engine_0/trace994.smtc
SBY 18:30:22 [stride_detector_cover] engine_0: ##   0:18:16  Writing trace to Yosys witness file: engine_0/trace994.yw
SBY 18:30:22 [stride_detector_cover] engine_0.trace994: Generating simulation trace for witness file: engine_0/trace994.yw
SBY 18:30:22 [stride_detector_cover] engine_0: ##   0:18:16  Checking cover reachability in step 0..
SBY 18:30:22 [stride_detector_cover] engine_0.trace660: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:22 [stride_detector_cover] engine_0.trace660: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:22 [stride_detector_cover] engine_0.trace660: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:22 [stride_detector_cover] engine_0.trace660: This license was issued to John P Wickerson.
SBY 18:30:23 [stride_detector_cover] engine_0.trace660: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:23 [stride_detector_cover] engine_0: ##   0:18:16  Reached cover statement at stride_values.stride_values_2.stride_2_seen_905 in step 0.
SBY 18:30:23 [stride_detector_cover] engine_0: ##   0:18:16  Writing trace to Verilog testbench: engine_0/trace995_tb.v
SBY 18:30:23 [stride_detector_cover] engine_0: ##   0:18:17  Writing trace to constraints file: engine_0/trace995.smtc
SBY 18:30:23 [stride_detector_cover] engine_0: ##   0:18:17  Writing trace to Yosys witness file: engine_0/trace995.yw
SBY 18:30:23 [stride_detector_cover] engine_0.trace995: Generating simulation trace for witness file: engine_0/trace995.yw
SBY 18:30:23 [stride_detector_cover] engine_0: ##   0:18:17  Checking cover reachability in step 0..
SBY 18:30:24 [stride_detector_cover] engine_0.trace661: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:24 [stride_detector_cover] engine_0.trace661: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:24 [stride_detector_cover] engine_0.trace661: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:24 [stride_detector_cover] engine_0.trace661: This license was issued to John P Wickerson.
SBY 18:30:24 [stride_detector_cover] engine_0.trace661: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:24 [stride_detector_cover] engine_0.trace660: finished (returncode=0)
SBY 18:30:24 [stride_detector_cover] engine_0: ##   0:18:18  Reached cover statement at stride_values.stride_values_2.stride_2_seen_873 in step 0.
SBY 18:30:24 [stride_detector_cover] engine_0: ##   0:18:18  Writing trace to Verilog testbench: engine_0/trace996_tb.v
SBY 18:30:24 [stride_detector_cover] engine_0: ##   0:18:18  Writing trace to constraints file: engine_0/trace996.smtc
SBY 18:30:24 [stride_detector_cover] engine_0: ##   0:18:18  Writing trace to Yosys witness file: engine_0/trace996.yw
SBY 18:30:24 [stride_detector_cover] engine_0.trace996: Generating simulation trace for witness file: engine_0/trace996.yw
SBY 18:30:24 [stride_detector_cover] engine_0: ##   0:18:18  Checking cover reachability in step 0..
SBY 18:30:24 [stride_detector_cover] engine_0.trace662: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:24 [stride_detector_cover] engine_0.trace662: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:24 [stride_detector_cover] engine_0.trace662: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:24 [stride_detector_cover] engine_0.trace662: This license was issued to John P Wickerson.
SBY 18:30:25 [stride_detector_cover] engine_0.trace662: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:25 [stride_detector_cover] engine_0.trace667: starting process "cd stride_detector_cover/engine_0; yosys -ql trace667.log trace667.ys"
SBY 18:30:25 [stride_detector_cover] engine_0.trace661: finished (returncode=0)
SBY 18:30:25 [stride_detector_cover] engine_0.trace663: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:25 [stride_detector_cover] engine_0.trace663: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:25 [stride_detector_cover] engine_0.trace663: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:25 [stride_detector_cover] engine_0.trace663: This license was issued to John P Wickerson.
SBY 18:30:25 [stride_detector_cover] engine_0.trace663: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:25 [stride_detector_cover] engine_0: ##   0:18:19  Reached cover statement at stride_values.stride_values_2.stride_2_seen_841 in step 0.
SBY 18:30:25 [stride_detector_cover] engine_0: ##   0:18:19  Writing trace to Verilog testbench: engine_0/trace997_tb.v
SBY 18:30:25 [stride_detector_cover] engine_0: ##   0:18:19  Writing trace to constraints file: engine_0/trace997.smtc
SBY 18:30:25 [stride_detector_cover] engine_0.trace664: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:25 [stride_detector_cover] engine_0.trace664: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:25 [stride_detector_cover] engine_0.trace664: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:25 [stride_detector_cover] engine_0.trace664: This license was issued to John P Wickerson.
SBY 18:30:25 [stride_detector_cover] engine_0.trace664: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:25 [stride_detector_cover] engine_0.trace668: starting process "cd stride_detector_cover/engine_0; yosys -ql trace668.log trace668.ys"
SBY 18:30:26 [stride_detector_cover] engine_0: ##   0:18:19  Writing trace to Yosys witness file: engine_0/trace997.yw
SBY 18:30:26 [stride_detector_cover] engine_0.trace997: Generating simulation trace for witness file: engine_0/trace997.yw
SBY 18:30:26 [stride_detector_cover] engine_0: ##   0:18:20  Checking cover reachability in step 0..
SBY 18:30:26 [stride_detector_cover] engine_0.trace662: finished (returncode=0)
SBY 18:30:26 [stride_detector_cover] engine_0.trace669: starting process "cd stride_detector_cover/engine_0; yosys -ql trace669.log trace669.ys"
SBY 18:30:26 [stride_detector_cover] engine_0: ##   0:18:20  Reached cover statement at stride_values.stride_values_2.stride_2_seen_809 in step 0.
SBY 18:30:26 [stride_detector_cover] engine_0: ##   0:18:20  Writing trace to Verilog testbench: engine_0/trace998_tb.v
SBY 18:30:26 [stride_detector_cover] engine_0: ##   0:18:20  Writing trace to constraints file: engine_0/trace998.smtc
SBY 18:30:26 [stride_detector_cover] engine_0.trace663: finished (returncode=0)
SBY 18:30:26 [stride_detector_cover] engine_0: ##   0:18:20  Writing trace to Yosys witness file: engine_0/trace998.yw
SBY 18:30:26 [stride_detector_cover] engine_0.trace998: Generating simulation trace for witness file: engine_0/trace998.yw
SBY 18:30:27 [stride_detector_cover] engine_0: ##   0:18:20  Checking cover reachability in step 0..
SBY 18:30:27 [stride_detector_cover] engine_0.trace664: finished (returncode=0)
SBY 18:30:27 [stride_detector_cover] engine_0.trace670: starting process "cd stride_detector_cover/engine_0; yosys -ql trace670.log trace670.ys"
SBY 18:30:27 [stride_detector_cover] engine_0: ##   0:18:21  Reached cover statement at stride_values.stride_values_2.stride_2_seen_777 in step 0.
SBY 18:30:27 [stride_detector_cover] engine_0: ##   0:18:21  Writing trace to Verilog testbench: engine_0/trace999_tb.v
SBY 18:30:27 [stride_detector_cover] engine_0: ##   0:18:21  Writing trace to constraints file: engine_0/trace999.smtc
SBY 18:30:27 [stride_detector_cover] engine_0: ##   0:18:21  Writing trace to Yosys witness file: engine_0/trace999.yw
SBY 18:30:27 [stride_detector_cover] engine_0.trace671: starting process "cd stride_detector_cover/engine_0; yosys -ql trace671.log trace671.ys"
SBY 18:30:27 [stride_detector_cover] engine_0.trace999: Generating simulation trace for witness file: engine_0/trace999.yw
SBY 18:30:28 [stride_detector_cover] engine_0: ##   0:18:21  Checking cover reachability in step 0..
SBY 18:30:28 [stride_detector_cover] engine_0: ##   0:18:22  Reached cover statement at stride_values.stride_values_2.stride_2_seen_745 in step 0.
SBY 18:30:28 [stride_detector_cover] engine_0: ##   0:18:22  Writing trace to Verilog testbench: engine_0/trace1000_tb.v
SBY 18:30:28 [stride_detector_cover] engine_0: ##   0:18:22  Writing trace to constraints file: engine_0/trace1000.smtc
SBY 18:30:28 [stride_detector_cover] engine_0: ##   0:18:22  Writing trace to Yosys witness file: engine_0/trace1000.yw
SBY 18:30:28 [stride_detector_cover] engine_0.trace1000: Generating simulation trace for witness file: engine_0/trace1000.yw
SBY 18:30:28 [stride_detector_cover] engine_0: ##   0:18:22  Checking cover reachability in step 0..
SBY 18:30:28 [stride_detector_cover] engine_0.trace665: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:28 [stride_detector_cover] engine_0.trace665: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:28 [stride_detector_cover] engine_0.trace665: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:28 [stride_detector_cover] engine_0.trace665: This license was issued to John P Wickerson.
SBY 18:30:28 [stride_detector_cover] engine_0.trace665: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:29 [stride_detector_cover] engine_0: ##   0:18:23  Reached cover statement at stride_values.stride_values_2.stride_2_seen_73 in step 0.
SBY 18:30:29 [stride_detector_cover] engine_0: ##   0:18:23  Writing trace to Verilog testbench: engine_0/trace1001_tb.v
SBY 18:30:29 [stride_detector_cover] engine_0: ##   0:18:23  Writing trace to constraints file: engine_0/trace1001.smtc
SBY 18:30:29 [stride_detector_cover] engine_0: ##   0:18:23  Writing trace to Yosys witness file: engine_0/trace1001.yw
SBY 18:30:29 [stride_detector_cover] engine_0.trace1001: Generating simulation trace for witness file: engine_0/trace1001.yw
SBY 18:30:29 [stride_detector_cover] engine_0: ##   0:18:23  Checking cover reachability in step 0..
SBY 18:30:29 [stride_detector_cover] engine_0.trace666: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:29 [stride_detector_cover] engine_0.trace666: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:29 [stride_detector_cover] engine_0.trace666: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:29 [stride_detector_cover] engine_0.trace666: This license was issued to John P Wickerson.
SBY 18:30:29 [stride_detector_cover] engine_0.trace666: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:30 [stride_detector_cover] engine_0: ##   0:18:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_713 in step 0.
SBY 18:30:30 [stride_detector_cover] engine_0: ##   0:18:24  Writing trace to Verilog testbench: engine_0/trace1002_tb.v
SBY 18:30:30 [stride_detector_cover] engine_0: ##   0:18:24  Writing trace to constraints file: engine_0/trace1002.smtc
SBY 18:30:30 [stride_detector_cover] engine_0.trace665: finished (returncode=0)
SBY 18:30:30 [stride_detector_cover] engine_0: ##   0:18:24  Writing trace to Yosys witness file: engine_0/trace1002.yw
SBY 18:30:30 [stride_detector_cover] engine_0.trace672: starting process "cd stride_detector_cover/engine_0; yosys -ql trace672.log trace672.ys"
SBY 18:30:30 [stride_detector_cover] engine_0.trace1002: Generating simulation trace for witness file: engine_0/trace1002.yw
SBY 18:30:30 [stride_detector_cover] engine_0: ##   0:18:24  Checking cover reachability in step 0..
SBY 18:30:30 [stride_detector_cover] engine_0.trace666: finished (returncode=0)
SBY 18:30:31 [stride_detector_cover] engine_0: ##   0:18:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_681 in step 0.
SBY 18:30:31 [stride_detector_cover] engine_0: ##   0:18:24  Writing trace to Verilog testbench: engine_0/trace1003_tb.v
SBY 18:30:31 [stride_detector_cover] engine_0: ##   0:18:25  Writing trace to constraints file: engine_0/trace1003.smtc
SBY 18:30:31 [stride_detector_cover] engine_0: ##   0:18:25  Writing trace to Yosys witness file: engine_0/trace1003.yw
SBY 18:30:31 [stride_detector_cover] engine_0.trace673: starting process "cd stride_detector_cover/engine_0; yosys -ql trace673.log trace673.ys"
SBY 18:30:31 [stride_detector_cover] engine_0.trace1003: Generating simulation trace for witness file: engine_0/trace1003.yw
SBY 18:30:31 [stride_detector_cover] engine_0: ##   0:18:25  Checking cover reachability in step 0..
SBY 18:30:31 [stride_detector_cover] engine_0: ##   0:18:25  Reached cover statement at stride_values.stride_values_2.stride_2_seen_649 in step 0.
SBY 18:30:31 [stride_detector_cover] engine_0: ##   0:18:25  Writing trace to Verilog testbench: engine_0/trace1004_tb.v
SBY 18:30:32 [stride_detector_cover] engine_0: ##   0:18:25  Writing trace to constraints file: engine_0/trace1004.smtc
SBY 18:30:32 [stride_detector_cover] engine_0: ##   0:18:26  Writing trace to Yosys witness file: engine_0/trace1004.yw
SBY 18:30:32 [stride_detector_cover] engine_0.trace1004: Generating simulation trace for witness file: engine_0/trace1004.yw
SBY 18:30:32 [stride_detector_cover] engine_0: ##   0:18:26  Checking cover reachability in step 0..
SBY 18:30:32 [stride_detector_cover] engine_0: ##   0:18:26  Reached cover statement at stride_values.stride_values_2.stride_2_seen_617 in step 0.
SBY 18:30:32 [stride_detector_cover] engine_0: ##   0:18:26  Writing trace to Verilog testbench: engine_0/trace1005_tb.v
SBY 18:30:32 [stride_detector_cover] engine_0: ##   0:18:26  Writing trace to constraints file: engine_0/trace1005.smtc
SBY 18:30:32 [stride_detector_cover] engine_0.trace667: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:32 [stride_detector_cover] engine_0.trace667: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:32 [stride_detector_cover] engine_0.trace667: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:32 [stride_detector_cover] engine_0.trace667: This license was issued to John P Wickerson.
SBY 18:30:32 [stride_detector_cover] engine_0.trace667: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:33 [stride_detector_cover] engine_0: ##   0:18:26  Writing trace to Yosys witness file: engine_0/trace1005.yw
SBY 18:30:33 [stride_detector_cover] engine_0.trace1005: Generating simulation trace for witness file: engine_0/trace1005.yw
SBY 18:30:33 [stride_detector_cover] engine_0: ##   0:18:27  Checking cover reachability in step 0..
SBY 18:30:33 [stride_detector_cover] engine_0.trace668: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:33 [stride_detector_cover] engine_0.trace668: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:33 [stride_detector_cover] engine_0.trace668: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:33 [stride_detector_cover] engine_0.trace668: This license was issued to John P Wickerson.
SBY 18:30:33 [stride_detector_cover] engine_0.trace668: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:33 [stride_detector_cover] engine_0.trace667: finished (returncode=0)
SBY 18:30:34 [stride_detector_cover] engine_0: ##   0:18:27  Reached cover statement at stride_values.stride_values_2.stride_2_seen_585 in step 0.
SBY 18:30:34 [stride_detector_cover] engine_0: ##   0:18:27  Writing trace to Verilog testbench: engine_0/trace1006_tb.v
SBY 18:30:34 [stride_detector_cover] engine_0: ##   0:18:28  Writing trace to constraints file: engine_0/trace1006.smtc
SBY 18:30:34 [stride_detector_cover] engine_0: ##   0:18:28  Writing trace to Yosys witness file: engine_0/trace1006.yw
SBY 18:30:34 [stride_detector_cover] engine_0.trace674: starting process "cd stride_detector_cover/engine_0; yosys -ql trace674.log trace674.ys"
SBY 18:30:34 [stride_detector_cover] engine_0.trace669: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:34 [stride_detector_cover] engine_0.trace669: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:34 [stride_detector_cover] engine_0.trace669: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:34 [stride_detector_cover] engine_0.trace669: This license was issued to John P Wickerson.
SBY 18:30:34 [stride_detector_cover] engine_0.trace669: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:34 [stride_detector_cover] engine_0.trace1006: Generating simulation trace for witness file: engine_0/trace1006.yw
SBY 18:30:34 [stride_detector_cover] engine_0: ##   0:18:28  Checking cover reachability in step 0..
SBY 18:30:34 [stride_detector_cover] engine_0.trace668: finished (returncode=0)
SBY 18:30:34 [stride_detector_cover] engine_0.trace675: starting process "cd stride_detector_cover/engine_0; yosys -ql trace675.log trace675.ys"
SBY 18:30:35 [stride_detector_cover] engine_0: ##   0:18:29  Reached cover statement at stride_values.stride_values_2.stride_2_seen_553 in step 0.
SBY 18:30:35 [stride_detector_cover] engine_0: ##   0:18:29  Writing trace to Verilog testbench: engine_0/trace1007_tb.v
SBY 18:30:35 [stride_detector_cover] engine_0: ##   0:18:29  Writing trace to constraints file: engine_0/trace1007.smtc
SBY 18:30:35 [stride_detector_cover] engine_0.trace670: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:35 [stride_detector_cover] engine_0.trace670: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:35 [stride_detector_cover] engine_0.trace670: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:35 [stride_detector_cover] engine_0.trace670: This license was issued to John P Wickerson.
SBY 18:30:35 [stride_detector_cover] engine_0.trace670: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:35 [stride_detector_cover] engine_0: ##   0:18:29  Writing trace to Yosys witness file: engine_0/trace1007.yw
SBY 18:30:35 [stride_detector_cover] engine_0.trace1007: Generating simulation trace for witness file: engine_0/trace1007.yw
SBY 18:30:35 [stride_detector_cover] engine_0: ##   0:18:29  Checking cover reachability in step 0..
SBY 18:30:35 [stride_detector_cover] engine_0.trace669: finished (returncode=0)
SBY 18:30:36 [stride_detector_cover] engine_0.trace671: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:36 [stride_detector_cover] engine_0.trace671: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:36 [stride_detector_cover] engine_0.trace671: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:36 [stride_detector_cover] engine_0.trace671: This license was issued to John P Wickerson.
SBY 18:30:36 [stride_detector_cover] engine_0.trace671: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:36 [stride_detector_cover] engine_0.trace676: starting process "cd stride_detector_cover/engine_0; yosys -ql trace676.log trace676.ys"
SBY 18:30:36 [stride_detector_cover] engine_0: ##   0:18:30  Reached cover statement at stride_values.stride_values_2.stride_2_seen_521 in step 0.
SBY 18:30:36 [stride_detector_cover] engine_0: ##   0:18:30  Writing trace to Verilog testbench: engine_0/trace1008_tb.v
SBY 18:30:36 [stride_detector_cover] engine_0: ##   0:18:30  Writing trace to constraints file: engine_0/trace1008.smtc
SBY 18:30:36 [stride_detector_cover] engine_0: ##   0:18:30  Writing trace to Yosys witness file: engine_0/trace1008.yw
SBY 18:30:36 [stride_detector_cover] engine_0.trace1008: Generating simulation trace for witness file: engine_0/trace1008.yw
SBY 18:30:36 [stride_detector_cover] engine_0: ##   0:18:30  Checking cover reachability in step 0..
SBY 18:30:36 [stride_detector_cover] engine_0.trace670: finished (returncode=0)
SBY 18:30:37 [stride_detector_cover] engine_0.trace677: starting process "cd stride_detector_cover/engine_0; yosys -ql trace677.log trace677.ys"
SBY 18:30:37 [stride_detector_cover] engine_0.trace671: finished (returncode=0)
SBY 18:30:37 [stride_detector_cover] engine_0.trace678: starting process "cd stride_detector_cover/engine_0; yosys -ql trace678.log trace678.ys"
SBY 18:30:38 [stride_detector_cover] engine_0: ##   0:18:31  Reached cover statement at stride_values.stride_values_2.stride_2_seen_489 in step 0.
SBY 18:30:38 [stride_detector_cover] engine_0: ##   0:18:31  Writing trace to Verilog testbench: engine_0/trace1009_tb.v
SBY 18:30:38 [stride_detector_cover] engine_0: ##   0:18:31  Writing trace to constraints file: engine_0/trace1009.smtc
SBY 18:30:38 [stride_detector_cover] engine_0: ##   0:18:32  Writing trace to Yosys witness file: engine_0/trace1009.yw
SBY 18:30:38 [stride_detector_cover] engine_0.trace1009: Generating simulation trace for witness file: engine_0/trace1009.yw
SBY 18:30:38 [stride_detector_cover] engine_0: ##   0:18:32  Checking cover reachability in step 0..
SBY 18:30:38 [stride_detector_cover] engine_0.trace672: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:39 [stride_detector_cover] engine_0.trace672: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:39 [stride_detector_cover] engine_0.trace672: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:39 [stride_detector_cover] engine_0.trace672: This license was issued to John P Wickerson.
SBY 18:30:39 [stride_detector_cover] engine_0.trace672: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:39 [stride_detector_cover] engine_0: ##   0:18:33  Reached cover statement at stride_values.stride_values_2.stride_2_seen_457 in step 0.
SBY 18:30:39 [stride_detector_cover] engine_0: ##   0:18:33  Writing trace to Verilog testbench: engine_0/trace1010_tb.v
SBY 18:30:39 [stride_detector_cover] engine_0: ##   0:18:33  Writing trace to constraints file: engine_0/trace1010.smtc
SBY 18:30:39 [stride_detector_cover] engine_0: ##   0:18:33  Writing trace to Yosys witness file: engine_0/trace1010.yw
SBY 18:30:39 [stride_detector_cover] engine_0.trace1010: Generating simulation trace for witness file: engine_0/trace1010.yw
SBY 18:30:39 [stride_detector_cover] engine_0: ##   0:18:33  Checking cover reachability in step 0..
SBY 18:30:40 [stride_detector_cover] engine_0.trace673: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:40 [stride_detector_cover] engine_0.trace673: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:40 [stride_detector_cover] engine_0.trace673: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:40 [stride_detector_cover] engine_0.trace673: This license was issued to John P Wickerson.
SBY 18:30:40 [stride_detector_cover] engine_0.trace673: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:40 [stride_detector_cover] engine_0: ##   0:18:34  Reached cover statement at stride_values.stride_values_2.stride_2_seen_425 in step 0.
SBY 18:30:40 [stride_detector_cover] engine_0: ##   0:18:34  Writing trace to Verilog testbench: engine_0/trace1011_tb.v
SBY 18:30:40 [stride_detector_cover] engine_0: ##   0:18:34  Writing trace to constraints file: engine_0/trace1011.smtc
SBY 18:30:40 [stride_detector_cover] engine_0: ##   0:18:34  Writing trace to Yosys witness file: engine_0/trace1011.yw
SBY 18:30:40 [stride_detector_cover] engine_0.trace672: finished (returncode=0)
SBY 18:30:41 [stride_detector_cover] engine_0.trace1011: Generating simulation trace for witness file: engine_0/trace1011.yw
SBY 18:30:41 [stride_detector_cover] engine_0: ##   0:18:34  Checking cover reachability in step 0..
SBY 18:30:41 [stride_detector_cover] engine_0.trace679: starting process "cd stride_detector_cover/engine_0; yosys -ql trace679.log trace679.ys"
SBY 18:30:41 [stride_detector_cover] engine_0: ##   0:18:35  Reached cover statement at stride_values.stride_values_2.stride_2_seen_41 in step 0.
SBY 18:30:41 [stride_detector_cover] engine_0: ##   0:18:35  Writing trace to Verilog testbench: engine_0/trace1012_tb.v
SBY 18:30:41 [stride_detector_cover] engine_0: ##   0:18:35  Writing trace to constraints file: engine_0/trace1012.smtc
SBY 18:30:41 [stride_detector_cover] engine_0: ##   0:18:35  Writing trace to Yosys witness file: engine_0/trace1012.yw
SBY 18:30:41 [stride_detector_cover] engine_0.trace673: finished (returncode=0)
SBY 18:30:42 [stride_detector_cover] engine_0.trace1012: Generating simulation trace for witness file: engine_0/trace1012.yw
SBY 18:30:42 [stride_detector_cover] engine_0: ##   0:18:35  Checking cover reachability in step 0..
SBY 18:30:42 [stride_detector_cover] engine_0.trace680: starting process "cd stride_detector_cover/engine_0; yosys -ql trace680.log trace680.ys"
SBY 18:30:42 [stride_detector_cover] engine_0: ##   0:18:36  Reached cover statement at stride_values.stride_values_2.stride_2_seen_393 in step 0.
SBY 18:30:42 [stride_detector_cover] engine_0: ##   0:18:36  Writing trace to Verilog testbench: engine_0/trace1013_tb.v
SBY 18:30:42 [stride_detector_cover] engine_0: ##   0:18:36  Writing trace to constraints file: engine_0/trace1013.smtc
SBY 18:30:43 [stride_detector_cover] engine_0: ##   0:18:36  Writing trace to Yosys witness file: engine_0/trace1013.yw
SBY 18:30:43 [stride_detector_cover] engine_0.trace1013: Generating simulation trace for witness file: engine_0/trace1013.yw
SBY 18:30:43 [stride_detector_cover] engine_0: ##   0:18:37  Checking cover reachability in step 0..
SBY 18:30:43 [stride_detector_cover] engine_0.trace674: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:43 [stride_detector_cover] engine_0.trace674: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:43 [stride_detector_cover] engine_0.trace674: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:43 [stride_detector_cover] engine_0.trace674: This license was issued to John P Wickerson.
SBY 18:30:43 [stride_detector_cover] engine_0.trace674: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:43 [stride_detector_cover] engine_0: ##   0:18:37  Reached cover statement at stride_values.stride_values_2.stride_2_seen_361 in step 0.
SBY 18:30:43 [stride_detector_cover] engine_0: ##   0:18:37  Writing trace to Verilog testbench: engine_0/trace1014_tb.v
SBY 18:30:43 [stride_detector_cover] engine_0: ##   0:18:37  Writing trace to constraints file: engine_0/trace1014.smtc
SBY 18:30:44 [stride_detector_cover] engine_0: ##   0:18:38  Writing trace to Yosys witness file: engine_0/trace1014.yw
SBY 18:30:44 [stride_detector_cover] engine_0.trace1014: Generating simulation trace for witness file: engine_0/trace1014.yw
SBY 18:30:44 [stride_detector_cover] engine_0: ##   0:18:38  Checking cover reachability in step 0..
SBY 18:30:44 [stride_detector_cover] engine_0.trace675: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:44 [stride_detector_cover] engine_0.trace675: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:44 [stride_detector_cover] engine_0.trace675: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:44 [stride_detector_cover] engine_0.trace675: This license was issued to John P Wickerson.
SBY 18:30:44 [stride_detector_cover] engine_0.trace675: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:44 [stride_detector_cover] engine_0: ##   0:18:38  Reached cover statement at stride_values.stride_values_2.stride_2_seen_329 in step 0.
SBY 18:30:44 [stride_detector_cover] engine_0: ##   0:18:38  Writing trace to Verilog testbench: engine_0/trace1015_tb.v
SBY 18:30:44 [stride_detector_cover] engine_0: ##   0:18:38  Writing trace to constraints file: engine_0/trace1015.smtc
SBY 18:30:45 [stride_detector_cover] engine_0: ##   0:18:38  Writing trace to Yosys witness file: engine_0/trace1015.yw
SBY 18:30:45 [stride_detector_cover] engine_0.trace674: finished (returncode=0)
SBY 18:30:45 [stride_detector_cover] engine_0.trace1015: Generating simulation trace for witness file: engine_0/trace1015.yw
SBY 18:30:45 [stride_detector_cover] engine_0: ##   0:18:39  Checking cover reachability in step 0..
SBY 18:30:45 [stride_detector_cover] engine_0.trace681: starting process "cd stride_detector_cover/engine_0; yosys -ql trace681.log trace681.ys"
SBY 18:30:45 [stride_detector_cover] engine_0: ##   0:18:39  Reached cover statement at stride_values.stride_values_2.stride_2_seen_297 in step 0.
SBY 18:30:45 [stride_detector_cover] engine_0: ##   0:18:39  Writing trace to Verilog testbench: engine_0/trace1016_tb.v
SBY 18:30:45 [stride_detector_cover] engine_0: ##   0:18:39  Writing trace to constraints file: engine_0/trace1016.smtc
SBY 18:30:45 [stride_detector_cover] engine_0.trace675: finished (returncode=0)
SBY 18:30:46 [stride_detector_cover] engine_0: ##   0:18:39  Writing trace to Yosys witness file: engine_0/trace1016.yw
SBY 18:30:46 [stride_detector_cover] engine_0.trace676: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:46 [stride_detector_cover] engine_0.trace676: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:46 [stride_detector_cover] engine_0.trace676: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:46 [stride_detector_cover] engine_0.trace676: This license was issued to John P Wickerson.
SBY 18:30:46 [stride_detector_cover] engine_0.trace676: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:46 [stride_detector_cover] engine_0.trace682: starting process "cd stride_detector_cover/engine_0; yosys -ql trace682.log trace682.ys"
SBY 18:30:46 [stride_detector_cover] engine_0.trace1016: Generating simulation trace for witness file: engine_0/trace1016.yw
SBY 18:30:46 [stride_detector_cover] engine_0: ##   0:18:40  Checking cover reachability in step 0..
SBY 18:30:46 [stride_detector_cover] engine_0.trace677: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:46 [stride_detector_cover] engine_0.trace677: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:46 [stride_detector_cover] engine_0.trace677: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:46 [stride_detector_cover] engine_0.trace677: This license was issued to John P Wickerson.
SBY 18:30:46 [stride_detector_cover] engine_0.trace677: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:46 [stride_detector_cover] engine_0: ##   0:18:40  Reached cover statement at stride_values.stride_values_2.stride_2_seen_265 in step 0.
SBY 18:30:46 [stride_detector_cover] engine_0: ##   0:18:40  Writing trace to Verilog testbench: engine_0/trace1017_tb.v
SBY 18:30:46 [stride_detector_cover] engine_0: ##   0:18:40  Writing trace to constraints file: engine_0/trace1017.smtc
SBY 18:30:47 [stride_detector_cover] engine_0.trace678: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:47 [stride_detector_cover] engine_0.trace678: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:47 [stride_detector_cover] engine_0.trace678: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:47 [stride_detector_cover] engine_0.trace678: This license was issued to John P Wickerson.
SBY 18:30:47 [stride_detector_cover] engine_0.trace678: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:47 [stride_detector_cover] engine_0: ##   0:18:41  Writing trace to Yosys witness file: engine_0/trace1017.yw
SBY 18:30:47 [stride_detector_cover] engine_0.trace1017: Generating simulation trace for witness file: engine_0/trace1017.yw
SBY 18:30:47 [stride_detector_cover] engine_0: ##   0:18:41  Checking cover reachability in step 0..
SBY 18:30:47 [stride_detector_cover] engine_0.trace676: finished (returncode=0)
SBY 18:30:47 [stride_detector_cover] engine_0.trace683: starting process "cd stride_detector_cover/engine_0; yosys -ql trace683.log trace683.ys"
SBY 18:30:47 [stride_detector_cover] engine_0.trace677: finished (returncode=0)
SBY 18:30:48 [stride_detector_cover] engine_0: ##   0:18:41  Reached cover statement at stride_values.stride_values_2.stride_2_seen_233 in step 0.
SBY 18:30:48 [stride_detector_cover] engine_0: ##   0:18:41  Writing trace to Verilog testbench: engine_0/trace1018_tb.v
SBY 18:30:48 [stride_detector_cover] engine_0: ##   0:18:42  Writing trace to constraints file: engine_0/trace1018.smtc
SBY 18:30:48 [stride_detector_cover] engine_0: ##   0:18:42  Writing trace to Yosys witness file: engine_0/trace1018.yw
SBY 18:30:48 [stride_detector_cover] engine_0.trace678: finished (returncode=0)
SBY 18:30:48 [stride_detector_cover] engine_0.trace684: starting process "cd stride_detector_cover/engine_0; yosys -ql trace684.log trace684.ys"
SBY 18:30:48 [stride_detector_cover] engine_0.trace1018: Generating simulation trace for witness file: engine_0/trace1018.yw
SBY 18:30:48 [stride_detector_cover] engine_0: ##   0:18:42  Checking cover reachability in step 0..
SBY 18:30:48 [stride_detector_cover] engine_0.trace685: starting process "cd stride_detector_cover/engine_0; yosys -ql trace685.log trace685.ys"
SBY 18:30:49 [stride_detector_cover] engine_0: ##   0:18:42  Reached cover statement at stride_values.stride_values_2.stride_2_seen_201 in step 0.
SBY 18:30:49 [stride_detector_cover] engine_0: ##   0:18:42  Writing trace to Verilog testbench: engine_0/trace1019_tb.v
SBY 18:30:49 [stride_detector_cover] engine_0: ##   0:18:43  Writing trace to constraints file: engine_0/trace1019.smtc
SBY 18:30:49 [stride_detector_cover] engine_0: ##   0:18:43  Writing trace to Yosys witness file: engine_0/trace1019.yw
SBY 18:30:49 [stride_detector_cover] engine_0.trace1019: Generating simulation trace for witness file: engine_0/trace1019.yw
SBY 18:30:49 [stride_detector_cover] engine_0: ##   0:18:43  Checking cover reachability in step 0..
SBY 18:30:50 [stride_detector_cover] engine_0.trace679: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:50 [stride_detector_cover] engine_0.trace679: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:50 [stride_detector_cover] engine_0.trace679: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:50 [stride_detector_cover] engine_0.trace679: This license was issued to John P Wickerson.
SBY 18:30:50 [stride_detector_cover] engine_0.trace679: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:50 [stride_detector_cover] engine_0.trace680: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:50 [stride_detector_cover] engine_0.trace680: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:50 [stride_detector_cover] engine_0.trace680: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:50 [stride_detector_cover] engine_0.trace680: This license was issued to John P Wickerson.
SBY 18:30:50 [stride_detector_cover] engine_0.trace680: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:50 [stride_detector_cover] engine_0: ##   0:18:44  Reached cover statement at stride_values.stride_values_2.stride_2_seen_169 in step 0.
SBY 18:30:50 [stride_detector_cover] engine_0: ##   0:18:44  Writing trace to Verilog testbench: engine_0/trace1020_tb.v
SBY 18:30:50 [stride_detector_cover] engine_0: ##   0:18:44  Writing trace to constraints file: engine_0/trace1020.smtc
SBY 18:30:51 [stride_detector_cover] engine_0: ##   0:18:44  Writing trace to Yosys witness file: engine_0/trace1020.yw
SBY 18:30:51 [stride_detector_cover] engine_0.trace1020: Generating simulation trace for witness file: engine_0/trace1020.yw
SBY 18:30:51 [stride_detector_cover] engine_0: ##   0:18:45  Checking cover reachability in step 0..
SBY 18:30:51 [stride_detector_cover] engine_0.trace679: finished (returncode=0)
SBY 18:30:51 [stride_detector_cover] engine_0.trace686: starting process "cd stride_detector_cover/engine_0; yosys -ql trace686.log trace686.ys"
SBY 18:30:51 [stride_detector_cover] engine_0: ##   0:18:45  Reached cover statement at stride_values.stride_values_2.stride_2_seen_137 in step 0.
SBY 18:30:51 [stride_detector_cover] engine_0: ##   0:18:45  Writing trace to Verilog testbench: engine_0/trace1021_tb.v
SBY 18:30:51 [stride_detector_cover] engine_0: ##   0:18:45  Writing trace to constraints file: engine_0/trace1021.smtc
SBY 18:30:52 [stride_detector_cover] engine_0: ##   0:18:45  Writing trace to Yosys witness file: engine_0/trace1021.yw
SBY 18:30:52 [stride_detector_cover] engine_0.trace680: finished (returncode=0)
SBY 18:30:52 [stride_detector_cover] engine_0.trace1021: Generating simulation trace for witness file: engine_0/trace1021.yw
SBY 18:30:52 [stride_detector_cover] engine_0: ##   0:18:46  Checking cover reachability in step 0..
SBY 18:30:52 [stride_detector_cover] engine_0.trace687: starting process "cd stride_detector_cover/engine_0; yosys -ql trace687.log trace687.ys"
SBY 18:30:52 [stride_detector_cover] engine_0: ##   0:18:46  Reached cover statement at stride_values.stride_values_2.stride_2_seen_105 in step 0.
SBY 18:30:52 [stride_detector_cover] engine_0: ##   0:18:46  Writing trace to Verilog testbench: engine_0/trace1022_tb.v
SBY 18:30:52 [stride_detector_cover] engine_0: ##   0:18:46  Writing trace to constraints file: engine_0/trace1022.smtc
SBY 18:30:52 [stride_detector_cover] engine_0: ##   0:18:46  Writing trace to Yosys witness file: engine_0/trace1022.yw
SBY 18:30:53 [stride_detector_cover] engine_0.trace1022: Generating simulation trace for witness file: engine_0/trace1022.yw
SBY 18:30:53 [stride_detector_cover] engine_0: ##   0:18:47  Checking cover reachability in step 0..
SBY 18:30:53 [stride_detector_cover] engine_0: ##   0:18:47  Reached cover statement at stride_values.stride_values_2.stride_2_seen_1001 in step 0.
SBY 18:30:53 [stride_detector_cover] engine_0: ##   0:18:47  Writing trace to Verilog testbench: engine_0/trace1023_tb.v
SBY 18:30:53 [stride_detector_cover] engine_0: ##   0:18:47  Writing trace to constraints file: engine_0/trace1023.smtc
SBY 18:30:53 [stride_detector_cover] engine_0.trace681: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:53 [stride_detector_cover] engine_0.trace681: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:53 [stride_detector_cover] engine_0.trace681: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:53 [stride_detector_cover] engine_0.trace681: This license was issued to John P Wickerson.
SBY 18:30:53 [stride_detector_cover] engine_0.trace681: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:54 [stride_detector_cover] engine_0: ##   0:18:47  Writing trace to Yosys witness file: engine_0/trace1023.yw
SBY 18:30:54 [stride_detector_cover] engine_0.trace1023: Generating simulation trace for witness file: engine_0/trace1023.yw
SBY 18:30:54 [stride_detector_cover] engine_0: ##   0:18:47  Checking cover reachability in step 0..
SBY 18:30:54 [stride_detector_cover] engine_0.trace682: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:54 [stride_detector_cover] engine_0.trace682: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:54 [stride_detector_cover] engine_0.trace682: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:54 [stride_detector_cover] engine_0.trace682: This license was issued to John P Wickerson.
SBY 18:30:54 [stride_detector_cover] engine_0.trace682: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:54 [stride_detector_cover] engine_0: ##   0:18:48  Reached cover statement at stride_values.stride_values_2.stride_2_seen_993 in step 0.
SBY 18:30:54 [stride_detector_cover] engine_0: ##   0:18:48  Writing trace to Verilog testbench: engine_0/trace1024_tb.v
SBY 18:30:54 [stride_detector_cover] engine_0: ##   0:18:48  Writing trace to constraints file: engine_0/trace1024.smtc
SBY 18:30:54 [stride_detector_cover] engine_0: ##   0:18:48  Writing trace to Yosys witness file: engine_0/trace1024.yw
SBY 18:30:55 [stride_detector_cover] engine_0.trace681: finished (returncode=0)
SBY 18:30:55 [stride_detector_cover] engine_0.trace1024: Generating simulation trace for witness file: engine_0/trace1024.yw
SBY 18:30:55 [stride_detector_cover] engine_0: ##   0:18:49  Checking cover reachability in step 0..
SBY 18:30:55 [stride_detector_cover] engine_0.trace688: starting process "cd stride_detector_cover/engine_0; yosys -ql trace688.log trace688.ys"
SBY 18:30:55 [stride_detector_cover] engine_0.trace682: finished (returncode=0)
SBY 18:30:55 [stride_detector_cover] engine_0.trace689: starting process "cd stride_detector_cover/engine_0; yosys -ql trace689.log trace689.ys"
SBY 18:30:55 [stride_detector_cover] engine_0.trace683: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:55 [stride_detector_cover] engine_0.trace683: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:56 [stride_detector_cover] engine_0.trace683: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:56 [stride_detector_cover] engine_0.trace683: This license was issued to John P Wickerson.
SBY 18:30:56 [stride_detector_cover] engine_0.trace683: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:56 [stride_detector_cover] engine_0: ##   0:18:50  Reached cover statement at stride_values.stride_values_2.stride_2_seen_97 in step 0.
SBY 18:30:56 [stride_detector_cover] engine_0: ##   0:18:50  Writing trace to Verilog testbench: engine_0/trace1025_tb.v
SBY 18:30:56 [stride_detector_cover] engine_0: ##   0:18:50  Writing trace to constraints file: engine_0/trace1025.smtc
SBY 18:30:56 [stride_detector_cover] engine_0: ##   0:18:50  Writing trace to Yosys witness file: engine_0/trace1025.yw
SBY 18:30:56 [stride_detector_cover] engine_0.trace1025: Generating simulation trace for witness file: engine_0/trace1025.yw
SBY 18:30:56 [stride_detector_cover] engine_0: ##   0:18:50  Checking cover reachability in step 0..
SBY 18:30:57 [stride_detector_cover] engine_0.trace684: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:57 [stride_detector_cover] engine_0.trace684: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:57 [stride_detector_cover] engine_0.trace684: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:57 [stride_detector_cover] engine_0.trace684: This license was issued to John P Wickerson.
SBY 18:30:57 [stride_detector_cover] engine_0.trace684: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:57 [stride_detector_cover] engine_0.trace685: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:30:57 [stride_detector_cover] engine_0.trace685: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:30:57 [stride_detector_cover] engine_0.trace685: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:30:57 [stride_detector_cover] engine_0.trace685: This license was issued to John P Wickerson.
SBY 18:30:57 [stride_detector_cover] engine_0.trace685: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:30:57 [stride_detector_cover] engine_0: ##   0:18:51  Reached cover statement at stride_values.stride_values_2.stride_2_seen_961 in step 0.
SBY 18:30:57 [stride_detector_cover] engine_0: ##   0:18:51  Writing trace to Verilog testbench: engine_0/trace1026_tb.v
SBY 18:30:57 [stride_detector_cover] engine_0: ##   0:18:51  Writing trace to constraints file: engine_0/trace1026.smtc
SBY 18:30:57 [stride_detector_cover] engine_0: ##   0:18:51  Writing trace to Yosys witness file: engine_0/trace1026.yw
SBY 18:30:57 [stride_detector_cover] engine_0.trace683: finished (returncode=0)
SBY 18:30:57 [stride_detector_cover] engine_0.trace1026: Generating simulation trace for witness file: engine_0/trace1026.yw
SBY 18:30:58 [stride_detector_cover] engine_0: ##   0:18:51  Checking cover reachability in step 0..
SBY 18:30:58 [stride_detector_cover] engine_0.trace690: starting process "cd stride_detector_cover/engine_0; yosys -ql trace690.log trace690.ys"
SBY 18:30:58 [stride_detector_cover] engine_0.trace684: finished (returncode=0)
SBY 18:30:58 [stride_detector_cover] engine_0.trace685: finished (returncode=0)
SBY 18:30:58 [stride_detector_cover] engine_0.trace691: starting process "cd stride_detector_cover/engine_0; yosys -ql trace691.log trace691.ys"
SBY 18:30:58 [stride_detector_cover] engine_0.trace692: starting process "cd stride_detector_cover/engine_0; yosys -ql trace692.log trace692.ys"
SBY 18:30:59 [stride_detector_cover] engine_0: ##   0:18:52  Reached cover statement at stride_values.stride_values_2.stride_2_seen_929 in step 0.
SBY 18:30:59 [stride_detector_cover] engine_0: ##   0:18:52  Writing trace to Verilog testbench: engine_0/trace1027_tb.v
SBY 18:30:59 [stride_detector_cover] engine_0: ##   0:18:53  Writing trace to constraints file: engine_0/trace1027.smtc
SBY 18:30:59 [stride_detector_cover] engine_0: ##   0:18:53  Writing trace to Yosys witness file: engine_0/trace1027.yw
SBY 18:30:59 [stride_detector_cover] engine_0.trace1027: Generating simulation trace for witness file: engine_0/trace1027.yw
SBY 18:30:59 [stride_detector_cover] engine_0: ##   0:18:53  Checking cover reachability in step 0..
SBY 18:31:00 [stride_detector_cover] engine_0.trace686: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:00 [stride_detector_cover] engine_0.trace686: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:00 [stride_detector_cover] engine_0.trace686: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:00 [stride_detector_cover] engine_0.trace686: This license was issued to John P Wickerson.
SBY 18:31:00 [stride_detector_cover] engine_0.trace686: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:00 [stride_detector_cover] engine_0.trace687: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:00 [stride_detector_cover] engine_0.trace687: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:00 [stride_detector_cover] engine_0.trace687: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:00 [stride_detector_cover] engine_0.trace687: This license was issued to John P Wickerson.
SBY 18:31:00 [stride_detector_cover] engine_0.trace687: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:01 [stride_detector_cover] engine_0: ##   0:18:54  Reached cover statement at stride_values.stride_values_2.stride_2_seen_897 in step 0.
SBY 18:31:01 [stride_detector_cover] engine_0: ##   0:18:55  Writing trace to Verilog testbench: engine_0/trace1028_tb.v
SBY 18:31:01 [stride_detector_cover] engine_0: ##   0:18:55  Writing trace to constraints file: engine_0/trace1028.smtc
SBY 18:31:01 [stride_detector_cover] engine_0.trace686: finished (returncode=0)
SBY 18:31:01 [stride_detector_cover] engine_0: ##   0:18:55  Writing trace to Yosys witness file: engine_0/trace1028.yw
SBY 18:31:01 [stride_detector_cover] engine_0.trace1028: Generating simulation trace for witness file: engine_0/trace1028.yw
SBY 18:31:01 [stride_detector_cover] engine_0: ##   0:18:55  Checking cover reachability in step 0..
SBY 18:31:01 [stride_detector_cover] engine_0.trace693: starting process "cd stride_detector_cover/engine_0; yosys -ql trace693.log trace693.ys"
SBY 18:31:01 [stride_detector_cover] engine_0.trace687: finished (returncode=0)
SBY 18:31:02 [stride_detector_cover] engine_0.trace694: starting process "cd stride_detector_cover/engine_0; yosys -ql trace694.log trace694.ys"
SBY 18:31:02 [stride_detector_cover] engine_0: ##   0:18:56  Reached cover statement at stride_values.stride_values_2.stride_2_seen_865 in step 0.
SBY 18:31:02 [stride_detector_cover] engine_0: ##   0:18:56  Writing trace to Verilog testbench: engine_0/trace1029_tb.v
SBY 18:31:02 [stride_detector_cover] engine_0: ##   0:18:56  Writing trace to constraints file: engine_0/trace1029.smtc
SBY 18:31:02 [stride_detector_cover] engine_0: ##   0:18:56  Writing trace to Yosys witness file: engine_0/trace1029.yw
SBY 18:31:02 [stride_detector_cover] engine_0.trace1029: Generating simulation trace for witness file: engine_0/trace1029.yw
SBY 18:31:02 [stride_detector_cover] engine_0: ##   0:18:56  Checking cover reachability in step 0..
SBY 18:31:03 [stride_detector_cover] engine_0: ##   0:18:57  Reached cover statement at stride_values.stride_values_2.stride_2_seen_833 in step 0.
SBY 18:31:03 [stride_detector_cover] engine_0: ##   0:18:57  Writing trace to Verilog testbench: engine_0/trace1030_tb.v
SBY 18:31:03 [stride_detector_cover] engine_0: ##   0:18:57  Writing trace to constraints file: engine_0/trace1030.smtc
SBY 18:31:03 [stride_detector_cover] engine_0: ##   0:18:57  Writing trace to Yosys witness file: engine_0/trace1030.yw
SBY 18:31:03 [stride_detector_cover] engine_0.trace688: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:03 [stride_detector_cover] engine_0.trace688: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:03 [stride_detector_cover] engine_0.trace688: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:03 [stride_detector_cover] engine_0.trace688: This license was issued to John P Wickerson.
SBY 18:31:03 [stride_detector_cover] engine_0.trace688: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:03 [stride_detector_cover] engine_0.trace1030: Generating simulation trace for witness file: engine_0/trace1030.yw
SBY 18:31:03 [stride_detector_cover] engine_0: ##   0:18:57  Checking cover reachability in step 0..
SBY 18:31:04 [stride_detector_cover] engine_0.trace689: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:04 [stride_detector_cover] engine_0.trace689: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:04 [stride_detector_cover] engine_0.trace689: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:04 [stride_detector_cover] engine_0.trace689: This license was issued to John P Wickerson.
SBY 18:31:04 [stride_detector_cover] engine_0.trace689: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:04 [stride_detector_cover] engine_0: ##   0:18:58  Reached cover statement at stride_values.stride_values_2.stride_2_seen_801 in step 0.
SBY 18:31:04 [stride_detector_cover] engine_0: ##   0:18:58  Writing trace to Verilog testbench: engine_0/trace1031_tb.v
SBY 18:31:04 [stride_detector_cover] engine_0: ##   0:18:58  Writing trace to constraints file: engine_0/trace1031.smtc
SBY 18:31:04 [stride_detector_cover] engine_0: ##   0:18:58  Writing trace to Yosys witness file: engine_0/trace1031.yw
SBY 18:31:04 [stride_detector_cover] engine_0.trace1031: Generating simulation trace for witness file: engine_0/trace1031.yw
SBY 18:31:05 [stride_detector_cover] engine_0: ##   0:18:58  Checking cover reachability in step 0..
SBY 18:31:05 [stride_detector_cover] engine_0.trace688: finished (returncode=0)
SBY 18:31:05 [stride_detector_cover] engine_0.trace695: starting process "cd stride_detector_cover/engine_0; yosys -ql trace695.log trace695.ys"
SBY 18:31:05 [stride_detector_cover] engine_0: ##   0:18:59  Reached cover statement at stride_values.stride_values_2.stride_2_seen_769 in step 0.
SBY 18:31:05 [stride_detector_cover] engine_0: ##   0:18:59  Writing trace to Verilog testbench: engine_0/trace1032_tb.v
SBY 18:31:05 [stride_detector_cover] engine_0: ##   0:18:59  Writing trace to constraints file: engine_0/trace1032.smtc
SBY 18:31:05 [stride_detector_cover] engine_0: ##   0:18:59  Writing trace to Yosys witness file: engine_0/trace1032.yw
SBY 18:31:05 [stride_detector_cover] engine_0.trace1032: Generating simulation trace for witness file: engine_0/trace1032.yw
SBY 18:31:06 [stride_detector_cover] engine_0: ##   0:18:59  Checking cover reachability in step 0..
SBY 18:31:06 [stride_detector_cover] engine_0.trace689: finished (returncode=0)
SBY 18:31:06 [stride_detector_cover] engine_0.trace696: starting process "cd stride_detector_cover/engine_0; yosys -ql trace696.log trace696.ys"
SBY 18:31:06 [stride_detector_cover] engine_0.trace690: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:06 [stride_detector_cover] engine_0.trace690: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:06 [stride_detector_cover] engine_0.trace690: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:06 [stride_detector_cover] engine_0.trace690: This license was issued to John P Wickerson.
SBY 18:31:06 [stride_detector_cover] engine_0.trace690: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:06 [stride_detector_cover] engine_0: ##   0:19:00  Reached cover statement at stride_values.stride_values_2.stride_2_seen_737 in step 0.
SBY 18:31:06 [stride_detector_cover] engine_0: ##   0:19:00  Writing trace to Verilog testbench: engine_0/trace1033_tb.v
SBY 18:31:06 [stride_detector_cover] engine_0: ##   0:19:00  Writing trace to constraints file: engine_0/trace1033.smtc
SBY 18:31:06 [stride_detector_cover] engine_0: ##   0:19:00  Writing trace to Yosys witness file: engine_0/trace1033.yw
SBY 18:31:06 [stride_detector_cover] engine_0.trace1033: Generating simulation trace for witness file: engine_0/trace1033.yw
SBY 18:31:07 [stride_detector_cover] engine_0: ##   0:19:00  Checking cover reachability in step 0..
SBY 18:31:07 [stride_detector_cover] engine_0.trace691: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:07 [stride_detector_cover] engine_0.trace691: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:07 [stride_detector_cover] engine_0.trace691: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:07 [stride_detector_cover] engine_0.trace691: This license was issued to John P Wickerson.
SBY 18:31:07 [stride_detector_cover] engine_0.trace691: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:07 [stride_detector_cover] engine_0.trace692: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:07 [stride_detector_cover] engine_0.trace692: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:07 [stride_detector_cover] engine_0.trace692: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:07 [stride_detector_cover] engine_0.trace692: This license was issued to John P Wickerson.
SBY 18:31:07 [stride_detector_cover] engine_0.trace692: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:07 [stride_detector_cover] engine_0: ##   0:19:01  Reached cover statement at stride_values.stride_values_2.stride_2_seen_705 in step 0.
SBY 18:31:07 [stride_detector_cover] engine_0: ##   0:19:01  Writing trace to Verilog testbench: engine_0/trace1034_tb.v
SBY 18:31:07 [stride_detector_cover] engine_0: ##   0:19:01  Writing trace to constraints file: engine_0/trace1034.smtc
SBY 18:31:07 [stride_detector_cover] engine_0: ##   0:19:01  Writing trace to Yosys witness file: engine_0/trace1034.yw
SBY 18:31:07 [stride_detector_cover] engine_0.trace690: finished (returncode=0)
SBY 18:31:08 [stride_detector_cover] engine_0.trace1034: Generating simulation trace for witness file: engine_0/trace1034.yw
SBY 18:31:08 [stride_detector_cover] engine_0: ##   0:19:01  Checking cover reachability in step 0..
SBY 18:31:08 [stride_detector_cover] engine_0.trace697: starting process "cd stride_detector_cover/engine_0; yosys -ql trace697.log trace697.ys"
SBY 18:31:08 [stride_detector_cover] engine_0.trace691: finished (returncode=0)
SBY 18:31:08 [stride_detector_cover] engine_0.trace698: starting process "cd stride_detector_cover/engine_0; yosys -ql trace698.log trace698.ys"
SBY 18:31:08 [stride_detector_cover] engine_0.trace692: finished (returncode=0)
SBY 18:31:08 [stride_detector_cover] engine_0.trace699: starting process "cd stride_detector_cover/engine_0; yosys -ql trace699.log trace699.ys"
SBY 18:31:09 [stride_detector_cover] engine_0: ##   0:19:02  Reached cover statement at stride_values.stride_values_2.stride_2_seen_673 in step 0.
SBY 18:31:09 [stride_detector_cover] engine_0: ##   0:19:02  Writing trace to Verilog testbench: engine_0/trace1035_tb.v
SBY 18:31:09 [stride_detector_cover] engine_0: ##   0:19:02  Writing trace to constraints file: engine_0/trace1035.smtc
SBY 18:31:09 [stride_detector_cover] engine_0: ##   0:19:03  Writing trace to Yosys witness file: engine_0/trace1035.yw
SBY 18:31:09 [stride_detector_cover] engine_0.trace1035: Generating simulation trace for witness file: engine_0/trace1035.yw
SBY 18:31:09 [stride_detector_cover] engine_0: ##   0:19:03  Checking cover reachability in step 0..
SBY 18:31:09 [stride_detector_cover] engine_0.trace693: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:09 [stride_detector_cover] engine_0.trace693: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:09 [stride_detector_cover] engine_0.trace693: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:09 [stride_detector_cover] engine_0.trace693: This license was issued to John P Wickerson.
SBY 18:31:09 [stride_detector_cover] engine_0.trace693: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:10 [stride_detector_cover] engine_0.trace694: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:10 [stride_detector_cover] engine_0.trace694: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:10 [stride_detector_cover] engine_0.trace694: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:10 [stride_detector_cover] engine_0.trace694: This license was issued to John P Wickerson.
SBY 18:31:10 [stride_detector_cover] engine_0.trace694: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:10 [stride_detector_cover] engine_0: ##   0:19:04  Reached cover statement at stride_values.stride_values_2.stride_2_seen_65 in step 0.
SBY 18:31:10 [stride_detector_cover] engine_0: ##   0:19:04  Writing trace to Verilog testbench: engine_0/trace1036_tb.v
SBY 18:31:10 [stride_detector_cover] engine_0: ##   0:19:04  Writing trace to constraints file: engine_0/trace1036.smtc
SBY 18:31:10 [stride_detector_cover] engine_0: ##   0:19:04  Writing trace to Yosys witness file: engine_0/trace1036.yw
SBY 18:31:10 [stride_detector_cover] engine_0.trace1036: Generating simulation trace for witness file: engine_0/trace1036.yw
SBY 18:31:10 [stride_detector_cover] engine_0: ##   0:19:04  Checking cover reachability in step 0..
SBY 18:31:11 [stride_detector_cover] engine_0.trace693: finished (returncode=0)
SBY 18:31:11 [stride_detector_cover] engine_0.trace694: finished (returncode=0)
SBY 18:31:11 [stride_detector_cover] engine_0.trace700: starting process "cd stride_detector_cover/engine_0; yosys -ql trace700.log trace700.ys"
SBY 18:31:11 [stride_detector_cover] engine_0.trace701: starting process "cd stride_detector_cover/engine_0; yosys -ql trace701.log trace701.ys"
SBY 18:31:11 [stride_detector_cover] engine_0: ##   0:19:05  Reached cover statement at stride_values.stride_values_2.stride_2_seen_641 in step 0.
SBY 18:31:11 [stride_detector_cover] engine_0: ##   0:19:05  Writing trace to Verilog testbench: engine_0/trace1037_tb.v
SBY 18:31:11 [stride_detector_cover] engine_0: ##   0:19:05  Writing trace to constraints file: engine_0/trace1037.smtc
SBY 18:31:11 [stride_detector_cover] engine_0: ##   0:19:05  Writing trace to Yosys witness file: engine_0/trace1037.yw
SBY 18:31:12 [stride_detector_cover] engine_0.trace1037: Generating simulation trace for witness file: engine_0/trace1037.yw
SBY 18:31:12 [stride_detector_cover] engine_0: ##   0:19:06  Checking cover reachability in step 0..
SBY 18:31:12 [stride_detector_cover] engine_0.trace695: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:12 [stride_detector_cover] engine_0.trace695: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:13 [stride_detector_cover] engine_0.trace695: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:13 [stride_detector_cover] engine_0.trace695: This license was issued to John P Wickerson.
SBY 18:31:13 [stride_detector_cover] engine_0.trace695: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:13 [stride_detector_cover] engine_0: ##   0:19:06  Reached cover statement at stride_values.stride_values_2.stride_2_seen_609 in step 0.
SBY 18:31:13 [stride_detector_cover] engine_0: ##   0:19:06  Writing trace to Verilog testbench: engine_0/trace1038_tb.v
SBY 18:31:13 [stride_detector_cover] engine_0: ##   0:19:07  Writing trace to constraints file: engine_0/trace1038.smtc
SBY 18:31:13 [stride_detector_cover] engine_0: ##   0:19:07  Writing trace to Yosys witness file: engine_0/trace1038.yw
SBY 18:31:13 [stride_detector_cover] engine_0.trace696: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:13 [stride_detector_cover] engine_0.trace696: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:13 [stride_detector_cover] engine_0.trace696: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:13 [stride_detector_cover] engine_0.trace696: This license was issued to John P Wickerson.
SBY 18:31:13 [stride_detector_cover] engine_0.trace696: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:13 [stride_detector_cover] engine_0.trace1038: Generating simulation trace for witness file: engine_0/trace1038.yw
SBY 18:31:13 [stride_detector_cover] engine_0: ##   0:19:07  Checking cover reachability in step 0..
SBY 18:31:14 [stride_detector_cover] engine_0: ##   0:19:08  Reached cover statement at stride_values.stride_values_2.stride_2_seen_577 in step 0.
SBY 18:31:14 [stride_detector_cover] engine_0: ##   0:19:08  Writing trace to Verilog testbench: engine_0/trace1039_tb.v
SBY 18:31:14 [stride_detector_cover] engine_0.trace695: finished (returncode=0)
SBY 18:31:14 [stride_detector_cover] engine_0: ##   0:19:08  Writing trace to constraints file: engine_0/trace1039.smtc
SBY 18:31:14 [stride_detector_cover] engine_0: ##   0:19:08  Writing trace to Yosys witness file: engine_0/trace1039.yw
SBY 18:31:14 [stride_detector_cover] engine_0.trace702: starting process "cd stride_detector_cover/engine_0; yosys -ql trace702.log trace702.ys"
SBY 18:31:14 [stride_detector_cover] engine_0.trace1039: Generating simulation trace for witness file: engine_0/trace1039.yw
SBY 18:31:14 [stride_detector_cover] engine_0: ##   0:19:08  Checking cover reachability in step 0..
SBY 18:31:14 [stride_detector_cover] engine_0.trace696: finished (returncode=0)
SBY 18:31:15 [stride_detector_cover] engine_0.trace703: starting process "cd stride_detector_cover/engine_0; yosys -ql trace703.log trace703.ys"
SBY 18:31:15 [stride_detector_cover] engine_0.trace697: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:15 [stride_detector_cover] engine_0.trace697: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:15 [stride_detector_cover] engine_0.trace697: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:15 [stride_detector_cover] engine_0.trace697: This license was issued to John P Wickerson.
SBY 18:31:15 [stride_detector_cover] engine_0.trace697: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:15 [stride_detector_cover] engine_0: ##   0:19:09  Reached cover statement at stride_values.stride_values_2.stride_2_seen_545 in step 0.
SBY 18:31:15 [stride_detector_cover] engine_0: ##   0:19:09  Writing trace to Verilog testbench: engine_0/trace1040_tb.v
SBY 18:31:15 [stride_detector_cover] engine_0: ##   0:19:09  Writing trace to constraints file: engine_0/trace1040.smtc
SBY 18:31:15 [stride_detector_cover] engine_0.trace698: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:15 [stride_detector_cover] engine_0.trace698: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:15 [stride_detector_cover] engine_0.trace698: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:15 [stride_detector_cover] engine_0.trace698: This license was issued to John P Wickerson.
SBY 18:31:15 [stride_detector_cover] engine_0.trace698: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:15 [stride_detector_cover] engine_0: ##   0:19:09  Writing trace to Yosys witness file: engine_0/trace1040.yw
SBY 18:31:16 [stride_detector_cover] engine_0.trace1040: Generating simulation trace for witness file: engine_0/trace1040.yw
SBY 18:31:16 [stride_detector_cover] engine_0: ##   0:19:10  Checking cover reachability in step 0..
SBY 18:31:16 [stride_detector_cover] engine_0.trace699: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:16 [stride_detector_cover] engine_0.trace699: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:16 [stride_detector_cover] engine_0.trace699: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:16 [stride_detector_cover] engine_0.trace699: This license was issued to John P Wickerson.
SBY 18:31:16 [stride_detector_cover] engine_0.trace699: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:16 [stride_detector_cover] engine_0.trace697: finished (returncode=0)
SBY 18:31:16 [stride_detector_cover] engine_0: ##   0:19:10  Reached cover statement at stride_values.stride_values_2.stride_2_seen_513 in step 0.
SBY 18:31:16 [stride_detector_cover] engine_0: ##   0:19:10  Writing trace to Verilog testbench: engine_0/trace1041_tb.v
SBY 18:31:16 [stride_detector_cover] engine_0: ##   0:19:10  Writing trace to constraints file: engine_0/trace1041.smtc
SBY 18:31:16 [stride_detector_cover] engine_0.trace704: starting process "cd stride_detector_cover/engine_0; yosys -ql trace704.log trace704.ys"
SBY 18:31:16 [stride_detector_cover] engine_0.trace698: finished (returncode=0)
SBY 18:31:17 [stride_detector_cover] engine_0: ##   0:19:10  Writing trace to Yosys witness file: engine_0/trace1041.yw
SBY 18:31:17 [stride_detector_cover] engine_0.trace1041: Generating simulation trace for witness file: engine_0/trace1041.yw
SBY 18:31:17 [stride_detector_cover] engine_0: ##   0:19:11  Checking cover reachability in step 0..
SBY 18:31:17 [stride_detector_cover] engine_0.trace705: starting process "cd stride_detector_cover/engine_0; yosys -ql trace705.log trace705.ys"
SBY 18:31:17 [stride_detector_cover] engine_0.trace699: finished (returncode=0)
SBY 18:31:17 [stride_detector_cover] engine_0.trace706: starting process "cd stride_detector_cover/engine_0; yosys -ql trace706.log trace706.ys"
SBY 18:31:18 [stride_detector_cover] engine_0: ##   0:19:12  Reached cover statement at stride_values.stride_values_2.stride_2_seen_481 in step 0.
SBY 18:31:18 [stride_detector_cover] engine_0: ##   0:19:12  Writing trace to Verilog testbench: engine_0/trace1042_tb.v
SBY 18:31:18 [stride_detector_cover] engine_0: ##   0:19:12  Writing trace to constraints file: engine_0/trace1042.smtc
SBY 18:31:18 [stride_detector_cover] engine_0: ##   0:19:12  Writing trace to Yosys witness file: engine_0/trace1042.yw
SBY 18:31:18 [stride_detector_cover] engine_0.trace1042: Generating simulation trace for witness file: engine_0/trace1042.yw
SBY 18:31:18 [stride_detector_cover] engine_0: ##   0:19:12  Checking cover reachability in step 0..
SBY 18:31:19 [stride_detector_cover] engine_0.trace701: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:19 [stride_detector_cover] engine_0.trace701: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:19 [stride_detector_cover] engine_0.trace701: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:19 [stride_detector_cover] engine_0.trace701: This license was issued to John P Wickerson.
SBY 18:31:19 [stride_detector_cover] engine_0.trace701: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:19 [stride_detector_cover] engine_0.trace700: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:19 [stride_detector_cover] engine_0.trace700: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:19 [stride_detector_cover] engine_0.trace700: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:19 [stride_detector_cover] engine_0.trace700: This license was issued to John P Wickerson.
SBY 18:31:19 [stride_detector_cover] engine_0.trace700: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:19 [stride_detector_cover] engine_0: ##   0:19:13  Reached cover statement at stride_values.stride_values_2.stride_2_seen_449 in step 0.
SBY 18:31:19 [stride_detector_cover] engine_0: ##   0:19:13  Writing trace to Verilog testbench: engine_0/trace1043_tb.v
SBY 18:31:19 [stride_detector_cover] engine_0: ##   0:19:13  Writing trace to constraints file: engine_0/trace1043.smtc
SBY 18:31:19 [stride_detector_cover] engine_0: ##   0:19:13  Writing trace to Yosys witness file: engine_0/trace1043.yw
SBY 18:31:19 [stride_detector_cover] engine_0.trace1043: Generating simulation trace for witness file: engine_0/trace1043.yw
SBY 18:31:20 [stride_detector_cover] engine_0: ##   0:19:13  Checking cover reachability in step 0..
SBY 18:31:20 [stride_detector_cover] engine_0.trace700: finished (returncode=0)
SBY 18:31:20 [stride_detector_cover] engine_0.trace701: finished (returncode=0)
SBY 18:31:20 [stride_detector_cover] engine_0.trace707: starting process "cd stride_detector_cover/engine_0; yosys -ql trace707.log trace707.ys"
SBY 18:31:20 [stride_detector_cover] engine_0.trace708: starting process "cd stride_detector_cover/engine_0; yosys -ql trace708.log trace708.ys"
SBY 18:31:20 [stride_detector_cover] engine_0: ##   0:19:14  Reached cover statement at stride_values.stride_values_2.stride_2_seen_417 in step 0.
SBY 18:31:21 [stride_detector_cover] engine_0: ##   0:19:14  Writing trace to Verilog testbench: engine_0/trace1044_tb.v
SBY 18:31:21 [stride_detector_cover] engine_0: ##   0:19:14  Writing trace to constraints file: engine_0/trace1044.smtc
SBY 18:31:21 [stride_detector_cover] engine_0: ##   0:19:15  Writing trace to Yosys witness file: engine_0/trace1044.yw
SBY 18:31:21 [stride_detector_cover] engine_0.trace1044: Generating simulation trace for witness file: engine_0/trace1044.yw
SBY 18:31:21 [stride_detector_cover] engine_0: ##   0:19:15  Checking cover reachability in step 0..
SBY 18:31:21 [stride_detector_cover] engine_0: ##   0:19:15  Reached cover statement at stride_values.stride_values_2.stride_2_seen_385 in step 0.
SBY 18:31:21 [stride_detector_cover] engine_0: ##   0:19:15  Writing trace to Verilog testbench: engine_0/trace1045_tb.v
SBY 18:31:21 [stride_detector_cover] engine_0: ##   0:19:15  Writing trace to constraints file: engine_0/trace1045.smtc
SBY 18:31:22 [stride_detector_cover] engine_0: ##   0:19:16  Writing trace to Yosys witness file: engine_0/trace1045.yw
SBY 18:31:22 [stride_detector_cover] engine_0.trace1045: Generating simulation trace for witness file: engine_0/trace1045.yw
SBY 18:31:22 [stride_detector_cover] engine_0: ##   0:19:16  Checking cover reachability in step 0..
SBY 18:31:22 [stride_detector_cover] engine_0.trace702: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:22 [stride_detector_cover] engine_0.trace702: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:22 [stride_detector_cover] engine_0.trace702: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:22 [stride_detector_cover] engine_0.trace702: This license was issued to John P Wickerson.
SBY 18:31:22 [stride_detector_cover] engine_0.trace702: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:22 [stride_detector_cover] engine_0: ##   0:19:16  Reached cover statement at stride_values.stride_values_2.stride_2_seen_353 in step 0.
SBY 18:31:22 [stride_detector_cover] engine_0: ##   0:19:16  Writing trace to Verilog testbench: engine_0/trace1046_tb.v
SBY 18:31:22 [stride_detector_cover] engine_0: ##   0:19:16  Writing trace to constraints file: engine_0/trace1046.smtc
SBY 18:31:23 [stride_detector_cover] engine_0.trace703: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:23 [stride_detector_cover] engine_0.trace703: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:23 [stride_detector_cover] engine_0.trace703: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:23 [stride_detector_cover] engine_0.trace703: This license was issued to John P Wickerson.
SBY 18:31:23 [stride_detector_cover] engine_0.trace703: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:23 [stride_detector_cover] engine_0: ##   0:19:16  Writing trace to Yosys witness file: engine_0/trace1046.yw
SBY 18:31:23 [stride_detector_cover] engine_0.trace1046: Generating simulation trace for witness file: engine_0/trace1046.yw
SBY 18:31:23 [stride_detector_cover] engine_0: ##   0:19:17  Checking cover reachability in step 0..
SBY 18:31:23 [stride_detector_cover] engine_0.trace702: finished (returncode=0)
SBY 18:31:23 [stride_detector_cover] engine_0.trace709: starting process "cd stride_detector_cover/engine_0; yosys -ql trace709.log trace709.ys"
SBY 18:31:24 [stride_detector_cover] engine_0: ##   0:19:17  Reached cover statement at stride_values.stride_values_2.stride_2_seen_33 in step 0.
SBY 18:31:24 [stride_detector_cover] engine_0: ##   0:19:17  Writing trace to Verilog testbench: engine_0/trace1047_tb.v
SBY 18:31:24 [stride_detector_cover] engine_0: ##   0:19:17  Writing trace to constraints file: engine_0/trace1047.smtc
SBY 18:31:24 [stride_detector_cover] engine_0.trace703: finished (returncode=0)
SBY 18:31:24 [stride_detector_cover] engine_0: ##   0:19:18  Writing trace to Yosys witness file: engine_0/trace1047.yw
SBY 18:31:24 [stride_detector_cover] engine_0.trace710: starting process "cd stride_detector_cover/engine_0; yosys -ql trace710.log trace710.ys"
SBY 18:31:24 [stride_detector_cover] engine_0.trace1047: Generating simulation trace for witness file: engine_0/trace1047.yw
SBY 18:31:24 [stride_detector_cover] engine_0: ##   0:19:18  Checking cover reachability in step 0..
SBY 18:31:24 [stride_detector_cover] engine_0.trace704: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:24 [stride_detector_cover] engine_0.trace704: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:24 [stride_detector_cover] engine_0.trace704: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:24 [stride_detector_cover] engine_0.trace704: This license was issued to John P Wickerson.
SBY 18:31:24 [stride_detector_cover] engine_0.trace704: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:25 [stride_detector_cover] engine_0: ##   0:19:18  Reached cover statement at stride_values.stride_values_2.stride_2_seen_321 in step 0.
SBY 18:31:25 [stride_detector_cover] engine_0: ##   0:19:18  Writing trace to Verilog testbench: engine_0/trace1048_tb.v
SBY 18:31:25 [stride_detector_cover] engine_0: ##   0:19:19  Writing trace to constraints file: engine_0/trace1048.smtc
SBY 18:31:25 [stride_detector_cover] engine_0: ##   0:19:19  Writing trace to Yosys witness file: engine_0/trace1048.yw
SBY 18:31:25 [stride_detector_cover] engine_0.trace705: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:25 [stride_detector_cover] engine_0.trace705: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:25 [stride_detector_cover] engine_0.trace705: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:25 [stride_detector_cover] engine_0.trace705: This license was issued to John P Wickerson.
SBY 18:31:25 [stride_detector_cover] engine_0.trace705: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:25 [stride_detector_cover] engine_0.trace1048: Generating simulation trace for witness file: engine_0/trace1048.yw
SBY 18:31:25 [stride_detector_cover] engine_0: ##   0:19:19  Checking cover reachability in step 0..
SBY 18:31:25 [stride_detector_cover] engine_0.trace706: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:25 [stride_detector_cover] engine_0.trace706: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:25 [stride_detector_cover] engine_0.trace706: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:25 [stride_detector_cover] engine_0.trace706: This license was issued to John P Wickerson.
SBY 18:31:26 [stride_detector_cover] engine_0.trace706: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:26 [stride_detector_cover] engine_0.trace704: finished (returncode=0)
SBY 18:31:26 [stride_detector_cover] engine_0: ##   0:19:20  Reached cover statement at stride_values.stride_values_2.stride_2_seen_289 in step 0.
SBY 18:31:26 [stride_detector_cover] engine_0: ##   0:19:20  Writing trace to Verilog testbench: engine_0/trace1049_tb.v
SBY 18:31:26 [stride_detector_cover] engine_0: ##   0:19:20  Writing trace to constraints file: engine_0/trace1049.smtc
SBY 18:31:26 [stride_detector_cover] engine_0: ##   0:19:20  Writing trace to Yosys witness file: engine_0/trace1049.yw
SBY 18:31:26 [stride_detector_cover] engine_0.trace711: starting process "cd stride_detector_cover/engine_0; yosys -ql trace711.log trace711.ys"
SBY 18:31:26 [stride_detector_cover] engine_0.trace1049: Generating simulation trace for witness file: engine_0/trace1049.yw
SBY 18:31:26 [stride_detector_cover] engine_0: ##   0:19:20  Checking cover reachability in step 0..
SBY 18:31:26 [stride_detector_cover] engine_0.trace705: finished (returncode=0)
SBY 18:31:27 [stride_detector_cover] engine_0.trace712: starting process "cd stride_detector_cover/engine_0; yosys -ql trace712.log trace712.ys"
SBY 18:31:27 [stride_detector_cover] engine_0.trace706: finished (returncode=0)
SBY 18:31:27 [stride_detector_cover] engine_0: ##   0:19:21  Reached cover statement at stride_values.stride_values_2.stride_2_seen_257 in step 0.
SBY 18:31:27 [stride_detector_cover] engine_0: ##   0:19:21  Writing trace to Verilog testbench: engine_0/trace1050_tb.v
SBY 18:31:27 [stride_detector_cover] engine_0: ##   0:19:21  Writing trace to constraints file: engine_0/trace1050.smtc
SBY 18:31:27 [stride_detector_cover] engine_0: ##   0:19:21  Writing trace to Yosys witness file: engine_0/trace1050.yw
SBY 18:31:27 [stride_detector_cover] engine_0.trace713: starting process "cd stride_detector_cover/engine_0; yosys -ql trace713.log trace713.ys"
SBY 18:31:27 [stride_detector_cover] engine_0.trace1050: Generating simulation trace for witness file: engine_0/trace1050.yw
SBY 18:31:27 [stride_detector_cover] engine_0: ##   0:19:21  Checking cover reachability in step 0..
SBY 18:31:28 [stride_detector_cover] engine_0: ##   0:19:22  Reached cover statement at stride_values.stride_values_2.stride_2_seen_225 in step 0.
SBY 18:31:28 [stride_detector_cover] engine_0: ##   0:19:22  Writing trace to Verilog testbench: engine_0/trace1051_tb.v
SBY 18:31:28 [stride_detector_cover] engine_0: ##   0:19:22  Writing trace to constraints file: engine_0/trace1051.smtc
SBY 18:31:29 [stride_detector_cover] engine_0.trace707: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:29 [stride_detector_cover] engine_0.trace707: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:29 [stride_detector_cover] engine_0.trace707: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:29 [stride_detector_cover] engine_0.trace707: This license was issued to John P Wickerson.
SBY 18:31:29 [stride_detector_cover] engine_0.trace707: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:29 [stride_detector_cover] engine_0.trace708: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:29 [stride_detector_cover] engine_0.trace708: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:29 [stride_detector_cover] engine_0.trace708: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:29 [stride_detector_cover] engine_0.trace708: This license was issued to John P Wickerson.
SBY 18:31:29 [stride_detector_cover] engine_0.trace708: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:29 [stride_detector_cover] engine_0: ##   0:19:23  Writing trace to Yosys witness file: engine_0/trace1051.yw
SBY 18:31:29 [stride_detector_cover] engine_0.trace1051: Generating simulation trace for witness file: engine_0/trace1051.yw
SBY 18:31:29 [stride_detector_cover] engine_0: ##   0:19:23  Checking cover reachability in step 0..
SBY 18:31:29 [stride_detector_cover] engine_0.trace708: finished (returncode=0)
SBY 18:31:30 [stride_detector_cover] engine_0: ##   0:19:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_193 in step 0.
SBY 18:31:30 [stride_detector_cover] engine_0: ##   0:19:24  Writing trace to Verilog testbench: engine_0/trace1052_tb.v
SBY 18:31:30 [stride_detector_cover] engine_0: ##   0:19:24  Writing trace to constraints file: engine_0/trace1052.smtc
SBY 18:31:30 [stride_detector_cover] engine_0.trace707: finished (returncode=0)
SBY 18:31:30 [stride_detector_cover] engine_0.trace714: starting process "cd stride_detector_cover/engine_0; yosys -ql trace714.log trace714.ys"
SBY 18:31:30 [stride_detector_cover] engine_0: ##   0:19:24  Writing trace to Yosys witness file: engine_0/trace1052.yw
SBY 18:31:30 [stride_detector_cover] engine_0.trace1052: Generating simulation trace for witness file: engine_0/trace1052.yw
SBY 18:31:30 [stride_detector_cover] engine_0: ##   0:19:24  Checking cover reachability in step 0..
SBY 18:31:30 [stride_detector_cover] engine_0.trace715: starting process "cd stride_detector_cover/engine_0; yosys -ql trace715.log trace715.ys"
SBY 18:31:31 [stride_detector_cover] engine_0: ##   0:19:24  Reached cover statement at stride_values.stride_values_2.stride_2_seen_161 in step 0.
SBY 18:31:31 [stride_detector_cover] engine_0: ##   0:19:24  Writing trace to Verilog testbench: engine_0/trace1053_tb.v
SBY 18:31:31 [stride_detector_cover] engine_0: ##   0:19:25  Writing trace to constraints file: engine_0/trace1053.smtc
SBY 18:31:31 [stride_detector_cover] engine_0: ##   0:19:25  Writing trace to Yosys witness file: engine_0/trace1053.yw
SBY 18:31:31 [stride_detector_cover] engine_0.trace709: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:31 [stride_detector_cover] engine_0.trace709: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:31 [stride_detector_cover] engine_0.trace709: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:31 [stride_detector_cover] engine_0.trace709: This license was issued to John P Wickerson.
SBY 18:31:31 [stride_detector_cover] engine_0.trace709: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:31 [stride_detector_cover] engine_0.trace1053: Generating simulation trace for witness file: engine_0/trace1053.yw
SBY 18:31:31 [stride_detector_cover] engine_0: ##   0:19:25  Checking cover reachability in step 0..
SBY 18:31:31 [stride_detector_cover] engine_0.trace710: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:31 [stride_detector_cover] engine_0.trace710: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:31 [stride_detector_cover] engine_0.trace710: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:31 [stride_detector_cover] engine_0.trace710: This license was issued to John P Wickerson.
SBY 18:31:31 [stride_detector_cover] engine_0.trace710: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:32 [stride_detector_cover] engine_0: ##   0:19:25  Reached cover statement at stride_values.stride_values_2.stride_2_seen_129 in step 0.
SBY 18:31:32 [stride_detector_cover] engine_0: ##   0:19:25  Writing trace to Verilog testbench: engine_0/trace1054_tb.v
SBY 18:31:32 [stride_detector_cover] engine_0: ##   0:19:26  Writing trace to constraints file: engine_0/trace1054.smtc
SBY 18:31:32 [stride_detector_cover] engine_0: ##   0:19:26  Writing trace to Yosys witness file: engine_0/trace1054.yw
SBY 18:31:32 [stride_detector_cover] engine_0.trace1054: Generating simulation trace for witness file: engine_0/trace1054.yw
SBY 18:31:32 [stride_detector_cover] engine_0: ##   0:19:26  Checking cover reachability in step 0..
SBY 18:31:32 [stride_detector_cover] engine_0.trace709: finished (returncode=0)
SBY 18:31:32 [stride_detector_cover] engine_0.trace716: starting process "cd stride_detector_cover/engine_0; yosys -ql trace716.log trace716.ys"
SBY 18:31:33 [stride_detector_cover] engine_0.trace710: finished (returncode=0)
SBY 18:31:33 [stride_detector_cover] engine_0: ##   0:19:27  Reached cover statement at stride_values.stride_values_2.stride_2_seen in step 0.
SBY 18:31:33 [stride_detector_cover] engine_0: ##   0:19:27  Writing trace to Verilog testbench: engine_0/trace1055_tb.v
SBY 18:31:33 [stride_detector_cover] engine_0: ##   0:19:27  Writing trace to constraints file: engine_0/trace1055.smtc
SBY 18:31:33 [stride_detector_cover] engine_0.trace717: starting process "cd stride_detector_cover/engine_0; yosys -ql trace717.log trace717.ys"
SBY 18:31:33 [stride_detector_cover] engine_0: ##   0:19:27  Writing trace to Yosys witness file: engine_0/trace1055.yw
SBY 18:31:33 [stride_detector_cover] engine_0.trace1055: Generating simulation trace for witness file: engine_0/trace1055.yw
SBY 18:31:33 [stride_detector_cover] engine_0: ##   0:19:27  Checking cover reachability in step 0..
SBY 18:31:34 [stride_detector_cover] engine_0.trace711: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:34 [stride_detector_cover] engine_0.trace711: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:34 [stride_detector_cover] engine_0.trace711: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:34 [stride_detector_cover] engine_0.trace711: This license was issued to John P Wickerson.
SBY 18:31:34 [stride_detector_cover] engine_0.trace711: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:34 [stride_detector_cover] engine_0: ##   0:19:28  Reached cover statement at single_stride_n_overflow in step 0.
SBY 18:31:34 [stride_detector_cover] engine_0: ##   0:19:28  Writing trace to Verilog testbench: engine_0/trace1056_tb.v
SBY 18:31:34 [stride_detector_cover] engine_0: ##   0:19:28  Writing trace to constraints file: engine_0/trace1056.smtc
SBY 18:31:34 [stride_detector_cover] engine_0.trace712: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:34 [stride_detector_cover] engine_0.trace712: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:34 [stride_detector_cover] engine_0.trace712: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:34 [stride_detector_cover] engine_0.trace712: This license was issued to John P Wickerson.
SBY 18:31:34 [stride_detector_cover] engine_0.trace712: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:34 [stride_detector_cover] engine_0: ##   0:19:28  Writing trace to Yosys witness file: engine_0/trace1056.yw
SBY 18:31:34 [stride_detector_cover] engine_0.trace1056: Generating simulation trace for witness file: engine_0/trace1056.yw
SBY 18:31:35 [stride_detector_cover] engine_0: ##   0:19:28  Checking cover reachability in step 0..
SBY 18:31:35 [stride_detector_cover] engine_0.trace713: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:35 [stride_detector_cover] engine_0.trace713: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:35 [stride_detector_cover] engine_0.trace713: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:35 [stride_detector_cover] engine_0.trace713: This license was issued to John P Wickerson.
SBY 18:31:35 [stride_detector_cover] engine_0.trace713: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:35 [stride_detector_cover] engine_0: ##   0:19:29  Reached cover statement at single_stride_p_overflow in step 0.
SBY 18:31:35 [stride_detector_cover] engine_0: ##   0:19:29  Writing trace to Verilog testbench: engine_0/trace1057_tb.v
SBY 18:31:35 [stride_detector_cover] engine_0: ##   0:19:29  Writing trace to constraints file: engine_0/trace1057.smtc
SBY 18:31:35 [stride_detector_cover] engine_0: ##   0:19:29  Writing trace to Yosys witness file: engine_0/trace1057.yw
SBY 18:31:35 [stride_detector_cover] engine_0.trace1057: Generating simulation trace for witness file: engine_0/trace1057.yw
SBY 18:31:36 [stride_detector_cover] engine_0: ##   0:19:29  Checking cover reachability in step 0..
SBY 18:31:36 [stride_detector_cover] engine_0.trace711: finished (returncode=0)
SBY 18:31:36 [stride_detector_cover] engine_0.trace718: starting process "cd stride_detector_cover/engine_0; yosys -ql trace718.log trace718.ys"
SBY 18:31:36 [stride_detector_cover] engine_0.trace712: finished (returncode=0)
SBY 18:31:36 [stride_detector_cover] engine_0.trace719: starting process "cd stride_detector_cover/engine_0; yosys -ql trace719.log trace719.ys"
SBY 18:31:36 [stride_detector_cover] engine_0.trace713: finished (returncode=0)
SBY 18:31:36 [stride_detector_cover] engine_0.trace720: starting process "cd stride_detector_cover/engine_0; yosys -ql trace720.log trace720.ys"
SBY 18:31:37 [stride_detector_cover] engine_0: ##   0:19:30  Reached cover statement at double_stride_pn_overflow in step 0.
SBY 18:31:37 [stride_detector_cover] engine_0: ##   0:19:31  Writing trace to Verilog testbench: engine_0/trace1058_tb.v
SBY 18:31:37 [stride_detector_cover] engine_0: ##   0:19:31  Writing trace to constraints file: engine_0/trace1058.smtc
SBY 18:31:37 [stride_detector_cover] engine_0: ##   0:19:31  Writing trace to Yosys witness file: engine_0/trace1058.yw
SBY 18:31:37 [stride_detector_cover] engine_0.trace1058: Generating simulation trace for witness file: engine_0/trace1058.yw
SBY 18:31:37 [stride_detector_cover] engine_0: ##   0:19:31  Checking cover reachability in step 0..
SBY 18:31:38 [stride_detector_cover] engine_0: ##   0:19:31  Reached cover statement at double_stride_nn_overflow in step 0.
SBY 18:31:38 [stride_detector_cover] engine_0: ##   0:19:31  Writing trace to Verilog testbench: engine_0/trace1059_tb.v
SBY 18:31:38 [stride_detector_cover] engine_0: ##   0:19:31  Writing trace to constraints file: engine_0/trace1059.smtc
SBY 18:31:38 [stride_detector_cover] engine_0: ##   0:19:32  Writing trace to Yosys witness file: engine_0/trace1059.yw
SBY 18:31:38 [stride_detector_cover] engine_0.trace1059: Generating simulation trace for witness file: engine_0/trace1059.yw
SBY 18:31:38 [stride_detector_cover] engine_0: ##   0:19:32  Checking cover reachability in step 0..
SBY 18:31:38 [stride_detector_cover] engine_0.trace714: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:38 [stride_detector_cover] engine_0.trace714: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:38 [stride_detector_cover] engine_0.trace714: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:38 [stride_detector_cover] engine_0.trace714: This license was issued to John P Wickerson.
SBY 18:31:38 [stride_detector_cover] engine_0.trace714: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:38 [stride_detector_cover] engine_0: ##   0:19:32  Reached cover statement at double_stride_pp_overflow in step 0.
SBY 18:31:38 [stride_detector_cover] engine_0: ##   0:19:32  Writing trace to Verilog testbench: engine_0/trace1060_tb.v
SBY 18:31:39 [stride_detector_cover] engine_0: ##   0:19:32  Writing trace to constraints file: engine_0/trace1060.smtc
SBY 18:31:39 [stride_detector_cover] engine_0.trace715: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:39 [stride_detector_cover] engine_0.trace715: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:39 [stride_detector_cover] engine_0.trace715: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:39 [stride_detector_cover] engine_0.trace715: This license was issued to John P Wickerson.
SBY 18:31:39 [stride_detector_cover] engine_0.trace715: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:39 [stride_detector_cover] engine_0: ##   0:19:33  Writing trace to Yosys witness file: engine_0/trace1060.yw
SBY 18:31:39 [stride_detector_cover] engine_0.trace1060: Generating simulation trace for witness file: engine_0/trace1060.yw
SBY 18:31:39 [stride_detector_cover] engine_0: ##   0:19:33  Checking cover reachability in step 0..
SBY 18:31:40 [stride_detector_cover] engine_0.trace714: finished (returncode=0)
SBY 18:31:40 [stride_detector_cover] engine_0.trace721: starting process "cd stride_detector_cover/engine_0; yosys -ql trace721.log trace721.ys"
SBY 18:31:40 [stride_detector_cover] engine_0.trace715: finished (returncode=0)
SBY 18:31:40 [stride_detector_cover] engine_0: ##   0:19:34  Reached cover statement at double_stride_np_overflow in step 0.
SBY 18:31:40 [stride_detector_cover] engine_0: ##   0:19:34  Writing trace to Verilog testbench: engine_0/trace1061_tb.v
SBY 18:31:40 [stride_detector_cover] engine_0: ##   0:19:34  Writing trace to constraints file: engine_0/trace1061.smtc
SBY 18:31:40 [stride_detector_cover] engine_0: ##   0:19:34  Writing trace to Yosys witness file: engine_0/trace1061.yw
SBY 18:31:40 [stride_detector_cover] engine_0.trace722: starting process "cd stride_detector_cover/engine_0; yosys -ql trace722.log trace722.ys"
SBY 18:31:40 [stride_detector_cover] engine_0.trace1061: Generating simulation trace for witness file: engine_0/trace1061.yw
SBY 18:31:41 [stride_detector_cover] engine_0: ##   0:19:34  Checking cover reachability in step 0..
SBY 18:31:41 [stride_detector_cover] engine_0.trace716: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:41 [stride_detector_cover] engine_0.trace716: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:41 [stride_detector_cover] engine_0.trace716: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:41 [stride_detector_cover] engine_0.trace716: This license was issued to John P Wickerson.
SBY 18:31:41 [stride_detector_cover] engine_0.trace716: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:41 [stride_detector_cover] engine_0.trace717: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:41 [stride_detector_cover] engine_0.trace717: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:41 [stride_detector_cover] engine_0.trace717: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:41 [stride_detector_cover] engine_0.trace717: This license was issued to John P Wickerson.
SBY 18:31:41 [stride_detector_cover] engine_0.trace717: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:42 [stride_detector_cover] engine_0: ##   0:19:35  Unreached cover statement at single_stride_to_double.
SBY 18:31:42 [stride_detector_cover] engine_0: ##   0:19:35  Unreached cover statement at no_stride_to_single.
SBY 18:31:42 [stride_detector_cover] engine_0: ##   0:19:35  Unreached cover statement at no_stride_to_double.
SBY 18:31:42 [stride_detector_cover] engine_0: ##   0:19:35  Unreached cover statement at double_stride_to_single.
SBY 18:31:42 [stride_detector_cover] engine_0.trace716: finished (returncode=0)
SBY 18:31:42 [stride_detector_cover] engine_0.trace723: starting process "cd stride_detector_cover/engine_0; yosys -ql trace723.log trace723.ys"
SBY 18:31:42 [stride_detector_cover] engine_0: ##   0:19:36  Status: failed
SBY 18:31:42 [stride_detector_cover] engine_0.trace717: finished (returncode=0)
SBY 18:31:43 [stride_detector_cover] engine_0.trace724: starting process "cd stride_detector_cover/engine_0; yosys -ql trace724.log trace724.ys"
SBY 18:31:43 [stride_detector_cover] engine_0: finished (returncode=1)
SBY 18:31:43 [stride_detector_cover] engine_0.trace725: starting process "cd stride_detector_cover/engine_0; yosys -ql trace725.log trace725.ys"
SBY 18:31:43 [stride_detector_cover] engine_0.trace718: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:43 [stride_detector_cover] engine_0.trace718: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:43 [stride_detector_cover] engine_0.trace718: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:43 [stride_detector_cover] engine_0.trace718: This license was issued to John P Wickerson.
SBY 18:31:43 [stride_detector_cover] engine_0.trace718: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:43 [stride_detector_cover] engine_0.trace719: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:43 [stride_detector_cover] engine_0.trace719: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:43 [stride_detector_cover] engine_0.trace719: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:43 [stride_detector_cover] engine_0.trace719: This license was issued to John P Wickerson.
SBY 18:31:43 [stride_detector_cover] engine_0.trace719: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:44 [stride_detector_cover] engine_0.trace720: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:44 [stride_detector_cover] engine_0.trace720: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:44 [stride_detector_cover] engine_0.trace720: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:44 [stride_detector_cover] engine_0.trace720: This license was issued to John P Wickerson.
SBY 18:31:44 [stride_detector_cover] engine_0.trace720: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:44 [stride_detector_cover] engine_0.trace718: finished (returncode=0)
SBY 18:31:44 [stride_detector_cover] engine_0.trace726: starting process "cd stride_detector_cover/engine_0; yosys -ql trace726.log trace726.ys"
SBY 18:31:44 [stride_detector_cover] engine_0.trace719: finished (returncode=0)
SBY 18:31:45 [stride_detector_cover] engine_0.trace727: starting process "cd stride_detector_cover/engine_0; yosys -ql trace727.log trace727.ys"
SBY 18:31:45 [stride_detector_cover] engine_0.trace720: finished (returncode=0)
SBY 18:31:45 [stride_detector_cover] engine_0.trace728: starting process "cd stride_detector_cover/engine_0; yosys -ql trace728.log trace728.ys"
SBY 18:31:46 [stride_detector_cover] engine_0.trace721: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:46 [stride_detector_cover] engine_0.trace721: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:46 [stride_detector_cover] engine_0.trace721: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:46 [stride_detector_cover] engine_0.trace721: This license was issued to John P Wickerson.
SBY 18:31:46 [stride_detector_cover] engine_0.trace721: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:46 [stride_detector_cover] engine_0.trace722: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:46 [stride_detector_cover] engine_0.trace722: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:46 [stride_detector_cover] engine_0.trace722: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:46 [stride_detector_cover] engine_0.trace722: This license was issued to John P Wickerson.
SBY 18:31:46 [stride_detector_cover] engine_0.trace722: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:47 [stride_detector_cover] engine_0.trace721: finished (returncode=0)
SBY 18:31:47 [stride_detector_cover] engine_0.trace729: starting process "cd stride_detector_cover/engine_0; yosys -ql trace729.log trace729.ys"
SBY 18:31:47 [stride_detector_cover] engine_0.trace722: finished (returncode=0)
SBY 18:31:47 [stride_detector_cover] engine_0.trace730: starting process "cd stride_detector_cover/engine_0; yosys -ql trace730.log trace730.ys"
SBY 18:31:48 [stride_detector_cover] engine_0.trace723: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:48 [stride_detector_cover] engine_0.trace723: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:48 [stride_detector_cover] engine_0.trace723: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:48 [stride_detector_cover] engine_0.trace723: This license was issued to John P Wickerson.
SBY 18:31:48 [stride_detector_cover] engine_0.trace723: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:48 [stride_detector_cover] engine_0.trace724: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:48 [stride_detector_cover] engine_0.trace724: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:48 [stride_detector_cover] engine_0.trace724: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:48 [stride_detector_cover] engine_0.trace724: This license was issued to John P Wickerson.
SBY 18:31:48 [stride_detector_cover] engine_0.trace724: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:49 [stride_detector_cover] engine_0.trace725: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:49 [stride_detector_cover] engine_0.trace725: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:49 [stride_detector_cover] engine_0.trace725: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:49 [stride_detector_cover] engine_0.trace725: This license was issued to John P Wickerson.
SBY 18:31:49 [stride_detector_cover] engine_0.trace725: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:49 [stride_detector_cover] engine_0.trace723: finished (returncode=0)
SBY 18:31:49 [stride_detector_cover] engine_0.trace731: starting process "cd stride_detector_cover/engine_0; yosys -ql trace731.log trace731.ys"
SBY 18:31:49 [stride_detector_cover] engine_0.trace724: finished (returncode=0)
SBY 18:31:49 [stride_detector_cover] engine_0.trace725: finished (returncode=0)
SBY 18:31:50 [stride_detector_cover] engine_0.trace732: starting process "cd stride_detector_cover/engine_0; yosys -ql trace732.log trace732.ys"
SBY 18:31:50 [stride_detector_cover] engine_0.trace733: starting process "cd stride_detector_cover/engine_0; yosys -ql trace733.log trace733.ys"
SBY 18:31:50 [stride_detector_cover] engine_0.trace726: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:50 [stride_detector_cover] engine_0.trace726: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:50 [stride_detector_cover] engine_0.trace726: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:50 [stride_detector_cover] engine_0.trace726: This license was issued to John P Wickerson.
SBY 18:31:50 [stride_detector_cover] engine_0.trace726: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:50 [stride_detector_cover] engine_0.trace727: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:50 [stride_detector_cover] engine_0.trace727: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:51 [stride_detector_cover] engine_0.trace727: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:51 [stride_detector_cover] engine_0.trace727: This license was issued to John P Wickerson.
SBY 18:31:51 [stride_detector_cover] engine_0.trace727: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:51 [stride_detector_cover] engine_0.trace728: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:51 [stride_detector_cover] engine_0.trace728: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:51 [stride_detector_cover] engine_0.trace728: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:51 [stride_detector_cover] engine_0.trace728: This license was issued to John P Wickerson.
SBY 18:31:51 [stride_detector_cover] engine_0.trace728: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:51 [stride_detector_cover] engine_0.trace726: finished (returncode=0)
SBY 18:31:51 [stride_detector_cover] engine_0.trace734: starting process "cd stride_detector_cover/engine_0; yosys -ql trace734.log trace734.ys"
SBY 18:31:52 [stride_detector_cover] engine_0.trace727: finished (returncode=0)
SBY 18:31:52 [stride_detector_cover] engine_0.trace735: starting process "cd stride_detector_cover/engine_0; yosys -ql trace735.log trace735.ys"
SBY 18:31:52 [stride_detector_cover] engine_0.trace728: finished (returncode=0)
SBY 18:31:52 [stride_detector_cover] engine_0.trace736: starting process "cd stride_detector_cover/engine_0; yosys -ql trace736.log trace736.ys"
SBY 18:31:53 [stride_detector_cover] engine_0.trace729: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:53 [stride_detector_cover] engine_0.trace729: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:53 [stride_detector_cover] engine_0.trace729: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:53 [stride_detector_cover] engine_0.trace729: This license was issued to John P Wickerson.
SBY 18:31:53 [stride_detector_cover] engine_0.trace729: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:54 [stride_detector_cover] engine_0.trace730: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:54 [stride_detector_cover] engine_0.trace730: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:54 [stride_detector_cover] engine_0.trace730: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:54 [stride_detector_cover] engine_0.trace730: This license was issued to John P Wickerson.
SBY 18:31:54 [stride_detector_cover] engine_0.trace730: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:54 [stride_detector_cover] engine_0.trace729: finished (returncode=0)
SBY 18:31:55 [stride_detector_cover] engine_0.trace730: finished (returncode=0)
SBY 18:31:55 [stride_detector_cover] engine_0.trace737: starting process "cd stride_detector_cover/engine_0; yosys -ql trace737.log trace737.ys"
SBY 18:31:55 [stride_detector_cover] engine_0.trace738: starting process "cd stride_detector_cover/engine_0; yosys -ql trace738.log trace738.ys"
SBY 18:31:55 [stride_detector_cover] engine_0.trace731: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:55 [stride_detector_cover] engine_0.trace731: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:55 [stride_detector_cover] engine_0.trace731: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:55 [stride_detector_cover] engine_0.trace731: This license was issued to John P Wickerson.
SBY 18:31:55 [stride_detector_cover] engine_0.trace731: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:56 [stride_detector_cover] engine_0.trace733: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:56 [stride_detector_cover] engine_0.trace733: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:56 [stride_detector_cover] engine_0.trace733: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:56 [stride_detector_cover] engine_0.trace733: This license was issued to John P Wickerson.
SBY 18:31:56 [stride_detector_cover] engine_0.trace733: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:56 [stride_detector_cover] engine_0.trace732: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:56 [stride_detector_cover] engine_0.trace732: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:56 [stride_detector_cover] engine_0.trace732: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:56 [stride_detector_cover] engine_0.trace732: This license was issued to John P Wickerson.
SBY 18:31:56 [stride_detector_cover] engine_0.trace732: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:56 [stride_detector_cover] engine_0.trace731: finished (returncode=0)
SBY 18:31:56 [stride_detector_cover] engine_0.trace739: starting process "cd stride_detector_cover/engine_0; yosys -ql trace739.log trace739.ys"
SBY 18:31:57 [stride_detector_cover] engine_0.trace733: finished (returncode=0)
SBY 18:31:57 [stride_detector_cover] engine_0.trace732: finished (returncode=0)
SBY 18:31:57 [stride_detector_cover] engine_0.trace740: starting process "cd stride_detector_cover/engine_0; yosys -ql trace740.log trace740.ys"
SBY 18:31:57 [stride_detector_cover] engine_0.trace741: starting process "cd stride_detector_cover/engine_0; yosys -ql trace741.log trace741.ys"
SBY 18:31:57 [stride_detector_cover] engine_0.trace734: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:57 [stride_detector_cover] engine_0.trace734: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:57 [stride_detector_cover] engine_0.trace734: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:57 [stride_detector_cover] engine_0.trace734: This license was issued to John P Wickerson.
SBY 18:31:57 [stride_detector_cover] engine_0.trace734: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:57 [stride_detector_cover] engine_0.trace735: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:57 [stride_detector_cover] engine_0.trace735: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:57 [stride_detector_cover] engine_0.trace735: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:58 [stride_detector_cover] engine_0.trace735: This license was issued to John P Wickerson.
SBY 18:31:58 [stride_detector_cover] engine_0.trace735: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:58 [stride_detector_cover] engine_0.trace736: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:31:58 [stride_detector_cover] engine_0.trace736: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:31:58 [stride_detector_cover] engine_0.trace736: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:31:58 [stride_detector_cover] engine_0.trace736: This license was issued to John P Wickerson.
SBY 18:31:58 [stride_detector_cover] engine_0.trace736: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:31:58 [stride_detector_cover] engine_0.trace734: finished (returncode=0)
SBY 18:31:58 [stride_detector_cover] engine_0.trace742: starting process "cd stride_detector_cover/engine_0; yosys -ql trace742.log trace742.ys"
SBY 18:31:58 [stride_detector_cover] engine_0.trace735: finished (returncode=0)
SBY 18:31:59 [stride_detector_cover] engine_0.trace743: starting process "cd stride_detector_cover/engine_0; yosys -ql trace743.log trace743.ys"
SBY 18:31:59 [stride_detector_cover] engine_0.trace736: finished (returncode=0)
SBY 18:31:59 [stride_detector_cover] engine_0.trace744: starting process "cd stride_detector_cover/engine_0; yosys -ql trace744.log trace744.ys"
SBY 18:32:00 [stride_detector_cover] engine_0.trace737: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:00 [stride_detector_cover] engine_0.trace737: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:01 [stride_detector_cover] engine_0.trace737: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:01 [stride_detector_cover] engine_0.trace737: This license was issued to John P Wickerson.
SBY 18:32:01 [stride_detector_cover] engine_0.trace737: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:01 [stride_detector_cover] engine_0.trace738: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:01 [stride_detector_cover] engine_0.trace738: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:01 [stride_detector_cover] engine_0.trace738: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:01 [stride_detector_cover] engine_0.trace738: This license was issued to John P Wickerson.
SBY 18:32:01 [stride_detector_cover] engine_0.trace738: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:01 [stride_detector_cover] engine_0.trace737: finished (returncode=0)
SBY 18:32:02 [stride_detector_cover] engine_0.trace738: finished (returncode=0)
SBY 18:32:02 [stride_detector_cover] engine_0.trace745: starting process "cd stride_detector_cover/engine_0; yosys -ql trace745.log trace745.ys"
SBY 18:32:02 [stride_detector_cover] engine_0.trace739: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:02 [stride_detector_cover] engine_0.trace739: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:02 [stride_detector_cover] engine_0.trace739: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:02 [stride_detector_cover] engine_0.trace739: This license was issued to John P Wickerson.
SBY 18:32:02 [stride_detector_cover] engine_0.trace739: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:02 [stride_detector_cover] engine_0.trace746: starting process "cd stride_detector_cover/engine_0; yosys -ql trace746.log trace746.ys"
SBY 18:32:03 [stride_detector_cover] engine_0.trace739: finished (returncode=0)
SBY 18:32:03 [stride_detector_cover] engine_0.trace747: starting process "cd stride_detector_cover/engine_0; yosys -ql trace747.log trace747.ys"
SBY 18:32:03 [stride_detector_cover] engine_0.trace740: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:03 [stride_detector_cover] engine_0.trace740: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:03 [stride_detector_cover] engine_0.trace740: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:03 [stride_detector_cover] engine_0.trace740: This license was issued to John P Wickerson.
SBY 18:32:03 [stride_detector_cover] engine_0.trace740: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:03 [stride_detector_cover] engine_0.trace741: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:03 [stride_detector_cover] engine_0.trace741: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:03 [stride_detector_cover] engine_0.trace741: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:03 [stride_detector_cover] engine_0.trace741: This license was issued to John P Wickerson.
SBY 18:32:03 [stride_detector_cover] engine_0.trace741: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:04 [stride_detector_cover] engine_0.trace740: finished (returncode=0)
SBY 18:32:04 [stride_detector_cover] engine_0.trace742: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:04 [stride_detector_cover] engine_0.trace742: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:04 [stride_detector_cover] engine_0.trace742: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:04 [stride_detector_cover] engine_0.trace742: This license was issued to John P Wickerson.
SBY 18:32:04 [stride_detector_cover] engine_0.trace742: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:04 [stride_detector_cover] engine_0.trace741: finished (returncode=0)
SBY 18:32:04 [stride_detector_cover] engine_0.trace748: starting process "cd stride_detector_cover/engine_0; yosys -ql trace748.log trace748.ys"
SBY 18:32:04 [stride_detector_cover] engine_0.trace743: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:04 [stride_detector_cover] engine_0.trace743: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:04 [stride_detector_cover] engine_0.trace743: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:04 [stride_detector_cover] engine_0.trace743: This license was issued to John P Wickerson.
SBY 18:32:04 [stride_detector_cover] engine_0.trace743: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:04 [stride_detector_cover] engine_0.trace749: starting process "cd stride_detector_cover/engine_0; yosys -ql trace749.log trace749.ys"
SBY 18:32:04 [stride_detector_cover] engine_0.trace744: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:05 [stride_detector_cover] engine_0.trace744: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:05 [stride_detector_cover] engine_0.trace744: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:05 [stride_detector_cover] engine_0.trace744: This license was issued to John P Wickerson.
SBY 18:32:05 [stride_detector_cover] engine_0.trace744: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:05 [stride_detector_cover] engine_0.trace742: finished (returncode=0)
SBY 18:32:05 [stride_detector_cover] engine_0.trace750: starting process "cd stride_detector_cover/engine_0; yosys -ql trace750.log trace750.ys"
SBY 18:32:05 [stride_detector_cover] engine_0.trace743: finished (returncode=0)
SBY 18:32:05 [stride_detector_cover] engine_0.trace751: starting process "cd stride_detector_cover/engine_0; yosys -ql trace751.log trace751.ys"
SBY 18:32:06 [stride_detector_cover] engine_0.trace744: finished (returncode=0)
SBY 18:32:06 [stride_detector_cover] engine_0.trace752: starting process "cd stride_detector_cover/engine_0; yosys -ql trace752.log trace752.ys"
SBY 18:32:07 [stride_detector_cover] engine_0.trace745: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:07 [stride_detector_cover] engine_0.trace745: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:07 [stride_detector_cover] engine_0.trace745: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:07 [stride_detector_cover] engine_0.trace745: This license was issued to John P Wickerson.
SBY 18:32:07 [stride_detector_cover] engine_0.trace745: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:07 [stride_detector_cover] engine_0.trace746: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:07 [stride_detector_cover] engine_0.trace746: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:07 [stride_detector_cover] engine_0.trace746: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:07 [stride_detector_cover] engine_0.trace746: This license was issued to John P Wickerson.
SBY 18:32:07 [stride_detector_cover] engine_0.trace746: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:08 [stride_detector_cover] engine_0.trace745: finished (returncode=0)
SBY 18:32:08 [stride_detector_cover] engine_0.trace753: starting process "cd stride_detector_cover/engine_0; yosys -ql trace753.log trace753.ys"
SBY 18:32:08 [stride_detector_cover] engine_0.trace747: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:08 [stride_detector_cover] engine_0.trace747: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:08 [stride_detector_cover] engine_0.trace747: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:08 [stride_detector_cover] engine_0.trace747: This license was issued to John P Wickerson.
SBY 18:32:08 [stride_detector_cover] engine_0.trace747: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:08 [stride_detector_cover] engine_0.trace746: finished (returncode=0)
SBY 18:32:09 [stride_detector_cover] engine_0.trace754: starting process "cd stride_detector_cover/engine_0; yosys -ql trace754.log trace754.ys"
SBY 18:32:09 [stride_detector_cover] engine_0.trace747: finished (returncode=0)
SBY 18:32:09 [stride_detector_cover] engine_0.trace755: starting process "cd stride_detector_cover/engine_0; yosys -ql trace755.log trace755.ys"
SBY 18:32:10 [stride_detector_cover] engine_0.trace749: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:10 [stride_detector_cover] engine_0.trace749: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:10 [stride_detector_cover] engine_0.trace749: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:10 [stride_detector_cover] engine_0.trace749: This license was issued to John P Wickerson.
SBY 18:32:10 [stride_detector_cover] engine_0.trace749: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:10 [stride_detector_cover] engine_0.trace748: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:10 [stride_detector_cover] engine_0.trace748: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:10 [stride_detector_cover] engine_0.trace748: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:10 [stride_detector_cover] engine_0.trace748: This license was issued to John P Wickerson.
SBY 18:32:10 [stride_detector_cover] engine_0.trace748: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:11 [stride_detector_cover] engine_0.trace750: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:11 [stride_detector_cover] engine_0.trace750: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:11 [stride_detector_cover] engine_0.trace750: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:11 [stride_detector_cover] engine_0.trace750: This license was issued to John P Wickerson.
SBY 18:32:11 [stride_detector_cover] engine_0.trace750: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:11 [stride_detector_cover] engine_0.trace749: finished (returncode=0)
SBY 18:32:11 [stride_detector_cover] engine_0.trace751: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:11 [stride_detector_cover] engine_0.trace751: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:11 [stride_detector_cover] engine_0.trace751: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:11 [stride_detector_cover] engine_0.trace751: This license was issued to John P Wickerson.
SBY 18:32:11 [stride_detector_cover] engine_0.trace751: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:11 [stride_detector_cover] engine_0.trace748: finished (returncode=0)
SBY 18:32:11 [stride_detector_cover] engine_0.trace756: starting process "cd stride_detector_cover/engine_0; yosys -ql trace756.log trace756.ys"
SBY 18:32:12 [stride_detector_cover] engine_0.trace757: starting process "cd stride_detector_cover/engine_0; yosys -ql trace757.log trace757.ys"
SBY 18:32:12 [stride_detector_cover] engine_0.trace752: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:12 [stride_detector_cover] engine_0.trace752: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:12 [stride_detector_cover] engine_0.trace752: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:12 [stride_detector_cover] engine_0.trace752: This license was issued to John P Wickerson.
SBY 18:32:12 [stride_detector_cover] engine_0.trace752: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:12 [stride_detector_cover] engine_0.trace750: finished (returncode=0)
SBY 18:32:12 [stride_detector_cover] engine_0.trace758: starting process "cd stride_detector_cover/engine_0; yosys -ql trace758.log trace758.ys"
SBY 18:32:13 [stride_detector_cover] engine_0.trace751: finished (returncode=0)
SBY 18:32:13 [stride_detector_cover] engine_0.trace759: starting process "cd stride_detector_cover/engine_0; yosys -ql trace759.log trace759.ys"
SBY 18:32:13 [stride_detector_cover] engine_0.trace752: finished (returncode=0)
SBY 18:32:13 [stride_detector_cover] engine_0.trace760: starting process "cd stride_detector_cover/engine_0; yosys -ql trace760.log trace760.ys"
SBY 18:32:15 [stride_detector_cover] engine_0.trace753: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:15 [stride_detector_cover] engine_0.trace753: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:15 [stride_detector_cover] engine_0.trace753: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:15 [stride_detector_cover] engine_0.trace753: This license was issued to John P Wickerson.
SBY 18:32:15 [stride_detector_cover] engine_0.trace753: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:15 [stride_detector_cover] engine_0.trace754: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:15 [stride_detector_cover] engine_0.trace754: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:15 [stride_detector_cover] engine_0.trace754: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:15 [stride_detector_cover] engine_0.trace754: This license was issued to John P Wickerson.
SBY 18:32:15 [stride_detector_cover] engine_0.trace754: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:16 [stride_detector_cover] engine_0.trace753: finished (returncode=0)
SBY 18:32:16 [stride_detector_cover] engine_0.trace754: finished (returncode=0)
SBY 18:32:16 [stride_detector_cover] engine_0.trace761: starting process "cd stride_detector_cover/engine_0; yosys -ql trace761.log trace761.ys"
SBY 18:32:16 [stride_detector_cover] engine_0.trace755: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:16 [stride_detector_cover] engine_0.trace755: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:17 [stride_detector_cover] engine_0.trace755: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:17 [stride_detector_cover] engine_0.trace755: This license was issued to John P Wickerson.
SBY 18:32:17 [stride_detector_cover] engine_0.trace755: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:17 [stride_detector_cover] engine_0.trace762: starting process "cd stride_detector_cover/engine_0; yosys -ql trace762.log trace762.ys"
SBY 18:32:17 [stride_detector_cover] engine_0.trace755: finished (returncode=0)
SBY 18:32:17 [stride_detector_cover] engine_0.trace763: starting process "cd stride_detector_cover/engine_0; yosys -ql trace763.log trace763.ys"
SBY 18:32:18 [stride_detector_cover] engine_0.trace756: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:18 [stride_detector_cover] engine_0.trace756: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:18 [stride_detector_cover] engine_0.trace756: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:18 [stride_detector_cover] engine_0.trace756: This license was issued to John P Wickerson.
SBY 18:32:18 [stride_detector_cover] engine_0.trace756: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:18 [stride_detector_cover] engine_0.trace757: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:18 [stride_detector_cover] engine_0.trace757: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:18 [stride_detector_cover] engine_0.trace757: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:18 [stride_detector_cover] engine_0.trace757: This license was issued to John P Wickerson.
SBY 18:32:18 [stride_detector_cover] engine_0.trace757: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:19 [stride_detector_cover] engine_0.trace758: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:19 [stride_detector_cover] engine_0.trace758: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:19 [stride_detector_cover] engine_0.trace758: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:19 [stride_detector_cover] engine_0.trace758: This license was issued to John P Wickerson.
SBY 18:32:19 [stride_detector_cover] engine_0.trace758: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:19 [stride_detector_cover] engine_0.trace756: finished (returncode=0)
SBY 18:32:19 [stride_detector_cover] engine_0.trace759: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:19 [stride_detector_cover] engine_0.trace759: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:19 [stride_detector_cover] engine_0.trace759: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:19 [stride_detector_cover] engine_0.trace759: This license was issued to John P Wickerson.
SBY 18:32:19 [stride_detector_cover] engine_0.trace759: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:19 [stride_detector_cover] engine_0.trace757: finished (returncode=0)
SBY 18:32:19 [stride_detector_cover] engine_0.trace760: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:19 [stride_detector_cover] engine_0.trace760: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:19 [stride_detector_cover] engine_0.trace760: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:19 [stride_detector_cover] engine_0.trace760: This license was issued to John P Wickerson.
SBY 18:32:19 [stride_detector_cover] engine_0.trace760: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:20 [stride_detector_cover] engine_0.trace764: starting process "cd stride_detector_cover/engine_0; yosys -ql trace764.log trace764.ys"
SBY 18:32:20 [stride_detector_cover] engine_0.trace765: starting process "cd stride_detector_cover/engine_0; yosys -ql trace765.log trace765.ys"
SBY 18:32:20 [stride_detector_cover] engine_0.trace758: finished (returncode=0)
SBY 18:32:20 [stride_detector_cover] engine_0.trace766: starting process "cd stride_detector_cover/engine_0; yosys -ql trace766.log trace766.ys"
SBY 18:32:20 [stride_detector_cover] engine_0.trace759: finished (returncode=0)
SBY 18:32:20 [stride_detector_cover] engine_0.trace767: starting process "cd stride_detector_cover/engine_0; yosys -ql trace767.log trace767.ys"
SBY 18:32:20 [stride_detector_cover] engine_0.trace760: finished (returncode=0)
SBY 18:32:21 [stride_detector_cover] engine_0.trace768: starting process "cd stride_detector_cover/engine_0; yosys -ql trace768.log trace768.ys"
SBY 18:32:22 [stride_detector_cover] engine_0.trace761: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:22 [stride_detector_cover] engine_0.trace761: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:22 [stride_detector_cover] engine_0.trace761: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:22 [stride_detector_cover] engine_0.trace761: This license was issued to John P Wickerson.
SBY 18:32:22 [stride_detector_cover] engine_0.trace761: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:22 [stride_detector_cover] engine_0.trace762: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:22 [stride_detector_cover] engine_0.trace762: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:22 [stride_detector_cover] engine_0.trace762: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:22 [stride_detector_cover] engine_0.trace762: This license was issued to John P Wickerson.
SBY 18:32:22 [stride_detector_cover] engine_0.trace762: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:23 [stride_detector_cover] engine_0.trace761: finished (returncode=0)
SBY 18:32:23 [stride_detector_cover] engine_0.trace769: starting process "cd stride_detector_cover/engine_0; yosys -ql trace769.log trace769.ys"
SBY 18:32:23 [stride_detector_cover] engine_0.trace763: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:23 [stride_detector_cover] engine_0.trace763: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:23 [stride_detector_cover] engine_0.trace763: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:23 [stride_detector_cover] engine_0.trace763: This license was issued to John P Wickerson.
SBY 18:32:23 [stride_detector_cover] engine_0.trace763: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:23 [stride_detector_cover] engine_0.trace762: finished (returncode=0)
SBY 18:32:24 [stride_detector_cover] engine_0.trace770: starting process "cd stride_detector_cover/engine_0; yosys -ql trace770.log trace770.ys"
SBY 18:32:24 [stride_detector_cover] engine_0.trace763: finished (returncode=0)
SBY 18:32:24 [stride_detector_cover] engine_0.trace771: starting process "cd stride_detector_cover/engine_0; yosys -ql trace771.log trace771.ys"
SBY 18:32:25 [stride_detector_cover] engine_0.trace764: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:25 [stride_detector_cover] engine_0.trace764: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:25 [stride_detector_cover] engine_0.trace764: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:25 [stride_detector_cover] engine_0.trace764: This license was issued to John P Wickerson.
SBY 18:32:25 [stride_detector_cover] engine_0.trace764: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:25 [stride_detector_cover] engine_0.trace765: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:25 [stride_detector_cover] engine_0.trace765: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:25 [stride_detector_cover] engine_0.trace765: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:25 [stride_detector_cover] engine_0.trace765: This license was issued to John P Wickerson.
SBY 18:32:25 [stride_detector_cover] engine_0.trace765: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:26 [stride_detector_cover] engine_0.trace766: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:26 [stride_detector_cover] engine_0.trace766: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:26 [stride_detector_cover] engine_0.trace766: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:26 [stride_detector_cover] engine_0.trace766: This license was issued to John P Wickerson.
SBY 18:32:26 [stride_detector_cover] engine_0.trace766: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:26 [stride_detector_cover] engine_0.trace767: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:26 [stride_detector_cover] engine_0.trace767: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:26 [stride_detector_cover] engine_0.trace767: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:26 [stride_detector_cover] engine_0.trace767: This license was issued to John P Wickerson.
SBY 18:32:26 [stride_detector_cover] engine_0.trace767: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:26 [stride_detector_cover] engine_0.trace768: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:26 [stride_detector_cover] engine_0.trace768: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:26 [stride_detector_cover] engine_0.trace768: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:26 [stride_detector_cover] engine_0.trace768: This license was issued to John P Wickerson.
SBY 18:32:26 [stride_detector_cover] engine_0.trace768: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:26 [stride_detector_cover] engine_0.trace764: finished (returncode=0)
SBY 18:32:27 [stride_detector_cover] engine_0.trace765: finished (returncode=0)
SBY 18:32:27 [stride_detector_cover] engine_0.trace772: starting process "cd stride_detector_cover/engine_0; yosys -ql trace772.log trace772.ys"
SBY 18:32:27 [stride_detector_cover] engine_0.trace773: starting process "cd stride_detector_cover/engine_0; yosys -ql trace773.log trace773.ys"
SBY 18:32:27 [stride_detector_cover] engine_0.trace766: finished (returncode=0)
SBY 18:32:27 [stride_detector_cover] engine_0.trace774: starting process "cd stride_detector_cover/engine_0; yosys -ql trace774.log trace774.ys"
SBY 18:32:27 [stride_detector_cover] engine_0.trace767: finished (returncode=0)
SBY 18:32:27 [stride_detector_cover] engine_0.trace768: finished (returncode=0)
SBY 18:32:27 [stride_detector_cover] engine_0.trace775: starting process "cd stride_detector_cover/engine_0; yosys -ql trace775.log trace775.ys"
SBY 18:32:28 [stride_detector_cover] engine_0.trace776: starting process "cd stride_detector_cover/engine_0; yosys -ql trace776.log trace776.ys"
SBY 18:32:29 [stride_detector_cover] engine_0.trace769: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:29 [stride_detector_cover] engine_0.trace769: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:29 [stride_detector_cover] engine_0.trace769: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:29 [stride_detector_cover] engine_0.trace769: This license was issued to John P Wickerson.
SBY 18:32:29 [stride_detector_cover] engine_0.trace769: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:29 [stride_detector_cover] engine_0.trace770: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:29 [stride_detector_cover] engine_0.trace770: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:29 [stride_detector_cover] engine_0.trace770: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:29 [stride_detector_cover] engine_0.trace770: This license was issued to John P Wickerson.
SBY 18:32:29 [stride_detector_cover] engine_0.trace770: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:30 [stride_detector_cover] engine_0.trace769: finished (returncode=0)
SBY 18:32:30 [stride_detector_cover] engine_0.trace777: starting process "cd stride_detector_cover/engine_0; yosys -ql trace777.log trace777.ys"
SBY 18:32:30 [stride_detector_cover] engine_0.trace770: finished (returncode=0)
SBY 18:32:30 [stride_detector_cover] engine_0.trace771: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:30 [stride_detector_cover] engine_0.trace771: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:30 [stride_detector_cover] engine_0.trace771: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:30 [stride_detector_cover] engine_0.trace771: This license was issued to John P Wickerson.
SBY 18:32:30 [stride_detector_cover] engine_0.trace771: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:30 [stride_detector_cover] engine_0.trace778: starting process "cd stride_detector_cover/engine_0; yosys -ql trace778.log trace778.ys"
SBY 18:32:31 [stride_detector_cover] engine_0.trace771: finished (returncode=0)
SBY 18:32:31 [stride_detector_cover] engine_0.trace779: starting process "cd stride_detector_cover/engine_0; yosys -ql trace779.log trace779.ys"
SBY 18:32:32 [stride_detector_cover] engine_0.trace773: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:32 [stride_detector_cover] engine_0.trace773: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:32 [stride_detector_cover] engine_0.trace773: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:32 [stride_detector_cover] engine_0.trace773: This license was issued to John P Wickerson.
SBY 18:32:32 [stride_detector_cover] engine_0.trace773: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:32 [stride_detector_cover] engine_0.trace772: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:32 [stride_detector_cover] engine_0.trace772: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:32 [stride_detector_cover] engine_0.trace772: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:32 [stride_detector_cover] engine_0.trace772: This license was issued to John P Wickerson.
SBY 18:32:32 [stride_detector_cover] engine_0.trace772: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:32 [stride_detector_cover] engine_0.trace774: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:32 [stride_detector_cover] engine_0.trace774: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:32 [stride_detector_cover] engine_0.trace774: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:32 [stride_detector_cover] engine_0.trace774: This license was issued to John P Wickerson.
SBY 18:32:32 [stride_detector_cover] engine_0.trace774: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:32 [stride_detector_cover] engine_0.trace776: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:33 [stride_detector_cover] engine_0.trace776: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:33 [stride_detector_cover] engine_0.trace776: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:33 [stride_detector_cover] engine_0.trace776: This license was issued to John P Wickerson.
SBY 18:32:33 [stride_detector_cover] engine_0.trace776: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:33 [stride_detector_cover] engine_0.trace775: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:33 [stride_detector_cover] engine_0.trace775: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:33 [stride_detector_cover] engine_0.trace775: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:33 [stride_detector_cover] engine_0.trace775: This license was issued to John P Wickerson.
SBY 18:32:33 [stride_detector_cover] engine_0.trace775: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:33 [stride_detector_cover] engine_0.trace773: finished (returncode=0)
SBY 18:32:33 [stride_detector_cover] engine_0.trace780: starting process "cd stride_detector_cover/engine_0; yosys -ql trace780.log trace780.ys"
SBY 18:32:33 [stride_detector_cover] engine_0.trace772: finished (returncode=0)
SBY 18:32:33 [stride_detector_cover] engine_0.trace781: starting process "cd stride_detector_cover/engine_0; yosys -ql trace781.log trace781.ys"
SBY 18:32:33 [stride_detector_cover] engine_0.trace774: finished (returncode=0)
SBY 18:32:33 [stride_detector_cover] engine_0.trace782: starting process "cd stride_detector_cover/engine_0; yosys -ql trace782.log trace782.ys"
SBY 18:32:34 [stride_detector_cover] engine_0.trace776: finished (returncode=0)
SBY 18:32:34 [stride_detector_cover] engine_0.trace775: finished (returncode=0)
SBY 18:32:34 [stride_detector_cover] engine_0.trace783: starting process "cd stride_detector_cover/engine_0; yosys -ql trace783.log trace783.ys"
SBY 18:32:34 [stride_detector_cover] engine_0.trace784: starting process "cd stride_detector_cover/engine_0; yosys -ql trace784.log trace784.ys"
SBY 18:32:35 [stride_detector_cover] engine_0.trace777: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:35 [stride_detector_cover] engine_0.trace777: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:35 [stride_detector_cover] engine_0.trace777: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:35 [stride_detector_cover] engine_0.trace777: This license was issued to John P Wickerson.
SBY 18:32:35 [stride_detector_cover] engine_0.trace777: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:36 [stride_detector_cover] engine_0.trace778: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:36 [stride_detector_cover] engine_0.trace778: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:36 [stride_detector_cover] engine_0.trace778: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:36 [stride_detector_cover] engine_0.trace778: This license was issued to John P Wickerson.
SBY 18:32:36 [stride_detector_cover] engine_0.trace778: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:36 [stride_detector_cover] engine_0.trace777: finished (returncode=0)
SBY 18:32:36 [stride_detector_cover] engine_0.trace785: starting process "cd stride_detector_cover/engine_0; yosys -ql trace785.log trace785.ys"
SBY 18:32:37 [stride_detector_cover] engine_0.trace778: finished (returncode=0)
SBY 18:32:37 [stride_detector_cover] engine_0.trace786: starting process "cd stride_detector_cover/engine_0; yosys -ql trace786.log trace786.ys"
SBY 18:32:37 [stride_detector_cover] engine_0.trace779: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:37 [stride_detector_cover] engine_0.trace779: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:37 [stride_detector_cover] engine_0.trace779: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:37 [stride_detector_cover] engine_0.trace779: This license was issued to John P Wickerson.
SBY 18:32:37 [stride_detector_cover] engine_0.trace779: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:38 [stride_detector_cover] engine_0.trace779: finished (returncode=0)
SBY 18:32:38 [stride_detector_cover] engine_0.trace787: starting process "cd stride_detector_cover/engine_0; yosys -ql trace787.log trace787.ys"
SBY 18:32:38 [stride_detector_cover] engine_0.trace780: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:38 [stride_detector_cover] engine_0.trace780: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:38 [stride_detector_cover] engine_0.trace780: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:38 [stride_detector_cover] engine_0.trace780: This license was issued to John P Wickerson.
SBY 18:32:38 [stride_detector_cover] engine_0.trace780: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:39 [stride_detector_cover] engine_0.trace781: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:39 [stride_detector_cover] engine_0.trace781: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:39 [stride_detector_cover] engine_0.trace781: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:39 [stride_detector_cover] engine_0.trace781: This license was issued to John P Wickerson.
SBY 18:32:39 [stride_detector_cover] engine_0.trace781: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:39 [stride_detector_cover] engine_0.trace782: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:39 [stride_detector_cover] engine_0.trace782: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:39 [stride_detector_cover] engine_0.trace782: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:39 [stride_detector_cover] engine_0.trace782: This license was issued to John P Wickerson.
SBY 18:32:39 [stride_detector_cover] engine_0.trace782: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:39 [stride_detector_cover] engine_0.trace783: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:39 [stride_detector_cover] engine_0.trace783: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:39 [stride_detector_cover] engine_0.trace783: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:39 [stride_detector_cover] engine_0.trace783: This license was issued to John P Wickerson.
SBY 18:32:39 [stride_detector_cover] engine_0.trace783: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:39 [stride_detector_cover] engine_0.trace784: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:39 [stride_detector_cover] engine_0.trace784: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:39 [stride_detector_cover] engine_0.trace784: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:39 [stride_detector_cover] engine_0.trace784: This license was issued to John P Wickerson.
SBY 18:32:39 [stride_detector_cover] engine_0.trace784: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:39 [stride_detector_cover] engine_0.trace780: finished (returncode=0)
SBY 18:32:40 [stride_detector_cover] engine_0.trace788: starting process "cd stride_detector_cover/engine_0; yosys -ql trace788.log trace788.ys"
SBY 18:32:40 [stride_detector_cover] engine_0.trace781: finished (returncode=0)
SBY 18:32:40 [stride_detector_cover] engine_0.trace782: finished (returncode=0)
SBY 18:32:40 [stride_detector_cover] engine_0.trace789: starting process "cd stride_detector_cover/engine_0; yosys -ql trace789.log trace789.ys"
SBY 18:32:40 [stride_detector_cover] engine_0.trace783: finished (returncode=0)
SBY 18:32:40 [stride_detector_cover] engine_0.trace790: starting process "cd stride_detector_cover/engine_0; yosys -ql trace790.log trace790.ys"
SBY 18:32:40 [stride_detector_cover] engine_0.trace784: finished (returncode=0)
SBY 18:32:41 [stride_detector_cover] engine_0.trace791: starting process "cd stride_detector_cover/engine_0; yosys -ql trace791.log trace791.ys"
SBY 18:32:41 [stride_detector_cover] engine_0.trace792: starting process "cd stride_detector_cover/engine_0; yosys -ql trace792.log trace792.ys"
SBY 18:32:42 [stride_detector_cover] engine_0.trace785: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:42 [stride_detector_cover] engine_0.trace785: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:42 [stride_detector_cover] engine_0.trace785: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:42 [stride_detector_cover] engine_0.trace785: This license was issued to John P Wickerson.
SBY 18:32:42 [stride_detector_cover] engine_0.trace785: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:42 [stride_detector_cover] engine_0.trace786: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:42 [stride_detector_cover] engine_0.trace786: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:42 [stride_detector_cover] engine_0.trace786: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:42 [stride_detector_cover] engine_0.trace786: This license was issued to John P Wickerson.
SBY 18:32:42 [stride_detector_cover] engine_0.trace786: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:43 [stride_detector_cover] engine_0.trace785: finished (returncode=0)
SBY 18:32:43 [stride_detector_cover] engine_0.trace793: starting process "cd stride_detector_cover/engine_0; yosys -ql trace793.log trace793.ys"
SBY 18:32:43 [stride_detector_cover] engine_0.trace786: finished (returncode=0)
SBY 18:32:43 [stride_detector_cover] engine_0.trace794: starting process "cd stride_detector_cover/engine_0; yosys -ql trace794.log trace794.ys"
SBY 18:32:44 [stride_detector_cover] engine_0.trace787: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:44 [stride_detector_cover] engine_0.trace787: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:44 [stride_detector_cover] engine_0.trace787: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:44 [stride_detector_cover] engine_0.trace787: This license was issued to John P Wickerson.
SBY 18:32:44 [stride_detector_cover] engine_0.trace787: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:45 [stride_detector_cover] engine_0.trace787: finished (returncode=0)
SBY 18:32:45 [stride_detector_cover] engine_0.trace795: starting process "cd stride_detector_cover/engine_0; yosys -ql trace795.log trace795.ys"
SBY 18:32:45 [stride_detector_cover] engine_0.trace788: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:45 [stride_detector_cover] engine_0.trace788: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:45 [stride_detector_cover] engine_0.trace788: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:45 [stride_detector_cover] engine_0.trace788: This license was issued to John P Wickerson.
SBY 18:32:45 [stride_detector_cover] engine_0.trace788: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:46 [stride_detector_cover] engine_0.trace789: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:46 [stride_detector_cover] engine_0.trace789: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:46 [stride_detector_cover] engine_0.trace789: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:46 [stride_detector_cover] engine_0.trace789: This license was issued to John P Wickerson.
SBY 18:32:46 [stride_detector_cover] engine_0.trace789: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:46 [stride_detector_cover] engine_0.trace790: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:46 [stride_detector_cover] engine_0.trace790: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:46 [stride_detector_cover] engine_0.trace790: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:46 [stride_detector_cover] engine_0.trace790: This license was issued to John P Wickerson.
SBY 18:32:46 [stride_detector_cover] engine_0.trace790: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:46 [stride_detector_cover] engine_0.trace791: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:46 [stride_detector_cover] engine_0.trace791: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:46 [stride_detector_cover] engine_0.trace791: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:46 [stride_detector_cover] engine_0.trace791: This license was issued to John P Wickerson.
SBY 18:32:46 [stride_detector_cover] engine_0.trace791: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:46 [stride_detector_cover] engine_0.trace792: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:46 [stride_detector_cover] engine_0.trace792: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:47 [stride_detector_cover] engine_0.trace792: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:47 [stride_detector_cover] engine_0.trace792: This license was issued to John P Wickerson.
SBY 18:32:47 [stride_detector_cover] engine_0.trace792: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:47 [stride_detector_cover] engine_0.trace788: finished (returncode=0)
SBY 18:32:47 [stride_detector_cover] engine_0.trace796: starting process "cd stride_detector_cover/engine_0; yosys -ql trace796.log trace796.ys"
SBY 18:32:47 [stride_detector_cover] engine_0.trace789: finished (returncode=0)
SBY 18:32:47 [stride_detector_cover] engine_0.trace797: starting process "cd stride_detector_cover/engine_0; yosys -ql trace797.log trace797.ys"
SBY 18:32:47 [stride_detector_cover] engine_0.trace790: finished (returncode=0)
SBY 18:32:48 [stride_detector_cover] engine_0.trace791: finished (returncode=0)
SBY 18:32:48 [stride_detector_cover] engine_0.trace798: starting process "cd stride_detector_cover/engine_0; yosys -ql trace798.log trace798.ys"
SBY 18:32:48 [stride_detector_cover] engine_0.trace792: finished (returncode=0)
SBY 18:32:48 [stride_detector_cover] engine_0.trace799: starting process "cd stride_detector_cover/engine_0; yosys -ql trace799.log trace799.ys"
SBY 18:32:48 [stride_detector_cover] engine_0.trace800: starting process "cd stride_detector_cover/engine_0; yosys -ql trace800.log trace800.ys"
SBY 18:32:49 [stride_detector_cover] engine_0.trace793: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:49 [stride_detector_cover] engine_0.trace793: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:49 [stride_detector_cover] engine_0.trace793: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:49 [stride_detector_cover] engine_0.trace793: This license was issued to John P Wickerson.
SBY 18:32:49 [stride_detector_cover] engine_0.trace793: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:49 [stride_detector_cover] engine_0.trace794: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:49 [stride_detector_cover] engine_0.trace794: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:49 [stride_detector_cover] engine_0.trace794: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:49 [stride_detector_cover] engine_0.trace794: This license was issued to John P Wickerson.
SBY 18:32:49 [stride_detector_cover] engine_0.trace794: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:50 [stride_detector_cover] engine_0.trace793: finished (returncode=0)
SBY 18:32:50 [stride_detector_cover] engine_0.trace801: starting process "cd stride_detector_cover/engine_0; yosys -ql trace801.log trace801.ys"
SBY 18:32:50 [stride_detector_cover] engine_0.trace794: finished (returncode=0)
SBY 18:32:51 [stride_detector_cover] engine_0.trace802: starting process "cd stride_detector_cover/engine_0; yosys -ql trace802.log trace802.ys"
SBY 18:32:51 [stride_detector_cover] engine_0.trace795: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:51 [stride_detector_cover] engine_0.trace795: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:51 [stride_detector_cover] engine_0.trace795: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:51 [stride_detector_cover] engine_0.trace795: This license was issued to John P Wickerson.
SBY 18:32:51 [stride_detector_cover] engine_0.trace795: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:52 [stride_detector_cover] engine_0.trace795: finished (returncode=0)
SBY 18:32:52 [stride_detector_cover] engine_0.trace803: starting process "cd stride_detector_cover/engine_0; yosys -ql trace803.log trace803.ys"
SBY 18:32:52 [stride_detector_cover] engine_0.trace796: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:53 [stride_detector_cover] engine_0.trace796: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:53 [stride_detector_cover] engine_0.trace796: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:53 [stride_detector_cover] engine_0.trace796: This license was issued to John P Wickerson.
SBY 18:32:53 [stride_detector_cover] engine_0.trace796: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:53 [stride_detector_cover] engine_0.trace797: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:53 [stride_detector_cover] engine_0.trace797: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:53 [stride_detector_cover] engine_0.trace797: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:53 [stride_detector_cover] engine_0.trace797: This license was issued to John P Wickerson.
SBY 18:32:53 [stride_detector_cover] engine_0.trace797: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:53 [stride_detector_cover] engine_0.trace798: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:53 [stride_detector_cover] engine_0.trace798: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:53 [stride_detector_cover] engine_0.trace798: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:53 [stride_detector_cover] engine_0.trace798: This license was issued to John P Wickerson.
SBY 18:32:53 [stride_detector_cover] engine_0.trace798: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:53 [stride_detector_cover] engine_0.trace796: finished (returncode=0)
SBY 18:32:54 [stride_detector_cover] engine_0.trace799: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:54 [stride_detector_cover] engine_0.trace799: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:54 [stride_detector_cover] engine_0.trace799: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:54 [stride_detector_cover] engine_0.trace799: This license was issued to John P Wickerson.
SBY 18:32:54 [stride_detector_cover] engine_0.trace799: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:54 [stride_detector_cover] engine_0.trace804: starting process "cd stride_detector_cover/engine_0; yosys -ql trace804.log trace804.ys"
SBY 18:32:54 [stride_detector_cover] engine_0.trace800: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:54 [stride_detector_cover] engine_0.trace800: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:54 [stride_detector_cover] engine_0.trace800: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:54 [stride_detector_cover] engine_0.trace800: This license was issued to John P Wickerson.
SBY 18:32:54 [stride_detector_cover] engine_0.trace800: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:54 [stride_detector_cover] engine_0.trace797: finished (returncode=0)
SBY 18:32:54 [stride_detector_cover] engine_0.trace805: starting process "cd stride_detector_cover/engine_0; yosys -ql trace805.log trace805.ys"
SBY 18:32:54 [stride_detector_cover] engine_0.trace798: finished (returncode=0)
SBY 18:32:55 [stride_detector_cover] engine_0.trace800: finished (returncode=0)
SBY 18:32:55 [stride_detector_cover] engine_0.trace799: finished (returncode=0)
SBY 18:32:55 [stride_detector_cover] engine_0.trace806: starting process "cd stride_detector_cover/engine_0; yosys -ql trace806.log trace806.ys"
SBY 18:32:55 [stride_detector_cover] engine_0.trace807: starting process "cd stride_detector_cover/engine_0; yosys -ql trace807.log trace807.ys"
SBY 18:32:55 [stride_detector_cover] engine_0.trace801: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:55 [stride_detector_cover] engine_0.trace801: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:55 [stride_detector_cover] engine_0.trace801: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:55 [stride_detector_cover] engine_0.trace801: This license was issued to John P Wickerson.
SBY 18:32:55 [stride_detector_cover] engine_0.trace801: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:55 [stride_detector_cover] engine_0.trace808: starting process "cd stride_detector_cover/engine_0; yosys -ql trace808.log trace808.ys"
SBY 18:32:56 [stride_detector_cover] engine_0.trace802: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:56 [stride_detector_cover] engine_0.trace802: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:56 [stride_detector_cover] engine_0.trace802: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:56 [stride_detector_cover] engine_0.trace802: This license was issued to John P Wickerson.
SBY 18:32:56 [stride_detector_cover] engine_0.trace802: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:56 [stride_detector_cover] engine_0.trace801: finished (returncode=0)
SBY 18:32:56 [stride_detector_cover] engine_0.trace809: starting process "cd stride_detector_cover/engine_0; yosys -ql trace809.log trace809.ys"
SBY 18:32:57 [stride_detector_cover] engine_0.trace802: finished (returncode=0)
SBY 18:32:57 [stride_detector_cover] engine_0.trace810: starting process "cd stride_detector_cover/engine_0; yosys -ql trace810.log trace810.ys"
SBY 18:32:57 [stride_detector_cover] engine_0.trace803: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:57 [stride_detector_cover] engine_0.trace803: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:57 [stride_detector_cover] engine_0.trace803: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:57 [stride_detector_cover] engine_0.trace803: This license was issued to John P Wickerson.
SBY 18:32:57 [stride_detector_cover] engine_0.trace803: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:58 [stride_detector_cover] engine_0.trace803: finished (returncode=0)
SBY 18:32:58 [stride_detector_cover] engine_0.trace811: starting process "cd stride_detector_cover/engine_0; yosys -ql trace811.log trace811.ys"
SBY 18:32:59 [stride_detector_cover] engine_0.trace804: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:59 [stride_detector_cover] engine_0.trace804: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:59 [stride_detector_cover] engine_0.trace804: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:59 [stride_detector_cover] engine_0.trace804: This license was issued to John P Wickerson.
SBY 18:32:59 [stride_detector_cover] engine_0.trace804: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:32:59 [stride_detector_cover] engine_0.trace805: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:32:59 [stride_detector_cover] engine_0.trace805: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:32:59 [stride_detector_cover] engine_0.trace805: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:32:59 [stride_detector_cover] engine_0.trace805: This license was issued to John P Wickerson.
SBY 18:32:59 [stride_detector_cover] engine_0.trace805: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:00 [stride_detector_cover] engine_0.trace804: finished (returncode=0)
SBY 18:33:00 [stride_detector_cover] engine_0.trace812: starting process "cd stride_detector_cover/engine_0; yosys -ql trace812.log trace812.ys"
SBY 18:33:00 [stride_detector_cover] engine_0.trace806: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:00 [stride_detector_cover] engine_0.trace806: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:00 [stride_detector_cover] engine_0.trace806: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:00 [stride_detector_cover] engine_0.trace806: This license was issued to John P Wickerson.
SBY 18:33:00 [stride_detector_cover] engine_0.trace806: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:00 [stride_detector_cover] engine_0.trace807: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:00 [stride_detector_cover] engine_0.trace807: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:00 [stride_detector_cover] engine_0.trace807: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:00 [stride_detector_cover] engine_0.trace807: This license was issued to John P Wickerson.
SBY 18:33:00 [stride_detector_cover] engine_0.trace807: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:00 [stride_detector_cover] engine_0.trace805: finished (returncode=0)
SBY 18:33:01 [stride_detector_cover] engine_0.trace813: starting process "cd stride_detector_cover/engine_0; yosys -ql trace813.log trace813.ys"
SBY 18:33:01 [stride_detector_cover] engine_0.trace808: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:01 [stride_detector_cover] engine_0.trace808: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:01 [stride_detector_cover] engine_0.trace808: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:01 [stride_detector_cover] engine_0.trace808: This license was issued to John P Wickerson.
SBY 18:33:01 [stride_detector_cover] engine_0.trace808: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:01 [stride_detector_cover] engine_0.trace806: finished (returncode=0)
SBY 18:33:01 [stride_detector_cover] engine_0.trace814: starting process "cd stride_detector_cover/engine_0; yosys -ql trace814.log trace814.ys"
SBY 18:33:01 [stride_detector_cover] engine_0.trace807: finished (returncode=0)
SBY 18:33:02 [stride_detector_cover] engine_0.trace815: starting process "cd stride_detector_cover/engine_0; yosys -ql trace815.log trace815.ys"
SBY 18:33:02 [stride_detector_cover] engine_0.trace808: finished (returncode=0)
SBY 18:33:02 [stride_detector_cover] engine_0.trace809: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:02 [stride_detector_cover] engine_0.trace809: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:02 [stride_detector_cover] engine_0.trace809: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:02 [stride_detector_cover] engine_0.trace809: This license was issued to John P Wickerson.
SBY 18:33:02 [stride_detector_cover] engine_0.trace809: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:02 [stride_detector_cover] engine_0.trace816: starting process "cd stride_detector_cover/engine_0; yosys -ql trace816.log trace816.ys"
SBY 18:33:03 [stride_detector_cover] engine_0.trace810: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:03 [stride_detector_cover] engine_0.trace810: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:03 [stride_detector_cover] engine_0.trace810: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:03 [stride_detector_cover] engine_0.trace810: This license was issued to John P Wickerson.
SBY 18:33:03 [stride_detector_cover] engine_0.trace810: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:03 [stride_detector_cover] engine_0.trace809: finished (returncode=0)
SBY 18:33:03 [stride_detector_cover] engine_0.trace817: starting process "cd stride_detector_cover/engine_0; yosys -ql trace817.log trace817.ys"
SBY 18:33:04 [stride_detector_cover] engine_0.trace810: finished (returncode=0)
SBY 18:33:04 [stride_detector_cover] engine_0.trace818: starting process "cd stride_detector_cover/engine_0; yosys -ql trace818.log trace818.ys"
SBY 18:33:04 [stride_detector_cover] engine_0.trace811: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:04 [stride_detector_cover] engine_0.trace811: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:04 [stride_detector_cover] engine_0.trace811: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:04 [stride_detector_cover] engine_0.trace811: This license was issued to John P Wickerson.
SBY 18:33:04 [stride_detector_cover] engine_0.trace811: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:05 [stride_detector_cover] engine_0.trace811: finished (returncode=0)
SBY 18:33:05 [stride_detector_cover] engine_0.trace819: starting process "cd stride_detector_cover/engine_0; yosys -ql trace819.log trace819.ys"
SBY 18:33:06 [stride_detector_cover] engine_0.trace812: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:06 [stride_detector_cover] engine_0.trace812: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:06 [stride_detector_cover] engine_0.trace812: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:06 [stride_detector_cover] engine_0.trace812: This license was issued to John P Wickerson.
SBY 18:33:06 [stride_detector_cover] engine_0.trace812: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:06 [stride_detector_cover] engine_0.trace813: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:06 [stride_detector_cover] engine_0.trace813: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:06 [stride_detector_cover] engine_0.trace813: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:07 [stride_detector_cover] engine_0.trace813: This license was issued to John P Wickerson.
SBY 18:33:07 [stride_detector_cover] engine_0.trace813: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:07 [stride_detector_cover] engine_0.trace812: finished (returncode=0)
SBY 18:33:07 [stride_detector_cover] engine_0.trace814: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:07 [stride_detector_cover] engine_0.trace814: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:07 [stride_detector_cover] engine_0.trace814: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:07 [stride_detector_cover] engine_0.trace814: This license was issued to John P Wickerson.
SBY 18:33:07 [stride_detector_cover] engine_0.trace814: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:07 [stride_detector_cover] engine_0.trace820: starting process "cd stride_detector_cover/engine_0; yosys -ql trace820.log trace820.ys"
SBY 18:33:07 [stride_detector_cover] engine_0.trace815: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:07 [stride_detector_cover] engine_0.trace815: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:07 [stride_detector_cover] engine_0.trace815: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:07 [stride_detector_cover] engine_0.trace815: This license was issued to John P Wickerson.
SBY 18:33:07 [stride_detector_cover] engine_0.trace815: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:08 [stride_detector_cover] engine_0.trace813: finished (returncode=0)
SBY 18:33:08 [stride_detector_cover] engine_0.trace821: starting process "cd stride_detector_cover/engine_0; yosys -ql trace821.log trace821.ys"
SBY 18:33:08 [stride_detector_cover] engine_0.trace816: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:08 [stride_detector_cover] engine_0.trace816: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:08 [stride_detector_cover] engine_0.trace816: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:08 [stride_detector_cover] engine_0.trace816: This license was issued to John P Wickerson.
SBY 18:33:08 [stride_detector_cover] engine_0.trace816: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:08 [stride_detector_cover] engine_0.trace814: finished (returncode=0)
SBY 18:33:08 [stride_detector_cover] engine_0.trace822: starting process "cd stride_detector_cover/engine_0; yosys -ql trace822.log trace822.ys"
SBY 18:33:08 [stride_detector_cover] engine_0.trace815: finished (returncode=0)
SBY 18:33:09 [stride_detector_cover] engine_0.trace823: starting process "cd stride_detector_cover/engine_0; yosys -ql trace823.log trace823.ys"
SBY 18:33:09 [stride_detector_cover] engine_0.trace816: finished (returncode=0)
SBY 18:33:09 [stride_detector_cover] engine_0.trace817: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:09 [stride_detector_cover] engine_0.trace817: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:09 [stride_detector_cover] engine_0.trace817: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:09 [stride_detector_cover] engine_0.trace817: This license was issued to John P Wickerson.
SBY 18:33:09 [stride_detector_cover] engine_0.trace817: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:09 [stride_detector_cover] engine_0.trace824: starting process "cd stride_detector_cover/engine_0; yosys -ql trace824.log trace824.ys"
SBY 18:33:10 [stride_detector_cover] engine_0.trace818: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:10 [stride_detector_cover] engine_0.trace818: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:10 [stride_detector_cover] engine_0.trace818: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:10 [stride_detector_cover] engine_0.trace818: This license was issued to John P Wickerson.
SBY 18:33:10 [stride_detector_cover] engine_0.trace818: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:10 [stride_detector_cover] engine_0.trace817: finished (returncode=0)
SBY 18:33:10 [stride_detector_cover] engine_0.trace825: starting process "cd stride_detector_cover/engine_0; yosys -ql trace825.log trace825.ys"
SBY 18:33:10 [stride_detector_cover] engine_0.trace818: finished (returncode=0)
SBY 18:33:10 [stride_detector_cover] engine_0.trace826: starting process "cd stride_detector_cover/engine_0; yosys -ql trace826.log trace826.ys"
SBY 18:33:11 [stride_detector_cover] engine_0.trace819: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:11 [stride_detector_cover] engine_0.trace819: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:11 [stride_detector_cover] engine_0.trace819: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:11 [stride_detector_cover] engine_0.trace819: This license was issued to John P Wickerson.
SBY 18:33:11 [stride_detector_cover] engine_0.trace819: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:12 [stride_detector_cover] engine_0.trace819: finished (returncode=0)
SBY 18:33:12 [stride_detector_cover] engine_0.trace827: starting process "cd stride_detector_cover/engine_0; yosys -ql trace827.log trace827.ys"
SBY 18:33:13 [stride_detector_cover] engine_0.trace820: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:13 [stride_detector_cover] engine_0.trace820: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:13 [stride_detector_cover] engine_0.trace820: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:13 [stride_detector_cover] engine_0.trace820: This license was issued to John P Wickerson.
SBY 18:33:13 [stride_detector_cover] engine_0.trace820: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:13 [stride_detector_cover] engine_0.trace821: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:13 [stride_detector_cover] engine_0.trace821: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:13 [stride_detector_cover] engine_0.trace821: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:13 [stride_detector_cover] engine_0.trace821: This license was issued to John P Wickerson.
SBY 18:33:13 [stride_detector_cover] engine_0.trace821: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:14 [stride_detector_cover] engine_0.trace822: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:14 [stride_detector_cover] engine_0.trace822: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:14 [stride_detector_cover] engine_0.trace822: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:14 [stride_detector_cover] engine_0.trace822: This license was issued to John P Wickerson.
SBY 18:33:14 [stride_detector_cover] engine_0.trace822: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:14 [stride_detector_cover] engine_0.trace820: finished (returncode=0)
SBY 18:33:14 [stride_detector_cover] engine_0.trace823: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:14 [stride_detector_cover] engine_0.trace823: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:14 [stride_detector_cover] engine_0.trace823: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:14 [stride_detector_cover] engine_0.trace823: This license was issued to John P Wickerson.
SBY 18:33:14 [stride_detector_cover] engine_0.trace823: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:14 [stride_detector_cover] engine_0.trace828: starting process "cd stride_detector_cover/engine_0; yosys -ql trace828.log trace828.ys"
SBY 18:33:14 [stride_detector_cover] engine_0.trace821: finished (returncode=0)
SBY 18:33:14 [stride_detector_cover] engine_0.trace829: starting process "cd stride_detector_cover/engine_0; yosys -ql trace829.log trace829.ys"
SBY 18:33:15 [stride_detector_cover] engine_0.trace824: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:15 [stride_detector_cover] engine_0.trace824: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:15 [stride_detector_cover] engine_0.trace824: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:15 [stride_detector_cover] engine_0.trace824: This license was issued to John P Wickerson.
SBY 18:33:15 [stride_detector_cover] engine_0.trace824: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:15 [stride_detector_cover] engine_0.trace822: finished (returncode=0)
SBY 18:33:15 [stride_detector_cover] engine_0.trace823: finished (returncode=0)
SBY 18:33:15 [stride_detector_cover] engine_0.trace830: starting process "cd stride_detector_cover/engine_0; yosys -ql trace830.log trace830.ys"
SBY 18:33:15 [stride_detector_cover] engine_0.trace831: starting process "cd stride_detector_cover/engine_0; yosys -ql trace831.log trace831.ys"
SBY 18:33:16 [stride_detector_cover] engine_0.trace824: finished (returncode=0)
SBY 18:33:16 [stride_detector_cover] engine_0.trace825: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:16 [stride_detector_cover] engine_0.trace825: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:16 [stride_detector_cover] engine_0.trace825: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:16 [stride_detector_cover] engine_0.trace825: This license was issued to John P Wickerson.
SBY 18:33:16 [stride_detector_cover] engine_0.trace825: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:16 [stride_detector_cover] engine_0.trace832: starting process "cd stride_detector_cover/engine_0; yosys -ql trace832.log trace832.ys"
SBY 18:33:16 [stride_detector_cover] engine_0.trace826: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:16 [stride_detector_cover] engine_0.trace826: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:16 [stride_detector_cover] engine_0.trace826: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:16 [stride_detector_cover] engine_0.trace826: This license was issued to John P Wickerson.
SBY 18:33:16 [stride_detector_cover] engine_0.trace826: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:17 [stride_detector_cover] engine_0.trace825: finished (returncode=0)
SBY 18:33:17 [stride_detector_cover] engine_0.trace833: starting process "cd stride_detector_cover/engine_0; yosys -ql trace833.log trace833.ys"
SBY 18:33:17 [stride_detector_cover] engine_0.trace826: finished (returncode=0)
SBY 18:33:17 [stride_detector_cover] engine_0.trace834: starting process "cd stride_detector_cover/engine_0; yosys -ql trace834.log trace834.ys"
SBY 18:33:18 [stride_detector_cover] engine_0.trace827: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:18 [stride_detector_cover] engine_0.trace827: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:18 [stride_detector_cover] engine_0.trace827: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:18 [stride_detector_cover] engine_0.trace827: This license was issued to John P Wickerson.
SBY 18:33:18 [stride_detector_cover] engine_0.trace827: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:18 [stride_detector_cover] engine_0.trace827: finished (returncode=0)
SBY 18:33:19 [stride_detector_cover] engine_0.trace835: starting process "cd stride_detector_cover/engine_0; yosys -ql trace835.log trace835.ys"
SBY 18:33:20 [stride_detector_cover] engine_0.trace828: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:20 [stride_detector_cover] engine_0.trace828: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:20 [stride_detector_cover] engine_0.trace828: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:20 [stride_detector_cover] engine_0.trace828: This license was issued to John P Wickerson.
SBY 18:33:20 [stride_detector_cover] engine_0.trace828: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:20 [stride_detector_cover] engine_0.trace829: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:20 [stride_detector_cover] engine_0.trace829: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:20 [stride_detector_cover] engine_0.trace829: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:20 [stride_detector_cover] engine_0.trace829: This license was issued to John P Wickerson.
SBY 18:33:20 [stride_detector_cover] engine_0.trace829: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:20 [stride_detector_cover] engine_0.trace831: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:20 [stride_detector_cover] engine_0.trace831: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:20 [stride_detector_cover] engine_0.trace831: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:20 [stride_detector_cover] engine_0.trace831: This license was issued to John P Wickerson.
SBY 18:33:20 [stride_detector_cover] engine_0.trace831: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:20 [stride_detector_cover] engine_0.trace828: finished (returncode=0)
SBY 18:33:21 [stride_detector_cover] engine_0.trace830: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:21 [stride_detector_cover] engine_0.trace830: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:21 [stride_detector_cover] engine_0.trace830: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:21 [stride_detector_cover] engine_0.trace830: This license was issued to John P Wickerson.
SBY 18:33:21 [stride_detector_cover] engine_0.trace830: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:21 [stride_detector_cover] engine_0.trace836: starting process "cd stride_detector_cover/engine_0; yosys -ql trace836.log trace836.ys"
SBY 18:33:21 [stride_detector_cover] engine_0.trace829: finished (returncode=0)
SBY 18:33:21 [stride_detector_cover] engine_0.trace837: starting process "cd stride_detector_cover/engine_0; yosys -ql trace837.log trace837.ys"
SBY 18:33:21 [stride_detector_cover] engine_0.trace832: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:21 [stride_detector_cover] engine_0.trace832: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:21 [stride_detector_cover] engine_0.trace832: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:21 [stride_detector_cover] engine_0.trace832: This license was issued to John P Wickerson.
SBY 18:33:21 [stride_detector_cover] engine_0.trace832: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:21 [stride_detector_cover] engine_0.trace831: finished (returncode=0)
SBY 18:33:21 [stride_detector_cover] engine_0.trace830: finished (returncode=0)
SBY 18:33:22 [stride_detector_cover] engine_0.trace838: starting process "cd stride_detector_cover/engine_0; yosys -ql trace838.log trace838.ys"
SBY 18:33:22 [stride_detector_cover] engine_0.trace839: starting process "cd stride_detector_cover/engine_0; yosys -ql trace839.log trace839.ys"
SBY 18:33:22 [stride_detector_cover] engine_0.trace832: finished (returncode=0)
SBY 18:33:22 [stride_detector_cover] engine_0.trace833: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:22 [stride_detector_cover] engine_0.trace833: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:22 [stride_detector_cover] engine_0.trace833: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:22 [stride_detector_cover] engine_0.trace833: This license was issued to John P Wickerson.
SBY 18:33:22 [stride_detector_cover] engine_0.trace833: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:22 [stride_detector_cover] engine_0.trace840: starting process "cd stride_detector_cover/engine_0; yosys -ql trace840.log trace840.ys"
SBY 18:33:23 [stride_detector_cover] engine_0.trace834: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:23 [stride_detector_cover] engine_0.trace834: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:23 [stride_detector_cover] engine_0.trace834: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:23 [stride_detector_cover] engine_0.trace834: This license was issued to John P Wickerson.
SBY 18:33:23 [stride_detector_cover] engine_0.trace834: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:23 [stride_detector_cover] engine_0.trace833: finished (returncode=0)
SBY 18:33:24 [stride_detector_cover] engine_0.trace841: starting process "cd stride_detector_cover/engine_0; yosys -ql trace841.log trace841.ys"
SBY 18:33:24 [stride_detector_cover] engine_0.trace834: finished (returncode=0)
SBY 18:33:24 [stride_detector_cover] engine_0.trace842: starting process "cd stride_detector_cover/engine_0; yosys -ql trace842.log trace842.ys"
SBY 18:33:24 [stride_detector_cover] engine_0.trace835: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:25 [stride_detector_cover] engine_0.trace835: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:25 [stride_detector_cover] engine_0.trace835: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:25 [stride_detector_cover] engine_0.trace835: This license was issued to John P Wickerson.
SBY 18:33:25 [stride_detector_cover] engine_0.trace835: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:25 [stride_detector_cover] engine_0.trace835: finished (returncode=0)
SBY 18:33:28 [stride_detector_cover] engine_0.trace837: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:28 [stride_detector_cover] engine_0.trace837: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:28 [stride_detector_cover] engine_0.trace837: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:28 [stride_detector_cover] engine_0.trace837: This license was issued to John P Wickerson.
SBY 18:33:28 [stride_detector_cover] engine_0.trace837: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:28 [stride_detector_cover] engine_0.trace837: finished (returncode=0)
SBY 18:33:28 [stride_detector_cover] engine_0.trace839: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:28 [stride_detector_cover] engine_0.trace839: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:28 [stride_detector_cover] engine_0.trace839: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:28 [stride_detector_cover] engine_0.trace839: This license was issued to John P Wickerson.
SBY 18:33:28 [stride_detector_cover] engine_0.trace839: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:28 [stride_detector_cover] engine_0.trace839: finished (returncode=0)
SBY 18:33:28 [stride_detector_cover] engine_0.trace841: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:28 [stride_detector_cover] engine_0.trace841: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:28 [stride_detector_cover] engine_0.trace841: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:28 [stride_detector_cover] engine_0.trace841: This license was issued to John P Wickerson.
SBY 18:33:28 [stride_detector_cover] engine_0.trace841: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:28 [stride_detector_cover] engine_0.trace841: finished (returncode=0)
SBY 18:33:28 [stride_detector_cover] engine_0.trace836: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:28 [stride_detector_cover] engine_0.trace836: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:28 [stride_detector_cover] engine_0.trace836: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:28 [stride_detector_cover] engine_0.trace836: This license was issued to John P Wickerson.
SBY 18:33:28 [stride_detector_cover] engine_0.trace836: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:28 [stride_detector_cover] engine_0.trace836: finished (returncode=0)
SBY 18:33:29 [stride_detector_cover] engine_0.trace840: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:29 [stride_detector_cover] engine_0.trace840: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:29 [stride_detector_cover] engine_0.trace840: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:29 [stride_detector_cover] engine_0.trace840: This license was issued to John P Wickerson.
SBY 18:33:29 [stride_detector_cover] engine_0.trace840: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:29 [stride_detector_cover] engine_0.trace840: finished (returncode=0)
SBY 18:33:29 [stride_detector_cover] engine_0.trace843: starting process "cd stride_detector_cover/engine_0; yosys -ql trace843.log trace843.ys"
SBY 18:33:29 [stride_detector_cover] engine_0.trace845: starting process "cd stride_detector_cover/engine_0; yosys -ql trace845.log trace845.ys"
SBY 18:33:29 [stride_detector_cover] engine_0.trace838: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:29 [stride_detector_cover] engine_0.trace838: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:29 [stride_detector_cover] engine_0.trace838: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:29 [stride_detector_cover] engine_0.trace838: This license was issued to John P Wickerson.
SBY 18:33:29 [stride_detector_cover] engine_0.trace838: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:29 [stride_detector_cover] engine_0.trace838: finished (returncode=0)
SBY 18:33:29 [stride_detector_cover] engine_0.trace844: starting process "cd stride_detector_cover/engine_0; yosys -ql trace844.log trace844.ys"
SBY 18:33:29 [stride_detector_cover] engine_0.trace847: starting process "cd stride_detector_cover/engine_0; yosys -ql trace847.log trace847.ys"
SBY 18:33:29 [stride_detector_cover] engine_0.trace842: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:29 [stride_detector_cover] engine_0.trace842: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:29 [stride_detector_cover] engine_0.trace842: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:29 [stride_detector_cover] engine_0.trace842: This license was issued to John P Wickerson.
SBY 18:33:29 [stride_detector_cover] engine_0.trace842: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:29 [stride_detector_cover] engine_0.trace842: finished (returncode=0)
SBY 18:33:29 [stride_detector_cover] engine_0.trace846: starting process "cd stride_detector_cover/engine_0; yosys -ql trace846.log trace846.ys"
SBY 18:33:29 [stride_detector_cover] engine_0.trace849: starting process "cd stride_detector_cover/engine_0; yosys -ql trace849.log trace849.ys"
SBY 18:33:29 [stride_detector_cover] engine_0.trace848: starting process "cd stride_detector_cover/engine_0; yosys -ql trace848.log trace848.ys"
SBY 18:33:30 [stride_detector_cover] engine_0.trace850: starting process "cd stride_detector_cover/engine_0; yosys -ql trace850.log trace850.ys"
SBY 18:33:33 [stride_detector_cover] engine_0.trace843: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:33 [stride_detector_cover] engine_0.trace843: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:33 [stride_detector_cover] engine_0.trace843: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:33 [stride_detector_cover] engine_0.trace843: This license was issued to John P Wickerson.
SBY 18:33:33 [stride_detector_cover] engine_0.trace843: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:33 [stride_detector_cover] engine_0.trace845: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:33 [stride_detector_cover] engine_0.trace845: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:33 [stride_detector_cover] engine_0.trace845: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:33 [stride_detector_cover] engine_0.trace845: This license was issued to John P Wickerson.
SBY 18:33:33 [stride_detector_cover] engine_0.trace845: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:34 [stride_detector_cover] engine_0.trace844: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:34 [stride_detector_cover] engine_0.trace844: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:34 [stride_detector_cover] engine_0.trace844: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:34 [stride_detector_cover] engine_0.trace844: This license was issued to John P Wickerson.
SBY 18:33:34 [stride_detector_cover] engine_0.trace844: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:34 [stride_detector_cover] engine_0.trace847: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:34 [stride_detector_cover] engine_0.trace847: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:34 [stride_detector_cover] engine_0.trace847: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:34 [stride_detector_cover] engine_0.trace847: This license was issued to John P Wickerson.
SBY 18:33:34 [stride_detector_cover] engine_0.trace847: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:34 [stride_detector_cover] engine_0.trace843: finished (returncode=0)
SBY 18:33:34 [stride_detector_cover] engine_0.trace851: starting process "cd stride_detector_cover/engine_0; yosys -ql trace851.log trace851.ys"
SBY 18:33:34 [stride_detector_cover] engine_0.trace846: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:34 [stride_detector_cover] engine_0.trace846: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:34 [stride_detector_cover] engine_0.trace846: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:34 [stride_detector_cover] engine_0.trace846: This license was issued to John P Wickerson.
SBY 18:33:34 [stride_detector_cover] engine_0.trace846: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:34 [stride_detector_cover] engine_0.trace848: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:34 [stride_detector_cover] engine_0.trace848: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:34 [stride_detector_cover] engine_0.trace848: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:34 [stride_detector_cover] engine_0.trace848: This license was issued to John P Wickerson.
SBY 18:33:34 [stride_detector_cover] engine_0.trace848: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:34 [stride_detector_cover] engine_0.trace845: finished (returncode=0)
SBY 18:33:34 [stride_detector_cover] engine_0.trace849: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:34 [stride_detector_cover] engine_0.trace849: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:34 [stride_detector_cover] engine_0.trace849: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:34 [stride_detector_cover] engine_0.trace849: This license was issued to John P Wickerson.
SBY 18:33:34 [stride_detector_cover] engine_0.trace849: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:35 [stride_detector_cover] engine_0.trace852: starting process "cd stride_detector_cover/engine_0; yosys -ql trace852.log trace852.ys"
SBY 18:33:35 [stride_detector_cover] engine_0.trace844: finished (returncode=0)
SBY 18:33:35 [stride_detector_cover] engine_0.trace847: finished (returncode=0)
SBY 18:33:35 [stride_detector_cover] engine_0.trace853: starting process "cd stride_detector_cover/engine_0; yosys -ql trace853.log trace853.ys"
SBY 18:33:35 [stride_detector_cover] engine_0.trace854: starting process "cd stride_detector_cover/engine_0; yosys -ql trace854.log trace854.ys"
SBY 18:33:35 [stride_detector_cover] engine_0.trace846: finished (returncode=0)
SBY 18:33:35 [stride_detector_cover] engine_0.trace848: finished (returncode=0)
SBY 18:33:36 [stride_detector_cover] engine_0.trace849: finished (returncode=0)
SBY 18:33:36 [stride_detector_cover] engine_0.trace855: starting process "cd stride_detector_cover/engine_0; yosys -ql trace855.log trace855.ys"
SBY 18:33:36 [stride_detector_cover] engine_0.trace856: starting process "cd stride_detector_cover/engine_0; yosys -ql trace856.log trace856.ys"
SBY 18:33:36 [stride_detector_cover] engine_0.trace850: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:36 [stride_detector_cover] engine_0.trace850: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:36 [stride_detector_cover] engine_0.trace850: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:36 [stride_detector_cover] engine_0.trace850: This license was issued to John P Wickerson.
SBY 18:33:36 [stride_detector_cover] engine_0.trace850: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:36 [stride_detector_cover] engine_0.trace857: starting process "cd stride_detector_cover/engine_0; yosys -ql trace857.log trace857.ys"
SBY 18:33:37 [stride_detector_cover] engine_0.trace850: finished (returncode=0)
SBY 18:33:37 [stride_detector_cover] engine_0.trace858: starting process "cd stride_detector_cover/engine_0; yosys -ql trace858.log trace858.ys"
SBY 18:33:40 [stride_detector_cover] engine_0.trace851: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:40 [stride_detector_cover] engine_0.trace851: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:40 [stride_detector_cover] engine_0.trace851: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:40 [stride_detector_cover] engine_0.trace851: This license was issued to John P Wickerson.
SBY 18:33:40 [stride_detector_cover] engine_0.trace851: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:40 [stride_detector_cover] engine_0.trace852: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:40 [stride_detector_cover] engine_0.trace852: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:40 [stride_detector_cover] engine_0.trace852: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:40 [stride_detector_cover] engine_0.trace852: This license was issued to John P Wickerson.
SBY 18:33:40 [stride_detector_cover] engine_0.trace852: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:40 [stride_detector_cover] engine_0.trace854: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:40 [stride_detector_cover] engine_0.trace854: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:40 [stride_detector_cover] engine_0.trace854: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:40 [stride_detector_cover] engine_0.trace854: This license was issued to John P Wickerson.
SBY 18:33:40 [stride_detector_cover] engine_0.trace854: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:40 [stride_detector_cover] engine_0.trace853: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:40 [stride_detector_cover] engine_0.trace853: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:40 [stride_detector_cover] engine_0.trace853: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:40 [stride_detector_cover] engine_0.trace853: This license was issued to John P Wickerson.
SBY 18:33:40 [stride_detector_cover] engine_0.trace853: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:41 [stride_detector_cover] engine_0.trace851: finished (returncode=0)
SBY 18:33:41 [stride_detector_cover] engine_0.trace859: starting process "cd stride_detector_cover/engine_0; yosys -ql trace859.log trace859.ys"
SBY 18:33:41 [stride_detector_cover] engine_0.trace852: finished (returncode=0)
SBY 18:33:41 [stride_detector_cover] engine_0.trace860: starting process "cd stride_detector_cover/engine_0; yosys -ql trace860.log trace860.ys"
SBY 18:33:41 [stride_detector_cover] engine_0.trace855: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:41 [stride_detector_cover] engine_0.trace855: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:41 [stride_detector_cover] engine_0.trace855: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:41 [stride_detector_cover] engine_0.trace855: This license was issued to John P Wickerson.
SBY 18:33:41 [stride_detector_cover] engine_0.trace855: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:41 [stride_detector_cover] engine_0.trace856: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:41 [stride_detector_cover] engine_0.trace856: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:41 [stride_detector_cover] engine_0.trace856: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:41 [stride_detector_cover] engine_0.trace856: This license was issued to John P Wickerson.
SBY 18:33:42 [stride_detector_cover] engine_0.trace856: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:42 [stride_detector_cover] engine_0.trace857: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:42 [stride_detector_cover] engine_0.trace857: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:42 [stride_detector_cover] engine_0.trace857: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:42 [stride_detector_cover] engine_0.trace857: This license was issued to John P Wickerson.
SBY 18:33:42 [stride_detector_cover] engine_0.trace857: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:42 [stride_detector_cover] engine_0.trace853: finished (returncode=0)
SBY 18:33:42 [stride_detector_cover] engine_0.trace854: finished (returncode=0)
SBY 18:33:42 [stride_detector_cover] engine_0.trace861: starting process "cd stride_detector_cover/engine_0; yosys -ql trace861.log trace861.ys"
SBY 18:33:42 [stride_detector_cover] engine_0.trace862: starting process "cd stride_detector_cover/engine_0; yosys -ql trace862.log trace862.ys"
SBY 18:33:42 [stride_detector_cover] engine_0.trace855: finished (returncode=0)
SBY 18:33:43 [stride_detector_cover] engine_0.trace858: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:43 [stride_detector_cover] engine_0.trace858: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:43 [stride_detector_cover] engine_0.trace858: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:43 [stride_detector_cover] engine_0.trace858: This license was issued to John P Wickerson.
SBY 18:33:43 [stride_detector_cover] engine_0.trace858: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:43 [stride_detector_cover] engine_0.trace857: finished (returncode=0)
SBY 18:33:43 [stride_detector_cover] engine_0.trace863: starting process "cd stride_detector_cover/engine_0; yosys -ql trace863.log trace863.ys"
SBY 18:33:43 [stride_detector_cover] engine_0.trace856: finished (returncode=0)
SBY 18:33:43 [stride_detector_cover] engine_0.trace864: starting process "cd stride_detector_cover/engine_0; yosys -ql trace864.log trace864.ys"
SBY 18:33:43 [stride_detector_cover] engine_0.trace865: starting process "cd stride_detector_cover/engine_0; yosys -ql trace865.log trace865.ys"
SBY 18:33:43 [stride_detector_cover] engine_0.trace858: finished (returncode=0)
SBY 18:33:44 [stride_detector_cover] engine_0.trace866: starting process "cd stride_detector_cover/engine_0; yosys -ql trace866.log trace866.ys"
SBY 18:33:46 [stride_detector_cover] engine_0.trace859: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:46 [stride_detector_cover] engine_0.trace859: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:46 [stride_detector_cover] engine_0.trace859: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:46 [stride_detector_cover] engine_0.trace859: This license was issued to John P Wickerson.
SBY 18:33:46 [stride_detector_cover] engine_0.trace859: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:46 [stride_detector_cover] engine_0.trace860: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:46 [stride_detector_cover] engine_0.trace860: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:46 [stride_detector_cover] engine_0.trace860: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:46 [stride_detector_cover] engine_0.trace860: This license was issued to John P Wickerson.
SBY 18:33:46 [stride_detector_cover] engine_0.trace860: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:47 [stride_detector_cover] engine_0.trace859: finished (returncode=0)
SBY 18:33:47 [stride_detector_cover] engine_0.trace861: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:47 [stride_detector_cover] engine_0.trace861: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:47 [stride_detector_cover] engine_0.trace861: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:47 [stride_detector_cover] engine_0.trace861: This license was issued to John P Wickerson.
SBY 18:33:47 [stride_detector_cover] engine_0.trace861: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:47 [stride_detector_cover] engine_0.trace862: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:47 [stride_detector_cover] engine_0.trace862: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:47 [stride_detector_cover] engine_0.trace862: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:47 [stride_detector_cover] engine_0.trace862: This license was issued to John P Wickerson.
SBY 18:33:47 [stride_detector_cover] engine_0.trace862: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:47 [stride_detector_cover] engine_0.trace867: starting process "cd stride_detector_cover/engine_0; yosys -ql trace867.log trace867.ys"
SBY 18:33:48 [stride_detector_cover] engine_0.trace860: finished (returncode=0)
SBY 18:33:48 [stride_detector_cover] engine_0.trace868: starting process "cd stride_detector_cover/engine_0; yosys -ql trace868.log trace868.ys"
SBY 18:33:48 [stride_detector_cover] engine_0.trace863: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:48 [stride_detector_cover] engine_0.trace863: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:48 [stride_detector_cover] engine_0.trace863: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:48 [stride_detector_cover] engine_0.trace863: This license was issued to John P Wickerson.
SBY 18:33:48 [stride_detector_cover] engine_0.trace863: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:48 [stride_detector_cover] engine_0.trace865: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:48 [stride_detector_cover] engine_0.trace865: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:48 [stride_detector_cover] engine_0.trace865: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:48 [stride_detector_cover] engine_0.trace865: This license was issued to John P Wickerson.
SBY 18:33:48 [stride_detector_cover] engine_0.trace865: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:48 [stride_detector_cover] engine_0.trace862: finished (returncode=0)
SBY 18:33:48 [stride_detector_cover] engine_0.trace864: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:48 [stride_detector_cover] engine_0.trace864: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:48 [stride_detector_cover] engine_0.trace864: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:48 [stride_detector_cover] engine_0.trace864: This license was issued to John P Wickerson.
SBY 18:33:48 [stride_detector_cover] engine_0.trace864: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:49 [stride_detector_cover] engine_0.trace861: finished (returncode=0)
SBY 18:33:49 [stride_detector_cover] engine_0.trace869: starting process "cd stride_detector_cover/engine_0; yosys -ql trace869.log trace869.ys"
SBY 18:33:49 [stride_detector_cover] engine_0.trace870: starting process "cd stride_detector_cover/engine_0; yosys -ql trace870.log trace870.ys"
SBY 18:33:49 [stride_detector_cover] engine_0.trace866: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:49 [stride_detector_cover] engine_0.trace866: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:49 [stride_detector_cover] engine_0.trace866: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:49 [stride_detector_cover] engine_0.trace866: This license was issued to John P Wickerson.
SBY 18:33:49 [stride_detector_cover] engine_0.trace866: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:49 [stride_detector_cover] engine_0.trace863: finished (returncode=0)
SBY 18:33:49 [stride_detector_cover] engine_0.trace871: starting process "cd stride_detector_cover/engine_0; yosys -ql trace871.log trace871.ys"
SBY 18:33:49 [stride_detector_cover] engine_0.trace864: finished (returncode=0)
SBY 18:33:50 [stride_detector_cover] engine_0.trace865: finished (returncode=0)
SBY 18:33:50 [stride_detector_cover] engine_0.trace872: starting process "cd stride_detector_cover/engine_0; yosys -ql trace872.log trace872.ys"
SBY 18:33:50 [stride_detector_cover] engine_0.trace873: starting process "cd stride_detector_cover/engine_0; yosys -ql trace873.log trace873.ys"
SBY 18:33:50 [stride_detector_cover] engine_0.trace866: finished (returncode=0)
SBY 18:33:50 [stride_detector_cover] engine_0.trace874: starting process "cd stride_detector_cover/engine_0; yosys -ql trace874.log trace874.ys"
SBY 18:33:52 [stride_detector_cover] engine_0.trace867: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:52 [stride_detector_cover] engine_0.trace867: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:52 [stride_detector_cover] engine_0.trace867: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:52 [stride_detector_cover] engine_0.trace867: This license was issued to John P Wickerson.
SBY 18:33:52 [stride_detector_cover] engine_0.trace867: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:53 [stride_detector_cover] engine_0.trace868: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:53 [stride_detector_cover] engine_0.trace868: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:53 [stride_detector_cover] engine_0.trace868: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:53 [stride_detector_cover] engine_0.trace868: This license was issued to John P Wickerson.
SBY 18:33:53 [stride_detector_cover] engine_0.trace868: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:53 [stride_detector_cover] engine_0.trace867: finished (returncode=0)
SBY 18:33:53 [stride_detector_cover] engine_0.trace870: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:53 [stride_detector_cover] engine_0.trace870: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:53 [stride_detector_cover] engine_0.trace870: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:53 [stride_detector_cover] engine_0.trace870: This license was issued to John P Wickerson.
SBY 18:33:53 [stride_detector_cover] engine_0.trace870: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:53 [stride_detector_cover] engine_0.trace869: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:53 [stride_detector_cover] engine_0.trace869: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:53 [stride_detector_cover] engine_0.trace869: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:53 [stride_detector_cover] engine_0.trace869: This license was issued to John P Wickerson.
SBY 18:33:54 [stride_detector_cover] engine_0.trace869: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:54 [stride_detector_cover] engine_0.trace875: starting process "cd stride_detector_cover/engine_0; yosys -ql trace875.log trace875.ys"
SBY 18:33:54 [stride_detector_cover] engine_0.trace868: finished (returncode=0)
SBY 18:33:54 [stride_detector_cover] engine_0.trace876: starting process "cd stride_detector_cover/engine_0; yosys -ql trace876.log trace876.ys"
SBY 18:33:54 [stride_detector_cover] engine_0.trace871: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:54 [stride_detector_cover] engine_0.trace871: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:54 [stride_detector_cover] engine_0.trace871: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:54 [stride_detector_cover] engine_0.trace871: This license was issued to John P Wickerson.
SBY 18:33:54 [stride_detector_cover] engine_0.trace871: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:54 [stride_detector_cover] engine_0.trace872: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:54 [stride_detector_cover] engine_0.trace872: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:54 [stride_detector_cover] engine_0.trace872: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:54 [stride_detector_cover] engine_0.trace872: This license was issued to John P Wickerson.
SBY 18:33:54 [stride_detector_cover] engine_0.trace872: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:54 [stride_detector_cover] engine_0.trace870: finished (returncode=0)
SBY 18:33:54 [stride_detector_cover] engine_0.trace877: starting process "cd stride_detector_cover/engine_0; yosys -ql trace877.log trace877.ys"
SBY 18:33:55 [stride_detector_cover] engine_0.trace869: finished (returncode=0)
SBY 18:33:55 [stride_detector_cover] engine_0.trace873: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:55 [stride_detector_cover] engine_0.trace873: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:55 [stride_detector_cover] engine_0.trace873: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:55 [stride_detector_cover] engine_0.trace873: This license was issued to John P Wickerson.
SBY 18:33:55 [stride_detector_cover] engine_0.trace873: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:55 [stride_detector_cover] engine_0.trace878: starting process "cd stride_detector_cover/engine_0; yosys -ql trace878.log trace878.ys"
SBY 18:33:55 [stride_detector_cover] engine_0.trace874: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:55 [stride_detector_cover] engine_0.trace874: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:55 [stride_detector_cover] engine_0.trace874: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:55 [stride_detector_cover] engine_0.trace874: This license was issued to John P Wickerson.
SBY 18:33:55 [stride_detector_cover] engine_0.trace874: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:55 [stride_detector_cover] engine_0.trace871: finished (returncode=0)
SBY 18:33:55 [stride_detector_cover] engine_0.trace879: starting process "cd stride_detector_cover/engine_0; yosys -ql trace879.log trace879.ys"
SBY 18:33:55 [stride_detector_cover] engine_0.trace872: finished (returncode=0)
SBY 18:33:56 [stride_detector_cover] engine_0.trace880: starting process "cd stride_detector_cover/engine_0; yosys -ql trace880.log trace880.ys"
SBY 18:33:56 [stride_detector_cover] engine_0.trace873: finished (returncode=0)
SBY 18:33:56 [stride_detector_cover] engine_0.trace881: starting process "cd stride_detector_cover/engine_0; yosys -ql trace881.log trace881.ys"
SBY 18:33:56 [stride_detector_cover] engine_0.trace874: finished (returncode=0)
SBY 18:33:56 [stride_detector_cover] engine_0.trace882: starting process "cd stride_detector_cover/engine_0; yosys -ql trace882.log trace882.ys"
SBY 18:33:59 [stride_detector_cover] engine_0.trace875: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:59 [stride_detector_cover] engine_0.trace875: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:59 [stride_detector_cover] engine_0.trace875: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:59 [stride_detector_cover] engine_0.trace875: This license was issued to John P Wickerson.
SBY 18:33:59 [stride_detector_cover] engine_0.trace875: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:33:59 [stride_detector_cover] engine_0.trace876: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:33:59 [stride_detector_cover] engine_0.trace876: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:33:59 [stride_detector_cover] engine_0.trace876: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:33:59 [stride_detector_cover] engine_0.trace876: This license was issued to John P Wickerson.
SBY 18:33:59 [stride_detector_cover] engine_0.trace876: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:00 [stride_detector_cover] engine_0.trace877: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:00 [stride_detector_cover] engine_0.trace877: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:00 [stride_detector_cover] engine_0.trace877: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:00 [stride_detector_cover] engine_0.trace877: This license was issued to John P Wickerson.
SBY 18:34:00 [stride_detector_cover] engine_0.trace877: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:00 [stride_detector_cover] engine_0.trace875: finished (returncode=0)
SBY 18:34:00 [stride_detector_cover] engine_0.trace876: finished (returncode=0)
SBY 18:34:00 [stride_detector_cover] engine_0.trace878: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:00 [stride_detector_cover] engine_0.trace878: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:00 [stride_detector_cover] engine_0.trace878: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:00 [stride_detector_cover] engine_0.trace878: This license was issued to John P Wickerson.
SBY 18:34:00 [stride_detector_cover] engine_0.trace878: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:00 [stride_detector_cover] engine_0.trace883: starting process "cd stride_detector_cover/engine_0; yosys -ql trace883.log trace883.ys"
SBY 18:34:00 [stride_detector_cover] engine_0.trace884: starting process "cd stride_detector_cover/engine_0; yosys -ql trace884.log trace884.ys"
SBY 18:34:00 [stride_detector_cover] engine_0.trace879: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:00 [stride_detector_cover] engine_0.trace879: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:00 [stride_detector_cover] engine_0.trace879: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:00 [stride_detector_cover] engine_0.trace879: This license was issued to John P Wickerson.
SBY 18:34:01 [stride_detector_cover] engine_0.trace879: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:01 [stride_detector_cover] engine_0.trace880: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:01 [stride_detector_cover] engine_0.trace880: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:01 [stride_detector_cover] engine_0.trace880: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:01 [stride_detector_cover] engine_0.trace880: This license was issued to John P Wickerson.
SBY 18:34:01 [stride_detector_cover] engine_0.trace880: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:01 [stride_detector_cover] engine_0.trace877: finished (returncode=0)
SBY 18:34:01 [stride_detector_cover] engine_0.trace885: starting process "cd stride_detector_cover/engine_0; yosys -ql trace885.log trace885.ys"
SBY 18:34:01 [stride_detector_cover] engine_0.trace878: finished (returncode=0)
SBY 18:34:01 [stride_detector_cover] engine_0.trace881: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:01 [stride_detector_cover] engine_0.trace881: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:01 [stride_detector_cover] engine_0.trace881: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:01 [stride_detector_cover] engine_0.trace881: This license was issued to John P Wickerson.
SBY 18:34:01 [stride_detector_cover] engine_0.trace881: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:01 [stride_detector_cover] engine_0.trace886: starting process "cd stride_detector_cover/engine_0; yosys -ql trace886.log trace886.ys"
SBY 18:34:01 [stride_detector_cover] engine_0.trace882: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:01 [stride_detector_cover] engine_0.trace882: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:01 [stride_detector_cover] engine_0.trace882: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:01 [stride_detector_cover] engine_0.trace882: This license was issued to John P Wickerson.
SBY 18:34:01 [stride_detector_cover] engine_0.trace882: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:02 [stride_detector_cover] engine_0.trace879: finished (returncode=0)
SBY 18:34:02 [stride_detector_cover] engine_0.trace887: starting process "cd stride_detector_cover/engine_0; yosys -ql trace887.log trace887.ys"
SBY 18:34:02 [stride_detector_cover] engine_0.trace880: finished (returncode=0)
SBY 18:34:02 [stride_detector_cover] engine_0.trace888: starting process "cd stride_detector_cover/engine_0; yosys -ql trace888.log trace888.ys"
SBY 18:34:02 [stride_detector_cover] engine_0.trace881: finished (returncode=0)
SBY 18:34:02 [stride_detector_cover] engine_0.trace889: starting process "cd stride_detector_cover/engine_0; yosys -ql trace889.log trace889.ys"
SBY 18:34:03 [stride_detector_cover] engine_0.trace882: finished (returncode=0)
SBY 18:34:03 [stride_detector_cover] engine_0.trace890: starting process "cd stride_detector_cover/engine_0; yosys -ql trace890.log trace890.ys"
SBY 18:34:05 [stride_detector_cover] engine_0.trace883: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:05 [stride_detector_cover] engine_0.trace883: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:05 [stride_detector_cover] engine_0.trace883: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:05 [stride_detector_cover] engine_0.trace883: This license was issued to John P Wickerson.
SBY 18:34:05 [stride_detector_cover] engine_0.trace883: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:05 [stride_detector_cover] engine_0.trace884: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:06 [stride_detector_cover] engine_0.trace884: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:06 [stride_detector_cover] engine_0.trace884: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:06 [stride_detector_cover] engine_0.trace884: This license was issued to John P Wickerson.
SBY 18:34:06 [stride_detector_cover] engine_0.trace884: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:06 [stride_detector_cover] engine_0.trace885: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:06 [stride_detector_cover] engine_0.trace885: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:06 [stride_detector_cover] engine_0.trace885: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:06 [stride_detector_cover] engine_0.trace885: This license was issued to John P Wickerson.
SBY 18:34:06 [stride_detector_cover] engine_0.trace885: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:06 [stride_detector_cover] engine_0.trace886: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:06 [stride_detector_cover] engine_0.trace886: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:06 [stride_detector_cover] engine_0.trace886: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:06 [stride_detector_cover] engine_0.trace886: This license was issued to John P Wickerson.
SBY 18:34:06 [stride_detector_cover] engine_0.trace886: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:06 [stride_detector_cover] engine_0.trace884: finished (returncode=0)
SBY 18:34:07 [stride_detector_cover] engine_0.trace883: finished (returncode=0)
SBY 18:34:07 [stride_detector_cover] engine_0.trace891: starting process "cd stride_detector_cover/engine_0; yosys -ql trace891.log trace891.ys"
SBY 18:34:07 [stride_detector_cover] engine_0.trace887: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:07 [stride_detector_cover] engine_0.trace887: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:07 [stride_detector_cover] engine_0.trace887: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:07 [stride_detector_cover] engine_0.trace887: This license was issued to John P Wickerson.
SBY 18:34:07 [stride_detector_cover] engine_0.trace887: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:07 [stride_detector_cover] engine_0.trace892: starting process "cd stride_detector_cover/engine_0; yosys -ql trace892.log trace892.ys"
SBY 18:34:07 [stride_detector_cover] engine_0.trace888: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:07 [stride_detector_cover] engine_0.trace888: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:07 [stride_detector_cover] engine_0.trace888: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:07 [stride_detector_cover] engine_0.trace888: This license was issued to John P Wickerson.
SBY 18:34:07 [stride_detector_cover] engine_0.trace888: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:07 [stride_detector_cover] engine_0.trace885: finished (returncode=0)
SBY 18:34:07 [stride_detector_cover] engine_0.trace893: starting process "cd stride_detector_cover/engine_0; yosys -ql trace893.log trace893.ys"
SBY 18:34:07 [stride_detector_cover] engine_0.trace886: finished (returncode=0)
SBY 18:34:08 [stride_detector_cover] engine_0.trace894: starting process "cd stride_detector_cover/engine_0; yosys -ql trace894.log trace894.ys"
SBY 18:34:08 [stride_detector_cover] engine_0.trace889: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:08 [stride_detector_cover] engine_0.trace889: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:08 [stride_detector_cover] engine_0.trace889: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:08 [stride_detector_cover] engine_0.trace889: This license was issued to John P Wickerson.
SBY 18:34:08 [stride_detector_cover] engine_0.trace889: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:08 [stride_detector_cover] engine_0.trace890: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:08 [stride_detector_cover] engine_0.trace890: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:08 [stride_detector_cover] engine_0.trace890: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:08 [stride_detector_cover] engine_0.trace890: This license was issued to John P Wickerson.
SBY 18:34:08 [stride_detector_cover] engine_0.trace890: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:08 [stride_detector_cover] engine_0.trace887: finished (returncode=0)
SBY 18:34:08 [stride_detector_cover] engine_0.trace888: finished (returncode=0)
SBY 18:34:09 [stride_detector_cover] engine_0.trace895: starting process "cd stride_detector_cover/engine_0; yosys -ql trace895.log trace895.ys"
SBY 18:34:09 [stride_detector_cover] engine_0.trace896: starting process "cd stride_detector_cover/engine_0; yosys -ql trace896.log trace896.ys"
SBY 18:34:09 [stride_detector_cover] engine_0.trace889: finished (returncode=0)
SBY 18:34:09 [stride_detector_cover] engine_0.trace890: finished (returncode=0)
SBY 18:34:09 [stride_detector_cover] engine_0.trace897: starting process "cd stride_detector_cover/engine_0; yosys -ql trace897.log trace897.ys"
SBY 18:34:09 [stride_detector_cover] engine_0.trace898: starting process "cd stride_detector_cover/engine_0; yosys -ql trace898.log trace898.ys"
SBY 18:34:12 [stride_detector_cover] engine_0.trace891: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:12 [stride_detector_cover] engine_0.trace891: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:12 [stride_detector_cover] engine_0.trace891: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:12 [stride_detector_cover] engine_0.trace891: This license was issued to John P Wickerson.
SBY 18:34:12 [stride_detector_cover] engine_0.trace891: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:12 [stride_detector_cover] engine_0.trace892: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:12 [stride_detector_cover] engine_0.trace892: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:13 [stride_detector_cover] engine_0.trace892: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:13 [stride_detector_cover] engine_0.trace892: This license was issued to John P Wickerson.
SBY 18:34:13 [stride_detector_cover] engine_0.trace892: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:13 [stride_detector_cover] engine_0.trace893: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:13 [stride_detector_cover] engine_0.trace893: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:13 [stride_detector_cover] engine_0.trace893: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:13 [stride_detector_cover] engine_0.trace893: This license was issued to John P Wickerson.
SBY 18:34:13 [stride_detector_cover] engine_0.trace893: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:13 [stride_detector_cover] engine_0.trace894: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:13 [stride_detector_cover] engine_0.trace894: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:13 [stride_detector_cover] engine_0.trace894: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:13 [stride_detector_cover] engine_0.trace894: This license was issued to John P Wickerson.
SBY 18:34:13 [stride_detector_cover] engine_0.trace894: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:13 [stride_detector_cover] engine_0.trace891: finished (returncode=0)
SBY 18:34:14 [stride_detector_cover] engine_0.trace899: starting process "cd stride_detector_cover/engine_0; yosys -ql trace899.log trace899.ys"
SBY 18:34:14 [stride_detector_cover] engine_0.trace892: finished (returncode=0)
SBY 18:34:14 [stride_detector_cover] engine_0.trace895: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:14 [stride_detector_cover] engine_0.trace895: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:14 [stride_detector_cover] engine_0.trace895: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:14 [stride_detector_cover] engine_0.trace895: This license was issued to John P Wickerson.
SBY 18:34:14 [stride_detector_cover] engine_0.trace895: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:14 [stride_detector_cover] engine_0.trace896: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:14 [stride_detector_cover] engine_0.trace896: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:14 [stride_detector_cover] engine_0.trace896: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:14 [stride_detector_cover] engine_0.trace896: This license was issued to John P Wickerson.
SBY 18:34:14 [stride_detector_cover] engine_0.trace896: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:14 [stride_detector_cover] engine_0.trace900: starting process "cd stride_detector_cover/engine_0; yosys -ql trace900.log trace900.ys"
SBY 18:34:14 [stride_detector_cover] engine_0.trace893: finished (returncode=0)
SBY 18:34:15 [stride_detector_cover] engine_0.trace901: starting process "cd stride_detector_cover/engine_0; yosys -ql trace901.log trace901.ys"
SBY 18:34:15 [stride_detector_cover] engine_0.trace894: finished (returncode=0)
SBY 18:34:15 [stride_detector_cover] engine_0.trace902: starting process "cd stride_detector_cover/engine_0; yosys -ql trace902.log trace902.ys"
SBY 18:34:15 [stride_detector_cover] engine_0.trace897: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:15 [stride_detector_cover] engine_0.trace897: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:15 [stride_detector_cover] engine_0.trace897: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:15 [stride_detector_cover] engine_0.trace897: This license was issued to John P Wickerson.
SBY 18:34:15 [stride_detector_cover] engine_0.trace897: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:15 [stride_detector_cover] engine_0.trace898: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:15 [stride_detector_cover] engine_0.trace898: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:15 [stride_detector_cover] engine_0.trace898: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:16 [stride_detector_cover] engine_0.trace898: This license was issued to John P Wickerson.
SBY 18:34:16 [stride_detector_cover] engine_0.trace898: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:16 [stride_detector_cover] engine_0.trace895: finished (returncode=0)
SBY 18:34:16 [stride_detector_cover] engine_0.trace896: finished (returncode=0)
SBY 18:34:16 [stride_detector_cover] engine_0.trace903: starting process "cd stride_detector_cover/engine_0; yosys -ql trace903.log trace903.ys"
SBY 18:34:16 [stride_detector_cover] engine_0.trace904: starting process "cd stride_detector_cover/engine_0; yosys -ql trace904.log trace904.ys"
SBY 18:34:17 [stride_detector_cover] engine_0.trace897: finished (returncode=0)
SBY 18:34:17 [stride_detector_cover] engine_0.trace898: finished (returncode=0)
SBY 18:34:17 [stride_detector_cover] engine_0.trace905: starting process "cd stride_detector_cover/engine_0; yosys -ql trace905.log trace905.ys"
SBY 18:34:17 [stride_detector_cover] engine_0.trace906: starting process "cd stride_detector_cover/engine_0; yosys -ql trace906.log trace906.ys"
SBY 18:34:20 [stride_detector_cover] engine_0.trace899: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:20 [stride_detector_cover] engine_0.trace899: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:20 [stride_detector_cover] engine_0.trace899: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:20 [stride_detector_cover] engine_0.trace899: This license was issued to John P Wickerson.
SBY 18:34:20 [stride_detector_cover] engine_0.trace899: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:20 [stride_detector_cover] engine_0.trace900: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:20 [stride_detector_cover] engine_0.trace900: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:20 [stride_detector_cover] engine_0.trace900: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:20 [stride_detector_cover] engine_0.trace900: This license was issued to John P Wickerson.
SBY 18:34:21 [stride_detector_cover] engine_0.trace900: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:21 [stride_detector_cover] engine_0.trace901: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:21 [stride_detector_cover] engine_0.trace901: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:21 [stride_detector_cover] engine_0.trace901: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:21 [stride_detector_cover] engine_0.trace901: This license was issued to John P Wickerson.
SBY 18:34:21 [stride_detector_cover] engine_0.trace901: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:21 [stride_detector_cover] engine_0.trace902: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:21 [stride_detector_cover] engine_0.trace902: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:21 [stride_detector_cover] engine_0.trace902: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:21 [stride_detector_cover] engine_0.trace902: This license was issued to John P Wickerson.
SBY 18:34:21 [stride_detector_cover] engine_0.trace902: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:21 [stride_detector_cover] engine_0.trace899: finished (returncode=0)
SBY 18:34:21 [stride_detector_cover] engine_0.trace907: starting process "cd stride_detector_cover/engine_0; yosys -ql trace907.log trace907.ys"
SBY 18:34:21 [stride_detector_cover] engine_0.trace900: finished (returncode=0)
SBY 18:34:22 [stride_detector_cover] engine_0.trace903: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:22 [stride_detector_cover] engine_0.trace903: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:22 [stride_detector_cover] engine_0.trace903: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:22 [stride_detector_cover] engine_0.trace903: This license was issued to John P Wickerson.
SBY 18:34:22 [stride_detector_cover] engine_0.trace903: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:22 [stride_detector_cover] engine_0.trace908: starting process "cd stride_detector_cover/engine_0; yosys -ql trace908.log trace908.ys"
SBY 18:34:22 [stride_detector_cover] engine_0.trace904: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:22 [stride_detector_cover] engine_0.trace904: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:22 [stride_detector_cover] engine_0.trace904: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:22 [stride_detector_cover] engine_0.trace904: This license was issued to John P Wickerson.
SBY 18:34:22 [stride_detector_cover] engine_0.trace904: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:22 [stride_detector_cover] engine_0.trace901: finished (returncode=0)
SBY 18:34:22 [stride_detector_cover] engine_0.trace902: finished (returncode=0)
SBY 18:34:22 [stride_detector_cover] engine_0.trace909: starting process "cd stride_detector_cover/engine_0; yosys -ql trace909.log trace909.ys"
SBY 18:34:22 [stride_detector_cover] engine_0.trace910: starting process "cd stride_detector_cover/engine_0; yosys -ql trace910.log trace910.ys"
SBY 18:34:23 [stride_detector_cover] engine_0.trace905: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:23 [stride_detector_cover] engine_0.trace905: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:23 [stride_detector_cover] engine_0.trace905: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:23 [stride_detector_cover] engine_0.trace905: This license was issued to John P Wickerson.
SBY 18:34:23 [stride_detector_cover] engine_0.trace905: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:23 [stride_detector_cover] engine_0.trace906: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:23 [stride_detector_cover] engine_0.trace906: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:23 [stride_detector_cover] engine_0.trace906: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:23 [stride_detector_cover] engine_0.trace906: This license was issued to John P Wickerson.
SBY 18:34:23 [stride_detector_cover] engine_0.trace906: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:23 [stride_detector_cover] engine_0.trace903: finished (returncode=0)
SBY 18:34:23 [stride_detector_cover] engine_0.trace904: finished (returncode=0)
SBY 18:34:23 [stride_detector_cover] engine_0.trace911: starting process "cd stride_detector_cover/engine_0; yosys -ql trace911.log trace911.ys"
SBY 18:34:23 [stride_detector_cover] engine_0.trace912: starting process "cd stride_detector_cover/engine_0; yosys -ql trace912.log trace912.ys"
SBY 18:34:24 [stride_detector_cover] engine_0.trace905: finished (returncode=0)
SBY 18:34:24 [stride_detector_cover] engine_0.trace906: finished (returncode=0)
SBY 18:34:24 [stride_detector_cover] engine_0.trace913: starting process "cd stride_detector_cover/engine_0; yosys -ql trace913.log trace913.ys"
SBY 18:34:24 [stride_detector_cover] engine_0.trace914: starting process "cd stride_detector_cover/engine_0; yosys -ql trace914.log trace914.ys"
SBY 18:34:26 [stride_detector_cover] engine_0.trace907: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:26 [stride_detector_cover] engine_0.trace907: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:26 [stride_detector_cover] engine_0.trace907: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:27 [stride_detector_cover] engine_0.trace907: This license was issued to John P Wickerson.
SBY 18:34:27 [stride_detector_cover] engine_0.trace907: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:27 [stride_detector_cover] engine_0.trace908: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:27 [stride_detector_cover] engine_0.trace908: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:27 [stride_detector_cover] engine_0.trace908: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:27 [stride_detector_cover] engine_0.trace908: This license was issued to John P Wickerson.
SBY 18:34:27 [stride_detector_cover] engine_0.trace908: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:27 [stride_detector_cover] engine_0.trace909: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:27 [stride_detector_cover] engine_0.trace909: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:27 [stride_detector_cover] engine_0.trace909: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:27 [stride_detector_cover] engine_0.trace909: This license was issued to John P Wickerson.
SBY 18:34:27 [stride_detector_cover] engine_0.trace909: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:27 [stride_detector_cover] engine_0.trace907: finished (returncode=0)
SBY 18:34:28 [stride_detector_cover] engine_0.trace910: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:28 [stride_detector_cover] engine_0.trace910: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:28 [stride_detector_cover] engine_0.trace910: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:28 [stride_detector_cover] engine_0.trace910: This license was issued to John P Wickerson.
SBY 18:34:28 [stride_detector_cover] engine_0.trace910: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:28 [stride_detector_cover] engine_0.trace915: starting process "cd stride_detector_cover/engine_0; yosys -ql trace915.log trace915.ys"
SBY 18:34:28 [stride_detector_cover] engine_0.trace908: finished (returncode=0)
SBY 18:34:28 [stride_detector_cover] engine_0.trace916: starting process "cd stride_detector_cover/engine_0; yosys -ql trace916.log trace916.ys"
SBY 18:34:28 [stride_detector_cover] engine_0.trace912: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:28 [stride_detector_cover] engine_0.trace912: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:28 [stride_detector_cover] engine_0.trace912: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:28 [stride_detector_cover] engine_0.trace912: This license was issued to John P Wickerson.
SBY 18:34:28 [stride_detector_cover] engine_0.trace912: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:28 [stride_detector_cover] engine_0.trace911: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:28 [stride_detector_cover] engine_0.trace911: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:28 [stride_detector_cover] engine_0.trace911: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:28 [stride_detector_cover] engine_0.trace911: This license was issued to John P Wickerson.
SBY 18:34:28 [stride_detector_cover] engine_0.trace911: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:29 [stride_detector_cover] engine_0.trace909: finished (returncode=0)
SBY 18:34:29 [stride_detector_cover] engine_0.trace910: finished (returncode=0)
SBY 18:34:29 [stride_detector_cover] engine_0.trace917: starting process "cd stride_detector_cover/engine_0; yosys -ql trace917.log trace917.ys"
SBY 18:34:29 [stride_detector_cover] engine_0.trace918: starting process "cd stride_detector_cover/engine_0; yosys -ql trace918.log trace918.ys"
SBY 18:34:29 [stride_detector_cover] engine_0.trace913: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:29 [stride_detector_cover] engine_0.trace913: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:29 [stride_detector_cover] engine_0.trace913: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:29 [stride_detector_cover] engine_0.trace913: This license was issued to John P Wickerson.
SBY 18:34:29 [stride_detector_cover] engine_0.trace913: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:29 [stride_detector_cover] engine_0.trace914: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:29 [stride_detector_cover] engine_0.trace914: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:29 [stride_detector_cover] engine_0.trace914: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:29 [stride_detector_cover] engine_0.trace914: This license was issued to John P Wickerson.
SBY 18:34:29 [stride_detector_cover] engine_0.trace914: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:29 [stride_detector_cover] engine_0.trace912: finished (returncode=0)
SBY 18:34:30 [stride_detector_cover] engine_0.trace911: finished (returncode=0)
SBY 18:34:30 [stride_detector_cover] engine_0.trace919: starting process "cd stride_detector_cover/engine_0; yosys -ql trace919.log trace919.ys"
SBY 18:34:30 [stride_detector_cover] engine_0.trace920: starting process "cd stride_detector_cover/engine_0; yosys -ql trace920.log trace920.ys"
SBY 18:34:30 [stride_detector_cover] engine_0.trace913: finished (returncode=0)
SBY 18:34:30 [stride_detector_cover] engine_0.trace914: finished (returncode=0)
SBY 18:34:30 [stride_detector_cover] engine_0.trace921: starting process "cd stride_detector_cover/engine_0; yosys -ql trace921.log trace921.ys"
SBY 18:34:30 [stride_detector_cover] engine_0.trace922: starting process "cd stride_detector_cover/engine_0; yosys -ql trace922.log trace922.ys"
SBY 18:34:33 [stride_detector_cover] engine_0.trace915: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:33 [stride_detector_cover] engine_0.trace915: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:33 [stride_detector_cover] engine_0.trace915: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:33 [stride_detector_cover] engine_0.trace915: This license was issued to John P Wickerson.
SBY 18:34:33 [stride_detector_cover] engine_0.trace915: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:33 [stride_detector_cover] engine_0.trace916: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:33 [stride_detector_cover] engine_0.trace916: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:33 [stride_detector_cover] engine_0.trace916: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:33 [stride_detector_cover] engine_0.trace916: This license was issued to John P Wickerson.
SBY 18:34:33 [stride_detector_cover] engine_0.trace916: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:34 [stride_detector_cover] engine_0.trace915: finished (returncode=0)
SBY 18:34:34 [stride_detector_cover] engine_0.trace917: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:34 [stride_detector_cover] engine_0.trace917: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:34 [stride_detector_cover] engine_0.trace917: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:34 [stride_detector_cover] engine_0.trace917: This license was issued to John P Wickerson.
SBY 18:34:34 [stride_detector_cover] engine_0.trace917: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:34 [stride_detector_cover] engine_0.trace918: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:34 [stride_detector_cover] engine_0.trace918: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:34 [stride_detector_cover] engine_0.trace918: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:34 [stride_detector_cover] engine_0.trace918: This license was issued to John P Wickerson.
SBY 18:34:34 [stride_detector_cover] engine_0.trace918: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:34 [stride_detector_cover] engine_0.trace923: starting process "cd stride_detector_cover/engine_0; yosys -ql trace923.log trace923.ys"
SBY 18:34:34 [stride_detector_cover] engine_0.trace916: finished (returncode=0)
SBY 18:34:34 [stride_detector_cover] engine_0.trace924: starting process "cd stride_detector_cover/engine_0; yosys -ql trace924.log trace924.ys"
SBY 18:34:35 [stride_detector_cover] engine_0.trace920: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:35 [stride_detector_cover] engine_0.trace920: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:35 [stride_detector_cover] engine_0.trace920: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:35 [stride_detector_cover] engine_0.trace920: This license was issued to John P Wickerson.
SBY 18:34:35 [stride_detector_cover] engine_0.trace920: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:35 [stride_detector_cover] engine_0.trace919: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:35 [stride_detector_cover] engine_0.trace919: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:35 [stride_detector_cover] engine_0.trace919: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:35 [stride_detector_cover] engine_0.trace919: This license was issued to John P Wickerson.
SBY 18:34:35 [stride_detector_cover] engine_0.trace919: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:35 [stride_detector_cover] engine_0.trace917: finished (returncode=0)
SBY 18:34:35 [stride_detector_cover] engine_0.trace918: finished (returncode=0)
SBY 18:34:35 [stride_detector_cover] engine_0.trace925: starting process "cd stride_detector_cover/engine_0; yosys -ql trace925.log trace925.ys"
SBY 18:34:35 [stride_detector_cover] engine_0.trace926: starting process "cd stride_detector_cover/engine_0; yosys -ql trace926.log trace926.ys"
SBY 18:34:35 [stride_detector_cover] engine_0.trace922: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:35 [stride_detector_cover] engine_0.trace922: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:35 [stride_detector_cover] engine_0.trace922: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:35 [stride_detector_cover] engine_0.trace922: This license was issued to John P Wickerson.
SBY 18:34:36 [stride_detector_cover] engine_0.trace922: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:36 [stride_detector_cover] engine_0.trace921: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:36 [stride_detector_cover] engine_0.trace921: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:36 [stride_detector_cover] engine_0.trace921: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:36 [stride_detector_cover] engine_0.trace921: This license was issued to John P Wickerson.
SBY 18:34:36 [stride_detector_cover] engine_0.trace921: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:36 [stride_detector_cover] engine_0.trace920: finished (returncode=0)
SBY 18:34:36 [stride_detector_cover] engine_0.trace927: starting process "cd stride_detector_cover/engine_0; yosys -ql trace927.log trace927.ys"
SBY 18:34:36 [stride_detector_cover] engine_0.trace919: finished (returncode=0)
SBY 18:34:36 [stride_detector_cover] engine_0.trace928: starting process "cd stride_detector_cover/engine_0; yosys -ql trace928.log trace928.ys"
SBY 18:34:36 [stride_detector_cover] engine_0.trace922: finished (returncode=0)
SBY 18:34:36 [stride_detector_cover] engine_0.trace921: finished (returncode=0)
SBY 18:34:37 [stride_detector_cover] engine_0.trace929: starting process "cd stride_detector_cover/engine_0; yosys -ql trace929.log trace929.ys"
SBY 18:34:37 [stride_detector_cover] engine_0.trace930: starting process "cd stride_detector_cover/engine_0; yosys -ql trace930.log trace930.ys"
SBY 18:34:39 [stride_detector_cover] engine_0.trace923: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:39 [stride_detector_cover] engine_0.trace923: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:39 [stride_detector_cover] engine_0.trace923: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:39 [stride_detector_cover] engine_0.trace923: This license was issued to John P Wickerson.
SBY 18:34:39 [stride_detector_cover] engine_0.trace923: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:40 [stride_detector_cover] engine_0.trace924: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:40 [stride_detector_cover] engine_0.trace924: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:40 [stride_detector_cover] engine_0.trace924: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:40 [stride_detector_cover] engine_0.trace924: This license was issued to John P Wickerson.
SBY 18:34:40 [stride_detector_cover] engine_0.trace924: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:40 [stride_detector_cover] engine_0.trace923: finished (returncode=0)
SBY 18:34:40 [stride_detector_cover] engine_0.trace925: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:40 [stride_detector_cover] engine_0.trace925: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:40 [stride_detector_cover] engine_0.trace925: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:40 [stride_detector_cover] engine_0.trace925: This license was issued to John P Wickerson.
SBY 18:34:40 [stride_detector_cover] engine_0.trace925: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:40 [stride_detector_cover] engine_0.trace926: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:40 [stride_detector_cover] engine_0.trace926: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:40 [stride_detector_cover] engine_0.trace926: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:40 [stride_detector_cover] engine_0.trace926: This license was issued to John P Wickerson.
SBY 18:34:40 [stride_detector_cover] engine_0.trace926: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:40 [stride_detector_cover] engine_0.trace931: starting process "cd stride_detector_cover/engine_0; yosys -ql trace931.log trace931.ys"
SBY 18:34:41 [stride_detector_cover] engine_0.trace924: finished (returncode=0)
SBY 18:34:41 [stride_detector_cover] engine_0.trace932: starting process "cd stride_detector_cover/engine_0; yosys -ql trace932.log trace932.ys"
SBY 18:34:41 [stride_detector_cover] engine_0.trace927: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:41 [stride_detector_cover] engine_0.trace927: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:41 [stride_detector_cover] engine_0.trace927: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:41 [stride_detector_cover] engine_0.trace927: This license was issued to John P Wickerson.
SBY 18:34:41 [stride_detector_cover] engine_0.trace927: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:41 [stride_detector_cover] engine_0.trace928: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:41 [stride_detector_cover] engine_0.trace928: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:41 [stride_detector_cover] engine_0.trace928: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:41 [stride_detector_cover] engine_0.trace928: This license was issued to John P Wickerson.
SBY 18:34:41 [stride_detector_cover] engine_0.trace928: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:41 [stride_detector_cover] engine_0.trace926: finished (returncode=0)
SBY 18:34:41 [stride_detector_cover] engine_0.trace925: finished (returncode=0)
SBY 18:34:42 [stride_detector_cover] engine_0.trace933: starting process "cd stride_detector_cover/engine_0; yosys -ql trace933.log trace933.ys"
SBY 18:34:42 [stride_detector_cover] engine_0.trace934: starting process "cd stride_detector_cover/engine_0; yosys -ql trace934.log trace934.ys"
SBY 18:34:42 [stride_detector_cover] engine_0.trace927: finished (returncode=0)
SBY 18:34:42 [stride_detector_cover] engine_0.trace930: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:42 [stride_detector_cover] engine_0.trace930: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:42 [stride_detector_cover] engine_0.trace930: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:42 [stride_detector_cover] engine_0.trace930: This license was issued to John P Wickerson.
SBY 18:34:42 [stride_detector_cover] engine_0.trace930: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:42 [stride_detector_cover] engine_0.trace935: starting process "cd stride_detector_cover/engine_0; yosys -ql trace935.log trace935.ys"
SBY 18:34:42 [stride_detector_cover] engine_0.trace929: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:42 [stride_detector_cover] engine_0.trace929: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:42 [stride_detector_cover] engine_0.trace929: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:42 [stride_detector_cover] engine_0.trace929: This license was issued to John P Wickerson.
SBY 18:34:42 [stride_detector_cover] engine_0.trace929: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:42 [stride_detector_cover] engine_0.trace928: finished (returncode=0)
SBY 18:34:43 [stride_detector_cover] engine_0.trace936: starting process "cd stride_detector_cover/engine_0; yosys -ql trace936.log trace936.ys"
SBY 18:34:43 [stride_detector_cover] engine_0.trace930: finished (returncode=0)
SBY 18:34:43 [stride_detector_cover] engine_0.trace937: starting process "cd stride_detector_cover/engine_0; yosys -ql trace937.log trace937.ys"
SBY 18:34:43 [stride_detector_cover] engine_0.trace929: finished (returncode=0)
SBY 18:34:43 [stride_detector_cover] engine_0.trace938: starting process "cd stride_detector_cover/engine_0; yosys -ql trace938.log trace938.ys"
SBY 18:34:46 [stride_detector_cover] engine_0.trace931: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:46 [stride_detector_cover] engine_0.trace931: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:46 [stride_detector_cover] engine_0.trace931: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:46 [stride_detector_cover] engine_0.trace931: This license was issued to John P Wickerson.
SBY 18:34:46 [stride_detector_cover] engine_0.trace931: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:46 [stride_detector_cover] engine_0.trace932: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:46 [stride_detector_cover] engine_0.trace932: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:46 [stride_detector_cover] engine_0.trace932: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:46 [stride_detector_cover] engine_0.trace932: This license was issued to John P Wickerson.
SBY 18:34:46 [stride_detector_cover] engine_0.trace932: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:47 [stride_detector_cover] engine_0.trace934: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:47 [stride_detector_cover] engine_0.trace934: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:47 [stride_detector_cover] engine_0.trace934: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:47 [stride_detector_cover] engine_0.trace934: This license was issued to John P Wickerson.
SBY 18:34:47 [stride_detector_cover] engine_0.trace934: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:47 [stride_detector_cover] engine_0.trace931: finished (returncode=0)
SBY 18:34:47 [stride_detector_cover] engine_0.trace933: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:47 [stride_detector_cover] engine_0.trace933: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:47 [stride_detector_cover] engine_0.trace933: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:47 [stride_detector_cover] engine_0.trace933: This license was issued to John P Wickerson.
SBY 18:34:47 [stride_detector_cover] engine_0.trace933: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:47 [stride_detector_cover] engine_0.trace932: finished (returncode=0)
SBY 18:34:47 [stride_detector_cover] engine_0.trace935: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:47 [stride_detector_cover] engine_0.trace935: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:47 [stride_detector_cover] engine_0.trace935: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:47 [stride_detector_cover] engine_0.trace935: This license was issued to John P Wickerson.
SBY 18:34:47 [stride_detector_cover] engine_0.trace935: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:47 [stride_detector_cover] engine_0.trace939: starting process "cd stride_detector_cover/engine_0; yosys -ql trace939.log trace939.ys"
SBY 18:34:47 [stride_detector_cover] engine_0.trace940: starting process "cd stride_detector_cover/engine_0; yosys -ql trace940.log trace940.ys"
SBY 18:34:48 [stride_detector_cover] engine_0.trace936: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:48 [stride_detector_cover] engine_0.trace936: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:48 [stride_detector_cover] engine_0.trace936: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:48 [stride_detector_cover] engine_0.trace936: This license was issued to John P Wickerson.
SBY 18:34:48 [stride_detector_cover] engine_0.trace936: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:48 [stride_detector_cover] engine_0.trace934: finished (returncode=0)
SBY 18:34:48 [stride_detector_cover] engine_0.trace933: finished (returncode=0)
SBY 18:34:48 [stride_detector_cover] engine_0.trace937: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:48 [stride_detector_cover] engine_0.trace937: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:48 [stride_detector_cover] engine_0.trace937: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:48 [stride_detector_cover] engine_0.trace937: This license was issued to John P Wickerson.
SBY 18:34:48 [stride_detector_cover] engine_0.trace937: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:48 [stride_detector_cover] engine_0.trace941: starting process "cd stride_detector_cover/engine_0; yosys -ql trace941.log trace941.ys"
SBY 18:34:48 [stride_detector_cover] engine_0.trace935: finished (returncode=0)
SBY 18:34:48 [stride_detector_cover] engine_0.trace942: starting process "cd stride_detector_cover/engine_0; yosys -ql trace942.log trace942.ys"
SBY 18:34:48 [stride_detector_cover] engine_0.trace936: finished (returncode=0)
SBY 18:34:49 [stride_detector_cover] engine_0.trace938: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:49 [stride_detector_cover] engine_0.trace938: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:49 [stride_detector_cover] engine_0.trace938: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:49 [stride_detector_cover] engine_0.trace938: This license was issued to John P Wickerson.
SBY 18:34:49 [stride_detector_cover] engine_0.trace938: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:49 [stride_detector_cover] engine_0.trace943: starting process "cd stride_detector_cover/engine_0; yosys -ql trace943.log trace943.ys"
SBY 18:34:49 [stride_detector_cover] engine_0.trace944: starting process "cd stride_detector_cover/engine_0; yosys -ql trace944.log trace944.ys"
SBY 18:34:49 [stride_detector_cover] engine_0.trace937: finished (returncode=0)
SBY 18:34:49 [stride_detector_cover] engine_0.trace945: starting process "cd stride_detector_cover/engine_0; yosys -ql trace945.log trace945.ys"
SBY 18:34:49 [stride_detector_cover] engine_0.trace938: finished (returncode=0)
SBY 18:34:50 [stride_detector_cover] engine_0.trace946: starting process "cd stride_detector_cover/engine_0; yosys -ql trace946.log trace946.ys"
SBY 18:34:52 [stride_detector_cover] engine_0.trace939: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:52 [stride_detector_cover] engine_0.trace939: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:52 [stride_detector_cover] engine_0.trace939: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:52 [stride_detector_cover] engine_0.trace939: This license was issued to John P Wickerson.
SBY 18:34:52 [stride_detector_cover] engine_0.trace939: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:53 [stride_detector_cover] engine_0.trace940: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:53 [stride_detector_cover] engine_0.trace940: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:53 [stride_detector_cover] engine_0.trace940: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:53 [stride_detector_cover] engine_0.trace940: This license was issued to John P Wickerson.
SBY 18:34:53 [stride_detector_cover] engine_0.trace940: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:53 [stride_detector_cover] engine_0.trace941: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:53 [stride_detector_cover] engine_0.trace941: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:53 [stride_detector_cover] engine_0.trace941: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:53 [stride_detector_cover] engine_0.trace941: This license was issued to John P Wickerson.
SBY 18:34:53 [stride_detector_cover] engine_0.trace941: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:53 [stride_detector_cover] engine_0.trace939: finished (returncode=0)
SBY 18:34:54 [stride_detector_cover] engine_0.trace940: finished (returncode=0)
SBY 18:34:54 [stride_detector_cover] engine_0.trace942: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:54 [stride_detector_cover] engine_0.trace942: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:54 [stride_detector_cover] engine_0.trace942: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:54 [stride_detector_cover] engine_0.trace942: This license was issued to John P Wickerson.
SBY 18:34:54 [stride_detector_cover] engine_0.trace942: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:54 [stride_detector_cover] engine_0.trace947: starting process "cd stride_detector_cover/engine_0; yosys -ql trace947.log trace947.ys"
SBY 18:34:54 [stride_detector_cover] engine_0.trace948: starting process "cd stride_detector_cover/engine_0; yosys -ql trace948.log trace948.ys"
SBY 18:34:54 [stride_detector_cover] engine_0.trace944: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:54 [stride_detector_cover] engine_0.trace944: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:54 [stride_detector_cover] engine_0.trace944: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:54 [stride_detector_cover] engine_0.trace944: This license was issued to John P Wickerson.
SBY 18:34:54 [stride_detector_cover] engine_0.trace944: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:54 [stride_detector_cover] engine_0.trace943: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:54 [stride_detector_cover] engine_0.trace943: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:54 [stride_detector_cover] engine_0.trace943: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:54 [stride_detector_cover] engine_0.trace943: This license was issued to John P Wickerson.
SBY 18:34:54 [stride_detector_cover] engine_0.trace943: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:54 [stride_detector_cover] engine_0.trace941: finished (returncode=0)
SBY 18:34:55 [stride_detector_cover] engine_0.trace949: starting process "cd stride_detector_cover/engine_0; yosys -ql trace949.log trace949.ys"
SBY 18:34:55 [stride_detector_cover] engine_0.trace945: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:55 [stride_detector_cover] engine_0.trace945: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:55 [stride_detector_cover] engine_0.trace945: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:55 [stride_detector_cover] engine_0.trace945: This license was issued to John P Wickerson.
SBY 18:34:55 [stride_detector_cover] engine_0.trace945: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:55 [stride_detector_cover] engine_0.trace942: finished (returncode=0)
SBY 18:34:55 [stride_detector_cover] engine_0.trace950: starting process "cd stride_detector_cover/engine_0; yosys -ql trace950.log trace950.ys"
SBY 18:34:55 [stride_detector_cover] engine_0.trace946: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:55 [stride_detector_cover] engine_0.trace946: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:55 [stride_detector_cover] engine_0.trace946: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:55 [stride_detector_cover] engine_0.trace946: This license was issued to John P Wickerson.
SBY 18:34:55 [stride_detector_cover] engine_0.trace946: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:55 [stride_detector_cover] engine_0.trace944: finished (returncode=0)
SBY 18:34:55 [stride_detector_cover] engine_0.trace943: finished (returncode=0)
SBY 18:34:55 [stride_detector_cover] engine_0.trace951: starting process "cd stride_detector_cover/engine_0; yosys -ql trace951.log trace951.ys"
SBY 18:34:56 [stride_detector_cover] engine_0.trace952: starting process "cd stride_detector_cover/engine_0; yosys -ql trace952.log trace952.ys"
SBY 18:34:56 [stride_detector_cover] engine_0.trace945: finished (returncode=0)
SBY 18:34:56 [stride_detector_cover] engine_0.trace953: starting process "cd stride_detector_cover/engine_0; yosys -ql trace953.log trace953.ys"
SBY 18:34:56 [stride_detector_cover] engine_0.trace946: finished (returncode=0)
SBY 18:34:56 [stride_detector_cover] engine_0.trace954: starting process "cd stride_detector_cover/engine_0; yosys -ql trace954.log trace954.ys"
SBY 18:34:59 [stride_detector_cover] engine_0.trace947: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:59 [stride_detector_cover] engine_0.trace947: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:59 [stride_detector_cover] engine_0.trace947: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:59 [stride_detector_cover] engine_0.trace947: This license was issued to John P Wickerson.
SBY 18:34:59 [stride_detector_cover] engine_0.trace947: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:34:59 [stride_detector_cover] engine_0.trace948: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:34:59 [stride_detector_cover] engine_0.trace948: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:34:59 [stride_detector_cover] engine_0.trace948: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:34:59 [stride_detector_cover] engine_0.trace948: This license was issued to John P Wickerson.
SBY 18:34:59 [stride_detector_cover] engine_0.trace948: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:00 [stride_detector_cover] engine_0.trace949: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:00 [stride_detector_cover] engine_0.trace949: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:00 [stride_detector_cover] engine_0.trace949: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:00 [stride_detector_cover] engine_0.trace949: This license was issued to John P Wickerson.
SBY 18:35:00 [stride_detector_cover] engine_0.trace949: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:00 [stride_detector_cover] engine_0.trace947: finished (returncode=0)
SBY 18:35:00 [stride_detector_cover] engine_0.trace955: starting process "cd stride_detector_cover/engine_0; yosys -ql trace955.log trace955.ys"
SBY 18:35:00 [stride_detector_cover] engine_0.trace950: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:00 [stride_detector_cover] engine_0.trace950: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:00 [stride_detector_cover] engine_0.trace950: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:00 [stride_detector_cover] engine_0.trace950: This license was issued to John P Wickerson.
SBY 18:35:00 [stride_detector_cover] engine_0.trace950: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:00 [stride_detector_cover] engine_0.trace948: finished (returncode=0)
SBY 18:35:00 [stride_detector_cover] engine_0.trace956: starting process "cd stride_detector_cover/engine_0; yosys -ql trace956.log trace956.ys"
SBY 18:35:01 [stride_detector_cover] engine_0.trace951: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:01 [stride_detector_cover] engine_0.trace951: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:01 [stride_detector_cover] engine_0.trace951: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:01 [stride_detector_cover] engine_0.trace951: This license was issued to John P Wickerson.
SBY 18:35:01 [stride_detector_cover] engine_0.trace951: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:01 [stride_detector_cover] engine_0.trace952: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:01 [stride_detector_cover] engine_0.trace952: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:01 [stride_detector_cover] engine_0.trace952: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:01 [stride_detector_cover] engine_0.trace952: This license was issued to John P Wickerson.
SBY 18:35:01 [stride_detector_cover] engine_0.trace952: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:01 [stride_detector_cover] engine_0.trace949: finished (returncode=0)
SBY 18:35:01 [stride_detector_cover] engine_0.trace950: finished (returncode=0)
SBY 18:35:01 [stride_detector_cover] engine_0.trace953: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:01 [stride_detector_cover] engine_0.trace953: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:01 [stride_detector_cover] engine_0.trace953: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:01 [stride_detector_cover] engine_0.trace953: This license was issued to John P Wickerson.
SBY 18:35:01 [stride_detector_cover] engine_0.trace953: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:01 [stride_detector_cover] engine_0.trace954: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:01 [stride_detector_cover] engine_0.trace954: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:01 [stride_detector_cover] engine_0.trace954: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:01 [stride_detector_cover] engine_0.trace954: This license was issued to John P Wickerson.
SBY 18:35:01 [stride_detector_cover] engine_0.trace954: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:02 [stride_detector_cover] engine_0.trace957: starting process "cd stride_detector_cover/engine_0; yosys -ql trace957.log trace957.ys"
SBY 18:35:02 [stride_detector_cover] engine_0.trace958: starting process "cd stride_detector_cover/engine_0; yosys -ql trace958.log trace958.ys"
SBY 18:35:02 [stride_detector_cover] engine_0.trace951: finished (returncode=0)
SBY 18:35:02 [stride_detector_cover] engine_0.trace952: finished (returncode=0)
SBY 18:35:02 [stride_detector_cover] engine_0.trace959: starting process "cd stride_detector_cover/engine_0; yosys -ql trace959.log trace959.ys"
SBY 18:35:02 [stride_detector_cover] engine_0.trace960: starting process "cd stride_detector_cover/engine_0; yosys -ql trace960.log trace960.ys"
SBY 18:35:02 [stride_detector_cover] engine_0.trace953: finished (returncode=0)
SBY 18:35:02 [stride_detector_cover] engine_0.trace961: starting process "cd stride_detector_cover/engine_0; yosys -ql trace961.log trace961.ys"
SBY 18:35:02 [stride_detector_cover] engine_0.trace954: finished (returncode=0)
SBY 18:35:03 [stride_detector_cover] engine_0.trace962: starting process "cd stride_detector_cover/engine_0; yosys -ql trace962.log trace962.ys"
SBY 18:35:05 [stride_detector_cover] engine_0.trace955: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:05 [stride_detector_cover] engine_0.trace955: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:05 [stride_detector_cover] engine_0.trace955: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:05 [stride_detector_cover] engine_0.trace955: This license was issued to John P Wickerson.
SBY 18:35:05 [stride_detector_cover] engine_0.trace955: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:05 [stride_detector_cover] engine_0.trace956: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:06 [stride_detector_cover] engine_0.trace956: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:06 [stride_detector_cover] engine_0.trace956: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:06 [stride_detector_cover] engine_0.trace956: This license was issued to John P Wickerson.
SBY 18:35:06 [stride_detector_cover] engine_0.trace956: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:06 [stride_detector_cover] engine_0.trace955: finished (returncode=0)
SBY 18:35:06 [stride_detector_cover] engine_0.trace963: starting process "cd stride_detector_cover/engine_0; yosys -ql trace963.log trace963.ys"
SBY 18:35:06 [stride_detector_cover] engine_0.trace956: finished (returncode=0)
SBY 18:35:06 [stride_detector_cover] engine_0.trace958: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:07 [stride_detector_cover] engine_0.trace958: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:07 [stride_detector_cover] engine_0.trace958: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:07 [stride_detector_cover] engine_0.trace958: This license was issued to John P Wickerson.
SBY 18:35:07 [stride_detector_cover] engine_0.trace958: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:07 [stride_detector_cover] engine_0.trace957: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:07 [stride_detector_cover] engine_0.trace957: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:07 [stride_detector_cover] engine_0.trace957: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:07 [stride_detector_cover] engine_0.trace957: This license was issued to John P Wickerson.
SBY 18:35:07 [stride_detector_cover] engine_0.trace957: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:07 [stride_detector_cover] engine_0.trace964: starting process "cd stride_detector_cover/engine_0; yosys -ql trace964.log trace964.ys"
SBY 18:35:07 [stride_detector_cover] engine_0.trace959: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:07 [stride_detector_cover] engine_0.trace959: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:07 [stride_detector_cover] engine_0.trace959: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:07 [stride_detector_cover] engine_0.trace959: This license was issued to John P Wickerson.
SBY 18:35:07 [stride_detector_cover] engine_0.trace959: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:07 [stride_detector_cover] engine_0.trace960: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:07 [stride_detector_cover] engine_0.trace960: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:07 [stride_detector_cover] engine_0.trace960: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:07 [stride_detector_cover] engine_0.trace960: This license was issued to John P Wickerson.
SBY 18:35:07 [stride_detector_cover] engine_0.trace960: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:08 [stride_detector_cover] engine_0.trace961: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:08 [stride_detector_cover] engine_0.trace961: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:08 [stride_detector_cover] engine_0.trace961: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:08 [stride_detector_cover] engine_0.trace961: This license was issued to John P Wickerson.
SBY 18:35:08 [stride_detector_cover] engine_0.trace961: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:08 [stride_detector_cover] engine_0.trace958: finished (returncode=0)
SBY 18:35:08 [stride_detector_cover] engine_0.trace962: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:08 [stride_detector_cover] engine_0.trace962: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:08 [stride_detector_cover] engine_0.trace962: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:08 [stride_detector_cover] engine_0.trace962: This license was issued to John P Wickerson.
SBY 18:35:08 [stride_detector_cover] engine_0.trace962: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:08 [stride_detector_cover] engine_0.trace957: finished (returncode=0)
SBY 18:35:08 [stride_detector_cover] engine_0.trace965: starting process "cd stride_detector_cover/engine_0; yosys -ql trace965.log trace965.ys"
SBY 18:35:08 [stride_detector_cover] engine_0.trace966: starting process "cd stride_detector_cover/engine_0; yosys -ql trace966.log trace966.ys"
SBY 18:35:09 [stride_detector_cover] engine_0.trace960: finished (returncode=0)
SBY 18:35:09 [stride_detector_cover] engine_0.trace959: finished (returncode=0)
SBY 18:35:09 [stride_detector_cover] engine_0.trace967: starting process "cd stride_detector_cover/engine_0; yosys -ql trace967.log trace967.ys"
SBY 18:35:09 [stride_detector_cover] engine_0.trace961: finished (returncode=0)
SBY 18:35:09 [stride_detector_cover] engine_0.trace968: starting process "cd stride_detector_cover/engine_0; yosys -ql trace968.log trace968.ys"
SBY 18:35:09 [stride_detector_cover] engine_0.trace969: starting process "cd stride_detector_cover/engine_0; yosys -ql trace969.log trace969.ys"
SBY 18:35:09 [stride_detector_cover] engine_0.trace962: finished (returncode=0)
SBY 18:35:09 [stride_detector_cover] engine_0.trace970: starting process "cd stride_detector_cover/engine_0; yosys -ql trace970.log trace970.ys"
SBY 18:35:12 [stride_detector_cover] engine_0.trace963: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:12 [stride_detector_cover] engine_0.trace963: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:12 [stride_detector_cover] engine_0.trace963: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:12 [stride_detector_cover] engine_0.trace963: This license was issued to John P Wickerson.
SBY 18:35:12 [stride_detector_cover] engine_0.trace963: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:13 [stride_detector_cover] engine_0.trace964: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:13 [stride_detector_cover] engine_0.trace964: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:13 [stride_detector_cover] engine_0.trace964: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:13 [stride_detector_cover] engine_0.trace964: This license was issued to John P Wickerson.
SBY 18:35:13 [stride_detector_cover] engine_0.trace964: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:13 [stride_detector_cover] engine_0.trace963: finished (returncode=0)
SBY 18:35:13 [stride_detector_cover] engine_0.trace971: starting process "cd stride_detector_cover/engine_0; yosys -ql trace971.log trace971.ys"
SBY 18:35:14 [stride_detector_cover] engine_0.trace964: finished (returncode=0)
SBY 18:35:14 [stride_detector_cover] engine_0.trace972: starting process "cd stride_detector_cover/engine_0; yosys -ql trace972.log trace972.ys"
SBY 18:35:14 [stride_detector_cover] engine_0.trace965: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:14 [stride_detector_cover] engine_0.trace965: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:14 [stride_detector_cover] engine_0.trace965: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:14 [stride_detector_cover] engine_0.trace965: This license was issued to John P Wickerson.
SBY 18:35:14 [stride_detector_cover] engine_0.trace965: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:14 [stride_detector_cover] engine_0.trace966: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:14 [stride_detector_cover] engine_0.trace966: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:14 [stride_detector_cover] engine_0.trace966: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:14 [stride_detector_cover] engine_0.trace966: This license was issued to John P Wickerson.
SBY 18:35:14 [stride_detector_cover] engine_0.trace966: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:15 [stride_detector_cover] engine_0.trace967: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:15 [stride_detector_cover] engine_0.trace967: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:15 [stride_detector_cover] engine_0.trace967: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:15 [stride_detector_cover] engine_0.trace967: This license was issued to John P Wickerson.
SBY 18:35:15 [stride_detector_cover] engine_0.trace967: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:15 [stride_detector_cover] engine_0.trace969: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:15 [stride_detector_cover] engine_0.trace969: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:15 [stride_detector_cover] engine_0.trace969: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:15 [stride_detector_cover] engine_0.trace969: This license was issued to John P Wickerson.
SBY 18:35:15 [stride_detector_cover] engine_0.trace969: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:15 [stride_detector_cover] engine_0.trace970: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:15 [stride_detector_cover] engine_0.trace970: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:15 [stride_detector_cover] engine_0.trace970: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:15 [stride_detector_cover] engine_0.trace970: This license was issued to John P Wickerson.
SBY 18:35:15 [stride_detector_cover] engine_0.trace970: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:15 [stride_detector_cover] engine_0.trace968: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:15 [stride_detector_cover] engine_0.trace968: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:15 [stride_detector_cover] engine_0.trace968: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:15 [stride_detector_cover] engine_0.trace968: This license was issued to John P Wickerson.
SBY 18:35:15 [stride_detector_cover] engine_0.trace968: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:15 [stride_detector_cover] engine_0.trace966: finished (returncode=0)
SBY 18:35:16 [stride_detector_cover] engine_0.trace965: finished (returncode=0)
SBY 18:35:16 [stride_detector_cover] engine_0.trace973: starting process "cd stride_detector_cover/engine_0; yosys -ql trace973.log trace973.ys"
SBY 18:35:16 [stride_detector_cover] engine_0.trace974: starting process "cd stride_detector_cover/engine_0; yosys -ql trace974.log trace974.ys"
SBY 18:35:16 [stride_detector_cover] engine_0.trace969: finished (returncode=0)
SBY 18:35:16 [stride_detector_cover] engine_0.trace967: finished (returncode=0)
SBY 18:35:16 [stride_detector_cover] engine_0.trace975: starting process "cd stride_detector_cover/engine_0; yosys -ql trace975.log trace975.ys"
SBY 18:35:16 [stride_detector_cover] engine_0.trace968: finished (returncode=0)
SBY 18:35:16 [stride_detector_cover] engine_0.trace976: starting process "cd stride_detector_cover/engine_0; yosys -ql trace976.log trace976.ys"
SBY 18:35:16 [stride_detector_cover] engine_0.trace970: finished (returncode=0)
SBY 18:35:17 [stride_detector_cover] engine_0.trace977: starting process "cd stride_detector_cover/engine_0; yosys -ql trace977.log trace977.ys"
SBY 18:35:17 [stride_detector_cover] engine_0.trace978: starting process "cd stride_detector_cover/engine_0; yosys -ql trace978.log trace978.ys"
SBY 18:35:19 [stride_detector_cover] engine_0.trace971: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:19 [stride_detector_cover] engine_0.trace971: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:19 [stride_detector_cover] engine_0.trace971: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:19 [stride_detector_cover] engine_0.trace971: This license was issued to John P Wickerson.
SBY 18:35:19 [stride_detector_cover] engine_0.trace971: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:20 [stride_detector_cover] engine_0.trace972: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:20 [stride_detector_cover] engine_0.trace972: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:20 [stride_detector_cover] engine_0.trace972: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:20 [stride_detector_cover] engine_0.trace972: This license was issued to John P Wickerson.
SBY 18:35:20 [stride_detector_cover] engine_0.trace972: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:20 [stride_detector_cover] engine_0.trace971: finished (returncode=0)
SBY 18:35:20 [stride_detector_cover] engine_0.trace979: starting process "cd stride_detector_cover/engine_0; yosys -ql trace979.log trace979.ys"
SBY 18:35:21 [stride_detector_cover] engine_0.trace972: finished (returncode=0)
SBY 18:35:21 [stride_detector_cover] engine_0.trace980: starting process "cd stride_detector_cover/engine_0; yosys -ql trace980.log trace980.ys"
SBY 18:35:21 [stride_detector_cover] engine_0.trace973: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:21 [stride_detector_cover] engine_0.trace973: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:21 [stride_detector_cover] engine_0.trace973: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:21 [stride_detector_cover] engine_0.trace973: This license was issued to John P Wickerson.
SBY 18:35:21 [stride_detector_cover] engine_0.trace973: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:21 [stride_detector_cover] engine_0.trace974: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:21 [stride_detector_cover] engine_0.trace974: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:21 [stride_detector_cover] engine_0.trace974: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:21 [stride_detector_cover] engine_0.trace974: This license was issued to John P Wickerson.
SBY 18:35:21 [stride_detector_cover] engine_0.trace974: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:21 [stride_detector_cover] engine_0.trace975: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:21 [stride_detector_cover] engine_0.trace975: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:21 [stride_detector_cover] engine_0.trace975: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:21 [stride_detector_cover] engine_0.trace975: This license was issued to John P Wickerson.
SBY 18:35:22 [stride_detector_cover] engine_0.trace975: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:22 [stride_detector_cover] engine_0.trace976: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:22 [stride_detector_cover] engine_0.trace976: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:22 [stride_detector_cover] engine_0.trace976: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:22 [stride_detector_cover] engine_0.trace976: This license was issued to John P Wickerson.
SBY 18:35:22 [stride_detector_cover] engine_0.trace976: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:22 [stride_detector_cover] engine_0.trace977: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:22 [stride_detector_cover] engine_0.trace977: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:22 [stride_detector_cover] engine_0.trace977: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:22 [stride_detector_cover] engine_0.trace977: This license was issued to John P Wickerson.
SBY 18:35:22 [stride_detector_cover] engine_0.trace977: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:22 [stride_detector_cover] engine_0.trace978: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:22 [stride_detector_cover] engine_0.trace978: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:22 [stride_detector_cover] engine_0.trace978: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:22 [stride_detector_cover] engine_0.trace978: This license was issued to John P Wickerson.
SBY 18:35:22 [stride_detector_cover] engine_0.trace978: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:22 [stride_detector_cover] engine_0.trace973: finished (returncode=0)
SBY 18:35:22 [stride_detector_cover] engine_0.trace974: finished (returncode=0)
SBY 18:35:23 [stride_detector_cover] engine_0.trace981: starting process "cd stride_detector_cover/engine_0; yosys -ql trace981.log trace981.ys"
SBY 18:35:23 [stride_detector_cover] engine_0.trace975: finished (returncode=0)
SBY 18:35:23 [stride_detector_cover] engine_0.trace982: starting process "cd stride_detector_cover/engine_0; yosys -ql trace982.log trace982.ys"
SBY 18:35:23 [stride_detector_cover] engine_0.trace983: starting process "cd stride_detector_cover/engine_0; yosys -ql trace983.log trace983.ys"
SBY 18:35:23 [stride_detector_cover] engine_0.trace976: finished (returncode=0)
SBY 18:35:23 [stride_detector_cover] engine_0.trace984: starting process "cd stride_detector_cover/engine_0; yosys -ql trace984.log trace984.ys"
SBY 18:35:23 [stride_detector_cover] engine_0.trace977: finished (returncode=0)
SBY 18:35:23 [stride_detector_cover] engine_0.trace985: starting process "cd stride_detector_cover/engine_0; yosys -ql trace985.log trace985.ys"
SBY 18:35:23 [stride_detector_cover] engine_0.trace978: finished (returncode=0)
SBY 18:35:24 [stride_detector_cover] engine_0.trace986: starting process "cd stride_detector_cover/engine_0; yosys -ql trace986.log trace986.ys"
SBY 18:35:26 [stride_detector_cover] engine_0.trace979: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:26 [stride_detector_cover] engine_0.trace979: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:26 [stride_detector_cover] engine_0.trace979: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:26 [stride_detector_cover] engine_0.trace979: This license was issued to John P Wickerson.
SBY 18:35:26 [stride_detector_cover] engine_0.trace979: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:26 [stride_detector_cover] engine_0.trace980: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:26 [stride_detector_cover] engine_0.trace980: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:26 [stride_detector_cover] engine_0.trace980: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:26 [stride_detector_cover] engine_0.trace980: This license was issued to John P Wickerson.
SBY 18:35:26 [stride_detector_cover] engine_0.trace980: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:27 [stride_detector_cover] engine_0.trace979: finished (returncode=0)
SBY 18:35:27 [stride_detector_cover] engine_0.trace987: starting process "cd stride_detector_cover/engine_0; yosys -ql trace987.log trace987.ys"
SBY 18:35:27 [stride_detector_cover] engine_0.trace980: finished (returncode=0)
SBY 18:35:27 [stride_detector_cover] engine_0.trace988: starting process "cd stride_detector_cover/engine_0; yosys -ql trace988.log trace988.ys"
SBY 18:35:28 [stride_detector_cover] engine_0.trace981: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:28 [stride_detector_cover] engine_0.trace981: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:28 [stride_detector_cover] engine_0.trace981: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:28 [stride_detector_cover] engine_0.trace981: This license was issued to John P Wickerson.
SBY 18:35:28 [stride_detector_cover] engine_0.trace981: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:28 [stride_detector_cover] engine_0.trace983: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:28 [stride_detector_cover] engine_0.trace983: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:28 [stride_detector_cover] engine_0.trace983: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:28 [stride_detector_cover] engine_0.trace983: This license was issued to John P Wickerson.
SBY 18:35:28 [stride_detector_cover] engine_0.trace983: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:28 [stride_detector_cover] engine_0.trace982: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:28 [stride_detector_cover] engine_0.trace982: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:28 [stride_detector_cover] engine_0.trace982: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:28 [stride_detector_cover] engine_0.trace982: This license was issued to John P Wickerson.
SBY 18:35:28 [stride_detector_cover] engine_0.trace982: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:28 [stride_detector_cover] engine_0.trace984: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:28 [stride_detector_cover] engine_0.trace984: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:28 [stride_detector_cover] engine_0.trace984: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:28 [stride_detector_cover] engine_0.trace984: This license was issued to John P Wickerson.
SBY 18:35:28 [stride_detector_cover] engine_0.trace984: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:29 [stride_detector_cover] engine_0.trace985: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:29 [stride_detector_cover] engine_0.trace985: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:29 [stride_detector_cover] engine_0.trace985: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:29 [stride_detector_cover] engine_0.trace985: This license was issued to John P Wickerson.
SBY 18:35:29 [stride_detector_cover] engine_0.trace985: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:29 [stride_detector_cover] engine_0.trace981: finished (returncode=0)
SBY 18:35:29 [stride_detector_cover] engine_0.trace986: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:29 [stride_detector_cover] engine_0.trace986: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:29 [stride_detector_cover] engine_0.trace986: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:29 [stride_detector_cover] engine_0.trace986: This license was issued to John P Wickerson.
SBY 18:35:29 [stride_detector_cover] engine_0.trace986: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:29 [stride_detector_cover] engine_0.trace989: starting process "cd stride_detector_cover/engine_0; yosys -ql trace989.log trace989.ys"
SBY 18:35:29 [stride_detector_cover] engine_0.trace983: finished (returncode=0)
SBY 18:35:29 [stride_detector_cover] engine_0.trace982: finished (returncode=0)
SBY 18:35:29 [stride_detector_cover] engine_0.trace990: starting process "cd stride_detector_cover/engine_0; yosys -ql trace990.log trace990.ys"
SBY 18:35:30 [stride_detector_cover] engine_0.trace984: finished (returncode=0)
SBY 18:35:30 [stride_detector_cover] engine_0.trace991: starting process "cd stride_detector_cover/engine_0; yosys -ql trace991.log trace991.ys"
SBY 18:35:30 [stride_detector_cover] engine_0.trace986: finished (returncode=0)
SBY 18:35:30 [stride_detector_cover] engine_0.trace992: starting process "cd stride_detector_cover/engine_0; yosys -ql trace992.log trace992.ys"
SBY 18:35:30 [stride_detector_cover] engine_0.trace985: finished (returncode=0)
SBY 18:35:30 [stride_detector_cover] engine_0.trace993: starting process "cd stride_detector_cover/engine_0; yosys -ql trace993.log trace993.ys"
SBY 18:35:30 [stride_detector_cover] engine_0.trace994: starting process "cd stride_detector_cover/engine_0; yosys -ql trace994.log trace994.ys"
SBY 18:35:32 [stride_detector_cover] engine_0.trace987: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:32 [stride_detector_cover] engine_0.trace987: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:32 [stride_detector_cover] engine_0.trace987: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:32 [stride_detector_cover] engine_0.trace987: This license was issued to John P Wickerson.
SBY 18:35:32 [stride_detector_cover] engine_0.trace987: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:33 [stride_detector_cover] engine_0.trace988: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:33 [stride_detector_cover] engine_0.trace988: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:33 [stride_detector_cover] engine_0.trace988: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:33 [stride_detector_cover] engine_0.trace988: This license was issued to John P Wickerson.
SBY 18:35:33 [stride_detector_cover] engine_0.trace988: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:33 [stride_detector_cover] engine_0.trace987: finished (returncode=0)
SBY 18:35:33 [stride_detector_cover] engine_0.trace995: starting process "cd stride_detector_cover/engine_0; yosys -ql trace995.log trace995.ys"
SBY 18:35:34 [stride_detector_cover] engine_0.trace988: finished (returncode=0)
SBY 18:35:34 [stride_detector_cover] engine_0.trace996: starting process "cd stride_detector_cover/engine_0; yosys -ql trace996.log trace996.ys"
SBY 18:35:34 [stride_detector_cover] engine_0.trace989: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:34 [stride_detector_cover] engine_0.trace989: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:34 [stride_detector_cover] engine_0.trace989: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:34 [stride_detector_cover] engine_0.trace989: This license was issued to John P Wickerson.
SBY 18:35:34 [stride_detector_cover] engine_0.trace989: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:35 [stride_detector_cover] engine_0.trace990: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:35 [stride_detector_cover] engine_0.trace990: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:35 [stride_detector_cover] engine_0.trace990: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:35 [stride_detector_cover] engine_0.trace990: This license was issued to John P Wickerson.
SBY 18:35:35 [stride_detector_cover] engine_0.trace990: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:35 [stride_detector_cover] engine_0.trace991: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:35 [stride_detector_cover] engine_0.trace991: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:35 [stride_detector_cover] engine_0.trace991: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:35 [stride_detector_cover] engine_0.trace991: This license was issued to John P Wickerson.
SBY 18:35:35 [stride_detector_cover] engine_0.trace991: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:35 [stride_detector_cover] engine_0.trace992: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:35 [stride_detector_cover] engine_0.trace992: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:35 [stride_detector_cover] engine_0.trace992: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:35 [stride_detector_cover] engine_0.trace992: This license was issued to John P Wickerson.
SBY 18:35:35 [stride_detector_cover] engine_0.trace992: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:35 [stride_detector_cover] engine_0.trace993: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:35 [stride_detector_cover] engine_0.trace993: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:35 [stride_detector_cover] engine_0.trace993: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:35 [stride_detector_cover] engine_0.trace993: This license was issued to John P Wickerson.
SBY 18:35:35 [stride_detector_cover] engine_0.trace993: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:35 [stride_detector_cover] engine_0.trace989: finished (returncode=0)
SBY 18:35:36 [stride_detector_cover] engine_0.trace994: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:36 [stride_detector_cover] engine_0.trace994: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:36 [stride_detector_cover] engine_0.trace994: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:36 [stride_detector_cover] engine_0.trace994: This license was issued to John P Wickerson.
SBY 18:35:36 [stride_detector_cover] engine_0.trace994: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:36 [stride_detector_cover] engine_0.trace997: starting process "cd stride_detector_cover/engine_0; yosys -ql trace997.log trace997.ys"
SBY 18:35:36 [stride_detector_cover] engine_0.trace990: finished (returncode=0)
SBY 18:35:36 [stride_detector_cover] engine_0.trace991: finished (returncode=0)
SBY 18:35:36 [stride_detector_cover] engine_0.trace998: starting process "cd stride_detector_cover/engine_0; yosys -ql trace998.log trace998.ys"
SBY 18:35:36 [stride_detector_cover] engine_0.trace992: finished (returncode=0)
SBY 18:35:36 [stride_detector_cover] engine_0.trace999: starting process "cd stride_detector_cover/engine_0; yosys -ql trace999.log trace999.ys"
SBY 18:35:37 [stride_detector_cover] engine_0.trace993: finished (returncode=0)
SBY 18:35:37 [stride_detector_cover] engine_0.trace1000: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1000.log trace1000.ys"
SBY 18:35:37 [stride_detector_cover] engine_0.trace994: finished (returncode=0)
SBY 18:35:37 [stride_detector_cover] engine_0.trace1001: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1001.log trace1001.ys"
SBY 18:35:37 [stride_detector_cover] engine_0.trace1002: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1002.log trace1002.ys"
SBY 18:35:39 [stride_detector_cover] engine_0.trace995: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:39 [stride_detector_cover] engine_0.trace995: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:39 [stride_detector_cover] engine_0.trace995: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:39 [stride_detector_cover] engine_0.trace995: This license was issued to John P Wickerson.
SBY 18:35:39 [stride_detector_cover] engine_0.trace995: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:39 [stride_detector_cover] engine_0.trace996: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:39 [stride_detector_cover] engine_0.trace996: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:39 [stride_detector_cover] engine_0.trace996: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:39 [stride_detector_cover] engine_0.trace996: This license was issued to John P Wickerson.
SBY 18:35:40 [stride_detector_cover] engine_0.trace996: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:40 [stride_detector_cover] engine_0.trace995: finished (returncode=0)
SBY 18:35:40 [stride_detector_cover] engine_0.trace1003: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1003.log trace1003.ys"
SBY 18:35:40 [stride_detector_cover] engine_0.trace996: finished (returncode=0)
SBY 18:35:41 [stride_detector_cover] engine_0.trace1004: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1004.log trace1004.ys"
SBY 18:35:41 [stride_detector_cover] engine_0.trace997: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:41 [stride_detector_cover] engine_0.trace997: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:41 [stride_detector_cover] engine_0.trace997: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:41 [stride_detector_cover] engine_0.trace997: This license was issued to John P Wickerson.
SBY 18:35:41 [stride_detector_cover] engine_0.trace997: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:41 [stride_detector_cover] engine_0.trace998: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:41 [stride_detector_cover] engine_0.trace998: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:41 [stride_detector_cover] engine_0.trace998: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:42 [stride_detector_cover] engine_0.trace998: This license was issued to John P Wickerson.
SBY 18:35:42 [stride_detector_cover] engine_0.trace998: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:42 [stride_detector_cover] engine_0.trace999: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:42 [stride_detector_cover] engine_0.trace999: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:42 [stride_detector_cover] engine_0.trace999: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:42 [stride_detector_cover] engine_0.trace999: This license was issued to John P Wickerson.
SBY 18:35:42 [stride_detector_cover] engine_0.trace999: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:42 [stride_detector_cover] engine_0.trace997: finished (returncode=0)
SBY 18:35:42 [stride_detector_cover] engine_0.trace1000: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:42 [stride_detector_cover] engine_0.trace1000: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:42 [stride_detector_cover] engine_0.trace1000: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:42 [stride_detector_cover] engine_0.trace1000: This license was issued to John P Wickerson.
SBY 18:35:42 [stride_detector_cover] engine_0.trace1000: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:42 [stride_detector_cover] engine_0.trace1001: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:42 [stride_detector_cover] engine_0.trace1001: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:42 [stride_detector_cover] engine_0.trace1001: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:43 [stride_detector_cover] engine_0.trace1001: This license was issued to John P Wickerson.
SBY 18:35:43 [stride_detector_cover] engine_0.trace1001: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:43 [stride_detector_cover] engine_0.trace1002: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:43 [stride_detector_cover] engine_0.trace1002: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:43 [stride_detector_cover] engine_0.trace1002: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:43 [stride_detector_cover] engine_0.trace1002: This license was issued to John P Wickerson.
SBY 18:35:43 [stride_detector_cover] engine_0.trace1002: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:43 [stride_detector_cover] engine_0.trace1005: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1005.log trace1005.ys"
SBY 18:35:43 [stride_detector_cover] engine_0.trace998: finished (returncode=0)
SBY 18:35:43 [stride_detector_cover] engine_0.trace1006: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1006.log trace1006.ys"
SBY 18:35:43 [stride_detector_cover] engine_0.trace999: finished (returncode=0)
SBY 18:35:43 [stride_detector_cover] engine_0.trace1007: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1007.log trace1007.ys"
SBY 18:35:43 [stride_detector_cover] engine_0.trace1000: finished (returncode=0)
SBY 18:35:43 [stride_detector_cover] engine_0.trace1002: finished (returncode=0)
SBY 18:35:44 [stride_detector_cover] engine_0.trace1001: finished (returncode=0)
SBY 18:35:44 [stride_detector_cover] engine_0.trace1008: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1008.log trace1008.ys"
SBY 18:35:44 [stride_detector_cover] engine_0.trace1009: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1009.log trace1009.ys"
SBY 18:35:45 [stride_detector_cover] engine_0.trace1010: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1010.log trace1010.ys"
SBY 18:35:45 [stride_detector_cover] engine_0.trace1003: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:45 [stride_detector_cover] engine_0.trace1003: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:45 [stride_detector_cover] engine_0.trace1003: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:45 [stride_detector_cover] engine_0.trace1003: This license was issued to John P Wickerson.
SBY 18:35:45 [stride_detector_cover] engine_0.trace1003: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:46 [stride_detector_cover] engine_0.trace1004: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:46 [stride_detector_cover] engine_0.trace1004: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:46 [stride_detector_cover] engine_0.trace1004: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:46 [stride_detector_cover] engine_0.trace1004: This license was issued to John P Wickerson.
SBY 18:35:46 [stride_detector_cover] engine_0.trace1004: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:46 [stride_detector_cover] engine_0.trace1003: finished (returncode=0)
SBY 18:35:46 [stride_detector_cover] engine_0.trace1011: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1011.log trace1011.ys"
SBY 18:35:47 [stride_detector_cover] engine_0.trace1004: finished (returncode=0)
SBY 18:35:47 [stride_detector_cover] engine_0.trace1012: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1012.log trace1012.ys"
SBY 18:35:47 [stride_detector_cover] engine_0.trace1005: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:47 [stride_detector_cover] engine_0.trace1005: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:47 [stride_detector_cover] engine_0.trace1005: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:47 [stride_detector_cover] engine_0.trace1005: This license was issued to John P Wickerson.
SBY 18:35:47 [stride_detector_cover] engine_0.trace1005: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:48 [stride_detector_cover] engine_0.trace1006: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:48 [stride_detector_cover] engine_0.trace1006: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:48 [stride_detector_cover] engine_0.trace1006: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:48 [stride_detector_cover] engine_0.trace1006: This license was issued to John P Wickerson.
SBY 18:35:48 [stride_detector_cover] engine_0.trace1006: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:48 [stride_detector_cover] engine_0.trace1007: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:48 [stride_detector_cover] engine_0.trace1007: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:48 [stride_detector_cover] engine_0.trace1007: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:48 [stride_detector_cover] engine_0.trace1007: This license was issued to John P Wickerson.
SBY 18:35:48 [stride_detector_cover] engine_0.trace1007: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:48 [stride_detector_cover] engine_0.trace1005: finished (returncode=0)
SBY 18:35:48 [stride_detector_cover] engine_0.trace1013: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1013.log trace1013.ys"
SBY 18:35:49 [stride_detector_cover] engine_0.trace1008: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:49 [stride_detector_cover] engine_0.trace1008: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:49 [stride_detector_cover] engine_0.trace1008: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:49 [stride_detector_cover] engine_0.trace1008: This license was issued to John P Wickerson.
SBY 18:35:49 [stride_detector_cover] engine_0.trace1008: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:49 [stride_detector_cover] engine_0.trace1009: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:49 [stride_detector_cover] engine_0.trace1009: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:49 [stride_detector_cover] engine_0.trace1009: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:49 [stride_detector_cover] engine_0.trace1009: This license was issued to John P Wickerson.
SBY 18:35:49 [stride_detector_cover] engine_0.trace1009: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:49 [stride_detector_cover] engine_0.trace1006: finished (returncode=0)
SBY 18:35:49 [stride_detector_cover] engine_0.trace1014: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1014.log trace1014.ys"
SBY 18:35:49 [stride_detector_cover] engine_0.trace1007: finished (returncode=0)
SBY 18:35:49 [stride_detector_cover] engine_0.trace1015: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1015.log trace1015.ys"
SBY 18:35:50 [stride_detector_cover] engine_0.trace1009: finished (returncode=0)
SBY 18:35:50 [stride_detector_cover] engine_0.trace1008: finished (returncode=0)
SBY 18:35:50 [stride_detector_cover] engine_0.trace1016: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1016.log trace1016.ys"
SBY 18:35:50 [stride_detector_cover] engine_0.trace1017: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1017.log trace1017.ys"
SBY 18:35:50 [stride_detector_cover] engine_0.trace1010: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:51 [stride_detector_cover] engine_0.trace1010: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:51 [stride_detector_cover] engine_0.trace1010: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:51 [stride_detector_cover] engine_0.trace1010: This license was issued to John P Wickerson.
SBY 18:35:51 [stride_detector_cover] engine_0.trace1010: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:51 [stride_detector_cover] engine_0.trace1010: finished (returncode=0)
SBY 18:35:52 [stride_detector_cover] engine_0.trace1018: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1018.log trace1018.ys"
SBY 18:35:52 [stride_detector_cover] engine_0.trace1011: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:52 [stride_detector_cover] engine_0.trace1011: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:52 [stride_detector_cover] engine_0.trace1011: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:52 [stride_detector_cover] engine_0.trace1011: This license was issued to John P Wickerson.
SBY 18:35:52 [stride_detector_cover] engine_0.trace1011: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:53 [stride_detector_cover] engine_0.trace1012: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:53 [stride_detector_cover] engine_0.trace1012: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:53 [stride_detector_cover] engine_0.trace1012: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:53 [stride_detector_cover] engine_0.trace1012: This license was issued to John P Wickerson.
SBY 18:35:53 [stride_detector_cover] engine_0.trace1012: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:53 [stride_detector_cover] engine_0.trace1011: finished (returncode=0)
SBY 18:35:53 [stride_detector_cover] engine_0.trace1019: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1019.log trace1019.ys"
SBY 18:35:54 [stride_detector_cover] engine_0.trace1012: finished (returncode=0)
SBY 18:35:54 [stride_detector_cover] engine_0.trace1020: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1020.log trace1020.ys"
SBY 18:35:54 [stride_detector_cover] engine_0.trace1013: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:54 [stride_detector_cover] engine_0.trace1013: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:54 [stride_detector_cover] engine_0.trace1013: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:54 [stride_detector_cover] engine_0.trace1013: This license was issued to John P Wickerson.
SBY 18:35:54 [stride_detector_cover] engine_0.trace1013: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:55 [stride_detector_cover] engine_0.trace1014: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:55 [stride_detector_cover] engine_0.trace1014: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:55 [stride_detector_cover] engine_0.trace1014: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:55 [stride_detector_cover] engine_0.trace1014: This license was issued to John P Wickerson.
SBY 18:35:55 [stride_detector_cover] engine_0.trace1014: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:55 [stride_detector_cover] engine_0.trace1015: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:55 [stride_detector_cover] engine_0.trace1015: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:55 [stride_detector_cover] engine_0.trace1015: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:55 [stride_detector_cover] engine_0.trace1015: This license was issued to John P Wickerson.
SBY 18:35:55 [stride_detector_cover] engine_0.trace1015: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:55 [stride_detector_cover] engine_0.trace1013: finished (returncode=0)
SBY 18:35:55 [stride_detector_cover] engine_0.trace1021: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1021.log trace1021.ys"
SBY 18:35:56 [stride_detector_cover] engine_0.trace1017: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:56 [stride_detector_cover] engine_0.trace1017: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:56 [stride_detector_cover] engine_0.trace1017: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:56 [stride_detector_cover] engine_0.trace1017: This license was issued to John P Wickerson.
SBY 18:35:56 [stride_detector_cover] engine_0.trace1017: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:56 [stride_detector_cover] engine_0.trace1014: finished (returncode=0)
SBY 18:35:56 [stride_detector_cover] engine_0.trace1016: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:56 [stride_detector_cover] engine_0.trace1016: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:56 [stride_detector_cover] engine_0.trace1016: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:56 [stride_detector_cover] engine_0.trace1016: This license was issued to John P Wickerson.
SBY 18:35:56 [stride_detector_cover] engine_0.trace1016: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:56 [stride_detector_cover] engine_0.trace1022: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1022.log trace1022.ys"
SBY 18:35:56 [stride_detector_cover] engine_0.trace1015: finished (returncode=0)
SBY 18:35:56 [stride_detector_cover] engine_0.trace1023: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1023.log trace1023.ys"
SBY 18:35:57 [stride_detector_cover] engine_0.trace1017: finished (returncode=0)
SBY 18:35:57 [stride_detector_cover] engine_0.trace1016: finished (returncode=0)
SBY 18:35:57 [stride_detector_cover] engine_0.trace1024: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1024.log trace1024.ys"
SBY 18:35:57 [stride_detector_cover] engine_0.trace1025: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1025.log trace1025.ys"
SBY 18:35:57 [stride_detector_cover] engine_0.trace1018: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:57 [stride_detector_cover] engine_0.trace1018: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:57 [stride_detector_cover] engine_0.trace1018: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:57 [stride_detector_cover] engine_0.trace1018: This license was issued to John P Wickerson.
SBY 18:35:57 [stride_detector_cover] engine_0.trace1018: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:35:58 [stride_detector_cover] engine_0.trace1018: finished (returncode=0)
SBY 18:35:58 [stride_detector_cover] engine_0.trace1026: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1026.log trace1026.ys"
SBY 18:35:59 [stride_detector_cover] engine_0.trace1019: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:35:59 [stride_detector_cover] engine_0.trace1019: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:35:59 [stride_detector_cover] engine_0.trace1019: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:35:59 [stride_detector_cover] engine_0.trace1019: This license was issued to John P Wickerson.
SBY 18:35:59 [stride_detector_cover] engine_0.trace1019: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:00 [stride_detector_cover] engine_0.trace1020: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:00 [stride_detector_cover] engine_0.trace1020: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:00 [stride_detector_cover] engine_0.trace1020: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:00 [stride_detector_cover] engine_0.trace1020: This license was issued to John P Wickerson.
SBY 18:36:00 [stride_detector_cover] engine_0.trace1020: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:00 [stride_detector_cover] engine_0.trace1019: finished (returncode=0)
SBY 18:36:00 [stride_detector_cover] engine_0.trace1027: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1027.log trace1027.ys"
SBY 18:36:01 [stride_detector_cover] engine_0.trace1020: finished (returncode=0)
SBY 18:36:01 [stride_detector_cover] engine_0.trace1028: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1028.log trace1028.ys"
SBY 18:36:01 [stride_detector_cover] engine_0.trace1021: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:01 [stride_detector_cover] engine_0.trace1021: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:01 [stride_detector_cover] engine_0.trace1021: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:01 [stride_detector_cover] engine_0.trace1021: This license was issued to John P Wickerson.
SBY 18:36:01 [stride_detector_cover] engine_0.trace1021: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:02 [stride_detector_cover] engine_0.trace1022: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:02 [stride_detector_cover] engine_0.trace1022: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:02 [stride_detector_cover] engine_0.trace1022: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:02 [stride_detector_cover] engine_0.trace1022: This license was issued to John P Wickerson.
SBY 18:36:02 [stride_detector_cover] engine_0.trace1022: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:02 [stride_detector_cover] engine_0.trace1021: finished (returncode=0)
SBY 18:36:02 [stride_detector_cover] engine_0.trace1023: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:02 [stride_detector_cover] engine_0.trace1023: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:02 [stride_detector_cover] engine_0.trace1023: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:02 [stride_detector_cover] engine_0.trace1023: This license was issued to John P Wickerson.
SBY 18:36:02 [stride_detector_cover] engine_0.trace1023: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:02 [stride_detector_cover] engine_0.trace1029: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1029.log trace1029.ys"
SBY 18:36:03 [stride_detector_cover] engine_0.trace1024: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:03 [stride_detector_cover] engine_0.trace1024: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:03 [stride_detector_cover] engine_0.trace1024: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:03 [stride_detector_cover] engine_0.trace1024: This license was issued to John P Wickerson.
SBY 18:36:03 [stride_detector_cover] engine_0.trace1024: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:03 [stride_detector_cover] engine_0.trace1022: finished (returncode=0)
SBY 18:36:03 [stride_detector_cover] engine_0.trace1025: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:03 [stride_detector_cover] engine_0.trace1025: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:03 [stride_detector_cover] engine_0.trace1025: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:03 [stride_detector_cover] engine_0.trace1025: This license was issued to John P Wickerson.
SBY 18:36:03 [stride_detector_cover] engine_0.trace1025: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:03 [stride_detector_cover] engine_0.trace1023: finished (returncode=0)
SBY 18:36:03 [stride_detector_cover] engine_0.trace1030: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1030.log trace1030.ys"
SBY 18:36:03 [stride_detector_cover] engine_0.trace1031: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1031.log trace1031.ys"
SBY 18:36:04 [stride_detector_cover] engine_0.trace1025: finished (returncode=0)
SBY 18:36:04 [stride_detector_cover] engine_0.trace1024: finished (returncode=0)
SBY 18:36:04 [stride_detector_cover] engine_0.trace1032: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1032.log trace1032.ys"
SBY 18:36:04 [stride_detector_cover] engine_0.trace1033: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1033.log trace1033.ys"
SBY 18:36:04 [stride_detector_cover] engine_0.trace1026: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:04 [stride_detector_cover] engine_0.trace1026: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:04 [stride_detector_cover] engine_0.trace1026: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:04 [stride_detector_cover] engine_0.trace1026: This license was issued to John P Wickerson.
SBY 18:36:04 [stride_detector_cover] engine_0.trace1026: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:05 [stride_detector_cover] engine_0.trace1026: finished (returncode=0)
SBY 18:36:05 [stride_detector_cover] engine_0.trace1034: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1034.log trace1034.ys"
SBY 18:36:06 [stride_detector_cover] engine_0.trace1027: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:06 [stride_detector_cover] engine_0.trace1027: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:06 [stride_detector_cover] engine_0.trace1027: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:06 [stride_detector_cover] engine_0.trace1027: This license was issued to John P Wickerson.
SBY 18:36:06 [stride_detector_cover] engine_0.trace1027: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:06 [stride_detector_cover] engine_0.trace1028: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:06 [stride_detector_cover] engine_0.trace1028: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:06 [stride_detector_cover] engine_0.trace1028: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:06 [stride_detector_cover] engine_0.trace1028: This license was issued to John P Wickerson.
SBY 18:36:06 [stride_detector_cover] engine_0.trace1028: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:07 [stride_detector_cover] engine_0.trace1027: finished (returncode=0)
SBY 18:36:07 [stride_detector_cover] engine_0.trace1035: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1035.log trace1035.ys"
SBY 18:36:07 [stride_detector_cover] engine_0.trace1028: finished (returncode=0)
SBY 18:36:08 [stride_detector_cover] engine_0.trace1036: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1036.log trace1036.ys"
SBY 18:36:08 [stride_detector_cover] engine_0.trace1029: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:08 [stride_detector_cover] engine_0.trace1029: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:08 [stride_detector_cover] engine_0.trace1029: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:08 [stride_detector_cover] engine_0.trace1029: This license was issued to John P Wickerson.
SBY 18:36:08 [stride_detector_cover] engine_0.trace1029: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:09 [stride_detector_cover] engine_0.trace1030: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:09 [stride_detector_cover] engine_0.trace1030: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:09 [stride_detector_cover] engine_0.trace1030: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:09 [stride_detector_cover] engine_0.trace1030: This license was issued to John P Wickerson.
SBY 18:36:09 [stride_detector_cover] engine_0.trace1030: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:09 [stride_detector_cover] engine_0.trace1031: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:09 [stride_detector_cover] engine_0.trace1031: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:09 [stride_detector_cover] engine_0.trace1031: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:09 [stride_detector_cover] engine_0.trace1031: This license was issued to John P Wickerson.
SBY 18:36:09 [stride_detector_cover] engine_0.trace1031: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:09 [stride_detector_cover] engine_0.trace1029: finished (returncode=0)
SBY 18:36:09 [stride_detector_cover] engine_0.trace1037: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1037.log trace1037.ys"
SBY 18:36:09 [stride_detector_cover] engine_0.trace1032: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:09 [stride_detector_cover] engine_0.trace1032: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:09 [stride_detector_cover] engine_0.trace1032: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:09 [stride_detector_cover] engine_0.trace1032: This license was issued to John P Wickerson.
SBY 18:36:10 [stride_detector_cover] engine_0.trace1032: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:10 [stride_detector_cover] engine_0.trace1030: finished (returncode=0)
SBY 18:36:10 [stride_detector_cover] engine_0.trace1033: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:10 [stride_detector_cover] engine_0.trace1033: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:10 [stride_detector_cover] engine_0.trace1033: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:10 [stride_detector_cover] engine_0.trace1033: This license was issued to John P Wickerson.
SBY 18:36:10 [stride_detector_cover] engine_0.trace1033: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:10 [stride_detector_cover] engine_0.trace1031: finished (returncode=0)
SBY 18:36:10 [stride_detector_cover] engine_0.trace1038: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1038.log trace1038.ys"
SBY 18:36:10 [stride_detector_cover] engine_0.trace1039: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1039.log trace1039.ys"
SBY 18:36:10 [stride_detector_cover] engine_0.trace1032: finished (returncode=0)
SBY 18:36:11 [stride_detector_cover] engine_0.trace1033: finished (returncode=0)
SBY 18:36:11 [stride_detector_cover] engine_0.trace1040: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1040.log trace1040.ys"
SBY 18:36:11 [stride_detector_cover] engine_0.trace1041: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1041.log trace1041.ys"
SBY 18:36:11 [stride_detector_cover] engine_0.trace1034: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:11 [stride_detector_cover] engine_0.trace1034: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:11 [stride_detector_cover] engine_0.trace1034: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:11 [stride_detector_cover] engine_0.trace1034: This license was issued to John P Wickerson.
SBY 18:36:11 [stride_detector_cover] engine_0.trace1034: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:12 [stride_detector_cover] engine_0.trace1034: finished (returncode=0)
SBY 18:36:12 [stride_detector_cover] engine_0.trace1042: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1042.log trace1042.ys"
SBY 18:36:12 [stride_detector_cover] engine_0.trace1035: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:12 [stride_detector_cover] engine_0.trace1035: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:12 [stride_detector_cover] engine_0.trace1035: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:12 [stride_detector_cover] engine_0.trace1035: This license was issued to John P Wickerson.
SBY 18:36:13 [stride_detector_cover] engine_0.trace1035: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:13 [stride_detector_cover] engine_0.trace1036: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:13 [stride_detector_cover] engine_0.trace1036: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:13 [stride_detector_cover] engine_0.trace1036: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:13 [stride_detector_cover] engine_0.trace1036: This license was issued to John P Wickerson.
SBY 18:36:13 [stride_detector_cover] engine_0.trace1036: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:13 [stride_detector_cover] engine_0.trace1035: finished (returncode=0)
SBY 18:36:13 [stride_detector_cover] engine_0.trace1043: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1043.log trace1043.ys"
SBY 18:36:14 [stride_detector_cover] engine_0.trace1036: finished (returncode=0)
SBY 18:36:14 [stride_detector_cover] engine_0.trace1044: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1044.log trace1044.ys"
SBY 18:36:14 [stride_detector_cover] engine_0.trace1037: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:14 [stride_detector_cover] engine_0.trace1037: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:14 [stride_detector_cover] engine_0.trace1037: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:14 [stride_detector_cover] engine_0.trace1037: This license was issued to John P Wickerson.
SBY 18:36:14 [stride_detector_cover] engine_0.trace1037: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:15 [stride_detector_cover] engine_0.trace1037: finished (returncode=0)
SBY 18:36:15 [stride_detector_cover] engine_0.trace1039: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:15 [stride_detector_cover] engine_0.trace1039: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:15 [stride_detector_cover] engine_0.trace1039: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:15 [stride_detector_cover] engine_0.trace1039: This license was issued to John P Wickerson.
SBY 18:36:15 [stride_detector_cover] engine_0.trace1039: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:15 [stride_detector_cover] engine_0.trace1038: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:15 [stride_detector_cover] engine_0.trace1038: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:15 [stride_detector_cover] engine_0.trace1038: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:15 [stride_detector_cover] engine_0.trace1038: This license was issued to John P Wickerson.
SBY 18:36:15 [stride_detector_cover] engine_0.trace1038: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:15 [stride_detector_cover] engine_0.trace1045: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1045.log trace1045.ys"
SBY 18:36:16 [stride_detector_cover] engine_0.trace1041: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:16 [stride_detector_cover] engine_0.trace1041: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:16 [stride_detector_cover] engine_0.trace1041: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:16 [stride_detector_cover] engine_0.trace1041: This license was issued to John P Wickerson.
SBY 18:36:16 [stride_detector_cover] engine_0.trace1041: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:16 [stride_detector_cover] engine_0.trace1038: finished (returncode=0)
SBY 18:36:16 [stride_detector_cover] engine_0.trace1040: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:16 [stride_detector_cover] engine_0.trace1040: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:16 [stride_detector_cover] engine_0.trace1040: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:16 [stride_detector_cover] engine_0.trace1040: This license was issued to John P Wickerson.
SBY 18:36:16 [stride_detector_cover] engine_0.trace1040: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:16 [stride_detector_cover] engine_0.trace1039: finished (returncode=0)
SBY 18:36:16 [stride_detector_cover] engine_0.trace1046: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1046.log trace1046.ys"
SBY 18:36:17 [stride_detector_cover] engine_0.trace1047: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1047.log trace1047.ys"
SBY 18:36:17 [stride_detector_cover] engine_0.trace1041: finished (returncode=0)
SBY 18:36:17 [stride_detector_cover] engine_0.trace1040: finished (returncode=0)
SBY 18:36:17 [stride_detector_cover] engine_0.trace1048: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1048.log trace1048.ys"
SBY 18:36:17 [stride_detector_cover] engine_0.trace1049: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1049.log trace1049.ys"
SBY 18:36:17 [stride_detector_cover] engine_0.trace1042: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:17 [stride_detector_cover] engine_0.trace1042: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:17 [stride_detector_cover] engine_0.trace1042: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:17 [stride_detector_cover] engine_0.trace1042: This license was issued to John P Wickerson.
SBY 18:36:17 [stride_detector_cover] engine_0.trace1042: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:18 [stride_detector_cover] engine_0.trace1042: finished (returncode=0)
SBY 18:36:19 [stride_detector_cover] engine_0.trace1050: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1050.log trace1050.ys"
SBY 18:36:19 [stride_detector_cover] engine_0.trace1043: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:19 [stride_detector_cover] engine_0.trace1043: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:19 [stride_detector_cover] engine_0.trace1043: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:19 [stride_detector_cover] engine_0.trace1043: This license was issued to John P Wickerson.
SBY 18:36:19 [stride_detector_cover] engine_0.trace1043: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:20 [stride_detector_cover] engine_0.trace1044: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:20 [stride_detector_cover] engine_0.trace1044: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:20 [stride_detector_cover] engine_0.trace1044: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:20 [stride_detector_cover] engine_0.trace1044: This license was issued to John P Wickerson.
SBY 18:36:20 [stride_detector_cover] engine_0.trace1044: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:20 [stride_detector_cover] engine_0.trace1043: finished (returncode=0)
SBY 18:36:21 [stride_detector_cover] engine_0.trace1051: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1051.log trace1051.ys"
SBY 18:36:21 [stride_detector_cover] engine_0.trace1044: finished (returncode=0)
SBY 18:36:21 [stride_detector_cover] engine_0.trace1052: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1052.log trace1052.ys"
SBY 18:36:22 [stride_detector_cover] engine_0.trace1045: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:22 [stride_detector_cover] engine_0.trace1045: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:22 [stride_detector_cover] engine_0.trace1045: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:22 [stride_detector_cover] engine_0.trace1045: This license was issued to John P Wickerson.
SBY 18:36:22 [stride_detector_cover] engine_0.trace1045: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:23 [stride_detector_cover] engine_0.trace1046: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:23 [stride_detector_cover] engine_0.trace1046: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:23 [stride_detector_cover] engine_0.trace1046: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:23 [stride_detector_cover] engine_0.trace1046: This license was issued to John P Wickerson.
SBY 18:36:23 [stride_detector_cover] engine_0.trace1046: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:23 [stride_detector_cover] engine_0.trace1045: finished (returncode=0)
SBY 18:36:23 [stride_detector_cover] engine_0.trace1047: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:23 [stride_detector_cover] engine_0.trace1047: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:23 [stride_detector_cover] engine_0.trace1047: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:23 [stride_detector_cover] engine_0.trace1047: This license was issued to John P Wickerson.
SBY 18:36:23 [stride_detector_cover] engine_0.trace1047: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:23 [stride_detector_cover] engine_0.trace1053: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1053.log trace1053.ys"
SBY 18:36:23 [stride_detector_cover] engine_0.trace1049: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:23 [stride_detector_cover] engine_0.trace1049: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:23 [stride_detector_cover] engine_0.trace1049: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:24 [stride_detector_cover] engine_0.trace1049: This license was issued to John P Wickerson.
SBY 18:36:24 [stride_detector_cover] engine_0.trace1049: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:24 [stride_detector_cover] engine_0.trace1048: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:24 [stride_detector_cover] engine_0.trace1048: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:24 [stride_detector_cover] engine_0.trace1048: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:24 [stride_detector_cover] engine_0.trace1048: This license was issued to John P Wickerson.
SBY 18:36:24 [stride_detector_cover] engine_0.trace1048: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:24 [stride_detector_cover] engine_0.trace1046: finished (returncode=0)
SBY 18:36:24 [stride_detector_cover] engine_0.trace1054: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1054.log trace1054.ys"
SBY 18:36:24 [stride_detector_cover] engine_0.trace1047: finished (returncode=0)
SBY 18:36:24 [stride_detector_cover] engine_0.trace1055: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1055.log trace1055.ys"
SBY 18:36:25 [stride_detector_cover] engine_0.trace1049: finished (returncode=0)
SBY 18:36:25 [stride_detector_cover] engine_0.trace1048: finished (returncode=0)
SBY 18:36:25 [stride_detector_cover] engine_0.trace1056: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1056.log trace1056.ys"
SBY 18:36:25 [stride_detector_cover] engine_0.trace1057: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1057.log trace1057.ys"
SBY 18:36:25 [stride_detector_cover] engine_0.trace1050: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:25 [stride_detector_cover] engine_0.trace1050: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:25 [stride_detector_cover] engine_0.trace1050: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:25 [stride_detector_cover] engine_0.trace1050: This license was issued to John P Wickerson.
SBY 18:36:25 [stride_detector_cover] engine_0.trace1050: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:26 [stride_detector_cover] engine_0.trace1050: finished (returncode=0)
SBY 18:36:26 [stride_detector_cover] engine_0.trace1058: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1058.log trace1058.ys"
SBY 18:36:26 [stride_detector_cover] engine_0.trace1051: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:26 [stride_detector_cover] engine_0.trace1051: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:26 [stride_detector_cover] engine_0.trace1051: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:26 [stride_detector_cover] engine_0.trace1051: This license was issued to John P Wickerson.
SBY 18:36:26 [stride_detector_cover] engine_0.trace1051: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:27 [stride_detector_cover] engine_0.trace1052: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:27 [stride_detector_cover] engine_0.trace1052: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:27 [stride_detector_cover] engine_0.trace1052: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:27 [stride_detector_cover] engine_0.trace1052: This license was issued to John P Wickerson.
SBY 18:36:27 [stride_detector_cover] engine_0.trace1052: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:27 [stride_detector_cover] engine_0.trace1051: finished (returncode=0)
SBY 18:36:27 [stride_detector_cover] engine_0.trace1059: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1059.log trace1059.ys"
SBY 18:36:28 [stride_detector_cover] engine_0.trace1052: finished (returncode=0)
SBY 18:36:28 [stride_detector_cover] engine_0.trace1060: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1060.log trace1060.ys"
SBY 18:36:28 [stride_detector_cover] engine_0.trace1053: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:28 [stride_detector_cover] engine_0.trace1053: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:28 [stride_detector_cover] engine_0.trace1053: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:28 [stride_detector_cover] engine_0.trace1053: This license was issued to John P Wickerson.
SBY 18:36:28 [stride_detector_cover] engine_0.trace1053: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:29 [stride_detector_cover] engine_0.trace1054: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:29 [stride_detector_cover] engine_0.trace1054: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:29 [stride_detector_cover] engine_0.trace1054: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:29 [stride_detector_cover] engine_0.trace1054: This license was issued to John P Wickerson.
SBY 18:36:29 [stride_detector_cover] engine_0.trace1054: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:29 [stride_detector_cover] engine_0.trace1053: finished (returncode=0)
SBY 18:36:29 [stride_detector_cover] engine_0.trace1061: starting process "cd stride_detector_cover/engine_0; yosys -ql trace1061.log trace1061.ys"
SBY 18:36:30 [stride_detector_cover] engine_0.trace1055: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:30 [stride_detector_cover] engine_0.trace1055: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:30 [stride_detector_cover] engine_0.trace1055: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:30 [stride_detector_cover] engine_0.trace1055: This license was issued to John P Wickerson.
SBY 18:36:30 [stride_detector_cover] engine_0.trace1055: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:30 [stride_detector_cover] engine_0.trace1054: finished (returncode=0)
SBY 18:36:30 [stride_detector_cover] engine_0.trace1056: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:30 [stride_detector_cover] engine_0.trace1056: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:30 [stride_detector_cover] engine_0.trace1056: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:30 [stride_detector_cover] engine_0.trace1056: This license was issued to John P Wickerson.
SBY 18:36:30 [stride_detector_cover] engine_0.trace1056: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:30 [stride_detector_cover] engine_0.trace1057: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:30 [stride_detector_cover] engine_0.trace1057: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:30 [stride_detector_cover] engine_0.trace1057: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:30 [stride_detector_cover] engine_0.trace1057: This license was issued to John P Wickerson.
SBY 18:36:31 [stride_detector_cover] engine_0.trace1057: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:31 [stride_detector_cover] engine_0.trace1055: finished (returncode=0)
SBY 18:36:31 [stride_detector_cover] engine_0.trace1057: finished (returncode=0)
SBY 18:36:31 [stride_detector_cover] engine_0.trace1056: finished (returncode=0)
SBY 18:36:31 [stride_detector_cover] engine_0.trace1058: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:31 [stride_detector_cover] engine_0.trace1058: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:31 [stride_detector_cover] engine_0.trace1058: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:31 [stride_detector_cover] engine_0.trace1058: This license was issued to John P Wickerson.
SBY 18:36:31 [stride_detector_cover] engine_0.trace1058: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:32 [stride_detector_cover] engine_0.trace1058: finished (returncode=0)
SBY 18:36:32 [stride_detector_cover] engine_0.trace1059: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:32 [stride_detector_cover] engine_0.trace1059: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:32 [stride_detector_cover] engine_0.trace1059: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:32 [stride_detector_cover] engine_0.trace1059: This license was issued to John P Wickerson.
SBY 18:36:32 [stride_detector_cover] engine_0.trace1059: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:32 [stride_detector_cover] engine_0.trace1060: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:32 [stride_detector_cover] engine_0.trace1060: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:32 [stride_detector_cover] engine_0.trace1060: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:32 [stride_detector_cover] engine_0.trace1060: This license was issued to John P Wickerson.
SBY 18:36:32 [stride_detector_cover] engine_0.trace1060: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:32 [stride_detector_cover] engine_0.trace1059: finished (returncode=0)
SBY 18:36:33 [stride_detector_cover] engine_0.trace1061: This is an ACADEMIC LICENSE of TabbyCAD Suite.
SBY 18:36:33 [stride_detector_cover] engine_0.trace1061: This license is granted for the limited purpose of academic and/or research activities.
SBY 18:36:33 [stride_detector_cover] engine_0.trace1061: It is forbidden to use this license to perform services for a fee or other consideration; or in the generation or verification of hardware or hardware designs for sale or license with a view to profit or for a fee or other consideration.
SBY 18:36:33 [stride_detector_cover] engine_0.trace1061: This license was issued to John P Wickerson.
SBY 18:36:33 [stride_detector_cover] engine_0.trace1061: Customer PoC: John P Wickerson <j.wickerson@imperial.ac.uk>.
SBY 18:36:33 [stride_detector_cover] engine_0.trace1060: finished (returncode=0)
SBY 18:36:33 [stride_detector_cover] engine_0.trace1061: finished (returncode=0)
SBY 18:36:33 [stride_detector_cover] engine_0: Status returned by engine: FAIL
SBY 18:36:33 [stride_detector_cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:24:35 (1475)
SBY 18:36:33 [stride_detector_cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:33:21 (2001)
SBY 18:36:33 [stride_detector_cover] summary: engine_0 (smtbmc) returned FAIL
SBY 18:36:33 [stride_detector_cover] summary: cover trace: <trace0>
SBY 18:36:33 [stride_detector_cover] summary:   reached cover statement stride_detector.\stride_values.stride_values_2.stride_2_seen_9 at stride_detector.sv:189.9-189.108 in step 0
SBY 18:36:33 [stride_detector_cover] summary: cover trace: <trace1>
SBY 18:36:33 [stride_detector_cover] summary:   reached cover statement stride_detector.\stride_values.stride_1_seen_9 at stride_detector.sv:187.7-187.89 in step 0
SBY 18:36:33 [stride_detector_cover] summary: cover trace: <trace10>
SBY 18:36:33 [stride_detector_cover] summary:   reached cover statement stride_detector.\stride_values.stride_1_seen_3 at stride_detector.sv:187.7-187.89 in step 0
SBY 18:36:33 [stride_detector_cover] summary: cover trace: <trace100>
SBY 18:36:33 [stride_detector_cover] summary:   reached cover statement stride_detector.\stride_values.stride_values_2.stride_2_seen_90 at stride_detector.sv:189.9-189.108 in step 0
SBY 18:36:33 [stride_detector_cover] summary: cover trace: <trace1000>
SBY 18:36:33 [stride_detector_cover] summary:   reached cover statement stride_detector.\stride_values.stride_values_2.stride_2_seen_745 at stride_detector.sv:189.9-189.108 in step 0
SBY 18:36:33 [stride_detector_cover] summary: and 1057 further traces
SBY 18:36:33 [stride_detector_cover] summary: unreached cover statements:
SBY 18:36:33 [stride_detector_cover] summary:   stride_detector.double_stride_to_single at stride_detector.sv:197.5-197.139
SBY 18:36:33 [stride_detector_cover] summary:   stride_detector.no_stride_to_double at stride_detector.sv:205.5-205.179
SBY 18:36:33 [stride_detector_cover] summary:   stride_detector.no_stride_to_single at stride_detector.sv:196.5-196.131
SBY 18:36:33 [stride_detector_cover] summary:   stride_detector.single_stride_to_double at stride_detector.sv:206.5-206.187
SBY 18:36:33 [stride_detector_cover] summary: see stride_detector_cover/FAIL for a complete summary
SBY 18:36:34 [stride_detector_cover] DONE (FAIL, rc=2)
