ISim log file
Running: C:\Users\KekKuLe\Desktop\temp\Code\SSP\SimpleStackProcessor\FPGA\testCU_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/testCU_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/KekKuLe/Desktop/temp/Code/SSP/SimpleStackProcessor/FPGA/testCU.v" Line 20.  For instance testCU/uut/, width 4 of formal port ALU_func is not equal to width 3 of actual signal ALU_func.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
