Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Jan  8 02:28:04 2021
| Host         : DESKTOP-1P7FONU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file snake_game_timing_summary_routed.rpt -pb snake_game_timing_summary_routed.pb -rpx snake_game_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_game
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: View/clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.511        0.000                      0                 2206        0.042        0.000                      0                 2206        4.500        0.000                       0                  1697  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.511        0.000                      0                 2206        0.042        0.000                      0                 2206        4.500        0.000                       0                  1697  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 View/map1[-1111111109]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/start_point_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.786ns  (logic 1.417ns (24.489%)  route 4.369ns (75.511%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.541     5.092    View/clk_IBUF_BUFG
    SLICE_X47Y80         FDRE                                         r  View/map1[-1111111109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.419     5.511 r  View/map1[-1111111109]/Q
                         net (fo=104, routed)         1.564     7.075    Logic/start_point_reg_0[2]
    SLICE_X59Y81         MUXF7 (Prop_muxf7_S_O)       0.451     7.526 r  Logic/start_point_reg_i_124/O
                         net (fo=1, routed)           1.093     8.619    Logic/start_point_reg_i_124_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I3_O)        0.299     8.918 r  Logic/start_point_reg_i_50/O
                         net (fo=1, routed)           0.263     9.181    Logic/start_point_reg_i_50_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I5_O)        0.124     9.305 r  Logic/start_point_reg_i_15/O
                         net (fo=1, routed)           0.760    10.066    View/start_point_reg_1
    SLICE_X51Y73         LUT5 (Prop_lut5_I2_O)        0.124    10.190 r  View/start_point_reg_i_3/O
                         net (fo=1, routed)           0.689    10.879    View/map[2]
    DSP48_X1Y28          DSP48E1                                      r  View/start_point_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.516    14.887    View/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  View/start_point_reg/CLK
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.112    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722    11.390    View/start_point_reg
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 View/map1[-1111111110]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/start_point_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 1.369ns (24.208%)  route 4.286ns (75.792%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.541     5.092    View/clk_IBUF_BUFG
    SLICE_X47Y80         FDRE                                         r  View/map1[-1111111110]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  View/map1[-1111111110]_rep/Q
                         net (fo=82, routed)          1.616     7.165    Logic/start_point_reg_i_288_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.289 r  Logic/start_point_reg_i_294/O
                         net (fo=1, routed)           0.000     7.289    Logic/start_point_reg_i_294_n_0
    SLICE_X39Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     7.534 r  Logic/start_point_reg_i_135/O
                         net (fo=1, routed)           0.000     7.534    Logic/start_point_reg_i_135_n_0
    SLICE_X39Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     7.638 r  Logic/start_point_reg_i_56/O
                         net (fo=1, routed)           1.351     8.989    View/start_point_reg_10
    SLICE_X49Y82         LUT6 (Prop_lut6_I5_O)        0.316     9.305 r  View/start_point_reg_i_17/O
                         net (fo=1, routed)           0.533     9.838    View/start_point_reg_i_17_n_0
    SLICE_X49Y74         LUT5 (Prop_lut5_I0_O)        0.124     9.962 r  View/start_point_reg_i_4/O
                         net (fo=1, routed)           0.786    10.748    View/map[1]
    DSP48_X1Y28          DSP48E1                                      r  View/start_point_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.516    14.887    View/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  View/start_point_reg/CLK
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.112    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722    11.390    View/start_point_reg
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 View/map1[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/start_point_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 1.362ns (24.068%)  route 4.297ns (75.932%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.536     5.087    View/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  View/map1[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  View/map1[-1111111110]/Q
                         net (fo=40, routed)          1.462     7.005    Logic/start_point_reg_0[1]
    SLICE_X37Y86         LUT5 (Prop_lut5_I2_O)        0.124     7.129 r  Logic/start_point_reg_i_221/O
                         net (fo=1, routed)           0.000     7.129    Logic/start_point_reg_i_221_n_0
    SLICE_X37Y86         MUXF7 (Prop_muxf7_I0_O)      0.238     7.367 r  Logic/start_point_reg_i_98/O
                         net (fo=1, routed)           0.000     7.367    Logic/start_point_reg_i_98_n_0
    SLICE_X37Y86         MUXF8 (Prop_muxf8_I0_O)      0.104     7.471 r  Logic/start_point_reg_i_38/O
                         net (fo=1, routed)           1.290     8.761    Logic/start_point_reg_i_38_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I0_O)        0.316     9.077 r  Logic/start_point_reg_i_12/O
                         net (fo=1, routed)           0.715     9.792    Logic/start_point_reg_i_12_n_0
    SLICE_X51Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.916 r  Logic/start_point_reg_i_2/O
                         net (fo=1, routed)           0.830    10.746    View/start_point_reg_0[0]
    DSP48_X1Y28          DSP48E1                                      r  View/start_point_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.516    14.887    View/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  View/start_point_reg/CLK
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.112    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722    11.390    View/start_point_reg
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 View/map1[-1111111110]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/start_point_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 1.326ns (23.463%)  route 4.325ns (76.537%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.541     5.092    View/clk_IBUF_BUFG
    SLICE_X47Y80         FDRE                                         r  View/map1[-1111111110]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  View/map1[-1111111110]_rep/Q
                         net (fo=82, routed)          1.817     7.365    Logic/start_point_reg_i_288_0
    SLICE_X33Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.489 r  Logic/start_point_reg_i_203/O
                         net (fo=1, routed)           0.000     7.489    Logic/start_point_reg_i_203_n_0
    SLICE_X33Y69         MUXF7 (Prop_muxf7_I0_O)      0.212     7.701 r  Logic/start_point_reg_i_89/O
                         net (fo=1, routed)           0.000     7.701    Logic/start_point_reg_i_89_n_0
    SLICE_X33Y69         MUXF8 (Prop_muxf8_I1_O)      0.094     7.795 r  Logic/start_point_reg_i_33/O
                         net (fo=1, routed)           1.200     8.995    Logic/start_point_reg_i_33_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.316     9.311 r  Logic/start_point_reg_i_10/O
                         net (fo=1, routed)           0.570     9.881    View/start_point_reg_15
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.124    10.005 r  View/start_point_reg_i_1/O
                         net (fo=1, routed)           0.739    10.744    View/map[4]
    DSP48_X1Y28          DSP48E1                                      r  View/start_point_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.516    14.887    View/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  View/start_point_reg/CLK
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.112    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722    11.390    View/start_point_reg
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 View/map1[-1111111110]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/start_point_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 1.369ns (24.429%)  route 4.235ns (75.571%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.541     5.092    View/clk_IBUF_BUFG
    SLICE_X47Y80         FDRE                                         r  View/map1[-1111111110]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  View/map1[-1111111110]_rep__0/Q
                         net (fo=82, routed)          1.475     7.023    Logic/start_point_reg_i_113_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.147 r  Logic/start_point_reg_i_331/O
                         net (fo=1, routed)           0.000     7.147    Logic/start_point_reg_i_331_n_0
    SLICE_X37Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     7.392 r  Logic/start_point_reg_i_154/O
                         net (fo=1, routed)           0.000     7.392    Logic/start_point_reg_i_154_n_0
    SLICE_X37Y93         MUXF8 (Prop_muxf8_I0_O)      0.104     7.496 r  Logic/start_point_reg_i_65/O
                         net (fo=1, routed)           1.110     8.606    View/start_point_reg_6
    SLICE_X48Y82         LUT6 (Prop_lut6_I5_O)        0.316     8.922 r  View/start_point_reg_i_20/O
                         net (fo=1, routed)           0.949     9.870    View/start_point_reg_i_20_n_0
    SLICE_X48Y72         LUT5 (Prop_lut5_I0_O)        0.124     9.994 r  View/start_point_reg_i_5/O
                         net (fo=1, routed)           0.702    10.696    View/map[0]
    DSP48_X1Y28          DSP48E1                                      r  View/start_point_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.516    14.887    View/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  View/start_point_reg/CLK
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.112    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722    11.390    View/start_point_reg
  -------------------------------------------------------------------
                         required time                         11.390    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             1.348ns  (required time - arrival time)
  Source:                 Logic/snake_tile_type_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/calc_map_reg[107][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.521ns  (logic 0.642ns (7.534%)  route 7.879ns (92.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.611     5.162    Logic/clk_IBUF_BUFG
    SLICE_X60Y69         FDRE                                         r  Logic/snake_tile_type_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.518     5.680 r  Logic/snake_tile_type_reg[4][0]/Q
                         net (fo=139, routed)         7.879    13.559    Logic/snake_tile_type_reg_n_0_[4][0]
    SLICE_X30Y91         LUT5 (Prop_lut5_I3_O)        0.124    13.683 r  Logic/calc_map[107][0]_i_1/O
                         net (fo=1, routed)           0.000    13.683    Logic/calc_map[107][0]_i_1_n_0
    SLICE_X30Y91         FDRE                                         r  Logic/calc_map_reg[107][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.431    14.802    Logic/clk_IBUF_BUFG
    SLICE_X30Y91         FDRE                                         r  Logic/calc_map_reg[107][0]/C
                         clock pessimism              0.188    14.990    
                         clock uncertainty           -0.035    14.955    
    SLICE_X30Y91         FDRE (Setup_fdre_C_D)        0.077    15.032    Logic/calc_map_reg[107][0]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 View/pixel_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/ram1/RAM_reg_1_10/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.954ns  (logic 0.518ns (6.513%)  route 7.436ns (93.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.554     5.105    View/clk_IBUF_BUFG
    SLICE_X50Y61         FDRE                                         r  View/pixel_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  View/pixel_addr_reg[15]/Q
                         net (fo=36, routed)          7.436    13.059    View/ram1/Q[15]
    RAMB36_X0Y14         RAMB36E1                                     r  View/ram1/RAM_reg_1_10/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.456    14.827    View/ram1/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  View/ram1/RAM_reg_1_10/CLKARDCLK
                         clock pessimism              0.188    15.015    
                         clock uncertainty           -0.035    14.980    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.465    View/ram1/RAM_reg_1_10
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 Logic/snake_tile_type_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/calc_map_reg[78][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.374ns  (logic 0.642ns (7.667%)  route 7.732ns (92.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.611     5.162    Logic/clk_IBUF_BUFG
    SLICE_X60Y69         FDRE                                         r  Logic/snake_tile_type_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDRE (Prop_fdre_C_Q)         0.518     5.680 r  Logic/snake_tile_type_reg[4][0]/Q
                         net (fo=139, routed)         7.732    13.412    Logic/snake_tile_type_reg_n_0_[4][0]
    SLICE_X31Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.536 r  Logic/calc_map[78][0]_i_1/O
                         net (fo=1, routed)           0.000    13.536    Logic/calc_map[78][0]_i_1_n_0
    SLICE_X31Y88         FDRE                                         r  Logic/calc_map_reg[78][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.429    14.800    Logic/clk_IBUF_BUFG
    SLICE_X31Y88         FDRE                                         r  Logic/calc_map_reg[78][0]/C
                         clock pessimism              0.188    14.988    
                         clock uncertainty           -0.035    14.953    
    SLICE_X31Y88         FDRE (Setup_fdre_C_D)        0.029    14.982    Logic/calc_map_reg[78][0]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 View/pixel_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/ram1/RAM_reg_0_10/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 0.518ns (6.553%)  route 7.387ns (93.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.554     5.105    View/clk_IBUF_BUFG
    SLICE_X50Y61         FDRE                                         r  View/pixel_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.518     5.623 r  View/pixel_addr_reg[15]/Q
                         net (fo=36, routed)          7.387    13.011    View/ram1/Q[15]
    RAMB36_X0Y13         RAMB36E1                                     r  View/ram1/RAM_reg_0_10/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.462    14.833    View/ram1/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  View/ram1/RAM_reg_0_10/CLKARDCLK
                         clock pessimism              0.188    15.021    
                         clock uncertainty           -0.035    14.986    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.471    View/ram1/RAM_reg_0_10
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -13.011    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 View/pixel_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/ram1/RAM_reg_0_10/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 0.642ns (8.129%)  route 7.255ns (91.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.554     5.105    View/clk_IBUF_BUFG
    SLICE_X50Y61         FDRE                                         r  View/pixel_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.518     5.623 f  View/pixel_addr_reg[15]/Q
                         net (fo=36, routed)          6.913    12.536    View/ram1/Q[15]
    SLICE_X8Y67          LUT1 (Prop_lut1_I0_O)        0.124    12.660 r  View/ram1/RAM_reg_0_10_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.343    13.003    View/ram1/RAM_reg_0_10_ENARDEN_cooolgate_en_sig_3
    RAMB36_X0Y13         RAMB36E1                                     r  View/ram1/RAM_reg_0_10/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.462    14.833    View/ram1/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  View/ram1/RAM_reg_0_10/CLKARDCLK
                         clock pessimism              0.188    15.021    
                         clock uncertainty           -0.035    14.986    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.543    View/ram1/RAM_reg_0_10
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -13.003    
  -------------------------------------------------------------------
                         slack                                  1.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[70][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[97][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.561%)  route 0.234ns (62.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.553     1.466    Logic/clk_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  Logic/calc_map_reg[70][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Logic/calc_map_reg[70][4]/Q
                         net (fo=1, routed)           0.234     1.842    Logic/calc_map_reg[70]_116[4]
    SLICE_X32Y82         FDRE                                         r  Logic/map_reg[97][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.819     1.978    Logic/clk_IBUF_BUFG
    SLICE_X32Y82         FDRE                                         r  Logic/map_reg[97][4]/C
                         clock pessimism             -0.250     1.728    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.072     1.800    Logic/map_reg[97][4]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[90][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[119][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.610%)  route 0.215ns (60.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.555     1.468    Logic/clk_IBUF_BUFG
    SLICE_X32Y85         FDRE                                         r  Logic/calc_map_reg[90][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Logic/calc_map_reg[90][0]/Q
                         net (fo=1, routed)           0.215     1.824    Logic/calc_map_reg[90]_86[0]
    SLICE_X38Y84         FDRE                                         r  Logic/map_reg[119][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.822     1.980    Logic/clk_IBUF_BUFG
    SLICE_X38Y84         FDRE                                         r  Logic/map_reg[119][0]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.052     1.782    Logic/map_reg[119][0]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[94][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[123][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.922%)  route 0.241ns (63.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.557     1.470    Logic/clk_IBUF_BUFG
    SLICE_X35Y90         FDRE                                         r  Logic/calc_map_reg[94][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Logic/calc_map_reg[94][0]/Q
                         net (fo=1, routed)           0.241     1.852    Logic/calc_map_reg[94]_88[0]
    SLICE_X38Y84         FDRE                                         r  Logic/map_reg[123][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.822     1.980    Logic/clk_IBUF_BUFG
    SLICE_X38Y84         FDRE                                         r  Logic/map_reg[123][0]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.063     1.793    Logic/map_reg[123][0]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[107][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[138][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.414%)  route 0.232ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.558     1.471    Logic/clk_IBUF_BUFG
    SLICE_X30Y91         FDRE                                         r  Logic/calc_map_reg[107][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  Logic/calc_map_reg[107][0]/Q
                         net (fo=1, routed)           0.232     1.867    Logic/calc_map_reg[107]_60[0]
    SLICE_X36Y94         FDRE                                         r  Logic/map_reg[138][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.827     1.986    Logic/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  Logic/map_reg[138][0]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X36Y94         FDRE (Hold_fdre_C_D)         0.066     1.802    Logic/map_reg[138][0]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[86][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[115][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.050%)  route 0.250ns (63.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.554     1.467    Logic/clk_IBUF_BUFG
    SLICE_X33Y83         FDRE                                         r  Logic/calc_map_reg[86][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Logic/calc_map_reg[86][1]/Q
                         net (fo=1, routed)           0.250     1.859    Logic/calc_map_reg[86]_83[1]
    SLICE_X38Y86         FDRE                                         r  Logic/map_reg[115][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.822     1.981    Logic/clk_IBUF_BUFG
    SLICE_X38Y86         FDRE                                         r  Logic/map_reg[115][1]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.052     1.783    Logic/map_reg[115][1]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 View/pixel_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/ram1/RAM_reg_1_4/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.164ns (27.825%)  route 0.425ns (72.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.560     1.473    View/clk_IBUF_BUFG
    SLICE_X50Y61         FDRE                                         r  View/pixel_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  View/pixel_addr_reg[15]/Q
                         net (fo=36, routed)          0.425     2.063    View/ram1/Q[15]
    RAMB36_X2Y9          RAMB36E1                                     r  View/ram1/RAM_reg_1_4/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.882     2.040    View/ram1/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  View/ram1/RAM_reg_1_4/CLKARDCLK
                         clock pessimism             -0.245     1.796    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180     1.976    View/ram1/RAM_reg_1_4
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[107][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[138][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.864%)  route 0.275ns (66.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.558     1.471    Logic/clk_IBUF_BUFG
    SLICE_X31Y92         FDRE                                         r  Logic/calc_map_reg[107][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Logic/calc_map_reg[107][1]/Q
                         net (fo=1, routed)           0.275     1.888    Logic/calc_map_reg[107]_60[1]
    SLICE_X38Y93         FDRE                                         r  Logic/map_reg[138][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.827     1.986    Logic/clk_IBUF_BUFG
    SLICE_X38Y93         FDRE                                         r  Logic/map_reg[138][1]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.063     1.799    Logic/map_reg[138][1]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[107][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[138][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.822%)  route 0.289ns (67.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.557     1.470    Logic/clk_IBUF_BUFG
    SLICE_X31Y89         FDRE                                         r  Logic/calc_map_reg[107][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Logic/calc_map_reg[107][4]/Q
                         net (fo=1, routed)           0.289     1.900    Logic/calc_map_reg[107]_60[4]
    SLICE_X36Y92         FDRE                                         r  Logic/map_reg[138][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.826     1.985    Logic/clk_IBUF_BUFG
    SLICE_X36Y92         FDRE                                         r  Logic/map_reg[138][4]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X36Y92         FDRE (Hold_fdre_C_D)         0.070     1.805    Logic/map_reg[138][4]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 View/pixel_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/ram1/RAM_reg_1_4/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.164ns (27.312%)  route 0.436ns (72.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.561     1.474    View/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  View/pixel_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  View/pixel_addr_reg[2]/Q
                         net (fo=24, routed)          0.436     2.075    View/ram1/Q[2]
    RAMB36_X2Y9          RAMB36E1                                     r  View/ram1/RAM_reg_1_4/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.882     2.040    View/ram1/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  View/ram1/RAM_reg_1_4/CLKARDCLK
                         clock pessimism             -0.245     1.796    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.979    View/ram1/RAM_reg_1_4
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 View/pixel_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            View/ram1/RAM_reg_1_4/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.267%)  route 0.437ns (72.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.561     1.474    View/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  View/pixel_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  View/pixel_addr_reg[6]/Q
                         net (fo=24, routed)          0.437     2.076    View/ram1/Q[6]
    RAMB36_X2Y9          RAMB36E1                                     r  View/ram1/RAM_reg_1_4/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.882     2.040    View/ram1/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  View/ram1/RAM_reg_1_4/CLKARDCLK
                         clock pessimism             -0.245     1.796    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.979    View/ram1/RAM_reg_1_4
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   View/ram1/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   View/ram1/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   View/ram1/RAM_reg_0_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   View/ram1/RAM_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   View/ram1/RAM_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13  View/ram1/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   View/ram1/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   View/ram1/RAM_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   View/ram1/RAM_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   View/ram1/RAM_reg_1_8/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y62  Input/game_started_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y87  Logic/map_reg[103][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y85  Logic/map_reg[104][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y87  Logic/map_reg[105][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y85  Logic/map_reg[106][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y85  Logic/map_reg[106][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y85  Logic/map_reg[106][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y85  Logic/map_reg[113][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y86  Logic/map_reg[113][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y87  Logic/map_reg[113][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y48  Input/direction_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y48  Input/direction_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y47  Input/direction_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y47  Input/direction_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y43  Input/genblk1[0].Debounce/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y45  Input/genblk1[0].Debounce/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y45  Input/genblk1[0].Debounce/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y46  Input/genblk1[0].Debounce/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y85  Logic/map_reg[104][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y84  Logic/map_reg[104][4]/C



