-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
-- Date        : Mon Mar  1 14:11:07 2021
-- Host        : finn_dev_grgov running 64-bit unknown
-- Command     : write_vhdl -force -mode funcsim
--               /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_k865pjso/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ip/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_sim_netlist.vhdl
-- Design      : StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActAem_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActAem_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActAem_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActAem_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActAem_rom is
  signal \icmp_ln899_25_reg_9261[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_25_reg_9261_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_25_reg_9261_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_25_reg_9261_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_25_reg_9261_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_25_reg_9261_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_25_reg_9261_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_25_reg_9261_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_25_reg_9261_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_10_U/StreamingFCLayer_Batch_3_Matrix_Vector_ActAem_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_25_reg_9261[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_1_V_fu_6183_p2(15),
      O => \icmp_ln899_25_reg_9261[0]_i_10_n_1\
    );
\icmp_ln899_25_reg_9261[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_1_V_fu_6183_p2(13),
      O => \icmp_ln899_25_reg_9261[0]_i_11_n_1\
    );
\icmp_ln899_25_reg_9261[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_1_V_fu_6183_p2(11),
      O => \icmp_ln899_25_reg_9261[0]_i_12_n_1\
    );
\icmp_ln899_25_reg_9261[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_1_V_fu_6183_p2(9),
      O => \icmp_ln899_25_reg_9261[0]_i_13_n_1\
    );
\icmp_ln899_25_reg_9261[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => accu_0_1_V_fu_6183_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_25_reg_9261[0]_i_14_n_1\
    );
\icmp_ln899_25_reg_9261[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => accu_0_1_V_fu_6183_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_25_reg_9261[0]_i_15_n_1\
    );
\icmp_ln899_25_reg_9261[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => accu_0_1_V_fu_6183_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_25_reg_9261[0]_i_16_n_1\
    );
\icmp_ln899_25_reg_9261[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => accu_0_1_V_fu_6183_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_25_reg_9261[0]_i_17_n_1\
    );
\icmp_ln899_25_reg_9261[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_1_V_fu_6183_p2(7),
      O => \icmp_ln899_25_reg_9261[0]_i_18_n_1\
    );
\icmp_ln899_25_reg_9261[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_1_V_fu_6183_p2(5),
      O => \icmp_ln899_25_reg_9261[0]_i_19_n_1\
    );
\icmp_ln899_25_reg_9261[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_1_V_fu_6183_p2(3),
      O => \icmp_ln899_25_reg_9261[0]_i_20_n_1\
    );
\icmp_ln899_25_reg_9261[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_1_V_fu_6183_p2(1),
      O => \icmp_ln899_25_reg_9261[0]_i_21_n_1\
    );
\icmp_ln899_25_reg_9261[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_fu_6183_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_25_reg_9261[0]_i_3_n_1\
    );
\icmp_ln899_25_reg_9261[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_1_V_fu_6183_p2(16),
      O => \icmp_ln899_25_reg_9261[0]_i_4_n_1\
    );
\icmp_ln899_25_reg_9261[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => accu_0_1_V_fu_6183_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_25_reg_9261[0]_i_6_n_1\
    );
\icmp_ln899_25_reg_9261[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => accu_0_1_V_fu_6183_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_25_reg_9261[0]_i_7_n_1\
    );
\icmp_ln899_25_reg_9261[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => accu_0_1_V_fu_6183_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_25_reg_9261[0]_i_8_n_1\
    );
\icmp_ln899_25_reg_9261[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => accu_0_1_V_fu_6183_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_25_reg_9261[0]_i_9_n_1\
    );
\icmp_ln899_25_reg_9261_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_25_reg_9261_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_25_reg_9261_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_25_reg_9261[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_25_reg_9261_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_25_reg_9261[0]_i_4_n_1\
    );
\icmp_ln899_25_reg_9261_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_25_reg_9261_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_25_reg_9261_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_25_reg_9261_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_25_reg_9261_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_25_reg_9261_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_25_reg_9261[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_25_reg_9261[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_25_reg_9261[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_25_reg_9261[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_25_reg_9261_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_25_reg_9261[0]_i_10_n_1\,
      S(2) => \icmp_ln899_25_reg_9261[0]_i_11_n_1\,
      S(1) => \icmp_ln899_25_reg_9261[0]_i_12_n_1\,
      S(0) => \icmp_ln899_25_reg_9261[0]_i_13_n_1\
    );
\icmp_ln899_25_reg_9261_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_25_reg_9261_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_25_reg_9261_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_25_reg_9261_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_25_reg_9261_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_25_reg_9261[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_25_reg_9261[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_25_reg_9261[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_25_reg_9261[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_25_reg_9261_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_25_reg_9261[0]_i_18_n_1\,
      S(2) => \icmp_ln899_25_reg_9261[0]_i_19_n_1\,
      S(1) => \icmp_ln899_25_reg_9261[0]_i_20_n_1\,
      S(0) => \icmp_ln899_25_reg_9261[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000051151145455544100400515540405100",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FBEB23CE75362485DC9AA5E41E922A61D579FC871C16D8C10967223A2DC0254D",
      INIT_01 => X"FC015261E2193C814CCBFC011B9317B4D7A6B7560C99F234F379F01FE1B5F3B7",
      INIT_02 => X"E9601267B71BED49E550FFE89B03FF69E2F924BBD8463CF848C1DFBF100444F9",
      INIT_03 => X"E5B996442EDDE1C32804E54AEBEFEC4778A680831F52DE37B5545E47F2FAF45C",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActBew_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    nf_assign_fu_1894 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActBew_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActBew_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActBew_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActBew_rom is
  signal \icmp_ln899_26_reg_9266[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_26_reg_9266_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_26_reg_9266_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_26_reg_9266_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_26_reg_9266_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_26_reg_9266_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_26_reg_9266_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_26_reg_9266_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_26_reg_9266_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_9_U/StreamingFCLayer_Batch_3_Matrix_Vector_ActBew_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_26_reg_9266[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_1_V_fu_6183_p2(15),
      O => \icmp_ln899_26_reg_9266[0]_i_10_n_1\
    );
\icmp_ln899_26_reg_9266[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_1_V_fu_6183_p2(13),
      O => \icmp_ln899_26_reg_9266[0]_i_11_n_1\
    );
\icmp_ln899_26_reg_9266[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_1_V_fu_6183_p2(11),
      O => \icmp_ln899_26_reg_9266[0]_i_12_n_1\
    );
\icmp_ln899_26_reg_9266[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_1_V_fu_6183_p2(9),
      O => \icmp_ln899_26_reg_9266[0]_i_13_n_1\
    );
\icmp_ln899_26_reg_9266[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => accu_0_1_V_fu_6183_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_26_reg_9266[0]_i_14_n_1\
    );
\icmp_ln899_26_reg_9266[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => accu_0_1_V_fu_6183_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_26_reg_9266[0]_i_15_n_1\
    );
\icmp_ln899_26_reg_9266[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => accu_0_1_V_fu_6183_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_26_reg_9266[0]_i_16_n_1\
    );
\icmp_ln899_26_reg_9266[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => accu_0_1_V_fu_6183_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_26_reg_9266[0]_i_17_n_1\
    );
\icmp_ln899_26_reg_9266[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_1_V_fu_6183_p2(7),
      O => \icmp_ln899_26_reg_9266[0]_i_18_n_1\
    );
\icmp_ln899_26_reg_9266[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_1_V_fu_6183_p2(5),
      O => \icmp_ln899_26_reg_9266[0]_i_19_n_1\
    );
\icmp_ln899_26_reg_9266[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_1_V_fu_6183_p2(3),
      O => \icmp_ln899_26_reg_9266[0]_i_20_n_1\
    );
\icmp_ln899_26_reg_9266[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_1_V_fu_6183_p2(1),
      O => \icmp_ln899_26_reg_9266[0]_i_21_n_1\
    );
\icmp_ln899_26_reg_9266[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_fu_6183_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_26_reg_9266[0]_i_3_n_1\
    );
\icmp_ln899_26_reg_9266[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_1_V_fu_6183_p2(16),
      O => \icmp_ln899_26_reg_9266[0]_i_4_n_1\
    );
\icmp_ln899_26_reg_9266[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => accu_0_1_V_fu_6183_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_26_reg_9266[0]_i_6_n_1\
    );
\icmp_ln899_26_reg_9266[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => accu_0_1_V_fu_6183_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_26_reg_9266[0]_i_7_n_1\
    );
\icmp_ln899_26_reg_9266[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => accu_0_1_V_fu_6183_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_26_reg_9266[0]_i_8_n_1\
    );
\icmp_ln899_26_reg_9266[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => accu_0_1_V_fu_6183_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_26_reg_9266[0]_i_9_n_1\
    );
\icmp_ln899_26_reg_9266_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_26_reg_9266_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_26_reg_9266_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_26_reg_9266[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_26_reg_9266_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_26_reg_9266[0]_i_4_n_1\
    );
\icmp_ln899_26_reg_9266_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_26_reg_9266_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_26_reg_9266_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_26_reg_9266_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_26_reg_9266_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_26_reg_9266_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_26_reg_9266[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_26_reg_9266[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_26_reg_9266[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_26_reg_9266[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_26_reg_9266_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_26_reg_9266[0]_i_10_n_1\,
      S(2) => \icmp_ln899_26_reg_9266[0]_i_11_n_1\,
      S(1) => \icmp_ln899_26_reg_9266[0]_i_12_n_1\,
      S(0) => \icmp_ln899_26_reg_9266[0]_i_13_n_1\
    );
\icmp_ln899_26_reg_9266_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_26_reg_9266_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_26_reg_9266_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_26_reg_9266_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_26_reg_9266_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_26_reg_9266[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_26_reg_9266[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_26_reg_9266[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_26_reg_9266[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_26_reg_9266_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_26_reg_9266[0]_i_18_n_1\,
      S(2) => \icmp_ln899_26_reg_9266[0]_i_19_n_1\,
      S(1) => \icmp_ln899_26_reg_9266[0]_i_20_n_1\,
      S(0) => \icmp_ln899_26_reg_9266[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000051151145454544100400515540405100",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FC39240976D22561DD8AB1441F1A2B0DD76DFD171C59D9390A5623882E302631",
      INIT_01 => X"FC015343E3093FD84DA7FC011BE7189FD8DDB9640D89F2AAF41FF0F1E2A1F4B7",
      INIT_02 => X"EA1212ECBA24ED93E5BF00CC9D1CFFF0E3C52505D98A3D944D79E06C104247DD",
      INIT_03 => X"E82899213181E2B5291EE6ADECB7EED97E3288B41FADDF5FB7DA6471F370F568",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => nf_assign_fu_1894(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActCeG_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    nf_assign_fu_1894 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActCeG_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActCeG_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActCeG_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActCeG_rom is
  signal \icmp_ln899_27_reg_9271[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_27_reg_9271_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_27_reg_9271_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_27_reg_9271_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_27_reg_9271_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_27_reg_9271_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_27_reg_9271_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_27_reg_9271_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_27_reg_9271_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_8_U/StreamingFCLayer_Batch_3_Matrix_Vector_ActCeG_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_27_reg_9271[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_1_V_fu_6183_p2(15),
      O => \icmp_ln899_27_reg_9271[0]_i_10_n_1\
    );
\icmp_ln899_27_reg_9271[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_1_V_fu_6183_p2(13),
      O => \icmp_ln899_27_reg_9271[0]_i_11_n_1\
    );
\icmp_ln899_27_reg_9271[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_1_V_fu_6183_p2(11),
      O => \icmp_ln899_27_reg_9271[0]_i_12_n_1\
    );
\icmp_ln899_27_reg_9271[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_1_V_fu_6183_p2(9),
      O => \icmp_ln899_27_reg_9271[0]_i_13_n_1\
    );
\icmp_ln899_27_reg_9271[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => accu_0_1_V_fu_6183_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_27_reg_9271[0]_i_14_n_1\
    );
\icmp_ln899_27_reg_9271[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => accu_0_1_V_fu_6183_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_27_reg_9271[0]_i_15_n_1\
    );
\icmp_ln899_27_reg_9271[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => accu_0_1_V_fu_6183_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_27_reg_9271[0]_i_16_n_1\
    );
\icmp_ln899_27_reg_9271[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => accu_0_1_V_fu_6183_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_27_reg_9271[0]_i_17_n_1\
    );
\icmp_ln899_27_reg_9271[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_1_V_fu_6183_p2(7),
      O => \icmp_ln899_27_reg_9271[0]_i_18_n_1\
    );
\icmp_ln899_27_reg_9271[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_1_V_fu_6183_p2(5),
      O => \icmp_ln899_27_reg_9271[0]_i_19_n_1\
    );
\icmp_ln899_27_reg_9271[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_1_V_fu_6183_p2(3),
      O => \icmp_ln899_27_reg_9271[0]_i_20_n_1\
    );
\icmp_ln899_27_reg_9271[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_1_V_fu_6183_p2(1),
      O => \icmp_ln899_27_reg_9271[0]_i_21_n_1\
    );
\icmp_ln899_27_reg_9271[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_fu_6183_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_27_reg_9271[0]_i_3_n_1\
    );
\icmp_ln899_27_reg_9271[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_1_V_fu_6183_p2(16),
      O => \icmp_ln899_27_reg_9271[0]_i_4_n_1\
    );
\icmp_ln899_27_reg_9271[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => accu_0_1_V_fu_6183_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_27_reg_9271[0]_i_6_n_1\
    );
\icmp_ln899_27_reg_9271[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => accu_0_1_V_fu_6183_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_27_reg_9271[0]_i_7_n_1\
    );
\icmp_ln899_27_reg_9271[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => accu_0_1_V_fu_6183_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_27_reg_9271[0]_i_8_n_1\
    );
\icmp_ln899_27_reg_9271[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => accu_0_1_V_fu_6183_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_27_reg_9271[0]_i_9_n_1\
    );
\icmp_ln899_27_reg_9271_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_27_reg_9271_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_27_reg_9271_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_27_reg_9271[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_27_reg_9271_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_27_reg_9271[0]_i_4_n_1\
    );
\icmp_ln899_27_reg_9271_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_27_reg_9271_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_27_reg_9271_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_27_reg_9271_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_27_reg_9271_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_27_reg_9271_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_27_reg_9271[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_27_reg_9271[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_27_reg_9271[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_27_reg_9271[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_27_reg_9271_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_27_reg_9271[0]_i_10_n_1\,
      S(2) => \icmp_ln899_27_reg_9271[0]_i_11_n_1\,
      S(1) => \icmp_ln899_27_reg_9271[0]_i_12_n_1\,
      S(0) => \icmp_ln899_27_reg_9271[0]_i_13_n_1\
    );
\icmp_ln899_27_reg_9271_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_27_reg_9271_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_27_reg_9271_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_27_reg_9271_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_27_reg_9271_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_27_reg_9271[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_27_reg_9271[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_27_reg_9271[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_27_reg_9271[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_27_reg_9271_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_27_reg_9271[0]_i_18_n_1\,
      S(2) => \icmp_ln899_27_reg_9271[0]_i_19_n_1\,
      S(1) => \icmp_ln899_27_reg_9271[0]_i_20_n_1\,
      S(0) => \icmp_ln899_27_reg_9271[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000051151145454444100400515540405100",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FC872444786D263CDE79BCA51FA12BB9D961FDA61C9CD9B10B4424D62EA02715",
      INIT_01 => X"FC015425E3FA432E4E83FC011C3B198BDA13BB720E7AF31FF4C5F1C3E38EF5B8",
      INIT_02 => X"EAC41371BD2CEDDDE62F01AF9F350077E4912550DACD3E305231E11A107F4AC0",
      INIT_03 => X"EA989BFF3425E3A62A38E810ED7FF16B83BE90E52008E086BA606A9BF3E6F674",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => nf_assign_fu_1894(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actbkb_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actbkb_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actbkb_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actbkb_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actbkb_rom is
  signal \icmp_ln899_reg_9136[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_reg_9136_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_reg_9136_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_reg_9136_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_reg_9136_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_reg_9136_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_reg_9136_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_reg_9136_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_reg_9136_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_27_U/StreamingFCLayer_Batch_3_Matrix_Vector_Actbkb_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_reg_9136[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_0_V_fu_6165_p2(15),
      O => \icmp_ln899_reg_9136[0]_i_10_n_1\
    );
\icmp_ln899_reg_9136[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_0_V_fu_6165_p2(13),
      O => \icmp_ln899_reg_9136[0]_i_11_n_1\
    );
\icmp_ln899_reg_9136[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_0_V_fu_6165_p2(11),
      O => \icmp_ln899_reg_9136[0]_i_12_n_1\
    );
\icmp_ln899_reg_9136[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_0_V_fu_6165_p2(9),
      O => \icmp_ln899_reg_9136[0]_i_13_n_1\
    );
\icmp_ln899_reg_9136[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => accu_0_0_V_fu_6165_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_reg_9136[0]_i_14_n_1\
    );
\icmp_ln899_reg_9136[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => accu_0_0_V_fu_6165_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_reg_9136[0]_i_15_n_1\
    );
\icmp_ln899_reg_9136[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => accu_0_0_V_fu_6165_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_reg_9136[0]_i_16_n_1\
    );
\icmp_ln899_reg_9136[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => accu_0_0_V_fu_6165_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_reg_9136[0]_i_17_n_1\
    );
\icmp_ln899_reg_9136[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_0_V_fu_6165_p2(7),
      O => \icmp_ln899_reg_9136[0]_i_18_n_1\
    );
\icmp_ln899_reg_9136[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_0_V_fu_6165_p2(5),
      O => \icmp_ln899_reg_9136[0]_i_19_n_1\
    );
\icmp_ln899_reg_9136[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_0_V_fu_6165_p2(3),
      O => \icmp_ln899_reg_9136[0]_i_20_n_1\
    );
\icmp_ln899_reg_9136[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_0_V_fu_6165_p2(1),
      O => \icmp_ln899_reg_9136[0]_i_21_n_1\
    );
\icmp_ln899_reg_9136[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_fu_6165_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_reg_9136[0]_i_3_n_1\
    );
\icmp_ln899_reg_9136[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_0_V_fu_6165_p2(16),
      O => \icmp_ln899_reg_9136[0]_i_4_n_1\
    );
\icmp_ln899_reg_9136[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => accu_0_0_V_fu_6165_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_reg_9136[0]_i_6_n_1\
    );
\icmp_ln899_reg_9136[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => accu_0_0_V_fu_6165_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_reg_9136[0]_i_7_n_1\
    );
\icmp_ln899_reg_9136[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => accu_0_0_V_fu_6165_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_reg_9136[0]_i_8_n_1\
    );
\icmp_ln899_reg_9136[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => accu_0_0_V_fu_6165_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_reg_9136[0]_i_9_n_1\
    );
\icmp_ln899_reg_9136_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_reg_9136_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_reg_9136_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_reg_9136[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_reg_9136_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_reg_9136[0]_i_4_n_1\
    );
\icmp_ln899_reg_9136_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_reg_9136_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_reg_9136_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_reg_9136_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_reg_9136_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_reg_9136_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_reg_9136[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_reg_9136[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_reg_9136[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_reg_9136[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_reg_9136_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_reg_9136[0]_i_10_n_1\,
      S(2) => \icmp_ln899_reg_9136[0]_i_11_n_1\,
      S(1) => \icmp_ln899_reg_9136[0]_i_12_n_1\,
      S(0) => \icmp_ln899_reg_9136[0]_i_13_n_1\
    );
\icmp_ln899_reg_9136_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_reg_9136_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_reg_9136_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_reg_9136_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_reg_9136_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_reg_9136[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_reg_9136[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_reg_9136[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_reg_9136[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_reg_9136_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_reg_9136[0]_i_18_n_1\,
      S(2) => \icmp_ln899_reg_9136[0]_i_19_n_1\,
      S(1) => \icmp_ln899_reg_9136[0]_i_20_n_1\,
      S(0) => \icmp_ln899_reg_9136[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000011111145451440445504455554510140",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8541B6D3ECA50FC16F9EAB841E2EE2A319DD0C353144C558F4241A1219E50858",
      INIT_01 => X"DB13DE7BEED1C434733B2CAFA1752829AD7F11C2E269E1F1D3E9AE4AD9580400",
      INIT_02 => X"E4FA081EEAF1E20017ACCEEABBCA10D5EB1442A903B30FF30400BBE2E5321B69",
      INIT_03 => X"2F70CC52335FE28A1E7AF27C9874DE3913AFC8782532FF25E0AE272DE552F575",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actcud_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actcud_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actcud_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actcud_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actcud_rom is
  signal \icmp_ln899_1_reg_9141[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_1_reg_9141_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_1_reg_9141_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_1_reg_9141_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_1_reg_9141_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_1_reg_9141_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_1_reg_9141_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_1_reg_9141_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_1_reg_9141_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_26_U/StreamingFCLayer_Batch_3_Matrix_Vector_Actcud_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_1_reg_9141[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_0_V_fu_6165_p2(15),
      O => \icmp_ln899_1_reg_9141[0]_i_10_n_1\
    );
\icmp_ln899_1_reg_9141[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_0_V_fu_6165_p2(13),
      O => \icmp_ln899_1_reg_9141[0]_i_11_n_1\
    );
\icmp_ln899_1_reg_9141[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_0_V_fu_6165_p2(11),
      O => \icmp_ln899_1_reg_9141[0]_i_12_n_1\
    );
\icmp_ln899_1_reg_9141[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_0_V_fu_6165_p2(9),
      O => \icmp_ln899_1_reg_9141[0]_i_13_n_1\
    );
\icmp_ln899_1_reg_9141[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => accu_0_0_V_fu_6165_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_1_reg_9141[0]_i_14_n_1\
    );
\icmp_ln899_1_reg_9141[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => accu_0_0_V_fu_6165_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_1_reg_9141[0]_i_15_n_1\
    );
\icmp_ln899_1_reg_9141[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => accu_0_0_V_fu_6165_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_1_reg_9141[0]_i_16_n_1\
    );
\icmp_ln899_1_reg_9141[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => accu_0_0_V_fu_6165_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_1_reg_9141[0]_i_17_n_1\
    );
\icmp_ln899_1_reg_9141[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_0_V_fu_6165_p2(7),
      O => \icmp_ln899_1_reg_9141[0]_i_18_n_1\
    );
\icmp_ln899_1_reg_9141[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_0_V_fu_6165_p2(5),
      O => \icmp_ln899_1_reg_9141[0]_i_19_n_1\
    );
\icmp_ln899_1_reg_9141[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_0_V_fu_6165_p2(3),
      O => \icmp_ln899_1_reg_9141[0]_i_20_n_1\
    );
\icmp_ln899_1_reg_9141[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_0_V_fu_6165_p2(1),
      O => \icmp_ln899_1_reg_9141[0]_i_21_n_1\
    );
\icmp_ln899_1_reg_9141[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_fu_6165_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_1_reg_9141[0]_i_3_n_1\
    );
\icmp_ln899_1_reg_9141[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_0_V_fu_6165_p2(16),
      O => \icmp_ln899_1_reg_9141[0]_i_4_n_1\
    );
\icmp_ln899_1_reg_9141[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => accu_0_0_V_fu_6165_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_1_reg_9141[0]_i_6_n_1\
    );
\icmp_ln899_1_reg_9141[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => accu_0_0_V_fu_6165_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_1_reg_9141[0]_i_7_n_1\
    );
\icmp_ln899_1_reg_9141[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => accu_0_0_V_fu_6165_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_1_reg_9141[0]_i_8_n_1\
    );
\icmp_ln899_1_reg_9141[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => accu_0_0_V_fu_6165_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_1_reg_9141[0]_i_9_n_1\
    );
\icmp_ln899_1_reg_9141_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_1_reg_9141_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_1_reg_9141_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_1_reg_9141[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_1_reg_9141_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_1_reg_9141[0]_i_4_n_1\
    );
\icmp_ln899_1_reg_9141_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_1_reg_9141_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_1_reg_9141_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_1_reg_9141_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_1_reg_9141_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_1_reg_9141_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_1_reg_9141[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_1_reg_9141[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_1_reg_9141[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_1_reg_9141[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_1_reg_9141_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_1_reg_9141[0]_i_10_n_1\,
      S(2) => \icmp_ln899_1_reg_9141[0]_i_11_n_1\,
      S(1) => \icmp_ln899_1_reg_9141[0]_i_12_n_1\,
      S(0) => \icmp_ln899_1_reg_9141[0]_i_13_n_1\
    );
\icmp_ln899_1_reg_9141_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_1_reg_9141_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_1_reg_9141_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_1_reg_9141_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_1_reg_9141_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_1_reg_9141[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_1_reg_9141[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_1_reg_9141[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_1_reg_9141[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_1_reg_9141_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_1_reg_9141[0]_i_18_n_1\,
      S(2) => \icmp_ln899_1_reg_9141[0]_i_19_n_1\,
      S(1) => \icmp_ln899_1_reg_9141[0]_i_20_n_1\,
      S(0) => \icmp_ln899_1_reg_9141[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000011111145451440445504455554510140",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8B0EB82FED27141A7341AE461E9CE3181BF10C9832AEC819F4AC1C111A40091E",
      INIT_01 => X"DC44DF9FEFBAC5A175692D3CA3682973AE5D15BCE302E25ED47EB049DA1F0400",
      INIT_02 => X"E5820912EB6FE2E2184CD07CBD7A111EEBDA43D604BA11DB0400C1C2E5AC1C36",
      INIT_03 => X"3519CD31340AE3631F2CF32AAB3BDEFB1463C9422BC3FFE4E1592809E64CF62B",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActdEe_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActdEe_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActdEe_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActdEe_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActdEe_rom is
  signal \icmp_ln899_2_reg_9146[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_2_reg_9146_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_2_reg_9146_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_2_reg_9146_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_2_reg_9146_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_2_reg_9146_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_2_reg_9146_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_2_reg_9146_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_2_reg_9146_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_21_U/StreamingFCLayer_Batch_3_Matrix_Vector_ActdEe_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_2_reg_9146[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_0_V_fu_6165_p2(15),
      O => \icmp_ln899_2_reg_9146[0]_i_10_n_1\
    );
\icmp_ln899_2_reg_9146[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_0_V_fu_6165_p2(13),
      O => \icmp_ln899_2_reg_9146[0]_i_11_n_1\
    );
\icmp_ln899_2_reg_9146[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_0_V_fu_6165_p2(11),
      O => \icmp_ln899_2_reg_9146[0]_i_12_n_1\
    );
\icmp_ln899_2_reg_9146[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_0_V_fu_6165_p2(9),
      O => \icmp_ln899_2_reg_9146[0]_i_13_n_1\
    );
\icmp_ln899_2_reg_9146[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => accu_0_0_V_fu_6165_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_2_reg_9146[0]_i_14_n_1\
    );
\icmp_ln899_2_reg_9146[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => accu_0_0_V_fu_6165_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_2_reg_9146[0]_i_15_n_1\
    );
\icmp_ln899_2_reg_9146[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => accu_0_0_V_fu_6165_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_2_reg_9146[0]_i_16_n_1\
    );
\icmp_ln899_2_reg_9146[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => accu_0_0_V_fu_6165_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_2_reg_9146[0]_i_17_n_1\
    );
\icmp_ln899_2_reg_9146[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_0_V_fu_6165_p2(7),
      O => \icmp_ln899_2_reg_9146[0]_i_18_n_1\
    );
\icmp_ln899_2_reg_9146[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_0_V_fu_6165_p2(5),
      O => \icmp_ln899_2_reg_9146[0]_i_19_n_1\
    );
\icmp_ln899_2_reg_9146[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_0_V_fu_6165_p2(3),
      O => \icmp_ln899_2_reg_9146[0]_i_20_n_1\
    );
\icmp_ln899_2_reg_9146[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_0_V_fu_6165_p2(1),
      O => \icmp_ln899_2_reg_9146[0]_i_21_n_1\
    );
\icmp_ln899_2_reg_9146[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_fu_6165_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_2_reg_9146[0]_i_3_n_1\
    );
\icmp_ln899_2_reg_9146[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_0_V_fu_6165_p2(16),
      O => \icmp_ln899_2_reg_9146[0]_i_4_n_1\
    );
\icmp_ln899_2_reg_9146[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => accu_0_0_V_fu_6165_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_2_reg_9146[0]_i_6_n_1\
    );
\icmp_ln899_2_reg_9146[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => accu_0_0_V_fu_6165_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_2_reg_9146[0]_i_7_n_1\
    );
\icmp_ln899_2_reg_9146[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => accu_0_0_V_fu_6165_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_2_reg_9146[0]_i_8_n_1\
    );
\icmp_ln899_2_reg_9146[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => accu_0_0_V_fu_6165_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_2_reg_9146[0]_i_9_n_1\
    );
\icmp_ln899_2_reg_9146_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_2_reg_9146_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_2_reg_9146_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_2_reg_9146[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_2_reg_9146_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_2_reg_9146[0]_i_4_n_1\
    );
\icmp_ln899_2_reg_9146_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_2_reg_9146_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_2_reg_9146_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_2_reg_9146_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_2_reg_9146_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_2_reg_9146_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_2_reg_9146[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_2_reg_9146[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_2_reg_9146[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_2_reg_9146[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_2_reg_9146_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_2_reg_9146[0]_i_10_n_1\,
      S(2) => \icmp_ln899_2_reg_9146[0]_i_11_n_1\,
      S(1) => \icmp_ln899_2_reg_9146[0]_i_12_n_1\,
      S(0) => \icmp_ln899_2_reg_9146[0]_i_13_n_1\
    );
\icmp_ln899_2_reg_9146_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_2_reg_9146_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_2_reg_9146_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_2_reg_9146_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_2_reg_9146_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_2_reg_9146[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_2_reg_9146[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_2_reg_9146[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_2_reg_9146[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_2_reg_9146_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_2_reg_9146[0]_i_18_n_1\,
      S(2) => \icmp_ln899_2_reg_9146[0]_i_19_n_1\,
      S(1) => \icmp_ln899_2_reg_9146[0]_i_20_n_1\,
      S(0) => \icmp_ln899_2_reg_9146[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000011111045451440445504455554510140",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"90DBB98BEDA8187276E5B1081F09E38D1E040CFC3417CADBF5341E111A9B09E3",
      INIT_01 => X"DD75E0C3F0A4C70E77972DCAA55B2ABDAF3B19B6E39BE2CAD514B247DAE60400",
      INIT_02 => X"E60A0A07EBEEE3C318ECD20EBF2A1168ECA0450305C113C30400C7A3E6261D02",
      INIT_03 => X"3AC1CE1034B6E43B1FDEF3D7BE03DFBD1518CA0D325400A2E20328E5E746F6E1",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActeOg_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActeOg_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActeOg_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActeOg_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActeOg_rom is
  signal \icmp_ln899_3_reg_9151[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_3_reg_9151_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_3_reg_9151_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_3_reg_9151_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_3_reg_9151_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_3_reg_9151_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_3_reg_9151_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_3_reg_9151_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_3_reg_9151_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_20_U/StreamingFCLayer_Batch_3_Matrix_Vector_ActeOg_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_3_reg_9151[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_0_V_fu_6165_p2(15),
      O => \icmp_ln899_3_reg_9151[0]_i_10_n_1\
    );
\icmp_ln899_3_reg_9151[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_0_V_fu_6165_p2(13),
      O => \icmp_ln899_3_reg_9151[0]_i_11_n_1\
    );
\icmp_ln899_3_reg_9151[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_0_V_fu_6165_p2(11),
      O => \icmp_ln899_3_reg_9151[0]_i_12_n_1\
    );
\icmp_ln899_3_reg_9151[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_0_V_fu_6165_p2(9),
      O => \icmp_ln899_3_reg_9151[0]_i_13_n_1\
    );
\icmp_ln899_3_reg_9151[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => accu_0_0_V_fu_6165_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_3_reg_9151[0]_i_14_n_1\
    );
\icmp_ln899_3_reg_9151[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => accu_0_0_V_fu_6165_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_3_reg_9151[0]_i_15_n_1\
    );
\icmp_ln899_3_reg_9151[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => accu_0_0_V_fu_6165_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_3_reg_9151[0]_i_16_n_1\
    );
\icmp_ln899_3_reg_9151[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => accu_0_0_V_fu_6165_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_3_reg_9151[0]_i_17_n_1\
    );
\icmp_ln899_3_reg_9151[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_0_V_fu_6165_p2(7),
      O => \icmp_ln899_3_reg_9151[0]_i_18_n_1\
    );
\icmp_ln899_3_reg_9151[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_0_V_fu_6165_p2(5),
      O => \icmp_ln899_3_reg_9151[0]_i_19_n_1\
    );
\icmp_ln899_3_reg_9151[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_0_V_fu_6165_p2(3),
      O => \icmp_ln899_3_reg_9151[0]_i_20_n_1\
    );
\icmp_ln899_3_reg_9151[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_0_V_fu_6165_p2(1),
      O => \icmp_ln899_3_reg_9151[0]_i_21_n_1\
    );
\icmp_ln899_3_reg_9151[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_fu_6165_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_3_reg_9151[0]_i_3_n_1\
    );
\icmp_ln899_3_reg_9151[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_0_V_fu_6165_p2(16),
      O => \icmp_ln899_3_reg_9151[0]_i_4_n_1\
    );
\icmp_ln899_3_reg_9151[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => accu_0_0_V_fu_6165_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_3_reg_9151[0]_i_6_n_1\
    );
\icmp_ln899_3_reg_9151[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => accu_0_0_V_fu_6165_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_3_reg_9151[0]_i_7_n_1\
    );
\icmp_ln899_3_reg_9151[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => accu_0_0_V_fu_6165_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_3_reg_9151[0]_i_8_n_1\
    );
\icmp_ln899_3_reg_9151[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => accu_0_0_V_fu_6165_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_3_reg_9151[0]_i_9_n_1\
    );
\icmp_ln899_3_reg_9151_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_3_reg_9151_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_3_reg_9151_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_3_reg_9151[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_3_reg_9151_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_3_reg_9151[0]_i_4_n_1\
    );
\icmp_ln899_3_reg_9151_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_3_reg_9151_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_3_reg_9151_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_3_reg_9151_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_3_reg_9151_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_3_reg_9151_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_3_reg_9151[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_3_reg_9151[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_3_reg_9151[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_3_reg_9151[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_3_reg_9151_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_3_reg_9151[0]_i_10_n_1\,
      S(2) => \icmp_ln899_3_reg_9151[0]_i_11_n_1\,
      S(1) => \icmp_ln899_3_reg_9151[0]_i_12_n_1\,
      S(0) => \icmp_ln899_3_reg_9151[0]_i_13_n_1\
    );
\icmp_ln899_3_reg_9151_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_3_reg_9151_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_3_reg_9151_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_3_reg_9151_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_3_reg_9151_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_3_reg_9151[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_3_reg_9151[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_3_reg_9151[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_3_reg_9151[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_3_reg_9151_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_3_reg_9151[0]_i_18_n_1\,
      S(2) => \icmp_ln899_3_reg_9151[0]_i_19_n_1\,
      S(1) => \icmp_ln899_3_reg_9151[0]_i_20_n_1\,
      S(0) => \icmp_ln899_3_reg_9151[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000011111045451440445504455554510140",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"96A7BAE7EE291CCB7A88B3C91F77E40220180D5F3581CD9DF5BC20101AF60AA8",
      INIT_01 => X"DEA6E1E6F18DC87B79C52E58A74F2C07B0191DB0E434E336D5A9B446DBAD0400",
      INIT_02 => X"E6910AFCEC6CE4A5198CD3A1C0DA11B2ED65463106C815AB0400CD83E6A01DCE",
      INIT_03 => X"4069CEEE3562E5132090F485D0CBE07F15CCCAD738E40160E2AE29C0E840F797",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActfYi_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActfYi_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActfYi_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActfYi_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActfYi_rom is
  signal \icmp_ln899_4_reg_9156[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_4_reg_9156_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_4_reg_9156_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_4_reg_9156_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_4_reg_9156_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_4_reg_9156_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_4_reg_9156_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_4_reg_9156_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_4_reg_9156_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_19_U/StreamingFCLayer_Batch_3_Matrix_Vector_ActfYi_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_4_reg_9156[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_0_V_fu_6165_p2(15),
      O => \icmp_ln899_4_reg_9156[0]_i_10_n_1\
    );
\icmp_ln899_4_reg_9156[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_0_V_fu_6165_p2(13),
      O => \icmp_ln899_4_reg_9156[0]_i_11_n_1\
    );
\icmp_ln899_4_reg_9156[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_0_V_fu_6165_p2(11),
      O => \icmp_ln899_4_reg_9156[0]_i_12_n_1\
    );
\icmp_ln899_4_reg_9156[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_0_V_fu_6165_p2(9),
      O => \icmp_ln899_4_reg_9156[0]_i_13_n_1\
    );
\icmp_ln899_4_reg_9156[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => accu_0_0_V_fu_6165_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_4_reg_9156[0]_i_14_n_1\
    );
\icmp_ln899_4_reg_9156[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => accu_0_0_V_fu_6165_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_4_reg_9156[0]_i_15_n_1\
    );
\icmp_ln899_4_reg_9156[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => accu_0_0_V_fu_6165_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_4_reg_9156[0]_i_16_n_1\
    );
\icmp_ln899_4_reg_9156[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => accu_0_0_V_fu_6165_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_4_reg_9156[0]_i_17_n_1\
    );
\icmp_ln899_4_reg_9156[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_0_V_fu_6165_p2(7),
      O => \icmp_ln899_4_reg_9156[0]_i_18_n_1\
    );
\icmp_ln899_4_reg_9156[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_0_V_fu_6165_p2(5),
      O => \icmp_ln899_4_reg_9156[0]_i_19_n_1\
    );
\icmp_ln899_4_reg_9156[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_0_V_fu_6165_p2(3),
      O => \icmp_ln899_4_reg_9156[0]_i_20_n_1\
    );
\icmp_ln899_4_reg_9156[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_0_V_fu_6165_p2(1),
      O => \icmp_ln899_4_reg_9156[0]_i_21_n_1\
    );
\icmp_ln899_4_reg_9156[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_fu_6165_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_4_reg_9156[0]_i_3_n_1\
    );
\icmp_ln899_4_reg_9156[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_0_V_fu_6165_p2(16),
      O => \icmp_ln899_4_reg_9156[0]_i_4_n_1\
    );
\icmp_ln899_4_reg_9156[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => accu_0_0_V_fu_6165_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_4_reg_9156[0]_i_6_n_1\
    );
\icmp_ln899_4_reg_9156[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => accu_0_0_V_fu_6165_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_4_reg_9156[0]_i_7_n_1\
    );
\icmp_ln899_4_reg_9156[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => accu_0_0_V_fu_6165_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_4_reg_9156[0]_i_8_n_1\
    );
\icmp_ln899_4_reg_9156[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => accu_0_0_V_fu_6165_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_4_reg_9156[0]_i_9_n_1\
    );
\icmp_ln899_4_reg_9156_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_4_reg_9156_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_4_reg_9156_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_4_reg_9156[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_4_reg_9156_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_4_reg_9156[0]_i_4_n_1\
    );
\icmp_ln899_4_reg_9156_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_4_reg_9156_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_4_reg_9156_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_4_reg_9156_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_4_reg_9156_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_4_reg_9156_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_4_reg_9156[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_4_reg_9156[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_4_reg_9156[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_4_reg_9156[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_4_reg_9156_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_4_reg_9156[0]_i_10_n_1\,
      S(2) => \icmp_ln899_4_reg_9156[0]_i_11_n_1\,
      S(1) => \icmp_ln899_4_reg_9156[0]_i_12_n_1\,
      S(0) => \icmp_ln899_4_reg_9156[0]_i_13_n_1\
    );
\icmp_ln899_4_reg_9156_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_4_reg_9156_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_4_reg_9156_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_4_reg_9156_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_4_reg_9156_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_4_reg_9156[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_4_reg_9156[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_4_reg_9156[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_4_reg_9156[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_4_reg_9156_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_4_reg_9156[0]_i_18_n_1\,
      S(2) => \icmp_ln899_4_reg_9156[0]_i_19_n_1\,
      S(1) => \icmp_ln899_4_reg_9156[0]_i_20_n_1\,
      S(0) => \icmp_ln899_4_reg_9156[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000011111045451440445504455554510140",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"9C74BC43EEAB21237E2BB68B1FE5E477222B0DC236EBD05EF64422101B510B6D",
      INIT_01 => X"DFD7E30AF277C9E87BF32EE6A9422D51B0F821A9E4CDE3A3D63FB644DC750400",
      INIT_02 => X"E7190BF1ECEAE5871A2CD533C28A11FCEE2B475E07CE17940400D363E71A1E9A",
      INIT_03 => X"4612CFCD360DE5EC2142F532E392E1411680CBA23F75021FE3582A9CE93AF84C",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actg8j_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actg8j_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actg8j_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actg8j_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actg8j_rom is
  signal \icmp_ln899_5_reg_9161[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_5_reg_9161_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_5_reg_9161_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_5_reg_9161_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_5_reg_9161_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_5_reg_9161_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_5_reg_9161_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_5_reg_9161_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_5_reg_9161_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_18_U/StreamingFCLayer_Batch_3_Matrix_Vector_Actg8j_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_5_reg_9161[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_0_V_fu_6165_p2(15),
      O => \icmp_ln899_5_reg_9161[0]_i_10_n_1\
    );
\icmp_ln899_5_reg_9161[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_0_V_fu_6165_p2(13),
      O => \icmp_ln899_5_reg_9161[0]_i_11_n_1\
    );
\icmp_ln899_5_reg_9161[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_0_V_fu_6165_p2(11),
      O => \icmp_ln899_5_reg_9161[0]_i_12_n_1\
    );
\icmp_ln899_5_reg_9161[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_0_V_fu_6165_p2(9),
      O => \icmp_ln899_5_reg_9161[0]_i_13_n_1\
    );
\icmp_ln899_5_reg_9161[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => accu_0_0_V_fu_6165_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_5_reg_9161[0]_i_14_n_1\
    );
\icmp_ln899_5_reg_9161[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => accu_0_0_V_fu_6165_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_5_reg_9161[0]_i_15_n_1\
    );
\icmp_ln899_5_reg_9161[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => accu_0_0_V_fu_6165_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_5_reg_9161[0]_i_16_n_1\
    );
\icmp_ln899_5_reg_9161[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => accu_0_0_V_fu_6165_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_5_reg_9161[0]_i_17_n_1\
    );
\icmp_ln899_5_reg_9161[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_0_V_fu_6165_p2(7),
      O => \icmp_ln899_5_reg_9161[0]_i_18_n_1\
    );
\icmp_ln899_5_reg_9161[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_0_V_fu_6165_p2(5),
      O => \icmp_ln899_5_reg_9161[0]_i_19_n_1\
    );
\icmp_ln899_5_reg_9161[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_0_V_fu_6165_p2(3),
      O => \icmp_ln899_5_reg_9161[0]_i_20_n_1\
    );
\icmp_ln899_5_reg_9161[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_0_V_fu_6165_p2(1),
      O => \icmp_ln899_5_reg_9161[0]_i_21_n_1\
    );
\icmp_ln899_5_reg_9161[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_fu_6165_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_5_reg_9161[0]_i_3_n_1\
    );
\icmp_ln899_5_reg_9161[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_0_V_fu_6165_p2(16),
      O => \icmp_ln899_5_reg_9161[0]_i_4_n_1\
    );
\icmp_ln899_5_reg_9161[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => accu_0_0_V_fu_6165_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_5_reg_9161[0]_i_6_n_1\
    );
\icmp_ln899_5_reg_9161[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => accu_0_0_V_fu_6165_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_5_reg_9161[0]_i_7_n_1\
    );
\icmp_ln899_5_reg_9161[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => accu_0_0_V_fu_6165_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_5_reg_9161[0]_i_8_n_1\
    );
\icmp_ln899_5_reg_9161[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => accu_0_0_V_fu_6165_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_5_reg_9161[0]_i_9_n_1\
    );
\icmp_ln899_5_reg_9161_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_5_reg_9161_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_5_reg_9161_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_5_reg_9161[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_5_reg_9161_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_5_reg_9161[0]_i_4_n_1\
    );
\icmp_ln899_5_reg_9161_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_5_reg_9161_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_5_reg_9161_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_5_reg_9161_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_5_reg_9161_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_5_reg_9161_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_5_reg_9161[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_5_reg_9161[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_5_reg_9161[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_5_reg_9161[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_5_reg_9161_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_5_reg_9161[0]_i_10_n_1\,
      S(2) => \icmp_ln899_5_reg_9161[0]_i_11_n_1\,
      S(1) => \icmp_ln899_5_reg_9161[0]_i_12_n_1\,
      S(0) => \icmp_ln899_5_reg_9161[0]_i_13_n_1\
    );
\icmp_ln899_5_reg_9161_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_5_reg_9161_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_5_reg_9161_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_5_reg_9161_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_5_reg_9161_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_5_reg_9161[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_5_reg_9161[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_5_reg_9161[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_5_reg_9161[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_5_reg_9161_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_5_reg_9161[0]_i_18_n_1\,
      S(2) => \icmp_ln899_5_reg_9161[0]_i_19_n_1\,
      S(1) => \icmp_ln899_5_reg_9161[0]_i_20_n_1\,
      S(0) => \icmp_ln899_5_reg_9161[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000011111045451440445504455554510140",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A241BD9FEF2C257B81CFB94C2052E4EC243F0E253855D320F6CC240F1BAC0C32",
      INIT_01 => X"E108E42EF360CB557E212F73AB362E9BB1D625A3E566E40FD6D4B843DD3C0400",
      INIT_02 => X"E7A10CE5ED69E6691ACDD6C5C43A1245EEF1488B08D5197C0400D944E7941F66",
      INIT_03 => X"4BBAD0AB36B9E6C421F4F5E0F65AE2031735CC6C460502DDE4032B78EA34F902",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi_rom is
  signal \icmp_ln899_6_reg_9166[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_6_reg_9166_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_6_reg_9166_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_6_reg_9166_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_6_reg_9166_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_6_reg_9166_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_6_reg_9166_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_6_reg_9166_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_6_reg_9166_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_17_U/StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_6_reg_9166[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_0_V_fu_6165_p2(15),
      O => \icmp_ln899_6_reg_9166[0]_i_10_n_1\
    );
\icmp_ln899_6_reg_9166[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_0_V_fu_6165_p2(13),
      O => \icmp_ln899_6_reg_9166[0]_i_11_n_1\
    );
\icmp_ln899_6_reg_9166[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_0_V_fu_6165_p2(11),
      O => \icmp_ln899_6_reg_9166[0]_i_12_n_1\
    );
\icmp_ln899_6_reg_9166[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_0_V_fu_6165_p2(9),
      O => \icmp_ln899_6_reg_9166[0]_i_13_n_1\
    );
\icmp_ln899_6_reg_9166[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => accu_0_0_V_fu_6165_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_6_reg_9166[0]_i_14_n_1\
    );
\icmp_ln899_6_reg_9166[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => accu_0_0_V_fu_6165_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_6_reg_9166[0]_i_15_n_1\
    );
\icmp_ln899_6_reg_9166[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => accu_0_0_V_fu_6165_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_6_reg_9166[0]_i_16_n_1\
    );
\icmp_ln899_6_reg_9166[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => accu_0_0_V_fu_6165_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_6_reg_9166[0]_i_17_n_1\
    );
\icmp_ln899_6_reg_9166[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_0_V_fu_6165_p2(7),
      O => \icmp_ln899_6_reg_9166[0]_i_18_n_1\
    );
\icmp_ln899_6_reg_9166[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_0_V_fu_6165_p2(5),
      O => \icmp_ln899_6_reg_9166[0]_i_19_n_1\
    );
\icmp_ln899_6_reg_9166[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_0_V_fu_6165_p2(3),
      O => \icmp_ln899_6_reg_9166[0]_i_20_n_1\
    );
\icmp_ln899_6_reg_9166[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_0_V_fu_6165_p2(1),
      O => \icmp_ln899_6_reg_9166[0]_i_21_n_1\
    );
\icmp_ln899_6_reg_9166[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_fu_6165_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_6_reg_9166[0]_i_3_n_1\
    );
\icmp_ln899_6_reg_9166[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_0_V_fu_6165_p2(16),
      O => \icmp_ln899_6_reg_9166[0]_i_4_n_1\
    );
\icmp_ln899_6_reg_9166[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => accu_0_0_V_fu_6165_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_6_reg_9166[0]_i_6_n_1\
    );
\icmp_ln899_6_reg_9166[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => accu_0_0_V_fu_6165_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_6_reg_9166[0]_i_7_n_1\
    );
\icmp_ln899_6_reg_9166[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => accu_0_0_V_fu_6165_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_6_reg_9166[0]_i_8_n_1\
    );
\icmp_ln899_6_reg_9166[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => accu_0_0_V_fu_6165_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_6_reg_9166[0]_i_9_n_1\
    );
\icmp_ln899_6_reg_9166_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_6_reg_9166_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_6_reg_9166_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_6_reg_9166[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_6_reg_9166_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_6_reg_9166[0]_i_4_n_1\
    );
\icmp_ln899_6_reg_9166_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_6_reg_9166_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_6_reg_9166_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_6_reg_9166_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_6_reg_9166_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_6_reg_9166_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_6_reg_9166[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_6_reg_9166[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_6_reg_9166[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_6_reg_9166[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_6_reg_9166_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_6_reg_9166[0]_i_10_n_1\,
      S(2) => \icmp_ln899_6_reg_9166[0]_i_11_n_1\,
      S(1) => \icmp_ln899_6_reg_9166[0]_i_12_n_1\,
      S(0) => \icmp_ln899_6_reg_9166[0]_i_13_n_1\
    );
\icmp_ln899_6_reg_9166_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_6_reg_9166_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_6_reg_9166_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_6_reg_9166_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_6_reg_9166_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_6_reg_9166[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_6_reg_9166[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_6_reg_9166[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_6_reg_9166[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_6_reg_9166_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_6_reg_9166[0]_i_18_n_1\,
      S(2) => \icmp_ln899_6_reg_9166[0]_i_19_n_1\,
      S(1) => \icmp_ln899_6_reg_9166[0]_i_20_n_1\,
      S(0) => \icmp_ln899_6_reg_9166[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000011111045451440445504455554510140",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A80EBEFBEFAD29D48572BC0E20C0E56126520E8839BFD5E2F754260F1C070CF8",
      INIT_01 => X"E239E552F449CCC2804F3001AD292FE5B2B4299DE5FFE47BD76ABA41DE030400",
      INIT_02 => X"E8280DDAEDE7E74A1B6DD858C5EA128FEFB749B909DC1B640400DF24E80E2032",
      INIT_03 => X"5162D18A3764E79C22A6F68EFC01E2C517E9CD374C96039CE4AD2C54EB2EF9B8",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actibs_rom is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actibs_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actibs_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actibs_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actibs_rom is
  signal icmp_ln899_7_fu_6241_p2 : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \xor_ln899_7_reg_9171[0]_i_10_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171[0]_i_11_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171[0]_i_12_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171[0]_i_13_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171[0]_i_14_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171[0]_i_15_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171[0]_i_16_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171[0]_i_17_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171[0]_i_18_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171[0]_i_19_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171[0]_i_20_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171[0]_i_21_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171[0]_i_3_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171[0]_i_4_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171[0]_i_6_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171[0]_i_7_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171[0]_i_8_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171[0]_i_9_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \xor_ln899_7_reg_9171_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_xor_ln899_7_reg_9171_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln899_7_reg_9171_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_7_reg_9171_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_7_reg_9171_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_16_U/StreamingFCLayer_Batch_3_Matrix_Vector_Actibs_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000011111045451440445504455554510140",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ADDAC057F02F2E2C8915BED0212DE5D628660EEB3B29D8A4F7DC280E1C620DBD",
      INIT_01 => X"E36AE676F533CE2F827D308FAF1C312FB3922D97E698E4E8D7FFBC40DECA0400",
      INIT_02 => X"E8B00ECFEE66E82C1C0DD9EAC79A12D9F07D4AE60AE21D4C0400E505E88820FF",
      INIT_03 => X"570AD2693810E8752358F73BFC01E387189DCE015327045AE5582D30EC28FA6E",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\xor_ln899_7_reg_9171[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_0_V_fu_6165_p2(15),
      O => \xor_ln899_7_reg_9171[0]_i_10_n_1\
    );
\xor_ln899_7_reg_9171[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_0_V_fu_6165_p2(13),
      O => \xor_ln899_7_reg_9171[0]_i_11_n_1\
    );
\xor_ln899_7_reg_9171[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_0_V_fu_6165_p2(11),
      O => \xor_ln899_7_reg_9171[0]_i_12_n_1\
    );
\xor_ln899_7_reg_9171[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_0_V_fu_6165_p2(9),
      O => \xor_ln899_7_reg_9171[0]_i_13_n_1\
    );
\xor_ln899_7_reg_9171[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => accu_0_0_V_fu_6165_p2(7),
      I3 => \^q0_reg\(7),
      O => \xor_ln899_7_reg_9171[0]_i_14_n_1\
    );
\xor_ln899_7_reg_9171[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => accu_0_0_V_fu_6165_p2(5),
      I3 => \^q0_reg\(5),
      O => \xor_ln899_7_reg_9171[0]_i_15_n_1\
    );
\xor_ln899_7_reg_9171[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => accu_0_0_V_fu_6165_p2(3),
      I3 => \^q0_reg\(3),
      O => \xor_ln899_7_reg_9171[0]_i_16_n_1\
    );
\xor_ln899_7_reg_9171[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => accu_0_0_V_fu_6165_p2(1),
      I3 => \^q0_reg\(1),
      O => \xor_ln899_7_reg_9171[0]_i_17_n_1\
    );
\xor_ln899_7_reg_9171[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_0_V_fu_6165_p2(7),
      O => \xor_ln899_7_reg_9171[0]_i_18_n_1\
    );
\xor_ln899_7_reg_9171[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_0_V_fu_6165_p2(5),
      O => \xor_ln899_7_reg_9171[0]_i_19_n_1\
    );
\xor_ln899_7_reg_9171[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_0_V_fu_6165_p2(3),
      O => \xor_ln899_7_reg_9171[0]_i_20_n_1\
    );
\xor_ln899_7_reg_9171[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_0_V_fu_6165_p2(1),
      O => \xor_ln899_7_reg_9171[0]_i_21_n_1\
    );
\xor_ln899_7_reg_9171[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_fu_6165_p2(16),
      I1 => \^q0_reg\(16),
      O => \xor_ln899_7_reg_9171[0]_i_3_n_1\
    );
\xor_ln899_7_reg_9171[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_0_V_fu_6165_p2(16),
      O => \xor_ln899_7_reg_9171[0]_i_4_n_1\
    );
\xor_ln899_7_reg_9171[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => accu_0_0_V_fu_6165_p2(15),
      I3 => \^q0_reg\(15),
      O => \xor_ln899_7_reg_9171[0]_i_6_n_1\
    );
\xor_ln899_7_reg_9171[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => accu_0_0_V_fu_6165_p2(13),
      I3 => \^q0_reg\(13),
      O => \xor_ln899_7_reg_9171[0]_i_7_n_1\
    );
\xor_ln899_7_reg_9171[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => accu_0_0_V_fu_6165_p2(11),
      I3 => \^q0_reg\(11),
      O => \xor_ln899_7_reg_9171[0]_i_8_n_1\
    );
\xor_ln899_7_reg_9171[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => accu_0_0_V_fu_6165_p2(9),
      I3 => \^q0_reg\(9),
      O => \xor_ln899_7_reg_9171[0]_i_9_n_1\
    );
\xor_ln899_7_reg_9171_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_7_reg_9171_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_xor_ln899_7_reg_9171_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln899_7_fu_6241_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \xor_ln899_7_reg_9171[0]_i_3_n_1\,
      O(3 downto 2) => \NLW_xor_ln899_7_reg_9171_reg[0]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_xor_ln899_7_reg_9171_reg[0]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \xor_ln899_7_reg_9171[0]_i_4_n_1\
    );
\xor_ln899_7_reg_9171_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_7_reg_9171_reg[0]_i_5_n_1\,
      CO(3) => \xor_ln899_7_reg_9171_reg[0]_i_2_n_1\,
      CO(2) => \xor_ln899_7_reg_9171_reg[0]_i_2_n_2\,
      CO(1) => \xor_ln899_7_reg_9171_reg[0]_i_2_n_3\,
      CO(0) => \xor_ln899_7_reg_9171_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_7_reg_9171[0]_i_6_n_1\,
      DI(2) => \xor_ln899_7_reg_9171[0]_i_7_n_1\,
      DI(1) => \xor_ln899_7_reg_9171[0]_i_8_n_1\,
      DI(0) => \xor_ln899_7_reg_9171[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_7_reg_9171_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_7_reg_9171[0]_i_10_n_1\,
      S(2) => \xor_ln899_7_reg_9171[0]_i_11_n_1\,
      S(1) => \xor_ln899_7_reg_9171[0]_i_12_n_1\,
      S(0) => \xor_ln899_7_reg_9171[0]_i_13_n_1\
    );
\xor_ln899_7_reg_9171_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xor_ln899_7_reg_9171_reg[0]_i_5_n_1\,
      CO(2) => \xor_ln899_7_reg_9171_reg[0]_i_5_n_2\,
      CO(1) => \xor_ln899_7_reg_9171_reg[0]_i_5_n_3\,
      CO(0) => \xor_ln899_7_reg_9171_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_7_reg_9171[0]_i_14_n_1\,
      DI(2) => \xor_ln899_7_reg_9171[0]_i_15_n_1\,
      DI(1) => \xor_ln899_7_reg_9171[0]_i_16_n_1\,
      DI(0) => \xor_ln899_7_reg_9171[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_7_reg_9171_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_7_reg_9171[0]_i_18_n_1\,
      S(2) => \xor_ln899_7_reg_9171[0]_i_19_n_1\,
      S(1) => \xor_ln899_7_reg_9171[0]_i_20_n_1\,
      S(0) => \xor_ln899_7_reg_9171[0]_i_21_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActjbC_rom is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActjbC_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActjbC_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActjbC_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActjbC_rom is
  signal icmp_ln899_8_fu_6253_p2 : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \xor_ln899_8_reg_9176[0]_i_10_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176[0]_i_11_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176[0]_i_12_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176[0]_i_13_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176[0]_i_14_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176[0]_i_15_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176[0]_i_16_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176[0]_i_17_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176[0]_i_18_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176[0]_i_19_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176[0]_i_20_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176[0]_i_21_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176[0]_i_3_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176[0]_i_4_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176[0]_i_6_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176[0]_i_7_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176[0]_i_8_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176[0]_i_9_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \xor_ln899_8_reg_9176_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_xor_ln899_8_reg_9176_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln899_8_reg_9176_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_8_reg_9176_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_8_reg_9176_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_15_U/StreamingFCLayer_Batch_3_Matrix_Vector_ActjbC_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000011111045451440445504455554510140",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B3A7C1B3F0B032858CB9C191219BE64B2A790F4F3C92DB65F8642A0E1CBD0E82",
      INIT_01 => X"E49BE799F61CCF9C84AB311CB1103279B4713191E731E554D894BE3EDF920400",
      INIT_02 => X"E9380FC4EEE4E90E1CADDB7CC94B1322F1424C130BE91F350400EAE5E90221CB",
      INIT_03 => X"5CB3D34738BBE94D240AF7E9FC01E4491951CECC59B70518E6022E0CED22FB23",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\xor_ln899_8_reg_9176[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_0_V_fu_6165_p2(15),
      O => \xor_ln899_8_reg_9176[0]_i_10_n_1\
    );
\xor_ln899_8_reg_9176[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_0_V_fu_6165_p2(13),
      O => \xor_ln899_8_reg_9176[0]_i_11_n_1\
    );
\xor_ln899_8_reg_9176[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_0_V_fu_6165_p2(11),
      O => \xor_ln899_8_reg_9176[0]_i_12_n_1\
    );
\xor_ln899_8_reg_9176[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_0_V_fu_6165_p2(9),
      O => \xor_ln899_8_reg_9176[0]_i_13_n_1\
    );
\xor_ln899_8_reg_9176[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => accu_0_0_V_fu_6165_p2(7),
      I3 => \^q0_reg\(7),
      O => \xor_ln899_8_reg_9176[0]_i_14_n_1\
    );
\xor_ln899_8_reg_9176[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => accu_0_0_V_fu_6165_p2(5),
      I3 => \^q0_reg\(5),
      O => \xor_ln899_8_reg_9176[0]_i_15_n_1\
    );
\xor_ln899_8_reg_9176[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => accu_0_0_V_fu_6165_p2(3),
      I3 => \^q0_reg\(3),
      O => \xor_ln899_8_reg_9176[0]_i_16_n_1\
    );
\xor_ln899_8_reg_9176[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => accu_0_0_V_fu_6165_p2(1),
      I3 => \^q0_reg\(1),
      O => \xor_ln899_8_reg_9176[0]_i_17_n_1\
    );
\xor_ln899_8_reg_9176[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_0_V_fu_6165_p2(7),
      O => \xor_ln899_8_reg_9176[0]_i_18_n_1\
    );
\xor_ln899_8_reg_9176[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_0_V_fu_6165_p2(5),
      O => \xor_ln899_8_reg_9176[0]_i_19_n_1\
    );
\xor_ln899_8_reg_9176[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_0_V_fu_6165_p2(3),
      O => \xor_ln899_8_reg_9176[0]_i_20_n_1\
    );
\xor_ln899_8_reg_9176[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_0_V_fu_6165_p2(1),
      O => \xor_ln899_8_reg_9176[0]_i_21_n_1\
    );
\xor_ln899_8_reg_9176[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_fu_6165_p2(16),
      I1 => \^q0_reg\(16),
      O => \xor_ln899_8_reg_9176[0]_i_3_n_1\
    );
\xor_ln899_8_reg_9176[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_0_V_fu_6165_p2(16),
      O => \xor_ln899_8_reg_9176[0]_i_4_n_1\
    );
\xor_ln899_8_reg_9176[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => accu_0_0_V_fu_6165_p2(15),
      I3 => \^q0_reg\(15),
      O => \xor_ln899_8_reg_9176[0]_i_6_n_1\
    );
\xor_ln899_8_reg_9176[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => accu_0_0_V_fu_6165_p2(13),
      I3 => \^q0_reg\(13),
      O => \xor_ln899_8_reg_9176[0]_i_7_n_1\
    );
\xor_ln899_8_reg_9176[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => accu_0_0_V_fu_6165_p2(11),
      I3 => \^q0_reg\(11),
      O => \xor_ln899_8_reg_9176[0]_i_8_n_1\
    );
\xor_ln899_8_reg_9176[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => accu_0_0_V_fu_6165_p2(9),
      I3 => \^q0_reg\(9),
      O => \xor_ln899_8_reg_9176[0]_i_9_n_1\
    );
\xor_ln899_8_reg_9176_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_8_reg_9176_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_xor_ln899_8_reg_9176_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln899_8_fu_6253_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \xor_ln899_8_reg_9176[0]_i_3_n_1\,
      O(3 downto 2) => \NLW_xor_ln899_8_reg_9176_reg[0]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_xor_ln899_8_reg_9176_reg[0]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \xor_ln899_8_reg_9176[0]_i_4_n_1\
    );
\xor_ln899_8_reg_9176_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_8_reg_9176_reg[0]_i_5_n_1\,
      CO(3) => \xor_ln899_8_reg_9176_reg[0]_i_2_n_1\,
      CO(2) => \xor_ln899_8_reg_9176_reg[0]_i_2_n_2\,
      CO(1) => \xor_ln899_8_reg_9176_reg[0]_i_2_n_3\,
      CO(0) => \xor_ln899_8_reg_9176_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_8_reg_9176[0]_i_6_n_1\,
      DI(2) => \xor_ln899_8_reg_9176[0]_i_7_n_1\,
      DI(1) => \xor_ln899_8_reg_9176[0]_i_8_n_1\,
      DI(0) => \xor_ln899_8_reg_9176[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_8_reg_9176_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_8_reg_9176[0]_i_10_n_1\,
      S(2) => \xor_ln899_8_reg_9176[0]_i_11_n_1\,
      S(1) => \xor_ln899_8_reg_9176[0]_i_12_n_1\,
      S(0) => \xor_ln899_8_reg_9176[0]_i_13_n_1\
    );
\xor_ln899_8_reg_9176_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xor_ln899_8_reg_9176_reg[0]_i_5_n_1\,
      CO(2) => \xor_ln899_8_reg_9176_reg[0]_i_5_n_2\,
      CO(1) => \xor_ln899_8_reg_9176_reg[0]_i_5_n_3\,
      CO(0) => \xor_ln899_8_reg_9176_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_8_reg_9176[0]_i_14_n_1\,
      DI(2) => \xor_ln899_8_reg_9176[0]_i_15_n_1\,
      DI(1) => \xor_ln899_8_reg_9176[0]_i_16_n_1\,
      DI(0) => \xor_ln899_8_reg_9176[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_8_reg_9176_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_8_reg_9176[0]_i_18_n_1\,
      S(2) => \xor_ln899_8_reg_9176[0]_i_19_n_1\,
      S(1) => \xor_ln899_8_reg_9176[0]_i_20_n_1\,
      S(0) => \xor_ln899_8_reg_9176[0]_i_21_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActkbM_rom is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActkbM_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActkbM_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActkbM_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActkbM_rom is
  signal icmp_ln899_9_fu_6265_p2 : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \xor_ln899_9_reg_9181[0]_i_10_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181[0]_i_11_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181[0]_i_12_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181[0]_i_13_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181[0]_i_14_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181[0]_i_15_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181[0]_i_16_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181[0]_i_17_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181[0]_i_18_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181[0]_i_19_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181[0]_i_20_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181[0]_i_21_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181[0]_i_22_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181[0]_i_4_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181[0]_i_5_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181[0]_i_7_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181[0]_i_8_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181[0]_i_9_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \xor_ln899_9_reg_9181_reg[0]_i_6_n_4\ : STD_LOGIC;
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_xor_ln899_9_reg_9181_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln899_9_reg_9181_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_9_reg_9181_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_9_reg_9181_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_14_U/StreamingFCLayer_Batch_3_Matrix_Vector_ActkbM_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000011111045451440445504455554510140",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B974C30FF13136DD905CC4532209E6C02C8D0FB23DFCDE27F8EC2C0D1D180F47",
      INIT_01 => X"E5CCE8BDF706D10986D931AAB30333C3B54F358AE7CAE5C1D92AC03DE0590400",
      INIT_02 => X"E9C010B8EF62E9F01D4DDD0FCAFB136CF2084D410CF0211D0400F0C6E97C2297",
      INIT_03 => X"625BD4263967EA2524BCF896FC01E50B1A06CF96604805D7E6AD2EE7EE1CFBD9",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\xor_ln899_9_reg_9181[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => accu_0_0_V_fu_6165_p2(9),
      I3 => \^q0_reg\(9),
      O => \xor_ln899_9_reg_9181[0]_i_10_n_1\
    );
\xor_ln899_9_reg_9181[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_0_V_fu_6165_p2(15),
      O => \xor_ln899_9_reg_9181[0]_i_11_n_1\
    );
\xor_ln899_9_reg_9181[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_0_V_fu_6165_p2(13),
      O => \xor_ln899_9_reg_9181[0]_i_12_n_1\
    );
\xor_ln899_9_reg_9181[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_0_V_fu_6165_p2(11),
      O => \xor_ln899_9_reg_9181[0]_i_13_n_1\
    );
\xor_ln899_9_reg_9181[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_0_V_fu_6165_p2(9),
      O => \xor_ln899_9_reg_9181[0]_i_14_n_1\
    );
\xor_ln899_9_reg_9181[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => accu_0_0_V_fu_6165_p2(7),
      I3 => \^q0_reg\(7),
      O => \xor_ln899_9_reg_9181[0]_i_15_n_1\
    );
\xor_ln899_9_reg_9181[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => accu_0_0_V_fu_6165_p2(5),
      I3 => \^q0_reg\(5),
      O => \xor_ln899_9_reg_9181[0]_i_16_n_1\
    );
\xor_ln899_9_reg_9181[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => accu_0_0_V_fu_6165_p2(3),
      I3 => \^q0_reg\(3),
      O => \xor_ln899_9_reg_9181[0]_i_17_n_1\
    );
\xor_ln899_9_reg_9181[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => accu_0_0_V_fu_6165_p2(1),
      I3 => \^q0_reg\(1),
      O => \xor_ln899_9_reg_9181[0]_i_18_n_1\
    );
\xor_ln899_9_reg_9181[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_0_V_fu_6165_p2(7),
      O => \xor_ln899_9_reg_9181[0]_i_19_n_1\
    );
\xor_ln899_9_reg_9181[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_0_V_fu_6165_p2(5),
      O => \xor_ln899_9_reg_9181[0]_i_20_n_1\
    );
\xor_ln899_9_reg_9181[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_0_V_fu_6165_p2(3),
      O => \xor_ln899_9_reg_9181[0]_i_21_n_1\
    );
\xor_ln899_9_reg_9181[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_0_V_fu_6165_p2(1),
      O => \xor_ln899_9_reg_9181[0]_i_22_n_1\
    );
\xor_ln899_9_reg_9181[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_fu_6165_p2(16),
      I1 => \^q0_reg\(16),
      O => \xor_ln899_9_reg_9181[0]_i_4_n_1\
    );
\xor_ln899_9_reg_9181[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_0_V_fu_6165_p2(16),
      O => \xor_ln899_9_reg_9181[0]_i_5_n_1\
    );
\xor_ln899_9_reg_9181[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => accu_0_0_V_fu_6165_p2(15),
      I3 => \^q0_reg\(15),
      O => \xor_ln899_9_reg_9181[0]_i_7_n_1\
    );
\xor_ln899_9_reg_9181[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => accu_0_0_V_fu_6165_p2(13),
      I3 => \^q0_reg\(13),
      O => \xor_ln899_9_reg_9181[0]_i_8_n_1\
    );
\xor_ln899_9_reg_9181[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => accu_0_0_V_fu_6165_p2(11),
      I3 => \^q0_reg\(11),
      O => \xor_ln899_9_reg_9181[0]_i_9_n_1\
    );
\xor_ln899_9_reg_9181_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_9_reg_9181_reg[0]_i_3_n_1\,
      CO(3 downto 1) => \NLW_xor_ln899_9_reg_9181_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln899_9_fu_6265_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \xor_ln899_9_reg_9181[0]_i_4_n_1\,
      O(3 downto 2) => \NLW_xor_ln899_9_reg_9181_reg[0]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_xor_ln899_9_reg_9181_reg[0]_i_2_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \xor_ln899_9_reg_9181[0]_i_5_n_1\
    );
\xor_ln899_9_reg_9181_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_9_reg_9181_reg[0]_i_6_n_1\,
      CO(3) => \xor_ln899_9_reg_9181_reg[0]_i_3_n_1\,
      CO(2) => \xor_ln899_9_reg_9181_reg[0]_i_3_n_2\,
      CO(1) => \xor_ln899_9_reg_9181_reg[0]_i_3_n_3\,
      CO(0) => \xor_ln899_9_reg_9181_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_9_reg_9181[0]_i_7_n_1\,
      DI(2) => \xor_ln899_9_reg_9181[0]_i_8_n_1\,
      DI(1) => \xor_ln899_9_reg_9181[0]_i_9_n_1\,
      DI(0) => \xor_ln899_9_reg_9181[0]_i_10_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_9_reg_9181_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_9_reg_9181[0]_i_11_n_1\,
      S(2) => \xor_ln899_9_reg_9181[0]_i_12_n_1\,
      S(1) => \xor_ln899_9_reg_9181[0]_i_13_n_1\,
      S(0) => \xor_ln899_9_reg_9181[0]_i_14_n_1\
    );
\xor_ln899_9_reg_9181_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xor_ln899_9_reg_9181_reg[0]_i_6_n_1\,
      CO(2) => \xor_ln899_9_reg_9181_reg[0]_i_6_n_2\,
      CO(1) => \xor_ln899_9_reg_9181_reg[0]_i_6_n_3\,
      CO(0) => \xor_ln899_9_reg_9181_reg[0]_i_6_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_9_reg_9181[0]_i_15_n_1\,
      DI(2) => \xor_ln899_9_reg_9181[0]_i_16_n_1\,
      DI(1) => \xor_ln899_9_reg_9181[0]_i_17_n_1\,
      DI(0) => \xor_ln899_9_reg_9181[0]_i_18_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_9_reg_9181_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_9_reg_9181[0]_i_19_n_1\,
      S(2) => \xor_ln899_9_reg_9181[0]_i_20_n_1\,
      S(1) => \xor_ln899_9_reg_9181[0]_i_21_n_1\,
      S(0) => \xor_ln899_9_reg_9181[0]_i_22_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActlbW_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActlbW_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActlbW_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActlbW_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActlbW_rom is
  signal \icmp_ln899_10_reg_9186[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_10_reg_9186_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_10_reg_9186_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_10_reg_9186_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_10_reg_9186_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_10_reg_9186_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_10_reg_9186_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_10_reg_9186_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_10_reg_9186_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_25_U/StreamingFCLayer_Batch_3_Matrix_Vector_ActlbW_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_10_reg_9186[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_0_V_fu_6165_p2(15),
      O => \icmp_ln899_10_reg_9186[0]_i_10_n_1\
    );
\icmp_ln899_10_reg_9186[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_0_V_fu_6165_p2(13),
      O => \icmp_ln899_10_reg_9186[0]_i_11_n_1\
    );
\icmp_ln899_10_reg_9186[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_0_V_fu_6165_p2(11),
      O => \icmp_ln899_10_reg_9186[0]_i_12_n_1\
    );
\icmp_ln899_10_reg_9186[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_0_V_fu_6165_p2(9),
      O => \icmp_ln899_10_reg_9186[0]_i_13_n_1\
    );
\icmp_ln899_10_reg_9186[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => accu_0_0_V_fu_6165_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_10_reg_9186[0]_i_14_n_1\
    );
\icmp_ln899_10_reg_9186[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => accu_0_0_V_fu_6165_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_10_reg_9186[0]_i_15_n_1\
    );
\icmp_ln899_10_reg_9186[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => accu_0_0_V_fu_6165_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_10_reg_9186[0]_i_16_n_1\
    );
\icmp_ln899_10_reg_9186[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => accu_0_0_V_fu_6165_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_10_reg_9186[0]_i_17_n_1\
    );
\icmp_ln899_10_reg_9186[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_0_V_fu_6165_p2(7),
      O => \icmp_ln899_10_reg_9186[0]_i_18_n_1\
    );
\icmp_ln899_10_reg_9186[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_0_V_fu_6165_p2(5),
      O => \icmp_ln899_10_reg_9186[0]_i_19_n_1\
    );
\icmp_ln899_10_reg_9186[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_0_V_fu_6165_p2(3),
      O => \icmp_ln899_10_reg_9186[0]_i_20_n_1\
    );
\icmp_ln899_10_reg_9186[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_0_V_fu_6165_p2(1),
      O => \icmp_ln899_10_reg_9186[0]_i_21_n_1\
    );
\icmp_ln899_10_reg_9186[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_fu_6165_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_10_reg_9186[0]_i_3_n_1\
    );
\icmp_ln899_10_reg_9186[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_0_V_fu_6165_p2(16),
      O => \icmp_ln899_10_reg_9186[0]_i_4_n_1\
    );
\icmp_ln899_10_reg_9186[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => accu_0_0_V_fu_6165_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_10_reg_9186[0]_i_6_n_1\
    );
\icmp_ln899_10_reg_9186[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => accu_0_0_V_fu_6165_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_10_reg_9186[0]_i_7_n_1\
    );
\icmp_ln899_10_reg_9186[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => accu_0_0_V_fu_6165_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_10_reg_9186[0]_i_8_n_1\
    );
\icmp_ln899_10_reg_9186[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => accu_0_0_V_fu_6165_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_10_reg_9186[0]_i_9_n_1\
    );
\icmp_ln899_10_reg_9186_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_10_reg_9186_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_10_reg_9186_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_10_reg_9186[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_10_reg_9186_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_10_reg_9186[0]_i_4_n_1\
    );
\icmp_ln899_10_reg_9186_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_10_reg_9186_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_10_reg_9186_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_10_reg_9186_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_10_reg_9186_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_10_reg_9186_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_10_reg_9186[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_10_reg_9186[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_10_reg_9186[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_10_reg_9186[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_10_reg_9186_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_10_reg_9186[0]_i_10_n_1\,
      S(2) => \icmp_ln899_10_reg_9186[0]_i_11_n_1\,
      S(1) => \icmp_ln899_10_reg_9186[0]_i_12_n_1\,
      S(0) => \icmp_ln899_10_reg_9186[0]_i_13_n_1\
    );
\icmp_ln899_10_reg_9186_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_10_reg_9186_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_10_reg_9186_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_10_reg_9186_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_10_reg_9186_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_10_reg_9186[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_10_reg_9186[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_10_reg_9186[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_10_reg_9186[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_10_reg_9186_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_10_reg_9186[0]_i_18_n_1\,
      S(2) => \icmp_ln899_10_reg_9186[0]_i_19_n_1\,
      S(1) => \icmp_ln899_10_reg_9186[0]_i_20_n_1\,
      S(0) => \icmp_ln899_10_reg_9186[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000011111045451440445504455554510140",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"BF41C46BF1B33B3693FFC7152276E7352EA010153F66E0E9F9742E0D1D73100D",
      INIT_01 => X"E6FDE9E1F7EFD27589073238B4F6350DB62D3984E863E62DD9BFC23BE1200400",
      INIT_02 => X"EA4711ADEFE1EAD11DEDDEA1CCAB13B6F2CE4E6E0DF723050400F6A6E9F72363",
      INIT_03 => X"6803D5053A13EAFE256EF944FC01E5CD1ABAD06166D80695E7572FC3EF16FC8F",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actmb6_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actmb6_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actmb6_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actmb6_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actmb6_rom is
  signal \icmp_ln899_11_reg_9191[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_11_reg_9191_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_11_reg_9191_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_11_reg_9191_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_11_reg_9191_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_11_reg_9191_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_11_reg_9191_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_11_reg_9191_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_11_reg_9191_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_24_U/StreamingFCLayer_Batch_3_Matrix_Vector_Actmb6_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_11_reg_9191[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_0_V_fu_6165_p2(15),
      O => \icmp_ln899_11_reg_9191[0]_i_10_n_1\
    );
\icmp_ln899_11_reg_9191[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_0_V_fu_6165_p2(13),
      O => \icmp_ln899_11_reg_9191[0]_i_11_n_1\
    );
\icmp_ln899_11_reg_9191[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_0_V_fu_6165_p2(11),
      O => \icmp_ln899_11_reg_9191[0]_i_12_n_1\
    );
\icmp_ln899_11_reg_9191[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_0_V_fu_6165_p2(9),
      O => \icmp_ln899_11_reg_9191[0]_i_13_n_1\
    );
\icmp_ln899_11_reg_9191[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => accu_0_0_V_fu_6165_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_11_reg_9191[0]_i_14_n_1\
    );
\icmp_ln899_11_reg_9191[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => accu_0_0_V_fu_6165_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_11_reg_9191[0]_i_15_n_1\
    );
\icmp_ln899_11_reg_9191[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => accu_0_0_V_fu_6165_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_11_reg_9191[0]_i_16_n_1\
    );
\icmp_ln899_11_reg_9191[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => accu_0_0_V_fu_6165_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_11_reg_9191[0]_i_17_n_1\
    );
\icmp_ln899_11_reg_9191[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_0_V_fu_6165_p2(7),
      O => \icmp_ln899_11_reg_9191[0]_i_18_n_1\
    );
\icmp_ln899_11_reg_9191[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_0_V_fu_6165_p2(5),
      O => \icmp_ln899_11_reg_9191[0]_i_19_n_1\
    );
\icmp_ln899_11_reg_9191[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_0_V_fu_6165_p2(3),
      O => \icmp_ln899_11_reg_9191[0]_i_20_n_1\
    );
\icmp_ln899_11_reg_9191[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_0_V_fu_6165_p2(1),
      O => \icmp_ln899_11_reg_9191[0]_i_21_n_1\
    );
\icmp_ln899_11_reg_9191[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_fu_6165_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_11_reg_9191[0]_i_3_n_1\
    );
\icmp_ln899_11_reg_9191[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_0_V_fu_6165_p2(16),
      O => \icmp_ln899_11_reg_9191[0]_i_4_n_1\
    );
\icmp_ln899_11_reg_9191[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => accu_0_0_V_fu_6165_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_11_reg_9191[0]_i_6_n_1\
    );
\icmp_ln899_11_reg_9191[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => accu_0_0_V_fu_6165_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_11_reg_9191[0]_i_7_n_1\
    );
\icmp_ln899_11_reg_9191[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => accu_0_0_V_fu_6165_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_11_reg_9191[0]_i_8_n_1\
    );
\icmp_ln899_11_reg_9191[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => accu_0_0_V_fu_6165_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_11_reg_9191[0]_i_9_n_1\
    );
\icmp_ln899_11_reg_9191_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_11_reg_9191_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_11_reg_9191_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_11_reg_9191[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_11_reg_9191_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_11_reg_9191[0]_i_4_n_1\
    );
\icmp_ln899_11_reg_9191_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_11_reg_9191_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_11_reg_9191_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_11_reg_9191_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_11_reg_9191_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_11_reg_9191_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_11_reg_9191[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_11_reg_9191[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_11_reg_9191[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_11_reg_9191[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_11_reg_9191_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_11_reg_9191[0]_i_10_n_1\,
      S(2) => \icmp_ln899_11_reg_9191[0]_i_11_n_1\,
      S(1) => \icmp_ln899_11_reg_9191[0]_i_12_n_1\,
      S(0) => \icmp_ln899_11_reg_9191[0]_i_13_n_1\
    );
\icmp_ln899_11_reg_9191_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_11_reg_9191_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_11_reg_9191_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_11_reg_9191_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_11_reg_9191_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_11_reg_9191[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_11_reg_9191[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_11_reg_9191[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_11_reg_9191[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_11_reg_9191_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_11_reg_9191[0]_i_18_n_1\,
      S(2) => \icmp_ln899_11_reg_9191[0]_i_19_n_1\,
      S(1) => \icmp_ln899_11_reg_9191[0]_i_20_n_1\,
      S(0) => \icmp_ln899_11_reg_9191[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000011111045451440445504455554510140",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"C50EC5C7F2343F8E97A3C9D622E4E7AA30B4107840D0E3ABF9FC300C1DCE10D2",
      INIT_01 => X"E82EEB05F8D8D3E28B3532C5B6EA3657B70C3D7EE8FCE699DA55C43AE1E70400",
      INIT_02 => X"EACF12A2F05FEBB31E8DE033CE5B13FFF3944F9B0EFD24ED0400FC01EA71242F",
      INIT_03 => X"6DABD5E33ABEEBD62620F9F1FC01E68F1B6ED12B6D690754E802309FF011FD45",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actncg_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actncg_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actncg_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actncg_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actncg_rom is
  signal \icmp_ln899_12_reg_9196[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_12_reg_9196_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_12_reg_9196_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_12_reg_9196_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_12_reg_9196_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_12_reg_9196_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_12_reg_9196_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_12_reg_9196_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_12_reg_9196_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_23_U/StreamingFCLayer_Batch_3_Matrix_Vector_Actncg_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_12_reg_9196[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_0_V_fu_6165_p2(15),
      O => \icmp_ln899_12_reg_9196[0]_i_10_n_1\
    );
\icmp_ln899_12_reg_9196[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_0_V_fu_6165_p2(13),
      O => \icmp_ln899_12_reg_9196[0]_i_11_n_1\
    );
\icmp_ln899_12_reg_9196[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_0_V_fu_6165_p2(11),
      O => \icmp_ln899_12_reg_9196[0]_i_12_n_1\
    );
\icmp_ln899_12_reg_9196[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_0_V_fu_6165_p2(9),
      O => \icmp_ln899_12_reg_9196[0]_i_13_n_1\
    );
\icmp_ln899_12_reg_9196[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => accu_0_0_V_fu_6165_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_12_reg_9196[0]_i_14_n_1\
    );
\icmp_ln899_12_reg_9196[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => accu_0_0_V_fu_6165_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_12_reg_9196[0]_i_15_n_1\
    );
\icmp_ln899_12_reg_9196[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => accu_0_0_V_fu_6165_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_12_reg_9196[0]_i_16_n_1\
    );
\icmp_ln899_12_reg_9196[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => accu_0_0_V_fu_6165_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_12_reg_9196[0]_i_17_n_1\
    );
\icmp_ln899_12_reg_9196[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_0_V_fu_6165_p2(7),
      O => \icmp_ln899_12_reg_9196[0]_i_18_n_1\
    );
\icmp_ln899_12_reg_9196[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_0_V_fu_6165_p2(5),
      O => \icmp_ln899_12_reg_9196[0]_i_19_n_1\
    );
\icmp_ln899_12_reg_9196[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_0_V_fu_6165_p2(3),
      O => \icmp_ln899_12_reg_9196[0]_i_20_n_1\
    );
\icmp_ln899_12_reg_9196[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_0_V_fu_6165_p2(1),
      O => \icmp_ln899_12_reg_9196[0]_i_21_n_1\
    );
\icmp_ln899_12_reg_9196[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_fu_6165_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_12_reg_9196[0]_i_3_n_1\
    );
\icmp_ln899_12_reg_9196[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_0_V_fu_6165_p2(16),
      O => \icmp_ln899_12_reg_9196[0]_i_4_n_1\
    );
\icmp_ln899_12_reg_9196[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => accu_0_0_V_fu_6165_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_12_reg_9196[0]_i_6_n_1\
    );
\icmp_ln899_12_reg_9196[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => accu_0_0_V_fu_6165_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_12_reg_9196[0]_i_7_n_1\
    );
\icmp_ln899_12_reg_9196[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => accu_0_0_V_fu_6165_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_12_reg_9196[0]_i_8_n_1\
    );
\icmp_ln899_12_reg_9196[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => accu_0_0_V_fu_6165_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_12_reg_9196[0]_i_9_n_1\
    );
\icmp_ln899_12_reg_9196_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_12_reg_9196_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_12_reg_9196_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_12_reg_9196[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_12_reg_9196_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_12_reg_9196[0]_i_4_n_1\
    );
\icmp_ln899_12_reg_9196_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_12_reg_9196_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_12_reg_9196_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_12_reg_9196_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_12_reg_9196_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_12_reg_9196_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_12_reg_9196[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_12_reg_9196[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_12_reg_9196[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_12_reg_9196[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_12_reg_9196_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_12_reg_9196[0]_i_10_n_1\,
      S(2) => \icmp_ln899_12_reg_9196[0]_i_11_n_1\,
      S(1) => \icmp_ln899_12_reg_9196[0]_i_12_n_1\,
      S(0) => \icmp_ln899_12_reg_9196[0]_i_13_n_1\
    );
\icmp_ln899_12_reg_9196_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_12_reg_9196_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_12_reg_9196_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_12_reg_9196_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_12_reg_9196_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_12_reg_9196[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_12_reg_9196[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_12_reg_9196[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_12_reg_9196[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_12_reg_9196_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_12_reg_9196[0]_i_18_n_1\,
      S(2) => \icmp_ln899_12_reg_9196[0]_i_19_n_1\,
      S(1) => \icmp_ln899_12_reg_9196[0]_i_20_n_1\,
      S(0) => \icmp_ln899_12_reg_9196[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000011111045451440445504455554510140",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CADAC723F2B543E69B46CC982351E81F32C710DB423AE66CFA84320C1E291197",
      INIT_01 => X"E95FEC29F9C2D54F8D633353B8DD37A2B7EA4178E995E706DAEAC638E2AF0400",
      INIT_02 => X"EB571397F0DEEC951F2EE1C6D00B1449F45A50C9100426D50400FC01EAEB24FB",
      INIT_03 => X"7354D6C23B6AECAE26D2FA9FFC01E7511C23D1F673F90812E8AC317BF10BFDFA",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actocq_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actocq_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actocq_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actocq_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actocq_rom is
  signal \icmp_ln899_13_reg_9201[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_13_reg_9201_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_13_reg_9201_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_13_reg_9201_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_13_reg_9201_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_13_reg_9201_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_13_reg_9201_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_13_reg_9201_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_13_reg_9201_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_22_U/StreamingFCLayer_Batch_3_Matrix_Vector_Actocq_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_13_reg_9201[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_0_V_fu_6165_p2(15),
      O => \icmp_ln899_13_reg_9201[0]_i_10_n_1\
    );
\icmp_ln899_13_reg_9201[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_0_V_fu_6165_p2(13),
      O => \icmp_ln899_13_reg_9201[0]_i_11_n_1\
    );
\icmp_ln899_13_reg_9201[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_0_V_fu_6165_p2(11),
      O => \icmp_ln899_13_reg_9201[0]_i_12_n_1\
    );
\icmp_ln899_13_reg_9201[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_0_V_fu_6165_p2(9),
      O => \icmp_ln899_13_reg_9201[0]_i_13_n_1\
    );
\icmp_ln899_13_reg_9201[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => accu_0_0_V_fu_6165_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_13_reg_9201[0]_i_14_n_1\
    );
\icmp_ln899_13_reg_9201[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => accu_0_0_V_fu_6165_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_13_reg_9201[0]_i_15_n_1\
    );
\icmp_ln899_13_reg_9201[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => accu_0_0_V_fu_6165_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_13_reg_9201[0]_i_16_n_1\
    );
\icmp_ln899_13_reg_9201[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => accu_0_0_V_fu_6165_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_13_reg_9201[0]_i_17_n_1\
    );
\icmp_ln899_13_reg_9201[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_0_V_fu_6165_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_0_V_fu_6165_p2(7),
      O => \icmp_ln899_13_reg_9201[0]_i_18_n_1\
    );
\icmp_ln899_13_reg_9201[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_0_V_fu_6165_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_0_V_fu_6165_p2(5),
      O => \icmp_ln899_13_reg_9201[0]_i_19_n_1\
    );
\icmp_ln899_13_reg_9201[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_0_V_fu_6165_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_0_V_fu_6165_p2(3),
      O => \icmp_ln899_13_reg_9201[0]_i_20_n_1\
    );
\icmp_ln899_13_reg_9201[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_0_V_fu_6165_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_0_V_fu_6165_p2(1),
      O => \icmp_ln899_13_reg_9201[0]_i_21_n_1\
    );
\icmp_ln899_13_reg_9201[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_0_V_fu_6165_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_13_reg_9201[0]_i_3_n_1\
    );
\icmp_ln899_13_reg_9201[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_0_V_fu_6165_p2(16),
      O => \icmp_ln899_13_reg_9201[0]_i_4_n_1\
    );
\icmp_ln899_13_reg_9201[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_0_V_fu_6165_p2(14),
      I2 => accu_0_0_V_fu_6165_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_13_reg_9201[0]_i_6_n_1\
    );
\icmp_ln899_13_reg_9201[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_0_V_fu_6165_p2(12),
      I2 => accu_0_0_V_fu_6165_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_13_reg_9201[0]_i_7_n_1\
    );
\icmp_ln899_13_reg_9201[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_0_V_fu_6165_p2(10),
      I2 => accu_0_0_V_fu_6165_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_13_reg_9201[0]_i_8_n_1\
    );
\icmp_ln899_13_reg_9201[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_0_V_fu_6165_p2(8),
      I2 => accu_0_0_V_fu_6165_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_13_reg_9201[0]_i_9_n_1\
    );
\icmp_ln899_13_reg_9201_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_13_reg_9201_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_13_reg_9201_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_13_reg_9201[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_13_reg_9201_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_13_reg_9201[0]_i_4_n_1\
    );
\icmp_ln899_13_reg_9201_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_13_reg_9201_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_13_reg_9201_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_13_reg_9201_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_13_reg_9201_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_13_reg_9201_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_13_reg_9201[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_13_reg_9201[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_13_reg_9201[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_13_reg_9201[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_13_reg_9201_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_13_reg_9201[0]_i_10_n_1\,
      S(2) => \icmp_ln899_13_reg_9201[0]_i_11_n_1\,
      S(1) => \icmp_ln899_13_reg_9201[0]_i_12_n_1\,
      S(0) => \icmp_ln899_13_reg_9201[0]_i_13_n_1\
    );
\icmp_ln899_13_reg_9201_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_13_reg_9201_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_13_reg_9201_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_13_reg_9201_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_13_reg_9201_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_13_reg_9201[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_13_reg_9201[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_13_reg_9201[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_13_reg_9201[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_13_reg_9201_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_13_reg_9201[0]_i_18_n_1\,
      S(2) => \icmp_ln899_13_reg_9201[0]_i_19_n_1\,
      S(1) => \icmp_ln899_13_reg_9201[0]_i_20_n_1\,
      S(0) => \icmp_ln899_13_reg_9201[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000011111045451440445504455554510140",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D0A7C87FF337483F9EE9CF5A23BFE89434DB113E43A4E92EFB0C340B1E84125C",
      INIT_01 => X"EA90ED4CFAABD6BC8F9133E1BAD038ECB8C84572EA2EE772DB80C837E3760400",
      INIT_02 => X"EBDE148BF15CED771FCEE358D1BB1493F52051F6110B28BE0400FC01EB6525C8",
      INIT_03 => X"78FCD7A13C15ED872784FB4CFC01E8131CD7D2C07A8A08D0E9573257F205FEB0",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActpcA_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActpcA_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActpcA_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActpcA_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActpcA_rom is
  signal \icmp_ln899_14_reg_9206[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_14_reg_9206_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_14_reg_9206_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_14_reg_9206_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_14_reg_9206_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_14_reg_9206_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_14_reg_9206_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_14_reg_9206_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_14_reg_9206_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_13_U/StreamingFCLayer_Batch_3_Matrix_Vector_ActpcA_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_14_reg_9206[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_1_V_fu_6183_p2(15),
      O => \icmp_ln899_14_reg_9206[0]_i_10_n_1\
    );
\icmp_ln899_14_reg_9206[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_1_V_fu_6183_p2(13),
      O => \icmp_ln899_14_reg_9206[0]_i_11_n_1\
    );
\icmp_ln899_14_reg_9206[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_1_V_fu_6183_p2(11),
      O => \icmp_ln899_14_reg_9206[0]_i_12_n_1\
    );
\icmp_ln899_14_reg_9206[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_1_V_fu_6183_p2(9),
      O => \icmp_ln899_14_reg_9206[0]_i_13_n_1\
    );
\icmp_ln899_14_reg_9206[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => accu_0_1_V_fu_6183_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_14_reg_9206[0]_i_14_n_1\
    );
\icmp_ln899_14_reg_9206[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => accu_0_1_V_fu_6183_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_14_reg_9206[0]_i_15_n_1\
    );
\icmp_ln899_14_reg_9206[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => accu_0_1_V_fu_6183_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_14_reg_9206[0]_i_16_n_1\
    );
\icmp_ln899_14_reg_9206[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => accu_0_1_V_fu_6183_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_14_reg_9206[0]_i_17_n_1\
    );
\icmp_ln899_14_reg_9206[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_1_V_fu_6183_p2(7),
      O => \icmp_ln899_14_reg_9206[0]_i_18_n_1\
    );
\icmp_ln899_14_reg_9206[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_1_V_fu_6183_p2(5),
      O => \icmp_ln899_14_reg_9206[0]_i_19_n_1\
    );
\icmp_ln899_14_reg_9206[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_1_V_fu_6183_p2(3),
      O => \icmp_ln899_14_reg_9206[0]_i_20_n_1\
    );
\icmp_ln899_14_reg_9206[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_1_V_fu_6183_p2(1),
      O => \icmp_ln899_14_reg_9206[0]_i_21_n_1\
    );
\icmp_ln899_14_reg_9206[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_fu_6183_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_14_reg_9206[0]_i_3_n_1\
    );
\icmp_ln899_14_reg_9206[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_1_V_fu_6183_p2(16),
      O => \icmp_ln899_14_reg_9206[0]_i_4_n_1\
    );
\icmp_ln899_14_reg_9206[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => accu_0_1_V_fu_6183_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_14_reg_9206[0]_i_6_n_1\
    );
\icmp_ln899_14_reg_9206[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => accu_0_1_V_fu_6183_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_14_reg_9206[0]_i_7_n_1\
    );
\icmp_ln899_14_reg_9206[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => accu_0_1_V_fu_6183_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_14_reg_9206[0]_i_8_n_1\
    );
\icmp_ln899_14_reg_9206[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => accu_0_1_V_fu_6183_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_14_reg_9206[0]_i_9_n_1\
    );
\icmp_ln899_14_reg_9206_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_14_reg_9206_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_14_reg_9206_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_14_reg_9206[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_14_reg_9206_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_14_reg_9206[0]_i_4_n_1\
    );
\icmp_ln899_14_reg_9206_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_14_reg_9206_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_14_reg_9206_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_14_reg_9206_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_14_reg_9206_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_14_reg_9206_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_14_reg_9206[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_14_reg_9206[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_14_reg_9206[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_14_reg_9206[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_14_reg_9206_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_14_reg_9206[0]_i_10_n_1\,
      S(2) => \icmp_ln899_14_reg_9206[0]_i_11_n_1\,
      S(1) => \icmp_ln899_14_reg_9206[0]_i_12_n_1\,
      S(0) => \icmp_ln899_14_reg_9206[0]_i_13_n_1\
    );
\icmp_ln899_14_reg_9206_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_14_reg_9206_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_14_reg_9206_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_14_reg_9206_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_14_reg_9206_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_14_reg_9206[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_14_reg_9206[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_14_reg_9206[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_14_reg_9206[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_14_reg_9206_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_14_reg_9206[0]_i_18_n_1\,
      S(2) => \icmp_ln899_14_reg_9206[0]_i_19_n_1\,
      S(1) => \icmp_ln899_14_reg_9206[0]_i_20_n_1\,
      S(0) => \icmp_ln899_14_reg_9206[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000051151145455544100400515540405140",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F8922147638B1B13D25328C018C322FEBFF8F6571932D39CFF2613DF28ED1B80",
      INIT_01 => X"9FB948AAD7C217C94359437817FB0D97CA51A0BA0244ED24EC5BE71AD78BE8B3",
      INIT_02 => X"E1B60CAF95C0EA18E082F61F83F2F998DA34218ACA62364314D6D84D0D632532",
      INIT_03 => X"CAEC76BE11D5D75F1BEAD606E351D0033B9C266C1B6BD18699931A7CEDE6E8D8",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActqcK_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActqcK_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActqcK_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActqcK_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActqcK_rom is
  signal \icmp_ln899_15_reg_9211[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_15_reg_9211_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_15_reg_9211_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_15_reg_9211_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_15_reg_9211_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_15_reg_9211_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_15_reg_9211_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_15_reg_9211_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_15_reg_9211_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_12_U/StreamingFCLayer_Batch_3_Matrix_Vector_ActqcK_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_15_reg_9211[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_1_V_fu_6183_p2(15),
      O => \icmp_ln899_15_reg_9211[0]_i_10_n_1\
    );
\icmp_ln899_15_reg_9211[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_1_V_fu_6183_p2(13),
      O => \icmp_ln899_15_reg_9211[0]_i_11_n_1\
    );
\icmp_ln899_15_reg_9211[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_1_V_fu_6183_p2(11),
      O => \icmp_ln899_15_reg_9211[0]_i_12_n_1\
    );
\icmp_ln899_15_reg_9211[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_1_V_fu_6183_p2(9),
      O => \icmp_ln899_15_reg_9211[0]_i_13_n_1\
    );
\icmp_ln899_15_reg_9211[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => accu_0_1_V_fu_6183_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_15_reg_9211[0]_i_14_n_1\
    );
\icmp_ln899_15_reg_9211[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => accu_0_1_V_fu_6183_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_15_reg_9211[0]_i_15_n_1\
    );
\icmp_ln899_15_reg_9211[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => accu_0_1_V_fu_6183_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_15_reg_9211[0]_i_16_n_1\
    );
\icmp_ln899_15_reg_9211[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => accu_0_1_V_fu_6183_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_15_reg_9211[0]_i_17_n_1\
    );
\icmp_ln899_15_reg_9211[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_1_V_fu_6183_p2(7),
      O => \icmp_ln899_15_reg_9211[0]_i_18_n_1\
    );
\icmp_ln899_15_reg_9211[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_1_V_fu_6183_p2(5),
      O => \icmp_ln899_15_reg_9211[0]_i_19_n_1\
    );
\icmp_ln899_15_reg_9211[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_1_V_fu_6183_p2(3),
      O => \icmp_ln899_15_reg_9211[0]_i_20_n_1\
    );
\icmp_ln899_15_reg_9211[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_1_V_fu_6183_p2(1),
      O => \icmp_ln899_15_reg_9211[0]_i_21_n_1\
    );
\icmp_ln899_15_reg_9211[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_fu_6183_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_15_reg_9211[0]_i_3_n_1\
    );
\icmp_ln899_15_reg_9211[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_1_V_fu_6183_p2(16),
      O => \icmp_ln899_15_reg_9211[0]_i_4_n_1\
    );
\icmp_ln899_15_reg_9211[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => accu_0_1_V_fu_6183_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_15_reg_9211[0]_i_6_n_1\
    );
\icmp_ln899_15_reg_9211[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => accu_0_1_V_fu_6183_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_15_reg_9211[0]_i_7_n_1\
    );
\icmp_ln899_15_reg_9211[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => accu_0_1_V_fu_6183_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_15_reg_9211[0]_i_8_n_1\
    );
\icmp_ln899_15_reg_9211[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => accu_0_1_V_fu_6183_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_15_reg_9211[0]_i_9_n_1\
    );
\icmp_ln899_15_reg_9211_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_15_reg_9211_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_15_reg_9211_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_15_reg_9211[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_15_reg_9211_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_15_reg_9211[0]_i_4_n_1\
    );
\icmp_ln899_15_reg_9211_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_15_reg_9211_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_15_reg_9211_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_15_reg_9211_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_15_reg_9211_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_15_reg_9211_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_15_reg_9211[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_15_reg_9211[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_15_reg_9211[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_15_reg_9211[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_15_reg_9211_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_15_reg_9211[0]_i_10_n_1\,
      S(2) => \icmp_ln899_15_reg_9211[0]_i_11_n_1\,
      S(1) => \icmp_ln899_15_reg_9211[0]_i_12_n_1\,
      S(0) => \icmp_ln899_15_reg_9211[0]_i_13_n_1\
    );
\icmp_ln899_15_reg_9211_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_15_reg_9211_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_15_reg_9211_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_15_reg_9211_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_15_reg_9211_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_15_reg_9211[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_15_reg_9211[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_15_reg_9211[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_15_reg_9211[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_15_reg_9211_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_15_reg_9211[0]_i_18_n_1\,
      S(2) => \icmp_ln899_15_reg_9211[0]_i_19_n_1\,
      S(1) => \icmp_ln899_15_reg_9211[0]_i_20_n_1\,
      S(0) => \icmp_ln899_15_reg_9211[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000051151145455544100400515540405100",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F8E0218265261BEFD3433421194A23AAC1EDF6E71975D4140014152D295D1C64",
      INIT_01 => X"AE78498CD8B21B1F44345525184F0E83CB87A2C80335ED9AED01E7ECD877E9B3",
      INIT_02 => X"E2680D3498C9EA62E0F2F703860BFA20DB0021D4CBA536DF198ED8FA0DA02815",
      INIT_03 => X"CD5B799C1479D8511D03D769E41AD29541292E9C1BC6D2AE9C1920A5EE5CE9E4",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActrcU_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    nf_assign_fu_1894 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActrcU_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActrcU_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActrcU_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActrcU_rom is
  signal \icmp_ln899_16_reg_9216[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_16_reg_9216_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_16_reg_9216_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_16_reg_9216_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_16_reg_9216_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_16_reg_9216_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_16_reg_9216_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_16_reg_9216_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_16_reg_9216_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_7_U/StreamingFCLayer_Batch_3_Matrix_Vector_ActrcU_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_16_reg_9216[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_1_V_fu_6183_p2(15),
      O => \icmp_ln899_16_reg_9216[0]_i_10_n_1\
    );
\icmp_ln899_16_reg_9216[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_1_V_fu_6183_p2(13),
      O => \icmp_ln899_16_reg_9216[0]_i_11_n_1\
    );
\icmp_ln899_16_reg_9216[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_1_V_fu_6183_p2(11),
      O => \icmp_ln899_16_reg_9216[0]_i_12_n_1\
    );
\icmp_ln899_16_reg_9216[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_1_V_fu_6183_p2(9),
      O => \icmp_ln899_16_reg_9216[0]_i_13_n_1\
    );
\icmp_ln899_16_reg_9216[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => accu_0_1_V_fu_6183_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_16_reg_9216[0]_i_14_n_1\
    );
\icmp_ln899_16_reg_9216[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => accu_0_1_V_fu_6183_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_16_reg_9216[0]_i_15_n_1\
    );
\icmp_ln899_16_reg_9216[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => accu_0_1_V_fu_6183_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_16_reg_9216[0]_i_16_n_1\
    );
\icmp_ln899_16_reg_9216[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => accu_0_1_V_fu_6183_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_16_reg_9216[0]_i_17_n_1\
    );
\icmp_ln899_16_reg_9216[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_1_V_fu_6183_p2(7),
      O => \icmp_ln899_16_reg_9216[0]_i_18_n_1\
    );
\icmp_ln899_16_reg_9216[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_1_V_fu_6183_p2(5),
      O => \icmp_ln899_16_reg_9216[0]_i_19_n_1\
    );
\icmp_ln899_16_reg_9216[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_1_V_fu_6183_p2(3),
      O => \icmp_ln899_16_reg_9216[0]_i_20_n_1\
    );
\icmp_ln899_16_reg_9216[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_1_V_fu_6183_p2(1),
      O => \icmp_ln899_16_reg_9216[0]_i_21_n_1\
    );
\icmp_ln899_16_reg_9216[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_fu_6183_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_16_reg_9216[0]_i_3_n_1\
    );
\icmp_ln899_16_reg_9216[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_1_V_fu_6183_p2(16),
      O => \icmp_ln899_16_reg_9216[0]_i_4_n_1\
    );
\icmp_ln899_16_reg_9216[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => accu_0_1_V_fu_6183_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_16_reg_9216[0]_i_6_n_1\
    );
\icmp_ln899_16_reg_9216[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => accu_0_1_V_fu_6183_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_16_reg_9216[0]_i_7_n_1\
    );
\icmp_ln899_16_reg_9216[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => accu_0_1_V_fu_6183_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_16_reg_9216[0]_i_8_n_1\
    );
\icmp_ln899_16_reg_9216[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => accu_0_1_V_fu_6183_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_16_reg_9216[0]_i_9_n_1\
    );
\icmp_ln899_16_reg_9216_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_16_reg_9216_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_16_reg_9216_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_16_reg_9216[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_16_reg_9216_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_16_reg_9216[0]_i_4_n_1\
    );
\icmp_ln899_16_reg_9216_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_16_reg_9216_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_16_reg_9216_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_16_reg_9216_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_16_reg_9216_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_16_reg_9216_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_16_reg_9216[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_16_reg_9216[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_16_reg_9216[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_16_reg_9216[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_16_reg_9216_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_16_reg_9216[0]_i_10_n_1\,
      S(2) => \icmp_ln899_16_reg_9216[0]_i_11_n_1\,
      S(1) => \icmp_ln899_16_reg_9216[0]_i_12_n_1\,
      S(0) => \icmp_ln899_16_reg_9216[0]_i_13_n_1\
    );
\icmp_ln899_16_reg_9216_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_16_reg_9216_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_16_reg_9216_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_16_reg_9216_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_16_reg_9216_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_16_reg_9216[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_16_reg_9216[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_16_reg_9216[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_16_reg_9216[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_16_reg_9216_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_16_reg_9216[0]_i_18_n_1\,
      S(2) => \icmp_ln899_16_reg_9216[0]_i_19_n_1\,
      S(1) => \icmp_ln899_16_reg_9216[0]_i_20_n_1\,
      S(0) => \icmp_ln899_16_reg_9216[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000051151145455544100400515540405100",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F92E21BD66C11CCBD4323F8119D12455C3E1F77719B8D48C0103167B29CE1D48",
      INIT_01 => X"BD374A6ED9A31E76451066D118A30F6ECCBDA4D60425EE10EDA6E8BED964EAB4",
      INIT_02 => X"E31B0DB99BD1EAACE162F7E68824FAA7DBCC221FCCE8377C1E47D9A80DDE2AF9",
      INIT_03 => X"CFCB7C7A171CD9431E1DD8CDE4E2D52746B536CD1C20D3D59E9F26CFEED2EAF0",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => nf_assign_fu_1894(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actsc4_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    nf_assign_fu_1894 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actsc4_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actsc4_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actsc4_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actsc4_rom is
  signal \icmp_ln899_17_reg_9221[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_17_reg_9221_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_17_reg_9221_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_17_reg_9221_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_17_reg_9221_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_17_reg_9221_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_17_reg_9221_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_17_reg_9221_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_17_reg_9221_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_6_U/StreamingFCLayer_Batch_3_Matrix_Vector_Actsc4_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_17_reg_9221[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_1_V_fu_6183_p2(15),
      O => \icmp_ln899_17_reg_9221[0]_i_10_n_1\
    );
\icmp_ln899_17_reg_9221[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_1_V_fu_6183_p2(13),
      O => \icmp_ln899_17_reg_9221[0]_i_11_n_1\
    );
\icmp_ln899_17_reg_9221[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_1_V_fu_6183_p2(11),
      O => \icmp_ln899_17_reg_9221[0]_i_12_n_1\
    );
\icmp_ln899_17_reg_9221[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_1_V_fu_6183_p2(9),
      O => \icmp_ln899_17_reg_9221[0]_i_13_n_1\
    );
\icmp_ln899_17_reg_9221[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => accu_0_1_V_fu_6183_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_17_reg_9221[0]_i_14_n_1\
    );
\icmp_ln899_17_reg_9221[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => accu_0_1_V_fu_6183_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_17_reg_9221[0]_i_15_n_1\
    );
\icmp_ln899_17_reg_9221[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => accu_0_1_V_fu_6183_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_17_reg_9221[0]_i_16_n_1\
    );
\icmp_ln899_17_reg_9221[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => accu_0_1_V_fu_6183_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_17_reg_9221[0]_i_17_n_1\
    );
\icmp_ln899_17_reg_9221[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_1_V_fu_6183_p2(7),
      O => \icmp_ln899_17_reg_9221[0]_i_18_n_1\
    );
\icmp_ln899_17_reg_9221[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_1_V_fu_6183_p2(5),
      O => \icmp_ln899_17_reg_9221[0]_i_19_n_1\
    );
\icmp_ln899_17_reg_9221[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_1_V_fu_6183_p2(3),
      O => \icmp_ln899_17_reg_9221[0]_i_20_n_1\
    );
\icmp_ln899_17_reg_9221[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_1_V_fu_6183_p2(1),
      O => \icmp_ln899_17_reg_9221[0]_i_21_n_1\
    );
\icmp_ln899_17_reg_9221[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_fu_6183_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_17_reg_9221[0]_i_3_n_1\
    );
\icmp_ln899_17_reg_9221[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_1_V_fu_6183_p2(16),
      O => \icmp_ln899_17_reg_9221[0]_i_4_n_1\
    );
\icmp_ln899_17_reg_9221[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => accu_0_1_V_fu_6183_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_17_reg_9221[0]_i_6_n_1\
    );
\icmp_ln899_17_reg_9221[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => accu_0_1_V_fu_6183_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_17_reg_9221[0]_i_7_n_1\
    );
\icmp_ln899_17_reg_9221[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => accu_0_1_V_fu_6183_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_17_reg_9221[0]_i_8_n_1\
    );
\icmp_ln899_17_reg_9221[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => accu_0_1_V_fu_6183_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_17_reg_9221[0]_i_9_n_1\
    );
\icmp_ln899_17_reg_9221_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_17_reg_9221_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_17_reg_9221_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_17_reg_9221[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_17_reg_9221_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_17_reg_9221[0]_i_4_n_1\
    );
\icmp_ln899_17_reg_9221_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_17_reg_9221_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_17_reg_9221_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_17_reg_9221_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_17_reg_9221_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_17_reg_9221_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_17_reg_9221[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_17_reg_9221[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_17_reg_9221[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_17_reg_9221[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_17_reg_9221_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_17_reg_9221[0]_i_10_n_1\,
      S(2) => \icmp_ln899_17_reg_9221[0]_i_11_n_1\,
      S(1) => \icmp_ln899_17_reg_9221[0]_i_12_n_1\,
      S(0) => \icmp_ln899_17_reg_9221[0]_i_13_n_1\
    );
\icmp_ln899_17_reg_9221_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_17_reg_9221_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_17_reg_9221_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_17_reg_9221_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_17_reg_9221_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_17_reg_9221[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_17_reg_9221[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_17_reg_9221[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_17_reg_9221[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_17_reg_9221_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_17_reg_9221[0]_i_18_n_1\,
      S(2) => \icmp_ln899_17_reg_9221[0]_i_19_n_1\,
      S(1) => \icmp_ln899_17_reg_9221[0]_i_20_n_1\,
      S(0) => \icmp_ln899_17_reg_9221[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000051151145455544100400515540405100",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F97C21F8685D1DA7D5214AE11A592501C5D6F80719FCD50301F217C92A3E1E2C",
      INIT_01 => X"CBF64B50DA9421CC45EC787D18F61059CDF4A6E50516EE85EE4CE990DA50EBB4",
      INIT_02 => X"E3CD0E3E9ED9EAF7E1D1F8CA8A3CFB2EDC982269CE2C381822FFDA550E1B2DDD",
      INIT_03 => X"D23B7F5719C0DA341F37DA30E5ABD7B84C423EFE1C7BD4FCA1252CF9EF48EBFC",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => nf_assign_fu_1894(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acttde_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    nf_assign_fu_1894 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acttde_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Acttde_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acttde_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acttde_rom is
  signal \icmp_ln899_18_reg_9226[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_18_reg_9226_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_18_reg_9226_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_18_reg_9226_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_18_reg_9226_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_18_reg_9226_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_18_reg_9226_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_18_reg_9226_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_18_reg_9226_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_5_U/StreamingFCLayer_Batch_3_Matrix_Vector_Acttde_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_18_reg_9226[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_1_V_fu_6183_p2(15),
      O => \icmp_ln899_18_reg_9226[0]_i_10_n_1\
    );
\icmp_ln899_18_reg_9226[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_1_V_fu_6183_p2(13),
      O => \icmp_ln899_18_reg_9226[0]_i_11_n_1\
    );
\icmp_ln899_18_reg_9226[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_1_V_fu_6183_p2(11),
      O => \icmp_ln899_18_reg_9226[0]_i_12_n_1\
    );
\icmp_ln899_18_reg_9226[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_1_V_fu_6183_p2(9),
      O => \icmp_ln899_18_reg_9226[0]_i_13_n_1\
    );
\icmp_ln899_18_reg_9226[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => accu_0_1_V_fu_6183_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_18_reg_9226[0]_i_14_n_1\
    );
\icmp_ln899_18_reg_9226[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => accu_0_1_V_fu_6183_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_18_reg_9226[0]_i_15_n_1\
    );
\icmp_ln899_18_reg_9226[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => accu_0_1_V_fu_6183_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_18_reg_9226[0]_i_16_n_1\
    );
\icmp_ln899_18_reg_9226[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => accu_0_1_V_fu_6183_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_18_reg_9226[0]_i_17_n_1\
    );
\icmp_ln899_18_reg_9226[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_1_V_fu_6183_p2(7),
      O => \icmp_ln899_18_reg_9226[0]_i_18_n_1\
    );
\icmp_ln899_18_reg_9226[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_1_V_fu_6183_p2(5),
      O => \icmp_ln899_18_reg_9226[0]_i_19_n_1\
    );
\icmp_ln899_18_reg_9226[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_1_V_fu_6183_p2(3),
      O => \icmp_ln899_18_reg_9226[0]_i_20_n_1\
    );
\icmp_ln899_18_reg_9226[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_1_V_fu_6183_p2(1),
      O => \icmp_ln899_18_reg_9226[0]_i_21_n_1\
    );
\icmp_ln899_18_reg_9226[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_fu_6183_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_18_reg_9226[0]_i_3_n_1\
    );
\icmp_ln899_18_reg_9226[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_1_V_fu_6183_p2(16),
      O => \icmp_ln899_18_reg_9226[0]_i_4_n_1\
    );
\icmp_ln899_18_reg_9226[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => accu_0_1_V_fu_6183_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_18_reg_9226[0]_i_6_n_1\
    );
\icmp_ln899_18_reg_9226[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => accu_0_1_V_fu_6183_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_18_reg_9226[0]_i_7_n_1\
    );
\icmp_ln899_18_reg_9226[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => accu_0_1_V_fu_6183_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_18_reg_9226[0]_i_8_n_1\
    );
\icmp_ln899_18_reg_9226[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => accu_0_1_V_fu_6183_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_18_reg_9226[0]_i_9_n_1\
    );
\icmp_ln899_18_reg_9226_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_18_reg_9226_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_18_reg_9226_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_18_reg_9226[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_18_reg_9226_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_18_reg_9226[0]_i_4_n_1\
    );
\icmp_ln899_18_reg_9226_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_18_reg_9226_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_18_reg_9226_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_18_reg_9226_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_18_reg_9226_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_18_reg_9226_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_18_reg_9226[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_18_reg_9226[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_18_reg_9226[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_18_reg_9226[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_18_reg_9226_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_18_reg_9226[0]_i_10_n_1\,
      S(2) => \icmp_ln899_18_reg_9226[0]_i_11_n_1\,
      S(1) => \icmp_ln899_18_reg_9226[0]_i_12_n_1\,
      S(0) => \icmp_ln899_18_reg_9226[0]_i_13_n_1\
    );
\icmp_ln899_18_reg_9226_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_18_reg_9226_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_18_reg_9226_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_18_reg_9226_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_18_reg_9226_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_18_reg_9226[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_18_reg_9226[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_18_reg_9226[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_18_reg_9226[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_18_reg_9226_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_18_reg_9226[0]_i_18_n_1\,
      S(2) => \icmp_ln899_18_reg_9226[0]_i_19_n_1\,
      S(1) => \icmp_ln899_18_reg_9226[0]_i_20_n_1\,
      S(0) => \icmp_ln899_18_reg_9226[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000051151145455544100400515540405100",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F9CA223369F81E82D61056421AE025ADC7CAF8971A3FD57B02E019172AAE1F10",
      INIT_01 => X"DAB44C32DB84252346C88A2A194A1145CF2AA8F30606EEFBEEF2EA62DB3DECB4",
      INIT_02 => X"E47F0EC3A1E1EB41E241F9AE8C55FBB6DD6422B3CF6F38B427B7DB020E5830C0",
      INIT_03 => X"D4AB82351C64DB262050DB93E673DA4A51CE472E1CD6D624A3AB3323EFBEED08",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => nf_assign_fu_1894(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actudo_rom is
  port (
    threshs_m_thresholds_10_ce0 : out STD_LOGIC;
    \odata_reg[16]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \nf_assign_fu_1894_reg[10]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    i_0_reg_2281_reg_8_sp_1 : out STD_LOGIC;
    \nf_assign_fu_1894_reg[12]\ : out STD_LOGIC;
    \nf_assign_fu_1894_reg[31]\ : out STD_LOGIC;
    \nf_assign_fu_1894_reg[0]\ : out STD_LOGIC;
    \nf_assign_fu_1894_reg[20]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    nf_assign_fu_1894 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    nf_fu_6108_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    q0_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    i_0_reg_2281_reg : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]\ : in STD_LOGIC;
    icmp_ln289_reg_8972_pp0_iter2_reg : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln289_reg_8972 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actudo_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actudo_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actudo_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actudo_rom is
  signal ap_enable_reg_pp0_iter0_i_4_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_5_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_6_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_7_n_1 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter3_reg\ : STD_LOGIC;
  signal i_0_reg_2281_reg_8_sn_1 : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_29_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_30_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_31_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_32_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_33_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_34_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_35_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_36_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_37_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_38_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_39_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_40_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_41_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_42_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_43_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_44_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_45_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_19_reg_9231_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^nf_assign_fu_1894_reg[0]\ : STD_LOGIC;
  signal \^nf_assign_fu_1894_reg[10]\ : STD_LOGIC;
  signal \^nf_assign_fu_1894_reg[12]\ : STD_LOGIC;
  signal \^nf_assign_fu_1894_reg[20]\ : STD_LOGIC;
  signal \^nf_assign_fu_1894_reg[31]\ : STD_LOGIC;
  signal \^odata_reg[16]\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^threshs_m_thresholds_10_ce0\ : STD_LOGIC;
  signal \NLW_icmp_ln899_19_reg_9231_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_19_reg_9231_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_19_reg_9231_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_19_reg_9231_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln289_reg_8972[0]_i_12\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \icmp_ln289_reg_8972[0]_i_32\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \icmp_ln289_reg_8972[0]_i_40\ : label is "soft_lutpair1";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_19_reg_9231_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_19_reg_9231_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_19_reg_9231_reg[0]_i_5\ : label is 11;
  attribute SOFT_HLUTNM of \nf_assign_fu_1894[6]_i_3\ : label is "soft_lutpair0";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_4_U/StreamingFCLayer_Batch_3_Matrix_Vector_Actudo_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
  ap_enable_reg_pp0_iter0_reg <= \^ap_enable_reg_pp0_iter0_reg\;
  ap_enable_reg_pp0_iter3_reg <= \^ap_enable_reg_pp0_iter3_reg\;
  i_0_reg_2281_reg_8_sp_1 <= i_0_reg_2281_reg_8_sn_1;
  \nf_assign_fu_1894_reg[0]\ <= \^nf_assign_fu_1894_reg[0]\;
  \nf_assign_fu_1894_reg[10]\ <= \^nf_assign_fu_1894_reg[10]\;
  \nf_assign_fu_1894_reg[12]\ <= \^nf_assign_fu_1894_reg[12]\;
  \nf_assign_fu_1894_reg[20]\ <= \^nf_assign_fu_1894_reg[20]\;
  \nf_assign_fu_1894_reg[31]\ <= \^nf_assign_fu_1894_reg[31]\;
  \odata_reg[16]\ <= \^odata_reg[16]\;
  threshs_m_thresholds_10_ce0 <= \^threshs_m_thresholds_10_ce0\;
ap_enable_reg_pp0_iter0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_i_4_n_1,
      I1 => ap_enable_reg_pp0_iter0_i_5_n_1,
      I2 => ap_enable_reg_pp0_iter0_i_6_n_1,
      I3 => i_0_reg_2281_reg(8),
      I4 => i_0_reg_2281_reg(3),
      I5 => i_0_reg_2281_reg(5),
      O => i_0_reg_2281_reg_8_sn_1
    );
ap_enable_reg_pp0_iter0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => i_0_reg_2281_reg(0),
      I1 => i_0_reg_2281_reg(10),
      I2 => i_0_reg_2281_reg(17),
      I3 => i_0_reg_2281_reg(13),
      I4 => i_0_reg_2281_reg(15),
      I5 => i_0_reg_2281_reg(9),
      O => ap_enable_reg_pp0_iter0_i_4_n_1
    );
ap_enable_reg_pp0_iter0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => i_0_reg_2281_reg(6),
      I1 => i_0_reg_2281_reg(2),
      I2 => i_0_reg_2281_reg(16),
      I3 => i_0_reg_2281_reg(1),
      I4 => ap_enable_reg_pp0_iter0_i_7_n_1,
      O => ap_enable_reg_pp0_iter0_i_5_n_1
    );
ap_enable_reg_pp0_iter0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => i_0_reg_2281_reg(4),
      I1 => i_0_reg_2281_reg(11),
      I2 => i_0_reg_2281_reg(18),
      I3 => i_0_reg_2281_reg(7),
      O => ap_enable_reg_pp0_iter0_i_6_n_1
    );
ap_enable_reg_pp0_iter0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => i_0_reg_2281_reg(19),
      I1 => i_0_reg_2281_reg(14),
      I2 => i_0_reg_2281_reg(20),
      I3 => i_0_reg_2281_reg(12),
      O => ap_enable_reg_pp0_iter0_i_7_n_1
    );
\icmp_ln289_reg_8972[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFB"
    )
        port map (
      I0 => \icmp_ln289_reg_8972[0]_i_29_n_1\,
      I1 => \icmp_ln289_reg_8972[0]_i_30_n_1\,
      I2 => nf_assign_fu_1894(10),
      I3 => nf_assign_fu_1894(9),
      I4 => nf_assign_fu_1894(11),
      I5 => \icmp_ln289_reg_8972[0]_i_16_n_1\,
      O => \icmp_ln289_reg_8972[0]_i_11_n_1\
    );
\icmp_ln289_reg_8972[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => nf_fu_6108_p2(18),
      I1 => nf_fu_6108_p2(26),
      I2 => nf_fu_6108_p2(17),
      I3 => nf_fu_6108_p2(11),
      I4 => \^nf_assign_fu_1894_reg[20]\,
      O => \icmp_ln289_reg_8972[0]_i_12_n_1\
    );
\icmp_ln289_reg_8972[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \^nf_assign_fu_1894_reg[0]\,
      I1 => \icmp_ln289_reg_8972[0]_i_31_n_1\,
      I2 => \icmp_ln289_reg_8972[0]_i_32_n_1\,
      I3 => \icmp_ln289_reg_8972[0]_i_33_n_1\,
      I4 => \icmp_ln289_reg_8972[0]_i_34_n_1\,
      I5 => \^nf_assign_fu_1894_reg[31]\,
      O => \icmp_ln289_reg_8972[0]_i_13_n_1\
    );
\icmp_ln289_reg_8972[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => \icmp_ln289_reg_8972[0]_i_16_n_1\,
      I1 => \icmp_ln289_reg_8972[0]_i_35_n_1\,
      I2 => \icmp_ln289_reg_8972[0]_i_36_n_1\,
      I3 => \icmp_ln289_reg_8972[0]_i_37_n_1\,
      I4 => \icmp_ln289_reg_8972[0]_i_38_n_1\,
      I5 => \icmp_ln289_reg_8972[0]_i_39_n_1\,
      O => \icmp_ln289_reg_8972[0]_i_14_n_1\
    );
\icmp_ln289_reg_8972[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^nf_assign_fu_1894_reg[12]\,
      I1 => \icmp_ln289_reg_8972[0]_i_40_n_1\,
      I2 => \icmp_ln289_reg_8972[0]_i_34_n_1\,
      I3 => \^nf_assign_fu_1894_reg[31]\,
      I4 => \^nf_assign_fu_1894_reg[0]\,
      I5 => \icmp_ln289_reg_8972[0]_i_31_n_1\,
      O => \icmp_ln289_reg_8972[0]_i_15_n_1\
    );
\icmp_ln289_reg_8972[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln289_reg_8972,
      I1 => q0_reg_0,
      I2 => Q(0),
      O => \icmp_ln289_reg_8972[0]_i_16_n_1\
    );
\icmp_ln289_reg_8972[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln289_reg_8972[0]_i_41_n_1\,
      I1 => \icmp_ln289_reg_8972[0]_i_42_n_1\,
      I2 => nf_assign_fu_1894(18),
      I3 => nf_assign_fu_1894(12),
      I4 => nf_assign_fu_1894(2),
      I5 => nf_assign_fu_1894(8),
      O => \icmp_ln289_reg_8972[0]_i_29_n_1\
    );
\icmp_ln289_reg_8972[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]\,
      I1 => icmp_ln289_reg_8972_pp0_iter2_reg,
      I2 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_0\(0),
      I3 => ap_rst_n,
      I4 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_1\(0),
      O => \^ap_enable_reg_pp0_iter3_reg\
    );
\icmp_ln289_reg_8972[0]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => nf_assign_fu_1894(1),
      I1 => nf_assign_fu_1894(5),
      I2 => nf_assign_fu_1894(26),
      I3 => nf_assign_fu_1894(0),
      I4 => \icmp_ln289_reg_8972[0]_i_43_n_1\,
      O => \icmp_ln289_reg_8972[0]_i_30_n_1\
    );
\icmp_ln289_reg_8972[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_6108_p2(12),
      I1 => nf_fu_6108_p2(13),
      I2 => nf_fu_6108_p2(0),
      I3 => nf_fu_6108_p2(1),
      O => \icmp_ln289_reg_8972[0]_i_31_n_1\
    );
\icmp_ln289_reg_8972[0]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => nf_fu_6108_p2(7),
      I1 => nf_fu_6108_p2(22),
      I2 => nf_fu_6108_p2(5),
      O => \icmp_ln289_reg_8972[0]_i_32_n_1\
    );
\icmp_ln289_reg_8972[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_6108_p2(20),
      I1 => nf_fu_6108_p2(21),
      I2 => nf_fu_6108_p2(28),
      I3 => nf_fu_6108_p2(29),
      O => \icmp_ln289_reg_8972[0]_i_33_n_1\
    );
\icmp_ln289_reg_8972[0]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => nf_fu_6108_p2(25),
      I1 => nf_fu_6108_p2(27),
      I2 => nf_fu_6108_p2(24),
      O => \icmp_ln289_reg_8972[0]_i_34_n_1\
    );
\icmp_ln289_reg_8972[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => nf_assign_fu_1894(15),
      I1 => nf_assign_fu_1894(16),
      I2 => nf_assign_fu_1894(17),
      O => \icmp_ln289_reg_8972[0]_i_35_n_1\
    );
\icmp_ln289_reg_8972[0]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => nf_fu_6108_p2(14),
      I1 => nf_fu_6108_p2(15),
      I2 => nf_fu_6108_p2(16),
      O => \icmp_ln289_reg_8972[0]_i_36_n_1\
    );
\icmp_ln289_reg_8972[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => Q(0),
      I1 => q0_reg_0,
      I2 => icmp_ln289_reg_8972,
      I3 => nf_assign_fu_1894(11),
      I4 => nf_assign_fu_1894(9),
      I5 => nf_assign_fu_1894(10),
      O => \icmp_ln289_reg_8972[0]_i_37_n_1\
    );
\icmp_ln289_reg_8972[0]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => nf_fu_6108_p2(8),
      I1 => nf_fu_6108_p2(9),
      I2 => nf_fu_6108_p2(10),
      O => \icmp_ln289_reg_8972[0]_i_38_n_1\
    );
\icmp_ln289_reg_8972[0]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEE0"
    )
        port map (
      I0 => \icmp_ln289_reg_8972[0]_i_44_n_1\,
      I1 => \icmp_ln289_reg_8972[0]_i_16_n_1\,
      I2 => nf_fu_6108_p2(21),
      I3 => nf_fu_6108_p2(20),
      I4 => nf_fu_6108_p2(22),
      O => \icmp_ln289_reg_8972[0]_i_39_n_1\
    );
\icmp_ln289_reg_8972[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFBFBFBAAFBAA"
    )
        port map (
      I0 => \icmp_ln289_reg_8972[0]_i_11_n_1\,
      I1 => \icmp_ln289_reg_8972[0]_i_12_n_1\,
      I2 => \icmp_ln289_reg_8972[0]_i_13_n_1\,
      I3 => \icmp_ln289_reg_8972[0]_i_14_n_1\,
      I4 => \icmp_ln289_reg_8972[0]_i_15_n_1\,
      I5 => \icmp_ln289_reg_8972[0]_i_16_n_1\,
      O => \^nf_assign_fu_1894_reg[10]\
    );
\icmp_ln289_reg_8972[0]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => nf_fu_6108_p2(7),
      I1 => nf_fu_6108_p2(5),
      I2 => nf_fu_6108_p2(28),
      I3 => nf_fu_6108_p2(29),
      O => \icmp_ln289_reg_8972[0]_i_40_n_1\
    );
\icmp_ln289_reg_8972[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln289_reg_8972[0]_i_45_n_1\,
      I1 => nf_assign_fu_1894(7),
      I2 => nf_assign_fu_1894(13),
      I3 => nf_assign_fu_1894(14),
      I4 => nf_assign_fu_1894(25),
      I5 => \icmp_ln289_reg_8972[0]_i_44_n_1\,
      O => \icmp_ln289_reg_8972[0]_i_41_n_1\
    );
\icmp_ln289_reg_8972[0]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_assign_fu_1894(28),
      I1 => nf_assign_fu_1894(29),
      I2 => nf_assign_fu_1894(31),
      I3 => nf_assign_fu_1894(3),
      O => \icmp_ln289_reg_8972[0]_i_42_n_1\
    );
\icmp_ln289_reg_8972[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_assign_fu_1894(20),
      I1 => nf_assign_fu_1894(27),
      I2 => nf_assign_fu_1894(30),
      I3 => nf_assign_fu_1894(6),
      O => \icmp_ln289_reg_8972[0]_i_43_n_1\
    );
\icmp_ln289_reg_8972[0]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => nf_assign_fu_1894(21),
      I1 => nf_assign_fu_1894(22),
      I2 => nf_assign_fu_1894(23),
      O => \icmp_ln289_reg_8972[0]_i_44_n_1\
    );
\icmp_ln289_reg_8972[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => nf_assign_fu_1894(17),
      I1 => nf_assign_fu_1894(16),
      I2 => nf_assign_fu_1894(15),
      I3 => nf_assign_fu_1894(4),
      I4 => nf_assign_fu_1894(19),
      I5 => nf_assign_fu_1894(24),
      O => \icmp_ln289_reg_8972[0]_i_45_n_1\
    );
\icmp_ln289_reg_8972[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => i_0_reg_2281_reg_8_sn_1,
      I1 => ap_enable_reg_pp0_iter0,
      O => \^ap_enable_reg_pp0_iter0_reg\
    );
\icmp_ln899_19_reg_9231[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_1_V_fu_6183_p2(15),
      O => \icmp_ln899_19_reg_9231[0]_i_10_n_1\
    );
\icmp_ln899_19_reg_9231[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_1_V_fu_6183_p2(13),
      O => \icmp_ln899_19_reg_9231[0]_i_11_n_1\
    );
\icmp_ln899_19_reg_9231[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_1_V_fu_6183_p2(11),
      O => \icmp_ln899_19_reg_9231[0]_i_12_n_1\
    );
\icmp_ln899_19_reg_9231[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_1_V_fu_6183_p2(9),
      O => \icmp_ln899_19_reg_9231[0]_i_13_n_1\
    );
\icmp_ln899_19_reg_9231[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => accu_0_1_V_fu_6183_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_19_reg_9231[0]_i_14_n_1\
    );
\icmp_ln899_19_reg_9231[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => accu_0_1_V_fu_6183_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_19_reg_9231[0]_i_15_n_1\
    );
\icmp_ln899_19_reg_9231[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => accu_0_1_V_fu_6183_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_19_reg_9231[0]_i_16_n_1\
    );
\icmp_ln899_19_reg_9231[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => accu_0_1_V_fu_6183_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_19_reg_9231[0]_i_17_n_1\
    );
\icmp_ln899_19_reg_9231[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_1_V_fu_6183_p2(7),
      O => \icmp_ln899_19_reg_9231[0]_i_18_n_1\
    );
\icmp_ln899_19_reg_9231[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_1_V_fu_6183_p2(5),
      O => \icmp_ln899_19_reg_9231[0]_i_19_n_1\
    );
\icmp_ln899_19_reg_9231[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_1_V_fu_6183_p2(3),
      O => \icmp_ln899_19_reg_9231[0]_i_20_n_1\
    );
\icmp_ln899_19_reg_9231[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_1_V_fu_6183_p2(1),
      O => \icmp_ln899_19_reg_9231[0]_i_21_n_1\
    );
\icmp_ln899_19_reg_9231[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_fu_6183_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_19_reg_9231[0]_i_3_n_1\
    );
\icmp_ln899_19_reg_9231[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_1_V_fu_6183_p2(16),
      O => \icmp_ln899_19_reg_9231[0]_i_4_n_1\
    );
\icmp_ln899_19_reg_9231[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => accu_0_1_V_fu_6183_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_19_reg_9231[0]_i_6_n_1\
    );
\icmp_ln899_19_reg_9231[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => accu_0_1_V_fu_6183_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_19_reg_9231[0]_i_7_n_1\
    );
\icmp_ln899_19_reg_9231[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => accu_0_1_V_fu_6183_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_19_reg_9231[0]_i_8_n_1\
    );
\icmp_ln899_19_reg_9231[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => accu_0_1_V_fu_6183_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_19_reg_9231[0]_i_9_n_1\
    );
\icmp_ln899_19_reg_9231_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_19_reg_9231_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_19_reg_9231_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_19_reg_9231[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_19_reg_9231_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_19_reg_9231[0]_i_4_n_1\
    );
\icmp_ln899_19_reg_9231_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_19_reg_9231_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_19_reg_9231_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_19_reg_9231_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_19_reg_9231_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_19_reg_9231_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_19_reg_9231[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_19_reg_9231[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_19_reg_9231[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_19_reg_9231[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_19_reg_9231_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_19_reg_9231[0]_i_10_n_1\,
      S(2) => \icmp_ln899_19_reg_9231[0]_i_11_n_1\,
      S(1) => \icmp_ln899_19_reg_9231[0]_i_12_n_1\,
      S(0) => \icmp_ln899_19_reg_9231[0]_i_13_n_1\
    );
\icmp_ln899_19_reg_9231_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_19_reg_9231_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_19_reg_9231_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_19_reg_9231_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_19_reg_9231_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_19_reg_9231[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_19_reg_9231[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_19_reg_9231[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_19_reg_9231[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_19_reg_9231_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_19_reg_9231[0]_i_18_n_1\,
      S(2) => \icmp_ln899_19_reg_9231[0]_i_19_n_1\,
      S(1) => \icmp_ln899_19_reg_9231[0]_i_20_n_1\,
      S(0) => \icmp_ln899_19_reg_9231[0]_i_21_n_1\
    );
\nf_assign_fu_1894[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => nf_fu_6108_p2(16),
      I1 => nf_fu_6108_p2(15),
      I2 => nf_fu_6108_p2(14),
      I3 => nf_fu_6108_p2(10),
      I4 => nf_fu_6108_p2(9),
      I5 => nf_fu_6108_p2(8),
      O => \^nf_assign_fu_1894_reg[20]\
    );
\nf_assign_fu_1894[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => nf_fu_6108_p2(11),
      I1 => nf_fu_6108_p2(17),
      I2 => nf_fu_6108_p2(26),
      I3 => nf_fu_6108_p2(18),
      O => \^nf_assign_fu_1894_reg[12]\
    );
\nf_assign_fu_1894[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_6108_p2(30),
      I1 => nf_fu_6108_p2(19),
      I2 => nf_fu_6108_p2(23),
      I3 => nf_fu_6108_p2(2),
      O => \^nf_assign_fu_1894_reg[31]\
    );
\nf_assign_fu_1894[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => nf_fu_6108_p2(3),
      I1 => nf_fu_6108_p2(4),
      I2 => nf_assign_fu_1894(0),
      I3 => nf_fu_6108_p2(6),
      O => \^nf_assign_fu_1894_reg[0]\
    );
\odata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0155"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter0_reg\,
      I1 => \^nf_assign_fu_1894_reg[10]\,
      I2 => q0_reg_1(0),
      I3 => q0_reg_2(0),
      I4 => \^ap_enable_reg_pp0_iter3_reg\,
      O => \^odata_reg[16]\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000051151145455544100400515540405100",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FA18226D6B931F5ED6FF61A21B672659C9BEF9271A82D5F303CF1A662B1E1FF4",
      INIT_01 => X"E9734D14DC75287A47A49BD6199E1230D060AB0106F6EF71EF97EB34DC29EDB5",
      INIT_02 => X"E5320F48A4EAEB8BE2B1FA928E6EFC3DDE3022FDD0B239502C6FDBAF0E9533A4",
      INIT_03 => X"D71A85121F07DC18216ADCF6E73CDCDC575B4F5F1D31D74BA631394DF035EE14",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => nf_assign_fu_1894(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^threshs_m_thresholds_10_ce0\,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q0_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => q0_reg_0,
      I1 => Q(0),
      I2 => \^odata_reg[16]\,
      O => \^threshs_m_thresholds_10_ce0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actvdy_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actvdy_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actvdy_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actvdy_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actvdy_rom is
  signal \icmp_ln899_20_reg_9236[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_20_reg_9236_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_20_reg_9236_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_20_reg_9236_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_20_reg_9236_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_20_reg_9236_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_20_reg_9236_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_20_reg_9236_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_20_reg_9236_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_3_U/StreamingFCLayer_Batch_3_Matrix_Vector_Actvdy_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_20_reg_9236[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_1_V_fu_6183_p2(15),
      O => \icmp_ln899_20_reg_9236[0]_i_10_n_1\
    );
\icmp_ln899_20_reg_9236[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_1_V_fu_6183_p2(13),
      O => \icmp_ln899_20_reg_9236[0]_i_11_n_1\
    );
\icmp_ln899_20_reg_9236[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_1_V_fu_6183_p2(11),
      O => \icmp_ln899_20_reg_9236[0]_i_12_n_1\
    );
\icmp_ln899_20_reg_9236[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_1_V_fu_6183_p2(9),
      O => \icmp_ln899_20_reg_9236[0]_i_13_n_1\
    );
\icmp_ln899_20_reg_9236[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => accu_0_1_V_fu_6183_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_20_reg_9236[0]_i_14_n_1\
    );
\icmp_ln899_20_reg_9236[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => accu_0_1_V_fu_6183_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_20_reg_9236[0]_i_15_n_1\
    );
\icmp_ln899_20_reg_9236[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => accu_0_1_V_fu_6183_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_20_reg_9236[0]_i_16_n_1\
    );
\icmp_ln899_20_reg_9236[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => accu_0_1_V_fu_6183_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_20_reg_9236[0]_i_17_n_1\
    );
\icmp_ln899_20_reg_9236[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_1_V_fu_6183_p2(7),
      O => \icmp_ln899_20_reg_9236[0]_i_18_n_1\
    );
\icmp_ln899_20_reg_9236[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_1_V_fu_6183_p2(5),
      O => \icmp_ln899_20_reg_9236[0]_i_19_n_1\
    );
\icmp_ln899_20_reg_9236[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_1_V_fu_6183_p2(3),
      O => \icmp_ln899_20_reg_9236[0]_i_20_n_1\
    );
\icmp_ln899_20_reg_9236[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_1_V_fu_6183_p2(1),
      O => \icmp_ln899_20_reg_9236[0]_i_21_n_1\
    );
\icmp_ln899_20_reg_9236[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_fu_6183_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_20_reg_9236[0]_i_3_n_1\
    );
\icmp_ln899_20_reg_9236[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_1_V_fu_6183_p2(16),
      O => \icmp_ln899_20_reg_9236[0]_i_4_n_1\
    );
\icmp_ln899_20_reg_9236[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => accu_0_1_V_fu_6183_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_20_reg_9236[0]_i_6_n_1\
    );
\icmp_ln899_20_reg_9236[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => accu_0_1_V_fu_6183_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_20_reg_9236[0]_i_7_n_1\
    );
\icmp_ln899_20_reg_9236[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => accu_0_1_V_fu_6183_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_20_reg_9236[0]_i_8_n_1\
    );
\icmp_ln899_20_reg_9236[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => accu_0_1_V_fu_6183_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_20_reg_9236[0]_i_9_n_1\
    );
\icmp_ln899_20_reg_9236_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_20_reg_9236_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_20_reg_9236_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_20_reg_9236[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_20_reg_9236_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_20_reg_9236[0]_i_4_n_1\
    );
\icmp_ln899_20_reg_9236_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_20_reg_9236_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_20_reg_9236_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_20_reg_9236_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_20_reg_9236_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_20_reg_9236_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_20_reg_9236[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_20_reg_9236[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_20_reg_9236[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_20_reg_9236[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_20_reg_9236_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_20_reg_9236[0]_i_10_n_1\,
      S(2) => \icmp_ln899_20_reg_9236[0]_i_11_n_1\,
      S(1) => \icmp_ln899_20_reg_9236[0]_i_12_n_1\,
      S(0) => \icmp_ln899_20_reg_9236[0]_i_13_n_1\
    );
\icmp_ln899_20_reg_9236_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_20_reg_9236_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_20_reg_9236_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_20_reg_9236_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_20_reg_9236_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_20_reg_9236[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_20_reg_9236[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_20_reg_9236[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_20_reg_9236[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_20_reg_9236_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_20_reg_9236[0]_i_18_n_1\,
      S(2) => \icmp_ln899_20_reg_9236[0]_i_19_n_1\,
      S(1) => \icmp_ln899_20_reg_9236[0]_i_20_n_1\,
      S(0) => \icmp_ln899_20_reg_9236[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000051151145455544100400515540405100",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FA6522A86D2E203AD7EF6D021BEE2705CBB3F9B71AC5D66B04BE1BB42B8F20D9",
      INIT_01 => X"F8324DF6DD652BD04880AD8219F1131BD197AD0F07E7EFE7F03DEC06DD16EEB5",
      INIT_02 => X"E5E40FCEA7F2EBD5E321FB759087FCC4DEFC2348D1F639EC3128DC5D0ED23687",
      INIT_03 => X"D98A87F021ABDD0A2284DE59E804DF6E5CE757901D8CD873A8B73F76F0ABEF20",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActwdI_rom is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActwdI_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActwdI_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActwdI_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActwdI_rom is
  signal icmp_ln899_21_fu_6343_p2 : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \xor_ln899_21_reg_9241[0]_i_10_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241[0]_i_11_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241[0]_i_12_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241[0]_i_13_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241[0]_i_14_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241[0]_i_15_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241[0]_i_16_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241[0]_i_17_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241[0]_i_18_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241[0]_i_19_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241[0]_i_20_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241[0]_i_21_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241[0]_i_3_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241[0]_i_4_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241[0]_i_6_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241[0]_i_7_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241[0]_i_8_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241[0]_i_9_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \xor_ln899_21_reg_9241_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_xor_ln899_21_reg_9241_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln899_21_reg_9241_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_21_reg_9241_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_21_reg_9241_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_2_U/StreamingFCLayer_Batch_3_Matrix_Vector_ActwdI_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000051151145455544100400515540405100",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FAB322E36ECA2116D8DE78631C7527B1CDA7FA471B09D6E205AC1D022BFF21BD",
      INIT_01 => X"FC014ED8DE562F27495CBF2F1A451407D2CDAF1D08D7F05DF0E3ECD8DE02EFB6",
      INIT_02 => X"E6961053AAFAEC20E390FC5992A0FD4BDFC82392D3393A8835E0DD0A0F10396B",
      INIT_03 => X"DBFA8ACD244FDDFC239DDFBDE8CDE20062745FC11DE7D99AAB3C45A0F121F02C",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\xor_ln899_21_reg_9241[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_1_V_fu_6183_p2(15),
      O => \xor_ln899_21_reg_9241[0]_i_10_n_1\
    );
\xor_ln899_21_reg_9241[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_1_V_fu_6183_p2(13),
      O => \xor_ln899_21_reg_9241[0]_i_11_n_1\
    );
\xor_ln899_21_reg_9241[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_1_V_fu_6183_p2(11),
      O => \xor_ln899_21_reg_9241[0]_i_12_n_1\
    );
\xor_ln899_21_reg_9241[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_1_V_fu_6183_p2(9),
      O => \xor_ln899_21_reg_9241[0]_i_13_n_1\
    );
\xor_ln899_21_reg_9241[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => accu_0_1_V_fu_6183_p2(7),
      I3 => \^q0_reg\(7),
      O => \xor_ln899_21_reg_9241[0]_i_14_n_1\
    );
\xor_ln899_21_reg_9241[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => accu_0_1_V_fu_6183_p2(5),
      I3 => \^q0_reg\(5),
      O => \xor_ln899_21_reg_9241[0]_i_15_n_1\
    );
\xor_ln899_21_reg_9241[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => accu_0_1_V_fu_6183_p2(3),
      I3 => \^q0_reg\(3),
      O => \xor_ln899_21_reg_9241[0]_i_16_n_1\
    );
\xor_ln899_21_reg_9241[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => accu_0_1_V_fu_6183_p2(1),
      I3 => \^q0_reg\(1),
      O => \xor_ln899_21_reg_9241[0]_i_17_n_1\
    );
\xor_ln899_21_reg_9241[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_1_V_fu_6183_p2(7),
      O => \xor_ln899_21_reg_9241[0]_i_18_n_1\
    );
\xor_ln899_21_reg_9241[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_1_V_fu_6183_p2(5),
      O => \xor_ln899_21_reg_9241[0]_i_19_n_1\
    );
\xor_ln899_21_reg_9241[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_1_V_fu_6183_p2(3),
      O => \xor_ln899_21_reg_9241[0]_i_20_n_1\
    );
\xor_ln899_21_reg_9241[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_1_V_fu_6183_p2(1),
      O => \xor_ln899_21_reg_9241[0]_i_21_n_1\
    );
\xor_ln899_21_reg_9241[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_fu_6183_p2(16),
      I1 => \^q0_reg\(16),
      O => \xor_ln899_21_reg_9241[0]_i_3_n_1\
    );
\xor_ln899_21_reg_9241[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_1_V_fu_6183_p2(16),
      O => \xor_ln899_21_reg_9241[0]_i_4_n_1\
    );
\xor_ln899_21_reg_9241[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => accu_0_1_V_fu_6183_p2(15),
      I3 => \^q0_reg\(15),
      O => \xor_ln899_21_reg_9241[0]_i_6_n_1\
    );
\xor_ln899_21_reg_9241[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => accu_0_1_V_fu_6183_p2(13),
      I3 => \^q0_reg\(13),
      O => \xor_ln899_21_reg_9241[0]_i_7_n_1\
    );
\xor_ln899_21_reg_9241[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => accu_0_1_V_fu_6183_p2(11),
      I3 => \^q0_reg\(11),
      O => \xor_ln899_21_reg_9241[0]_i_8_n_1\
    );
\xor_ln899_21_reg_9241[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => accu_0_1_V_fu_6183_p2(9),
      I3 => \^q0_reg\(9),
      O => \xor_ln899_21_reg_9241[0]_i_9_n_1\
    );
\xor_ln899_21_reg_9241_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_21_reg_9241_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_xor_ln899_21_reg_9241_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln899_21_fu_6343_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \xor_ln899_21_reg_9241[0]_i_3_n_1\,
      O(3 downto 2) => \NLW_xor_ln899_21_reg_9241_reg[0]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_xor_ln899_21_reg_9241_reg[0]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \xor_ln899_21_reg_9241[0]_i_4_n_1\
    );
\xor_ln899_21_reg_9241_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_21_reg_9241_reg[0]_i_5_n_1\,
      CO(3) => \xor_ln899_21_reg_9241_reg[0]_i_2_n_1\,
      CO(2) => \xor_ln899_21_reg_9241_reg[0]_i_2_n_2\,
      CO(1) => \xor_ln899_21_reg_9241_reg[0]_i_2_n_3\,
      CO(0) => \xor_ln899_21_reg_9241_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_21_reg_9241[0]_i_6_n_1\,
      DI(2) => \xor_ln899_21_reg_9241[0]_i_7_n_1\,
      DI(1) => \xor_ln899_21_reg_9241[0]_i_8_n_1\,
      DI(0) => \xor_ln899_21_reg_9241[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_21_reg_9241_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_21_reg_9241[0]_i_10_n_1\,
      S(2) => \xor_ln899_21_reg_9241[0]_i_11_n_1\,
      S(1) => \xor_ln899_21_reg_9241[0]_i_12_n_1\,
      S(0) => \xor_ln899_21_reg_9241[0]_i_13_n_1\
    );
\xor_ln899_21_reg_9241_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xor_ln899_21_reg_9241_reg[0]_i_5_n_1\,
      CO(2) => \xor_ln899_21_reg_9241_reg[0]_i_5_n_2\,
      CO(1) => \xor_ln899_21_reg_9241_reg[0]_i_5_n_3\,
      CO(0) => \xor_ln899_21_reg_9241_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_21_reg_9241[0]_i_14_n_1\,
      DI(2) => \xor_ln899_21_reg_9241[0]_i_15_n_1\,
      DI(1) => \xor_ln899_21_reg_9241[0]_i_16_n_1\,
      DI(0) => \xor_ln899_21_reg_9241[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_21_reg_9241_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_21_reg_9241[0]_i_18_n_1\,
      S(2) => \xor_ln899_21_reg_9241[0]_i_19_n_1\,
      S(1) => \xor_ln899_21_reg_9241[0]_i_20_n_1\,
      S(0) => \xor_ln899_21_reg_9241[0]_i_21_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActxdS_rom is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActxdS_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActxdS_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActxdS_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActxdS_rom is
  signal icmp_ln899_22_fu_6355_p2 : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \xor_ln899_22_reg_9246[0]_i_10_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246[0]_i_11_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246[0]_i_12_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246[0]_i_13_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246[0]_i_14_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246[0]_i_15_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246[0]_i_16_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246[0]_i_17_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246[0]_i_18_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246[0]_i_19_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246[0]_i_20_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246[0]_i_21_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246[0]_i_3_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246[0]_i_4_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246[0]_i_6_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246[0]_i_7_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246[0]_i_8_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246[0]_i_9_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \xor_ln899_22_reg_9246_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_xor_ln899_22_reg_9246_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln899_22_reg_9246_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_22_reg_9246_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_22_reg_9246_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_1_U/StreamingFCLayer_Batch_3_Matrix_Vector_ActxdS_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000051151145455544100400515540405100",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FB01231E706521F2D9CD83C31CFD285DCF9BFAD71B4CD75A069B1E502C6F22A1",
      INIT_01 => X"FC014FBADF47327D4A38D0DB1A9914F2D403B12B09C8F0D2F188EDA9DEEFF0B6",
      INIT_02 => X"E74910D8AE03EC6AE400FD3D94B9FDD3E09423DCD47C3B243A98DDB70F4D3C4E",
      INIT_03 => X"DE698DAB26F2DEED24B7E120E995E492680067F11E42DAC1ADC24BCAF197F138",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\xor_ln899_22_reg_9246[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_1_V_fu_6183_p2(15),
      O => \xor_ln899_22_reg_9246[0]_i_10_n_1\
    );
\xor_ln899_22_reg_9246[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_1_V_fu_6183_p2(13),
      O => \xor_ln899_22_reg_9246[0]_i_11_n_1\
    );
\xor_ln899_22_reg_9246[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_1_V_fu_6183_p2(11),
      O => \xor_ln899_22_reg_9246[0]_i_12_n_1\
    );
\xor_ln899_22_reg_9246[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_1_V_fu_6183_p2(9),
      O => \xor_ln899_22_reg_9246[0]_i_13_n_1\
    );
\xor_ln899_22_reg_9246[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => accu_0_1_V_fu_6183_p2(7),
      I3 => \^q0_reg\(7),
      O => \xor_ln899_22_reg_9246[0]_i_14_n_1\
    );
\xor_ln899_22_reg_9246[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => accu_0_1_V_fu_6183_p2(5),
      I3 => \^q0_reg\(5),
      O => \xor_ln899_22_reg_9246[0]_i_15_n_1\
    );
\xor_ln899_22_reg_9246[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => accu_0_1_V_fu_6183_p2(3),
      I3 => \^q0_reg\(3),
      O => \xor_ln899_22_reg_9246[0]_i_16_n_1\
    );
\xor_ln899_22_reg_9246[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => accu_0_1_V_fu_6183_p2(1),
      I3 => \^q0_reg\(1),
      O => \xor_ln899_22_reg_9246[0]_i_17_n_1\
    );
\xor_ln899_22_reg_9246[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_1_V_fu_6183_p2(7),
      O => \xor_ln899_22_reg_9246[0]_i_18_n_1\
    );
\xor_ln899_22_reg_9246[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_1_V_fu_6183_p2(5),
      O => \xor_ln899_22_reg_9246[0]_i_19_n_1\
    );
\xor_ln899_22_reg_9246[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_1_V_fu_6183_p2(3),
      O => \xor_ln899_22_reg_9246[0]_i_20_n_1\
    );
\xor_ln899_22_reg_9246[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_1_V_fu_6183_p2(1),
      O => \xor_ln899_22_reg_9246[0]_i_21_n_1\
    );
\xor_ln899_22_reg_9246[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_fu_6183_p2(16),
      I1 => \^q0_reg\(16),
      O => \xor_ln899_22_reg_9246[0]_i_3_n_1\
    );
\xor_ln899_22_reg_9246[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_1_V_fu_6183_p2(16),
      O => \xor_ln899_22_reg_9246[0]_i_4_n_1\
    );
\xor_ln899_22_reg_9246[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => accu_0_1_V_fu_6183_p2(15),
      I3 => \^q0_reg\(15),
      O => \xor_ln899_22_reg_9246[0]_i_6_n_1\
    );
\xor_ln899_22_reg_9246[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => accu_0_1_V_fu_6183_p2(13),
      I3 => \^q0_reg\(13),
      O => \xor_ln899_22_reg_9246[0]_i_7_n_1\
    );
\xor_ln899_22_reg_9246[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => accu_0_1_V_fu_6183_p2(11),
      I3 => \^q0_reg\(11),
      O => \xor_ln899_22_reg_9246[0]_i_8_n_1\
    );
\xor_ln899_22_reg_9246[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => accu_0_1_V_fu_6183_p2(9),
      I3 => \^q0_reg\(9),
      O => \xor_ln899_22_reg_9246[0]_i_9_n_1\
    );
\xor_ln899_22_reg_9246_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_22_reg_9246_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_xor_ln899_22_reg_9246_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln899_22_fu_6355_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \xor_ln899_22_reg_9246[0]_i_3_n_1\,
      O(3 downto 2) => \NLW_xor_ln899_22_reg_9246_reg[0]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_xor_ln899_22_reg_9246_reg[0]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \xor_ln899_22_reg_9246[0]_i_4_n_1\
    );
\xor_ln899_22_reg_9246_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_22_reg_9246_reg[0]_i_5_n_1\,
      CO(3) => \xor_ln899_22_reg_9246_reg[0]_i_2_n_1\,
      CO(2) => \xor_ln899_22_reg_9246_reg[0]_i_2_n_2\,
      CO(1) => \xor_ln899_22_reg_9246_reg[0]_i_2_n_3\,
      CO(0) => \xor_ln899_22_reg_9246_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_22_reg_9246[0]_i_6_n_1\,
      DI(2) => \xor_ln899_22_reg_9246[0]_i_7_n_1\,
      DI(1) => \xor_ln899_22_reg_9246[0]_i_8_n_1\,
      DI(0) => \xor_ln899_22_reg_9246[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_22_reg_9246_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_22_reg_9246[0]_i_10_n_1\,
      S(2) => \xor_ln899_22_reg_9246[0]_i_11_n_1\,
      S(1) => \xor_ln899_22_reg_9246[0]_i_12_n_1\,
      S(0) => \xor_ln899_22_reg_9246[0]_i_13_n_1\
    );
\xor_ln899_22_reg_9246_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xor_ln899_22_reg_9246_reg[0]_i_5_n_1\,
      CO(2) => \xor_ln899_22_reg_9246_reg[0]_i_5_n_2\,
      CO(1) => \xor_ln899_22_reg_9246_reg[0]_i_5_n_3\,
      CO(0) => \xor_ln899_22_reg_9246_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_22_reg_9246[0]_i_14_n_1\,
      DI(2) => \xor_ln899_22_reg_9246[0]_i_15_n_1\,
      DI(1) => \xor_ln899_22_reg_9246[0]_i_16_n_1\,
      DI(0) => \xor_ln899_22_reg_9246[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_22_reg_9246_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_22_reg_9246[0]_i_18_n_1\,
      S(2) => \xor_ln899_22_reg_9246[0]_i_19_n_1\,
      S(1) => \xor_ln899_22_reg_9246[0]_i_20_n_1\,
      S(0) => \xor_ln899_22_reg_9246[0]_i_21_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actyd2_rom is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    nf_assign_fu_1894 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actyd2_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actyd2_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actyd2_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actyd2_rom is
  signal icmp_ln899_23_fu_6367_p2 : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \xor_ln899_23_reg_9251[0]_i_10_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251[0]_i_11_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251[0]_i_12_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251[0]_i_13_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251[0]_i_14_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251[0]_i_15_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251[0]_i_16_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251[0]_i_17_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251[0]_i_18_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251[0]_i_19_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251[0]_i_20_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251[0]_i_21_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251[0]_i_3_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251[0]_i_4_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251[0]_i_6_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251[0]_i_7_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251[0]_i_8_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251[0]_i_9_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \xor_ln899_23_reg_9251_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_xor_ln899_23_reg_9251_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_xor_ln899_23_reg_9251_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_23_reg_9251_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xor_ln899_23_reg_9251_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_U/StreamingFCLayer_Batch_3_Matrix_Vector_Actyd2_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000051151145455544100400515540405100",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FB4F2359720022CDDABC8F231D842909D190FB671B8FD7D2078A1F9E2CDF2385",
      INIT_01 => X"FC01509CE03735D44B14E2871AEC15DDD53AB33A0AB8F148F22EEE7BDFDCF1B6",
      INIT_02 => X"E7FB115DB10BECB4E470FE2196D2FE5AE1612427D5C03BC03F50DE650F8A3F32",
      INIT_03 => X"E0D990892996DFDF25D1E283EA5EE7236D8D70221E9DDBE9B04851F4F20DF244",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => nf_assign_fu_1894(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\xor_ln899_23_reg_9251[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_1_V_fu_6183_p2(15),
      O => \xor_ln899_23_reg_9251[0]_i_10_n_1\
    );
\xor_ln899_23_reg_9251[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_1_V_fu_6183_p2(13),
      O => \xor_ln899_23_reg_9251[0]_i_11_n_1\
    );
\xor_ln899_23_reg_9251[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_1_V_fu_6183_p2(11),
      O => \xor_ln899_23_reg_9251[0]_i_12_n_1\
    );
\xor_ln899_23_reg_9251[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_1_V_fu_6183_p2(9),
      O => \xor_ln899_23_reg_9251[0]_i_13_n_1\
    );
\xor_ln899_23_reg_9251[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => accu_0_1_V_fu_6183_p2(7),
      I3 => \^q0_reg\(7),
      O => \xor_ln899_23_reg_9251[0]_i_14_n_1\
    );
\xor_ln899_23_reg_9251[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => accu_0_1_V_fu_6183_p2(5),
      I3 => \^q0_reg\(5),
      O => \xor_ln899_23_reg_9251[0]_i_15_n_1\
    );
\xor_ln899_23_reg_9251[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => accu_0_1_V_fu_6183_p2(3),
      I3 => \^q0_reg\(3),
      O => \xor_ln899_23_reg_9251[0]_i_16_n_1\
    );
\xor_ln899_23_reg_9251[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => accu_0_1_V_fu_6183_p2(1),
      I3 => \^q0_reg\(1),
      O => \xor_ln899_23_reg_9251[0]_i_17_n_1\
    );
\xor_ln899_23_reg_9251[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_1_V_fu_6183_p2(7),
      O => \xor_ln899_23_reg_9251[0]_i_18_n_1\
    );
\xor_ln899_23_reg_9251[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_1_V_fu_6183_p2(5),
      O => \xor_ln899_23_reg_9251[0]_i_19_n_1\
    );
\xor_ln899_23_reg_9251[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_1_V_fu_6183_p2(3),
      O => \xor_ln899_23_reg_9251[0]_i_20_n_1\
    );
\xor_ln899_23_reg_9251[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_1_V_fu_6183_p2(1),
      O => \xor_ln899_23_reg_9251[0]_i_21_n_1\
    );
\xor_ln899_23_reg_9251[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_fu_6183_p2(16),
      I1 => \^q0_reg\(16),
      O => \xor_ln899_23_reg_9251[0]_i_3_n_1\
    );
\xor_ln899_23_reg_9251[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_1_V_fu_6183_p2(16),
      O => \xor_ln899_23_reg_9251[0]_i_4_n_1\
    );
\xor_ln899_23_reg_9251[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => accu_0_1_V_fu_6183_p2(15),
      I3 => \^q0_reg\(15),
      O => \xor_ln899_23_reg_9251[0]_i_6_n_1\
    );
\xor_ln899_23_reg_9251[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => accu_0_1_V_fu_6183_p2(13),
      I3 => \^q0_reg\(13),
      O => \xor_ln899_23_reg_9251[0]_i_7_n_1\
    );
\xor_ln899_23_reg_9251[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => accu_0_1_V_fu_6183_p2(11),
      I3 => \^q0_reg\(11),
      O => \xor_ln899_23_reg_9251[0]_i_8_n_1\
    );
\xor_ln899_23_reg_9251[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => accu_0_1_V_fu_6183_p2(9),
      I3 => \^q0_reg\(9),
      O => \xor_ln899_23_reg_9251[0]_i_9_n_1\
    );
\xor_ln899_23_reg_9251_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_23_reg_9251_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_xor_ln899_23_reg_9251_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln899_23_fu_6367_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \xor_ln899_23_reg_9251[0]_i_3_n_1\,
      O(3 downto 2) => \NLW_xor_ln899_23_reg_9251_reg[0]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_xor_ln899_23_reg_9251_reg[0]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \xor_ln899_23_reg_9251[0]_i_4_n_1\
    );
\xor_ln899_23_reg_9251_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \xor_ln899_23_reg_9251_reg[0]_i_5_n_1\,
      CO(3) => \xor_ln899_23_reg_9251_reg[0]_i_2_n_1\,
      CO(2) => \xor_ln899_23_reg_9251_reg[0]_i_2_n_2\,
      CO(1) => \xor_ln899_23_reg_9251_reg[0]_i_2_n_3\,
      CO(0) => \xor_ln899_23_reg_9251_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_23_reg_9251[0]_i_6_n_1\,
      DI(2) => \xor_ln899_23_reg_9251[0]_i_7_n_1\,
      DI(1) => \xor_ln899_23_reg_9251[0]_i_8_n_1\,
      DI(0) => \xor_ln899_23_reg_9251[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_23_reg_9251_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_23_reg_9251[0]_i_10_n_1\,
      S(2) => \xor_ln899_23_reg_9251[0]_i_11_n_1\,
      S(1) => \xor_ln899_23_reg_9251[0]_i_12_n_1\,
      S(0) => \xor_ln899_23_reg_9251[0]_i_13_n_1\
    );
\xor_ln899_23_reg_9251_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \xor_ln899_23_reg_9251_reg[0]_i_5_n_1\,
      CO(2) => \xor_ln899_23_reg_9251_reg[0]_i_5_n_2\,
      CO(1) => \xor_ln899_23_reg_9251_reg[0]_i_5_n_3\,
      CO(0) => \xor_ln899_23_reg_9251_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \xor_ln899_23_reg_9251[0]_i_14_n_1\,
      DI(2) => \xor_ln899_23_reg_9251[0]_i_15_n_1\,
      DI(1) => \xor_ln899_23_reg_9251[0]_i_16_n_1\,
      DI(0) => \xor_ln899_23_reg_9251[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_xor_ln899_23_reg_9251_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \xor_ln899_23_reg_9251[0]_i_18_n_1\,
      S(2) => \xor_ln899_23_reg_9251[0]_i_19_n_1\,
      S(1) => \xor_ln899_23_reg_9251[0]_i_20_n_1\,
      S(0) => \xor_ln899_23_reg_9251[0]_i_21_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actzec_rom is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actzec_rom : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actzec_rom";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actzec_rom;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actzec_rom is
  signal \icmp_ln899_24_reg_9256[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256[0]_i_11_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256[0]_i_13_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256[0]_i_14_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256[0]_i_15_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256[0]_i_16_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256[0]_i_9_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln899_24_reg_9256_reg[0]_i_5_n_4\ : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \NLW_icmp_ln899_24_reg_9256_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln899_24_reg_9256_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_24_reg_9256_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln899_24_reg_9256_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_24_reg_9256_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_24_reg_9256_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln899_24_reg_9256_reg[0]_i_5\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "threshs_m_thresholds_11_U/StreamingFCLayer_Batch_3_Matrix_Vector_Actzec_rom_U/q0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of q0_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of q0_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of q0_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of q0_reg : label is 16;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 16;
begin
\icmp_ln899_24_reg_9256[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => \^q0_reg\(15),
      I3 => accu_0_1_V_fu_6183_p2(15),
      O => \icmp_ln899_24_reg_9256[0]_i_10_n_1\
    );
\icmp_ln899_24_reg_9256[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => \^q0_reg\(13),
      I3 => accu_0_1_V_fu_6183_p2(13),
      O => \icmp_ln899_24_reg_9256[0]_i_11_n_1\
    );
\icmp_ln899_24_reg_9256[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => \^q0_reg\(11),
      I3 => accu_0_1_V_fu_6183_p2(11),
      O => \icmp_ln899_24_reg_9256[0]_i_12_n_1\
    );
\icmp_ln899_24_reg_9256[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => \^q0_reg\(9),
      I3 => accu_0_1_V_fu_6183_p2(9),
      O => \icmp_ln899_24_reg_9256[0]_i_13_n_1\
    );
\icmp_ln899_24_reg_9256[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => accu_0_1_V_fu_6183_p2(7),
      I3 => \^q0_reg\(7),
      O => \icmp_ln899_24_reg_9256[0]_i_14_n_1\
    );
\icmp_ln899_24_reg_9256[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => accu_0_1_V_fu_6183_p2(5),
      I3 => \^q0_reg\(5),
      O => \icmp_ln899_24_reg_9256[0]_i_15_n_1\
    );
\icmp_ln899_24_reg_9256[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => accu_0_1_V_fu_6183_p2(3),
      I3 => \^q0_reg\(3),
      O => \icmp_ln899_24_reg_9256[0]_i_16_n_1\
    );
\icmp_ln899_24_reg_9256[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => accu_0_1_V_fu_6183_p2(1),
      I3 => \^q0_reg\(1),
      O => \icmp_ln899_24_reg_9256[0]_i_17_n_1\
    );
\icmp_ln899_24_reg_9256[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(6),
      I1 => accu_0_1_V_fu_6183_p2(6),
      I2 => \^q0_reg\(7),
      I3 => accu_0_1_V_fu_6183_p2(7),
      O => \icmp_ln899_24_reg_9256[0]_i_18_n_1\
    );
\icmp_ln899_24_reg_9256[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(4),
      I1 => accu_0_1_V_fu_6183_p2(4),
      I2 => \^q0_reg\(5),
      I3 => accu_0_1_V_fu_6183_p2(5),
      O => \icmp_ln899_24_reg_9256[0]_i_19_n_1\
    );
\icmp_ln899_24_reg_9256[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(2),
      I1 => accu_0_1_V_fu_6183_p2(2),
      I2 => \^q0_reg\(3),
      I3 => accu_0_1_V_fu_6183_p2(3),
      O => \icmp_ln899_24_reg_9256[0]_i_20_n_1\
    );
\icmp_ln899_24_reg_9256[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg\(0),
      I1 => accu_0_1_V_fu_6183_p2(0),
      I2 => \^q0_reg\(1),
      I3 => accu_0_1_V_fu_6183_p2(1),
      O => \icmp_ln899_24_reg_9256[0]_i_21_n_1\
    );
\icmp_ln899_24_reg_9256[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_0_1_V_fu_6183_p2(16),
      I1 => \^q0_reg\(16),
      O => \icmp_ln899_24_reg_9256[0]_i_3_n_1\
    );
\icmp_ln899_24_reg_9256[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0_reg\(16),
      I1 => accu_0_1_V_fu_6183_p2(16),
      O => \icmp_ln899_24_reg_9256[0]_i_4_n_1\
    );
\icmp_ln899_24_reg_9256[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(14),
      I1 => accu_0_1_V_fu_6183_p2(14),
      I2 => accu_0_1_V_fu_6183_p2(15),
      I3 => \^q0_reg\(15),
      O => \icmp_ln899_24_reg_9256[0]_i_6_n_1\
    );
\icmp_ln899_24_reg_9256[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(12),
      I1 => accu_0_1_V_fu_6183_p2(12),
      I2 => accu_0_1_V_fu_6183_p2(13),
      I3 => \^q0_reg\(13),
      O => \icmp_ln899_24_reg_9256[0]_i_7_n_1\
    );
\icmp_ln899_24_reg_9256[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(10),
      I1 => accu_0_1_V_fu_6183_p2(10),
      I2 => accu_0_1_V_fu_6183_p2(11),
      I3 => \^q0_reg\(11),
      O => \icmp_ln899_24_reg_9256[0]_i_8_n_1\
    );
\icmp_ln899_24_reg_9256[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg\(8),
      I1 => accu_0_1_V_fu_6183_p2(8),
      I2 => accu_0_1_V_fu_6183_p2(9),
      I3 => \^q0_reg\(9),
      O => \icmp_ln899_24_reg_9256[0]_i_9_n_1\
    );
\icmp_ln899_24_reg_9256_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_24_reg_9256_reg[0]_i_2_n_1\,
      CO(3 downto 1) => \NLW_icmp_ln899_24_reg_9256_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \icmp_ln899_24_reg_9256[0]_i_3_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_24_reg_9256_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln899_24_reg_9256[0]_i_4_n_1\
    );
\icmp_ln899_24_reg_9256_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln899_24_reg_9256_reg[0]_i_5_n_1\,
      CO(3) => \icmp_ln899_24_reg_9256_reg[0]_i_2_n_1\,
      CO(2) => \icmp_ln899_24_reg_9256_reg[0]_i_2_n_2\,
      CO(1) => \icmp_ln899_24_reg_9256_reg[0]_i_2_n_3\,
      CO(0) => \icmp_ln899_24_reg_9256_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_24_reg_9256[0]_i_6_n_1\,
      DI(2) => \icmp_ln899_24_reg_9256[0]_i_7_n_1\,
      DI(1) => \icmp_ln899_24_reg_9256[0]_i_8_n_1\,
      DI(0) => \icmp_ln899_24_reg_9256[0]_i_9_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_24_reg_9256_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_24_reg_9256[0]_i_10_n_1\,
      S(2) => \icmp_ln899_24_reg_9256[0]_i_11_n_1\,
      S(1) => \icmp_ln899_24_reg_9256[0]_i_12_n_1\,
      S(0) => \icmp_ln899_24_reg_9256[0]_i_13_n_1\
    );
\icmp_ln899_24_reg_9256_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln899_24_reg_9256_reg[0]_i_5_n_1\,
      CO(2) => \icmp_ln899_24_reg_9256_reg[0]_i_5_n_2\,
      CO(1) => \icmp_ln899_24_reg_9256_reg[0]_i_5_n_3\,
      CO(0) => \icmp_ln899_24_reg_9256_reg[0]_i_5_n_4\,
      CYINIT => '0',
      DI(3) => \icmp_ln899_24_reg_9256[0]_i_14_n_1\,
      DI(2) => \icmp_ln899_24_reg_9256[0]_i_15_n_1\,
      DI(1) => \icmp_ln899_24_reg_9256[0]_i_16_n_1\,
      DI(0) => \icmp_ln899_24_reg_9256[0]_i_17_n_1\,
      O(3 downto 0) => \NLW_icmp_ln899_24_reg_9256_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln899_24_reg_9256[0]_i_18_n_1\,
      S(2) => \icmp_ln899_24_reg_9256[0]_i_19_n_1\,
      S(1) => \icmp_ln899_24_reg_9256[0]_i_20_n_1\,
      S(0) => \icmp_ln899_24_reg_9256[0]_i_21_n_1\
    );
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000051151145455544100400515540405100",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FB9D2393739B23A9DBAB9A841E0B29B5D384FBF71BD2D84A087820EC2D4F2469",
      INIT_01 => X"FC01517EE128392A4BF0F4341B4016C9D670B5480BA9F1BEF2D4EF4DE0C8F2B7",
      INIT_02 => X"E8AD11E2B413ECFEE4E0FF0498EAFEE1E22D2471D7033C5C4409DF120FC74216",
      INIT_03 => X"E34993662C3AE0D126EBE3E6EB26E9B5731978531EF7DD10B2CE581DF283F350",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9 downto 4) => I42(5 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"1111111111111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"01",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^q0_reg\(15 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1) => NLW_q0_reg_DOPADOP_UNCONNECTED(1),
      DOPADOP(0) => \^q0_reg\(16),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => threshs_m_thresholds_10_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0 is
  port (
    mul_ln1352_7_fu_6051_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_6_reg_8991_reg[7]_i_11_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_6_reg_8991_reg[8]_i_5_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0 : entity is "StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0 is
  signal \add_ln700_6_reg_8991[7]_i_20_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_22_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_23_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_24_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_25_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_26_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_42_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_43_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_44_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_46_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_47_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_48_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_49_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_60_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_61_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_11_n_4\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_45_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[8]_i_5_n_4\ : STD_LOGIC;
  signal \NLW_add_ln700_6_reg_8991_reg[8]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_6_reg_8991_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\add_ln700_6_reg_8991[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \add_ln700_6_reg_8991[7]_i_42_n_1\,
      I1 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(3),
      I2 => \add_ln700_6_reg_8991[7]_i_43_n_1\,
      I3 => \add_ln700_6_reg_8991[7]_i_44_n_1\,
      O => \add_ln700_6_reg_8991[7]_i_20_n_1\
    );
\add_ln700_6_reg_8991[7]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln700_6_reg_8991[7]_i_20_n_1\,
      O => \add_ln700_6_reg_8991[7]_i_21_n_1\
    );
\add_ln700_6_reg_8991[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(0),
      I1 => Q(3),
      O => \add_ln700_6_reg_8991[7]_i_22_n_1\
    );
\add_ln700_6_reg_8991[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \add_ln700_6_reg_8991[7]_i_20_n_1\,
      I1 => \add_ln700_6_reg_8991_reg[7]_i_45_n_1\,
      I2 => Q(3),
      I3 => \add_ln700_6_reg_8991[7]_i_46_n_1\,
      I4 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(3),
      I5 => \add_ln700_6_reg_8991[7]_i_47_n_1\,
      O => \add_ln700_6_reg_8991[7]_i_23_n_1\
    );
\add_ln700_6_reg_8991[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln700_6_reg_8991[7]_i_20_n_1\,
      I1 => Q(3),
      I2 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(1),
      O => \add_ln700_6_reg_8991[7]_i_24_n_1\
    );
\add_ln700_6_reg_8991[7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(0),
      I2 => \add_ln700_6_reg_8991[7]_i_48_n_1\,
      I3 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(3),
      I4 => \add_ln700_6_reg_8991[7]_i_49_n_1\,
      O => \add_ln700_6_reg_8991[7]_i_25_n_1\
    );
\add_ln700_6_reg_8991[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(0),
      I4 => Q(1),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(1),
      O => \add_ln700_6_reg_8991[7]_i_26_n_1\
    );
\add_ln700_6_reg_8991[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(1),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(2),
      O => \add_ln700_6_reg_8991[7]_i_42_n_1\
    );
\add_ln700_6_reg_8991[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(1),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(2),
      O => \add_ln700_6_reg_8991[7]_i_43_n_1\
    );
\add_ln700_6_reg_8991[7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(3),
      I2 => Q(1),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(2),
      I4 => Q(2),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(1),
      O => \add_ln700_6_reg_8991[7]_i_44_n_1\
    );
\add_ln700_6_reg_8991[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(2),
      I4 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(1),
      I5 => Q(2),
      O => \add_ln700_6_reg_8991[7]_i_46_n_1\
    );
\add_ln700_6_reg_8991[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(2),
      O => \add_ln700_6_reg_8991[7]_i_47_n_1\
    );
\add_ln700_6_reg_8991[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(1),
      O => \add_ln700_6_reg_8991[7]_i_48_n_1\
    );
\add_ln700_6_reg_8991[7]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(1),
      O => \add_ln700_6_reg_8991[7]_i_49_n_1\
    );
\add_ln700_6_reg_8991[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(2),
      I4 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(1),
      I5 => Q(2),
      O => \add_ln700_6_reg_8991[7]_i_60_n_1\
    );
\add_ln700_6_reg_8991[7]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(2),
      O => \add_ln700_6_reg_8991[7]_i_61_n_1\
    );
\add_ln700_6_reg_8991[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => DI(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_11_0\(3),
      I2 => \add_ln700_6_reg_8991_reg[8]_i_5_0\,
      I3 => Q(3),
      O => \add_ln700_6_reg_8991[8]_i_11_n_1\
    );
\add_ln700_6_reg_8991_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_6_reg_8991_reg[7]_i_11_n_1\,
      CO(2) => \add_ln700_6_reg_8991_reg[7]_i_11_n_2\,
      CO(1) => \add_ln700_6_reg_8991_reg[7]_i_11_n_3\,
      CO(0) => \add_ln700_6_reg_8991_reg[7]_i_11_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_6_reg_8991[7]_i_20_n_1\,
      DI(2) => \add_ln700_6_reg_8991[7]_i_21_n_1\,
      DI(1) => \add_ln700_6_reg_8991[7]_i_22_n_1\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln1352_7_fu_6051_p2(3 downto 0),
      S(3) => \add_ln700_6_reg_8991[7]_i_23_n_1\,
      S(2) => \add_ln700_6_reg_8991[7]_i_24_n_1\,
      S(1) => \add_ln700_6_reg_8991[7]_i_25_n_1\,
      S(0) => \add_ln700_6_reg_8991[7]_i_26_n_1\
    );
\add_ln700_6_reg_8991_reg[7]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln700_6_reg_8991[7]_i_60_n_1\,
      I1 => \add_ln700_6_reg_8991[7]_i_61_n_1\,
      O => \add_ln700_6_reg_8991_reg[7]_i_45_n_1\,
      S => \add_ln700_6_reg_8991_reg[7]_i_11_0\(3)
    );
\add_ln700_6_reg_8991_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_6_reg_8991_reg[7]_i_11_n_1\,
      CO(3 downto 1) => \NLW_add_ln700_6_reg_8991_reg[8]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln700_6_reg_8991_reg[8]_i_5_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_add_ln700_6_reg_8991_reg[8]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln1352_7_fu_6051_p2(5 downto 4),
      S(3 downto 1) => B"001",
      S(0) => \add_ln700_6_reg_8991[8]_i_11_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_10 is
  port (
    mul_ln1352_3_fu_5991_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8981_reg[7]_i_11_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8981_reg[8]_i_5_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_10 : entity is "StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_10;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_10 is
  signal \add_ln700_2_reg_8981[7]_i_20_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_22_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_23_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_24_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_25_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_26_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_42_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_43_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_44_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_46_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_47_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_48_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_49_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_60_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_61_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_11_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_11_n_4\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_45_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[8]_i_5_n_4\ : STD_LOGIC;
  signal \NLW_add_ln700_2_reg_8981_reg[8]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_2_reg_8981_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\add_ln700_2_reg_8981[7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \add_ln700_2_reg_8981[7]_i_42_n_1\,
      I1 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(3),
      I2 => \add_ln700_2_reg_8981[7]_i_43_n_1\,
      I3 => \add_ln700_2_reg_8981[7]_i_44_n_1\,
      O => \add_ln700_2_reg_8981[7]_i_20_n_1\
    );
\add_ln700_2_reg_8981[7]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln700_2_reg_8981[7]_i_20_n_1\,
      O => \add_ln700_2_reg_8981[7]_i_21_n_1\
    );
\add_ln700_2_reg_8981[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(0),
      I1 => Q(3),
      O => \add_ln700_2_reg_8981[7]_i_22_n_1\
    );
\add_ln700_2_reg_8981[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \add_ln700_2_reg_8981[7]_i_20_n_1\,
      I1 => \add_ln700_2_reg_8981_reg[7]_i_45_n_1\,
      I2 => Q(3),
      I3 => \add_ln700_2_reg_8981[7]_i_46_n_1\,
      I4 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(3),
      I5 => \add_ln700_2_reg_8981[7]_i_47_n_1\,
      O => \add_ln700_2_reg_8981[7]_i_23_n_1\
    );
\add_ln700_2_reg_8981[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln700_2_reg_8981[7]_i_20_n_1\,
      I1 => Q(3),
      I2 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(1),
      O => \add_ln700_2_reg_8981[7]_i_24_n_1\
    );
\add_ln700_2_reg_8981[7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(0),
      I2 => \add_ln700_2_reg_8981[7]_i_48_n_1\,
      I3 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(3),
      I4 => \add_ln700_2_reg_8981[7]_i_49_n_1\,
      O => \add_ln700_2_reg_8981[7]_i_25_n_1\
    );
\add_ln700_2_reg_8981[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(0),
      I4 => Q(1),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(1),
      O => \add_ln700_2_reg_8981[7]_i_26_n_1\
    );
\add_ln700_2_reg_8981[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(1),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(2),
      O => \add_ln700_2_reg_8981[7]_i_42_n_1\
    );
\add_ln700_2_reg_8981[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(1),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(2),
      O => \add_ln700_2_reg_8981[7]_i_43_n_1\
    );
\add_ln700_2_reg_8981[7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(3),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(2),
      I4 => Q(2),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(1),
      O => \add_ln700_2_reg_8981[7]_i_44_n_1\
    );
\add_ln700_2_reg_8981[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(2),
      I4 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(1),
      I5 => Q(2),
      O => \add_ln700_2_reg_8981[7]_i_46_n_1\
    );
\add_ln700_2_reg_8981[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(2),
      O => \add_ln700_2_reg_8981[7]_i_47_n_1\
    );
\add_ln700_2_reg_8981[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(1),
      O => \add_ln700_2_reg_8981[7]_i_48_n_1\
    );
\add_ln700_2_reg_8981[7]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(1),
      O => \add_ln700_2_reg_8981[7]_i_49_n_1\
    );
\add_ln700_2_reg_8981[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(2),
      I4 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(1),
      I5 => Q(2),
      O => \add_ln700_2_reg_8981[7]_i_60_n_1\
    );
\add_ln700_2_reg_8981[7]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(2),
      O => \add_ln700_2_reg_8981[7]_i_61_n_1\
    );
\add_ln700_2_reg_8981[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => DI(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_11_0\(3),
      I2 => \add_ln700_2_reg_8981_reg[8]_i_5_0\,
      I3 => Q(3),
      O => \add_ln700_2_reg_8981[8]_i_11_n_1\
    );
\add_ln700_2_reg_8981_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_2_reg_8981_reg[7]_i_11_n_1\,
      CO(2) => \add_ln700_2_reg_8981_reg[7]_i_11_n_2\,
      CO(1) => \add_ln700_2_reg_8981_reg[7]_i_11_n_3\,
      CO(0) => \add_ln700_2_reg_8981_reg[7]_i_11_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_2_reg_8981[7]_i_20_n_1\,
      DI(2) => \add_ln700_2_reg_8981[7]_i_21_n_1\,
      DI(1) => \add_ln700_2_reg_8981[7]_i_22_n_1\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln1352_3_fu_5991_p2(3 downto 0),
      S(3) => \add_ln700_2_reg_8981[7]_i_23_n_1\,
      S(2) => \add_ln700_2_reg_8981[7]_i_24_n_1\,
      S(1) => \add_ln700_2_reg_8981[7]_i_25_n_1\,
      S(0) => \add_ln700_2_reg_8981[7]_i_26_n_1\
    );
\add_ln700_2_reg_8981_reg[7]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln700_2_reg_8981[7]_i_60_n_1\,
      I1 => \add_ln700_2_reg_8981[7]_i_61_n_1\,
      O => \add_ln700_2_reg_8981_reg[7]_i_45_n_1\,
      S => \add_ln700_2_reg_8981_reg[7]_i_11_0\(3)
    );
\add_ln700_2_reg_8981_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_2_reg_8981_reg[7]_i_11_n_1\,
      CO(3 downto 1) => \NLW_add_ln700_2_reg_8981_reg[8]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln700_2_reg_8981_reg[8]_i_5_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_add_ln700_2_reg_8981_reg[8]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln1352_3_fu_5991_p2(5 downto 4),
      S(3 downto 1) => B"001",
      S(0) => \add_ln700_2_reg_8981[8]_i_11_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_11 is
  port (
    mul_ln1352_2_fu_5964_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8981_reg[7]_i_12_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8981_reg[8]_i_3_0\ : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_ln1352_fu_5914_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_11 : entity is "StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_11;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_11 is
  signal \add_ln700_2_reg_8981[7]_i_27_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_28_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_29_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_30_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_31_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_32_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_33_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_50_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_51_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_52_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_54_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_55_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_56_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_57_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_62_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_63_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_12_n_4\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_53_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[8]_i_3_n_4\ : STD_LOGIC;
  signal \^mul_ln1352_2_fu_5964_p2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_add_ln700_2_reg_8981_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_2_reg_8981_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  mul_ln1352_2_fu_5964_p2(5 downto 0) <= \^mul_ln1352_2_fu_5964_p2\(5 downto 0);
\add_ln700_2_reg_8981[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \add_ln700_2_reg_8981[7]_i_50_n_1\,
      I1 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(3),
      I2 => \add_ln700_2_reg_8981[7]_i_51_n_1\,
      I3 => \add_ln700_2_reg_8981[7]_i_52_n_1\,
      O => \add_ln700_2_reg_8981[7]_i_27_n_1\
    );
\add_ln700_2_reg_8981[7]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln700_2_reg_8981[7]_i_27_n_1\,
      O => \add_ln700_2_reg_8981[7]_i_28_n_1\
    );
\add_ln700_2_reg_8981[7]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(0),
      I1 => Q(3),
      O => \add_ln700_2_reg_8981[7]_i_29_n_1\
    );
\add_ln700_2_reg_8981[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \add_ln700_2_reg_8981[7]_i_27_n_1\,
      I1 => \add_ln700_2_reg_8981_reg[7]_i_53_n_1\,
      I2 => Q(3),
      I3 => \add_ln700_2_reg_8981[7]_i_54_n_1\,
      I4 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(3),
      I5 => \add_ln700_2_reg_8981[7]_i_55_n_1\,
      O => \add_ln700_2_reg_8981[7]_i_30_n_1\
    );
\add_ln700_2_reg_8981[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln700_2_reg_8981[7]_i_27_n_1\,
      I1 => Q(3),
      I2 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(1),
      O => \add_ln700_2_reg_8981[7]_i_31_n_1\
    );
\add_ln700_2_reg_8981[7]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(0),
      I2 => \add_ln700_2_reg_8981[7]_i_56_n_1\,
      I3 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(3),
      I4 => \add_ln700_2_reg_8981[7]_i_57_n_1\,
      O => \add_ln700_2_reg_8981[7]_i_32_n_1\
    );
\add_ln700_2_reg_8981[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(0),
      I4 => Q(1),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(1),
      O => \add_ln700_2_reg_8981[7]_i_33_n_1\
    );
\add_ln700_2_reg_8981[7]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(1),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(2),
      O => \add_ln700_2_reg_8981[7]_i_50_n_1\
    );
\add_ln700_2_reg_8981[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(1),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(2),
      O => \add_ln700_2_reg_8981[7]_i_51_n_1\
    );
\add_ln700_2_reg_8981[7]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(3),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(2),
      I4 => Q(2),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(1),
      O => \add_ln700_2_reg_8981[7]_i_52_n_1\
    );
\add_ln700_2_reg_8981[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(2),
      I4 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(1),
      I5 => Q(2),
      O => \add_ln700_2_reg_8981[7]_i_54_n_1\
    );
\add_ln700_2_reg_8981[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(2),
      O => \add_ln700_2_reg_8981[7]_i_55_n_1\
    );
\add_ln700_2_reg_8981[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(1),
      O => \add_ln700_2_reg_8981[7]_i_56_n_1\
    );
\add_ln700_2_reg_8981[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(1),
      O => \add_ln700_2_reg_8981[7]_i_57_n_1\
    );
\add_ln700_2_reg_8981[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^mul_ln1352_2_fu_5964_p2\(5),
      I1 => p(1),
      I2 => mul_ln1352_fu_5914_p2(1),
      I3 => \^mul_ln1352_2_fu_5964_p2\(4),
      I4 => p(0),
      I5 => mul_ln1352_fu_5914_p2(0),
      O => S(0)
    );
\add_ln700_2_reg_8981[7]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(2),
      I4 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(1),
      I5 => Q(2),
      O => \add_ln700_2_reg_8981[7]_i_62_n_1\
    );
\add_ln700_2_reg_8981[7]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(2),
      O => \add_ln700_2_reg_8981[7]_i_63_n_1\
    );
\add_ln700_2_reg_8981[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => DI(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_12_0\(3),
      I2 => \add_ln700_2_reg_8981_reg[8]_i_3_0\,
      I3 => Q(3),
      O => \add_ln700_2_reg_8981[8]_i_7_n_1\
    );
\add_ln700_2_reg_8981_reg[7]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_2_reg_8981_reg[7]_i_12_n_1\,
      CO(2) => \add_ln700_2_reg_8981_reg[7]_i_12_n_2\,
      CO(1) => \add_ln700_2_reg_8981_reg[7]_i_12_n_3\,
      CO(0) => \add_ln700_2_reg_8981_reg[7]_i_12_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_2_reg_8981[7]_i_27_n_1\,
      DI(2) => \add_ln700_2_reg_8981[7]_i_28_n_1\,
      DI(1) => \add_ln700_2_reg_8981[7]_i_29_n_1\,
      DI(0) => '0',
      O(3 downto 0) => \^mul_ln1352_2_fu_5964_p2\(3 downto 0),
      S(3) => \add_ln700_2_reg_8981[7]_i_30_n_1\,
      S(2) => \add_ln700_2_reg_8981[7]_i_31_n_1\,
      S(1) => \add_ln700_2_reg_8981[7]_i_32_n_1\,
      S(0) => \add_ln700_2_reg_8981[7]_i_33_n_1\
    );
\add_ln700_2_reg_8981_reg[7]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln700_2_reg_8981[7]_i_62_n_1\,
      I1 => \add_ln700_2_reg_8981[7]_i_63_n_1\,
      O => \add_ln700_2_reg_8981_reg[7]_i_53_n_1\,
      S => \add_ln700_2_reg_8981_reg[7]_i_12_0\(3)
    );
\add_ln700_2_reg_8981_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_2_reg_8981_reg[7]_i_12_n_1\,
      CO(3 downto 1) => \NLW_add_ln700_2_reg_8981_reg[8]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln700_2_reg_8981_reg[8]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_add_ln700_2_reg_8981_reg[8]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^mul_ln1352_2_fu_5964_p2\(5 downto 4),
      S(3 downto 1) => B"001",
      S(0) => \add_ln700_2_reg_8981[8]_i_7_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_ln1352_1_reg_8976_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_ln1352_1_reg_8976_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_12 : entity is "StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_12;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_12 is
  signal \mul_ln1352_1_reg_8976[5]_i_10_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[5]_i_11_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[5]_i_13_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[5]_i_14_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[5]_i_15_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[5]_i_16_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[5]_i_17_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[5]_i_18_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[5]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[5]_i_3_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[5]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[5]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[5]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[5]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[5]_i_8_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[5]_i_9_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[7]_i_3_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976_reg[5]_i_12_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \NLW_mul_ln1352_1_reg_8976_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln1352_1_reg_8976_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\mul_ln1352_1_reg_8976[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_1_reg_8976_reg[7]\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \mul_ln1352_1_reg_8976_reg[7]\(1),
      I5 => \mul_ln1352_1_reg_8976_reg[7]\(2),
      O => \mul_ln1352_1_reg_8976[5]_i_10_n_1\
    );
\mul_ln1352_1_reg_8976[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_1_reg_8976_reg[7]\(3),
      I2 => Q(1),
      I3 => \mul_ln1352_1_reg_8976_reg[7]\(2),
      I4 => Q(2),
      I5 => \mul_ln1352_1_reg_8976_reg[7]\(1),
      O => \mul_ln1352_1_reg_8976[5]_i_11_n_1\
    );
\mul_ln1352_1_reg_8976[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_1_reg_8976_reg[7]\(0),
      I2 => Q(1),
      I3 => \mul_ln1352_1_reg_8976_reg[7]\(2),
      I4 => \mul_ln1352_1_reg_8976_reg[7]\(1),
      I5 => Q(2),
      O => \mul_ln1352_1_reg_8976[5]_i_13_n_1\
    );
\mul_ln1352_1_reg_8976[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \mul_ln1352_1_reg_8976_reg[7]\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \mul_ln1352_1_reg_8976_reg[7]\(1),
      I4 => Q(1),
      I5 => \mul_ln1352_1_reg_8976_reg[7]\(2),
      O => \mul_ln1352_1_reg_8976[5]_i_14_n_1\
    );
\mul_ln1352_1_reg_8976[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_1_reg_8976_reg[7]\(2),
      I2 => Q(1),
      I3 => \mul_ln1352_1_reg_8976_reg[7]\(0),
      I4 => Q(2),
      I5 => \mul_ln1352_1_reg_8976_reg[7]\(1),
      O => \mul_ln1352_1_reg_8976[5]_i_15_n_1\
    );
\mul_ln1352_1_reg_8976[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_1_reg_8976_reg[7]\(2),
      I2 => Q(1),
      I3 => \mul_ln1352_1_reg_8976_reg[7]\(0),
      I4 => Q(2),
      I5 => \mul_ln1352_1_reg_8976_reg[7]\(1),
      O => \mul_ln1352_1_reg_8976[5]_i_16_n_1\
    );
\mul_ln1352_1_reg_8976[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_1_reg_8976_reg[7]\(0),
      I2 => Q(1),
      I3 => \mul_ln1352_1_reg_8976_reg[7]\(2),
      I4 => \mul_ln1352_1_reg_8976_reg[7]\(1),
      I5 => Q(2),
      O => \mul_ln1352_1_reg_8976[5]_i_17_n_1\
    );
\mul_ln1352_1_reg_8976[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \mul_ln1352_1_reg_8976_reg[7]\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \mul_ln1352_1_reg_8976_reg[7]\(1),
      I4 => Q(1),
      I5 => \mul_ln1352_1_reg_8976_reg[7]\(2),
      O => \mul_ln1352_1_reg_8976[5]_i_18_n_1\
    );
\mul_ln1352_1_reg_8976[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \mul_ln1352_1_reg_8976[5]_i_9_n_1\,
      I1 => \mul_ln1352_1_reg_8976_reg[7]\(3),
      I2 => \mul_ln1352_1_reg_8976[5]_i_10_n_1\,
      I3 => \mul_ln1352_1_reg_8976[5]_i_11_n_1\,
      O => \mul_ln1352_1_reg_8976[5]_i_2_n_1\
    );
\mul_ln1352_1_reg_8976[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln1352_1_reg_8976[5]_i_2_n_1\,
      O => \mul_ln1352_1_reg_8976[5]_i_3_n_1\
    );
\mul_ln1352_1_reg_8976[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mul_ln1352_1_reg_8976_reg[7]\(0),
      I1 => Q(3),
      O => \mul_ln1352_1_reg_8976[5]_i_4_n_1\
    );
\mul_ln1352_1_reg_8976[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \mul_ln1352_1_reg_8976[5]_i_2_n_1\,
      I1 => \mul_ln1352_1_reg_8976_reg[5]_i_12_n_1\,
      I2 => Q(3),
      I3 => \mul_ln1352_1_reg_8976[5]_i_13_n_1\,
      I4 => \mul_ln1352_1_reg_8976_reg[7]\(3),
      I5 => \mul_ln1352_1_reg_8976[5]_i_14_n_1\,
      O => \mul_ln1352_1_reg_8976[5]_i_5_n_1\
    );
\mul_ln1352_1_reg_8976[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mul_ln1352_1_reg_8976[5]_i_2_n_1\,
      I1 => Q(3),
      I2 => \mul_ln1352_1_reg_8976_reg[7]\(1),
      O => \mul_ln1352_1_reg_8976[5]_i_6_n_1\
    );
\mul_ln1352_1_reg_8976[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \mul_ln1352_1_reg_8976_reg[7]\(0),
      I2 => \mul_ln1352_1_reg_8976[5]_i_15_n_1\,
      I3 => \mul_ln1352_1_reg_8976_reg[7]\(3),
      I4 => \mul_ln1352_1_reg_8976[5]_i_16_n_1\,
      O => \mul_ln1352_1_reg_8976[5]_i_7_n_1\
    );
\mul_ln1352_1_reg_8976[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \mul_ln1352_1_reg_8976_reg[7]\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \mul_ln1352_1_reg_8976_reg[7]\(0),
      I4 => Q(1),
      I5 => \mul_ln1352_1_reg_8976_reg[7]\(1),
      O => \mul_ln1352_1_reg_8976[5]_i_8_n_1\
    );
\mul_ln1352_1_reg_8976[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_1_reg_8976_reg[7]\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \mul_ln1352_1_reg_8976_reg[7]\(1),
      I5 => \mul_ln1352_1_reg_8976_reg[7]\(2),
      O => \mul_ln1352_1_reg_8976[5]_i_9_n_1\
    );
\mul_ln1352_1_reg_8976[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => DI(0),
      I1 => \mul_ln1352_1_reg_8976_reg[7]\(3),
      I2 => \mul_ln1352_1_reg_8976_reg[7]_0\,
      I3 => Q(3),
      O => \mul_ln1352_1_reg_8976[7]_i_3_n_1\
    );
\mul_ln1352_1_reg_8976_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln1352_1_reg_8976_reg[5]_i_1_n_1\,
      CO(2) => \mul_ln1352_1_reg_8976_reg[5]_i_1_n_2\,
      CO(1) => \mul_ln1352_1_reg_8976_reg[5]_i_1_n_3\,
      CO(0) => \mul_ln1352_1_reg_8976_reg[5]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln1352_1_reg_8976[5]_i_2_n_1\,
      DI(2) => \mul_ln1352_1_reg_8976[5]_i_3_n_1\,
      DI(1) => \mul_ln1352_1_reg_8976[5]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \mul_ln1352_1_reg_8976[5]_i_5_n_1\,
      S(2) => \mul_ln1352_1_reg_8976[5]_i_6_n_1\,
      S(1) => \mul_ln1352_1_reg_8976[5]_i_7_n_1\,
      S(0) => \mul_ln1352_1_reg_8976[5]_i_8_n_1\
    );
\mul_ln1352_1_reg_8976_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mul_ln1352_1_reg_8976[5]_i_17_n_1\,
      I1 => \mul_ln1352_1_reg_8976[5]_i_18_n_1\,
      O => \mul_ln1352_1_reg_8976_reg[5]_i_12_n_1\,
      S => \mul_ln1352_1_reg_8976_reg[7]\(3)
    );
\mul_ln1352_1_reg_8976_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1352_1_reg_8976_reg[5]_i_1_n_1\,
      CO(3 downto 1) => \NLW_mul_ln1352_1_reg_8976_reg[7]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln1352_1_reg_8976_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_mul_ln1352_1_reg_8976_reg[7]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(5 downto 4),
      S(3 downto 1) => B"001",
      S(0) => \mul_ln1352_1_reg_8976[7]_i_3_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_13 is
  port (
    mul_ln1352_fu_5914_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8981_reg[7]_i_10_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8981_reg[8]_i_4_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_13 : entity is "StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_13;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_13 is
  signal \add_ln700_2_reg_8981[7]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_17_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_34_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_35_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_36_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_38_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_39_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_40_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_41_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_58_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_59_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_37_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \NLW_add_ln700_2_reg_8981_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_2_reg_8981_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\add_ln700_2_reg_8981[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \add_ln700_2_reg_8981[7]_i_34_n_1\,
      I1 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(3),
      I2 => \add_ln700_2_reg_8981[7]_i_35_n_1\,
      I3 => \add_ln700_2_reg_8981[7]_i_36_n_1\,
      O => \add_ln700_2_reg_8981[7]_i_13_n_1\
    );
\add_ln700_2_reg_8981[7]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln700_2_reg_8981[7]_i_13_n_1\,
      O => \add_ln700_2_reg_8981[7]_i_14_n_1\
    );
\add_ln700_2_reg_8981[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(0),
      I1 => Q(3),
      O => \add_ln700_2_reg_8981[7]_i_15_n_1\
    );
\add_ln700_2_reg_8981[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \add_ln700_2_reg_8981[7]_i_13_n_1\,
      I1 => \add_ln700_2_reg_8981_reg[7]_i_37_n_1\,
      I2 => Q(3),
      I3 => \add_ln700_2_reg_8981[7]_i_38_n_1\,
      I4 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(3),
      I5 => \add_ln700_2_reg_8981[7]_i_39_n_1\,
      O => \add_ln700_2_reg_8981[7]_i_16_n_1\
    );
\add_ln700_2_reg_8981[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln700_2_reg_8981[7]_i_13_n_1\,
      I1 => Q(3),
      I2 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(1),
      O => \add_ln700_2_reg_8981[7]_i_17_n_1\
    );
\add_ln700_2_reg_8981[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(0),
      I2 => \add_ln700_2_reg_8981[7]_i_40_n_1\,
      I3 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(3),
      I4 => \add_ln700_2_reg_8981[7]_i_41_n_1\,
      O => \add_ln700_2_reg_8981[7]_i_18_n_1\
    );
\add_ln700_2_reg_8981[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(0),
      I4 => Q(1),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(1),
      O => \add_ln700_2_reg_8981[7]_i_19_n_1\
    );
\add_ln700_2_reg_8981[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(1),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(2),
      O => \add_ln700_2_reg_8981[7]_i_34_n_1\
    );
\add_ln700_2_reg_8981[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(1),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(2),
      O => \add_ln700_2_reg_8981[7]_i_35_n_1\
    );
\add_ln700_2_reg_8981[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(3),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(2),
      I4 => Q(2),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(1),
      O => \add_ln700_2_reg_8981[7]_i_36_n_1\
    );
\add_ln700_2_reg_8981[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(2),
      I4 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(1),
      I5 => Q(2),
      O => \add_ln700_2_reg_8981[7]_i_38_n_1\
    );
\add_ln700_2_reg_8981[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(2),
      O => \add_ln700_2_reg_8981[7]_i_39_n_1\
    );
\add_ln700_2_reg_8981[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(1),
      O => \add_ln700_2_reg_8981[7]_i_40_n_1\
    );
\add_ln700_2_reg_8981[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(1),
      O => \add_ln700_2_reg_8981[7]_i_41_n_1\
    );
\add_ln700_2_reg_8981[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(2),
      I4 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(1),
      I5 => Q(2),
      O => \add_ln700_2_reg_8981[7]_i_58_n_1\
    );
\add_ln700_2_reg_8981[7]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(2),
      O => \add_ln700_2_reg_8981[7]_i_59_n_1\
    );
\add_ln700_2_reg_8981[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => DI(0),
      I1 => \add_ln700_2_reg_8981_reg[7]_i_10_0\(3),
      I2 => \add_ln700_2_reg_8981_reg[8]_i_4_0\,
      I3 => Q(3),
      O => \add_ln700_2_reg_8981[8]_i_9_n_1\
    );
\add_ln700_2_reg_8981_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_2_reg_8981_reg[7]_i_10_n_1\,
      CO(2) => \add_ln700_2_reg_8981_reg[7]_i_10_n_2\,
      CO(1) => \add_ln700_2_reg_8981_reg[7]_i_10_n_3\,
      CO(0) => \add_ln700_2_reg_8981_reg[7]_i_10_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_2_reg_8981[7]_i_13_n_1\,
      DI(2) => \add_ln700_2_reg_8981[7]_i_14_n_1\,
      DI(1) => \add_ln700_2_reg_8981[7]_i_15_n_1\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln1352_fu_5914_p2(3 downto 0),
      S(3) => \add_ln700_2_reg_8981[7]_i_16_n_1\,
      S(2) => \add_ln700_2_reg_8981[7]_i_17_n_1\,
      S(1) => \add_ln700_2_reg_8981[7]_i_18_n_1\,
      S(0) => \add_ln700_2_reg_8981[7]_i_19_n_1\
    );
\add_ln700_2_reg_8981_reg[7]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln700_2_reg_8981[7]_i_58_n_1\,
      I1 => \add_ln700_2_reg_8981[7]_i_59_n_1\,
      O => \add_ln700_2_reg_8981_reg[7]_i_37_n_1\,
      S => \add_ln700_2_reg_8981_reg[7]_i_10_0\(3)
    );
\add_ln700_2_reg_8981_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_2_reg_8981_reg[7]_i_10_n_1\,
      CO(3 downto 1) => \NLW_add_ln700_2_reg_8981_reg[8]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln700_2_reg_8981_reg[8]_i_4_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_add_ln700_2_reg_8981_reg[8]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln1352_fu_5914_p2(5 downto 4),
      S(3 downto 1) => B"001",
      S(0) => \add_ln700_2_reg_8981[8]_i_9_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_7 is
  port (
    mul_ln1352_6_fu_6038_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_6_reg_8991_reg[7]_i_12_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_6_reg_8991_reg[8]_i_3_0\ : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_ln1352_4_fu_6016_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_7 : entity is "StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_7;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_7 is
  signal \add_ln700_6_reg_8991[7]_i_27_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_28_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_29_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_30_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_31_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_32_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_33_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_50_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_51_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_52_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_54_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_55_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_56_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_57_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_62_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_63_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_12_n_2\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_12_n_4\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_53_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[8]_i_3_n_4\ : STD_LOGIC;
  signal \^mul_ln1352_6_fu_6038_p2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_add_ln700_6_reg_8991_reg[8]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_6_reg_8991_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  mul_ln1352_6_fu_6038_p2(5 downto 0) <= \^mul_ln1352_6_fu_6038_p2\(5 downto 0);
\add_ln700_6_reg_8991[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \add_ln700_6_reg_8991[7]_i_50_n_1\,
      I1 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(3),
      I2 => \add_ln700_6_reg_8991[7]_i_51_n_1\,
      I3 => \add_ln700_6_reg_8991[7]_i_52_n_1\,
      O => \add_ln700_6_reg_8991[7]_i_27_n_1\
    );
\add_ln700_6_reg_8991[7]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln700_6_reg_8991[7]_i_27_n_1\,
      O => \add_ln700_6_reg_8991[7]_i_28_n_1\
    );
\add_ln700_6_reg_8991[7]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(0),
      I1 => Q(3),
      O => \add_ln700_6_reg_8991[7]_i_29_n_1\
    );
\add_ln700_6_reg_8991[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \add_ln700_6_reg_8991[7]_i_27_n_1\,
      I1 => \add_ln700_6_reg_8991_reg[7]_i_53_n_1\,
      I2 => Q(3),
      I3 => \add_ln700_6_reg_8991[7]_i_54_n_1\,
      I4 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(3),
      I5 => \add_ln700_6_reg_8991[7]_i_55_n_1\,
      O => \add_ln700_6_reg_8991[7]_i_30_n_1\
    );
\add_ln700_6_reg_8991[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln700_6_reg_8991[7]_i_27_n_1\,
      I1 => Q(3),
      I2 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(1),
      O => \add_ln700_6_reg_8991[7]_i_31_n_1\
    );
\add_ln700_6_reg_8991[7]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(0),
      I2 => \add_ln700_6_reg_8991[7]_i_56_n_1\,
      I3 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(3),
      I4 => \add_ln700_6_reg_8991[7]_i_57_n_1\,
      O => \add_ln700_6_reg_8991[7]_i_32_n_1\
    );
\add_ln700_6_reg_8991[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(0),
      I4 => Q(1),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(1),
      O => \add_ln700_6_reg_8991[7]_i_33_n_1\
    );
\add_ln700_6_reg_8991[7]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(1),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(2),
      O => \add_ln700_6_reg_8991[7]_i_50_n_1\
    );
\add_ln700_6_reg_8991[7]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(1),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(2),
      O => \add_ln700_6_reg_8991[7]_i_51_n_1\
    );
\add_ln700_6_reg_8991[7]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(3),
      I2 => Q(1),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(2),
      I4 => Q(2),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(1),
      O => \add_ln700_6_reg_8991[7]_i_52_n_1\
    );
\add_ln700_6_reg_8991[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(2),
      I4 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(1),
      I5 => Q(2),
      O => \add_ln700_6_reg_8991[7]_i_54_n_1\
    );
\add_ln700_6_reg_8991[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(2),
      O => \add_ln700_6_reg_8991[7]_i_55_n_1\
    );
\add_ln700_6_reg_8991[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(1),
      O => \add_ln700_6_reg_8991[7]_i_56_n_1\
    );
\add_ln700_6_reg_8991[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(1),
      O => \add_ln700_6_reg_8991[7]_i_57_n_1\
    );
\add_ln700_6_reg_8991[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^mul_ln1352_6_fu_6038_p2\(5),
      I1 => p(1),
      I2 => mul_ln1352_4_fu_6016_p2(1),
      I3 => \^mul_ln1352_6_fu_6038_p2\(4),
      I4 => p(0),
      I5 => mul_ln1352_4_fu_6016_p2(0),
      O => S(0)
    );
\add_ln700_6_reg_8991[7]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(2),
      I4 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(1),
      I5 => Q(2),
      O => \add_ln700_6_reg_8991[7]_i_62_n_1\
    );
\add_ln700_6_reg_8991[7]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(2),
      O => \add_ln700_6_reg_8991[7]_i_63_n_1\
    );
\add_ln700_6_reg_8991[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => DI(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_12_0\(3),
      I2 => \add_ln700_6_reg_8991_reg[8]_i_3_0\,
      I3 => Q(3),
      O => \add_ln700_6_reg_8991[8]_i_7_n_1\
    );
\add_ln700_6_reg_8991_reg[7]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_6_reg_8991_reg[7]_i_12_n_1\,
      CO(2) => \add_ln700_6_reg_8991_reg[7]_i_12_n_2\,
      CO(1) => \add_ln700_6_reg_8991_reg[7]_i_12_n_3\,
      CO(0) => \add_ln700_6_reg_8991_reg[7]_i_12_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_6_reg_8991[7]_i_27_n_1\,
      DI(2) => \add_ln700_6_reg_8991[7]_i_28_n_1\,
      DI(1) => \add_ln700_6_reg_8991[7]_i_29_n_1\,
      DI(0) => '0',
      O(3 downto 0) => \^mul_ln1352_6_fu_6038_p2\(3 downto 0),
      S(3) => \add_ln700_6_reg_8991[7]_i_30_n_1\,
      S(2) => \add_ln700_6_reg_8991[7]_i_31_n_1\,
      S(1) => \add_ln700_6_reg_8991[7]_i_32_n_1\,
      S(0) => \add_ln700_6_reg_8991[7]_i_33_n_1\
    );
\add_ln700_6_reg_8991_reg[7]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln700_6_reg_8991[7]_i_62_n_1\,
      I1 => \add_ln700_6_reg_8991[7]_i_63_n_1\,
      O => \add_ln700_6_reg_8991_reg[7]_i_53_n_1\,
      S => \add_ln700_6_reg_8991_reg[7]_i_12_0\(3)
    );
\add_ln700_6_reg_8991_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_6_reg_8991_reg[7]_i_12_n_1\,
      CO(3 downto 1) => \NLW_add_ln700_6_reg_8991_reg[8]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln700_6_reg_8991_reg[8]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_add_ln700_6_reg_8991_reg[8]_i_3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^mul_ln1352_6_fu_6038_p2\(5 downto 4),
      S(3 downto 1) => B"001",
      S(0) => \add_ln700_6_reg_8991[8]_i_7_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_ln1352_5_reg_8986_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_ln1352_5_reg_8986_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_8 : entity is "StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_8;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_8 is
  signal \mul_ln1352_5_reg_8986[5]_i_10_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[5]_i_11_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[5]_i_13_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[5]_i_14_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[5]_i_15_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[5]_i_16_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[5]_i_17_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[5]_i_18_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[5]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[5]_i_3_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[5]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[5]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[5]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[5]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[5]_i_8_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[5]_i_9_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[7]_i_3_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986_reg[5]_i_12_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \NLW_mul_ln1352_5_reg_8986_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln1352_5_reg_8986_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\mul_ln1352_5_reg_8986[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_5_reg_8986_reg[7]\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \mul_ln1352_5_reg_8986_reg[7]\(1),
      I5 => \mul_ln1352_5_reg_8986_reg[7]\(2),
      O => \mul_ln1352_5_reg_8986[5]_i_10_n_1\
    );
\mul_ln1352_5_reg_8986[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_5_reg_8986_reg[7]\(3),
      I2 => Q(1),
      I3 => \mul_ln1352_5_reg_8986_reg[7]\(2),
      I4 => Q(2),
      I5 => \mul_ln1352_5_reg_8986_reg[7]\(1),
      O => \mul_ln1352_5_reg_8986[5]_i_11_n_1\
    );
\mul_ln1352_5_reg_8986[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_5_reg_8986_reg[7]\(0),
      I2 => Q(1),
      I3 => \mul_ln1352_5_reg_8986_reg[7]\(2),
      I4 => \mul_ln1352_5_reg_8986_reg[7]\(1),
      I5 => Q(2),
      O => \mul_ln1352_5_reg_8986[5]_i_13_n_1\
    );
\mul_ln1352_5_reg_8986[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \mul_ln1352_5_reg_8986_reg[7]\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \mul_ln1352_5_reg_8986_reg[7]\(1),
      I4 => Q(1),
      I5 => \mul_ln1352_5_reg_8986_reg[7]\(2),
      O => \mul_ln1352_5_reg_8986[5]_i_14_n_1\
    );
\mul_ln1352_5_reg_8986[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_5_reg_8986_reg[7]\(2),
      I2 => Q(1),
      I3 => \mul_ln1352_5_reg_8986_reg[7]\(0),
      I4 => Q(2),
      I5 => \mul_ln1352_5_reg_8986_reg[7]\(1),
      O => \mul_ln1352_5_reg_8986[5]_i_15_n_1\
    );
\mul_ln1352_5_reg_8986[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_5_reg_8986_reg[7]\(2),
      I2 => Q(1),
      I3 => \mul_ln1352_5_reg_8986_reg[7]\(0),
      I4 => Q(2),
      I5 => \mul_ln1352_5_reg_8986_reg[7]\(1),
      O => \mul_ln1352_5_reg_8986[5]_i_16_n_1\
    );
\mul_ln1352_5_reg_8986[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_5_reg_8986_reg[7]\(0),
      I2 => Q(1),
      I3 => \mul_ln1352_5_reg_8986_reg[7]\(2),
      I4 => \mul_ln1352_5_reg_8986_reg[7]\(1),
      I5 => Q(2),
      O => \mul_ln1352_5_reg_8986[5]_i_17_n_1\
    );
\mul_ln1352_5_reg_8986[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \mul_ln1352_5_reg_8986_reg[7]\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \mul_ln1352_5_reg_8986_reg[7]\(1),
      I4 => Q(1),
      I5 => \mul_ln1352_5_reg_8986_reg[7]\(2),
      O => \mul_ln1352_5_reg_8986[5]_i_18_n_1\
    );
\mul_ln1352_5_reg_8986[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \mul_ln1352_5_reg_8986[5]_i_9_n_1\,
      I1 => \mul_ln1352_5_reg_8986_reg[7]\(3),
      I2 => \mul_ln1352_5_reg_8986[5]_i_10_n_1\,
      I3 => \mul_ln1352_5_reg_8986[5]_i_11_n_1\,
      O => \mul_ln1352_5_reg_8986[5]_i_2_n_1\
    );
\mul_ln1352_5_reg_8986[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_ln1352_5_reg_8986[5]_i_2_n_1\,
      O => \mul_ln1352_5_reg_8986[5]_i_3_n_1\
    );
\mul_ln1352_5_reg_8986[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mul_ln1352_5_reg_8986_reg[7]\(0),
      I1 => Q(3),
      O => \mul_ln1352_5_reg_8986[5]_i_4_n_1\
    );
\mul_ln1352_5_reg_8986[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \mul_ln1352_5_reg_8986[5]_i_2_n_1\,
      I1 => \mul_ln1352_5_reg_8986_reg[5]_i_12_n_1\,
      I2 => Q(3),
      I3 => \mul_ln1352_5_reg_8986[5]_i_13_n_1\,
      I4 => \mul_ln1352_5_reg_8986_reg[7]\(3),
      I5 => \mul_ln1352_5_reg_8986[5]_i_14_n_1\,
      O => \mul_ln1352_5_reg_8986[5]_i_5_n_1\
    );
\mul_ln1352_5_reg_8986[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mul_ln1352_5_reg_8986[5]_i_2_n_1\,
      I1 => Q(3),
      I2 => \mul_ln1352_5_reg_8986_reg[7]\(1),
      O => \mul_ln1352_5_reg_8986[5]_i_6_n_1\
    );
\mul_ln1352_5_reg_8986[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \mul_ln1352_5_reg_8986_reg[7]\(0),
      I2 => \mul_ln1352_5_reg_8986[5]_i_15_n_1\,
      I3 => \mul_ln1352_5_reg_8986_reg[7]\(3),
      I4 => \mul_ln1352_5_reg_8986[5]_i_16_n_1\,
      O => \mul_ln1352_5_reg_8986[5]_i_7_n_1\
    );
\mul_ln1352_5_reg_8986[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \mul_ln1352_5_reg_8986_reg[7]\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \mul_ln1352_5_reg_8986_reg[7]\(0),
      I4 => Q(1),
      I5 => \mul_ln1352_5_reg_8986_reg[7]\(1),
      O => \mul_ln1352_5_reg_8986[5]_i_8_n_1\
    );
\mul_ln1352_5_reg_8986[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \mul_ln1352_5_reg_8986_reg[7]\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \mul_ln1352_5_reg_8986_reg[7]\(1),
      I5 => \mul_ln1352_5_reg_8986_reg[7]\(2),
      O => \mul_ln1352_5_reg_8986[5]_i_9_n_1\
    );
\mul_ln1352_5_reg_8986[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => DI(0),
      I1 => \mul_ln1352_5_reg_8986_reg[7]\(3),
      I2 => \mul_ln1352_5_reg_8986_reg[7]_0\,
      I3 => Q(3),
      O => \mul_ln1352_5_reg_8986[7]_i_3_n_1\
    );
\mul_ln1352_5_reg_8986_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln1352_5_reg_8986_reg[5]_i_1_n_1\,
      CO(2) => \mul_ln1352_5_reg_8986_reg[5]_i_1_n_2\,
      CO(1) => \mul_ln1352_5_reg_8986_reg[5]_i_1_n_3\,
      CO(0) => \mul_ln1352_5_reg_8986_reg[5]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \mul_ln1352_5_reg_8986[5]_i_2_n_1\,
      DI(2) => \mul_ln1352_5_reg_8986[5]_i_3_n_1\,
      DI(1) => \mul_ln1352_5_reg_8986[5]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \mul_ln1352_5_reg_8986[5]_i_5_n_1\,
      S(2) => \mul_ln1352_5_reg_8986[5]_i_6_n_1\,
      S(1) => \mul_ln1352_5_reg_8986[5]_i_7_n_1\,
      S(0) => \mul_ln1352_5_reg_8986[5]_i_8_n_1\
    );
\mul_ln1352_5_reg_8986_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mul_ln1352_5_reg_8986[5]_i_17_n_1\,
      I1 => \mul_ln1352_5_reg_8986[5]_i_18_n_1\,
      O => \mul_ln1352_5_reg_8986_reg[5]_i_12_n_1\,
      S => \mul_ln1352_5_reg_8986_reg[7]\(3)
    );
\mul_ln1352_5_reg_8986_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln1352_5_reg_8986_reg[5]_i_1_n_1\,
      CO(3 downto 1) => \NLW_mul_ln1352_5_reg_8986_reg[7]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \mul_ln1352_5_reg_8986_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_mul_ln1352_5_reg_8986_reg[7]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(5 downto 4),
      S(3 downto 1) => B"001",
      S(0) => \mul_ln1352_5_reg_8986[7]_i_3_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_9 is
  port (
    mul_ln1352_4_fu_6016_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_6_reg_8991_reg[7]_i_10_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_6_reg_8991_reg[8]_i_4_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_9 : entity is "StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_9;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_9 is
  signal \add_ln700_6_reg_8991[7]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_17_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_34_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_35_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_36_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_38_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_39_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_40_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_41_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_58_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_59_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_10_n_2\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_10_n_4\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_37_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[8]_i_4_n_4\ : STD_LOGIC;
  signal \NLW_add_ln700_6_reg_8991_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_6_reg_8991_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
\add_ln700_6_reg_8991[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \add_ln700_6_reg_8991[7]_i_34_n_1\,
      I1 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(3),
      I2 => \add_ln700_6_reg_8991[7]_i_35_n_1\,
      I3 => \add_ln700_6_reg_8991[7]_i_36_n_1\,
      O => \add_ln700_6_reg_8991[7]_i_13_n_1\
    );
\add_ln700_6_reg_8991[7]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln700_6_reg_8991[7]_i_13_n_1\,
      O => \add_ln700_6_reg_8991[7]_i_14_n_1\
    );
\add_ln700_6_reg_8991[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(0),
      I1 => Q(3),
      O => \add_ln700_6_reg_8991[7]_i_15_n_1\
    );
\add_ln700_6_reg_8991[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \add_ln700_6_reg_8991[7]_i_13_n_1\,
      I1 => \add_ln700_6_reg_8991_reg[7]_i_37_n_1\,
      I2 => Q(3),
      I3 => \add_ln700_6_reg_8991[7]_i_38_n_1\,
      I4 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(3),
      I5 => \add_ln700_6_reg_8991[7]_i_39_n_1\,
      O => \add_ln700_6_reg_8991[7]_i_16_n_1\
    );
\add_ln700_6_reg_8991[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln700_6_reg_8991[7]_i_13_n_1\,
      I1 => Q(3),
      I2 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(1),
      O => \add_ln700_6_reg_8991[7]_i_17_n_1\
    );
\add_ln700_6_reg_8991[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => Q(3),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(0),
      I2 => \add_ln700_6_reg_8991[7]_i_40_n_1\,
      I3 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(3),
      I4 => \add_ln700_6_reg_8991[7]_i_41_n_1\,
      O => \add_ln700_6_reg_8991[7]_i_18_n_1\
    );
\add_ln700_6_reg_8991[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4B77788878887888"
    )
        port map (
      I0 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(2),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(0),
      I4 => Q(1),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(1),
      O => \add_ln700_6_reg_8991[7]_i_19_n_1\
    );
\add_ln700_6_reg_8991[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000008008000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(1),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(2),
      O => \add_ln700_6_reg_8991[7]_i_34_n_1\
    );
\add_ln700_6_reg_8991[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA80800080000000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(1),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(2),
      O => \add_ln700_6_reg_8991[7]_i_35_n_1\
    );
\add_ln700_6_reg_8991[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"37484F3FB03F4F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(3),
      I2 => Q(1),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(2),
      I4 => Q(2),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(1),
      O => \add_ln700_6_reg_8991[7]_i_36_n_1\
    );
\add_ln700_6_reg_8991[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FF00000F800F00"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(2),
      I4 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(1),
      I5 => Q(2),
      O => \add_ln700_6_reg_8991[7]_i_38_n_1\
    );
\add_ln700_6_reg_8991[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFF0F0C0F0"
    )
        port map (
      I0 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(2),
      O => \add_ln700_6_reg_8991[7]_i_39_n_1\
    );
\add_ln700_6_reg_8991[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8409FBFB73F3F3F"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(1),
      O => \add_ln700_6_reg_8991[7]_i_40_n_1\
    );
\add_ln700_6_reg_8991[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"12EA35151D959595"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(2),
      I2 => Q(1),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(0),
      I4 => Q(2),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(1),
      O => \add_ln700_6_reg_8991[7]_i_41_n_1\
    );
\add_ln700_6_reg_8991[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFF00F080F000"
    )
        port map (
      I0 => Q(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(0),
      I2 => Q(1),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(2),
      I4 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(1),
      I5 => Q(2),
      O => \add_ln700_6_reg_8991[7]_i_58_n_1\
    );
\add_ln700_6_reg_8991[7]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000F0F0C0F0"
    )
        port map (
      I0 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(1),
      I4 => Q(1),
      I5 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(2),
      O => \add_ln700_6_reg_8991[7]_i_59_n_1\
    );
\add_ln700_6_reg_8991[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => DI(0),
      I1 => \add_ln700_6_reg_8991_reg[7]_i_10_0\(3),
      I2 => \add_ln700_6_reg_8991_reg[8]_i_4_0\,
      I3 => Q(3),
      O => \add_ln700_6_reg_8991[8]_i_9_n_1\
    );
\add_ln700_6_reg_8991_reg[7]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_6_reg_8991_reg[7]_i_10_n_1\,
      CO(2) => \add_ln700_6_reg_8991_reg[7]_i_10_n_2\,
      CO(1) => \add_ln700_6_reg_8991_reg[7]_i_10_n_3\,
      CO(0) => \add_ln700_6_reg_8991_reg[7]_i_10_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_6_reg_8991[7]_i_13_n_1\,
      DI(2) => \add_ln700_6_reg_8991[7]_i_14_n_1\,
      DI(1) => \add_ln700_6_reg_8991[7]_i_15_n_1\,
      DI(0) => '0',
      O(3 downto 0) => mul_ln1352_4_fu_6016_p2(3 downto 0),
      S(3) => \add_ln700_6_reg_8991[7]_i_16_n_1\,
      S(2) => \add_ln700_6_reg_8991[7]_i_17_n_1\,
      S(1) => \add_ln700_6_reg_8991[7]_i_18_n_1\,
      S(0) => \add_ln700_6_reg_8991[7]_i_19_n_1\
    );
\add_ln700_6_reg_8991_reg[7]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln700_6_reg_8991[7]_i_58_n_1\,
      I1 => \add_ln700_6_reg_8991[7]_i_59_n_1\,
      O => \add_ln700_6_reg_8991_reg[7]_i_37_n_1\,
      S => \add_ln700_6_reg_8991_reg[7]_i_10_0\(3)
    );
\add_ln700_6_reg_8991_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_6_reg_8991_reg[7]_i_10_n_1\,
      CO(3 downto 1) => \NLW_add_ln700_6_reg_8991_reg[8]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln700_6_reg_8991_reg[8]_i_4_n_4\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_add_ln700_6_reg_8991_reg[8]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => mul_ln1352_4_fu_6016_p2(5 downto 4),
      S(3 downto 1) => B"001",
      S(0) => \add_ln700_6_reg_8991[8]_i_9_n_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_ibuf is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[10]_0\ : out STD_LOGIC;
    \ireg_reg[10]_1\ : out STD_LOGIC;
    \ireg_reg[10]_2\ : out STD_LOGIC;
    \ireg_reg[10]_3\ : out STD_LOGIC;
    \ireg_reg[9]_0\ : out STD_LOGIC;
    \ireg_reg[9]_1\ : out STD_LOGIC;
    \ireg_reg[9]_2\ : out STD_LOGIC;
    \ireg_reg[9]_3\ : out STD_LOGIC;
    \ireg_reg[2]_0\ : out STD_LOGIC;
    \ireg_reg[2]_1\ : out STD_LOGIC;
    \ireg_reg[2]_2\ : out STD_LOGIC;
    \ireg_reg[2]_3\ : out STD_LOGIC;
    \ireg_reg[3]_0\ : out STD_LOGIC;
    \ireg_reg[3]_1\ : out STD_LOGIC;
    \ireg_reg[3]_2\ : out STD_LOGIC;
    \ireg_reg[3]_3\ : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    \ireg_reg[0]_1\ : out STD_LOGIC;
    \ireg_reg[0]_2\ : out STD_LOGIC;
    \ireg_reg[0]_3\ : out STD_LOGIC;
    \ireg_reg[15]_0\ : out STD_LOGIC;
    \ireg_reg[15]_1\ : out STD_LOGIC;
    \ireg_reg[15]_2\ : out STD_LOGIC;
    \ireg_reg[15]_3\ : out STD_LOGIC;
    \ireg_reg[14]_0\ : out STD_LOGIC;
    \ireg_reg[14]_1\ : out STD_LOGIC;
    \ireg_reg[14]_2\ : out STD_LOGIC;
    \ireg_reg[14]_3\ : out STD_LOGIC;
    \ireg_reg[13]_0\ : out STD_LOGIC;
    \ireg_reg[13]_1\ : out STD_LOGIC;
    \ireg_reg[13]_2\ : out STD_LOGIC;
    \ireg_reg[13]_3\ : out STD_LOGIC;
    \ireg_reg[12]_0\ : out STD_LOGIC;
    \ireg_reg[12]_1\ : out STD_LOGIC;
    \ireg_reg[12]_2\ : out STD_LOGIC;
    \ireg_reg[12]_3\ : out STD_LOGIC;
    \ireg_reg[11]_0\ : out STD_LOGIC;
    \ireg_reg[11]_1\ : out STD_LOGIC;
    \ireg_reg[11]_2\ : out STD_LOGIC;
    \ireg_reg[11]_3\ : out STD_LOGIC;
    \ireg_reg[1]_0\ : out STD_LOGIC;
    \ireg_reg[1]_1\ : out STD_LOGIC;
    \ireg_reg[1]_2\ : out STD_LOGIC;
    \ireg_reg[1]_3\ : out STD_LOGIC;
    \ireg_reg[6]_0\ : out STD_LOGIC;
    \ireg_reg[6]_1\ : out STD_LOGIC;
    \ireg_reg[6]_2\ : out STD_LOGIC;
    \ireg_reg[6]_3\ : out STD_LOGIC;
    \ireg_reg[8]_0\ : out STD_LOGIC;
    \ireg_reg[8]_1\ : out STD_LOGIC;
    \ireg_reg[8]_2\ : out STD_LOGIC;
    \ireg_reg[8]_3\ : out STD_LOGIC;
    \ireg_reg[7]_0\ : out STD_LOGIC;
    \ireg_reg[7]_1\ : out STD_LOGIC;
    \ireg_reg[7]_2\ : out STD_LOGIC;
    \ireg_reg[7]_3\ : out STD_LOGIC;
    \ireg_reg[4]_0\ : out STD_LOGIC;
    \ireg_reg[4]_1\ : out STD_LOGIC;
    \ireg_reg[4]_2\ : out STD_LOGIC;
    \ireg_reg[4]_3\ : out STD_LOGIC;
    \ireg_reg[5]_0\ : out STD_LOGIC;
    \ireg_reg[5]_1\ : out STD_LOGIC;
    \ireg_reg[5]_2\ : out STD_LOGIC;
    \ireg_reg[5]_3\ : out STD_LOGIC;
    in0_V_V_TREADY : out STD_LOGIC;
    \ireg_reg[16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_ibuf : entity is "ibuf";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_ibuf;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_ibuf is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in0_V_V_TREADY_INST_0 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \odata[0]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \odata[10]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \odata[11]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \odata[12]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \odata[13]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \odata[14]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \odata[15]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \odata[16]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \odata[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \odata[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \odata[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \odata[4]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \odata[5]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \odata[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \odata[7]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \odata[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \odata[9]_i_1\ : label is "soft_lutpair46";
begin
  Q(0) <= \^q\(0);
in0_V_V_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[16]_0\(16),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in0_V_V_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(16),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[16]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[16]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[0]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[16]_0\(0),
      I2 => \^q\(0),
      O => \ireg_reg[0]_0\
    );
\odata[0]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[16]_0\(0),
      I2 => \^q\(0),
      O => \ireg_reg[0]_1\
    );
\odata[0]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[16]_0\(0),
      I2 => \^q\(0),
      O => \ireg_reg[0]_2\
    );
\odata[0]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[16]_0\(0),
      I2 => \^q\(0),
      O => \ireg_reg[0]_3\
    );
\odata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[16]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[10]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[16]_0\(10),
      I2 => \^q\(0),
      O => \ireg_reg[10]_0\
    );
\odata[10]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[16]_0\(10),
      I2 => \^q\(0),
      O => \ireg_reg[10]_1\
    );
\odata[10]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[16]_0\(10),
      I2 => \^q\(0),
      O => \ireg_reg[10]_2\
    );
\odata[10]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[16]_0\(10),
      I2 => \^q\(0),
      O => \ireg_reg[10]_3\
    );
\odata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[16]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[11]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[16]_0\(11),
      I2 => \^q\(0),
      O => \ireg_reg[11]_0\
    );
\odata[11]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[16]_0\(11),
      I2 => \^q\(0),
      O => \ireg_reg[11]_1\
    );
\odata[11]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[16]_0\(11),
      I2 => \^q\(0),
      O => \ireg_reg[11]_2\
    );
\odata[11]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[16]_0\(11),
      I2 => \^q\(0),
      O => \ireg_reg[11]_3\
    );
\odata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[16]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[12]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[16]_0\(12),
      I2 => \^q\(0),
      O => \ireg_reg[12]_0\
    );
\odata[12]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[16]_0\(12),
      I2 => \^q\(0),
      O => \ireg_reg[12]_1\
    );
\odata[12]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[16]_0\(12),
      I2 => \^q\(0),
      O => \ireg_reg[12]_2\
    );
\odata[12]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[16]_0\(12),
      I2 => \^q\(0),
      O => \ireg_reg[12]_3\
    );
\odata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[16]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[13]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[16]_0\(13),
      I2 => \^q\(0),
      O => \ireg_reg[13]_0\
    );
\odata[13]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[16]_0\(13),
      I2 => \^q\(0),
      O => \ireg_reg[13]_1\
    );
\odata[13]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[16]_0\(13),
      I2 => \^q\(0),
      O => \ireg_reg[13]_2\
    );
\odata[13]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[16]_0\(13),
      I2 => \^q\(0),
      O => \ireg_reg[13]_3\
    );
\odata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[16]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[14]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[16]_0\(14),
      I2 => \^q\(0),
      O => \ireg_reg[14]_0\
    );
\odata[14]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[16]_0\(14),
      I2 => \^q\(0),
      O => \ireg_reg[14]_1\
    );
\odata[14]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[16]_0\(14),
      I2 => \^q\(0),
      O => \ireg_reg[14]_2\
    );
\odata[14]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[16]_0\(14),
      I2 => \^q\(0),
      O => \ireg_reg[14]_3\
    );
\odata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[16]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[15]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[16]_0\(15),
      I2 => \^q\(0),
      O => \ireg_reg[15]_0\
    );
\odata[15]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[16]_0\(15),
      I2 => \^q\(0),
      O => \ireg_reg[15]_1\
    );
\odata[15]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[16]_0\(15),
      I2 => \^q\(0),
      O => \ireg_reg[15]_2\
    );
\odata[15]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[16]_0\(15),
      I2 => \^q\(0),
      O => \ireg_reg[15]_3\
    );
\odata[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[16]_0\(16),
      I1 => \^q\(0),
      O => D(16)
    );
\odata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[16]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[1]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[16]_0\(1),
      I2 => \^q\(0),
      O => \ireg_reg[1]_0\
    );
\odata[1]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[16]_0\(1),
      I2 => \^q\(0),
      O => \ireg_reg[1]_1\
    );
\odata[1]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[16]_0\(1),
      I2 => \^q\(0),
      O => \ireg_reg[1]_2\
    );
\odata[1]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[16]_0\(1),
      I2 => \^q\(0),
      O => \ireg_reg[1]_3\
    );
\odata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[16]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[2]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[16]_0\(2),
      I2 => \^q\(0),
      O => \ireg_reg[2]_0\
    );
\odata[2]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[16]_0\(2),
      I2 => \^q\(0),
      O => \ireg_reg[2]_1\
    );
\odata[2]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[16]_0\(2),
      I2 => \^q\(0),
      O => \ireg_reg[2]_2\
    );
\odata[2]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[16]_0\(2),
      I2 => \^q\(0),
      O => \ireg_reg[2]_3\
    );
\odata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[16]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[3]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[16]_0\(3),
      I2 => \^q\(0),
      O => \ireg_reg[3]_0\
    );
\odata[3]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[16]_0\(3),
      I2 => \^q\(0),
      O => \ireg_reg[3]_1\
    );
\odata[3]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[16]_0\(3),
      I2 => \^q\(0),
      O => \ireg_reg[3]_2\
    );
\odata[3]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[16]_0\(3),
      I2 => \^q\(0),
      O => \ireg_reg[3]_3\
    );
\odata[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[16]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[4]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[16]_0\(4),
      I2 => \^q\(0),
      O => \ireg_reg[4]_0\
    );
\odata[4]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[16]_0\(4),
      I2 => \^q\(0),
      O => \ireg_reg[4]_1\
    );
\odata[4]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[16]_0\(4),
      I2 => \^q\(0),
      O => \ireg_reg[4]_2\
    );
\odata[4]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[16]_0\(4),
      I2 => \^q\(0),
      O => \ireg_reg[4]_3\
    );
\odata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[16]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[5]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[16]_0\(5),
      I2 => \^q\(0),
      O => \ireg_reg[5]_0\
    );
\odata[5]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[16]_0\(5),
      I2 => \^q\(0),
      O => \ireg_reg[5]_1\
    );
\odata[5]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[16]_0\(5),
      I2 => \^q\(0),
      O => \ireg_reg[5]_2\
    );
\odata[5]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[16]_0\(5),
      I2 => \^q\(0),
      O => \ireg_reg[5]_3\
    );
\odata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[16]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[6]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[16]_0\(6),
      I2 => \^q\(0),
      O => \ireg_reg[6]_0\
    );
\odata[6]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[16]_0\(6),
      I2 => \^q\(0),
      O => \ireg_reg[6]_1\
    );
\odata[6]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[16]_0\(6),
      I2 => \^q\(0),
      O => \ireg_reg[6]_2\
    );
\odata[6]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[16]_0\(6),
      I2 => \^q\(0),
      O => \ireg_reg[6]_3\
    );
\odata[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[16]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[7]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[16]_0\(7),
      I2 => \^q\(0),
      O => \ireg_reg[7]_0\
    );
\odata[7]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[16]_0\(7),
      I2 => \^q\(0),
      O => \ireg_reg[7]_1\
    );
\odata[7]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[16]_0\(7),
      I2 => \^q\(0),
      O => \ireg_reg[7]_2\
    );
\odata[7]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[16]_0\(7),
      I2 => \^q\(0),
      O => \ireg_reg[7]_3\
    );
\odata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[16]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[8]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[16]_0\(8),
      I2 => \^q\(0),
      O => \ireg_reg[8]_0\
    );
\odata[8]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[16]_0\(8),
      I2 => \^q\(0),
      O => \ireg_reg[8]_1\
    );
\odata[8]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[16]_0\(8),
      I2 => \^q\(0),
      O => \ireg_reg[8]_2\
    );
\odata[8]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[16]_0\(8),
      I2 => \^q\(0),
      O => \ireg_reg[8]_3\
    );
\odata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[16]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
\odata[9]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[16]_0\(9),
      I2 => \^q\(0),
      O => \ireg_reg[9]_0\
    );
\odata[9]_rep_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[16]_0\(9),
      I2 => \^q\(0),
      O => \ireg_reg[9]_1\
    );
\odata[9]_rep_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[16]_0\(9),
      I2 => \^q\(0),
      O => \ireg_reg[9]_2\
    );
\odata[9]_rep_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[16]_0\(9),
      I2 => \^q\(0),
      O => \ireg_reg[9]_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_ibuf__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    weights_V_V_TREADY : out STD_LOGIC;
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_ibuf__parameterized0\ : entity is "ibuf";
end \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_ibuf__parameterized0\;

architecture STRUCTURE of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_ibuf__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \odata[10]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \odata[11]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \odata[12]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \odata[13]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \odata[14]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \odata[15]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \odata[16]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \odata[17]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \odata[18]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \odata[19]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \odata[1]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \odata[20]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \odata[21]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \odata[22]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \odata[23]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \odata[24]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \odata[25]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \odata[26]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \odata[27]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \odata[28]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \odata[29]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \odata[2]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \odata[30]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \odata[31]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \odata[32]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \odata[3]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \odata[4]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \odata[5]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \odata[6]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \odata[7]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \odata[8]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \odata[9]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of weights_V_V_TREADY_INST_0 : label is "soft_lutpair72";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => \^q\(0),
      O => D(32)
    );
\odata[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
weights_V_V_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => weights_V_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_ibuf__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ireg_reg[8]_0\ : out STD_LOGIC;
    \ireg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_ibuf__parameterized1\ : entity is "ibuf";
end \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_ibuf__parameterized1\;

architecture STRUCTURE of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_ibuf__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[3]_i_1__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \odata[7]_i_3\ : label is "soft_lutpair53";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_1\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_1\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_1\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_1\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_1\(4),
      Q => \^q\(3),
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_1\(5),
      Q => \^q\(4),
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_1\(6),
      Q => \^q\(5),
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_1\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[8]_1\(8),
      Q => \^q\(6),
      R => SR(0)
    );
\odata[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[8]_1\(3),
      I2 => \^q\(6),
      O => D(0)
    );
\odata[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(6),
      I1 => ap_rst_n,
      O => \ireg_reg[8]_0\
    );
\odata[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[8]_1\(7),
      I2 => \^q\(6),
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_obuf is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[15]_rep_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \odata_reg[15]_rep__0_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \odata_reg[15]_rep__1_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \odata_reg[15]_rep__2_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[16]\ : in STD_LOGIC;
    \odata_reg[5]_rep__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[5]_rep__2_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_clk : in STD_LOGIC;
    \odata_reg[10]_rep_0\ : in STD_LOGIC;
    \odata_reg[10]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[10]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[10]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[9]_rep_0\ : in STD_LOGIC;
    \odata_reg[9]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[9]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[9]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[2]_rep_0\ : in STD_LOGIC;
    \odata_reg[2]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[2]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[2]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[3]_rep_0\ : in STD_LOGIC;
    \odata_reg[3]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[3]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[3]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[0]_rep_0\ : in STD_LOGIC;
    \odata_reg[0]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[0]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[0]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[15]_rep_1\ : in STD_LOGIC;
    \odata_reg[15]_rep__0_1\ : in STD_LOGIC;
    \odata_reg[15]_rep__1_1\ : in STD_LOGIC;
    \odata_reg[15]_rep__2_1\ : in STD_LOGIC;
    \odata_reg[14]_rep_0\ : in STD_LOGIC;
    \odata_reg[14]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[14]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[14]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[13]_rep_0\ : in STD_LOGIC;
    \odata_reg[13]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[13]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[13]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[12]_rep_0\ : in STD_LOGIC;
    \odata_reg[12]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[12]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[12]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[11]_rep_0\ : in STD_LOGIC;
    \odata_reg[11]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[11]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[11]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[1]_rep_0\ : in STD_LOGIC;
    \odata_reg[1]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[1]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[1]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[6]_rep_0\ : in STD_LOGIC;
    \odata_reg[6]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[6]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[6]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[8]_rep_0\ : in STD_LOGIC;
    \odata_reg[8]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[8]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[8]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[7]_rep_0\ : in STD_LOGIC;
    \odata_reg[7]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[7]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[7]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[4]_rep_0\ : in STD_LOGIC;
    \odata_reg[4]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[4]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[4]_rep__2_0\ : in STD_LOGIC;
    \odata_reg[5]_rep_0\ : in STD_LOGIC;
    \odata_reg[5]_rep__0_0\ : in STD_LOGIC;
    \odata_reg[5]_rep__1_0\ : in STD_LOGIC;
    \odata_reg[5]_rep__2_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_obuf : entity is "obuf";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_obuf;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_obuf is
  signal \^q\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[16]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ireg[16]_i_2\ : label is "soft_lutpair52";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \odata_reg[0]\ : label is "odata_reg[0]";
  attribute ORIG_CELL_NAME of \odata_reg[0]_rep\ : label is "odata_reg[0]";
  attribute ORIG_CELL_NAME of \odata_reg[0]_rep__0\ : label is "odata_reg[0]";
  attribute ORIG_CELL_NAME of \odata_reg[0]_rep__1\ : label is "odata_reg[0]";
  attribute ORIG_CELL_NAME of \odata_reg[0]_rep__2\ : label is "odata_reg[0]";
  attribute ORIG_CELL_NAME of \odata_reg[10]\ : label is "odata_reg[10]";
  attribute ORIG_CELL_NAME of \odata_reg[10]_rep\ : label is "odata_reg[10]";
  attribute ORIG_CELL_NAME of \odata_reg[10]_rep__0\ : label is "odata_reg[10]";
  attribute ORIG_CELL_NAME of \odata_reg[10]_rep__1\ : label is "odata_reg[10]";
  attribute ORIG_CELL_NAME of \odata_reg[10]_rep__2\ : label is "odata_reg[10]";
  attribute ORIG_CELL_NAME of \odata_reg[11]\ : label is "odata_reg[11]";
  attribute ORIG_CELL_NAME of \odata_reg[11]_rep\ : label is "odata_reg[11]";
  attribute ORIG_CELL_NAME of \odata_reg[11]_rep__0\ : label is "odata_reg[11]";
  attribute ORIG_CELL_NAME of \odata_reg[11]_rep__1\ : label is "odata_reg[11]";
  attribute ORIG_CELL_NAME of \odata_reg[11]_rep__2\ : label is "odata_reg[11]";
  attribute ORIG_CELL_NAME of \odata_reg[12]\ : label is "odata_reg[12]";
  attribute ORIG_CELL_NAME of \odata_reg[12]_rep\ : label is "odata_reg[12]";
  attribute ORIG_CELL_NAME of \odata_reg[12]_rep__0\ : label is "odata_reg[12]";
  attribute ORIG_CELL_NAME of \odata_reg[12]_rep__1\ : label is "odata_reg[12]";
  attribute ORIG_CELL_NAME of \odata_reg[12]_rep__2\ : label is "odata_reg[12]";
  attribute ORIG_CELL_NAME of \odata_reg[13]\ : label is "odata_reg[13]";
  attribute ORIG_CELL_NAME of \odata_reg[13]_rep\ : label is "odata_reg[13]";
  attribute ORIG_CELL_NAME of \odata_reg[13]_rep__0\ : label is "odata_reg[13]";
  attribute ORIG_CELL_NAME of \odata_reg[13]_rep__1\ : label is "odata_reg[13]";
  attribute ORIG_CELL_NAME of \odata_reg[13]_rep__2\ : label is "odata_reg[13]";
  attribute ORIG_CELL_NAME of \odata_reg[14]\ : label is "odata_reg[14]";
  attribute ORIG_CELL_NAME of \odata_reg[14]_rep\ : label is "odata_reg[14]";
  attribute ORIG_CELL_NAME of \odata_reg[14]_rep__0\ : label is "odata_reg[14]";
  attribute ORIG_CELL_NAME of \odata_reg[14]_rep__1\ : label is "odata_reg[14]";
  attribute ORIG_CELL_NAME of \odata_reg[14]_rep__2\ : label is "odata_reg[14]";
  attribute ORIG_CELL_NAME of \odata_reg[15]\ : label is "odata_reg[15]";
  attribute ORIG_CELL_NAME of \odata_reg[15]_rep\ : label is "odata_reg[15]";
  attribute ORIG_CELL_NAME of \odata_reg[15]_rep__0\ : label is "odata_reg[15]";
  attribute ORIG_CELL_NAME of \odata_reg[15]_rep__1\ : label is "odata_reg[15]";
  attribute ORIG_CELL_NAME of \odata_reg[15]_rep__2\ : label is "odata_reg[15]";
  attribute ORIG_CELL_NAME of \odata_reg[1]\ : label is "odata_reg[1]";
  attribute ORIG_CELL_NAME of \odata_reg[1]_rep\ : label is "odata_reg[1]";
  attribute ORIG_CELL_NAME of \odata_reg[1]_rep__0\ : label is "odata_reg[1]";
  attribute ORIG_CELL_NAME of \odata_reg[1]_rep__1\ : label is "odata_reg[1]";
  attribute ORIG_CELL_NAME of \odata_reg[1]_rep__2\ : label is "odata_reg[1]";
  attribute ORIG_CELL_NAME of \odata_reg[2]\ : label is "odata_reg[2]";
  attribute ORIG_CELL_NAME of \odata_reg[2]_rep\ : label is "odata_reg[2]";
  attribute ORIG_CELL_NAME of \odata_reg[2]_rep__0\ : label is "odata_reg[2]";
  attribute ORIG_CELL_NAME of \odata_reg[2]_rep__1\ : label is "odata_reg[2]";
  attribute ORIG_CELL_NAME of \odata_reg[2]_rep__2\ : label is "odata_reg[2]";
  attribute ORIG_CELL_NAME of \odata_reg[3]\ : label is "odata_reg[3]";
  attribute ORIG_CELL_NAME of \odata_reg[3]_rep\ : label is "odata_reg[3]";
  attribute ORIG_CELL_NAME of \odata_reg[3]_rep__0\ : label is "odata_reg[3]";
  attribute ORIG_CELL_NAME of \odata_reg[3]_rep__1\ : label is "odata_reg[3]";
  attribute ORIG_CELL_NAME of \odata_reg[3]_rep__2\ : label is "odata_reg[3]";
  attribute ORIG_CELL_NAME of \odata_reg[4]\ : label is "odata_reg[4]";
  attribute ORIG_CELL_NAME of \odata_reg[4]_rep\ : label is "odata_reg[4]";
  attribute ORIG_CELL_NAME of \odata_reg[4]_rep__0\ : label is "odata_reg[4]";
  attribute ORIG_CELL_NAME of \odata_reg[4]_rep__1\ : label is "odata_reg[4]";
  attribute ORIG_CELL_NAME of \odata_reg[4]_rep__2\ : label is "odata_reg[4]";
  attribute ORIG_CELL_NAME of \odata_reg[5]\ : label is "odata_reg[5]";
  attribute ORIG_CELL_NAME of \odata_reg[5]_rep\ : label is "odata_reg[5]";
  attribute ORIG_CELL_NAME of \odata_reg[5]_rep__0\ : label is "odata_reg[5]";
  attribute ORIG_CELL_NAME of \odata_reg[5]_rep__1\ : label is "odata_reg[5]";
  attribute ORIG_CELL_NAME of \odata_reg[5]_rep__2\ : label is "odata_reg[5]";
  attribute ORIG_CELL_NAME of \odata_reg[6]\ : label is "odata_reg[6]";
  attribute ORIG_CELL_NAME of \odata_reg[6]_rep\ : label is "odata_reg[6]";
  attribute ORIG_CELL_NAME of \odata_reg[6]_rep__0\ : label is "odata_reg[6]";
  attribute ORIG_CELL_NAME of \odata_reg[6]_rep__1\ : label is "odata_reg[6]";
  attribute ORIG_CELL_NAME of \odata_reg[6]_rep__2\ : label is "odata_reg[6]";
  attribute ORIG_CELL_NAME of \odata_reg[7]\ : label is "odata_reg[7]";
  attribute ORIG_CELL_NAME of \odata_reg[7]_rep\ : label is "odata_reg[7]";
  attribute ORIG_CELL_NAME of \odata_reg[7]_rep__0\ : label is "odata_reg[7]";
  attribute ORIG_CELL_NAME of \odata_reg[7]_rep__1\ : label is "odata_reg[7]";
  attribute ORIG_CELL_NAME of \odata_reg[7]_rep__2\ : label is "odata_reg[7]";
  attribute ORIG_CELL_NAME of \odata_reg[8]\ : label is "odata_reg[8]";
  attribute ORIG_CELL_NAME of \odata_reg[8]_rep\ : label is "odata_reg[8]";
  attribute ORIG_CELL_NAME of \odata_reg[8]_rep__0\ : label is "odata_reg[8]";
  attribute ORIG_CELL_NAME of \odata_reg[8]_rep__1\ : label is "odata_reg[8]";
  attribute ORIG_CELL_NAME of \odata_reg[8]_rep__2\ : label is "odata_reg[8]";
  attribute ORIG_CELL_NAME of \odata_reg[9]\ : label is "odata_reg[9]";
  attribute ORIG_CELL_NAME of \odata_reg[9]_rep\ : label is "odata_reg[9]";
  attribute ORIG_CELL_NAME of \odata_reg[9]_rep__0\ : label is "odata_reg[9]";
  attribute ORIG_CELL_NAME of \odata_reg[9]_rep__1\ : label is "odata_reg[9]";
  attribute ORIG_CELL_NAME of \odata_reg[9]_rep__2\ : label is "odata_reg[9]";
begin
  Q(16 downto 0) <= \^q\(16 downto 0);
  SR(0) <= \^sr\(0);
\ireg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F00FFFF"
    )
        port map (
      I0 => \odata_reg[5]_rep__2_0\(0),
      I1 => \ireg_reg[16]\,
      I2 => \^q\(16),
      I3 => \ireg_reg[0]\(0),
      I4 => ap_rst_n,
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ireg[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^q\(16),
      I1 => \ireg_reg[16]\,
      I2 => \odata_reg[5]_rep__2_0\(0),
      I3 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \^q\(16),
      I1 => \odata_reg[5]_rep__2_1\,
      I2 => \odata_reg[5]_rep__2_0\(0),
      O => p_0_in
    );
\odata[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(0),
      Q => \^q\(0),
      R => \^sr\(0)
    );
\odata_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[0]_rep_0\,
      Q => \odata_reg[15]_rep_0\(0),
      R => \^sr\(0)
    );
\odata_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[0]_rep__0_0\,
      Q => \odata_reg[15]_rep__0_0\(0),
      R => \^sr\(0)
    );
\odata_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[0]_rep__1_0\,
      Q => \odata_reg[15]_rep__1_0\(0),
      R => \^sr\(0)
    );
\odata_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[0]_rep__2_0\,
      Q => \odata_reg[15]_rep__2_0\(0),
      R => \^sr\(0)
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(10),
      Q => \^q\(10),
      R => \^sr\(0)
    );
\odata_reg[10]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[10]_rep_0\,
      Q => \odata_reg[15]_rep_0\(10),
      R => \^sr\(0)
    );
\odata_reg[10]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[10]_rep__0_0\,
      Q => \odata_reg[15]_rep__0_0\(10),
      R => \^sr\(0)
    );
\odata_reg[10]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[10]_rep__1_0\,
      Q => \odata_reg[15]_rep__1_0\(10),
      R => \^sr\(0)
    );
\odata_reg[10]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[10]_rep__2_0\,
      Q => \odata_reg[15]_rep__2_0\(10),
      R => \^sr\(0)
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(11),
      Q => \^q\(11),
      R => \^sr\(0)
    );
\odata_reg[11]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[11]_rep_0\,
      Q => \odata_reg[15]_rep_0\(11),
      R => \^sr\(0)
    );
\odata_reg[11]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[11]_rep__0_0\,
      Q => \odata_reg[15]_rep__0_0\(11),
      R => \^sr\(0)
    );
\odata_reg[11]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[11]_rep__1_0\,
      Q => \odata_reg[15]_rep__1_0\(11),
      R => \^sr\(0)
    );
\odata_reg[11]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[11]_rep__2_0\,
      Q => \odata_reg[15]_rep__2_0\(11),
      R => \^sr\(0)
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(12),
      Q => \^q\(12),
      R => \^sr\(0)
    );
\odata_reg[12]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[12]_rep_0\,
      Q => \odata_reg[15]_rep_0\(12),
      R => \^sr\(0)
    );
\odata_reg[12]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[12]_rep__0_0\,
      Q => \odata_reg[15]_rep__0_0\(12),
      R => \^sr\(0)
    );
\odata_reg[12]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[12]_rep__1_0\,
      Q => \odata_reg[15]_rep__1_0\(12),
      R => \^sr\(0)
    );
\odata_reg[12]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[12]_rep__2_0\,
      Q => \odata_reg[15]_rep__2_0\(12),
      R => \^sr\(0)
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(13),
      Q => \^q\(13),
      R => \^sr\(0)
    );
\odata_reg[13]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[13]_rep_0\,
      Q => \odata_reg[15]_rep_0\(13),
      R => \^sr\(0)
    );
\odata_reg[13]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[13]_rep__0_0\,
      Q => \odata_reg[15]_rep__0_0\(13),
      R => \^sr\(0)
    );
\odata_reg[13]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[13]_rep__1_0\,
      Q => \odata_reg[15]_rep__1_0\(13),
      R => \^sr\(0)
    );
\odata_reg[13]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[13]_rep__2_0\,
      Q => \odata_reg[15]_rep__2_0\(13),
      R => \^sr\(0)
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(14),
      Q => \^q\(14),
      R => \^sr\(0)
    );
\odata_reg[14]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[14]_rep_0\,
      Q => \odata_reg[15]_rep_0\(14),
      R => \^sr\(0)
    );
\odata_reg[14]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[14]_rep__0_0\,
      Q => \odata_reg[15]_rep__0_0\(14),
      R => \^sr\(0)
    );
\odata_reg[14]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[14]_rep__1_0\,
      Q => \odata_reg[15]_rep__1_0\(14),
      R => \^sr\(0)
    );
\odata_reg[14]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[14]_rep__2_0\,
      Q => \odata_reg[15]_rep__2_0\(14),
      R => \^sr\(0)
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(15),
      Q => \^q\(15),
      R => \^sr\(0)
    );
\odata_reg[15]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[15]_rep_1\,
      Q => \odata_reg[15]_rep_0\(15),
      R => \^sr\(0)
    );
\odata_reg[15]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[15]_rep__0_1\,
      Q => \odata_reg[15]_rep__0_0\(15),
      R => \^sr\(0)
    );
\odata_reg[15]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[15]_rep__1_1\,
      Q => \odata_reg[15]_rep__1_0\(15),
      R => \^sr\(0)
    );
\odata_reg[15]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[15]_rep__2_1\,
      Q => \odata_reg[15]_rep__2_0\(15),
      R => \^sr\(0)
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(16),
      Q => \^q\(16),
      R => \^sr\(0)
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(1),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\odata_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[1]_rep_0\,
      Q => \odata_reg[15]_rep_0\(1),
      R => \^sr\(0)
    );
\odata_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[1]_rep__0_0\,
      Q => \odata_reg[15]_rep__0_0\(1),
      R => \^sr\(0)
    );
\odata_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[1]_rep__1_0\,
      Q => \odata_reg[15]_rep__1_0\(1),
      R => \^sr\(0)
    );
\odata_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[1]_rep__2_0\,
      Q => \odata_reg[15]_rep__2_0\(1),
      R => \^sr\(0)
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(2),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\odata_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[2]_rep_0\,
      Q => \odata_reg[15]_rep_0\(2),
      R => \^sr\(0)
    );
\odata_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[2]_rep__0_0\,
      Q => \odata_reg[15]_rep__0_0\(2),
      R => \^sr\(0)
    );
\odata_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[2]_rep__1_0\,
      Q => \odata_reg[15]_rep__1_0\(2),
      R => \^sr\(0)
    );
\odata_reg[2]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[2]_rep__2_0\,
      Q => \odata_reg[15]_rep__2_0\(2),
      R => \^sr\(0)
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(3),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\odata_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[3]_rep_0\,
      Q => \odata_reg[15]_rep_0\(3),
      R => \^sr\(0)
    );
\odata_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[3]_rep__0_0\,
      Q => \odata_reg[15]_rep__0_0\(3),
      R => \^sr\(0)
    );
\odata_reg[3]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[3]_rep__1_0\,
      Q => \odata_reg[15]_rep__1_0\(3),
      R => \^sr\(0)
    );
\odata_reg[3]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[3]_rep__2_0\,
      Q => \odata_reg[15]_rep__2_0\(3),
      R => \^sr\(0)
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(4),
      Q => \^q\(4),
      R => \^sr\(0)
    );
\odata_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[4]_rep_0\,
      Q => \odata_reg[15]_rep_0\(4),
      R => \^sr\(0)
    );
\odata_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[4]_rep__0_0\,
      Q => \odata_reg[15]_rep__0_0\(4),
      R => \^sr\(0)
    );
\odata_reg[4]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[4]_rep__1_0\,
      Q => \odata_reg[15]_rep__1_0\(4),
      R => \^sr\(0)
    );
\odata_reg[4]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[4]_rep__2_0\,
      Q => \odata_reg[15]_rep__2_0\(4),
      R => \^sr\(0)
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(5),
      Q => \^q\(5),
      R => \^sr\(0)
    );
\odata_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[5]_rep_0\,
      Q => \odata_reg[15]_rep_0\(5),
      R => \^sr\(0)
    );
\odata_reg[5]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[5]_rep__0_0\,
      Q => \odata_reg[15]_rep__0_0\(5),
      R => \^sr\(0)
    );
\odata_reg[5]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[5]_rep__1_0\,
      Q => \odata_reg[15]_rep__1_0\(5),
      R => \^sr\(0)
    );
\odata_reg[5]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[5]_rep__2_2\,
      Q => \odata_reg[15]_rep__2_0\(5),
      R => \^sr\(0)
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(6),
      Q => \^q\(6),
      R => \^sr\(0)
    );
\odata_reg[6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[6]_rep_0\,
      Q => \odata_reg[15]_rep_0\(6),
      R => \^sr\(0)
    );
\odata_reg[6]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[6]_rep__0_0\,
      Q => \odata_reg[15]_rep__0_0\(6),
      R => \^sr\(0)
    );
\odata_reg[6]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[6]_rep__1_0\,
      Q => \odata_reg[15]_rep__1_0\(6),
      R => \^sr\(0)
    );
\odata_reg[6]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[6]_rep__2_0\,
      Q => \odata_reg[15]_rep__2_0\(6),
      R => \^sr\(0)
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(7),
      Q => \^q\(7),
      R => \^sr\(0)
    );
\odata_reg[7]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[7]_rep_0\,
      Q => \odata_reg[15]_rep_0\(7),
      R => \^sr\(0)
    );
\odata_reg[7]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[7]_rep__0_0\,
      Q => \odata_reg[15]_rep__0_0\(7),
      R => \^sr\(0)
    );
\odata_reg[7]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[7]_rep__1_0\,
      Q => \odata_reg[15]_rep__1_0\(7),
      R => \^sr\(0)
    );
\odata_reg[7]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[7]_rep__2_0\,
      Q => \odata_reg[15]_rep__2_0\(7),
      R => \^sr\(0)
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(8),
      Q => \^q\(8),
      R => \^sr\(0)
    );
\odata_reg[8]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[8]_rep_0\,
      Q => \odata_reg[15]_rep_0\(8),
      R => \^sr\(0)
    );
\odata_reg[8]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[8]_rep__0_0\,
      Q => \odata_reg[15]_rep__0_0\(8),
      R => \^sr\(0)
    );
\odata_reg[8]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[8]_rep__1_0\,
      Q => \odata_reg[15]_rep__1_0\(8),
      R => \^sr\(0)
    );
\odata_reg[8]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[8]_rep__2_0\,
      Q => \odata_reg[15]_rep__2_0\(8),
      R => \^sr\(0)
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(9),
      Q => \^q\(9),
      R => \^sr\(0)
    );
\odata_reg[9]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[9]_rep_0\,
      Q => \odata_reg[15]_rep_0\(9),
      R => \^sr\(0)
    );
\odata_reg[9]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[9]_rep__0_0\,
      Q => \odata_reg[15]_rep__0_0\(9),
      R => \^sr\(0)
    );
\odata_reg[9]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[9]_rep__1_0\,
      Q => \odata_reg[15]_rep__1_0\(9),
      R => \^sr\(0)
    );
\odata_reg[9]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \odata_reg[9]_rep__2_0\,
      Q => \odata_reg[15]_rep__2_0\(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_obuf__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_obuf__parameterized0\ : entity is "obuf";
end \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_obuf__parameterized0\;

architecture STRUCTURE of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_obuf__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \odata[32]_i_1_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ireg[32]_i_2\ : label is "soft_lutpair73";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\ireg[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F00FFFF"
    )
        port map (
      I0 => \ireg_reg[32]\(0),
      I1 => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      I2 => \^q\(32),
      I3 => \ireg_reg[0]\(0),
      I4 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \^q\(32),
      I1 => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      I2 => \ireg_reg[32]\(0),
      I3 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \^q\(32),
      I1 => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      I2 => \ireg_reg[32]\(0),
      O => \odata[32]_i_1_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(32),
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[32]_i_1_n_1\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_obuf__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_V_TREADY : in STD_LOGIC;
    \ireg_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_obuf__parameterized1\ : entity is "obuf";
end \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_obuf__parameterized1\;

architecture STRUCTURE of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_obuf__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \odata[7]_i_2_n_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ireg[8]_i_2\ : label is "soft_lutpair54";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\ireg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_V_V_TREADY,
      I1 => \^q\(8),
      I2 => \ireg_reg[8]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(8),
      I1 => out_V_V_TREADY,
      I2 => \ireg_reg[8]\(0),
      O => E(0)
    );
\odata[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(8),
      I1 => out_V_V_TREADY,
      O => \odata[7]_i_2_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[7]_i_2_n_1\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[7]_i_2_n_1\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[7]_i_2_n_1\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[7]_i_2_n_1\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[7]_i_2_n_1\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[7]_i_2_n_1\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[7]_i_2_n_1\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[7]_i_2_n_1\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \odata[7]_i_2_n_1\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActAem is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActAem : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActAem";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActAem;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActAem is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_ActAem_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActAem_rom
     port map (
      CO(0) => CO(0),
      I42(5 downto 0) => I42(5 downto 0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActBew is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    nf_assign_fu_1894 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActBew : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActBew";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActBew;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActBew is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_ActBew_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActBew_rom
     port map (
      CO(0) => CO(0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1894(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActCeG is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    nf_assign_fu_1894 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActCeG : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActCeG";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActCeG;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActCeG is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_ActCeG_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActCeG_rom
     port map (
      CO(0) => CO(0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1894(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actbkb is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actbkb : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actbkb";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actbkb;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actbkb is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_Actbkb_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actbkb_rom
     port map (
      CO(0) => CO(0),
      I42(5 downto 0) => I42(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actcud is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actcud : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actcud";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actcud;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actcud is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_Actcud_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actcud_rom
     port map (
      CO(0) => CO(0),
      I42(5 downto 0) => I42(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActdEe is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActdEe : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActdEe";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActdEe;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActdEe is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_ActdEe_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActdEe_rom
     port map (
      CO(0) => CO(0),
      I42(5 downto 0) => I42(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActeOg is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActeOg : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActeOg";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActeOg;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActeOg is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_ActeOg_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActeOg_rom
     port map (
      CO(0) => CO(0),
      I42(5 downto 0) => I42(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActfYi is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActfYi : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActfYi";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActfYi;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActfYi is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_ActfYi_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActfYi_rom
     port map (
      CO(0) => CO(0),
      I42(5 downto 0) => I42(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actg8j is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actg8j : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actg8j";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actg8j;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actg8j is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_Actg8j_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actg8j_rom
     port map (
      CO(0) => CO(0),
      I42(5 downto 0) => I42(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi_rom
     port map (
      CO(0) => CO(0),
      I42(5 downto 0) => I42(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actibs is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actibs : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actibs";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actibs;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actibs is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_Actibs_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actibs_rom
     port map (
      I42(5 downto 0) => I42(5 downto 0),
      O(0) => O(0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActjbC is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActjbC : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActjbC";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActjbC;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActjbC is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_ActjbC_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActjbC_rom
     port map (
      I42(5 downto 0) => I42(5 downto 0),
      O(0) => O(0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActkbM is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActkbM : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActkbM";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActkbM;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActkbM is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_ActkbM_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActkbM_rom
     port map (
      I42(5 downto 0) => I42(5 downto 0),
      O(0) => O(0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActlbW is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActlbW : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActlbW";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActlbW;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActlbW is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_ActlbW_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActlbW_rom
     port map (
      CO(0) => CO(0),
      I42(5 downto 0) => I42(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actmb6 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actmb6 : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actmb6";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actmb6;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actmb6 is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_Actmb6_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actmb6_rom
     port map (
      CO(0) => CO(0),
      I42(5 downto 0) => I42(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actncg is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actncg : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actncg";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actncg;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actncg is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_Actncg_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actncg_rom
     port map (
      CO(0) => CO(0),
      I42(5 downto 0) => I42(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actocq is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_0_V_fu_6165_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actocq : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actocq";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actocq;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actocq is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_Actocq_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actocq_rom
     port map (
      CO(0) => CO(0),
      I42(5 downto 0) => I42(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActpcA is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActpcA : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActpcA";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActpcA;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActpcA is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_ActpcA_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActpcA_rom
     port map (
      CO(0) => CO(0),
      I42(5 downto 0) => I42(5 downto 0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActqcK is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActqcK : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActqcK";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActqcK;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActqcK is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_ActqcK_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActqcK_rom
     port map (
      CO(0) => CO(0),
      I42(5 downto 0) => I42(5 downto 0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActrcU is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    nf_assign_fu_1894 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActrcU : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActrcU";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActrcU;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActrcU is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_ActrcU_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActrcU_rom
     port map (
      CO(0) => CO(0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1894(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actsc4 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    nf_assign_fu_1894 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actsc4 : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actsc4";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actsc4;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actsc4 is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_Actsc4_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actsc4_rom
     port map (
      CO(0) => CO(0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1894(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acttde is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    nf_assign_fu_1894 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acttde : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Acttde";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acttde;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acttde is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_Acttde_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acttde_rom
     port map (
      CO(0) => CO(0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1894(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actudo is
  port (
    threshs_m_thresholds_10_ce0 : out STD_LOGIC;
    \odata_reg[16]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \nf_assign_fu_1894_reg[10]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : out STD_LOGIC;
    i_0_reg_2281_reg_8_sp_1 : out STD_LOGIC;
    \nf_assign_fu_1894_reg[12]\ : out STD_LOGIC;
    \nf_assign_fu_1894_reg[31]\ : out STD_LOGIC;
    \nf_assign_fu_1894_reg[0]\ : out STD_LOGIC;
    \nf_assign_fu_1894_reg[20]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    nf_assign_fu_1894 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    nf_fu_6108_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    q0_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    i_0_reg_2281_reg : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]\ : in STD_LOGIC;
    icmp_ln289_reg_8972_pp0_iter2_reg : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln289_reg_8972 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actudo : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actudo";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actudo;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actudo is
  signal i_0_reg_2281_reg_8_sn_1 : STD_LOGIC;
begin
  i_0_reg_2281_reg_8_sp_1 <= i_0_reg_2281_reg_8_sn_1;
StreamingFCLayer_Batch_3_Matrix_Vector_Actudo_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actudo_rom
     port map (
      CO(0) => CO(0),
      Q(0) => Q(0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]\ => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]\,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_0\(0) => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_0\(0),
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_1\(0) => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_1\(0),
      ap_rst_n => ap_rst_n,
      i_0_reg_2281_reg(20 downto 0) => i_0_reg_2281_reg(20 downto 0),
      i_0_reg_2281_reg_8_sp_1 => i_0_reg_2281_reg_8_sn_1,
      icmp_ln289_reg_8972 => icmp_ln289_reg_8972,
      icmp_ln289_reg_8972_pp0_iter2_reg => icmp_ln289_reg_8972_pp0_iter2_reg,
      nf_assign_fu_1894(31 downto 0) => nf_assign_fu_1894(31 downto 0),
      \nf_assign_fu_1894_reg[0]\ => \nf_assign_fu_1894_reg[0]\,
      \nf_assign_fu_1894_reg[10]\ => \nf_assign_fu_1894_reg[10]\,
      \nf_assign_fu_1894_reg[12]\ => \nf_assign_fu_1894_reg[12]\,
      \nf_assign_fu_1894_reg[20]\ => \nf_assign_fu_1894_reg[20]\,
      \nf_assign_fu_1894_reg[31]\ => \nf_assign_fu_1894_reg[31]\,
      nf_fu_6108_p2(30 downto 0) => nf_fu_6108_p2(30 downto 0),
      \odata_reg[16]\ => \odata_reg[16]\,
      q0_reg_0 => q0_reg,
      q0_reg_1(0) => q0_reg_0(0),
      q0_reg_2(0) => q0_reg_1(0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actvdy is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actvdy : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actvdy";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actvdy;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actvdy is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_Actvdy_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actvdy_rom
     port map (
      CO(0) => CO(0),
      I42(5 downto 0) => I42(5 downto 0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActwdI is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActwdI : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActwdI";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActwdI;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActwdI is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_ActwdI_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActwdI_rom
     port map (
      I42(5 downto 0) => I42(5 downto 0),
      O(0) => O(0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActxdS is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActxdS : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_ActxdS";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActxdS;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActxdS is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_ActxdS_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActxdS_rom
     port map (
      I42(5 downto 0) => I42(5 downto 0),
      O(0) => O(0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actyd2 is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    nf_assign_fu_1894 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actyd2 : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actyd2";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actyd2;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actyd2 is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_Actyd2_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actyd2_rom
     port map (
      O(0) => O(0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1894(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actzec is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    threshs_m_thresholds_10_ce0 : in STD_LOGIC;
    I42 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    accu_0_1_V_fu_6183_p2 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actzec : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Actzec";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actzec;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actzec is
begin
StreamingFCLayer_Batch_3_Matrix_Vector_Actzec_rom_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actzec_rom
     port map (
      CO(0) => CO(0),
      I42(5 downto 0) => I42(5 downto 0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0 is
  port (
    mul_ln1352_fu_5914_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8981_reg[7]_i_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8981_reg[8]_i_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0 : entity is "StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0 is
begin
StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_13
     port map (
      DI(0) => DI(0),
      Q(3 downto 0) => Q(3 downto 0),
      \add_ln700_2_reg_8981_reg[7]_i_10_0\(3 downto 0) => \add_ln700_2_reg_8981_reg[7]_i_10\(3 downto 0),
      \add_ln700_2_reg_8981_reg[8]_i_4_0\ => \add_ln700_2_reg_8981_reg[8]_i_4\,
      mul_ln1352_fu_5914_p2(5 downto 0) => mul_ln1352_fu_5914_p2(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_ln1352_1_reg_8976_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_ln1352_1_reg_8976_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_0 : entity is "StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_0;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_0 is
begin
StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_12
     port map (
      D(5 downto 0) => D(5 downto 0),
      DI(0) => DI(0),
      Q(3 downto 0) => Q(3 downto 0),
      \mul_ln1352_1_reg_8976_reg[7]\(3 downto 0) => \mul_ln1352_1_reg_8976_reg[7]\(3 downto 0),
      \mul_ln1352_1_reg_8976_reg[7]_0\ => \mul_ln1352_1_reg_8976_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_1 is
  port (
    mul_ln1352_2_fu_5964_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8981_reg[7]_i_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8981_reg[8]_i_3\ : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_ln1352_fu_5914_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_1 : entity is "StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_1;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_1 is
begin
StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_11
     port map (
      DI(0) => DI(0),
      Q(3 downto 0) => Q(3 downto 0),
      S(0) => S(0),
      \add_ln700_2_reg_8981_reg[7]_i_12_0\(3 downto 0) => \add_ln700_2_reg_8981_reg[7]_i_12\(3 downto 0),
      \add_ln700_2_reg_8981_reg[8]_i_3_0\ => \add_ln700_2_reg_8981_reg[8]_i_3\,
      mul_ln1352_2_fu_5964_p2(5 downto 0) => mul_ln1352_2_fu_5964_p2(5 downto 0),
      mul_ln1352_fu_5914_p2(1 downto 0) => mul_ln1352_fu_5914_p2(1 downto 0),
      p(1 downto 0) => p(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_2 is
  port (
    mul_ln1352_3_fu_5991_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8981_reg[7]_i_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_2_reg_8981_reg[8]_i_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_2 : entity is "StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_2;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_2 is
begin
StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_10
     port map (
      DI(0) => DI(0),
      Q(3 downto 0) => Q(3 downto 0),
      \add_ln700_2_reg_8981_reg[7]_i_11_0\(3 downto 0) => \add_ln700_2_reg_8981_reg[7]_i_11\(3 downto 0),
      \add_ln700_2_reg_8981_reg[8]_i_5_0\ => \add_ln700_2_reg_8981_reg[8]_i_5\,
      mul_ln1352_3_fu_5991_p2(5 downto 0) => mul_ln1352_3_fu_5991_p2(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_3 is
  port (
    mul_ln1352_4_fu_6016_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_6_reg_8991_reg[7]_i_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_6_reg_8991_reg[8]_i_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_3 : entity is "StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_3;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_3 is
begin
StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_9
     port map (
      DI(0) => DI(0),
      Q(3 downto 0) => Q(3 downto 0),
      \add_ln700_6_reg_8991_reg[7]_i_10_0\(3 downto 0) => \add_ln700_6_reg_8991_reg[7]_i_10\(3 downto 0),
      \add_ln700_6_reg_8991_reg[8]_i_4_0\ => \add_ln700_6_reg_8991_reg[8]_i_4\,
      mul_ln1352_4_fu_6016_p2(5 downto 0) => mul_ln1352_4_fu_6016_p2(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_ln1352_5_reg_8986_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mul_ln1352_5_reg_8986_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_4 : entity is "StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_4;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_4 is
begin
StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_8
     port map (
      D(5 downto 0) => D(5 downto 0),
      DI(0) => DI(0),
      Q(3 downto 0) => Q(3 downto 0),
      \mul_ln1352_5_reg_8986_reg[7]\(3 downto 0) => \mul_ln1352_5_reg_8986_reg[7]\(3 downto 0),
      \mul_ln1352_5_reg_8986_reg[7]_0\ => \mul_ln1352_5_reg_8986_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_5 is
  port (
    mul_ln1352_6_fu_6038_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_6_reg_8991_reg[7]_i_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_6_reg_8991_reg[8]_i_3\ : in STD_LOGIC;
    p : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_ln1352_4_fu_6016_p2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_5 : entity is "StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_5;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_5 is
begin
StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_7
     port map (
      DI(0) => DI(0),
      Q(3 downto 0) => Q(3 downto 0),
      S(0) => S(0),
      \add_ln700_6_reg_8991_reg[7]_i_12_0\(3 downto 0) => \add_ln700_6_reg_8991_reg[7]_i_12\(3 downto 0),
      \add_ln700_6_reg_8991_reg[8]_i_3_0\ => \add_ln700_6_reg_8991_reg[8]_i_3\,
      mul_ln1352_4_fu_6016_p2(1 downto 0) => mul_ln1352_4_fu_6016_p2(1 downto 0),
      mul_ln1352_6_fu_6038_p2(5 downto 0) => mul_ln1352_6_fu_6038_p2(5 downto 0),
      p(1 downto 0) => p(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_6 is
  port (
    mul_ln1352_7_fu_6051_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_6_reg_8991_reg[7]_i_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln700_6_reg_8991_reg[8]_i_5\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_6 : entity is "StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_6;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_6 is
begin
StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_Mul_LUT_0
     port map (
      DI(0) => DI(0),
      Q(3 downto 0) => Q(3 downto 0),
      \add_ln700_6_reg_8991_reg[7]_i_11_0\(3 downto 0) => \add_ln700_6_reg_8991_reg[7]_i_11\(3 downto 0),
      \add_ln700_6_reg_8991_reg[8]_i_5_0\ => \add_ln700_6_reg_8991_reg[8]_i_5\,
      mul_ln1352_7_fu_6051_p2(5 downto 0) => mul_ln1352_7_fu_6051_p2(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_regslice_both is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    in0_V_V_TREADY : out STD_LOGIC;
    \odata_reg[15]_rep\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \odata_reg[15]_rep__0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \odata_reg[15]_rep__1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \odata_reg[15]_rep__2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \ireg_reg[16]\ : in STD_LOGIC;
    \odata_reg[5]_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[5]_rep__2_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_regslice_both : entity is "regslice_both";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_regslice_both;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_regslice_both is
  signal cdata : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal ibuf_inst_n_19 : STD_LOGIC;
  signal ibuf_inst_n_20 : STD_LOGIC;
  signal ibuf_inst_n_21 : STD_LOGIC;
  signal ibuf_inst_n_22 : STD_LOGIC;
  signal ibuf_inst_n_23 : STD_LOGIC;
  signal ibuf_inst_n_24 : STD_LOGIC;
  signal ibuf_inst_n_25 : STD_LOGIC;
  signal ibuf_inst_n_26 : STD_LOGIC;
  signal ibuf_inst_n_27 : STD_LOGIC;
  signal ibuf_inst_n_28 : STD_LOGIC;
  signal ibuf_inst_n_29 : STD_LOGIC;
  signal ibuf_inst_n_30 : STD_LOGIC;
  signal ibuf_inst_n_31 : STD_LOGIC;
  signal ibuf_inst_n_32 : STD_LOGIC;
  signal ibuf_inst_n_33 : STD_LOGIC;
  signal ibuf_inst_n_34 : STD_LOGIC;
  signal ibuf_inst_n_35 : STD_LOGIC;
  signal ibuf_inst_n_36 : STD_LOGIC;
  signal ibuf_inst_n_37 : STD_LOGIC;
  signal ibuf_inst_n_38 : STD_LOGIC;
  signal ibuf_inst_n_39 : STD_LOGIC;
  signal ibuf_inst_n_40 : STD_LOGIC;
  signal ibuf_inst_n_41 : STD_LOGIC;
  signal ibuf_inst_n_42 : STD_LOGIC;
  signal ibuf_inst_n_43 : STD_LOGIC;
  signal ibuf_inst_n_44 : STD_LOGIC;
  signal ibuf_inst_n_45 : STD_LOGIC;
  signal ibuf_inst_n_46 : STD_LOGIC;
  signal ibuf_inst_n_47 : STD_LOGIC;
  signal ibuf_inst_n_48 : STD_LOGIC;
  signal ibuf_inst_n_49 : STD_LOGIC;
  signal ibuf_inst_n_50 : STD_LOGIC;
  signal ibuf_inst_n_51 : STD_LOGIC;
  signal ibuf_inst_n_52 : STD_LOGIC;
  signal ibuf_inst_n_53 : STD_LOGIC;
  signal ibuf_inst_n_54 : STD_LOGIC;
  signal ibuf_inst_n_55 : STD_LOGIC;
  signal ibuf_inst_n_56 : STD_LOGIC;
  signal ibuf_inst_n_57 : STD_LOGIC;
  signal ibuf_inst_n_58 : STD_LOGIC;
  signal ibuf_inst_n_59 : STD_LOGIC;
  signal ibuf_inst_n_60 : STD_LOGIC;
  signal ibuf_inst_n_61 : STD_LOGIC;
  signal ibuf_inst_n_62 : STD_LOGIC;
  signal ibuf_inst_n_63 : STD_LOGIC;
  signal ibuf_inst_n_64 : STD_LOGIC;
  signal ibuf_inst_n_65 : STD_LOGIC;
  signal ibuf_inst_n_66 : STD_LOGIC;
  signal ibuf_inst_n_67 : STD_LOGIC;
  signal ibuf_inst_n_68 : STD_LOGIC;
  signal ibuf_inst_n_69 : STD_LOGIC;
  signal ibuf_inst_n_70 : STD_LOGIC;
  signal ibuf_inst_n_71 : STD_LOGIC;
  signal ibuf_inst_n_72 : STD_LOGIC;
  signal ibuf_inst_n_73 : STD_LOGIC;
  signal ibuf_inst_n_74 : STD_LOGIC;
  signal ibuf_inst_n_75 : STD_LOGIC;
  signal ibuf_inst_n_76 : STD_LOGIC;
  signal ibuf_inst_n_77 : STD_LOGIC;
  signal ibuf_inst_n_78 : STD_LOGIC;
  signal ibuf_inst_n_79 : STD_LOGIC;
  signal ibuf_inst_n_80 : STD_LOGIC;
  signal ibuf_inst_n_81 : STD_LOGIC;
  signal ibuf_inst_n_82 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_20 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_ibuf
     port map (
      D(16 downto 0) => cdata(16 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_20,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_V_TREADY => in0_V_V_TREADY,
      \ireg_reg[0]_0\ => ibuf_inst_n_35,
      \ireg_reg[0]_1\ => ibuf_inst_n_36,
      \ireg_reg[0]_2\ => ibuf_inst_n_37,
      \ireg_reg[0]_3\ => ibuf_inst_n_38,
      \ireg_reg[10]_0\ => ibuf_inst_n_19,
      \ireg_reg[10]_1\ => ibuf_inst_n_20,
      \ireg_reg[10]_2\ => ibuf_inst_n_21,
      \ireg_reg[10]_3\ => ibuf_inst_n_22,
      \ireg_reg[11]_0\ => ibuf_inst_n_55,
      \ireg_reg[11]_1\ => ibuf_inst_n_56,
      \ireg_reg[11]_2\ => ibuf_inst_n_57,
      \ireg_reg[11]_3\ => ibuf_inst_n_58,
      \ireg_reg[12]_0\ => ibuf_inst_n_51,
      \ireg_reg[12]_1\ => ibuf_inst_n_52,
      \ireg_reg[12]_2\ => ibuf_inst_n_53,
      \ireg_reg[12]_3\ => ibuf_inst_n_54,
      \ireg_reg[13]_0\ => ibuf_inst_n_47,
      \ireg_reg[13]_1\ => ibuf_inst_n_48,
      \ireg_reg[13]_2\ => ibuf_inst_n_49,
      \ireg_reg[13]_3\ => ibuf_inst_n_50,
      \ireg_reg[14]_0\ => ibuf_inst_n_43,
      \ireg_reg[14]_1\ => ibuf_inst_n_44,
      \ireg_reg[14]_2\ => ibuf_inst_n_45,
      \ireg_reg[14]_3\ => ibuf_inst_n_46,
      \ireg_reg[15]_0\ => ibuf_inst_n_39,
      \ireg_reg[15]_1\ => ibuf_inst_n_40,
      \ireg_reg[15]_2\ => ibuf_inst_n_41,
      \ireg_reg[15]_3\ => ibuf_inst_n_42,
      \ireg_reg[16]_0\(16 downto 0) => D(16 downto 0),
      \ireg_reg[1]_0\ => ibuf_inst_n_59,
      \ireg_reg[1]_1\ => ibuf_inst_n_60,
      \ireg_reg[1]_2\ => ibuf_inst_n_61,
      \ireg_reg[1]_3\ => ibuf_inst_n_62,
      \ireg_reg[2]_0\ => ibuf_inst_n_27,
      \ireg_reg[2]_1\ => ibuf_inst_n_28,
      \ireg_reg[2]_2\ => ibuf_inst_n_29,
      \ireg_reg[2]_3\ => ibuf_inst_n_30,
      \ireg_reg[3]_0\ => ibuf_inst_n_31,
      \ireg_reg[3]_1\ => ibuf_inst_n_32,
      \ireg_reg[3]_2\ => ibuf_inst_n_33,
      \ireg_reg[3]_3\ => ibuf_inst_n_34,
      \ireg_reg[4]_0\ => ibuf_inst_n_75,
      \ireg_reg[4]_1\ => ibuf_inst_n_76,
      \ireg_reg[4]_2\ => ibuf_inst_n_77,
      \ireg_reg[4]_3\ => ibuf_inst_n_78,
      \ireg_reg[5]_0\ => ibuf_inst_n_79,
      \ireg_reg[5]_1\ => ibuf_inst_n_80,
      \ireg_reg[5]_2\ => ibuf_inst_n_81,
      \ireg_reg[5]_3\ => ibuf_inst_n_82,
      \ireg_reg[6]_0\ => ibuf_inst_n_63,
      \ireg_reg[6]_1\ => ibuf_inst_n_64,
      \ireg_reg[6]_2\ => ibuf_inst_n_65,
      \ireg_reg[6]_3\ => ibuf_inst_n_66,
      \ireg_reg[7]_0\ => ibuf_inst_n_71,
      \ireg_reg[7]_1\ => ibuf_inst_n_72,
      \ireg_reg[7]_2\ => ibuf_inst_n_73,
      \ireg_reg[7]_3\ => ibuf_inst_n_74,
      \ireg_reg[8]_0\ => ibuf_inst_n_67,
      \ireg_reg[8]_1\ => ibuf_inst_n_68,
      \ireg_reg[8]_2\ => ibuf_inst_n_69,
      \ireg_reg[8]_3\ => ibuf_inst_n_70,
      \ireg_reg[9]_0\ => ibuf_inst_n_23,
      \ireg_reg[9]_1\ => ibuf_inst_n_24,
      \ireg_reg[9]_2\ => ibuf_inst_n_25,
      \ireg_reg[9]_3\ => ibuf_inst_n_26
    );
obuf_inst: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_obuf
     port map (
      D(16 downto 0) => cdata(16 downto 0),
      E(0) => ireg01_out,
      Q(16 downto 0) => Q(16 downto 0),
      SR(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[2]\(0) => obuf_inst_n_20,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[0]\(0) => p_0_in,
      \ireg_reg[16]\ => \ireg_reg[16]\,
      \odata_reg[0]_rep_0\ => ibuf_inst_n_35,
      \odata_reg[0]_rep__0_0\ => ibuf_inst_n_36,
      \odata_reg[0]_rep__1_0\ => ibuf_inst_n_37,
      \odata_reg[0]_rep__2_0\ => ibuf_inst_n_38,
      \odata_reg[10]_rep_0\ => ibuf_inst_n_19,
      \odata_reg[10]_rep__0_0\ => ibuf_inst_n_20,
      \odata_reg[10]_rep__1_0\ => ibuf_inst_n_21,
      \odata_reg[10]_rep__2_0\ => ibuf_inst_n_22,
      \odata_reg[11]_rep_0\ => ibuf_inst_n_55,
      \odata_reg[11]_rep__0_0\ => ibuf_inst_n_56,
      \odata_reg[11]_rep__1_0\ => ibuf_inst_n_57,
      \odata_reg[11]_rep__2_0\ => ibuf_inst_n_58,
      \odata_reg[12]_rep_0\ => ibuf_inst_n_51,
      \odata_reg[12]_rep__0_0\ => ibuf_inst_n_52,
      \odata_reg[12]_rep__1_0\ => ibuf_inst_n_53,
      \odata_reg[12]_rep__2_0\ => ibuf_inst_n_54,
      \odata_reg[13]_rep_0\ => ibuf_inst_n_47,
      \odata_reg[13]_rep__0_0\ => ibuf_inst_n_48,
      \odata_reg[13]_rep__1_0\ => ibuf_inst_n_49,
      \odata_reg[13]_rep__2_0\ => ibuf_inst_n_50,
      \odata_reg[14]_rep_0\ => ibuf_inst_n_43,
      \odata_reg[14]_rep__0_0\ => ibuf_inst_n_44,
      \odata_reg[14]_rep__1_0\ => ibuf_inst_n_45,
      \odata_reg[14]_rep__2_0\ => ibuf_inst_n_46,
      \odata_reg[15]_rep_0\(15 downto 0) => \odata_reg[15]_rep\(15 downto 0),
      \odata_reg[15]_rep_1\ => ibuf_inst_n_39,
      \odata_reg[15]_rep__0_0\(15 downto 0) => \odata_reg[15]_rep__0\(15 downto 0),
      \odata_reg[15]_rep__0_1\ => ibuf_inst_n_40,
      \odata_reg[15]_rep__1_0\(15 downto 0) => \odata_reg[15]_rep__1\(15 downto 0),
      \odata_reg[15]_rep__1_1\ => ibuf_inst_n_41,
      \odata_reg[15]_rep__2_0\(15 downto 0) => \odata_reg[15]_rep__2\(15 downto 0),
      \odata_reg[15]_rep__2_1\ => ibuf_inst_n_42,
      \odata_reg[1]_rep_0\ => ibuf_inst_n_59,
      \odata_reg[1]_rep__0_0\ => ibuf_inst_n_60,
      \odata_reg[1]_rep__1_0\ => ibuf_inst_n_61,
      \odata_reg[1]_rep__2_0\ => ibuf_inst_n_62,
      \odata_reg[2]_rep_0\ => ibuf_inst_n_27,
      \odata_reg[2]_rep__0_0\ => ibuf_inst_n_28,
      \odata_reg[2]_rep__1_0\ => ibuf_inst_n_29,
      \odata_reg[2]_rep__2_0\ => ibuf_inst_n_30,
      \odata_reg[3]_rep_0\ => ibuf_inst_n_31,
      \odata_reg[3]_rep__0_0\ => ibuf_inst_n_32,
      \odata_reg[3]_rep__1_0\ => ibuf_inst_n_33,
      \odata_reg[3]_rep__2_0\ => ibuf_inst_n_34,
      \odata_reg[4]_rep_0\ => ibuf_inst_n_75,
      \odata_reg[4]_rep__0_0\ => ibuf_inst_n_76,
      \odata_reg[4]_rep__1_0\ => ibuf_inst_n_77,
      \odata_reg[4]_rep__2_0\ => ibuf_inst_n_78,
      \odata_reg[5]_rep_0\ => ibuf_inst_n_79,
      \odata_reg[5]_rep__0_0\ => ibuf_inst_n_80,
      \odata_reg[5]_rep__1_0\ => ibuf_inst_n_81,
      \odata_reg[5]_rep__2_0\(0) => \odata_reg[5]_rep__2\(0),
      \odata_reg[5]_rep__2_1\ => \odata_reg[5]_rep__2_0\,
      \odata_reg[5]_rep__2_2\ => ibuf_inst_n_82,
      \odata_reg[6]_rep_0\ => ibuf_inst_n_63,
      \odata_reg[6]_rep__0_0\ => ibuf_inst_n_64,
      \odata_reg[6]_rep__1_0\ => ibuf_inst_n_65,
      \odata_reg[6]_rep__2_0\ => ibuf_inst_n_66,
      \odata_reg[7]_rep_0\ => ibuf_inst_n_71,
      \odata_reg[7]_rep__0_0\ => ibuf_inst_n_72,
      \odata_reg[7]_rep__1_0\ => ibuf_inst_n_73,
      \odata_reg[7]_rep__2_0\ => ibuf_inst_n_74,
      \odata_reg[8]_rep_0\ => ibuf_inst_n_67,
      \odata_reg[8]_rep__0_0\ => ibuf_inst_n_68,
      \odata_reg[8]_rep__1_0\ => ibuf_inst_n_69,
      \odata_reg[8]_rep__2_0\ => ibuf_inst_n_70,
      \odata_reg[9]_rep_0\ => ibuf_inst_n_23,
      \odata_reg[9]_rep__0_0\ => ibuf_inst_n_24,
      \odata_reg[9]_rep__1_0\ => ibuf_inst_n_25,
      \odata_reg[9]_rep__2_0\ => ibuf_inst_n_26
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_regslice_both__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    weights_V_V_TREADY : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_regslice_both__parameterized0\ : entity is "regslice_both";
end \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_regslice_both__parameterized0\;

architecture STRUCTURE of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_regslice_both__parameterized0\ is
  signal ibuf_inst_n_1 : STD_LOGIC;
  signal ibuf_inst_n_10 : STD_LOGIC;
  signal ibuf_inst_n_11 : STD_LOGIC;
  signal ibuf_inst_n_12 : STD_LOGIC;
  signal ibuf_inst_n_13 : STD_LOGIC;
  signal ibuf_inst_n_14 : STD_LOGIC;
  signal ibuf_inst_n_15 : STD_LOGIC;
  signal ibuf_inst_n_16 : STD_LOGIC;
  signal ibuf_inst_n_17 : STD_LOGIC;
  signal ibuf_inst_n_18 : STD_LOGIC;
  signal ibuf_inst_n_19 : STD_LOGIC;
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal ibuf_inst_n_20 : STD_LOGIC;
  signal ibuf_inst_n_21 : STD_LOGIC;
  signal ibuf_inst_n_22 : STD_LOGIC;
  signal ibuf_inst_n_23 : STD_LOGIC;
  signal ibuf_inst_n_24 : STD_LOGIC;
  signal ibuf_inst_n_25 : STD_LOGIC;
  signal ibuf_inst_n_26 : STD_LOGIC;
  signal ibuf_inst_n_27 : STD_LOGIC;
  signal ibuf_inst_n_28 : STD_LOGIC;
  signal ibuf_inst_n_29 : STD_LOGIC;
  signal ibuf_inst_n_3 : STD_LOGIC;
  signal ibuf_inst_n_30 : STD_LOGIC;
  signal ibuf_inst_n_31 : STD_LOGIC;
  signal ibuf_inst_n_32 : STD_LOGIC;
  signal ibuf_inst_n_33 : STD_LOGIC;
  signal ibuf_inst_n_4 : STD_LOGIC;
  signal ibuf_inst_n_5 : STD_LOGIC;
  signal ibuf_inst_n_6 : STD_LOGIC;
  signal ibuf_inst_n_7 : STD_LOGIC;
  signal ibuf_inst_n_8 : STD_LOGIC;
  signal ibuf_inst_n_9 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_35 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_ibuf__parameterized0\
     port map (
      D(32) => ibuf_inst_n_1,
      D(31) => ibuf_inst_n_2,
      D(30) => ibuf_inst_n_3,
      D(29) => ibuf_inst_n_4,
      D(28) => ibuf_inst_n_5,
      D(27) => ibuf_inst_n_6,
      D(26) => ibuf_inst_n_7,
      D(25) => ibuf_inst_n_8,
      D(24) => ibuf_inst_n_9,
      D(23) => ibuf_inst_n_10,
      D(22) => ibuf_inst_n_11,
      D(21) => ibuf_inst_n_12,
      D(20) => ibuf_inst_n_13,
      D(19) => ibuf_inst_n_14,
      D(18) => ibuf_inst_n_15,
      D(17) => ibuf_inst_n_16,
      D(16) => ibuf_inst_n_17,
      D(15) => ibuf_inst_n_18,
      D(14) => ibuf_inst_n_19,
      D(13) => ibuf_inst_n_20,
      D(12) => ibuf_inst_n_21,
      D(11) => ibuf_inst_n_22,
      D(10) => ibuf_inst_n_23,
      D(9) => ibuf_inst_n_24,
      D(8) => ibuf_inst_n_25,
      D(7) => ibuf_inst_n_26,
      D(6) => ibuf_inst_n_27,
      D(5) => ibuf_inst_n_28,
      D(4) => ibuf_inst_n_29,
      D(3) => ibuf_inst_n_30,
      D(2) => ibuf_inst_n_31,
      D(1) => ibuf_inst_n_32,
      D(0) => ibuf_inst_n_33,
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[32]_0\(32 downto 0) => D(32 downto 0),
      weights_V_V_TREADY => weights_V_V_TREADY
    );
obuf_inst: entity work.\StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_obuf__parameterized0\
     port map (
      D(32) => ibuf_inst_n_1,
      D(31) => ibuf_inst_n_2,
      D(30) => ibuf_inst_n_3,
      D(29) => ibuf_inst_n_4,
      D(28) => ibuf_inst_n_5,
      D(27) => ibuf_inst_n_6,
      D(26) => ibuf_inst_n_7,
      D(25) => ibuf_inst_n_8,
      D(24) => ibuf_inst_n_9,
      D(23) => ibuf_inst_n_10,
      D(22) => ibuf_inst_n_11,
      D(21) => ibuf_inst_n_12,
      D(20) => ibuf_inst_n_13,
      D(19) => ibuf_inst_n_14,
      D(18) => ibuf_inst_n_15,
      D(17) => ibuf_inst_n_16,
      D(16) => ibuf_inst_n_17,
      D(15) => ibuf_inst_n_18,
      D(14) => ibuf_inst_n_19,
      D(13) => ibuf_inst_n_20,
      D(12) => ibuf_inst_n_21,
      D(11) => ibuf_inst_n_22,
      D(10) => ibuf_inst_n_23,
      D(9) => ibuf_inst_n_24,
      D(8) => ibuf_inst_n_25,
      D(7) => ibuf_inst_n_26,
      D(6) => ibuf_inst_n_27,
      D(5) => ibuf_inst_n_28,
      D(4) => ibuf_inst_n_29,
      D(3) => ibuf_inst_n_30,
      D(2) => ibuf_inst_n_31,
      D(1) => ibuf_inst_n_32,
      D(0) => ibuf_inst_n_33,
      E(0) => ireg01_out,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      \ireg_reg[0]\(0) => p_0_in,
      \ireg_reg[32]\(0) => \ireg_reg[32]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_regslice_both__parameterized1\ is
  port (
    \count_reg[1]_0\ : out STD_LOGIC;
    \count_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm10_out : out STD_LOGIC;
    \ireg_reg[8]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \odata_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ireg_reg[8]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \count_reg[1]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC;
    \count_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \odata_reg[8]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_regslice_both__parameterized1\ : entity is "regslice_both";
end \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_regslice_both__parameterized1\;

architecture STRUCTURE of \StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_regslice_both__parameterized1\ is
  signal \count[0]_i_1_n_1\ : STD_LOGIC;
  signal \^count_reg[0]_0\ : STD_LOGIC;
  signal \^count_reg[1]_0\ : STD_LOGIC;
  signal ibuf_inst_n_1 : STD_LOGIC;
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[8]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal obuf_inst_n_11 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair55";
begin
  \count_reg[0]_0\ <= \^count_reg[0]_0\;
  \count_reg[1]_0\ <= \^count_reg[1]_0\;
  \ireg_reg[8]\(6 downto 0) <= \^ireg_reg[8]\(6 downto 0);
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => out_V_V_TREADY,
      I1 => \^count_reg[1]_0\,
      I2 => \^count_reg[0]_0\,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(0),
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => out_V_V_TREADY,
      O => ap_NS_fsm10_out
    );
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888A8A808880888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => out_V_V_TREADY,
      I4 => \count_reg[0]_1\,
      I5 => \count_reg[0]_2\,
      O => \count[0]_i_1_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_1\,
      Q => \^count_reg[0]_0\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count_reg[1]_1\,
      Q => \^count_reg[1]_0\,
      R => ap_rst_n_inv
    );
ibuf_inst: entity work.\StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_ibuf__parameterized1\
     port map (
      D(1) => ibuf_inst_n_1,
      D(0) => ibuf_inst_n_2,
      E(0) => ireg01_out,
      Q(6 downto 0) => \^ireg_reg[8]\(6 downto 0),
      SR(0) => obuf_inst_n_11,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg_reg[8]_0\ => \ireg_reg[8]_0\,
      \ireg_reg[8]_1\(8 downto 0) => \ireg_reg[8]_1\(8 downto 0)
    );
obuf_inst: entity work.\StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_obuf__parameterized1\
     port map (
      D(8) => \odata_reg[8]_0\(6),
      D(7) => ibuf_inst_n_1,
      D(6 downto 4) => \odata_reg[8]_0\(5 downto 3),
      D(3) => ibuf_inst_n_2,
      D(2 downto 0) => \odata_reg[8]_0\(2 downto 0),
      E(0) => ireg01_out,
      Q(8 downto 0) => \odata_reg[8]\(8 downto 0),
      SR(0) => obuf_inst_n_11,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[8]\(0) => \^ireg_reg[8]\(6),
      out_V_V_TREADY => out_V_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Activa is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \odata_reg[16]\ : out STD_LOGIC;
    \odata_reg[32]\ : out STD_LOGIC;
    \odata_reg[32]_0\ : out STD_LOGIC;
    out_V_V_TREADY_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY : out STD_LOGIC;
    \icmp_ln289_reg_8972_pp0_iter2_reg_reg[0]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_NS_fsm10_out : in STD_LOGIC;
    grp_Matrix_Vector_Activa_fu_84_ap_start_reg : in STD_LOGIC;
    \odata_reg[8]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \odata_reg[0]\ : in STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC;
    \count_reg[1]\ : in STD_LOGIC;
    \count_reg[1]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \p_Result_1_1_1_reg_8957_reg[0]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \p_Result_1_1_1_reg_8957_reg[0]_1\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \tmp_V_127_fu_1246_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp_V_191_fu_1502_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp_V_255_fu_1758_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp_V_287_fu_1886_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Activa : entity is "StreamingFCLayer_Batch_3_Matrix_Vector_Activa";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Activa;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Activa is
  signal \StreamingFCLayer_DeQ_U1/mux_2_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_14\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_15\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_16\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_17\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_18\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_19\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_20\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_21\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_22\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_23\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_24\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_25\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_26\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_27\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_28\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_29\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_30\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_31\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_32\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_33\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_34\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_35\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_36\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_37\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_38\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_39\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_40\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_41\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_42\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_43\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_44\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_45\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_46\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_47\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_48\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_49\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_50\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_51\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_52\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_53\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_54\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_55\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_56\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_57\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_58\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_59\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_60\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_61\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_62\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_63\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_64\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_65\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_66\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_67\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_68\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_69\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_70\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_71\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_2_9\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_14\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_15\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_16\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_17\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_18\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_19\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_20\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_21\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_22\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_23\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_24\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_25\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_26\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_27\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_28\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_29\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_30\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_31\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_32\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_33\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_34\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_35\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_3_9\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_12\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_13\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_14\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_15\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_4_9\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_6_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_6_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_6_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_6_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_7_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_7_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_8_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \StreamingFCLayer_DeQ_U1/mux_8_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal StreamingFCLayer_Ee0_U4_n_7 : STD_LOGIC;
  signal StreamingFCLayer_Ee0_U8_n_7 : STD_LOGIC;
  signal accu_0_0_V_fu_6165_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal accu_0_1_V_fu_6183_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal accu_V_0_0_0_fu_730 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal accu_V_0_0_0_fu_7300 : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[11]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[11]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[11]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[11]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[11]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[11]_i_9_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[15]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[15]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[15]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[15]_i_9_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[16]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[3]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[3]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[3]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[3]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[3]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[3]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[3]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[7]_i_10_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[7]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[7]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[7]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[7]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[7]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[7]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[7]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730[7]_i_9_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_0_0_fu_730_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal accu_V_0_1_0_fu_734 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \accu_V_0_1_0_fu_734[11]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[11]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[11]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[11]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[11]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[11]_i_9_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[15]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[15]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[15]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[15]_i_9_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[16]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[3]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[3]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[3]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[3]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[3]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[3]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[3]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[7]_i_10_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[7]_i_2_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[7]_i_3_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[7]_i_4_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[7]_i_5_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[7]_i_6_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[7]_i_7_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[7]_i_8_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734[7]_i_9_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_0_1_0_fu_734_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal add_ln700_2_fu_6007_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln700_2_reg_8981 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln700_2_reg_89810 : STD_LOGIC;
  signal \add_ln700_2_reg_8981[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_17_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_20_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_22_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_23_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_24_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_25_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_26_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981[8]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_2_reg_8981_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal add_ln700_6_fu_6067_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln700_6_reg_8991 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln700_6_reg_8991[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_12_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_13_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_14_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_15_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_16_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_17_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_18_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_19_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_20_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_21_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_22_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_23_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_24_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_25_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_26_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991[8]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln700_6_reg_8991_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_1\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_2_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_n_1 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229210 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292100 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292101 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292102 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292103 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292104 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292105 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292106 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292107 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292108 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292109 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229211 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292110 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292111 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292112 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292113 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292114 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292115 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292116 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292117 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292118 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292119 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229212 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292120 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292121 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292122 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292123 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292124 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292125 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292126 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292127 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292128 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292129 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229213 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292130 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292131 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292132 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292133 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292134 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292135 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292136 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292137 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292138 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292139 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229214 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292140 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292141 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292142 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292143 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292144 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292145 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292146 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292147 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292148 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292149 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229215 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292150 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292155 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292156 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292157 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292158 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292159 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229216 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292160 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292161 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292162 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292163 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292164 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292165164_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292166165_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292167166_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292168167_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292169168_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229217 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292170169_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292171170_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292172171_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292173172_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292174173_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292175174_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292176175_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292177176_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292178177_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229218 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292183182_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292184183_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292185184_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292186185_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292191193_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292192194_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292193196_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292194197_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292195198_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292196199_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292197200_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292198201_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292199202_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_22922 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292200203_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292201204_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292202205_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292207210_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292208211_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292209213_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292210215_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292211217_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292212219_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292213221_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292214223_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292215225_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292216227_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292217229_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292218231_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292223241_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292224243_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292225245_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292226247_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292227249_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292228251_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292229253_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229223 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292230255_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292235265_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292236267_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292237269_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292238271_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292239273_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229224 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292240275_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292241277_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292242279_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292243281_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292244283_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292245285_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292246287_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229225 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292251297_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292252299_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292253301_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292254303_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292255305_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292256307_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292257309_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292258311_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292259313_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229226 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292260315_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292261317_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292262319_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292263321_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292264323_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292265325_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292266327_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292275345_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292276347_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292277349_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292278351_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292279353_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292280355_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292281357_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292282359_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292286367_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287369_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287370_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_22923 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229231 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229232 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229233 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229234 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229235 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229236 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229237 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229238 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229239 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_22924 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229240 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229241 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229242 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_22925 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229251 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229252 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229253 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229254 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229255 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229256 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229257 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229258 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229259 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_22926 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229260 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229261 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229262 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229263 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229264 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229265 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229266 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_22927 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229275 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229276 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229277 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229278 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229279 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_22928 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229280 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229281 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229282 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229283 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229284 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229285 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229286 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_22929 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229291 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229292 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229293 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229294 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_act_m_val_V_reg_229299 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_2_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_1_n_1\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_1_n_1\ : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_ap_ready : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY : STD_LOGIC;
  signal \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\ : STD_LOGIC;
  signal i_0_reg_2281 : STD_LOGIC;
  signal \i_0_reg_2281[0]_i_3_n_1\ : STD_LOGIC;
  signal i_0_reg_2281_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \i_0_reg_2281_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_0_reg_2281_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal icmp_ln271_reg_89260 : STD_LOGIC;
  signal \icmp_ln271_reg_8926[0]_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_8926[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_8926[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_8926[0]_i_4_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_8926[0]_i_5_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_8926[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_8926[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_8926[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln271_reg_8926[0]_i_9_n_1\ : STD_LOGIC;
  signal icmp_ln271_reg_8926_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln271_reg_8926_reg_n_1_[0]\ : STD_LOGIC;
  signal icmp_ln289_fu_5892_p2 : STD_LOGIC;
  signal icmp_ln289_reg_8972 : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_10_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_20_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_23_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_25_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_28_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_6_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_7_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_8_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972[0]_i_9_n_1\ : STD_LOGIC;
  signal icmp_ln289_reg_8972_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln289_reg_8972_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln289_reg_8972_pp0_iter2_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_17_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_17_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_18_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_18_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_19_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_19_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_19_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_19_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_21_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_22_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_22_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_22_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_22_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_24_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_24_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_24_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_24_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_26_n_1\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_26_n_2\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_26_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_26_n_4\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_27_n_3\ : STD_LOGIC;
  signal \icmp_ln289_reg_8972_reg[0]_i_27_n_4\ : STD_LOGIC;
  signal icmp_ln899_10_fu_6277_p2 : STD_LOGIC;
  signal icmp_ln899_10_reg_9186 : STD_LOGIC;
  signal icmp_ln899_10_reg_91860 : STD_LOGIC;
  signal icmp_ln899_11_fu_6283_p2 : STD_LOGIC;
  signal icmp_ln899_11_reg_9191 : STD_LOGIC;
  signal icmp_ln899_12_fu_6289_p2 : STD_LOGIC;
  signal icmp_ln899_12_reg_9196 : STD_LOGIC;
  signal icmp_ln899_13_fu_6295_p2 : STD_LOGIC;
  signal icmp_ln899_13_reg_9201 : STD_LOGIC;
  signal icmp_ln899_14_fu_6301_p2 : STD_LOGIC;
  signal icmp_ln899_14_reg_9206 : STD_LOGIC;
  signal icmp_ln899_15_fu_6307_p2 : STD_LOGIC;
  signal icmp_ln899_15_reg_9211 : STD_LOGIC;
  signal icmp_ln899_16_fu_6313_p2 : STD_LOGIC;
  signal icmp_ln899_16_reg_9216 : STD_LOGIC;
  signal icmp_ln899_17_fu_6319_p2 : STD_LOGIC;
  signal icmp_ln899_17_reg_9221 : STD_LOGIC;
  signal icmp_ln899_18_fu_6325_p2 : STD_LOGIC;
  signal icmp_ln899_18_reg_9226 : STD_LOGIC;
  signal icmp_ln899_19_fu_6331_p2 : STD_LOGIC;
  signal icmp_ln899_19_reg_9231 : STD_LOGIC;
  signal icmp_ln899_1_fu_6205_p2 : STD_LOGIC;
  signal icmp_ln899_1_reg_9141 : STD_LOGIC;
  signal icmp_ln899_20_fu_6337_p2 : STD_LOGIC;
  signal icmp_ln899_20_reg_9236 : STD_LOGIC;
  signal icmp_ln899_24_fu_6379_p2 : STD_LOGIC;
  signal icmp_ln899_24_reg_9256 : STD_LOGIC;
  signal icmp_ln899_25_fu_6385_p2 : STD_LOGIC;
  signal icmp_ln899_25_reg_9261 : STD_LOGIC;
  signal icmp_ln899_26_fu_6391_p2 : STD_LOGIC;
  signal icmp_ln899_26_reg_9266 : STD_LOGIC;
  signal icmp_ln899_27_fu_6397_p2 : STD_LOGIC;
  signal icmp_ln899_27_reg_9271 : STD_LOGIC;
  signal icmp_ln899_2_fu_6211_p2 : STD_LOGIC;
  signal icmp_ln899_2_reg_9146 : STD_LOGIC;
  signal icmp_ln899_3_fu_6217_p2 : STD_LOGIC;
  signal icmp_ln899_3_reg_9151 : STD_LOGIC;
  signal icmp_ln899_4_fu_6223_p2 : STD_LOGIC;
  signal icmp_ln899_4_reg_9156 : STD_LOGIC;
  signal icmp_ln899_5_fu_6229_p2 : STD_LOGIC;
  signal icmp_ln899_5_reg_9161 : STD_LOGIC;
  signal icmp_ln899_6_fu_6235_p2 : STD_LOGIC;
  signal icmp_ln899_6_reg_9166 : STD_LOGIC;
  signal icmp_ln899_fu_6199_p2 : STD_LOGIC;
  signal icmp_ln899_reg_9136 : STD_LOGIC;
  signal \ireg[3]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[3]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[3]_i_4_n_1\ : STD_LOGIC;
  signal \ireg[7]_i_2_n_1\ : STD_LOGIC;
  signal \ireg[7]_i_3_n_1\ : STD_LOGIC;
  signal \ireg[7]_i_4_n_1\ : STD_LOGIC;
  signal mul_ln1352_1_fu_5941_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mul_ln1352_1_reg_8976 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mul_ln1352_1_reg_8976[7]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[7]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[7]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[7]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[7]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_1_reg_8976[7]_i_8_n_1\ : STD_LOGIC;
  signal mul_ln1352_2_fu_5964_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal mul_ln1352_3_fu_5991_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal mul_ln1352_4_fu_6016_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal mul_ln1352_5_fu_6029_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mul_ln1352_5_reg_8986 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mul_ln1352_5_reg_8986[7]_i_2_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[7]_i_4_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[7]_i_5_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[7]_i_6_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[7]_i_7_n_1\ : STD_LOGIC;
  signal \mul_ln1352_5_reg_8986[7]_i_8_n_1\ : STD_LOGIC;
  signal mul_ln1352_6_fu_6038_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal mul_ln1352_7_fu_6051_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal mul_ln1352_fu_5914_p2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal nf_assign_fu_1894 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \nf_assign_fu_1894[0]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1894[31]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1894[31]_i_2_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1894[6]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1894[6]_i_4_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1894[6]_i_5_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1894[6]_i_6_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1894[6]_i_8_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[31]_i_3_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \nf_assign_fu_1894_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal nf_fu_6108_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \odata[0]_i_2_n_1\ : STD_LOGIC;
  signal \odata[1]_i_2_n_1\ : STD_LOGIC;
  signal \odata[1]_i_3_n_1\ : STD_LOGIC;
  signal \odata[1]_i_4_n_1\ : STD_LOGIC;
  signal \odata[1]_i_5_n_1\ : STD_LOGIC;
  signal \odata[2]_i_10_n_1\ : STD_LOGIC;
  signal \odata[2]_i_2_n_1\ : STD_LOGIC;
  signal \odata[2]_i_3_n_1\ : STD_LOGIC;
  signal \odata[2]_i_4_n_1\ : STD_LOGIC;
  signal \odata[2]_i_5_n_1\ : STD_LOGIC;
  signal \odata[2]_i_6_n_1\ : STD_LOGIC;
  signal \odata[2]_i_7_n_1\ : STD_LOGIC;
  signal \odata[2]_i_8_n_1\ : STD_LOGIC;
  signal \odata[2]_i_9_n_1\ : STD_LOGIC;
  signal \odata[4]_i_2_n_1\ : STD_LOGIC;
  signal \odata[5]_i_2_n_1\ : STD_LOGIC;
  signal \odata[5]_i_3_n_1\ : STD_LOGIC;
  signal \odata[5]_i_4_n_1\ : STD_LOGIC;
  signal \odata[5]_i_5_n_1\ : STD_LOGIC;
  signal \odata[6]_i_10_n_1\ : STD_LOGIC;
  signal \odata[6]_i_2_n_1\ : STD_LOGIC;
  signal \odata[6]_i_3_n_1\ : STD_LOGIC;
  signal \odata[6]_i_4_n_1\ : STD_LOGIC;
  signal \odata[6]_i_5_n_1\ : STD_LOGIC;
  signal \odata[6]_i_6_n_1\ : STD_LOGIC;
  signal \odata[6]_i_7_n_1\ : STD_LOGIC;
  signal \odata[6]_i_8_n_1\ : STD_LOGIC;
  signal \odata[6]_i_9_n_1\ : STD_LOGIC;
  signal \^odata_reg[16]\ : STD_LOGIC;
  signal \^odata_reg[32]\ : STD_LOGIC;
  signal \^odata_reg[32]_0\ : STD_LOGIC;
  signal p_Result_1_0_1_reg_8937 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_Result_1_0_2_reg_8942 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_Result_1_0_3_reg_8947 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_Result_1_1_1_reg_8957 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_Result_1_1_2_reg_8962 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_Result_1_1_3_reg_8967 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_Result_1_1_reg_8952 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln271_1_fu_6146_p3 : STD_LOGIC_VECTOR ( 14 downto 9 );
  signal select_ln271_fu_6139_p3 : STD_LOGIC_VECTOR ( 14 downto 9 );
  signal sext_ln215_1_fu_5910_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sext_ln215_3_fu_5937_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sext_ln215_5_fu_5960_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sext_ln215_7_fu_5987_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sf_1_fu_738 : STD_LOGIC;
  signal sf_1_fu_7380 : STD_LOGIC;
  signal \sf_1_fu_738[0]_i_10_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738[0]_i_11_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738[0]_i_12_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738[0]_i_13_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738[0]_i_4_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738[0]_i_6_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738[0]_i_7_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738[0]_i_8_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738[0]_i_9_n_1\ : STD_LOGIC;
  signal sf_1_fu_738_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \sf_1_fu_738_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_rep__0_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_rep__10_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_rep__11_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_rep__12_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_rep__13_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_rep__14_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_rep__15_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_rep__1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_rep__2_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_rep__3_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_rep__4_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_rep__5_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_rep__6_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_rep__7_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_rep__8_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_rep__9_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[0]_rep_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[3]_rep__0_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[3]_rep__1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[3]_rep_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sf_1_fu_738_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sf_1_fu_738_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal sf_fu_5886_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal threshs_m_thresholds_10_ce0 : STD_LOGIC;
  signal threshs_m_thresholds_4_U_n_10 : STD_LOGIC;
  signal threshs_m_thresholds_4_U_n_3 : STD_LOGIC;
  signal threshs_m_thresholds_4_U_n_4 : STD_LOGIC;
  signal threshs_m_thresholds_4_U_n_5 : STD_LOGIC;
  signal threshs_m_thresholds_4_U_n_6 : STD_LOGIC;
  signal threshs_m_thresholds_4_U_n_7 : STD_LOGIC;
  signal threshs_m_thresholds_4_U_n_8 : STD_LOGIC;
  signal threshs_m_thresholds_4_U_n_9 : STD_LOGIC;
  signal tmp_V_100_fu_1138 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_101_fu_1142 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_101_fu_1142[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_102_fu_1146 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_103_fu_1150 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_104_fu_1154 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_105_fu_1158 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_106_fu_1162 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_107_fu_1166 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_108_fu_1170 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_109_fu_1174 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_109_fu_1174[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_109_fu_1174[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_10_fu_778 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_110_fu_1178 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_110_fu_1178[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_111_fu_1182 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_111_fu_1182[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_112_fu_1186 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_112_fu_1186[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_113_fu_1190 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_113_fu_1190[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_113_fu_1190[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_114_fu_1194 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_114_fu_1194[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_115_fu_1198 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_115_fu_1198[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_116_fu_1202 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_116_fu_1202[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_117_fu_1206 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_118_fu_1210 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_119_fu_1214 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_11_fu_782 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_120_fu_1218 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_121_fu_1222 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_121_fu_1222[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_122_fu_1226 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_123_fu_1230 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_124_fu_1234 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_125_fu_1238 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_125_fu_1238[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_125_fu_1238[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_126_fu_1242 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_126_fu_1242[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_127_fu_1246 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_127_fu_1246[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_128_fu_1250 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_129_fu_1254 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_129_fu_1254[15]_i_3_n_1\ : STD_LOGIC;
  signal tmp_V_12_fu_786 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_130_fu_1258 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_131_fu_1262 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_131_fu_1262[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_132_fu_1266 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_133_fu_1270 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_133_fu_1270[15]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_V_133_fu_1270[15]_i_3_n_1\ : STD_LOGIC;
  signal tmp_V_134_fu_1274 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_135_fu_1278 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_136_fu_1282 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_136_fu_1282[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_137_fu_1286 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_138_fu_1290 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_139_fu_1294 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_13_fu_790 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_13_fu_790[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_140_fu_1298 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_141_fu_1302 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_142_fu_1306 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_143_fu_1310 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_144_fu_1314 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_145_fu_1318 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_145_fu_1318[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_146_fu_1322 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_147_fu_1326 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_148_fu_1330 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_149_fu_1334 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_149_fu_1334[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_14_fu_794 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_150_fu_1338 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_150_fu_1338[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_151_fu_1342 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_151_fu_1342[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_152_fu_1346 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_152_fu_1346[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_153_fu_1350 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_154_fu_1354 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_155_fu_1358 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_156_fu_1362 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_157_fu_1366 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_157_fu_1366[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_158_fu_1370 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_158_fu_1370[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_159_fu_1374 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_159_fu_1374[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_15_fu_798 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_160_fu_1378 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_160_fu_1378[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_161_fu_1382 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_161_fu_1382[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_162_fu_1386 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_163_fu_1390 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_164_fu_1394 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_165_fu_1398 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_166_fu_1402 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_167_fu_1406 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_168_fu_1410 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_169_fu_1414 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_16_fu_802 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_170_fu_1418 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_171_fu_1422 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_172_fu_1426 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_173_fu_1430 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_173_fu_1430[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_173_fu_1430[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_174_fu_1434 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_174_fu_1434[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_175_fu_1438 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_175_fu_1438[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_176_fu_1442 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_176_fu_1442[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_177_fu_1446 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_177_fu_1446[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_177_fu_1446[15]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_V_177_fu_1446[15]_i_3_n_1\ : STD_LOGIC;
  signal tmp_V_178_fu_1450 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_178_fu_1450[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_179_fu_1454 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_179_fu_1454[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_17_fu_806 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_17_fu_806[15]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_V_17_fu_806[15]_i_3_n_1\ : STD_LOGIC;
  signal tmp_V_180_fu_1458 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_180_fu_1458[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_181_fu_1462 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_181_fu_1462[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_182_fu_1466 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_183_fu_1470 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_184_fu_1474 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_185_fu_1478 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_185_fu_1478[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_186_fu_1482 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_187_fu_1486 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_188_fu_1490 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_189_fu_1494 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_189_fu_1494[15]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_V_189_fu_1494[15]_i_3_n_1\ : STD_LOGIC;
  signal tmp_V_18_fu_810 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_190_fu_1498 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_191_fu_1502 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_192_fu_1506 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_193_fu_1510 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_193_fu_1510[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_194_fu_1514 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_195_fu_1518 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_196_fu_1522 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_197_fu_1526 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_197_fu_1526[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_197_fu_1526[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_198_fu_1530 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_198_fu_1530[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_199_fu_1534 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_199_fu_1534[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_19_fu_814 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_1_fu_746 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_200_fu_1538 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_200_fu_1538[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_201_fu_1542 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_201_fu_1542[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_201_fu_1542[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_202_fu_1546 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_202_fu_1546[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_203_fu_1550 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_203_fu_1550[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_204_fu_1554 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_204_fu_1554[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_205_fu_1558 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_205_fu_1558[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_206_fu_1562 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_207_fu_1566 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_208_fu_1570 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_209_fu_1574 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_209_fu_1574[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_20_fu_818 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_210_fu_1578 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_211_fu_1582 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_212_fu_1586 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_213_fu_1590 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_213_fu_1590[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_214_fu_1594 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_215_fu_1598 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_216_fu_1602 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_217_fu_1606 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_217_fu_1606[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_217_fu_1606[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_218_fu_1610 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_218_fu_1610[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_219_fu_1614 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_219_fu_1614[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_21_fu_822 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_21_fu_822[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_21_fu_822[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_220_fu_1618 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_220_fu_1618[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_221_fu_1622 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_221_fu_1622[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_222_fu_1626 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_223_fu_1630 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_224_fu_1634 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_225_fu_1638 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_225_fu_1638[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_225_fu_1638[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_226_fu_1642 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_226_fu_1642[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_227_fu_1646 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_227_fu_1646[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_228_fu_1650 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_228_fu_1650[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_229_fu_1654 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_229_fu_1654[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_22_fu_826 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_22_fu_826[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_230_fu_1658 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_231_fu_1662 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_232_fu_1666 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_233_fu_1670 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_233_fu_1670[15]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_V_233_fu_1670[15]_i_3_n_1\ : STD_LOGIC;
  signal tmp_V_234_fu_1674 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_235_fu_1678 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_236_fu_1682 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_237_fu_1686 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_237_fu_1686[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_238_fu_1690 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_239_fu_1694 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_23_fu_830 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_23_fu_830[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_240_fu_1698 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_241_fu_1702 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_241_fu_1702[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_242_fu_1706 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_243_fu_1710 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_244_fu_1714 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_245_fu_1718 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_245_fu_1718[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_246_fu_1722 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_247_fu_1726 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_248_fu_1730 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_249_fu_1734 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_24_fu_834 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_24_fu_834[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_250_fu_1738 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_251_fu_1742 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_252_fu_1746 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_253_fu_1750 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_253_fu_1750[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_254_fu_1754 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_255_fu_1758 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_256_fu_1762 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_257_fu_1766 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_257_fu_1766[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_258_fu_1770 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_259_fu_1774 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_25_fu_838 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_25_fu_838[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_260_fu_1778 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_261_fu_1782 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_261_fu_1782[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_262_fu_1786 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_263_fu_1790 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_264_fu_1794 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_265_fu_1798 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_265_fu_1798[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_266_fu_1802 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_267_fu_1806 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_268_fu_1810 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_269_fu_1814 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_269_fu_1814[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_26_fu_842 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_270_fu_1818 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_271_fu_1822 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_272_fu_1826 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_273_fu_1830 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_273_fu_1830[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_274_fu_1834 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_275_fu_1838 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_276_fu_1842 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_277_fu_1846 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_277_fu_1846[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_278_fu_1850 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_279_fu_1854 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_27_fu_846 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_280_fu_1858 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_281_fu_1862 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_281_fu_1862[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_281_fu_1862[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_282_fu_1866 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_282_fu_1866[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_283_fu_1870 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_283_fu_1870[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_284_fu_1874 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_284_fu_1874[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_285_fu_1878 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_285_fu_1878[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_286_fu_1882 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_287_fu_1886 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_288_fu_1890 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_288_fu_1890[15]_i_10_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_12_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_13_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_14_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_15_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_16_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_17_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_18_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_19_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_20_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_21_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_22_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_23_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_24_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_25_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_26_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_27_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_28_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_29_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_30_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_31_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_32_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_33_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_34_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_35_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_36_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_37_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_38_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_39_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_3_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_40_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_41_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_42_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_43_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_44_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_45_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_46_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_47_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_48_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_49_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_4_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_50_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_51_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_52_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_53_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_54_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_55_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_56_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_57_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_58_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_59_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_5_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_60_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_61_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_62_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_63_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_64_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_65_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_66_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_67_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_68_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_6_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_7_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_8_n_1\ : STD_LOGIC;
  signal \tmp_V_288_fu_1890[15]_i_9_n_1\ : STD_LOGIC;
  signal tmp_V_28_fu_850 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_29_fu_854 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_29_fu_854[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_29_fu_854[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_2_fu_750 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_30_fu_858 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_30_fu_858[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_31_fu_862 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_31_fu_862[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_32_fu_866 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_32_fu_866[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_33_fu_870 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_33_fu_870[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_34_fu_874 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_35_fu_878 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_36_fu_882 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_37_fu_886 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_37_fu_886[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_38_fu_890 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_39_fu_894 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_40_fu_898 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_40_fu_898[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_41_fu_902 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_41_fu_902[15]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_V_41_fu_902[15]_i_3_n_1\ : STD_LOGIC;
  signal tmp_V_42_fu_906 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_43_fu_910 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_44_fu_914 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_45_fu_918 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_45_fu_918[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_45_fu_918[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_46_fu_922 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_46_fu_922[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_47_fu_926 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_47_fu_926[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_48_fu_930 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_48_fu_930[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_49_fu_934 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_49_fu_934[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_4_fu_754 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_50_fu_938 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_51_fu_942 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_52_fu_946 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_53_fu_950 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_53_fu_950[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_54_fu_954 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_55_fu_958 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_56_fu_962 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_57_fu_966 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_57_fu_966[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_58_fu_970 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_59_fu_974 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_5_fu_758 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_5_fu_758[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_60_fu_978 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_61_fu_982 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_61_fu_982[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_61_fu_982[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_62_fu_986 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_62_fu_986[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_63_fu_990 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_63_fu_990[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_64_fu_994 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_64_fu_994[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_65_fu_998 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_65_fu_998[15]_i_3_n_1\ : STD_LOGIC;
  signal tmp_V_66_fu_1002 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_67_fu_1006 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_68_fu_1010 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_69_fu_1014 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_69_fu_1014[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_6_fu_762 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_70_fu_1018 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_71_fu_1022 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_72_fu_1026 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_73_fu_1030 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_73_fu_1030[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_73_fu_1030[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_74_fu_1034 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_74_fu_1034[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_75_fu_1038 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_75_fu_1038[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_76_fu_1042 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_76_fu_1042[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_77_fu_1046 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_77_fu_1046[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_78_fu_1050 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_79_fu_1054 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_7_fu_766 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_80_fu_1058 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_81_fu_1062 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_81_fu_1062[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_82_fu_1066 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_83_fu_1070 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_84_fu_1074 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_85_fu_1078 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_85_fu_1078[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_86_fu_1082 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_87_fu_1086 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_88_fu_1090 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_89_fu_1094 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_89_fu_1094[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_V_89_fu_1094[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_8_fu_770 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_90_fu_1098 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_90_fu_1098[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_91_fu_1102 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_91_fu_1102[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_92_fu_1106 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_92_fu_1106[15]_i_1_n_1\ : STD_LOGIC;
  signal tmp_V_93_fu_1110 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_93_fu_1110[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_94_fu_1114 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_95_fu_1118 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_96_fu_1122 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_97_fu_1126 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_97_fu_1126[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_98_fu_1130 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_99_fu_1134 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_V_9_fu_774 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_9_fu_774[15]_i_2_n_1\ : STD_LOGIC;
  signal tmp_V_fu_742 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_V_fu_742[15]_i_3_n_1\ : STD_LOGIC;
  signal \tmp_V_fu_742[15]_i_4_n_1\ : STD_LOGIC;
  signal trunc_ln647_reg_8932 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xor_ln899_21_fu_6349_p2 : STD_LOGIC;
  signal xor_ln899_21_reg_9241 : STD_LOGIC;
  signal xor_ln899_22_fu_6361_p2 : STD_LOGIC;
  signal xor_ln899_22_reg_9246 : STD_LOGIC;
  signal xor_ln899_23_fu_6373_p2 : STD_LOGIC;
  signal xor_ln899_23_reg_9251 : STD_LOGIC;
  signal xor_ln899_7_fu_6247_p2 : STD_LOGIC;
  signal xor_ln899_7_reg_9171 : STD_LOGIC;
  signal xor_ln899_8_fu_6259_p2 : STD_LOGIC;
  signal xor_ln899_8_reg_9176 : STD_LOGIC;
  signal xor_ln899_9_fu_6271_p2 : STD_LOGIC;
  signal xor_ln899_9_reg_9181 : STD_LOGIC;
  signal \NLW_accu_V_0_0_0_fu_730_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_V_0_0_0_fu_730_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_accu_V_0_1_0_fu_734_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_V_0_1_0_fu_734_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_2_reg_8981_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_2_reg_8981_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln700_6_reg_8991_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln700_6_reg_8991_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_0_reg_2281_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_0_reg_2281_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln289_reg_8972_reg[0]_i_27_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln289_reg_8972_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nf_assign_fu_1894_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nf_assign_fu_1894_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sf_1_fu_738_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_0_0_0_fu_730[3]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \accu_V_0_0_0_fu_730[3]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \accu_V_0_0_0_fu_730[3]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \accu_V_0_0_0_fu_730[3]_i_5\ : label is "lutpair7";
  attribute HLUTNM of \accu_V_0_0_0_fu_730[3]_i_6\ : label is "lutpair6";
  attribute HLUTNM of \accu_V_0_0_0_fu_730[3]_i_7\ : label is "lutpair5";
  attribute HLUTNM of \accu_V_0_0_0_fu_730[3]_i_8\ : label is "lutpair4";
  attribute HLUTNM of \accu_V_0_0_0_fu_730[7]_i_3\ : label is "lutpair9";
  attribute HLUTNM of \accu_V_0_0_0_fu_730[7]_i_4\ : label is "lutpair8";
  attribute HLUTNM of \accu_V_0_0_0_fu_730[7]_i_5\ : label is "lutpair7";
  attribute HLUTNM of \accu_V_0_0_0_fu_730[7]_i_8\ : label is "lutpair9";
  attribute HLUTNM of \accu_V_0_0_0_fu_730[7]_i_9\ : label is "lutpair8";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_0_0_0_fu_730_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_0_0_fu_730_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_0_0_fu_730_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_0_0_fu_730_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_0_0_fu_730_reg[7]_i_1\ : label is 35;
  attribute HLUTNM of \accu_V_0_1_0_fu_734[3]_i_2\ : label is "lutpair12";
  attribute HLUTNM of \accu_V_0_1_0_fu_734[3]_i_3\ : label is "lutpair11";
  attribute HLUTNM of \accu_V_0_1_0_fu_734[3]_i_4\ : label is "lutpair10";
  attribute HLUTNM of \accu_V_0_1_0_fu_734[3]_i_5\ : label is "lutpair13";
  attribute HLUTNM of \accu_V_0_1_0_fu_734[3]_i_6\ : label is "lutpair12";
  attribute HLUTNM of \accu_V_0_1_0_fu_734[3]_i_7\ : label is "lutpair11";
  attribute HLUTNM of \accu_V_0_1_0_fu_734[3]_i_8\ : label is "lutpair10";
  attribute HLUTNM of \accu_V_0_1_0_fu_734[7]_i_3\ : label is "lutpair15";
  attribute HLUTNM of \accu_V_0_1_0_fu_734[7]_i_4\ : label is "lutpair14";
  attribute HLUTNM of \accu_V_0_1_0_fu_734[7]_i_5\ : label is "lutpair13";
  attribute HLUTNM of \accu_V_0_1_0_fu_734[7]_i_8\ : label is "lutpair15";
  attribute HLUTNM of \accu_V_0_1_0_fu_734[7]_i_9\ : label is "lutpair14";
  attribute ADDER_THRESHOLD of \accu_V_0_1_0_fu_734_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_1_0_fu_734_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_1_0_fu_734_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_1_0_fu_734_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_0_1_0_fu_734_reg[7]_i_1\ : label is 35;
  attribute HLUTNM of \add_ln700_2_reg_8981[3]_i_2\ : label is "lutpair0";
  attribute HLUTNM of \add_ln700_2_reg_8981[3]_i_5\ : label is "lutpair1";
  attribute HLUTNM of \add_ln700_2_reg_8981[3]_i_6\ : label is "lutpair0";
  attribute HLUTNM of \add_ln700_2_reg_8981[7]_i_5\ : label is "lutpair1";
  attribute ADDER_THRESHOLD of \add_ln700_2_reg_8981_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_2_reg_8981_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_2_reg_8981_reg[8]_i_1\ : label is 35;
  attribute HLUTNM of \add_ln700_6_reg_8991[3]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \add_ln700_6_reg_8991[3]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \add_ln700_6_reg_8991[3]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \add_ln700_6_reg_8991[7]_i_5\ : label is "lutpair3";
  attribute ADDER_THRESHOLD of \add_ln700_6_reg_8991_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_6_reg_8991_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln700_6_reg_8991_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair23";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \count[0]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of grp_Matrix_Vector_Activa_fu_84_ap_start_reg_i_1 : label is "soft_lutpair41";
  attribute ADDER_THRESHOLD of \i_0_reg_2281_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_2281_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_2281_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_2281_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_2281_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_0_reg_2281_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln271_reg_8926[0]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \icmp_ln271_reg_8926[0]_i_6\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \icmp_ln289_reg_8972_pp0_iter2_reg[0]_i_1\ : label is "soft_lutpair33";
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_8972_reg[0]_i_17\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_8972_reg[0]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_8972_reg[0]_i_19\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_8972_reg[0]_i_21\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_8972_reg[0]_i_22\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_8972_reg[0]_i_24\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_8972_reg[0]_i_26\ : label is 35;
  attribute ADDER_THRESHOLD of \icmp_ln289_reg_8972_reg[0]_i_27\ : label is 35;
  attribute SOFT_HLUTNM of \ireg[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ireg[3]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ireg[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ireg[7]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ireg[8]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mul_ln1352_1_reg_8976[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mul_ln1352_1_reg_8976[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mul_ln1352_5_reg_8986[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mul_ln1352_5_reg_8986[1]_i_1\ : label is "soft_lutpair32";
  attribute ADDER_THRESHOLD of \nf_assign_fu_1894_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_assign_fu_1894_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_assign_fu_1894_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_assign_fu_1894_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_assign_fu_1894_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_assign_fu_1894_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_assign_fu_1894_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_assign_fu_1894_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \odata[0]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \odata[1]_i_1__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \odata[1]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \odata[1]_i_3\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \odata[1]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \odata[1]_i_5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \odata[2]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \odata[2]_i_5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \odata[2]_i_6\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \odata[2]_i_7\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \odata[2]_i_8\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \odata[2]_i_9\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \odata[4]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \odata[5]_i_1__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \odata[5]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \odata[5]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \odata[5]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \odata[5]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \odata[6]_i_4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \odata[6]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \odata[6]_i_6\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \odata[6]_i_7\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \odata[6]_i_8\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \odata[6]_i_9\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \odata[8]_i_1__1\ : label is "soft_lutpair24";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[0]\ : label is "sf_1_fu_738_reg[0]";
  attribute ADDER_THRESHOLD of \sf_1_fu_738_reg[0]_i_3\ : label is 11;
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[0]_rep\ : label is "sf_1_fu_738_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[0]_rep__0\ : label is "sf_1_fu_738_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[0]_rep__1\ : label is "sf_1_fu_738_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[0]_rep__10\ : label is "sf_1_fu_738_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[0]_rep__11\ : label is "sf_1_fu_738_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[0]_rep__12\ : label is "sf_1_fu_738_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[0]_rep__13\ : label is "sf_1_fu_738_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[0]_rep__14\ : label is "sf_1_fu_738_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[0]_rep__15\ : label is "sf_1_fu_738_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[0]_rep__2\ : label is "sf_1_fu_738_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[0]_rep__3\ : label is "sf_1_fu_738_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[0]_rep__4\ : label is "sf_1_fu_738_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[0]_rep__5\ : label is "sf_1_fu_738_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[0]_rep__6\ : label is "sf_1_fu_738_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[0]_rep__7\ : label is "sf_1_fu_738_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[0]_rep__8\ : label is "sf_1_fu_738_reg[0]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[0]_rep__9\ : label is "sf_1_fu_738_reg[0]";
  attribute ADDER_THRESHOLD of \sf_1_fu_738_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_738_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_738_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_738_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_738_reg[28]_i_1\ : label is 11;
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[3]\ : label is "sf_1_fu_738_reg[3]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[3]_rep\ : label is "sf_1_fu_738_reg[3]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[3]_rep__0\ : label is "sf_1_fu_738_reg[3]";
  attribute ORIG_CELL_NAME of \sf_1_fu_738_reg[3]_rep__1\ : label is "sf_1_fu_738_reg[3]";
  attribute ADDER_THRESHOLD of \sf_1_fu_738_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sf_1_fu_738_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_V_101_fu_1142[15]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp_V_109_fu_1174[15]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \tmp_V_125_fu_1238[15]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tmp_V_133_fu_1270[15]_i_3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \tmp_V_136_fu_1282[15]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp_V_145_fu_1318[15]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_V_161_fu_1382[15]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tmp_V_173_fu_1430[15]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \tmp_V_177_fu_1446[15]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \tmp_V_185_fu_1478[15]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp_V_189_fu_1494[15]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \tmp_V_193_fu_1510[15]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tmp_V_233_fu_1670[15]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \tmp_V_233_fu_1670[15]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp_V_237_fu_1686[15]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \tmp_V_241_fu_1702[15]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1890[15]_i_30\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1890[15]_i_31\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1890[15]_i_37\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1890[15]_i_40\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1890[15]_i_48\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1890[15]_i_53\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1890[15]_i_55\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1890[15]_i_59\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1890[15]_i_66\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tmp_V_288_fu_1890[15]_i_9\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \tmp_V_37_fu_886[15]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tmp_V_41_fu_902[15]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_V_41_fu_902[15]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \tmp_V_45_fu_918[15]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmp_V_49_fu_934[15]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_V_53_fu_950[15]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tmp_V_57_fu_966[15]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_V_61_fu_982[15]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tmp_V_97_fu_1126[15]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \tmp_V_fu_742[15]_i_4\ : label is "soft_lutpair12";
begin
  grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY <= \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\;
  \odata_reg[16]\ <= \^odata_reg[16]\;
  \odata_reg[32]\ <= \^odata_reg[32]\;
  \odata_reg[32]_0\ <= \^odata_reg[32]_0\;
StreamingFCLayer_Ee0_U2: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0
     port map (
      DI(0) => \add_ln700_2_reg_8981[8]_i_8_n_1\,
      Q(3 downto 0) => trunc_ln647_reg_8932(3 downto 0),
      \add_ln700_2_reg_8981_reg[7]_i_10\(3 downto 0) => sext_ln215_1_fu_5910_p1(3 downto 0),
      \add_ln700_2_reg_8981_reg[8]_i_4\ => \add_ln700_2_reg_8981[8]_i_21_n_1\,
      mul_ln1352_fu_5914_p2(5 downto 0) => mul_ln1352_fu_5914_p2(7 downto 2)
    );
StreamingFCLayer_Ee0_U3: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_0
     port map (
      D(5 downto 0) => mul_ln1352_1_fu_5941_p2(7 downto 2),
      DI(0) => \mul_ln1352_1_reg_8976[7]_i_2_n_1\,
      Q(3 downto 0) => p_Result_1_0_1_reg_8937(3 downto 0),
      \mul_ln1352_1_reg_8976_reg[7]\(3 downto 0) => sext_ln215_3_fu_5937_p1(3 downto 0),
      \mul_ln1352_1_reg_8976_reg[7]_0\ => \mul_ln1352_1_reg_8976[7]_i_8_n_1\
    );
StreamingFCLayer_Ee0_U4: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_1
     port map (
      DI(0) => \add_ln700_2_reg_8981[8]_i_6_n_1\,
      Q(3 downto 0) => p_Result_1_0_2_reg_8942(3 downto 0),
      S(0) => StreamingFCLayer_Ee0_U4_n_7,
      \add_ln700_2_reg_8981_reg[7]_i_12\(3 downto 0) => sext_ln215_5_fu_5960_p1(3 downto 0),
      \add_ln700_2_reg_8981_reg[8]_i_3\ => \add_ln700_2_reg_8981[8]_i_16_n_1\,
      mul_ln1352_2_fu_5964_p2(5 downto 0) => mul_ln1352_2_fu_5964_p2(7 downto 2),
      mul_ln1352_fu_5914_p2(1 downto 0) => mul_ln1352_fu_5914_p2(7 downto 6),
      p(1 downto 0) => mul_ln1352_3_fu_5991_p2(7 downto 6)
    );
StreamingFCLayer_Ee0_U5: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_2
     port map (
      DI(0) => \add_ln700_2_reg_8981[8]_i_10_n_1\,
      Q(3 downto 0) => p_Result_1_0_3_reg_8947(3 downto 0),
      \add_ln700_2_reg_8981_reg[7]_i_11\(3 downto 0) => sext_ln215_7_fu_5987_p1(3 downto 0),
      \add_ln700_2_reg_8981_reg[8]_i_5\ => \add_ln700_2_reg_8981[8]_i_26_n_1\,
      mul_ln1352_3_fu_5991_p2(5 downto 0) => mul_ln1352_3_fu_5991_p2(7 downto 2)
    );
StreamingFCLayer_Ee0_U6: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_3
     port map (
      DI(0) => \add_ln700_6_reg_8991[8]_i_8_n_1\,
      Q(3 downto 0) => p_Result_1_1_reg_8952(3 downto 0),
      \add_ln700_6_reg_8991_reg[7]_i_10\(3 downto 0) => sext_ln215_1_fu_5910_p1(3 downto 0),
      \add_ln700_6_reg_8991_reg[8]_i_4\ => \add_ln700_6_reg_8991[8]_i_21_n_1\,
      mul_ln1352_4_fu_6016_p2(5 downto 0) => mul_ln1352_4_fu_6016_p2(7 downto 2)
    );
StreamingFCLayer_Ee0_U7: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_4
     port map (
      D(5 downto 0) => mul_ln1352_5_fu_6029_p2(7 downto 2),
      DI(0) => \mul_ln1352_5_reg_8986[7]_i_2_n_1\,
      Q(3 downto 0) => p_Result_1_1_1_reg_8957(3 downto 0),
      \mul_ln1352_5_reg_8986_reg[7]\(3 downto 0) => sext_ln215_3_fu_5937_p1(3 downto 0),
      \mul_ln1352_5_reg_8986_reg[7]_0\ => \mul_ln1352_5_reg_8986[7]_i_8_n_1\
    );
StreamingFCLayer_Ee0_U8: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_5
     port map (
      DI(0) => \add_ln700_6_reg_8991[8]_i_6_n_1\,
      Q(3 downto 0) => p_Result_1_1_2_reg_8962(3 downto 0),
      S(0) => StreamingFCLayer_Ee0_U8_n_7,
      \add_ln700_6_reg_8991_reg[7]_i_12\(3 downto 0) => sext_ln215_5_fu_5960_p1(3 downto 0),
      \add_ln700_6_reg_8991_reg[8]_i_3\ => \add_ln700_6_reg_8991[8]_i_16_n_1\,
      mul_ln1352_4_fu_6016_p2(1 downto 0) => mul_ln1352_4_fu_6016_p2(7 downto 6),
      mul_ln1352_6_fu_6038_p2(5 downto 0) => mul_ln1352_6_fu_6038_p2(7 downto 2),
      p(1 downto 0) => mul_ln1352_7_fu_6051_p2(7 downto 6)
    );
StreamingFCLayer_Ee0_U9: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Ee0_6
     port map (
      DI(0) => \add_ln700_6_reg_8991[8]_i_10_n_1\,
      Q(3 downto 0) => p_Result_1_1_3_reg_8967(3 downto 0),
      \add_ln700_6_reg_8991_reg[7]_i_11\(3 downto 0) => sext_ln215_7_fu_5987_p1(3 downto 0),
      \add_ln700_6_reg_8991_reg[8]_i_5\ => \add_ln700_6_reg_8991[8]_i_26_n_1\,
      mul_ln1352_7_fu_6051_p2(5 downto 0) => mul_ln1352_7_fu_6051_p2(7 downto 2)
    );
\accu_V_0_0_0_fu_730[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_0_0_fu_730(10),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      O => select_ln271_1_fu_6146_p3(10)
    );
\accu_V_0_0_0_fu_730[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_0_0_fu_730(9),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      O => select_ln271_1_fu_6146_p3(9)
    );
\accu_V_0_0_0_fu_730[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75753110"
    )
        port map (
      I0 => add_ln700_2_reg_8981(8),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_730(8),
      I3 => accu_V_0_0_0_fu_730(7),
      I4 => add_ln700_2_reg_8981(7),
      O => \accu_V_0_0_0_fu_730[11]_i_4_n_1\
    );
\accu_V_0_0_0_fu_730[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => accu_V_0_0_0_fu_730(7),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => add_ln700_2_reg_8981(7),
      I3 => mul_ln1352_1_reg_8976(7),
      O => \accu_V_0_0_0_fu_730[11]_i_5_n_1\
    );
\accu_V_0_0_0_fu_730[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_0_0_fu_730(10),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_730(11),
      O => \accu_V_0_0_0_fu_730[11]_i_6_n_1\
    );
\accu_V_0_0_0_fu_730[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_0_0_fu_730(9),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_730(10),
      O => \accu_V_0_0_0_fu_730[11]_i_7_n_1\
    );
\accu_V_0_0_0_fu_730[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55E0FEFF551F01"
    )
        port map (
      I0 => add_ln700_2_reg_8981(7),
      I1 => accu_V_0_0_0_fu_730(7),
      I2 => accu_V_0_0_0_fu_730(8),
      I3 => add_ln700_2_reg_8981(8),
      I4 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I5 => accu_V_0_0_0_fu_730(9),
      O => \accu_V_0_0_0_fu_730[11]_i_8_n_1\
    );
\accu_V_0_0_0_fu_730[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C9636CC3CC6966"
    )
        port map (
      I0 => mul_ln1352_1_reg_8976(7),
      I1 => add_ln700_2_reg_8981(8),
      I2 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I3 => accu_V_0_0_0_fu_730(8),
      I4 => add_ln700_2_reg_8981(7),
      I5 => accu_V_0_0_0_fu_730(7),
      O => \accu_V_0_0_0_fu_730[11]_i_9_n_1\
    );
\accu_V_0_0_0_fu_730[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_0_0_fu_730(14),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      O => select_ln271_1_fu_6146_p3(14)
    );
\accu_V_0_0_0_fu_730[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_0_0_fu_730(13),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      O => select_ln271_1_fu_6146_p3(13)
    );
\accu_V_0_0_0_fu_730[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_0_0_fu_730(12),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      O => select_ln271_1_fu_6146_p3(12)
    );
\accu_V_0_0_0_fu_730[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_0_0_fu_730(11),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      O => select_ln271_1_fu_6146_p3(11)
    );
\accu_V_0_0_0_fu_730[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_0_0_fu_730(14),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_730(15),
      O => \accu_V_0_0_0_fu_730[15]_i_6_n_1\
    );
\accu_V_0_0_0_fu_730[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_0_0_fu_730(13),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_730(14),
      O => \accu_V_0_0_0_fu_730[15]_i_7_n_1\
    );
\accu_V_0_0_0_fu_730[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_0_0_fu_730(12),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_730(13),
      O => \accu_V_0_0_0_fu_730[15]_i_8_n_1\
    );
\accu_V_0_0_0_fu_730[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_0_0_fu_730(11),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_730(12),
      O => \accu_V_0_0_0_fu_730[15]_i_9_n_1\
    );
\accu_V_0_0_0_fu_730[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^odata_reg[16]\,
      O => accu_V_0_0_0_fu_7300
    );
\accu_V_0_0_0_fu_730[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_0_0_fu_730(15),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => accu_V_0_0_0_fu_730(16),
      O => \accu_V_0_0_0_fu_730[16]_i_3_n_1\
    );
\accu_V_0_0_0_fu_730[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_730(2),
      I2 => add_ln700_2_reg_8981(2),
      I3 => mul_ln1352_1_reg_8976(2),
      O => \accu_V_0_0_0_fu_730[3]_i_2_n_1\
    );
\accu_V_0_0_0_fu_730[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_730(1),
      I2 => add_ln700_2_reg_8981(1),
      I3 => mul_ln1352_1_reg_8976(1),
      O => \accu_V_0_0_0_fu_730[3]_i_3_n_1\
    );
\accu_V_0_0_0_fu_730[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_730(0),
      I2 => add_ln700_2_reg_8981(0),
      I3 => mul_ln1352_1_reg_8976(0),
      O => \accu_V_0_0_0_fu_730[3]_i_4_n_1\
    );
\accu_V_0_0_0_fu_730[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_730(3),
      I2 => add_ln700_2_reg_8981(3),
      I3 => mul_ln1352_1_reg_8976(3),
      I4 => \accu_V_0_0_0_fu_730[3]_i_2_n_1\,
      O => \accu_V_0_0_0_fu_730[3]_i_5_n_1\
    );
\accu_V_0_0_0_fu_730[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_730(2),
      I2 => add_ln700_2_reg_8981(2),
      I3 => mul_ln1352_1_reg_8976(2),
      I4 => \accu_V_0_0_0_fu_730[3]_i_3_n_1\,
      O => \accu_V_0_0_0_fu_730[3]_i_6_n_1\
    );
\accu_V_0_0_0_fu_730[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_730(1),
      I2 => add_ln700_2_reg_8981(1),
      I3 => mul_ln1352_1_reg_8976(1),
      I4 => \accu_V_0_0_0_fu_730[3]_i_4_n_1\,
      O => \accu_V_0_0_0_fu_730[3]_i_7_n_1\
    );
\accu_V_0_0_0_fu_730[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_730(0),
      I2 => add_ln700_2_reg_8981(0),
      I3 => mul_ln1352_1_reg_8976(0),
      O => \accu_V_0_0_0_fu_730[3]_i_8_n_1\
    );
\accu_V_0_0_0_fu_730[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => accu_V_0_0_0_fu_730(7),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => add_ln700_2_reg_8981(7),
      I3 => mul_ln1352_1_reg_8976(7),
      O => \accu_V_0_0_0_fu_730[7]_i_10_n_1\
    );
\accu_V_0_0_0_fu_730[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => mul_ln1352_1_reg_8976(7),
      I1 => add_ln700_2_reg_8981(7),
      I2 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I3 => accu_V_0_0_0_fu_730(7),
      O => \accu_V_0_0_0_fu_730[7]_i_2_n_1\
    );
\accu_V_0_0_0_fu_730[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_730(5),
      I2 => add_ln700_2_reg_8981(5),
      I3 => mul_ln1352_1_reg_8976(5),
      O => \accu_V_0_0_0_fu_730[7]_i_3_n_1\
    );
\accu_V_0_0_0_fu_730[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_730(4),
      I2 => add_ln700_2_reg_8981(4),
      I3 => mul_ln1352_1_reg_8976(4),
      O => \accu_V_0_0_0_fu_730[7]_i_4_n_1\
    );
\accu_V_0_0_0_fu_730[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_730(3),
      I2 => add_ln700_2_reg_8981(3),
      I3 => mul_ln1352_1_reg_8976(3),
      O => \accu_V_0_0_0_fu_730[7]_i_5_n_1\
    );
\accu_V_0_0_0_fu_730[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9595A995"
    )
        port map (
      I0 => \accu_V_0_0_0_fu_730[7]_i_10_n_1\,
      I1 => mul_ln1352_1_reg_8976(6),
      I2 => add_ln700_2_reg_8981(6),
      I3 => accu_V_0_0_0_fu_730(6),
      I4 => icmp_ln271_reg_8926_pp0_iter1_reg,
      O => \accu_V_0_0_0_fu_730[7]_i_6_n_1\
    );
\accu_V_0_0_0_fu_730[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_0_0_0_fu_730[7]_i_3_n_1\,
      I1 => add_ln700_2_reg_8981(6),
      I2 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I3 => accu_V_0_0_0_fu_730(6),
      I4 => mul_ln1352_1_reg_8976(6),
      O => \accu_V_0_0_0_fu_730[7]_i_7_n_1\
    );
\accu_V_0_0_0_fu_730[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_730(5),
      I2 => add_ln700_2_reg_8981(5),
      I3 => mul_ln1352_1_reg_8976(5),
      I4 => \accu_V_0_0_0_fu_730[7]_i_4_n_1\,
      O => \accu_V_0_0_0_fu_730[7]_i_8_n_1\
    );
\accu_V_0_0_0_fu_730[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_0_0_fu_730(4),
      I2 => add_ln700_2_reg_8981(4),
      I3 => mul_ln1352_1_reg_8976(4),
      I4 => \accu_V_0_0_0_fu_730[7]_i_5_n_1\,
      O => \accu_V_0_0_0_fu_730[7]_i_9_n_1\
    );
\accu_V_0_0_0_fu_730_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_0_V_fu_6165_p2(0),
      Q => accu_V_0_0_0_fu_730(0),
      R => '0'
    );
\accu_V_0_0_0_fu_730_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_0_V_fu_6165_p2(10),
      Q => accu_V_0_0_0_fu_730(10),
      R => '0'
    );
\accu_V_0_0_0_fu_730_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_0_V_fu_6165_p2(11),
      Q => accu_V_0_0_0_fu_730(11),
      R => '0'
    );
\accu_V_0_0_0_fu_730_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_0_0_fu_730_reg[7]_i_1_n_1\,
      CO(3) => \accu_V_0_0_0_fu_730_reg[11]_i_1_n_1\,
      CO(2) => \accu_V_0_0_0_fu_730_reg[11]_i_1_n_2\,
      CO(1) => \accu_V_0_0_0_fu_730_reg[11]_i_1_n_3\,
      CO(0) => \accu_V_0_0_0_fu_730_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => select_ln271_1_fu_6146_p3(10 downto 9),
      DI(1) => \accu_V_0_0_0_fu_730[11]_i_4_n_1\,
      DI(0) => \accu_V_0_0_0_fu_730[11]_i_5_n_1\,
      O(3 downto 0) => accu_0_0_V_fu_6165_p2(11 downto 8),
      S(3) => \accu_V_0_0_0_fu_730[11]_i_6_n_1\,
      S(2) => \accu_V_0_0_0_fu_730[11]_i_7_n_1\,
      S(1) => \accu_V_0_0_0_fu_730[11]_i_8_n_1\,
      S(0) => \accu_V_0_0_0_fu_730[11]_i_9_n_1\
    );
\accu_V_0_0_0_fu_730_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_0_V_fu_6165_p2(12),
      Q => accu_V_0_0_0_fu_730(12),
      R => '0'
    );
\accu_V_0_0_0_fu_730_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_0_V_fu_6165_p2(13),
      Q => accu_V_0_0_0_fu_730(13),
      R => '0'
    );
\accu_V_0_0_0_fu_730_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_0_V_fu_6165_p2(14),
      Q => accu_V_0_0_0_fu_730(14),
      R => '0'
    );
\accu_V_0_0_0_fu_730_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_0_V_fu_6165_p2(15),
      Q => accu_V_0_0_0_fu_730(15),
      R => '0'
    );
\accu_V_0_0_0_fu_730_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_0_0_fu_730_reg[11]_i_1_n_1\,
      CO(3) => \accu_V_0_0_0_fu_730_reg[15]_i_1_n_1\,
      CO(2) => \accu_V_0_0_0_fu_730_reg[15]_i_1_n_2\,
      CO(1) => \accu_V_0_0_0_fu_730_reg[15]_i_1_n_3\,
      CO(0) => \accu_V_0_0_0_fu_730_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => select_ln271_1_fu_6146_p3(14 downto 11),
      O(3 downto 0) => accu_0_0_V_fu_6165_p2(15 downto 12),
      S(3) => \accu_V_0_0_0_fu_730[15]_i_6_n_1\,
      S(2) => \accu_V_0_0_0_fu_730[15]_i_7_n_1\,
      S(1) => \accu_V_0_0_0_fu_730[15]_i_8_n_1\,
      S(0) => \accu_V_0_0_0_fu_730[15]_i_9_n_1\
    );
\accu_V_0_0_0_fu_730_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_0_V_fu_6165_p2(16),
      Q => accu_V_0_0_0_fu_730(16),
      R => '0'
    );
\accu_V_0_0_0_fu_730_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_0_0_fu_730_reg[15]_i_1_n_1\,
      CO(3 downto 0) => \NLW_accu_V_0_0_0_fu_730_reg[16]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_V_0_0_0_fu_730_reg[16]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => accu_0_0_V_fu_6165_p2(16),
      S(3 downto 1) => B"000",
      S(0) => \accu_V_0_0_0_fu_730[16]_i_3_n_1\
    );
\accu_V_0_0_0_fu_730_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_0_V_fu_6165_p2(1),
      Q => accu_V_0_0_0_fu_730(1),
      R => '0'
    );
\accu_V_0_0_0_fu_730_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_0_V_fu_6165_p2(2),
      Q => accu_V_0_0_0_fu_730(2),
      R => '0'
    );
\accu_V_0_0_0_fu_730_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_0_V_fu_6165_p2(3),
      Q => accu_V_0_0_0_fu_730(3),
      R => '0'
    );
\accu_V_0_0_0_fu_730_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_0_0_0_fu_730_reg[3]_i_1_n_1\,
      CO(2) => \accu_V_0_0_0_fu_730_reg[3]_i_1_n_2\,
      CO(1) => \accu_V_0_0_0_fu_730_reg[3]_i_1_n_3\,
      CO(0) => \accu_V_0_0_0_fu_730_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \accu_V_0_0_0_fu_730[3]_i_2_n_1\,
      DI(2) => \accu_V_0_0_0_fu_730[3]_i_3_n_1\,
      DI(1) => \accu_V_0_0_0_fu_730[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => accu_0_0_V_fu_6165_p2(3 downto 0),
      S(3) => \accu_V_0_0_0_fu_730[3]_i_5_n_1\,
      S(2) => \accu_V_0_0_0_fu_730[3]_i_6_n_1\,
      S(1) => \accu_V_0_0_0_fu_730[3]_i_7_n_1\,
      S(0) => \accu_V_0_0_0_fu_730[3]_i_8_n_1\
    );
\accu_V_0_0_0_fu_730_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_0_V_fu_6165_p2(4),
      Q => accu_V_0_0_0_fu_730(4),
      R => '0'
    );
\accu_V_0_0_0_fu_730_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_0_V_fu_6165_p2(5),
      Q => accu_V_0_0_0_fu_730(5),
      R => '0'
    );
\accu_V_0_0_0_fu_730_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_0_V_fu_6165_p2(6),
      Q => accu_V_0_0_0_fu_730(6),
      R => '0'
    );
\accu_V_0_0_0_fu_730_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_0_V_fu_6165_p2(7),
      Q => accu_V_0_0_0_fu_730(7),
      R => '0'
    );
\accu_V_0_0_0_fu_730_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_0_0_fu_730_reg[3]_i_1_n_1\,
      CO(3) => \accu_V_0_0_0_fu_730_reg[7]_i_1_n_1\,
      CO(2) => \accu_V_0_0_0_fu_730_reg[7]_i_1_n_2\,
      CO(1) => \accu_V_0_0_0_fu_730_reg[7]_i_1_n_3\,
      CO(0) => \accu_V_0_0_0_fu_730_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \accu_V_0_0_0_fu_730[7]_i_2_n_1\,
      DI(2) => \accu_V_0_0_0_fu_730[7]_i_3_n_1\,
      DI(1) => \accu_V_0_0_0_fu_730[7]_i_4_n_1\,
      DI(0) => \accu_V_0_0_0_fu_730[7]_i_5_n_1\,
      O(3 downto 0) => accu_0_0_V_fu_6165_p2(7 downto 4),
      S(3) => \accu_V_0_0_0_fu_730[7]_i_6_n_1\,
      S(2) => \accu_V_0_0_0_fu_730[7]_i_7_n_1\,
      S(1) => \accu_V_0_0_0_fu_730[7]_i_8_n_1\,
      S(0) => \accu_V_0_0_0_fu_730[7]_i_9_n_1\
    );
\accu_V_0_0_0_fu_730_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_0_V_fu_6165_p2(8),
      Q => accu_V_0_0_0_fu_730(8),
      R => '0'
    );
\accu_V_0_0_0_fu_730_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_0_V_fu_6165_p2(9),
      Q => accu_V_0_0_0_fu_730(9),
      R => '0'
    );
\accu_V_0_1_0_fu_734[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_1_0_fu_734(10),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      O => select_ln271_fu_6139_p3(10)
    );
\accu_V_0_1_0_fu_734[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_1_0_fu_734(9),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      O => select_ln271_fu_6139_p3(9)
    );
\accu_V_0_1_0_fu_734[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75753110"
    )
        port map (
      I0 => add_ln700_6_reg_8991(8),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_734(8),
      I3 => accu_V_0_1_0_fu_734(7),
      I4 => add_ln700_6_reg_8991(7),
      O => \accu_V_0_1_0_fu_734[11]_i_4_n_1\
    );
\accu_V_0_1_0_fu_734[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002D"
    )
        port map (
      I0 => accu_V_0_1_0_fu_734(7),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => add_ln700_6_reg_8991(7),
      I3 => mul_ln1352_5_reg_8986(7),
      O => \accu_V_0_1_0_fu_734[11]_i_5_n_1\
    );
\accu_V_0_1_0_fu_734[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_1_0_fu_734(10),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_734(11),
      O => \accu_V_0_1_0_fu_734[11]_i_6_n_1\
    );
\accu_V_0_1_0_fu_734[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_1_0_fu_734(9),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_734(10),
      O => \accu_V_0_1_0_fu_734[11]_i_7_n_1\
    );
\accu_V_0_1_0_fu_734[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55E0FEFF551F01"
    )
        port map (
      I0 => add_ln700_6_reg_8991(7),
      I1 => accu_V_0_1_0_fu_734(7),
      I2 => accu_V_0_1_0_fu_734(8),
      I3 => add_ln700_6_reg_8991(8),
      I4 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I5 => accu_V_0_1_0_fu_734(9),
      O => \accu_V_0_1_0_fu_734[11]_i_8_n_1\
    );
\accu_V_0_1_0_fu_734[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6C9636CC3CC6966"
    )
        port map (
      I0 => mul_ln1352_5_reg_8986(7),
      I1 => add_ln700_6_reg_8991(8),
      I2 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I3 => accu_V_0_1_0_fu_734(8),
      I4 => add_ln700_6_reg_8991(7),
      I5 => accu_V_0_1_0_fu_734(7),
      O => \accu_V_0_1_0_fu_734[11]_i_9_n_1\
    );
\accu_V_0_1_0_fu_734[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_1_0_fu_734(14),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      O => select_ln271_fu_6139_p3(14)
    );
\accu_V_0_1_0_fu_734[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_1_0_fu_734(13),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      O => select_ln271_fu_6139_p3(13)
    );
\accu_V_0_1_0_fu_734[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_1_0_fu_734(12),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      O => select_ln271_fu_6139_p3(12)
    );
\accu_V_0_1_0_fu_734[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_0_1_0_fu_734(11),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      O => select_ln271_fu_6139_p3(11)
    );
\accu_V_0_1_0_fu_734[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_1_0_fu_734(14),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_734(15),
      O => \accu_V_0_1_0_fu_734[15]_i_6_n_1\
    );
\accu_V_0_1_0_fu_734[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_1_0_fu_734(13),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_734(14),
      O => \accu_V_0_1_0_fu_734[15]_i_7_n_1\
    );
\accu_V_0_1_0_fu_734[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_1_0_fu_734(12),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_734(13),
      O => \accu_V_0_1_0_fu_734[15]_i_8_n_1\
    );
\accu_V_0_1_0_fu_734[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_1_0_fu_734(11),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_734(12),
      O => \accu_V_0_1_0_fu_734[15]_i_9_n_1\
    );
\accu_V_0_1_0_fu_734[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => accu_V_0_1_0_fu_734(15),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => accu_V_0_1_0_fu_734(16),
      O => \accu_V_0_1_0_fu_734[16]_i_2_n_1\
    );
\accu_V_0_1_0_fu_734[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_734(2),
      I2 => add_ln700_6_reg_8991(2),
      I3 => mul_ln1352_5_reg_8986(2),
      O => \accu_V_0_1_0_fu_734[3]_i_2_n_1\
    );
\accu_V_0_1_0_fu_734[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_734(1),
      I2 => add_ln700_6_reg_8991(1),
      I3 => mul_ln1352_5_reg_8986(1),
      O => \accu_V_0_1_0_fu_734[3]_i_3_n_1\
    );
\accu_V_0_1_0_fu_734[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_734(0),
      I2 => add_ln700_6_reg_8991(0),
      I3 => mul_ln1352_5_reg_8986(0),
      O => \accu_V_0_1_0_fu_734[3]_i_4_n_1\
    );
\accu_V_0_1_0_fu_734[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_734(3),
      I2 => add_ln700_6_reg_8991(3),
      I3 => mul_ln1352_5_reg_8986(3),
      I4 => \accu_V_0_1_0_fu_734[3]_i_2_n_1\,
      O => \accu_V_0_1_0_fu_734[3]_i_5_n_1\
    );
\accu_V_0_1_0_fu_734[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_734(2),
      I2 => add_ln700_6_reg_8991(2),
      I3 => mul_ln1352_5_reg_8986(2),
      I4 => \accu_V_0_1_0_fu_734[3]_i_3_n_1\,
      O => \accu_V_0_1_0_fu_734[3]_i_6_n_1\
    );
\accu_V_0_1_0_fu_734[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_734(1),
      I2 => add_ln700_6_reg_8991(1),
      I3 => mul_ln1352_5_reg_8986(1),
      I4 => \accu_V_0_1_0_fu_734[3]_i_4_n_1\,
      O => \accu_V_0_1_0_fu_734[3]_i_7_n_1\
    );
\accu_V_0_1_0_fu_734[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_734(0),
      I2 => add_ln700_6_reg_8991(0),
      I3 => mul_ln1352_5_reg_8986(0),
      O => \accu_V_0_1_0_fu_734[3]_i_8_n_1\
    );
\accu_V_0_1_0_fu_734[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => accu_V_0_1_0_fu_734(7),
      I1 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I2 => add_ln700_6_reg_8991(7),
      I3 => mul_ln1352_5_reg_8986(7),
      O => \accu_V_0_1_0_fu_734[7]_i_10_n_1\
    );
\accu_V_0_1_0_fu_734[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => mul_ln1352_5_reg_8986(7),
      I1 => add_ln700_6_reg_8991(7),
      I2 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I3 => accu_V_0_1_0_fu_734(7),
      O => \accu_V_0_1_0_fu_734[7]_i_2_n_1\
    );
\accu_V_0_1_0_fu_734[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_734(5),
      I2 => add_ln700_6_reg_8991(5),
      I3 => mul_ln1352_5_reg_8986(5),
      O => \accu_V_0_1_0_fu_734[7]_i_3_n_1\
    );
\accu_V_0_1_0_fu_734[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_734(4),
      I2 => add_ln700_6_reg_8991(4),
      I3 => mul_ln1352_5_reg_8986(4),
      O => \accu_V_0_1_0_fu_734[7]_i_4_n_1\
    );
\accu_V_0_1_0_fu_734[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_734(3),
      I2 => add_ln700_6_reg_8991(3),
      I3 => mul_ln1352_5_reg_8986(3),
      O => \accu_V_0_1_0_fu_734[7]_i_5_n_1\
    );
\accu_V_0_1_0_fu_734[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9595A995"
    )
        port map (
      I0 => \accu_V_0_1_0_fu_734[7]_i_10_n_1\,
      I1 => mul_ln1352_5_reg_8986(6),
      I2 => add_ln700_6_reg_8991(6),
      I3 => accu_V_0_1_0_fu_734(6),
      I4 => icmp_ln271_reg_8926_pp0_iter1_reg,
      O => \accu_V_0_1_0_fu_734[7]_i_6_n_1\
    );
\accu_V_0_1_0_fu_734[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_0_1_0_fu_734[7]_i_3_n_1\,
      I1 => add_ln700_6_reg_8991(6),
      I2 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I3 => accu_V_0_1_0_fu_734(6),
      I4 => mul_ln1352_5_reg_8986(6),
      O => \accu_V_0_1_0_fu_734[7]_i_7_n_1\
    );
\accu_V_0_1_0_fu_734[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_734(5),
      I2 => add_ln700_6_reg_8991(5),
      I3 => mul_ln1352_5_reg_8986(5),
      I4 => \accu_V_0_1_0_fu_734[7]_i_4_n_1\,
      O => \accu_V_0_1_0_fu_734[7]_i_8_n_1\
    );
\accu_V_0_1_0_fu_734[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => icmp_ln271_reg_8926_pp0_iter1_reg,
      I1 => accu_V_0_1_0_fu_734(4),
      I2 => add_ln700_6_reg_8991(4),
      I3 => mul_ln1352_5_reg_8986(4),
      I4 => \accu_V_0_1_0_fu_734[7]_i_5_n_1\,
      O => \accu_V_0_1_0_fu_734[7]_i_9_n_1\
    );
\accu_V_0_1_0_fu_734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_1_V_fu_6183_p2(0),
      Q => accu_V_0_1_0_fu_734(0),
      R => '0'
    );
\accu_V_0_1_0_fu_734_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_1_V_fu_6183_p2(10),
      Q => accu_V_0_1_0_fu_734(10),
      R => '0'
    );
\accu_V_0_1_0_fu_734_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_1_V_fu_6183_p2(11),
      Q => accu_V_0_1_0_fu_734(11),
      R => '0'
    );
\accu_V_0_1_0_fu_734_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_1_0_fu_734_reg[7]_i_1_n_1\,
      CO(3) => \accu_V_0_1_0_fu_734_reg[11]_i_1_n_1\,
      CO(2) => \accu_V_0_1_0_fu_734_reg[11]_i_1_n_2\,
      CO(1) => \accu_V_0_1_0_fu_734_reg[11]_i_1_n_3\,
      CO(0) => \accu_V_0_1_0_fu_734_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 2) => select_ln271_fu_6139_p3(10 downto 9),
      DI(1) => \accu_V_0_1_0_fu_734[11]_i_4_n_1\,
      DI(0) => \accu_V_0_1_0_fu_734[11]_i_5_n_1\,
      O(3 downto 0) => accu_0_1_V_fu_6183_p2(11 downto 8),
      S(3) => \accu_V_0_1_0_fu_734[11]_i_6_n_1\,
      S(2) => \accu_V_0_1_0_fu_734[11]_i_7_n_1\,
      S(1) => \accu_V_0_1_0_fu_734[11]_i_8_n_1\,
      S(0) => \accu_V_0_1_0_fu_734[11]_i_9_n_1\
    );
\accu_V_0_1_0_fu_734_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_1_V_fu_6183_p2(12),
      Q => accu_V_0_1_0_fu_734(12),
      R => '0'
    );
\accu_V_0_1_0_fu_734_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_1_V_fu_6183_p2(13),
      Q => accu_V_0_1_0_fu_734(13),
      R => '0'
    );
\accu_V_0_1_0_fu_734_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_1_V_fu_6183_p2(14),
      Q => accu_V_0_1_0_fu_734(14),
      R => '0'
    );
\accu_V_0_1_0_fu_734_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_1_V_fu_6183_p2(15),
      Q => accu_V_0_1_0_fu_734(15),
      R => '0'
    );
\accu_V_0_1_0_fu_734_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_1_0_fu_734_reg[11]_i_1_n_1\,
      CO(3) => \accu_V_0_1_0_fu_734_reg[15]_i_1_n_1\,
      CO(2) => \accu_V_0_1_0_fu_734_reg[15]_i_1_n_2\,
      CO(1) => \accu_V_0_1_0_fu_734_reg[15]_i_1_n_3\,
      CO(0) => \accu_V_0_1_0_fu_734_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => select_ln271_fu_6139_p3(14 downto 11),
      O(3 downto 0) => accu_0_1_V_fu_6183_p2(15 downto 12),
      S(3) => \accu_V_0_1_0_fu_734[15]_i_6_n_1\,
      S(2) => \accu_V_0_1_0_fu_734[15]_i_7_n_1\,
      S(1) => \accu_V_0_1_0_fu_734[15]_i_8_n_1\,
      S(0) => \accu_V_0_1_0_fu_734[15]_i_9_n_1\
    );
\accu_V_0_1_0_fu_734_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_1_V_fu_6183_p2(16),
      Q => accu_V_0_1_0_fu_734(16),
      R => '0'
    );
\accu_V_0_1_0_fu_734_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_1_0_fu_734_reg[15]_i_1_n_1\,
      CO(3 downto 0) => \NLW_accu_V_0_1_0_fu_734_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_V_0_1_0_fu_734_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => accu_0_1_V_fu_6183_p2(16),
      S(3 downto 1) => B"000",
      S(0) => \accu_V_0_1_0_fu_734[16]_i_2_n_1\
    );
\accu_V_0_1_0_fu_734_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_1_V_fu_6183_p2(1),
      Q => accu_V_0_1_0_fu_734(1),
      R => '0'
    );
\accu_V_0_1_0_fu_734_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_1_V_fu_6183_p2(2),
      Q => accu_V_0_1_0_fu_734(2),
      R => '0'
    );
\accu_V_0_1_0_fu_734_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_1_V_fu_6183_p2(3),
      Q => accu_V_0_1_0_fu_734(3),
      R => '0'
    );
\accu_V_0_1_0_fu_734_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_0_1_0_fu_734_reg[3]_i_1_n_1\,
      CO(2) => \accu_V_0_1_0_fu_734_reg[3]_i_1_n_2\,
      CO(1) => \accu_V_0_1_0_fu_734_reg[3]_i_1_n_3\,
      CO(0) => \accu_V_0_1_0_fu_734_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \accu_V_0_1_0_fu_734[3]_i_2_n_1\,
      DI(2) => \accu_V_0_1_0_fu_734[3]_i_3_n_1\,
      DI(1) => \accu_V_0_1_0_fu_734[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => accu_0_1_V_fu_6183_p2(3 downto 0),
      S(3) => \accu_V_0_1_0_fu_734[3]_i_5_n_1\,
      S(2) => \accu_V_0_1_0_fu_734[3]_i_6_n_1\,
      S(1) => \accu_V_0_1_0_fu_734[3]_i_7_n_1\,
      S(0) => \accu_V_0_1_0_fu_734[3]_i_8_n_1\
    );
\accu_V_0_1_0_fu_734_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_1_V_fu_6183_p2(4),
      Q => accu_V_0_1_0_fu_734(4),
      R => '0'
    );
\accu_V_0_1_0_fu_734_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_1_V_fu_6183_p2(5),
      Q => accu_V_0_1_0_fu_734(5),
      R => '0'
    );
\accu_V_0_1_0_fu_734_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_1_V_fu_6183_p2(6),
      Q => accu_V_0_1_0_fu_734(6),
      R => '0'
    );
\accu_V_0_1_0_fu_734_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_1_V_fu_6183_p2(7),
      Q => accu_V_0_1_0_fu_734(7),
      R => '0'
    );
\accu_V_0_1_0_fu_734_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_0_1_0_fu_734_reg[3]_i_1_n_1\,
      CO(3) => \accu_V_0_1_0_fu_734_reg[7]_i_1_n_1\,
      CO(2) => \accu_V_0_1_0_fu_734_reg[7]_i_1_n_2\,
      CO(1) => \accu_V_0_1_0_fu_734_reg[7]_i_1_n_3\,
      CO(0) => \accu_V_0_1_0_fu_734_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \accu_V_0_1_0_fu_734[7]_i_2_n_1\,
      DI(2) => \accu_V_0_1_0_fu_734[7]_i_3_n_1\,
      DI(1) => \accu_V_0_1_0_fu_734[7]_i_4_n_1\,
      DI(0) => \accu_V_0_1_0_fu_734[7]_i_5_n_1\,
      O(3 downto 0) => accu_0_1_V_fu_6183_p2(7 downto 4),
      S(3) => \accu_V_0_1_0_fu_734[7]_i_6_n_1\,
      S(2) => \accu_V_0_1_0_fu_734[7]_i_7_n_1\,
      S(1) => \accu_V_0_1_0_fu_734[7]_i_8_n_1\,
      S(0) => \accu_V_0_1_0_fu_734[7]_i_9_n_1\
    );
\accu_V_0_1_0_fu_734_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_1_V_fu_6183_p2(8),
      Q => accu_V_0_1_0_fu_734(8),
      R => '0'
    );
\accu_V_0_1_0_fu_734_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_0_0_0_fu_7300,
      D => accu_0_1_V_fu_6183_p2(9),
      Q => accu_V_0_1_0_fu_734(9),
      R => '0'
    );
\add_ln700_2_reg_8981[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => sext_ln215_5_fu_5960_p1(1),
      I1 => p_Result_1_0_2_reg_8942(0),
      I2 => p_Result_1_0_2_reg_8942(1),
      I3 => sext_ln215_5_fu_5960_p1(0),
      O => mul_ln1352_2_fu_5964_p2(1)
    );
\add_ln700_2_reg_8981[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => sext_ln215_1_fu_5910_p1(1),
      I1 => trunc_ln647_reg_8932(0),
      I2 => trunc_ln647_reg_8932(1),
      I3 => sext_ln215_1_fu_5910_p1(0),
      O => mul_ln1352_fu_5914_p2(1)
    );
\add_ln700_2_reg_8981[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln1352_fu_5914_p2(2),
      I1 => mul_ln1352_3_fu_5991_p2(2),
      I2 => mul_ln1352_2_fu_5964_p2(2),
      O => \add_ln700_2_reg_8981[3]_i_2_n_1\
    );
\add_ln700_2_reg_8981[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF788878880000"
    )
        port map (
      I0 => sext_ln215_1_fu_5910_p1(0),
      I1 => trunc_ln647_reg_8932(1),
      I2 => trunc_ln647_reg_8932(0),
      I3 => sext_ln215_1_fu_5910_p1(1),
      I4 => mul_ln1352_3_fu_5991_p2(1),
      I5 => mul_ln1352_2_fu_5964_p2(1),
      O => \add_ln700_2_reg_8981[3]_i_3_n_1\
    );
\add_ln700_2_reg_8981[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => trunc_ln647_reg_8932(0),
      I1 => sext_ln215_1_fu_5910_p1(0),
      I2 => p_Result_1_0_3_reg_8947(0),
      I3 => sext_ln215_7_fu_5987_p1(0),
      I4 => p_Result_1_0_2_reg_8942(0),
      I5 => sext_ln215_5_fu_5960_p1(0),
      O => \add_ln700_2_reg_8981[3]_i_4_n_1\
    );
\add_ln700_2_reg_8981[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln1352_fu_5914_p2(3),
      I1 => mul_ln1352_3_fu_5991_p2(3),
      I2 => mul_ln1352_2_fu_5964_p2(3),
      I3 => \add_ln700_2_reg_8981[3]_i_2_n_1\,
      O => \add_ln700_2_reg_8981[3]_i_5_n_1\
    );
\add_ln700_2_reg_8981[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln1352_fu_5914_p2(2),
      I1 => mul_ln1352_3_fu_5991_p2(2),
      I2 => mul_ln1352_2_fu_5964_p2(2),
      I3 => \add_ln700_2_reg_8981[3]_i_3_n_1\,
      O => \add_ln700_2_reg_8981[3]_i_6_n_1\
    );
\add_ln700_2_reg_8981[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln700_2_reg_8981[3]_i_4_n_1\,
      I1 => mul_ln1352_3_fu_5991_p2(1),
      I2 => mul_ln1352_fu_5914_p2(1),
      I3 => mul_ln1352_2_fu_5964_p2(1),
      O => \add_ln700_2_reg_8981[3]_i_7_n_1\
    );
\add_ln700_2_reg_8981[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => p_Result_1_0_2_reg_8942(0),
      I1 => sext_ln215_5_fu_5960_p1(0),
      I2 => sext_ln215_1_fu_5910_p1(0),
      I3 => trunc_ln647_reg_8932(0),
      I4 => sext_ln215_7_fu_5987_p1(0),
      I5 => p_Result_1_0_3_reg_8947(0),
      O => \add_ln700_2_reg_8981[3]_i_8_n_1\
    );
\add_ln700_2_reg_8981[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => sext_ln215_7_fu_5987_p1(1),
      I1 => p_Result_1_0_3_reg_8947(0),
      I2 => p_Result_1_0_3_reg_8947(1),
      I3 => sext_ln215_7_fu_5987_p1(0),
      O => mul_ln1352_3_fu_5991_p2(1)
    );
\add_ln700_2_reg_8981[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln1352_2_fu_5964_p2(7),
      I1 => mul_ln1352_3_fu_5991_p2(7),
      I2 => mul_ln1352_fu_5914_p2(7),
      O => \add_ln700_2_reg_8981[7]_i_2_n_1\
    );
\add_ln700_2_reg_8981[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln1352_fu_5914_p2(5),
      I1 => mul_ln1352_3_fu_5991_p2(5),
      I2 => mul_ln1352_2_fu_5964_p2(5),
      O => \add_ln700_2_reg_8981[7]_i_3_n_1\
    );
\add_ln700_2_reg_8981[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln1352_fu_5914_p2(4),
      I1 => mul_ln1352_3_fu_5991_p2(4),
      I2 => mul_ln1352_2_fu_5964_p2(4),
      O => \add_ln700_2_reg_8981[7]_i_4_n_1\
    );
\add_ln700_2_reg_8981[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln1352_fu_5914_p2(3),
      I1 => mul_ln1352_3_fu_5991_p2(3),
      I2 => mul_ln1352_2_fu_5964_p2(3),
      O => \add_ln700_2_reg_8981[7]_i_5_n_1\
    );
\add_ln700_2_reg_8981[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln700_2_reg_8981[7]_i_3_n_1\,
      I1 => mul_ln1352_3_fu_5991_p2(6),
      I2 => mul_ln1352_fu_5914_p2(6),
      I3 => mul_ln1352_2_fu_5964_p2(6),
      O => \add_ln700_2_reg_8981[7]_i_7_n_1\
    );
\add_ln700_2_reg_8981[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln1352_fu_5914_p2(5),
      I1 => mul_ln1352_3_fu_5991_p2(5),
      I2 => mul_ln1352_2_fu_5964_p2(5),
      I3 => \add_ln700_2_reg_8981[7]_i_4_n_1\,
      O => \add_ln700_2_reg_8981[7]_i_8_n_1\
    );
\add_ln700_2_reg_8981[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln1352_fu_5914_p2(4),
      I1 => mul_ln1352_3_fu_5991_p2(4),
      I2 => mul_ln1352_2_fu_5964_p2(4),
      I3 => \add_ln700_2_reg_8981[7]_i_5_n_1\,
      O => \add_ln700_2_reg_8981[7]_i_9_n_1\
    );
\add_ln700_2_reg_8981[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln700_2_reg_8981[8]_i_22_n_1\,
      I1 => \add_ln700_2_reg_8981[8]_i_23_n_1\,
      I2 => p_Result_1_0_3_reg_8947(3),
      I3 => \add_ln700_2_reg_8981[8]_i_24_n_1\,
      I4 => sext_ln215_7_fu_5987_p1(3),
      I5 => \add_ln700_2_reg_8981[8]_i_25_n_1\,
      O => \add_ln700_2_reg_8981[8]_i_10_n_1\
    );
\add_ln700_2_reg_8981[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => p_Result_1_0_2_reg_8942(0),
      I1 => p_Result_1_0_2_reg_8942(2),
      I2 => sext_ln215_5_fu_5960_p1(1),
      I3 => p_Result_1_0_2_reg_8942(1),
      I4 => sext_ln215_5_fu_5960_p1(2),
      O => \add_ln700_2_reg_8981[8]_i_12_n_1\
    );
\add_ln700_2_reg_8981[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => sext_ln215_5_fu_5960_p1(0),
      I1 => p_Result_1_0_2_reg_8942(1),
      I2 => p_Result_1_0_2_reg_8942(0),
      I3 => sext_ln215_5_fu_5960_p1(1),
      I4 => p_Result_1_0_2_reg_8942(2),
      I5 => sext_ln215_5_fu_5960_p1(2),
      O => \add_ln700_2_reg_8981[8]_i_13_n_1\
    );
\add_ln700_2_reg_8981[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => sext_ln215_5_fu_5960_p1(0),
      I1 => p_Result_1_0_2_reg_8942(0),
      I2 => p_Result_1_0_2_reg_8942(2),
      I3 => sext_ln215_5_fu_5960_p1(1),
      I4 => p_Result_1_0_2_reg_8942(1),
      I5 => sext_ln215_5_fu_5960_p1(2),
      O => \add_ln700_2_reg_8981[8]_i_14_n_1\
    );
\add_ln700_2_reg_8981[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => p_Result_1_0_2_reg_8942(0),
      I1 => sext_ln215_5_fu_5960_p1(0),
      I2 => p_Result_1_0_2_reg_8942(1),
      I3 => sext_ln215_5_fu_5960_p1(2),
      I4 => p_Result_1_0_2_reg_8942(2),
      I5 => sext_ln215_5_fu_5960_p1(1),
      O => \add_ln700_2_reg_8981[8]_i_15_n_1\
    );
\add_ln700_2_reg_8981[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => sext_ln215_5_fu_5960_p1(0),
      I1 => p_Result_1_0_2_reg_8942(0),
      I2 => p_Result_1_0_2_reg_8942(1),
      I3 => sext_ln215_5_fu_5960_p1(2),
      I4 => sext_ln215_5_fu_5960_p1(1),
      I5 => p_Result_1_0_2_reg_8942(2),
      O => \add_ln700_2_reg_8981[8]_i_16_n_1\
    );
\add_ln700_2_reg_8981[8]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => trunc_ln647_reg_8932(0),
      I1 => trunc_ln647_reg_8932(2),
      I2 => sext_ln215_1_fu_5910_p1(1),
      I3 => trunc_ln647_reg_8932(1),
      I4 => sext_ln215_1_fu_5910_p1(2),
      O => \add_ln700_2_reg_8981[8]_i_17_n_1\
    );
\add_ln700_2_reg_8981[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => sext_ln215_1_fu_5910_p1(0),
      I1 => trunc_ln647_reg_8932(1),
      I2 => trunc_ln647_reg_8932(0),
      I3 => sext_ln215_1_fu_5910_p1(1),
      I4 => trunc_ln647_reg_8932(2),
      I5 => sext_ln215_1_fu_5910_p1(2),
      O => \add_ln700_2_reg_8981[8]_i_18_n_1\
    );
\add_ln700_2_reg_8981[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => sext_ln215_1_fu_5910_p1(0),
      I1 => trunc_ln647_reg_8932(0),
      I2 => trunc_ln647_reg_8932(2),
      I3 => sext_ln215_1_fu_5910_p1(1),
      I4 => trunc_ln647_reg_8932(1),
      I5 => sext_ln215_1_fu_5910_p1(2),
      O => \add_ln700_2_reg_8981[8]_i_19_n_1\
    );
\add_ln700_2_reg_8981[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => mul_ln1352_2_fu_5964_p2(7),
      I1 => mul_ln1352_fu_5914_p2(7),
      I2 => mul_ln1352_3_fu_5991_p2(7),
      O => \add_ln700_2_reg_8981[8]_i_2_n_1\
    );
\add_ln700_2_reg_8981[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => trunc_ln647_reg_8932(0),
      I1 => sext_ln215_1_fu_5910_p1(0),
      I2 => trunc_ln647_reg_8932(1),
      I3 => sext_ln215_1_fu_5910_p1(2),
      I4 => trunc_ln647_reg_8932(2),
      I5 => sext_ln215_1_fu_5910_p1(1),
      O => \add_ln700_2_reg_8981[8]_i_20_n_1\
    );
\add_ln700_2_reg_8981[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => sext_ln215_1_fu_5910_p1(0),
      I1 => trunc_ln647_reg_8932(0),
      I2 => trunc_ln647_reg_8932(1),
      I3 => sext_ln215_1_fu_5910_p1(2),
      I4 => sext_ln215_1_fu_5910_p1(1),
      I5 => trunc_ln647_reg_8932(2),
      O => \add_ln700_2_reg_8981[8]_i_21_n_1\
    );
\add_ln700_2_reg_8981[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => p_Result_1_0_3_reg_8947(0),
      I1 => p_Result_1_0_3_reg_8947(2),
      I2 => sext_ln215_7_fu_5987_p1(1),
      I3 => p_Result_1_0_3_reg_8947(1),
      I4 => sext_ln215_7_fu_5987_p1(2),
      O => \add_ln700_2_reg_8981[8]_i_22_n_1\
    );
\add_ln700_2_reg_8981[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => sext_ln215_7_fu_5987_p1(0),
      I1 => p_Result_1_0_3_reg_8947(1),
      I2 => p_Result_1_0_3_reg_8947(0),
      I3 => sext_ln215_7_fu_5987_p1(1),
      I4 => p_Result_1_0_3_reg_8947(2),
      I5 => sext_ln215_7_fu_5987_p1(2),
      O => \add_ln700_2_reg_8981[8]_i_23_n_1\
    );
\add_ln700_2_reg_8981[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => sext_ln215_7_fu_5987_p1(0),
      I1 => p_Result_1_0_3_reg_8947(0),
      I2 => p_Result_1_0_3_reg_8947(2),
      I3 => sext_ln215_7_fu_5987_p1(1),
      I4 => p_Result_1_0_3_reg_8947(1),
      I5 => sext_ln215_7_fu_5987_p1(2),
      O => \add_ln700_2_reg_8981[8]_i_24_n_1\
    );
\add_ln700_2_reg_8981[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => p_Result_1_0_3_reg_8947(0),
      I1 => sext_ln215_7_fu_5987_p1(0),
      I2 => p_Result_1_0_3_reg_8947(1),
      I3 => sext_ln215_7_fu_5987_p1(2),
      I4 => p_Result_1_0_3_reg_8947(2),
      I5 => sext_ln215_7_fu_5987_p1(1),
      O => \add_ln700_2_reg_8981[8]_i_25_n_1\
    );
\add_ln700_2_reg_8981[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => sext_ln215_7_fu_5987_p1(0),
      I1 => p_Result_1_0_3_reg_8947(0),
      I2 => p_Result_1_0_3_reg_8947(1),
      I3 => sext_ln215_7_fu_5987_p1(2),
      I4 => sext_ln215_7_fu_5987_p1(1),
      I5 => p_Result_1_0_3_reg_8947(2),
      O => \add_ln700_2_reg_8981[8]_i_26_n_1\
    );
\add_ln700_2_reg_8981[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln700_2_reg_8981[8]_i_12_n_1\,
      I1 => \add_ln700_2_reg_8981[8]_i_13_n_1\,
      I2 => p_Result_1_0_2_reg_8942(3),
      I3 => \add_ln700_2_reg_8981[8]_i_14_n_1\,
      I4 => sext_ln215_5_fu_5960_p1(3),
      I5 => \add_ln700_2_reg_8981[8]_i_15_n_1\,
      O => \add_ln700_2_reg_8981[8]_i_6_n_1\
    );
\add_ln700_2_reg_8981[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln700_2_reg_8981[8]_i_17_n_1\,
      I1 => \add_ln700_2_reg_8981[8]_i_18_n_1\,
      I2 => trunc_ln647_reg_8932(3),
      I3 => \add_ln700_2_reg_8981[8]_i_19_n_1\,
      I4 => sext_ln215_1_fu_5910_p1(3),
      I5 => \add_ln700_2_reg_8981[8]_i_20_n_1\,
      O => \add_ln700_2_reg_8981[8]_i_8_n_1\
    );
\add_ln700_2_reg_8981_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => add_ln700_2_fu_6007_p2(0),
      Q => add_ln700_2_reg_8981(0),
      R => '0'
    );
\add_ln700_2_reg_8981_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => add_ln700_2_fu_6007_p2(1),
      Q => add_ln700_2_reg_8981(1),
      R => '0'
    );
\add_ln700_2_reg_8981_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => add_ln700_2_fu_6007_p2(2),
      Q => add_ln700_2_reg_8981(2),
      R => '0'
    );
\add_ln700_2_reg_8981_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => add_ln700_2_fu_6007_p2(3),
      Q => add_ln700_2_reg_8981(3),
      R => '0'
    );
\add_ln700_2_reg_8981_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_2_reg_8981_reg[3]_i_1_n_1\,
      CO(2) => \add_ln700_2_reg_8981_reg[3]_i_1_n_2\,
      CO(1) => \add_ln700_2_reg_8981_reg[3]_i_1_n_3\,
      CO(0) => \add_ln700_2_reg_8981_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_2_reg_8981[3]_i_2_n_1\,
      DI(2) => \add_ln700_2_reg_8981[3]_i_3_n_1\,
      DI(1) => \add_ln700_2_reg_8981[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => add_ln700_2_fu_6007_p2(3 downto 0),
      S(3) => \add_ln700_2_reg_8981[3]_i_5_n_1\,
      S(2) => \add_ln700_2_reg_8981[3]_i_6_n_1\,
      S(1) => \add_ln700_2_reg_8981[3]_i_7_n_1\,
      S(0) => \add_ln700_2_reg_8981[3]_i_8_n_1\
    );
\add_ln700_2_reg_8981_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => add_ln700_2_fu_6007_p2(4),
      Q => add_ln700_2_reg_8981(4),
      R => '0'
    );
\add_ln700_2_reg_8981_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => add_ln700_2_fu_6007_p2(5),
      Q => add_ln700_2_reg_8981(5),
      R => '0'
    );
\add_ln700_2_reg_8981_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => add_ln700_2_fu_6007_p2(6),
      Q => add_ln700_2_reg_8981(6),
      R => '0'
    );
\add_ln700_2_reg_8981_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => add_ln700_2_fu_6007_p2(7),
      Q => add_ln700_2_reg_8981(7),
      R => '0'
    );
\add_ln700_2_reg_8981_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_2_reg_8981_reg[3]_i_1_n_1\,
      CO(3) => \add_ln700_2_reg_8981_reg[7]_i_1_n_1\,
      CO(2) => \add_ln700_2_reg_8981_reg[7]_i_1_n_2\,
      CO(1) => \add_ln700_2_reg_8981_reg[7]_i_1_n_3\,
      CO(0) => \add_ln700_2_reg_8981_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_2_reg_8981[7]_i_2_n_1\,
      DI(2) => \add_ln700_2_reg_8981[7]_i_3_n_1\,
      DI(1) => \add_ln700_2_reg_8981[7]_i_4_n_1\,
      DI(0) => \add_ln700_2_reg_8981[7]_i_5_n_1\,
      O(3 downto 0) => add_ln700_2_fu_6007_p2(7 downto 4),
      S(3) => StreamingFCLayer_Ee0_U4_n_7,
      S(2) => \add_ln700_2_reg_8981[7]_i_7_n_1\,
      S(1) => \add_ln700_2_reg_8981[7]_i_8_n_1\,
      S(0) => \add_ln700_2_reg_8981[7]_i_9_n_1\
    );
\add_ln700_2_reg_8981_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => add_ln700_2_fu_6007_p2(8),
      Q => add_ln700_2_reg_8981(8),
      R => '0'
    );
\add_ln700_2_reg_8981_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_2_reg_8981_reg[7]_i_1_n_1\,
      CO(3 downto 0) => \NLW_add_ln700_2_reg_8981_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln700_2_reg_8981_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln700_2_fu_6007_p2(8),
      S(3 downto 1) => B"000",
      S(0) => \add_ln700_2_reg_8981[8]_i_2_n_1\
    );
\add_ln700_6_reg_8991[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => sext_ln215_5_fu_5960_p1(1),
      I1 => p_Result_1_1_2_reg_8962(0),
      I2 => p_Result_1_1_2_reg_8962(1),
      I3 => sext_ln215_5_fu_5960_p1(0),
      O => mul_ln1352_6_fu_6038_p2(1)
    );
\add_ln700_6_reg_8991[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => sext_ln215_1_fu_5910_p1(1),
      I1 => p_Result_1_1_reg_8952(0),
      I2 => p_Result_1_1_reg_8952(1),
      I3 => sext_ln215_1_fu_5910_p1(0),
      O => mul_ln1352_4_fu_6016_p2(1)
    );
\add_ln700_6_reg_8991[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln1352_4_fu_6016_p2(2),
      I1 => mul_ln1352_7_fu_6051_p2(2),
      I2 => mul_ln1352_6_fu_6038_p2(2),
      O => \add_ln700_6_reg_8991[3]_i_2_n_1\
    );
\add_ln700_6_reg_8991[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF788878880000"
    )
        port map (
      I0 => sext_ln215_1_fu_5910_p1(0),
      I1 => p_Result_1_1_reg_8952(1),
      I2 => p_Result_1_1_reg_8952(0),
      I3 => sext_ln215_1_fu_5910_p1(1),
      I4 => mul_ln1352_7_fu_6051_p2(1),
      I5 => mul_ln1352_6_fu_6038_p2(1),
      O => \add_ln700_6_reg_8991[3]_i_3_n_1\
    );
\add_ln700_6_reg_8991[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => p_Result_1_1_reg_8952(0),
      I1 => sext_ln215_1_fu_5910_p1(0),
      I2 => p_Result_1_1_3_reg_8967(0),
      I3 => sext_ln215_7_fu_5987_p1(0),
      I4 => p_Result_1_1_2_reg_8962(0),
      I5 => sext_ln215_5_fu_5960_p1(0),
      O => \add_ln700_6_reg_8991[3]_i_4_n_1\
    );
\add_ln700_6_reg_8991[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln1352_4_fu_6016_p2(3),
      I1 => mul_ln1352_7_fu_6051_p2(3),
      I2 => mul_ln1352_6_fu_6038_p2(3),
      I3 => \add_ln700_6_reg_8991[3]_i_2_n_1\,
      O => \add_ln700_6_reg_8991[3]_i_5_n_1\
    );
\add_ln700_6_reg_8991[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln1352_4_fu_6016_p2(2),
      I1 => mul_ln1352_7_fu_6051_p2(2),
      I2 => mul_ln1352_6_fu_6038_p2(2),
      I3 => \add_ln700_6_reg_8991[3]_i_3_n_1\,
      O => \add_ln700_6_reg_8991[3]_i_6_n_1\
    );
\add_ln700_6_reg_8991[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln700_6_reg_8991[3]_i_4_n_1\,
      I1 => mul_ln1352_7_fu_6051_p2(1),
      I2 => mul_ln1352_4_fu_6016_p2(1),
      I3 => mul_ln1352_6_fu_6038_p2(1),
      O => \add_ln700_6_reg_8991[3]_i_7_n_1\
    );
\add_ln700_6_reg_8991[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => p_Result_1_1_2_reg_8962(0),
      I1 => sext_ln215_5_fu_5960_p1(0),
      I2 => sext_ln215_1_fu_5910_p1(0),
      I3 => p_Result_1_1_reg_8952(0),
      I4 => sext_ln215_7_fu_5987_p1(0),
      I5 => p_Result_1_1_3_reg_8967(0),
      O => \add_ln700_6_reg_8991[3]_i_8_n_1\
    );
\add_ln700_6_reg_8991[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => sext_ln215_7_fu_5987_p1(1),
      I1 => p_Result_1_1_3_reg_8967(0),
      I2 => p_Result_1_1_3_reg_8967(1),
      I3 => sext_ln215_7_fu_5987_p1(0),
      O => mul_ln1352_7_fu_6051_p2(1)
    );
\add_ln700_6_reg_8991[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln1352_6_fu_6038_p2(7),
      I1 => mul_ln1352_7_fu_6051_p2(7),
      I2 => mul_ln1352_4_fu_6016_p2(7),
      O => \add_ln700_6_reg_8991[7]_i_2_n_1\
    );
\add_ln700_6_reg_8991[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln1352_4_fu_6016_p2(5),
      I1 => mul_ln1352_7_fu_6051_p2(5),
      I2 => mul_ln1352_6_fu_6038_p2(5),
      O => \add_ln700_6_reg_8991[7]_i_3_n_1\
    );
\add_ln700_6_reg_8991[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln1352_4_fu_6016_p2(4),
      I1 => mul_ln1352_7_fu_6051_p2(4),
      I2 => mul_ln1352_6_fu_6038_p2(4),
      O => \add_ln700_6_reg_8991[7]_i_4_n_1\
    );
\add_ln700_6_reg_8991[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln1352_4_fu_6016_p2(3),
      I1 => mul_ln1352_7_fu_6051_p2(3),
      I2 => mul_ln1352_6_fu_6038_p2(3),
      O => \add_ln700_6_reg_8991[7]_i_5_n_1\
    );
\add_ln700_6_reg_8991[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln700_6_reg_8991[7]_i_3_n_1\,
      I1 => mul_ln1352_7_fu_6051_p2(6),
      I2 => mul_ln1352_4_fu_6016_p2(6),
      I3 => mul_ln1352_6_fu_6038_p2(6),
      O => \add_ln700_6_reg_8991[7]_i_7_n_1\
    );
\add_ln700_6_reg_8991[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln1352_4_fu_6016_p2(5),
      I1 => mul_ln1352_7_fu_6051_p2(5),
      I2 => mul_ln1352_6_fu_6038_p2(5),
      I3 => \add_ln700_6_reg_8991[7]_i_4_n_1\,
      O => \add_ln700_6_reg_8991[7]_i_8_n_1\
    );
\add_ln700_6_reg_8991[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln1352_4_fu_6016_p2(4),
      I1 => mul_ln1352_7_fu_6051_p2(4),
      I2 => mul_ln1352_6_fu_6038_p2(4),
      I3 => \add_ln700_6_reg_8991[7]_i_5_n_1\,
      O => \add_ln700_6_reg_8991[7]_i_9_n_1\
    );
\add_ln700_6_reg_8991[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln700_6_reg_8991[8]_i_22_n_1\,
      I1 => \add_ln700_6_reg_8991[8]_i_23_n_1\,
      I2 => p_Result_1_1_3_reg_8967(3),
      I3 => \add_ln700_6_reg_8991[8]_i_24_n_1\,
      I4 => sext_ln215_7_fu_5987_p1(3),
      I5 => \add_ln700_6_reg_8991[8]_i_25_n_1\,
      O => \add_ln700_6_reg_8991[8]_i_10_n_1\
    );
\add_ln700_6_reg_8991[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => p_Result_1_1_2_reg_8962(0),
      I1 => p_Result_1_1_2_reg_8962(2),
      I2 => sext_ln215_5_fu_5960_p1(1),
      I3 => p_Result_1_1_2_reg_8962(1),
      I4 => sext_ln215_5_fu_5960_p1(2),
      O => \add_ln700_6_reg_8991[8]_i_12_n_1\
    );
\add_ln700_6_reg_8991[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => sext_ln215_5_fu_5960_p1(0),
      I1 => p_Result_1_1_2_reg_8962(1),
      I2 => p_Result_1_1_2_reg_8962(0),
      I3 => sext_ln215_5_fu_5960_p1(1),
      I4 => p_Result_1_1_2_reg_8962(2),
      I5 => sext_ln215_5_fu_5960_p1(2),
      O => \add_ln700_6_reg_8991[8]_i_13_n_1\
    );
\add_ln700_6_reg_8991[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => sext_ln215_5_fu_5960_p1(0),
      I1 => p_Result_1_1_2_reg_8962(0),
      I2 => p_Result_1_1_2_reg_8962(2),
      I3 => sext_ln215_5_fu_5960_p1(1),
      I4 => p_Result_1_1_2_reg_8962(1),
      I5 => sext_ln215_5_fu_5960_p1(2),
      O => \add_ln700_6_reg_8991[8]_i_14_n_1\
    );
\add_ln700_6_reg_8991[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => p_Result_1_1_2_reg_8962(0),
      I1 => sext_ln215_5_fu_5960_p1(0),
      I2 => p_Result_1_1_2_reg_8962(1),
      I3 => sext_ln215_5_fu_5960_p1(2),
      I4 => p_Result_1_1_2_reg_8962(2),
      I5 => sext_ln215_5_fu_5960_p1(1),
      O => \add_ln700_6_reg_8991[8]_i_15_n_1\
    );
\add_ln700_6_reg_8991[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => sext_ln215_5_fu_5960_p1(0),
      I1 => p_Result_1_1_2_reg_8962(0),
      I2 => p_Result_1_1_2_reg_8962(1),
      I3 => sext_ln215_5_fu_5960_p1(2),
      I4 => sext_ln215_5_fu_5960_p1(1),
      I5 => p_Result_1_1_2_reg_8962(2),
      O => \add_ln700_6_reg_8991[8]_i_16_n_1\
    );
\add_ln700_6_reg_8991[8]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => p_Result_1_1_reg_8952(0),
      I1 => p_Result_1_1_reg_8952(2),
      I2 => sext_ln215_1_fu_5910_p1(1),
      I3 => p_Result_1_1_reg_8952(1),
      I4 => sext_ln215_1_fu_5910_p1(2),
      O => \add_ln700_6_reg_8991[8]_i_17_n_1\
    );
\add_ln700_6_reg_8991[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => sext_ln215_1_fu_5910_p1(0),
      I1 => p_Result_1_1_reg_8952(1),
      I2 => p_Result_1_1_reg_8952(0),
      I3 => sext_ln215_1_fu_5910_p1(1),
      I4 => p_Result_1_1_reg_8952(2),
      I5 => sext_ln215_1_fu_5910_p1(2),
      O => \add_ln700_6_reg_8991[8]_i_18_n_1\
    );
\add_ln700_6_reg_8991[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => sext_ln215_1_fu_5910_p1(0),
      I1 => p_Result_1_1_reg_8952(0),
      I2 => p_Result_1_1_reg_8952(2),
      I3 => sext_ln215_1_fu_5910_p1(1),
      I4 => p_Result_1_1_reg_8952(1),
      I5 => sext_ln215_1_fu_5910_p1(2),
      O => \add_ln700_6_reg_8991[8]_i_19_n_1\
    );
\add_ln700_6_reg_8991[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => mul_ln1352_6_fu_6038_p2(7),
      I1 => mul_ln1352_4_fu_6016_p2(7),
      I2 => mul_ln1352_7_fu_6051_p2(7),
      O => \add_ln700_6_reg_8991[8]_i_2_n_1\
    );
\add_ln700_6_reg_8991[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => p_Result_1_1_reg_8952(0),
      I1 => sext_ln215_1_fu_5910_p1(0),
      I2 => p_Result_1_1_reg_8952(1),
      I3 => sext_ln215_1_fu_5910_p1(2),
      I4 => p_Result_1_1_reg_8952(2),
      I5 => sext_ln215_1_fu_5910_p1(1),
      O => \add_ln700_6_reg_8991[8]_i_20_n_1\
    );
\add_ln700_6_reg_8991[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => sext_ln215_1_fu_5910_p1(0),
      I1 => p_Result_1_1_reg_8952(0),
      I2 => p_Result_1_1_reg_8952(1),
      I3 => sext_ln215_1_fu_5910_p1(2),
      I4 => sext_ln215_1_fu_5910_p1(1),
      I5 => p_Result_1_1_reg_8952(2),
      O => \add_ln700_6_reg_8991[8]_i_21_n_1\
    );
\add_ln700_6_reg_8991[8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => p_Result_1_1_3_reg_8967(0),
      I1 => p_Result_1_1_3_reg_8967(2),
      I2 => sext_ln215_7_fu_5987_p1(1),
      I3 => p_Result_1_1_3_reg_8967(1),
      I4 => sext_ln215_7_fu_5987_p1(2),
      O => \add_ln700_6_reg_8991[8]_i_22_n_1\
    );
\add_ln700_6_reg_8991[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => sext_ln215_7_fu_5987_p1(0),
      I1 => p_Result_1_1_3_reg_8967(1),
      I2 => p_Result_1_1_3_reg_8967(0),
      I3 => sext_ln215_7_fu_5987_p1(1),
      I4 => p_Result_1_1_3_reg_8967(2),
      I5 => sext_ln215_7_fu_5987_p1(2),
      O => \add_ln700_6_reg_8991[8]_i_23_n_1\
    );
\add_ln700_6_reg_8991[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => sext_ln215_7_fu_5987_p1(0),
      I1 => p_Result_1_1_3_reg_8967(0),
      I2 => p_Result_1_1_3_reg_8967(2),
      I3 => sext_ln215_7_fu_5987_p1(1),
      I4 => p_Result_1_1_3_reg_8967(1),
      I5 => sext_ln215_7_fu_5987_p1(2),
      O => \add_ln700_6_reg_8991[8]_i_24_n_1\
    );
\add_ln700_6_reg_8991[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => p_Result_1_1_3_reg_8967(0),
      I1 => sext_ln215_7_fu_5987_p1(0),
      I2 => p_Result_1_1_3_reg_8967(1),
      I3 => sext_ln215_7_fu_5987_p1(2),
      I4 => p_Result_1_1_3_reg_8967(2),
      I5 => sext_ln215_7_fu_5987_p1(1),
      O => \add_ln700_6_reg_8991[8]_i_25_n_1\
    );
\add_ln700_6_reg_8991[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => sext_ln215_7_fu_5987_p1(0),
      I1 => p_Result_1_1_3_reg_8967(0),
      I2 => p_Result_1_1_3_reg_8967(1),
      I3 => sext_ln215_7_fu_5987_p1(2),
      I4 => sext_ln215_7_fu_5987_p1(1),
      I5 => p_Result_1_1_3_reg_8967(2),
      O => \add_ln700_6_reg_8991[8]_i_26_n_1\
    );
\add_ln700_6_reg_8991[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln700_6_reg_8991[8]_i_12_n_1\,
      I1 => \add_ln700_6_reg_8991[8]_i_13_n_1\,
      I2 => p_Result_1_1_2_reg_8962(3),
      I3 => \add_ln700_6_reg_8991[8]_i_14_n_1\,
      I4 => sext_ln215_5_fu_5960_p1(3),
      I5 => \add_ln700_6_reg_8991[8]_i_15_n_1\,
      O => \add_ln700_6_reg_8991[8]_i_6_n_1\
    );
\add_ln700_6_reg_8991[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln700_6_reg_8991[8]_i_17_n_1\,
      I1 => \add_ln700_6_reg_8991[8]_i_18_n_1\,
      I2 => p_Result_1_1_reg_8952(3),
      I3 => \add_ln700_6_reg_8991[8]_i_19_n_1\,
      I4 => sext_ln215_1_fu_5910_p1(3),
      I5 => \add_ln700_6_reg_8991[8]_i_20_n_1\,
      O => \add_ln700_6_reg_8991[8]_i_8_n_1\
    );
\add_ln700_6_reg_8991_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => add_ln700_6_fu_6067_p2(0),
      Q => add_ln700_6_reg_8991(0),
      R => '0'
    );
\add_ln700_6_reg_8991_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => add_ln700_6_fu_6067_p2(1),
      Q => add_ln700_6_reg_8991(1),
      R => '0'
    );
\add_ln700_6_reg_8991_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => add_ln700_6_fu_6067_p2(2),
      Q => add_ln700_6_reg_8991(2),
      R => '0'
    );
\add_ln700_6_reg_8991_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => add_ln700_6_fu_6067_p2(3),
      Q => add_ln700_6_reg_8991(3),
      R => '0'
    );
\add_ln700_6_reg_8991_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln700_6_reg_8991_reg[3]_i_1_n_1\,
      CO(2) => \add_ln700_6_reg_8991_reg[3]_i_1_n_2\,
      CO(1) => \add_ln700_6_reg_8991_reg[3]_i_1_n_3\,
      CO(0) => \add_ln700_6_reg_8991_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_6_reg_8991[3]_i_2_n_1\,
      DI(2) => \add_ln700_6_reg_8991[3]_i_3_n_1\,
      DI(1) => \add_ln700_6_reg_8991[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => add_ln700_6_fu_6067_p2(3 downto 0),
      S(3) => \add_ln700_6_reg_8991[3]_i_5_n_1\,
      S(2) => \add_ln700_6_reg_8991[3]_i_6_n_1\,
      S(1) => \add_ln700_6_reg_8991[3]_i_7_n_1\,
      S(0) => \add_ln700_6_reg_8991[3]_i_8_n_1\
    );
\add_ln700_6_reg_8991_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => add_ln700_6_fu_6067_p2(4),
      Q => add_ln700_6_reg_8991(4),
      R => '0'
    );
\add_ln700_6_reg_8991_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => add_ln700_6_fu_6067_p2(5),
      Q => add_ln700_6_reg_8991(5),
      R => '0'
    );
\add_ln700_6_reg_8991_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => add_ln700_6_fu_6067_p2(6),
      Q => add_ln700_6_reg_8991(6),
      R => '0'
    );
\add_ln700_6_reg_8991_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => add_ln700_6_fu_6067_p2(7),
      Q => add_ln700_6_reg_8991(7),
      R => '0'
    );
\add_ln700_6_reg_8991_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_6_reg_8991_reg[3]_i_1_n_1\,
      CO(3) => \add_ln700_6_reg_8991_reg[7]_i_1_n_1\,
      CO(2) => \add_ln700_6_reg_8991_reg[7]_i_1_n_2\,
      CO(1) => \add_ln700_6_reg_8991_reg[7]_i_1_n_3\,
      CO(0) => \add_ln700_6_reg_8991_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln700_6_reg_8991[7]_i_2_n_1\,
      DI(2) => \add_ln700_6_reg_8991[7]_i_3_n_1\,
      DI(1) => \add_ln700_6_reg_8991[7]_i_4_n_1\,
      DI(0) => \add_ln700_6_reg_8991[7]_i_5_n_1\,
      O(3 downto 0) => add_ln700_6_fu_6067_p2(7 downto 4),
      S(3) => StreamingFCLayer_Ee0_U8_n_7,
      S(2) => \add_ln700_6_reg_8991[7]_i_7_n_1\,
      S(1) => \add_ln700_6_reg_8991[7]_i_8_n_1\,
      S(0) => \add_ln700_6_reg_8991[7]_i_9_n_1\
    );
\add_ln700_6_reg_8991_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => add_ln700_6_fu_6067_p2(8),
      Q => add_ln700_6_reg_8991(8),
      R => '0'
    );
\add_ln700_6_reg_8991_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln700_6_reg_8991_reg[7]_i_1_n_1\,
      CO(3 downto 0) => \NLW_add_ln700_6_reg_8991_reg[8]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln700_6_reg_8991_reg[8]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln700_6_fu_6067_p2(8),
      S(3 downto 1) => B"000",
      S(0) => \add_ln700_6_reg_8991[8]_i_2_n_1\
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => grp_Matrix_Vector_Activa_fu_84_ap_ready,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      O => \ap_CS_fsm[0]_i_1__0_n_1\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00FB"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_enable_reg_pp0_iter3_reg_n_1,
      I2 => \^odata_reg[16]\,
      I3 => \ap_CS_fsm[2]_i_2_n_1\,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => \ap_CS_fsm[1]_i_2_n_1\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      O => \ap_CS_fsm[1]_i_2_n_1\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888A88"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[2]_i_2_n_1\,
      I2 => \^odata_reg[16]\,
      I3 => ap_enable_reg_pp0_iter3_reg_n_1,
      I4 => ap_enable_reg_pp0_iter2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D00"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      I2 => grp_Matrix_Vector_Activa_fu_84_ap_ready,
      I3 => Q(2),
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_i_2_n_1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      O => \ap_CS_fsm[2]_i_2_n_1\
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001101"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \ap_CS_fsm[3]_i_2_n_1\,
      I4 => ap_NS_fsm10_out,
      O => D(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      I2 => grp_Matrix_Vector_Activa_fu_84_ap_ready,
      I3 => Q(2),
      O => \ap_CS_fsm[3]_i_2_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__0_n_1\,
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => grp_Matrix_Vector_Activa_fu_84_ap_ready,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800A8A8A8A8A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_NS_fsm1,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \^odata_reg[16]\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => threshs_m_thresholds_4_U_n_6,
      O => ap_enable_reg_pp0_iter0_i_1_n_1
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      O => ap_NS_fsm1
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_1,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_1,
      I2 => \^odata_reg[16]\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter1_i_2_n_1,
      O => ap_enable_reg_pp0_iter1_i_1_n_1
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AAAAAAAAAAAA"
    )
        port map (
      I0 => threshs_m_thresholds_4_U_n_6,
      I1 => Q(2),
      I2 => ap_rst_n,
      I3 => \odata_reg[8]\(6),
      I4 => icmp_ln289_reg_8972_pp0_iter2_reg,
      I5 => ap_enable_reg_pp0_iter3_reg_n_1,
      O => ap_enable_reg_pp0_iter1_i_2_n_1
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_1,
      Q => ap_enable_reg_pp0_iter1_reg_n_1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_1,
      I1 => \^odata_reg[16]\,
      I2 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_i_1_n_1
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FF700000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_1_[0]\,
      I1 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter3_reg_n_1,
      I3 => \^odata_reg[16]\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter3_i_1_n_1
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_1,
      Q => ap_enable_reg_pp0_iter3_reg_n_1,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(0),
      I1 => sf_1_fu_738_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(0),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5_n_1\,
      I4 => \tmp_V_287_fu_1886_reg[15]_0\(0),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1874(0),
      I1 => tmp_V_283_fu_1870(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_282_fu_1866(0),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_281_fu_1862(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1042(0),
      I1 => tmp_V_75_fu_1038(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_74_fu_1034(0),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_73_fu_1030(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1058(0),
      I1 => tmp_V_79_fu_1054(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_78_fu_1050(0),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_77_fu_1046(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1458(0),
      I1 => tmp_V_179_fu_1454(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_178_fu_1450(0),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_177_fu_1446(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1474(0),
      I1 => tmp_V_183_fu_1470(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_182_fu_1466(0),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_181_fu_1462(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1490(0),
      I1 => tmp_V_187_fu_1486(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_186_fu_1482(0),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_185_fu_1478(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1506(0),
      I1 => tmp_V_191_fu_1502(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_190_fu_1498(0),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_189_fu_1494(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1394(0),
      I1 => tmp_V_163_fu_1390(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_162_fu_1386(0),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_161_fu_1382(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1410(0),
      I1 => tmp_V_167_fu_1406(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_166_fu_1402(0),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_165_fu_1398(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1426(0),
      I1 => tmp_V_171_fu_1422(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_170_fu_1418(0),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_169_fu_1414(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1442(0),
      I1 => tmp_V_175_fu_1438(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_174_fu_1434(0),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_173_fu_1430(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1890(0),
      I1 => tmp_V_287_fu_1886(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_286_fu_1882(0),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_285_fu_1878(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1330(0),
      I1 => tmp_V_147_fu_1326(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_146_fu_1322(0),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_145_fu_1318(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1346(0),
      I1 => tmp_V_151_fu_1342(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_150_fu_1338(0),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_149_fu_1334(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1362(0),
      I1 => tmp_V_155_fu_1358(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_154_fu_1354(0),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_153_fu_1350(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1378(0),
      I1 => tmp_V_159_fu_1374(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_158_fu_1370(0),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_157_fu_1366(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1266(0),
      I1 => tmp_V_131_fu_1262(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_130_fu_1258(0),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_129_fu_1254(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1282(0),
      I1 => tmp_V_135_fu_1278(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_134_fu_1274(0),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_133_fu_1270(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1298(0),
      I1 => tmp_V_139_fu_1294(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_138_fu_1290(0),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_137_fu_1286(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1314(0),
      I1 => tmp_V_143_fu_1310(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_142_fu_1306(0),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_141_fu_1302(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1714(0),
      I1 => tmp_V_243_fu_1710(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_242_fu_1706(0),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_241_fu_1702(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1730(0),
      I1 => tmp_V_247_fu_1726(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_246_fu_1722(0),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_245_fu_1718(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1842(0),
      I1 => tmp_V_275_fu_1838(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_274_fu_1834(0),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_273_fu_1830(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1746(0),
      I1 => tmp_V_251_fu_1742(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_250_fu_1738(0),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_249_fu_1734(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1762(0),
      I1 => tmp_V_255_fu_1758(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_254_fu_1754(0),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_253_fu_1750(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1650(0),
      I1 => tmp_V_227_fu_1646(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_226_fu_1642(0),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_225_fu_1638(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1666(0),
      I1 => tmp_V_231_fu_1662(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_230_fu_1658(0),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_229_fu_1654(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1682(0),
      I1 => tmp_V_235_fu_1678(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_234_fu_1674(0),
      I4 => tmp_V_233_fu_1670(0),
      I5 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1698(0),
      I1 => tmp_V_239_fu_1694(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_238_fu_1690(0),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_237_fu_1686(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1586(0),
      I1 => tmp_V_211_fu_1582(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_210_fu_1578(0),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_209_fu_1574(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1602(0),
      I1 => tmp_V_215_fu_1598(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_214_fu_1594(0),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_213_fu_1590(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1618(0),
      I1 => tmp_V_219_fu_1614(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_218_fu_1610(0),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_217_fu_1606(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1634(0),
      I1 => tmp_V_223_fu_1630(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_222_fu_1626(0),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_221_fu_1622(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1858(0),
      I1 => tmp_V_279_fu_1854(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_278_fu_1850(0),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_277_fu_1846(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1522(0),
      I1 => tmp_V_195_fu_1518(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_194_fu_1514(0),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_193_fu_1510(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1538(0),
      I1 => tmp_V_199_fu_1534(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_198_fu_1530(0),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_197_fu_1526(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1554(0),
      I1 => tmp_V_203_fu_1550(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_202_fu_1546(0),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_201_fu_1542(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1570(0),
      I1 => tmp_V_207_fu_1566(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_206_fu_1562(0),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_205_fu_1558(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1810(0),
      I1 => tmp_V_267_fu_1806(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_266_fu_1802(0),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_265_fu_1798(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1826(0),
      I1 => tmp_V_271_fu_1822(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_270_fu_1818(0),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_269_fu_1814(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1778(0),
      I1 => tmp_V_259_fu_1774(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_258_fu_1770(0),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_257_fu_1766(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1794(0),
      I1 => tmp_V_263_fu_1790(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_262_fu_1786(0),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_261_fu_1782(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(0),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(0),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(0),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(0),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(0),
      I2 => sf_1_fu_738_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(0),
      I4 => \sf_1_fu_738_reg[3]_rep__1_n_1\,
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(0),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(0),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(0),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(0),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_946(0),
      I1 => tmp_V_51_fu_942(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_50_fu_938(0),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_934(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_962(0),
      I1 => tmp_V_55_fu_958(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_54_fu_954(0),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_950(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_978(0),
      I1 => tmp_V_59_fu_974(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_58_fu_970(0),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_966(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_994(0),
      I1 => tmp_V_63_fu_990(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_62_fu_986(0),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_982(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_882(0),
      I1 => tmp_V_35_fu_878(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_34_fu_874(0),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_33_fu_870(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_898(0),
      I1 => tmp_V_39_fu_894(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_38_fu_890(0),
      I4 => tmp_V_37_fu_886(0),
      I5 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_914(0),
      I1 => tmp_V_43_fu_910(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_42_fu_906(0),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_41_fu_902(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_930(0),
      I1 => tmp_V_47_fu_926(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_46_fu_922(0),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_45_fu_918(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_818(0),
      I1 => tmp_V_19_fu_814(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_18_fu_810(0),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_17_fu_806(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_834(0),
      I1 => tmp_V_23_fu_830(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_22_fu_826(0),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_21_fu_822(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_850(0),
      I1 => tmp_V_27_fu_846(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_26_fu_842(0),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_25_fu_838(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_866(0),
      I1 => tmp_V_31_fu_862(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_30_fu_858(0),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_29_fu_854(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_754(0),
      I1 => tmp_V_2_fu_750(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_1_fu_746(0),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_fu_742(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_770(0),
      I1 => tmp_V_7_fu_766(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_6_fu_762(0),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_5_fu_758(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_786(0),
      I1 => tmp_V_11_fu_782(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_10_fu_778(0),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_9_fu_774(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_802(0),
      I1 => tmp_V_15_fu_798(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_14_fu_794(0),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_13_fu_790(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1202(0),
      I1 => tmp_V_115_fu_1198(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_114_fu_1194(0),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_113_fu_1190(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1218(0),
      I1 => tmp_V_119_fu_1214(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_118_fu_1210(0),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_117_fu_1206(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1234(0),
      I1 => tmp_V_123_fu_1230(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_122_fu_1226(0),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_121_fu_1222(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1250(0),
      I1 => tmp_V_127_fu_1246(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_126_fu_1242(0),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_125_fu_1238(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1138(0),
      I1 => tmp_V_99_fu_1134(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_98_fu_1130(0),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_97_fu_1126(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1154(0),
      I1 => tmp_V_103_fu_1150(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_102_fu_1146(0),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_101_fu_1142(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1170(0),
      I1 => tmp_V_107_fu_1166(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_106_fu_1162(0),
      I4 => tmp_V_105_fu_1158(0),
      I5 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1186(0),
      I1 => tmp_V_111_fu_1182(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_110_fu_1178(0),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_109_fu_1174(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1074(0),
      I1 => tmp_V_83_fu_1070(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_82_fu_1066(0),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1062(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1090(0),
      I1 => tmp_V_87_fu_1086(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_86_fu_1082(0),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1078(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1106(0),
      I1 => tmp_V_91_fu_1102(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_90_fu_1098(0),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1094(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1122(0),
      I1 => tmp_V_95_fu_1118(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_94_fu_1114(0),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1110(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_1010(0),
      I1 => tmp_V_67_fu_1006(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_66_fu_1002(0),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_65_fu_998(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1026(0),
      I1 => tmp_V_71_fu_1022(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_70_fu_1018(0),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_69_fu_1014(0),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(0)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(10),
      I1 => sf_1_fu_738_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(10),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5_n_1\,
      I4 => \tmp_V_287_fu_1886_reg[15]_0\(10),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1874(10),
      I1 => tmp_V_283_fu_1870(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_282_fu_1866(10),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_281_fu_1862(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1042(10),
      I1 => tmp_V_75_fu_1038(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_74_fu_1034(10),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_73_fu_1030(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1058(10),
      I1 => tmp_V_79_fu_1054(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_78_fu_1050(10),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_77_fu_1046(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1458(10),
      I1 => tmp_V_179_fu_1454(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_178_fu_1450(10),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_177_fu_1446(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1474(10),
      I1 => tmp_V_183_fu_1470(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_182_fu_1466(10),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_181_fu_1462(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1490(10),
      I1 => tmp_V_187_fu_1486(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_186_fu_1482(10),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_185_fu_1478(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1506(10),
      I1 => tmp_V_191_fu_1502(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_190_fu_1498(10),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_189_fu_1494(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1394(10),
      I1 => tmp_V_163_fu_1390(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_162_fu_1386(10),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_161_fu_1382(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1410(10),
      I1 => tmp_V_167_fu_1406(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_166_fu_1402(10),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_165_fu_1398(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1426(10),
      I1 => tmp_V_171_fu_1422(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_170_fu_1418(10),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_169_fu_1414(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1442(10),
      I1 => tmp_V_175_fu_1438(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_174_fu_1434(10),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_173_fu_1430(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1890(10),
      I1 => tmp_V_287_fu_1886(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_286_fu_1882(10),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_285_fu_1878(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1330(10),
      I1 => tmp_V_147_fu_1326(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_146_fu_1322(10),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_145_fu_1318(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1346(10),
      I1 => tmp_V_151_fu_1342(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_150_fu_1338(10),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_149_fu_1334(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1362(10),
      I1 => tmp_V_155_fu_1358(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_154_fu_1354(10),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_153_fu_1350(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1378(10),
      I1 => tmp_V_159_fu_1374(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_158_fu_1370(10),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_157_fu_1366(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1266(10),
      I1 => tmp_V_131_fu_1262(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_130_fu_1258(10),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_129_fu_1254(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1282(10),
      I1 => tmp_V_135_fu_1278(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_134_fu_1274(10),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_133_fu_1270(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1298(10),
      I1 => tmp_V_139_fu_1294(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_138_fu_1290(10),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_137_fu_1286(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1314(10),
      I1 => tmp_V_143_fu_1310(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_142_fu_1306(10),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_141_fu_1302(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1714(10),
      I1 => tmp_V_243_fu_1710(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_242_fu_1706(10),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_241_fu_1702(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1730(10),
      I1 => tmp_V_247_fu_1726(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_246_fu_1722(10),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_245_fu_1718(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1842(10),
      I1 => tmp_V_275_fu_1838(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_274_fu_1834(10),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_273_fu_1830(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1746(10),
      I1 => tmp_V_251_fu_1742(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_250_fu_1738(10),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_249_fu_1734(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1762(10),
      I1 => tmp_V_255_fu_1758(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_254_fu_1754(10),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_253_fu_1750(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1650(10),
      I1 => tmp_V_227_fu_1646(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_226_fu_1642(10),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_225_fu_1638(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1666(10),
      I1 => tmp_V_231_fu_1662(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_230_fu_1658(10),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_229_fu_1654(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1682(10),
      I1 => tmp_V_235_fu_1678(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_234_fu_1674(10),
      I4 => tmp_V_233_fu_1670(10),
      I5 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1698(10),
      I1 => tmp_V_239_fu_1694(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_238_fu_1690(10),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_237_fu_1686(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1586(10),
      I1 => tmp_V_211_fu_1582(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_210_fu_1578(10),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_209_fu_1574(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1602(10),
      I1 => tmp_V_215_fu_1598(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_214_fu_1594(10),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_213_fu_1590(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1618(10),
      I1 => tmp_V_219_fu_1614(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_218_fu_1610(10),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_217_fu_1606(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1634(10),
      I1 => tmp_V_223_fu_1630(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_222_fu_1626(10),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_221_fu_1622(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1858(10),
      I1 => tmp_V_279_fu_1854(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_278_fu_1850(10),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_277_fu_1846(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1522(10),
      I1 => tmp_V_195_fu_1518(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_194_fu_1514(10),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_193_fu_1510(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1538(10),
      I1 => tmp_V_199_fu_1534(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_198_fu_1530(10),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_197_fu_1526(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1554(10),
      I1 => tmp_V_203_fu_1550(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_202_fu_1546(10),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_201_fu_1542(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1570(10),
      I1 => tmp_V_207_fu_1566(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_206_fu_1562(10),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_205_fu_1558(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1810(10),
      I1 => tmp_V_267_fu_1806(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_266_fu_1802(10),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_265_fu_1798(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1826(10),
      I1 => tmp_V_271_fu_1822(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_270_fu_1818(10),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_269_fu_1814(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1778(10),
      I1 => tmp_V_259_fu_1774(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_258_fu_1770(10),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_257_fu_1766(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1794(10),
      I1 => tmp_V_263_fu_1790(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_262_fu_1786(10),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_261_fu_1782(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(10),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(10),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(10),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(10),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(10),
      I2 => sf_1_fu_738_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(10),
      I4 => \sf_1_fu_738_reg[3]_rep__1_n_1\,
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(10),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(10),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(10),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(10),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_946(10),
      I1 => tmp_V_51_fu_942(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_50_fu_938(10),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_934(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_962(10),
      I1 => tmp_V_55_fu_958(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_54_fu_954(10),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_950(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_978(10),
      I1 => tmp_V_59_fu_974(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_58_fu_970(10),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_966(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_994(10),
      I1 => tmp_V_63_fu_990(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_62_fu_986(10),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_982(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_882(10),
      I1 => tmp_V_35_fu_878(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_34_fu_874(10),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_33_fu_870(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_898(10),
      I1 => tmp_V_39_fu_894(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_38_fu_890(10),
      I4 => tmp_V_37_fu_886(10),
      I5 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_914(10),
      I1 => tmp_V_43_fu_910(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_42_fu_906(10),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_41_fu_902(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_930(10),
      I1 => tmp_V_47_fu_926(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_46_fu_922(10),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_45_fu_918(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_818(10),
      I1 => tmp_V_19_fu_814(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_18_fu_810(10),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_17_fu_806(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_834(10),
      I1 => tmp_V_23_fu_830(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_22_fu_826(10),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_21_fu_822(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_850(10),
      I1 => tmp_V_27_fu_846(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_26_fu_842(10),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_25_fu_838(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_866(10),
      I1 => tmp_V_31_fu_862(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_30_fu_858(10),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_29_fu_854(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_754(10),
      I1 => tmp_V_2_fu_750(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_1_fu_746(10),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_fu_742(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_770(10),
      I1 => tmp_V_7_fu_766(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_6_fu_762(10),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_5_fu_758(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_786(10),
      I1 => tmp_V_11_fu_782(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_10_fu_778(10),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_9_fu_774(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_802(10),
      I1 => tmp_V_15_fu_798(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_14_fu_794(10),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_13_fu_790(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1202(10),
      I1 => tmp_V_115_fu_1198(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_114_fu_1194(10),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_113_fu_1190(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1218(10),
      I1 => tmp_V_119_fu_1214(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_118_fu_1210(10),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_117_fu_1206(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1234(10),
      I1 => tmp_V_123_fu_1230(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_122_fu_1226(10),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_121_fu_1222(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1250(10),
      I1 => tmp_V_127_fu_1246(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_126_fu_1242(10),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_125_fu_1238(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1138(10),
      I1 => tmp_V_99_fu_1134(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_98_fu_1130(10),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_97_fu_1126(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1154(10),
      I1 => tmp_V_103_fu_1150(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_102_fu_1146(10),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_101_fu_1142(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1170(10),
      I1 => tmp_V_107_fu_1166(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_106_fu_1162(10),
      I4 => tmp_V_105_fu_1158(10),
      I5 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1186(10),
      I1 => tmp_V_111_fu_1182(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_110_fu_1178(10),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_109_fu_1174(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1074(10),
      I1 => tmp_V_83_fu_1070(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_82_fu_1066(10),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1062(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1090(10),
      I1 => tmp_V_87_fu_1086(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_86_fu_1082(10),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1078(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1106(10),
      I1 => tmp_V_91_fu_1102(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_90_fu_1098(10),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1094(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1122(10),
      I1 => tmp_V_95_fu_1118(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_94_fu_1114(10),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1110(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_1010(10),
      I1 => tmp_V_67_fu_1006(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_66_fu_1002(10),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_65_fu_998(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1026(10),
      I1 => tmp_V_71_fu_1022(10),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_70_fu_1018(10),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_69_fu_1014(10),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(10)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(11),
      I1 => sf_1_fu_738_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(11),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5_n_1\,
      I4 => \tmp_V_287_fu_1886_reg[15]_0\(11),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1874(11),
      I1 => tmp_V_283_fu_1870(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_282_fu_1866(11),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_281_fu_1862(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1042(11),
      I1 => tmp_V_75_fu_1038(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_74_fu_1034(11),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_73_fu_1030(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1058(11),
      I1 => tmp_V_79_fu_1054(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_78_fu_1050(11),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_77_fu_1046(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1458(11),
      I1 => tmp_V_179_fu_1454(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_178_fu_1450(11),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_177_fu_1446(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1474(11),
      I1 => tmp_V_183_fu_1470(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_182_fu_1466(11),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_181_fu_1462(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1490(11),
      I1 => tmp_V_187_fu_1486(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_186_fu_1482(11),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_185_fu_1478(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1506(11),
      I1 => tmp_V_191_fu_1502(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_190_fu_1498(11),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_189_fu_1494(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1394(11),
      I1 => tmp_V_163_fu_1390(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_162_fu_1386(11),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_161_fu_1382(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1410(11),
      I1 => tmp_V_167_fu_1406(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_166_fu_1402(11),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_165_fu_1398(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1426(11),
      I1 => tmp_V_171_fu_1422(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_170_fu_1418(11),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_169_fu_1414(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1442(11),
      I1 => tmp_V_175_fu_1438(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_174_fu_1434(11),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_173_fu_1430(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1890(11),
      I1 => tmp_V_287_fu_1886(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_286_fu_1882(11),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_285_fu_1878(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1330(11),
      I1 => tmp_V_147_fu_1326(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_146_fu_1322(11),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_145_fu_1318(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1346(11),
      I1 => tmp_V_151_fu_1342(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_150_fu_1338(11),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_149_fu_1334(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1362(11),
      I1 => tmp_V_155_fu_1358(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_154_fu_1354(11),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_153_fu_1350(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1378(11),
      I1 => tmp_V_159_fu_1374(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_158_fu_1370(11),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_157_fu_1366(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1266(11),
      I1 => tmp_V_131_fu_1262(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_130_fu_1258(11),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_129_fu_1254(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1282(11),
      I1 => tmp_V_135_fu_1278(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_134_fu_1274(11),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_133_fu_1270(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1298(11),
      I1 => tmp_V_139_fu_1294(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_138_fu_1290(11),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_137_fu_1286(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1314(11),
      I1 => tmp_V_143_fu_1310(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_142_fu_1306(11),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_141_fu_1302(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1714(11),
      I1 => tmp_V_243_fu_1710(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_242_fu_1706(11),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_241_fu_1702(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1730(11),
      I1 => tmp_V_247_fu_1726(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_246_fu_1722(11),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_245_fu_1718(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1842(11),
      I1 => tmp_V_275_fu_1838(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_274_fu_1834(11),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_273_fu_1830(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1746(11),
      I1 => tmp_V_251_fu_1742(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_250_fu_1738(11),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_249_fu_1734(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1762(11),
      I1 => tmp_V_255_fu_1758(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_254_fu_1754(11),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_253_fu_1750(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1650(11),
      I1 => tmp_V_227_fu_1646(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_226_fu_1642(11),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_225_fu_1638(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1666(11),
      I1 => tmp_V_231_fu_1662(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_230_fu_1658(11),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_229_fu_1654(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1682(11),
      I1 => tmp_V_235_fu_1678(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_234_fu_1674(11),
      I4 => tmp_V_233_fu_1670(11),
      I5 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1698(11),
      I1 => tmp_V_239_fu_1694(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_238_fu_1690(11),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_237_fu_1686(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1586(11),
      I1 => tmp_V_211_fu_1582(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_210_fu_1578(11),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_209_fu_1574(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1602(11),
      I1 => tmp_V_215_fu_1598(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_214_fu_1594(11),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_213_fu_1590(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1618(11),
      I1 => tmp_V_219_fu_1614(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_218_fu_1610(11),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_217_fu_1606(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1634(11),
      I1 => tmp_V_223_fu_1630(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_222_fu_1626(11),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_221_fu_1622(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1858(11),
      I1 => tmp_V_279_fu_1854(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_278_fu_1850(11),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_277_fu_1846(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1522(11),
      I1 => tmp_V_195_fu_1518(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_194_fu_1514(11),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_193_fu_1510(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1538(11),
      I1 => tmp_V_199_fu_1534(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_198_fu_1530(11),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_197_fu_1526(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1554(11),
      I1 => tmp_V_203_fu_1550(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_202_fu_1546(11),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_201_fu_1542(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1570(11),
      I1 => tmp_V_207_fu_1566(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_206_fu_1562(11),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_205_fu_1558(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1810(11),
      I1 => tmp_V_267_fu_1806(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_266_fu_1802(11),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_265_fu_1798(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1826(11),
      I1 => tmp_V_271_fu_1822(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_270_fu_1818(11),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_269_fu_1814(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1778(11),
      I1 => tmp_V_259_fu_1774(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_258_fu_1770(11),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_257_fu_1766(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1794(11),
      I1 => tmp_V_263_fu_1790(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_262_fu_1786(11),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_261_fu_1782(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(11),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(11),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(11),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(11),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(11),
      I2 => sf_1_fu_738_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(11),
      I4 => \sf_1_fu_738_reg[3]_rep__1_n_1\,
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(11),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(11),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(11),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(11),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_946(11),
      I1 => tmp_V_51_fu_942(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_50_fu_938(11),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_934(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_962(11),
      I1 => tmp_V_55_fu_958(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_54_fu_954(11),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_950(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_978(11),
      I1 => tmp_V_59_fu_974(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_58_fu_970(11),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_966(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_994(11),
      I1 => tmp_V_63_fu_990(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_62_fu_986(11),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_982(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_882(11),
      I1 => tmp_V_35_fu_878(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_34_fu_874(11),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_33_fu_870(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_898(11),
      I1 => tmp_V_39_fu_894(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_38_fu_890(11),
      I4 => tmp_V_37_fu_886(11),
      I5 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_914(11),
      I1 => tmp_V_43_fu_910(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_42_fu_906(11),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_41_fu_902(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_930(11),
      I1 => tmp_V_47_fu_926(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_46_fu_922(11),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_45_fu_918(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_818(11),
      I1 => tmp_V_19_fu_814(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_18_fu_810(11),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_17_fu_806(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_834(11),
      I1 => tmp_V_23_fu_830(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_22_fu_826(11),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_21_fu_822(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_850(11),
      I1 => tmp_V_27_fu_846(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_26_fu_842(11),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_25_fu_838(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_866(11),
      I1 => tmp_V_31_fu_862(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_30_fu_858(11),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_29_fu_854(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_754(11),
      I1 => tmp_V_2_fu_750(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_1_fu_746(11),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_fu_742(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_770(11),
      I1 => tmp_V_7_fu_766(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_6_fu_762(11),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_5_fu_758(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_786(11),
      I1 => tmp_V_11_fu_782(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_10_fu_778(11),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_9_fu_774(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_802(11),
      I1 => tmp_V_15_fu_798(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_14_fu_794(11),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_13_fu_790(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1202(11),
      I1 => tmp_V_115_fu_1198(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_114_fu_1194(11),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_113_fu_1190(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1218(11),
      I1 => tmp_V_119_fu_1214(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_118_fu_1210(11),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_117_fu_1206(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1234(11),
      I1 => tmp_V_123_fu_1230(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_122_fu_1226(11),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_121_fu_1222(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1250(11),
      I1 => tmp_V_127_fu_1246(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_126_fu_1242(11),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_125_fu_1238(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1138(11),
      I1 => tmp_V_99_fu_1134(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_98_fu_1130(11),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_97_fu_1126(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1154(11),
      I1 => tmp_V_103_fu_1150(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_102_fu_1146(11),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_101_fu_1142(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1170(11),
      I1 => tmp_V_107_fu_1166(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_106_fu_1162(11),
      I4 => tmp_V_105_fu_1158(11),
      I5 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1186(11),
      I1 => tmp_V_111_fu_1182(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_110_fu_1178(11),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_109_fu_1174(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1074(11),
      I1 => tmp_V_83_fu_1070(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_82_fu_1066(11),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1062(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1090(11),
      I1 => tmp_V_87_fu_1086(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_86_fu_1082(11),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1078(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1106(11),
      I1 => tmp_V_91_fu_1102(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_90_fu_1098(11),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1094(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1122(11),
      I1 => tmp_V_95_fu_1118(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_94_fu_1114(11),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1110(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_1010(11),
      I1 => tmp_V_67_fu_1006(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_66_fu_1002(11),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_65_fu_998(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1026(11),
      I1 => tmp_V_71_fu_1022(11),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_70_fu_1018(11),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_69_fu_1014(11),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(11)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(12),
      I1 => sf_1_fu_738_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(12),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5_n_1\,
      I4 => \tmp_V_287_fu_1886_reg[15]_0\(12),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1874(12),
      I1 => tmp_V_283_fu_1870(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_282_fu_1866(12),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_281_fu_1862(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1042(12),
      I1 => tmp_V_75_fu_1038(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_74_fu_1034(12),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_73_fu_1030(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1058(12),
      I1 => tmp_V_79_fu_1054(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_78_fu_1050(12),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_77_fu_1046(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1458(12),
      I1 => tmp_V_179_fu_1454(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_178_fu_1450(12),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_177_fu_1446(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1474(12),
      I1 => tmp_V_183_fu_1470(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_182_fu_1466(12),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_181_fu_1462(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1490(12),
      I1 => tmp_V_187_fu_1486(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_186_fu_1482(12),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_185_fu_1478(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1506(12),
      I1 => tmp_V_191_fu_1502(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_190_fu_1498(12),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_189_fu_1494(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1394(12),
      I1 => tmp_V_163_fu_1390(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_162_fu_1386(12),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_161_fu_1382(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1410(12),
      I1 => tmp_V_167_fu_1406(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_166_fu_1402(12),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_165_fu_1398(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1426(12),
      I1 => tmp_V_171_fu_1422(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_170_fu_1418(12),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_169_fu_1414(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1442(12),
      I1 => tmp_V_175_fu_1438(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_174_fu_1434(12),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_173_fu_1430(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1890(12),
      I1 => tmp_V_287_fu_1886(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_286_fu_1882(12),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_285_fu_1878(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1330(12),
      I1 => tmp_V_147_fu_1326(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_146_fu_1322(12),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_145_fu_1318(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1346(12),
      I1 => tmp_V_151_fu_1342(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_150_fu_1338(12),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_149_fu_1334(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1362(12),
      I1 => tmp_V_155_fu_1358(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_154_fu_1354(12),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_153_fu_1350(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1378(12),
      I1 => tmp_V_159_fu_1374(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_158_fu_1370(12),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_157_fu_1366(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1266(12),
      I1 => tmp_V_131_fu_1262(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_130_fu_1258(12),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_129_fu_1254(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1282(12),
      I1 => tmp_V_135_fu_1278(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_134_fu_1274(12),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_133_fu_1270(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1298(12),
      I1 => tmp_V_139_fu_1294(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_138_fu_1290(12),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_137_fu_1286(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1314(12),
      I1 => tmp_V_143_fu_1310(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_142_fu_1306(12),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_141_fu_1302(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1714(12),
      I1 => tmp_V_243_fu_1710(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_242_fu_1706(12),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_241_fu_1702(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1730(12),
      I1 => tmp_V_247_fu_1726(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_246_fu_1722(12),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_245_fu_1718(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1842(12),
      I1 => tmp_V_275_fu_1838(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_274_fu_1834(12),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_273_fu_1830(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1746(12),
      I1 => tmp_V_251_fu_1742(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_250_fu_1738(12),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_249_fu_1734(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1762(12),
      I1 => tmp_V_255_fu_1758(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_254_fu_1754(12),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_253_fu_1750(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1650(12),
      I1 => tmp_V_227_fu_1646(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_226_fu_1642(12),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_225_fu_1638(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1666(12),
      I1 => tmp_V_231_fu_1662(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_230_fu_1658(12),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_229_fu_1654(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1682(12),
      I1 => tmp_V_235_fu_1678(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_234_fu_1674(12),
      I4 => tmp_V_233_fu_1670(12),
      I5 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1698(12),
      I1 => tmp_V_239_fu_1694(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_238_fu_1690(12),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_237_fu_1686(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1586(12),
      I1 => tmp_V_211_fu_1582(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_210_fu_1578(12),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_209_fu_1574(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1602(12),
      I1 => tmp_V_215_fu_1598(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_214_fu_1594(12),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_213_fu_1590(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1618(12),
      I1 => tmp_V_219_fu_1614(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_218_fu_1610(12),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_217_fu_1606(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1634(12),
      I1 => tmp_V_223_fu_1630(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_222_fu_1626(12),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_221_fu_1622(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1858(12),
      I1 => tmp_V_279_fu_1854(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_278_fu_1850(12),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_277_fu_1846(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1522(12),
      I1 => tmp_V_195_fu_1518(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_194_fu_1514(12),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_193_fu_1510(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1538(12),
      I1 => tmp_V_199_fu_1534(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_198_fu_1530(12),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_197_fu_1526(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1554(12),
      I1 => tmp_V_203_fu_1550(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_202_fu_1546(12),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_201_fu_1542(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1570(12),
      I1 => tmp_V_207_fu_1566(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_206_fu_1562(12),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_205_fu_1558(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1810(12),
      I1 => tmp_V_267_fu_1806(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_266_fu_1802(12),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_265_fu_1798(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1826(12),
      I1 => tmp_V_271_fu_1822(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_270_fu_1818(12),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_269_fu_1814(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1778(12),
      I1 => tmp_V_259_fu_1774(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_258_fu_1770(12),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_257_fu_1766(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1794(12),
      I1 => tmp_V_263_fu_1790(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_262_fu_1786(12),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_261_fu_1782(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(12),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(12),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(12),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(12),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(12),
      I2 => sf_1_fu_738_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(12),
      I4 => \sf_1_fu_738_reg[3]_rep__1_n_1\,
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(12),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(12),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(12),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(12),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_946(12),
      I1 => tmp_V_51_fu_942(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_50_fu_938(12),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_934(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_962(12),
      I1 => tmp_V_55_fu_958(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_54_fu_954(12),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_950(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_978(12),
      I1 => tmp_V_59_fu_974(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_58_fu_970(12),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_966(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_994(12),
      I1 => tmp_V_63_fu_990(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_62_fu_986(12),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_982(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_882(12),
      I1 => tmp_V_35_fu_878(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_34_fu_874(12),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_33_fu_870(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_898(12),
      I1 => tmp_V_39_fu_894(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_38_fu_890(12),
      I4 => tmp_V_37_fu_886(12),
      I5 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_914(12),
      I1 => tmp_V_43_fu_910(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_42_fu_906(12),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_41_fu_902(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_930(12),
      I1 => tmp_V_47_fu_926(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_46_fu_922(12),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_45_fu_918(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_818(12),
      I1 => tmp_V_19_fu_814(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_18_fu_810(12),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_17_fu_806(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_834(12),
      I1 => tmp_V_23_fu_830(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_22_fu_826(12),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_21_fu_822(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_850(12),
      I1 => tmp_V_27_fu_846(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_26_fu_842(12),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_25_fu_838(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_866(12),
      I1 => tmp_V_31_fu_862(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_30_fu_858(12),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_29_fu_854(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_754(12),
      I1 => tmp_V_2_fu_750(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_1_fu_746(12),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_fu_742(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_770(12),
      I1 => tmp_V_7_fu_766(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_6_fu_762(12),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_5_fu_758(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_786(12),
      I1 => tmp_V_11_fu_782(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_10_fu_778(12),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_9_fu_774(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_802(12),
      I1 => tmp_V_15_fu_798(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_14_fu_794(12),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_13_fu_790(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1202(12),
      I1 => tmp_V_115_fu_1198(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_114_fu_1194(12),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_113_fu_1190(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1218(12),
      I1 => tmp_V_119_fu_1214(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_118_fu_1210(12),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_117_fu_1206(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1234(12),
      I1 => tmp_V_123_fu_1230(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_122_fu_1226(12),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_121_fu_1222(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1250(12),
      I1 => tmp_V_127_fu_1246(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_126_fu_1242(12),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_125_fu_1238(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1138(12),
      I1 => tmp_V_99_fu_1134(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_98_fu_1130(12),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_97_fu_1126(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1154(12),
      I1 => tmp_V_103_fu_1150(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_102_fu_1146(12),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_101_fu_1142(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1170(12),
      I1 => tmp_V_107_fu_1166(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_106_fu_1162(12),
      I4 => tmp_V_105_fu_1158(12),
      I5 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1186(12),
      I1 => tmp_V_111_fu_1182(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_110_fu_1178(12),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_109_fu_1174(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1074(12),
      I1 => tmp_V_83_fu_1070(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_82_fu_1066(12),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1062(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1090(12),
      I1 => tmp_V_87_fu_1086(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_86_fu_1082(12),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1078(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1106(12),
      I1 => tmp_V_91_fu_1102(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_90_fu_1098(12),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1094(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1122(12),
      I1 => tmp_V_95_fu_1118(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_94_fu_1114(12),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1110(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_1010(12),
      I1 => tmp_V_67_fu_1006(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_66_fu_1002(12),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_65_fu_998(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1026(12),
      I1 => tmp_V_71_fu_1022(12),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_70_fu_1018(12),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_69_fu_1014(12),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(12)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(13),
      I1 => sf_1_fu_738_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(13),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5_n_1\,
      I4 => \tmp_V_287_fu_1886_reg[15]_0\(13),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1874(13),
      I1 => tmp_V_283_fu_1870(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_282_fu_1866(13),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_281_fu_1862(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1042(13),
      I1 => tmp_V_75_fu_1038(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_74_fu_1034(13),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_73_fu_1030(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1058(13),
      I1 => tmp_V_79_fu_1054(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_78_fu_1050(13),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_77_fu_1046(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1458(13),
      I1 => tmp_V_179_fu_1454(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_178_fu_1450(13),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_177_fu_1446(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1474(13),
      I1 => tmp_V_183_fu_1470(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_182_fu_1466(13),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_181_fu_1462(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1490(13),
      I1 => tmp_V_187_fu_1486(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_186_fu_1482(13),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_185_fu_1478(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1506(13),
      I1 => tmp_V_191_fu_1502(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_190_fu_1498(13),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_189_fu_1494(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1394(13),
      I1 => tmp_V_163_fu_1390(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_162_fu_1386(13),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_161_fu_1382(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1410(13),
      I1 => tmp_V_167_fu_1406(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_166_fu_1402(13),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_165_fu_1398(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1426(13),
      I1 => tmp_V_171_fu_1422(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_170_fu_1418(13),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_169_fu_1414(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1442(13),
      I1 => tmp_V_175_fu_1438(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_174_fu_1434(13),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_173_fu_1430(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1890(13),
      I1 => tmp_V_287_fu_1886(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_286_fu_1882(13),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_285_fu_1878(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1330(13),
      I1 => tmp_V_147_fu_1326(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_146_fu_1322(13),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_145_fu_1318(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1346(13),
      I1 => tmp_V_151_fu_1342(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_150_fu_1338(13),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_149_fu_1334(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1362(13),
      I1 => tmp_V_155_fu_1358(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_154_fu_1354(13),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_153_fu_1350(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1378(13),
      I1 => tmp_V_159_fu_1374(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_158_fu_1370(13),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_157_fu_1366(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1266(13),
      I1 => tmp_V_131_fu_1262(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_130_fu_1258(13),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_129_fu_1254(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1282(13),
      I1 => tmp_V_135_fu_1278(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_134_fu_1274(13),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_133_fu_1270(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1298(13),
      I1 => tmp_V_139_fu_1294(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_138_fu_1290(13),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_137_fu_1286(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1314(13),
      I1 => tmp_V_143_fu_1310(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_142_fu_1306(13),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_141_fu_1302(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1714(13),
      I1 => tmp_V_243_fu_1710(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_242_fu_1706(13),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_241_fu_1702(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1730(13),
      I1 => tmp_V_247_fu_1726(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_246_fu_1722(13),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_245_fu_1718(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1842(13),
      I1 => tmp_V_275_fu_1838(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_274_fu_1834(13),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_273_fu_1830(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1746(13),
      I1 => tmp_V_251_fu_1742(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_250_fu_1738(13),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_249_fu_1734(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1762(13),
      I1 => tmp_V_255_fu_1758(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_254_fu_1754(13),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_253_fu_1750(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1650(13),
      I1 => tmp_V_227_fu_1646(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_226_fu_1642(13),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_225_fu_1638(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1666(13),
      I1 => tmp_V_231_fu_1662(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_230_fu_1658(13),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_229_fu_1654(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1682(13),
      I1 => tmp_V_235_fu_1678(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_234_fu_1674(13),
      I4 => tmp_V_233_fu_1670(13),
      I5 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1698(13),
      I1 => tmp_V_239_fu_1694(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_238_fu_1690(13),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_237_fu_1686(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1586(13),
      I1 => tmp_V_211_fu_1582(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_210_fu_1578(13),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_209_fu_1574(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1602(13),
      I1 => tmp_V_215_fu_1598(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_214_fu_1594(13),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_213_fu_1590(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1618(13),
      I1 => tmp_V_219_fu_1614(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_218_fu_1610(13),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_217_fu_1606(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1634(13),
      I1 => tmp_V_223_fu_1630(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_222_fu_1626(13),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_221_fu_1622(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1858(13),
      I1 => tmp_V_279_fu_1854(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_278_fu_1850(13),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_277_fu_1846(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1522(13),
      I1 => tmp_V_195_fu_1518(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_194_fu_1514(13),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_193_fu_1510(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1538(13),
      I1 => tmp_V_199_fu_1534(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_198_fu_1530(13),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_197_fu_1526(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1554(13),
      I1 => tmp_V_203_fu_1550(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_202_fu_1546(13),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_201_fu_1542(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1570(13),
      I1 => tmp_V_207_fu_1566(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_206_fu_1562(13),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_205_fu_1558(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1810(13),
      I1 => tmp_V_267_fu_1806(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_266_fu_1802(13),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_265_fu_1798(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1826(13),
      I1 => tmp_V_271_fu_1822(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_270_fu_1818(13),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_269_fu_1814(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1778(13),
      I1 => tmp_V_259_fu_1774(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_258_fu_1770(13),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_257_fu_1766(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1794(13),
      I1 => tmp_V_263_fu_1790(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_262_fu_1786(13),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_261_fu_1782(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(13),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(13),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(13),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(13),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(13),
      I2 => sf_1_fu_738_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(13),
      I4 => \sf_1_fu_738_reg[3]_rep__1_n_1\,
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(13),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(13),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(13),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(13),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_946(13),
      I1 => tmp_V_51_fu_942(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_50_fu_938(13),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_934(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_962(13),
      I1 => tmp_V_55_fu_958(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_54_fu_954(13),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_950(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_978(13),
      I1 => tmp_V_59_fu_974(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_58_fu_970(13),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_966(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_994(13),
      I1 => tmp_V_63_fu_990(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_62_fu_986(13),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_982(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_882(13),
      I1 => tmp_V_35_fu_878(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_34_fu_874(13),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_33_fu_870(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_898(13),
      I1 => tmp_V_39_fu_894(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_38_fu_890(13),
      I4 => tmp_V_37_fu_886(13),
      I5 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_914(13),
      I1 => tmp_V_43_fu_910(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_42_fu_906(13),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_41_fu_902(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_930(13),
      I1 => tmp_V_47_fu_926(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_46_fu_922(13),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_45_fu_918(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_818(13),
      I1 => tmp_V_19_fu_814(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_18_fu_810(13),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_17_fu_806(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_834(13),
      I1 => tmp_V_23_fu_830(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_22_fu_826(13),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_21_fu_822(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_850(13),
      I1 => tmp_V_27_fu_846(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_26_fu_842(13),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_25_fu_838(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_866(13),
      I1 => tmp_V_31_fu_862(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_30_fu_858(13),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_29_fu_854(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_754(13),
      I1 => tmp_V_2_fu_750(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_1_fu_746(13),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_fu_742(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_770(13),
      I1 => tmp_V_7_fu_766(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_6_fu_762(13),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_5_fu_758(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_786(13),
      I1 => tmp_V_11_fu_782(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_10_fu_778(13),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_9_fu_774(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_802(13),
      I1 => tmp_V_15_fu_798(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_14_fu_794(13),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_13_fu_790(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1202(13),
      I1 => tmp_V_115_fu_1198(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_114_fu_1194(13),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_113_fu_1190(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1218(13),
      I1 => tmp_V_119_fu_1214(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_118_fu_1210(13),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_117_fu_1206(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1234(13),
      I1 => tmp_V_123_fu_1230(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_122_fu_1226(13),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_121_fu_1222(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1250(13),
      I1 => tmp_V_127_fu_1246(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_126_fu_1242(13),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_125_fu_1238(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1138(13),
      I1 => tmp_V_99_fu_1134(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_98_fu_1130(13),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_97_fu_1126(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1154(13),
      I1 => tmp_V_103_fu_1150(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_102_fu_1146(13),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_101_fu_1142(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1170(13),
      I1 => tmp_V_107_fu_1166(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_106_fu_1162(13),
      I4 => tmp_V_105_fu_1158(13),
      I5 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1186(13),
      I1 => tmp_V_111_fu_1182(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_110_fu_1178(13),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_109_fu_1174(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1074(13),
      I1 => tmp_V_83_fu_1070(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_82_fu_1066(13),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1062(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1090(13),
      I1 => tmp_V_87_fu_1086(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_86_fu_1082(13),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1078(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1106(13),
      I1 => tmp_V_91_fu_1102(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_90_fu_1098(13),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1094(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1122(13),
      I1 => tmp_V_95_fu_1118(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_94_fu_1114(13),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1110(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_1010(13),
      I1 => tmp_V_67_fu_1006(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_66_fu_1002(13),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_65_fu_998(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1026(13),
      I1 => tmp_V_71_fu_1022(13),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_70_fu_1018(13),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_69_fu_1014(13),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(13)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(14),
      I1 => sf_1_fu_738_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(14),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5_n_1\,
      I4 => \tmp_V_287_fu_1886_reg[15]_0\(14),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1874(14),
      I1 => tmp_V_283_fu_1870(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_282_fu_1866(14),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_281_fu_1862(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1042(14),
      I1 => tmp_V_75_fu_1038(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_74_fu_1034(14),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_73_fu_1030(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1058(14),
      I1 => tmp_V_79_fu_1054(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_78_fu_1050(14),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_77_fu_1046(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1458(14),
      I1 => tmp_V_179_fu_1454(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_178_fu_1450(14),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_177_fu_1446(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1474(14),
      I1 => tmp_V_183_fu_1470(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_182_fu_1466(14),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_181_fu_1462(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1490(14),
      I1 => tmp_V_187_fu_1486(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_186_fu_1482(14),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_185_fu_1478(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1506(14),
      I1 => tmp_V_191_fu_1502(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_190_fu_1498(14),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_189_fu_1494(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1394(14),
      I1 => tmp_V_163_fu_1390(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_162_fu_1386(14),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_161_fu_1382(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1410(14),
      I1 => tmp_V_167_fu_1406(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_166_fu_1402(14),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_165_fu_1398(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1426(14),
      I1 => tmp_V_171_fu_1422(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_170_fu_1418(14),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_169_fu_1414(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1442(14),
      I1 => tmp_V_175_fu_1438(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_174_fu_1434(14),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_173_fu_1430(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1890(14),
      I1 => tmp_V_287_fu_1886(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_286_fu_1882(14),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_285_fu_1878(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1330(14),
      I1 => tmp_V_147_fu_1326(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_146_fu_1322(14),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_145_fu_1318(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1346(14),
      I1 => tmp_V_151_fu_1342(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_150_fu_1338(14),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_149_fu_1334(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1362(14),
      I1 => tmp_V_155_fu_1358(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_154_fu_1354(14),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_153_fu_1350(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1378(14),
      I1 => tmp_V_159_fu_1374(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_158_fu_1370(14),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_157_fu_1366(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1266(14),
      I1 => tmp_V_131_fu_1262(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_130_fu_1258(14),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_129_fu_1254(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1282(14),
      I1 => tmp_V_135_fu_1278(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_134_fu_1274(14),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_133_fu_1270(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1298(14),
      I1 => tmp_V_139_fu_1294(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_138_fu_1290(14),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_137_fu_1286(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1314(14),
      I1 => tmp_V_143_fu_1310(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_142_fu_1306(14),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_141_fu_1302(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1714(14),
      I1 => tmp_V_243_fu_1710(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_242_fu_1706(14),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_241_fu_1702(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1730(14),
      I1 => tmp_V_247_fu_1726(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_246_fu_1722(14),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_245_fu_1718(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1842(14),
      I1 => tmp_V_275_fu_1838(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_274_fu_1834(14),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_273_fu_1830(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1746(14),
      I1 => tmp_V_251_fu_1742(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_250_fu_1738(14),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_249_fu_1734(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1762(14),
      I1 => tmp_V_255_fu_1758(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_254_fu_1754(14),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_253_fu_1750(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1650(14),
      I1 => tmp_V_227_fu_1646(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_226_fu_1642(14),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_225_fu_1638(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1666(14),
      I1 => tmp_V_231_fu_1662(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_230_fu_1658(14),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_229_fu_1654(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1682(14),
      I1 => tmp_V_235_fu_1678(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_234_fu_1674(14),
      I4 => tmp_V_233_fu_1670(14),
      I5 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1698(14),
      I1 => tmp_V_239_fu_1694(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_238_fu_1690(14),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_237_fu_1686(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1586(14),
      I1 => tmp_V_211_fu_1582(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_210_fu_1578(14),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_209_fu_1574(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1602(14),
      I1 => tmp_V_215_fu_1598(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_214_fu_1594(14),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_213_fu_1590(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1618(14),
      I1 => tmp_V_219_fu_1614(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_218_fu_1610(14),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_217_fu_1606(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1634(14),
      I1 => tmp_V_223_fu_1630(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_222_fu_1626(14),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_221_fu_1622(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1858(14),
      I1 => tmp_V_279_fu_1854(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_278_fu_1850(14),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_277_fu_1846(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1522(14),
      I1 => tmp_V_195_fu_1518(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_194_fu_1514(14),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_193_fu_1510(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1538(14),
      I1 => tmp_V_199_fu_1534(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_198_fu_1530(14),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_197_fu_1526(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1554(14),
      I1 => tmp_V_203_fu_1550(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_202_fu_1546(14),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_201_fu_1542(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1570(14),
      I1 => tmp_V_207_fu_1566(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_206_fu_1562(14),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_205_fu_1558(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1810(14),
      I1 => tmp_V_267_fu_1806(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_266_fu_1802(14),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_265_fu_1798(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1826(14),
      I1 => tmp_V_271_fu_1822(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_270_fu_1818(14),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_269_fu_1814(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1778(14),
      I1 => tmp_V_259_fu_1774(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_258_fu_1770(14),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_257_fu_1766(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1794(14),
      I1 => tmp_V_263_fu_1790(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_262_fu_1786(14),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_261_fu_1782(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(14),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(14),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(14),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(14),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(14),
      I2 => sf_1_fu_738_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(14),
      I4 => \sf_1_fu_738_reg[3]_rep__1_n_1\,
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(14),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(14),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(14),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(14),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_946(14),
      I1 => tmp_V_51_fu_942(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_50_fu_938(14),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_934(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_962(14),
      I1 => tmp_V_55_fu_958(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_54_fu_954(14),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_950(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_978(14),
      I1 => tmp_V_59_fu_974(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_58_fu_970(14),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_966(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_994(14),
      I1 => tmp_V_63_fu_990(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_62_fu_986(14),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_982(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_882(14),
      I1 => tmp_V_35_fu_878(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_34_fu_874(14),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_33_fu_870(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_898(14),
      I1 => tmp_V_39_fu_894(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_38_fu_890(14),
      I4 => tmp_V_37_fu_886(14),
      I5 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_914(14),
      I1 => tmp_V_43_fu_910(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_42_fu_906(14),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_41_fu_902(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_930(14),
      I1 => tmp_V_47_fu_926(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_46_fu_922(14),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_45_fu_918(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_818(14),
      I1 => tmp_V_19_fu_814(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_18_fu_810(14),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_17_fu_806(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_834(14),
      I1 => tmp_V_23_fu_830(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_22_fu_826(14),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_21_fu_822(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_850(14),
      I1 => tmp_V_27_fu_846(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_26_fu_842(14),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_25_fu_838(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_866(14),
      I1 => tmp_V_31_fu_862(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_30_fu_858(14),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_29_fu_854(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_754(14),
      I1 => tmp_V_2_fu_750(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_1_fu_746(14),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_fu_742(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_770(14),
      I1 => tmp_V_7_fu_766(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_6_fu_762(14),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_5_fu_758(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_786(14),
      I1 => tmp_V_11_fu_782(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_10_fu_778(14),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_9_fu_774(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_802(14),
      I1 => tmp_V_15_fu_798(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_14_fu_794(14),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_13_fu_790(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1202(14),
      I1 => tmp_V_115_fu_1198(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_114_fu_1194(14),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_113_fu_1190(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1218(14),
      I1 => tmp_V_119_fu_1214(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_118_fu_1210(14),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_117_fu_1206(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1234(14),
      I1 => tmp_V_123_fu_1230(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_122_fu_1226(14),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_121_fu_1222(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1250(14),
      I1 => tmp_V_127_fu_1246(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_126_fu_1242(14),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_125_fu_1238(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1138(14),
      I1 => tmp_V_99_fu_1134(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_98_fu_1130(14),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_97_fu_1126(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1154(14),
      I1 => tmp_V_103_fu_1150(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_102_fu_1146(14),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_101_fu_1142(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1170(14),
      I1 => tmp_V_107_fu_1166(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_106_fu_1162(14),
      I4 => tmp_V_105_fu_1158(14),
      I5 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1186(14),
      I1 => tmp_V_111_fu_1182(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_110_fu_1178(14),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_109_fu_1174(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1074(14),
      I1 => tmp_V_83_fu_1070(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_82_fu_1066(14),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1062(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1090(14),
      I1 => tmp_V_87_fu_1086(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_86_fu_1082(14),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1078(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1106(14),
      I1 => tmp_V_91_fu_1102(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_90_fu_1098(14),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1094(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1122(14),
      I1 => tmp_V_95_fu_1118(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_94_fu_1114(14),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1110(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_1010(14),
      I1 => tmp_V_67_fu_1006(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_66_fu_1002(14),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_65_fu_998(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1026(14),
      I1 => tmp_V_71_fu_1022(14),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_70_fu_1018(14),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_69_fu_1014(14),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(14)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022200000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => threshs_m_thresholds_4_U_n_3,
      I2 => threshs_m_thresholds_4_U_n_4,
      I3 => \p_Result_1_1_1_reg_8957_reg[0]_1\(16),
      I4 => \p_Result_1_1_1_reg_8957_reg[0]_0\(32),
      I5 => threshs_m_thresholds_4_U_n_5,
      O => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_1010(15),
      I1 => tmp_V_67_fu_1006(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_66_fu_1002(15),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_65_fu_998(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1026(15),
      I1 => tmp_V_71_fu_1022(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_70_fu_1018(15),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_69_fu_1014(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1042(15),
      I1 => tmp_V_75_fu_1038(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_74_fu_1034(15),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_73_fu_1030(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1058(15),
      I1 => tmp_V_79_fu_1054(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_78_fu_1050(15),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_77_fu_1046(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1458(15),
      I1 => tmp_V_179_fu_1454(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_178_fu_1450(15),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_177_fu_1446(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1474(15),
      I1 => tmp_V_183_fu_1470(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_182_fu_1466(15),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_181_fu_1462(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1490(15),
      I1 => tmp_V_187_fu_1486(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_186_fu_1482(15),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_185_fu_1478(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1506(15),
      I1 => tmp_V_191_fu_1502(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_190_fu_1498(15),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_189_fu_1494(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1394(15),
      I1 => tmp_V_163_fu_1390(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_162_fu_1386(15),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_161_fu_1382(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1410(15),
      I1 => tmp_V_167_fu_1406(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_166_fu_1402(15),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_165_fu_1398(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1426(15),
      I1 => tmp_V_171_fu_1422(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_170_fu_1418(15),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_169_fu_1414(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1442(15),
      I1 => tmp_V_175_fu_1438(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_174_fu_1434(15),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_173_fu_1430(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1330(15),
      I1 => tmp_V_147_fu_1326(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_146_fu_1322(15),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_145_fu_1318(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1346(15),
      I1 => tmp_V_151_fu_1342(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_150_fu_1338(15),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_149_fu_1334(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1362(15),
      I1 => tmp_V_155_fu_1358(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_154_fu_1354(15),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_153_fu_1350(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1378(15),
      I1 => tmp_V_159_fu_1374(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_158_fu_1370(15),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_157_fu_1366(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1266(15),
      I1 => tmp_V_131_fu_1262(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_130_fu_1258(15),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_129_fu_1254(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1282(15),
      I1 => tmp_V_135_fu_1278(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_134_fu_1274(15),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_133_fu_1270(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1298(15),
      I1 => tmp_V_139_fu_1294(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_138_fu_1290(15),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_137_fu_1286(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1314(15),
      I1 => tmp_V_143_fu_1310(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_142_fu_1306(15),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_141_fu_1302(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1874(15),
      I1 => tmp_V_283_fu_1870(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_282_fu_1866(15),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_281_fu_1862(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1714(15),
      I1 => tmp_V_243_fu_1710(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_242_fu_1706(15),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_241_fu_1702(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1730(15),
      I1 => tmp_V_247_fu_1726(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_246_fu_1722(15),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_245_fu_1718(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1746(15),
      I1 => tmp_V_251_fu_1742(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_250_fu_1738(15),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_249_fu_1734(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1762(15),
      I1 => tmp_V_255_fu_1758(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_254_fu_1754(15),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_253_fu_1750(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1650(15),
      I1 => tmp_V_227_fu_1646(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_226_fu_1642(15),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_225_fu_1638(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1666(15),
      I1 => tmp_V_231_fu_1662(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_230_fu_1658(15),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_229_fu_1654(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1682(15),
      I1 => tmp_V_235_fu_1678(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_234_fu_1674(15),
      I4 => tmp_V_233_fu_1670(15),
      I5 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1698(15),
      I1 => tmp_V_239_fu_1694(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_238_fu_1690(15),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_237_fu_1686(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1586(15),
      I1 => tmp_V_211_fu_1582(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_210_fu_1578(15),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_209_fu_1574(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1602(15),
      I1 => tmp_V_215_fu_1598(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_214_fu_1594(15),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_213_fu_1590(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1890(15),
      I1 => tmp_V_287_fu_1886(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_286_fu_1882(15),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_285_fu_1878(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1618(15),
      I1 => tmp_V_219_fu_1614(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_218_fu_1610(15),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_217_fu_1606(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1634(15),
      I1 => tmp_V_223_fu_1630(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_222_fu_1626(15),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_221_fu_1622(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1522(15),
      I1 => tmp_V_195_fu_1518(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_194_fu_1514(15),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_193_fu_1510(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1538(15),
      I1 => tmp_V_199_fu_1534(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_198_fu_1530(15),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_197_fu_1526(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1554(15),
      I1 => tmp_V_203_fu_1550(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_202_fu_1546(15),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_201_fu_1542(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1570(15),
      I1 => tmp_V_207_fu_1566(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_206_fu_1562(15),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_205_fu_1558(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1842(15),
      I1 => tmp_V_275_fu_1838(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_274_fu_1834(15),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_273_fu_1830(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1858(15),
      I1 => tmp_V_279_fu_1854(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_278_fu_1850(15),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_277_fu_1846(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1810(15),
      I1 => tmp_V_267_fu_1806(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_266_fu_1802(15),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_265_fu_1798(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1826(15),
      I1 => tmp_V_271_fu_1822(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_270_fu_1818(15),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_269_fu_1814(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1778(15),
      I1 => tmp_V_259_fu_1774(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_258_fu_1770(15),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_257_fu_1766(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1794(15),
      I1 => tmp_V_263_fu_1790(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_262_fu_1786(15),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_261_fu_1782(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(15),
      I1 => sf_1_fu_738_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(15),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5_n_1\,
      I4 => \tmp_V_287_fu_1886_reg[15]_0\(15),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_2_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(15),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(15),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(15),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(15),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(15),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(15),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(15),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(15),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(15),
      I2 => sf_1_fu_738_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(15),
      I4 => \sf_1_fu_738_reg[3]_rep__1_n_1\,
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => threshs_m_thresholds_4_U_n_5,
      I1 => \p_Result_1_1_1_reg_8957_reg[0]_0\(32),
      I2 => threshs_m_thresholds_4_U_n_4,
      I3 => threshs_m_thresholds_4_U_n_3,
      I4 => ap_CS_fsm_pp0_stage0,
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_946(15),
      I1 => tmp_V_51_fu_942(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_50_fu_938(15),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_934(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_962(15),
      I1 => tmp_V_55_fu_958(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_54_fu_954(15),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_950(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_978(15),
      I1 => tmp_V_59_fu_974(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_58_fu_970(15),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_966(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_994(15),
      I1 => tmp_V_63_fu_990(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_62_fu_986(15),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_982(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_882(15),
      I1 => tmp_V_35_fu_878(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_34_fu_874(15),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_33_fu_870(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_898(15),
      I1 => tmp_V_39_fu_894(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_38_fu_890(15),
      I4 => tmp_V_37_fu_886(15),
      I5 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_914(15),
      I1 => tmp_V_43_fu_910(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_42_fu_906(15),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_41_fu_902(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_930(15),
      I1 => tmp_V_47_fu_926(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_46_fu_922(15),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_45_fu_918(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_818(15),
      I1 => tmp_V_19_fu_814(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_18_fu_810(15),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_17_fu_806(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_834(15),
      I1 => tmp_V_23_fu_830(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_22_fu_826(15),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_21_fu_822(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_850(15),
      I1 => tmp_V_27_fu_846(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_26_fu_842(15),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_25_fu_838(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_866(15),
      I1 => tmp_V_31_fu_862(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_30_fu_858(15),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_29_fu_854(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_754(15),
      I1 => tmp_V_2_fu_750(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_1_fu_746(15),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_fu_742(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_770(15),
      I1 => tmp_V_7_fu_766(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_6_fu_762(15),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_5_fu_758(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_786(15),
      I1 => tmp_V_11_fu_782(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_10_fu_778(15),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_9_fu_774(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_802(15),
      I1 => tmp_V_15_fu_798(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_14_fu_794(15),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_13_fu_790(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1202(15),
      I1 => tmp_V_115_fu_1198(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_114_fu_1194(15),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_113_fu_1190(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1218(15),
      I1 => tmp_V_119_fu_1214(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_118_fu_1210(15),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_117_fu_1206(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1234(15),
      I1 => tmp_V_123_fu_1230(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_122_fu_1226(15),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_121_fu_1222(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1250(15),
      I1 => tmp_V_127_fu_1246(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_126_fu_1242(15),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_125_fu_1238(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1138(15),
      I1 => tmp_V_99_fu_1134(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_98_fu_1130(15),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_97_fu_1126(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1154(15),
      I1 => tmp_V_103_fu_1150(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_102_fu_1146(15),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_101_fu_1142(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1170(15),
      I1 => tmp_V_107_fu_1166(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_106_fu_1162(15),
      I4 => tmp_V_105_fu_1158(15),
      I5 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1186(15),
      I1 => tmp_V_111_fu_1182(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_110_fu_1178(15),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_109_fu_1174(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1074(15),
      I1 => tmp_V_83_fu_1070(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_82_fu_1066(15),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1062(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1090(15),
      I1 => tmp_V_87_fu_1086(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_86_fu_1082(15),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1078(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1106(15),
      I1 => tmp_V_91_fu_1102(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_90_fu_1098(15),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1094(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1122(15),
      I1 => tmp_V_95_fu_1118(15),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_94_fu_1114(15),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1110(15),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(15)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(1),
      I1 => sf_1_fu_738_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(1),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5_n_1\,
      I4 => \tmp_V_287_fu_1886_reg[15]_0\(1),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1874(1),
      I1 => tmp_V_283_fu_1870(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_282_fu_1866(1),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_281_fu_1862(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1042(1),
      I1 => tmp_V_75_fu_1038(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_74_fu_1034(1),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_73_fu_1030(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1058(1),
      I1 => tmp_V_79_fu_1054(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_78_fu_1050(1),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_77_fu_1046(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1458(1),
      I1 => tmp_V_179_fu_1454(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_178_fu_1450(1),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_177_fu_1446(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1474(1),
      I1 => tmp_V_183_fu_1470(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_182_fu_1466(1),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_181_fu_1462(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1490(1),
      I1 => tmp_V_187_fu_1486(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_186_fu_1482(1),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_185_fu_1478(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1506(1),
      I1 => tmp_V_191_fu_1502(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_190_fu_1498(1),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_189_fu_1494(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1394(1),
      I1 => tmp_V_163_fu_1390(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_162_fu_1386(1),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_161_fu_1382(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1410(1),
      I1 => tmp_V_167_fu_1406(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_166_fu_1402(1),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_165_fu_1398(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1426(1),
      I1 => tmp_V_171_fu_1422(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_170_fu_1418(1),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_169_fu_1414(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1442(1),
      I1 => tmp_V_175_fu_1438(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_174_fu_1434(1),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_173_fu_1430(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1890(1),
      I1 => tmp_V_287_fu_1886(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_286_fu_1882(1),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_285_fu_1878(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1330(1),
      I1 => tmp_V_147_fu_1326(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_146_fu_1322(1),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_145_fu_1318(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1346(1),
      I1 => tmp_V_151_fu_1342(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_150_fu_1338(1),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_149_fu_1334(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1362(1),
      I1 => tmp_V_155_fu_1358(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_154_fu_1354(1),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_153_fu_1350(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1378(1),
      I1 => tmp_V_159_fu_1374(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_158_fu_1370(1),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_157_fu_1366(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1266(1),
      I1 => tmp_V_131_fu_1262(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_130_fu_1258(1),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_129_fu_1254(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1282(1),
      I1 => tmp_V_135_fu_1278(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_134_fu_1274(1),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_133_fu_1270(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1298(1),
      I1 => tmp_V_139_fu_1294(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_138_fu_1290(1),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_137_fu_1286(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1314(1),
      I1 => tmp_V_143_fu_1310(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_142_fu_1306(1),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_141_fu_1302(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1714(1),
      I1 => tmp_V_243_fu_1710(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_242_fu_1706(1),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_241_fu_1702(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1730(1),
      I1 => tmp_V_247_fu_1726(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_246_fu_1722(1),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_245_fu_1718(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1842(1),
      I1 => tmp_V_275_fu_1838(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_274_fu_1834(1),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_273_fu_1830(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1746(1),
      I1 => tmp_V_251_fu_1742(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_250_fu_1738(1),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_249_fu_1734(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1762(1),
      I1 => tmp_V_255_fu_1758(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_254_fu_1754(1),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_253_fu_1750(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1650(1),
      I1 => tmp_V_227_fu_1646(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_226_fu_1642(1),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_225_fu_1638(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1666(1),
      I1 => tmp_V_231_fu_1662(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_230_fu_1658(1),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_229_fu_1654(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1682(1),
      I1 => tmp_V_235_fu_1678(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_234_fu_1674(1),
      I4 => tmp_V_233_fu_1670(1),
      I5 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1698(1),
      I1 => tmp_V_239_fu_1694(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_238_fu_1690(1),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_237_fu_1686(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1586(1),
      I1 => tmp_V_211_fu_1582(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_210_fu_1578(1),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_209_fu_1574(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1602(1),
      I1 => tmp_V_215_fu_1598(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_214_fu_1594(1),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_213_fu_1590(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1618(1),
      I1 => tmp_V_219_fu_1614(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_218_fu_1610(1),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_217_fu_1606(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1634(1),
      I1 => tmp_V_223_fu_1630(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_222_fu_1626(1),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_221_fu_1622(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1858(1),
      I1 => tmp_V_279_fu_1854(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_278_fu_1850(1),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_277_fu_1846(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1522(1),
      I1 => tmp_V_195_fu_1518(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_194_fu_1514(1),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_193_fu_1510(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1538(1),
      I1 => tmp_V_199_fu_1534(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_198_fu_1530(1),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_197_fu_1526(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1554(1),
      I1 => tmp_V_203_fu_1550(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_202_fu_1546(1),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_201_fu_1542(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1570(1),
      I1 => tmp_V_207_fu_1566(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_206_fu_1562(1),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_205_fu_1558(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1810(1),
      I1 => tmp_V_267_fu_1806(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_266_fu_1802(1),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_265_fu_1798(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1826(1),
      I1 => tmp_V_271_fu_1822(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_270_fu_1818(1),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_269_fu_1814(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1778(1),
      I1 => tmp_V_259_fu_1774(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_258_fu_1770(1),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_257_fu_1766(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1794(1),
      I1 => tmp_V_263_fu_1790(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_262_fu_1786(1),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_261_fu_1782(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(1),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(1),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(1),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(1),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(1),
      I2 => sf_1_fu_738_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(1),
      I4 => \sf_1_fu_738_reg[3]_rep__1_n_1\,
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(1),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(1),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(1),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(1),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_946(1),
      I1 => tmp_V_51_fu_942(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_50_fu_938(1),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_934(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_962(1),
      I1 => tmp_V_55_fu_958(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_54_fu_954(1),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_950(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_978(1),
      I1 => tmp_V_59_fu_974(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_58_fu_970(1),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_966(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_994(1),
      I1 => tmp_V_63_fu_990(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_62_fu_986(1),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_982(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_882(1),
      I1 => tmp_V_35_fu_878(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_34_fu_874(1),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_33_fu_870(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_898(1),
      I1 => tmp_V_39_fu_894(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_38_fu_890(1),
      I4 => tmp_V_37_fu_886(1),
      I5 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_914(1),
      I1 => tmp_V_43_fu_910(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_42_fu_906(1),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_41_fu_902(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_930(1),
      I1 => tmp_V_47_fu_926(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_46_fu_922(1),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_45_fu_918(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_818(1),
      I1 => tmp_V_19_fu_814(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_18_fu_810(1),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_17_fu_806(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_834(1),
      I1 => tmp_V_23_fu_830(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_22_fu_826(1),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_21_fu_822(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_850(1),
      I1 => tmp_V_27_fu_846(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_26_fu_842(1),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_25_fu_838(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_866(1),
      I1 => tmp_V_31_fu_862(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_30_fu_858(1),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_29_fu_854(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_754(1),
      I1 => tmp_V_2_fu_750(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_1_fu_746(1),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_fu_742(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_770(1),
      I1 => tmp_V_7_fu_766(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_6_fu_762(1),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_5_fu_758(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_786(1),
      I1 => tmp_V_11_fu_782(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_10_fu_778(1),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_9_fu_774(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_802(1),
      I1 => tmp_V_15_fu_798(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_14_fu_794(1),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_13_fu_790(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1202(1),
      I1 => tmp_V_115_fu_1198(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_114_fu_1194(1),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_113_fu_1190(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1218(1),
      I1 => tmp_V_119_fu_1214(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_118_fu_1210(1),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_117_fu_1206(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1234(1),
      I1 => tmp_V_123_fu_1230(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_122_fu_1226(1),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_121_fu_1222(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1250(1),
      I1 => tmp_V_127_fu_1246(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_126_fu_1242(1),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_125_fu_1238(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1138(1),
      I1 => tmp_V_99_fu_1134(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_98_fu_1130(1),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_97_fu_1126(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1154(1),
      I1 => tmp_V_103_fu_1150(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_102_fu_1146(1),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_101_fu_1142(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1170(1),
      I1 => tmp_V_107_fu_1166(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_106_fu_1162(1),
      I4 => tmp_V_105_fu_1158(1),
      I5 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1186(1),
      I1 => tmp_V_111_fu_1182(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_110_fu_1178(1),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_109_fu_1174(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1074(1),
      I1 => tmp_V_83_fu_1070(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_82_fu_1066(1),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1062(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1090(1),
      I1 => tmp_V_87_fu_1086(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_86_fu_1082(1),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1078(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1106(1),
      I1 => tmp_V_91_fu_1102(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_90_fu_1098(1),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1094(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1122(1),
      I1 => tmp_V_95_fu_1118(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_94_fu_1114(1),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1110(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_1010(1),
      I1 => tmp_V_67_fu_1006(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_66_fu_1002(1),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_65_fu_998(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1026(1),
      I1 => tmp_V_71_fu_1022(1),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_70_fu_1018(1),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_69_fu_1014(1),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(1)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(2),
      I1 => sf_1_fu_738_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(2),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5_n_1\,
      I4 => \tmp_V_287_fu_1886_reg[15]_0\(2),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1874(2),
      I1 => tmp_V_283_fu_1870(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_282_fu_1866(2),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_281_fu_1862(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1042(2),
      I1 => tmp_V_75_fu_1038(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_74_fu_1034(2),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_73_fu_1030(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1058(2),
      I1 => tmp_V_79_fu_1054(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_78_fu_1050(2),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_77_fu_1046(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1458(2),
      I1 => tmp_V_179_fu_1454(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_178_fu_1450(2),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_177_fu_1446(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1474(2),
      I1 => tmp_V_183_fu_1470(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_182_fu_1466(2),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_181_fu_1462(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1490(2),
      I1 => tmp_V_187_fu_1486(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_186_fu_1482(2),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_185_fu_1478(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1506(2),
      I1 => tmp_V_191_fu_1502(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_190_fu_1498(2),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_189_fu_1494(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1394(2),
      I1 => tmp_V_163_fu_1390(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_162_fu_1386(2),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_161_fu_1382(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1410(2),
      I1 => tmp_V_167_fu_1406(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_166_fu_1402(2),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_165_fu_1398(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1426(2),
      I1 => tmp_V_171_fu_1422(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_170_fu_1418(2),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_169_fu_1414(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1442(2),
      I1 => tmp_V_175_fu_1438(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_174_fu_1434(2),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_173_fu_1430(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1890(2),
      I1 => tmp_V_287_fu_1886(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_286_fu_1882(2),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_285_fu_1878(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1330(2),
      I1 => tmp_V_147_fu_1326(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_146_fu_1322(2),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_145_fu_1318(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1346(2),
      I1 => tmp_V_151_fu_1342(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_150_fu_1338(2),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_149_fu_1334(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1362(2),
      I1 => tmp_V_155_fu_1358(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_154_fu_1354(2),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_153_fu_1350(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1378(2),
      I1 => tmp_V_159_fu_1374(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_158_fu_1370(2),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_157_fu_1366(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1266(2),
      I1 => tmp_V_131_fu_1262(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_130_fu_1258(2),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_129_fu_1254(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1282(2),
      I1 => tmp_V_135_fu_1278(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_134_fu_1274(2),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_133_fu_1270(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1298(2),
      I1 => tmp_V_139_fu_1294(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_138_fu_1290(2),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_137_fu_1286(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1314(2),
      I1 => tmp_V_143_fu_1310(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_142_fu_1306(2),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_141_fu_1302(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1714(2),
      I1 => tmp_V_243_fu_1710(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_242_fu_1706(2),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_241_fu_1702(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1730(2),
      I1 => tmp_V_247_fu_1726(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_246_fu_1722(2),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_245_fu_1718(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1842(2),
      I1 => tmp_V_275_fu_1838(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_274_fu_1834(2),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_273_fu_1830(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1746(2),
      I1 => tmp_V_251_fu_1742(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_250_fu_1738(2),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_249_fu_1734(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1762(2),
      I1 => tmp_V_255_fu_1758(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_254_fu_1754(2),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_253_fu_1750(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1650(2),
      I1 => tmp_V_227_fu_1646(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_226_fu_1642(2),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_225_fu_1638(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1666(2),
      I1 => tmp_V_231_fu_1662(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_230_fu_1658(2),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_229_fu_1654(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1682(2),
      I1 => tmp_V_235_fu_1678(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_234_fu_1674(2),
      I4 => tmp_V_233_fu_1670(2),
      I5 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1698(2),
      I1 => tmp_V_239_fu_1694(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_238_fu_1690(2),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_237_fu_1686(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1586(2),
      I1 => tmp_V_211_fu_1582(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_210_fu_1578(2),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_209_fu_1574(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1602(2),
      I1 => tmp_V_215_fu_1598(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_214_fu_1594(2),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_213_fu_1590(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1618(2),
      I1 => tmp_V_219_fu_1614(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_218_fu_1610(2),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_217_fu_1606(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1634(2),
      I1 => tmp_V_223_fu_1630(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_222_fu_1626(2),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_221_fu_1622(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1858(2),
      I1 => tmp_V_279_fu_1854(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_278_fu_1850(2),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_277_fu_1846(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1522(2),
      I1 => tmp_V_195_fu_1518(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_194_fu_1514(2),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_193_fu_1510(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1538(2),
      I1 => tmp_V_199_fu_1534(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_198_fu_1530(2),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_197_fu_1526(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1554(2),
      I1 => tmp_V_203_fu_1550(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_202_fu_1546(2),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_201_fu_1542(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1570(2),
      I1 => tmp_V_207_fu_1566(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_206_fu_1562(2),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_205_fu_1558(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1810(2),
      I1 => tmp_V_267_fu_1806(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_266_fu_1802(2),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_265_fu_1798(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1826(2),
      I1 => tmp_V_271_fu_1822(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_270_fu_1818(2),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_269_fu_1814(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1778(2),
      I1 => tmp_V_259_fu_1774(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_258_fu_1770(2),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_257_fu_1766(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1794(2),
      I1 => tmp_V_263_fu_1790(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_262_fu_1786(2),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_261_fu_1782(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(2),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(2),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(2),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(2),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(2),
      I2 => sf_1_fu_738_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(2),
      I4 => \sf_1_fu_738_reg[3]_rep__1_n_1\,
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(2),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(2),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(2),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(2),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_946(2),
      I1 => tmp_V_51_fu_942(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_50_fu_938(2),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_934(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_962(2),
      I1 => tmp_V_55_fu_958(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_54_fu_954(2),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_950(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_978(2),
      I1 => tmp_V_59_fu_974(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_58_fu_970(2),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_966(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_994(2),
      I1 => tmp_V_63_fu_990(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_62_fu_986(2),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_982(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_882(2),
      I1 => tmp_V_35_fu_878(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_34_fu_874(2),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_33_fu_870(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_898(2),
      I1 => tmp_V_39_fu_894(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_38_fu_890(2),
      I4 => tmp_V_37_fu_886(2),
      I5 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_914(2),
      I1 => tmp_V_43_fu_910(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_42_fu_906(2),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_41_fu_902(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_930(2),
      I1 => tmp_V_47_fu_926(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_46_fu_922(2),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_45_fu_918(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_818(2),
      I1 => tmp_V_19_fu_814(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_18_fu_810(2),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_17_fu_806(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_834(2),
      I1 => tmp_V_23_fu_830(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_22_fu_826(2),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_21_fu_822(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_850(2),
      I1 => tmp_V_27_fu_846(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_26_fu_842(2),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_25_fu_838(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_866(2),
      I1 => tmp_V_31_fu_862(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_30_fu_858(2),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_29_fu_854(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_754(2),
      I1 => tmp_V_2_fu_750(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_1_fu_746(2),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_fu_742(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_770(2),
      I1 => tmp_V_7_fu_766(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_6_fu_762(2),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_5_fu_758(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_786(2),
      I1 => tmp_V_11_fu_782(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_10_fu_778(2),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_9_fu_774(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_802(2),
      I1 => tmp_V_15_fu_798(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_14_fu_794(2),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_13_fu_790(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1202(2),
      I1 => tmp_V_115_fu_1198(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_114_fu_1194(2),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_113_fu_1190(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1218(2),
      I1 => tmp_V_119_fu_1214(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_118_fu_1210(2),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_117_fu_1206(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1234(2),
      I1 => tmp_V_123_fu_1230(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_122_fu_1226(2),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_121_fu_1222(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1250(2),
      I1 => tmp_V_127_fu_1246(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_126_fu_1242(2),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_125_fu_1238(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1138(2),
      I1 => tmp_V_99_fu_1134(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_98_fu_1130(2),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_97_fu_1126(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1154(2),
      I1 => tmp_V_103_fu_1150(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_102_fu_1146(2),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_101_fu_1142(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1170(2),
      I1 => tmp_V_107_fu_1166(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_106_fu_1162(2),
      I4 => tmp_V_105_fu_1158(2),
      I5 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1186(2),
      I1 => tmp_V_111_fu_1182(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_110_fu_1178(2),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_109_fu_1174(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1074(2),
      I1 => tmp_V_83_fu_1070(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_82_fu_1066(2),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1062(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1090(2),
      I1 => tmp_V_87_fu_1086(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_86_fu_1082(2),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1078(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1106(2),
      I1 => tmp_V_91_fu_1102(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_90_fu_1098(2),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1094(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1122(2),
      I1 => tmp_V_95_fu_1118(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_94_fu_1114(2),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1110(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_1010(2),
      I1 => tmp_V_67_fu_1006(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_66_fu_1002(2),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_65_fu_998(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1026(2),
      I1 => tmp_V_71_fu_1022(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_70_fu_1018(2),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_69_fu_1014(2),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(3),
      I1 => sf_1_fu_738_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(3),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5_n_1\,
      I4 => \tmp_V_287_fu_1886_reg[15]_0\(3),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1874(3),
      I1 => tmp_V_283_fu_1870(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_282_fu_1866(3),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_281_fu_1862(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1042(3),
      I1 => tmp_V_75_fu_1038(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_74_fu_1034(3),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_73_fu_1030(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1058(3),
      I1 => tmp_V_79_fu_1054(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_78_fu_1050(3),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_77_fu_1046(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1458(3),
      I1 => tmp_V_179_fu_1454(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_178_fu_1450(3),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_177_fu_1446(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1474(3),
      I1 => tmp_V_183_fu_1470(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_182_fu_1466(3),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_181_fu_1462(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1490(3),
      I1 => tmp_V_187_fu_1486(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_186_fu_1482(3),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_185_fu_1478(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1506(3),
      I1 => tmp_V_191_fu_1502(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_190_fu_1498(3),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_189_fu_1494(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1394(3),
      I1 => tmp_V_163_fu_1390(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_162_fu_1386(3),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_161_fu_1382(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1410(3),
      I1 => tmp_V_167_fu_1406(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_166_fu_1402(3),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_165_fu_1398(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1426(3),
      I1 => tmp_V_171_fu_1422(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_170_fu_1418(3),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_169_fu_1414(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1442(3),
      I1 => tmp_V_175_fu_1438(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_174_fu_1434(3),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_173_fu_1430(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1890(3),
      I1 => tmp_V_287_fu_1886(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_286_fu_1882(3),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_285_fu_1878(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1330(3),
      I1 => tmp_V_147_fu_1326(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_146_fu_1322(3),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_145_fu_1318(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1346(3),
      I1 => tmp_V_151_fu_1342(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_150_fu_1338(3),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_149_fu_1334(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1362(3),
      I1 => tmp_V_155_fu_1358(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_154_fu_1354(3),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_153_fu_1350(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1378(3),
      I1 => tmp_V_159_fu_1374(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_158_fu_1370(3),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_157_fu_1366(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1266(3),
      I1 => tmp_V_131_fu_1262(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_130_fu_1258(3),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_129_fu_1254(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1282(3),
      I1 => tmp_V_135_fu_1278(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_134_fu_1274(3),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_133_fu_1270(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1298(3),
      I1 => tmp_V_139_fu_1294(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_138_fu_1290(3),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_137_fu_1286(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1314(3),
      I1 => tmp_V_143_fu_1310(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_142_fu_1306(3),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_141_fu_1302(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1714(3),
      I1 => tmp_V_243_fu_1710(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_242_fu_1706(3),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_241_fu_1702(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1730(3),
      I1 => tmp_V_247_fu_1726(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_246_fu_1722(3),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_245_fu_1718(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1842(3),
      I1 => tmp_V_275_fu_1838(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_274_fu_1834(3),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_273_fu_1830(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1746(3),
      I1 => tmp_V_251_fu_1742(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_250_fu_1738(3),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_249_fu_1734(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1762(3),
      I1 => tmp_V_255_fu_1758(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_254_fu_1754(3),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_253_fu_1750(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1650(3),
      I1 => tmp_V_227_fu_1646(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_226_fu_1642(3),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_225_fu_1638(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1666(3),
      I1 => tmp_V_231_fu_1662(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_230_fu_1658(3),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_229_fu_1654(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1682(3),
      I1 => tmp_V_235_fu_1678(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_234_fu_1674(3),
      I4 => tmp_V_233_fu_1670(3),
      I5 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1698(3),
      I1 => tmp_V_239_fu_1694(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_238_fu_1690(3),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_237_fu_1686(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1586(3),
      I1 => tmp_V_211_fu_1582(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_210_fu_1578(3),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_209_fu_1574(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1602(3),
      I1 => tmp_V_215_fu_1598(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_214_fu_1594(3),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_213_fu_1590(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1618(3),
      I1 => tmp_V_219_fu_1614(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_218_fu_1610(3),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_217_fu_1606(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1634(3),
      I1 => tmp_V_223_fu_1630(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_222_fu_1626(3),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_221_fu_1622(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1858(3),
      I1 => tmp_V_279_fu_1854(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_278_fu_1850(3),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_277_fu_1846(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1522(3),
      I1 => tmp_V_195_fu_1518(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_194_fu_1514(3),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_193_fu_1510(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1538(3),
      I1 => tmp_V_199_fu_1534(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_198_fu_1530(3),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_197_fu_1526(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1554(3),
      I1 => tmp_V_203_fu_1550(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_202_fu_1546(3),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_201_fu_1542(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1570(3),
      I1 => tmp_V_207_fu_1566(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_206_fu_1562(3),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_205_fu_1558(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1810(3),
      I1 => tmp_V_267_fu_1806(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_266_fu_1802(3),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_265_fu_1798(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1826(3),
      I1 => tmp_V_271_fu_1822(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_270_fu_1818(3),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_269_fu_1814(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1778(3),
      I1 => tmp_V_259_fu_1774(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_258_fu_1770(3),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_257_fu_1766(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1794(3),
      I1 => tmp_V_263_fu_1790(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_262_fu_1786(3),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_261_fu_1782(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(3),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(3),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(3),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(3),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(3),
      I2 => sf_1_fu_738_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(3),
      I4 => \sf_1_fu_738_reg[3]_rep__1_n_1\,
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(3),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(3),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(3),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(3),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_946(3),
      I1 => tmp_V_51_fu_942(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_50_fu_938(3),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_934(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_962(3),
      I1 => tmp_V_55_fu_958(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_54_fu_954(3),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_950(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_978(3),
      I1 => tmp_V_59_fu_974(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_58_fu_970(3),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_966(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_994(3),
      I1 => tmp_V_63_fu_990(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_62_fu_986(3),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_982(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_882(3),
      I1 => tmp_V_35_fu_878(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_34_fu_874(3),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_33_fu_870(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_898(3),
      I1 => tmp_V_39_fu_894(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_38_fu_890(3),
      I4 => tmp_V_37_fu_886(3),
      I5 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_914(3),
      I1 => tmp_V_43_fu_910(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_42_fu_906(3),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_41_fu_902(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_930(3),
      I1 => tmp_V_47_fu_926(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_46_fu_922(3),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_45_fu_918(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_818(3),
      I1 => tmp_V_19_fu_814(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_18_fu_810(3),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_17_fu_806(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_834(3),
      I1 => tmp_V_23_fu_830(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_22_fu_826(3),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_21_fu_822(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_850(3),
      I1 => tmp_V_27_fu_846(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_26_fu_842(3),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_25_fu_838(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_866(3),
      I1 => tmp_V_31_fu_862(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_30_fu_858(3),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_29_fu_854(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_754(3),
      I1 => tmp_V_2_fu_750(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_1_fu_746(3),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_fu_742(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_770(3),
      I1 => tmp_V_7_fu_766(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_6_fu_762(3),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_5_fu_758(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_786(3),
      I1 => tmp_V_11_fu_782(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_10_fu_778(3),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_9_fu_774(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_802(3),
      I1 => tmp_V_15_fu_798(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_14_fu_794(3),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_13_fu_790(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1202(3),
      I1 => tmp_V_115_fu_1198(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_114_fu_1194(3),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_113_fu_1190(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1218(3),
      I1 => tmp_V_119_fu_1214(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_118_fu_1210(3),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_117_fu_1206(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1234(3),
      I1 => tmp_V_123_fu_1230(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_122_fu_1226(3),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_121_fu_1222(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1250(3),
      I1 => tmp_V_127_fu_1246(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_126_fu_1242(3),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_125_fu_1238(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1138(3),
      I1 => tmp_V_99_fu_1134(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_98_fu_1130(3),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_97_fu_1126(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1154(3),
      I1 => tmp_V_103_fu_1150(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_102_fu_1146(3),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_101_fu_1142(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1170(3),
      I1 => tmp_V_107_fu_1166(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_106_fu_1162(3),
      I4 => tmp_V_105_fu_1158(3),
      I5 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1186(3),
      I1 => tmp_V_111_fu_1182(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_110_fu_1178(3),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_109_fu_1174(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1074(3),
      I1 => tmp_V_83_fu_1070(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_82_fu_1066(3),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1062(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1090(3),
      I1 => tmp_V_87_fu_1086(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_86_fu_1082(3),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1078(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1106(3),
      I1 => tmp_V_91_fu_1102(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_90_fu_1098(3),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1094(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1122(3),
      I1 => tmp_V_95_fu_1118(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_94_fu_1114(3),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1110(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_1010(3),
      I1 => tmp_V_67_fu_1006(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_66_fu_1002(3),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_65_fu_998(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1026(3),
      I1 => tmp_V_71_fu_1022(3),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_70_fu_1018(3),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_69_fu_1014(3),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(4),
      I1 => sf_1_fu_738_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(4),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5_n_1\,
      I4 => \tmp_V_287_fu_1886_reg[15]_0\(4),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1874(4),
      I1 => tmp_V_283_fu_1870(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_282_fu_1866(4),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_281_fu_1862(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1042(4),
      I1 => tmp_V_75_fu_1038(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_74_fu_1034(4),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_73_fu_1030(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1058(4),
      I1 => tmp_V_79_fu_1054(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_78_fu_1050(4),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_77_fu_1046(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1458(4),
      I1 => tmp_V_179_fu_1454(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_178_fu_1450(4),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_177_fu_1446(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1474(4),
      I1 => tmp_V_183_fu_1470(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_182_fu_1466(4),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_181_fu_1462(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1490(4),
      I1 => tmp_V_187_fu_1486(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_186_fu_1482(4),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_185_fu_1478(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1506(4),
      I1 => tmp_V_191_fu_1502(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_190_fu_1498(4),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_189_fu_1494(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1394(4),
      I1 => tmp_V_163_fu_1390(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_162_fu_1386(4),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_161_fu_1382(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1410(4),
      I1 => tmp_V_167_fu_1406(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_166_fu_1402(4),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_165_fu_1398(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1426(4),
      I1 => tmp_V_171_fu_1422(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_170_fu_1418(4),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_169_fu_1414(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1442(4),
      I1 => tmp_V_175_fu_1438(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_174_fu_1434(4),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_173_fu_1430(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1890(4),
      I1 => tmp_V_287_fu_1886(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_286_fu_1882(4),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_285_fu_1878(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1330(4),
      I1 => tmp_V_147_fu_1326(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_146_fu_1322(4),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_145_fu_1318(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1346(4),
      I1 => tmp_V_151_fu_1342(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_150_fu_1338(4),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_149_fu_1334(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1362(4),
      I1 => tmp_V_155_fu_1358(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_154_fu_1354(4),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_153_fu_1350(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1378(4),
      I1 => tmp_V_159_fu_1374(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_158_fu_1370(4),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_157_fu_1366(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1266(4),
      I1 => tmp_V_131_fu_1262(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_130_fu_1258(4),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_129_fu_1254(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1282(4),
      I1 => tmp_V_135_fu_1278(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_134_fu_1274(4),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_133_fu_1270(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1298(4),
      I1 => tmp_V_139_fu_1294(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_138_fu_1290(4),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_137_fu_1286(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1314(4),
      I1 => tmp_V_143_fu_1310(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_142_fu_1306(4),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_141_fu_1302(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1714(4),
      I1 => tmp_V_243_fu_1710(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_242_fu_1706(4),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_241_fu_1702(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1730(4),
      I1 => tmp_V_247_fu_1726(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_246_fu_1722(4),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_245_fu_1718(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1842(4),
      I1 => tmp_V_275_fu_1838(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_274_fu_1834(4),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_273_fu_1830(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1746(4),
      I1 => tmp_V_251_fu_1742(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_250_fu_1738(4),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_249_fu_1734(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1762(4),
      I1 => tmp_V_255_fu_1758(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_254_fu_1754(4),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_253_fu_1750(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1650(4),
      I1 => tmp_V_227_fu_1646(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_226_fu_1642(4),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_225_fu_1638(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1666(4),
      I1 => tmp_V_231_fu_1662(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_230_fu_1658(4),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_229_fu_1654(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1682(4),
      I1 => tmp_V_235_fu_1678(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_234_fu_1674(4),
      I4 => tmp_V_233_fu_1670(4),
      I5 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1698(4),
      I1 => tmp_V_239_fu_1694(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_238_fu_1690(4),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_237_fu_1686(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1586(4),
      I1 => tmp_V_211_fu_1582(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_210_fu_1578(4),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_209_fu_1574(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1602(4),
      I1 => tmp_V_215_fu_1598(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_214_fu_1594(4),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_213_fu_1590(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1618(4),
      I1 => tmp_V_219_fu_1614(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_218_fu_1610(4),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_217_fu_1606(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1634(4),
      I1 => tmp_V_223_fu_1630(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_222_fu_1626(4),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_221_fu_1622(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1858(4),
      I1 => tmp_V_279_fu_1854(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_278_fu_1850(4),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_277_fu_1846(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1522(4),
      I1 => tmp_V_195_fu_1518(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_194_fu_1514(4),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_193_fu_1510(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1538(4),
      I1 => tmp_V_199_fu_1534(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_198_fu_1530(4),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_197_fu_1526(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1554(4),
      I1 => tmp_V_203_fu_1550(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_202_fu_1546(4),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_201_fu_1542(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1570(4),
      I1 => tmp_V_207_fu_1566(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_206_fu_1562(4),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_205_fu_1558(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1810(4),
      I1 => tmp_V_267_fu_1806(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_266_fu_1802(4),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_265_fu_1798(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1826(4),
      I1 => tmp_V_271_fu_1822(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_270_fu_1818(4),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_269_fu_1814(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1778(4),
      I1 => tmp_V_259_fu_1774(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_258_fu_1770(4),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_257_fu_1766(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1794(4),
      I1 => tmp_V_263_fu_1790(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_262_fu_1786(4),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_261_fu_1782(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(4),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(4),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(4),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(4),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(4),
      I2 => sf_1_fu_738_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(4),
      I4 => sf_1_fu_738_reg(3),
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(4),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(4),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(4),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(4),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_946(4),
      I1 => tmp_V_51_fu_942(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_50_fu_938(4),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_934(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_962(4),
      I1 => tmp_V_55_fu_958(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_54_fu_954(4),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_950(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_978(4),
      I1 => tmp_V_59_fu_974(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_58_fu_970(4),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_966(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_994(4),
      I1 => tmp_V_63_fu_990(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_62_fu_986(4),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_982(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_882(4),
      I1 => tmp_V_35_fu_878(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_34_fu_874(4),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_33_fu_870(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_898(4),
      I1 => tmp_V_39_fu_894(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_38_fu_890(4),
      I4 => tmp_V_37_fu_886(4),
      I5 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_914(4),
      I1 => tmp_V_43_fu_910(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_42_fu_906(4),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_41_fu_902(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_930(4),
      I1 => tmp_V_47_fu_926(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_46_fu_922(4),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_45_fu_918(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_818(4),
      I1 => tmp_V_19_fu_814(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_18_fu_810(4),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_17_fu_806(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_834(4),
      I1 => tmp_V_23_fu_830(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_22_fu_826(4),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_21_fu_822(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_850(4),
      I1 => tmp_V_27_fu_846(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_26_fu_842(4),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_25_fu_838(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_866(4),
      I1 => tmp_V_31_fu_862(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_30_fu_858(4),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_29_fu_854(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_754(4),
      I1 => tmp_V_2_fu_750(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_1_fu_746(4),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_fu_742(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_770(4),
      I1 => tmp_V_7_fu_766(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_6_fu_762(4),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_5_fu_758(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_786(4),
      I1 => tmp_V_11_fu_782(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_10_fu_778(4),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_9_fu_774(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_802(4),
      I1 => tmp_V_15_fu_798(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_14_fu_794(4),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_13_fu_790(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1202(4),
      I1 => tmp_V_115_fu_1198(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_114_fu_1194(4),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_113_fu_1190(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1218(4),
      I1 => tmp_V_119_fu_1214(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_118_fu_1210(4),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_117_fu_1206(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1234(4),
      I1 => tmp_V_123_fu_1230(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_122_fu_1226(4),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_121_fu_1222(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1250(4),
      I1 => tmp_V_127_fu_1246(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_126_fu_1242(4),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_125_fu_1238(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1138(4),
      I1 => tmp_V_99_fu_1134(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_98_fu_1130(4),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_97_fu_1126(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1154(4),
      I1 => tmp_V_103_fu_1150(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_102_fu_1146(4),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_101_fu_1142(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1170(4),
      I1 => tmp_V_107_fu_1166(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_106_fu_1162(4),
      I4 => tmp_V_105_fu_1158(4),
      I5 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1186(4),
      I1 => tmp_V_111_fu_1182(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_110_fu_1178(4),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_109_fu_1174(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1074(4),
      I1 => tmp_V_83_fu_1070(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_82_fu_1066(4),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1062(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1090(4),
      I1 => tmp_V_87_fu_1086(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_86_fu_1082(4),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1078(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1106(4),
      I1 => tmp_V_91_fu_1102(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_90_fu_1098(4),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1094(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1122(4),
      I1 => tmp_V_95_fu_1118(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_94_fu_1114(4),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1110(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_1010(4),
      I1 => tmp_V_67_fu_1006(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_66_fu_1002(4),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_65_fu_998(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1026(4),
      I1 => tmp_V_71_fu_1022(4),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_70_fu_1018(4),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_69_fu_1014(4),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(4)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(5),
      I1 => sf_1_fu_738_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(5),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5_n_1\,
      I4 => \tmp_V_287_fu_1886_reg[15]_0\(5),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1874(5),
      I1 => tmp_V_283_fu_1870(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_282_fu_1866(5),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_281_fu_1862(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1042(5),
      I1 => tmp_V_75_fu_1038(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_74_fu_1034(5),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_73_fu_1030(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1058(5),
      I1 => tmp_V_79_fu_1054(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_78_fu_1050(5),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_77_fu_1046(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1458(5),
      I1 => tmp_V_179_fu_1454(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_178_fu_1450(5),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_177_fu_1446(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1474(5),
      I1 => tmp_V_183_fu_1470(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_182_fu_1466(5),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_181_fu_1462(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1490(5),
      I1 => tmp_V_187_fu_1486(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_186_fu_1482(5),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_185_fu_1478(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1506(5),
      I1 => tmp_V_191_fu_1502(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_190_fu_1498(5),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_189_fu_1494(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1394(5),
      I1 => tmp_V_163_fu_1390(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_162_fu_1386(5),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_161_fu_1382(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1410(5),
      I1 => tmp_V_167_fu_1406(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_166_fu_1402(5),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_165_fu_1398(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1426(5),
      I1 => tmp_V_171_fu_1422(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_170_fu_1418(5),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_169_fu_1414(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1442(5),
      I1 => tmp_V_175_fu_1438(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_174_fu_1434(5),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_173_fu_1430(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1890(5),
      I1 => tmp_V_287_fu_1886(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_286_fu_1882(5),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_285_fu_1878(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1330(5),
      I1 => tmp_V_147_fu_1326(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_146_fu_1322(5),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_145_fu_1318(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1346(5),
      I1 => tmp_V_151_fu_1342(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_150_fu_1338(5),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_149_fu_1334(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1362(5),
      I1 => tmp_V_155_fu_1358(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_154_fu_1354(5),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_153_fu_1350(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1378(5),
      I1 => tmp_V_159_fu_1374(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_158_fu_1370(5),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_157_fu_1366(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1266(5),
      I1 => tmp_V_131_fu_1262(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_130_fu_1258(5),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_129_fu_1254(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1282(5),
      I1 => tmp_V_135_fu_1278(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_134_fu_1274(5),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_133_fu_1270(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1298(5),
      I1 => tmp_V_139_fu_1294(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_138_fu_1290(5),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_137_fu_1286(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1314(5),
      I1 => tmp_V_143_fu_1310(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_142_fu_1306(5),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_141_fu_1302(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1714(5),
      I1 => tmp_V_243_fu_1710(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_242_fu_1706(5),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_241_fu_1702(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1730(5),
      I1 => tmp_V_247_fu_1726(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_246_fu_1722(5),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_245_fu_1718(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1842(5),
      I1 => tmp_V_275_fu_1838(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_274_fu_1834(5),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_273_fu_1830(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1746(5),
      I1 => tmp_V_251_fu_1742(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_250_fu_1738(5),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_249_fu_1734(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1762(5),
      I1 => tmp_V_255_fu_1758(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_254_fu_1754(5),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_253_fu_1750(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1650(5),
      I1 => tmp_V_227_fu_1646(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_226_fu_1642(5),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_225_fu_1638(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1666(5),
      I1 => tmp_V_231_fu_1662(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_230_fu_1658(5),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_229_fu_1654(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1682(5),
      I1 => tmp_V_235_fu_1678(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_234_fu_1674(5),
      I4 => tmp_V_233_fu_1670(5),
      I5 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1698(5),
      I1 => tmp_V_239_fu_1694(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_238_fu_1690(5),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_237_fu_1686(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1586(5),
      I1 => tmp_V_211_fu_1582(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_210_fu_1578(5),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_209_fu_1574(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1602(5),
      I1 => tmp_V_215_fu_1598(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_214_fu_1594(5),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_213_fu_1590(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1618(5),
      I1 => tmp_V_219_fu_1614(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_218_fu_1610(5),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_217_fu_1606(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1634(5),
      I1 => tmp_V_223_fu_1630(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_222_fu_1626(5),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_221_fu_1622(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1858(5),
      I1 => tmp_V_279_fu_1854(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_278_fu_1850(5),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_277_fu_1846(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1522(5),
      I1 => tmp_V_195_fu_1518(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_194_fu_1514(5),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_193_fu_1510(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1538(5),
      I1 => tmp_V_199_fu_1534(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_198_fu_1530(5),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_197_fu_1526(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1554(5),
      I1 => tmp_V_203_fu_1550(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_202_fu_1546(5),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_201_fu_1542(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1570(5),
      I1 => tmp_V_207_fu_1566(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_206_fu_1562(5),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_205_fu_1558(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1810(5),
      I1 => tmp_V_267_fu_1806(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_266_fu_1802(5),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_265_fu_1798(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1826(5),
      I1 => tmp_V_271_fu_1822(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_270_fu_1818(5),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_269_fu_1814(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1778(5),
      I1 => tmp_V_259_fu_1774(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_258_fu_1770(5),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_257_fu_1766(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1794(5),
      I1 => tmp_V_263_fu_1790(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_262_fu_1786(5),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_261_fu_1782(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(5),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(5),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(5),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(5),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(5),
      I2 => sf_1_fu_738_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(5),
      I4 => sf_1_fu_738_reg(3),
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(5),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(5),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(5),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(5),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_946(5),
      I1 => tmp_V_51_fu_942(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_50_fu_938(5),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_934(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_962(5),
      I1 => tmp_V_55_fu_958(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_54_fu_954(5),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_950(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_978(5),
      I1 => tmp_V_59_fu_974(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_58_fu_970(5),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_966(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_994(5),
      I1 => tmp_V_63_fu_990(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_62_fu_986(5),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_982(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_882(5),
      I1 => tmp_V_35_fu_878(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_34_fu_874(5),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_33_fu_870(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_898(5),
      I1 => tmp_V_39_fu_894(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_38_fu_890(5),
      I4 => tmp_V_37_fu_886(5),
      I5 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_914(5),
      I1 => tmp_V_43_fu_910(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_42_fu_906(5),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_41_fu_902(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_930(5),
      I1 => tmp_V_47_fu_926(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_46_fu_922(5),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_45_fu_918(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_818(5),
      I1 => tmp_V_19_fu_814(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_18_fu_810(5),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_17_fu_806(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_834(5),
      I1 => tmp_V_23_fu_830(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_22_fu_826(5),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_21_fu_822(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_850(5),
      I1 => tmp_V_27_fu_846(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_26_fu_842(5),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_25_fu_838(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_866(5),
      I1 => tmp_V_31_fu_862(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_30_fu_858(5),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_29_fu_854(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_754(5),
      I1 => tmp_V_2_fu_750(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_1_fu_746(5),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_fu_742(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_770(5),
      I1 => tmp_V_7_fu_766(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_6_fu_762(5),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_5_fu_758(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_786(5),
      I1 => tmp_V_11_fu_782(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_10_fu_778(5),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_9_fu_774(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_802(5),
      I1 => tmp_V_15_fu_798(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_14_fu_794(5),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_13_fu_790(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1202(5),
      I1 => tmp_V_115_fu_1198(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_114_fu_1194(5),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_113_fu_1190(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1218(5),
      I1 => tmp_V_119_fu_1214(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_118_fu_1210(5),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_117_fu_1206(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1234(5),
      I1 => tmp_V_123_fu_1230(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_122_fu_1226(5),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_121_fu_1222(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1250(5),
      I1 => tmp_V_127_fu_1246(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_126_fu_1242(5),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_125_fu_1238(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1138(5),
      I1 => tmp_V_99_fu_1134(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_98_fu_1130(5),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_97_fu_1126(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1154(5),
      I1 => tmp_V_103_fu_1150(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_102_fu_1146(5),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_101_fu_1142(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1170(5),
      I1 => tmp_V_107_fu_1166(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_106_fu_1162(5),
      I4 => tmp_V_105_fu_1158(5),
      I5 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1186(5),
      I1 => tmp_V_111_fu_1182(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_110_fu_1178(5),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_109_fu_1174(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1074(5),
      I1 => tmp_V_83_fu_1070(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_82_fu_1066(5),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1062(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1090(5),
      I1 => tmp_V_87_fu_1086(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_86_fu_1082(5),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1078(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1106(5),
      I1 => tmp_V_91_fu_1102(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_90_fu_1098(5),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1094(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1122(5),
      I1 => tmp_V_95_fu_1118(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_94_fu_1114(5),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1110(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_1010(5),
      I1 => tmp_V_67_fu_1006(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_66_fu_1002(5),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_65_fu_998(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1026(5),
      I1 => tmp_V_71_fu_1022(5),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_70_fu_1018(5),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_69_fu_1014(5),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(5)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(6),
      I1 => sf_1_fu_738_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(6),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5_n_1\,
      I4 => \tmp_V_287_fu_1886_reg[15]_0\(6),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1874(6),
      I1 => tmp_V_283_fu_1870(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_282_fu_1866(6),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_281_fu_1862(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1042(6),
      I1 => tmp_V_75_fu_1038(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_74_fu_1034(6),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_73_fu_1030(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1058(6),
      I1 => tmp_V_79_fu_1054(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_78_fu_1050(6),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_77_fu_1046(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1458(6),
      I1 => tmp_V_179_fu_1454(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_178_fu_1450(6),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_177_fu_1446(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1474(6),
      I1 => tmp_V_183_fu_1470(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_182_fu_1466(6),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_181_fu_1462(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1490(6),
      I1 => tmp_V_187_fu_1486(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_186_fu_1482(6),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_185_fu_1478(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1506(6),
      I1 => tmp_V_191_fu_1502(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_190_fu_1498(6),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_189_fu_1494(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1394(6),
      I1 => tmp_V_163_fu_1390(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_162_fu_1386(6),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_161_fu_1382(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1410(6),
      I1 => tmp_V_167_fu_1406(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_166_fu_1402(6),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_165_fu_1398(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1426(6),
      I1 => tmp_V_171_fu_1422(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_170_fu_1418(6),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_169_fu_1414(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1442(6),
      I1 => tmp_V_175_fu_1438(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_174_fu_1434(6),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_173_fu_1430(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1890(6),
      I1 => tmp_V_287_fu_1886(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_286_fu_1882(6),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_285_fu_1878(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1330(6),
      I1 => tmp_V_147_fu_1326(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_146_fu_1322(6),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_145_fu_1318(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1346(6),
      I1 => tmp_V_151_fu_1342(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_150_fu_1338(6),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_149_fu_1334(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1362(6),
      I1 => tmp_V_155_fu_1358(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_154_fu_1354(6),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_153_fu_1350(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1378(6),
      I1 => tmp_V_159_fu_1374(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_158_fu_1370(6),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_157_fu_1366(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1266(6),
      I1 => tmp_V_131_fu_1262(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_130_fu_1258(6),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_129_fu_1254(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1282(6),
      I1 => tmp_V_135_fu_1278(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_134_fu_1274(6),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_133_fu_1270(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1298(6),
      I1 => tmp_V_139_fu_1294(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_138_fu_1290(6),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_137_fu_1286(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1314(6),
      I1 => tmp_V_143_fu_1310(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_142_fu_1306(6),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_141_fu_1302(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1714(6),
      I1 => tmp_V_243_fu_1710(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_242_fu_1706(6),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_241_fu_1702(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1730(6),
      I1 => tmp_V_247_fu_1726(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_246_fu_1722(6),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_245_fu_1718(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1842(6),
      I1 => tmp_V_275_fu_1838(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_274_fu_1834(6),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_273_fu_1830(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1746(6),
      I1 => tmp_V_251_fu_1742(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_250_fu_1738(6),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_249_fu_1734(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1762(6),
      I1 => tmp_V_255_fu_1758(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_254_fu_1754(6),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_253_fu_1750(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1650(6),
      I1 => tmp_V_227_fu_1646(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_226_fu_1642(6),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_225_fu_1638(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1666(6),
      I1 => tmp_V_231_fu_1662(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_230_fu_1658(6),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_229_fu_1654(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1682(6),
      I1 => tmp_V_235_fu_1678(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_234_fu_1674(6),
      I4 => tmp_V_233_fu_1670(6),
      I5 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1698(6),
      I1 => tmp_V_239_fu_1694(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_238_fu_1690(6),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_237_fu_1686(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1586(6),
      I1 => tmp_V_211_fu_1582(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_210_fu_1578(6),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_209_fu_1574(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1602(6),
      I1 => tmp_V_215_fu_1598(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_214_fu_1594(6),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_213_fu_1590(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1618(6),
      I1 => tmp_V_219_fu_1614(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_218_fu_1610(6),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_217_fu_1606(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1634(6),
      I1 => tmp_V_223_fu_1630(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_222_fu_1626(6),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_221_fu_1622(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1858(6),
      I1 => tmp_V_279_fu_1854(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_278_fu_1850(6),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_277_fu_1846(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1522(6),
      I1 => tmp_V_195_fu_1518(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_194_fu_1514(6),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_193_fu_1510(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1538(6),
      I1 => tmp_V_199_fu_1534(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_198_fu_1530(6),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_197_fu_1526(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1554(6),
      I1 => tmp_V_203_fu_1550(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_202_fu_1546(6),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_201_fu_1542(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1570(6),
      I1 => tmp_V_207_fu_1566(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_206_fu_1562(6),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_205_fu_1558(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1810(6),
      I1 => tmp_V_267_fu_1806(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_266_fu_1802(6),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_265_fu_1798(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1826(6),
      I1 => tmp_V_271_fu_1822(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_270_fu_1818(6),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_269_fu_1814(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1778(6),
      I1 => tmp_V_259_fu_1774(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_258_fu_1770(6),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_257_fu_1766(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1794(6),
      I1 => tmp_V_263_fu_1790(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_262_fu_1786(6),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_261_fu_1782(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(6),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(6),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(6),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(6),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(6),
      I2 => sf_1_fu_738_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(6),
      I4 => sf_1_fu_738_reg(3),
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(6),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(6),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(6),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(6),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_946(6),
      I1 => tmp_V_51_fu_942(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_50_fu_938(6),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_934(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_962(6),
      I1 => tmp_V_55_fu_958(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_54_fu_954(6),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_950(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_978(6),
      I1 => tmp_V_59_fu_974(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_58_fu_970(6),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_966(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_994(6),
      I1 => tmp_V_63_fu_990(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_62_fu_986(6),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_982(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_882(6),
      I1 => tmp_V_35_fu_878(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_34_fu_874(6),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_33_fu_870(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_898(6),
      I1 => tmp_V_39_fu_894(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_38_fu_890(6),
      I4 => tmp_V_37_fu_886(6),
      I5 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_914(6),
      I1 => tmp_V_43_fu_910(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_42_fu_906(6),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_41_fu_902(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_930(6),
      I1 => tmp_V_47_fu_926(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_46_fu_922(6),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_45_fu_918(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_818(6),
      I1 => tmp_V_19_fu_814(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_18_fu_810(6),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_17_fu_806(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_834(6),
      I1 => tmp_V_23_fu_830(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_22_fu_826(6),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_21_fu_822(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_850(6),
      I1 => tmp_V_27_fu_846(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_26_fu_842(6),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_25_fu_838(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_866(6),
      I1 => tmp_V_31_fu_862(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_30_fu_858(6),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_29_fu_854(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_754(6),
      I1 => tmp_V_2_fu_750(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_1_fu_746(6),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_fu_742(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_770(6),
      I1 => tmp_V_7_fu_766(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_6_fu_762(6),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_5_fu_758(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_786(6),
      I1 => tmp_V_11_fu_782(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_10_fu_778(6),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_9_fu_774(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_802(6),
      I1 => tmp_V_15_fu_798(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_14_fu_794(6),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_13_fu_790(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1202(6),
      I1 => tmp_V_115_fu_1198(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_114_fu_1194(6),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_113_fu_1190(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1218(6),
      I1 => tmp_V_119_fu_1214(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_118_fu_1210(6),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_117_fu_1206(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1234(6),
      I1 => tmp_V_123_fu_1230(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_122_fu_1226(6),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_121_fu_1222(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1250(6),
      I1 => tmp_V_127_fu_1246(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_126_fu_1242(6),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_125_fu_1238(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1138(6),
      I1 => tmp_V_99_fu_1134(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_98_fu_1130(6),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_97_fu_1126(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1154(6),
      I1 => tmp_V_103_fu_1150(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_102_fu_1146(6),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_101_fu_1142(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1170(6),
      I1 => tmp_V_107_fu_1166(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_106_fu_1162(6),
      I4 => tmp_V_105_fu_1158(6),
      I5 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1186(6),
      I1 => tmp_V_111_fu_1182(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_110_fu_1178(6),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_109_fu_1174(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1074(6),
      I1 => tmp_V_83_fu_1070(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_82_fu_1066(6),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1062(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1090(6),
      I1 => tmp_V_87_fu_1086(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_86_fu_1082(6),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1078(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1106(6),
      I1 => tmp_V_91_fu_1102(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_90_fu_1098(6),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1094(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1122(6),
      I1 => tmp_V_95_fu_1118(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_94_fu_1114(6),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1110(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_1010(6),
      I1 => tmp_V_67_fu_1006(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_66_fu_1002(6),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_65_fu_998(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1026(6),
      I1 => tmp_V_71_fu_1022(6),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_70_fu_1018(6),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_69_fu_1014(6),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(7),
      I1 => sf_1_fu_738_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(7),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5_n_1\,
      I4 => \tmp_V_287_fu_1886_reg[15]_0\(7),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1874(7),
      I1 => tmp_V_283_fu_1870(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_282_fu_1866(7),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_281_fu_1862(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1042(7),
      I1 => tmp_V_75_fu_1038(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_74_fu_1034(7),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_73_fu_1030(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1058(7),
      I1 => tmp_V_79_fu_1054(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_78_fu_1050(7),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_77_fu_1046(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1458(7),
      I1 => tmp_V_179_fu_1454(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_178_fu_1450(7),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_177_fu_1446(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1474(7),
      I1 => tmp_V_183_fu_1470(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_182_fu_1466(7),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_181_fu_1462(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1490(7),
      I1 => tmp_V_187_fu_1486(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_186_fu_1482(7),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_185_fu_1478(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1506(7),
      I1 => tmp_V_191_fu_1502(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_190_fu_1498(7),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_189_fu_1494(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1394(7),
      I1 => tmp_V_163_fu_1390(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_162_fu_1386(7),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_161_fu_1382(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1410(7),
      I1 => tmp_V_167_fu_1406(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_166_fu_1402(7),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_165_fu_1398(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1426(7),
      I1 => tmp_V_171_fu_1422(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_170_fu_1418(7),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_169_fu_1414(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1442(7),
      I1 => tmp_V_175_fu_1438(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_174_fu_1434(7),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_173_fu_1430(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1890(7),
      I1 => tmp_V_287_fu_1886(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_286_fu_1882(7),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_285_fu_1878(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1330(7),
      I1 => tmp_V_147_fu_1326(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_146_fu_1322(7),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_145_fu_1318(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1346(7),
      I1 => tmp_V_151_fu_1342(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_150_fu_1338(7),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_149_fu_1334(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1362(7),
      I1 => tmp_V_155_fu_1358(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_154_fu_1354(7),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_153_fu_1350(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1378(7),
      I1 => tmp_V_159_fu_1374(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_158_fu_1370(7),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_157_fu_1366(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1266(7),
      I1 => tmp_V_131_fu_1262(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_130_fu_1258(7),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_129_fu_1254(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1282(7),
      I1 => tmp_V_135_fu_1278(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_134_fu_1274(7),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_133_fu_1270(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1298(7),
      I1 => tmp_V_139_fu_1294(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_138_fu_1290(7),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_137_fu_1286(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1314(7),
      I1 => tmp_V_143_fu_1310(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_142_fu_1306(7),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_141_fu_1302(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1714(7),
      I1 => tmp_V_243_fu_1710(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_242_fu_1706(7),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_241_fu_1702(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1730(7),
      I1 => tmp_V_247_fu_1726(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_246_fu_1722(7),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_245_fu_1718(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1842(7),
      I1 => tmp_V_275_fu_1838(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_274_fu_1834(7),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_273_fu_1830(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1746(7),
      I1 => tmp_V_251_fu_1742(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_250_fu_1738(7),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_249_fu_1734(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1762(7),
      I1 => tmp_V_255_fu_1758(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_254_fu_1754(7),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_253_fu_1750(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1650(7),
      I1 => tmp_V_227_fu_1646(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_226_fu_1642(7),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_225_fu_1638(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1666(7),
      I1 => tmp_V_231_fu_1662(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_230_fu_1658(7),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_229_fu_1654(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1682(7),
      I1 => tmp_V_235_fu_1678(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_234_fu_1674(7),
      I4 => tmp_V_233_fu_1670(7),
      I5 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1698(7),
      I1 => tmp_V_239_fu_1694(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_238_fu_1690(7),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_237_fu_1686(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1586(7),
      I1 => tmp_V_211_fu_1582(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_210_fu_1578(7),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_209_fu_1574(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1602(7),
      I1 => tmp_V_215_fu_1598(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_214_fu_1594(7),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_213_fu_1590(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1618(7),
      I1 => tmp_V_219_fu_1614(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_218_fu_1610(7),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_217_fu_1606(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1634(7),
      I1 => tmp_V_223_fu_1630(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_222_fu_1626(7),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_221_fu_1622(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1858(7),
      I1 => tmp_V_279_fu_1854(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_278_fu_1850(7),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_277_fu_1846(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1522(7),
      I1 => tmp_V_195_fu_1518(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_194_fu_1514(7),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_193_fu_1510(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1538(7),
      I1 => tmp_V_199_fu_1534(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_198_fu_1530(7),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_197_fu_1526(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1554(7),
      I1 => tmp_V_203_fu_1550(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_202_fu_1546(7),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_201_fu_1542(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1570(7),
      I1 => tmp_V_207_fu_1566(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_206_fu_1562(7),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_205_fu_1558(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1810(7),
      I1 => tmp_V_267_fu_1806(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_266_fu_1802(7),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_265_fu_1798(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1826(7),
      I1 => tmp_V_271_fu_1822(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_270_fu_1818(7),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_269_fu_1814(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1778(7),
      I1 => tmp_V_259_fu_1774(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_258_fu_1770(7),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_257_fu_1766(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1794(7),
      I1 => tmp_V_263_fu_1790(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_262_fu_1786(7),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_261_fu_1782(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(7),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(7),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(7),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(7),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(7),
      I2 => sf_1_fu_738_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(7),
      I4 => sf_1_fu_738_reg(3),
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(7),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(7),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(7),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(7),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_946(7),
      I1 => tmp_V_51_fu_942(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_50_fu_938(7),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_934(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_962(7),
      I1 => tmp_V_55_fu_958(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_54_fu_954(7),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_950(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_978(7),
      I1 => tmp_V_59_fu_974(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_58_fu_970(7),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_966(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_994(7),
      I1 => tmp_V_63_fu_990(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_62_fu_986(7),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_982(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_882(7),
      I1 => tmp_V_35_fu_878(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_34_fu_874(7),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_33_fu_870(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_898(7),
      I1 => tmp_V_39_fu_894(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_38_fu_890(7),
      I4 => tmp_V_37_fu_886(7),
      I5 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_914(7),
      I1 => tmp_V_43_fu_910(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_42_fu_906(7),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_41_fu_902(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_930(7),
      I1 => tmp_V_47_fu_926(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_46_fu_922(7),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_45_fu_918(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_818(7),
      I1 => tmp_V_19_fu_814(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_18_fu_810(7),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_17_fu_806(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_834(7),
      I1 => tmp_V_23_fu_830(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_22_fu_826(7),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_21_fu_822(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_850(7),
      I1 => tmp_V_27_fu_846(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_26_fu_842(7),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_25_fu_838(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_866(7),
      I1 => tmp_V_31_fu_862(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_30_fu_858(7),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_29_fu_854(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_754(7),
      I1 => tmp_V_2_fu_750(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_1_fu_746(7),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_fu_742(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_770(7),
      I1 => tmp_V_7_fu_766(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_6_fu_762(7),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_5_fu_758(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_786(7),
      I1 => tmp_V_11_fu_782(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_10_fu_778(7),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_9_fu_774(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_802(7),
      I1 => tmp_V_15_fu_798(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_14_fu_794(7),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_13_fu_790(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1202(7),
      I1 => tmp_V_115_fu_1198(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_114_fu_1194(7),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_113_fu_1190(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1218(7),
      I1 => tmp_V_119_fu_1214(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_118_fu_1210(7),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_117_fu_1206(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1234(7),
      I1 => tmp_V_123_fu_1230(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_122_fu_1226(7),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_121_fu_1222(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1250(7),
      I1 => tmp_V_127_fu_1246(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_126_fu_1242(7),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_125_fu_1238(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1138(7),
      I1 => tmp_V_99_fu_1134(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_98_fu_1130(7),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_97_fu_1126(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1154(7),
      I1 => tmp_V_103_fu_1150(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_102_fu_1146(7),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_101_fu_1142(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1170(7),
      I1 => tmp_V_107_fu_1166(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_106_fu_1162(7),
      I4 => tmp_V_105_fu_1158(7),
      I5 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1186(7),
      I1 => tmp_V_111_fu_1182(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_110_fu_1178(7),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_109_fu_1174(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1074(7),
      I1 => tmp_V_83_fu_1070(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_82_fu_1066(7),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1062(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1090(7),
      I1 => tmp_V_87_fu_1086(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_86_fu_1082(7),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1078(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1106(7),
      I1 => tmp_V_91_fu_1102(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_90_fu_1098(7),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1094(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1122(7),
      I1 => tmp_V_95_fu_1118(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_94_fu_1114(7),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1110(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_1010(7),
      I1 => tmp_V_67_fu_1006(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_66_fu_1002(7),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_65_fu_998(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1026(7),
      I1 => tmp_V_71_fu_1022(7),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_70_fu_1018(7),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_69_fu_1014(7),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(8),
      I1 => sf_1_fu_738_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(8),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5_n_1\,
      I4 => \tmp_V_287_fu_1886_reg[15]_0\(8),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1874(8),
      I1 => tmp_V_283_fu_1870(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_282_fu_1866(8),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_281_fu_1862(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1042(8),
      I1 => tmp_V_75_fu_1038(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_74_fu_1034(8),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_73_fu_1030(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1058(8),
      I1 => tmp_V_79_fu_1054(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_78_fu_1050(8),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_77_fu_1046(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1458(8),
      I1 => tmp_V_179_fu_1454(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_178_fu_1450(8),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_177_fu_1446(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1474(8),
      I1 => tmp_V_183_fu_1470(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_182_fu_1466(8),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_181_fu_1462(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1490(8),
      I1 => tmp_V_187_fu_1486(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_186_fu_1482(8),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_185_fu_1478(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1506(8),
      I1 => tmp_V_191_fu_1502(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_190_fu_1498(8),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_189_fu_1494(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1394(8),
      I1 => tmp_V_163_fu_1390(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_162_fu_1386(8),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_161_fu_1382(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1410(8),
      I1 => tmp_V_167_fu_1406(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_166_fu_1402(8),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_165_fu_1398(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1426(8),
      I1 => tmp_V_171_fu_1422(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_170_fu_1418(8),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_169_fu_1414(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1442(8),
      I1 => tmp_V_175_fu_1438(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_174_fu_1434(8),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_173_fu_1430(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1890(8),
      I1 => tmp_V_287_fu_1886(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_286_fu_1882(8),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_285_fu_1878(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1330(8),
      I1 => tmp_V_147_fu_1326(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_146_fu_1322(8),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_145_fu_1318(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1346(8),
      I1 => tmp_V_151_fu_1342(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_150_fu_1338(8),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_149_fu_1334(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1362(8),
      I1 => tmp_V_155_fu_1358(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_154_fu_1354(8),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_153_fu_1350(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1378(8),
      I1 => tmp_V_159_fu_1374(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_158_fu_1370(8),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_157_fu_1366(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1266(8),
      I1 => tmp_V_131_fu_1262(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_130_fu_1258(8),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_129_fu_1254(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1282(8),
      I1 => tmp_V_135_fu_1278(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_134_fu_1274(8),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_133_fu_1270(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1298(8),
      I1 => tmp_V_139_fu_1294(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_138_fu_1290(8),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_137_fu_1286(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1314(8),
      I1 => tmp_V_143_fu_1310(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_142_fu_1306(8),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_141_fu_1302(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1714(8),
      I1 => tmp_V_243_fu_1710(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_242_fu_1706(8),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_241_fu_1702(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1730(8),
      I1 => tmp_V_247_fu_1726(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_246_fu_1722(8),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_245_fu_1718(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1842(8),
      I1 => tmp_V_275_fu_1838(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_274_fu_1834(8),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_273_fu_1830(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1746(8),
      I1 => tmp_V_251_fu_1742(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_250_fu_1738(8),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_249_fu_1734(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1762(8),
      I1 => tmp_V_255_fu_1758(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_254_fu_1754(8),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_253_fu_1750(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1650(8),
      I1 => tmp_V_227_fu_1646(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_226_fu_1642(8),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_225_fu_1638(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1666(8),
      I1 => tmp_V_231_fu_1662(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_230_fu_1658(8),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_229_fu_1654(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1682(8),
      I1 => tmp_V_235_fu_1678(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_234_fu_1674(8),
      I4 => tmp_V_233_fu_1670(8),
      I5 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1698(8),
      I1 => tmp_V_239_fu_1694(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_238_fu_1690(8),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_237_fu_1686(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1586(8),
      I1 => tmp_V_211_fu_1582(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_210_fu_1578(8),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_209_fu_1574(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1602(8),
      I1 => tmp_V_215_fu_1598(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_214_fu_1594(8),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_213_fu_1590(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1618(8),
      I1 => tmp_V_219_fu_1614(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_218_fu_1610(8),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_217_fu_1606(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1634(8),
      I1 => tmp_V_223_fu_1630(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_222_fu_1626(8),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_221_fu_1622(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1858(8),
      I1 => tmp_V_279_fu_1854(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_278_fu_1850(8),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_277_fu_1846(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1522(8),
      I1 => tmp_V_195_fu_1518(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_194_fu_1514(8),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_193_fu_1510(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1538(8),
      I1 => tmp_V_199_fu_1534(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_198_fu_1530(8),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_197_fu_1526(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1554(8),
      I1 => tmp_V_203_fu_1550(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_202_fu_1546(8),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_201_fu_1542(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1570(8),
      I1 => tmp_V_207_fu_1566(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_206_fu_1562(8),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_205_fu_1558(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1810(8),
      I1 => tmp_V_267_fu_1806(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_266_fu_1802(8),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_265_fu_1798(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1826(8),
      I1 => tmp_V_271_fu_1822(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_270_fu_1818(8),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_269_fu_1814(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1778(8),
      I1 => tmp_V_259_fu_1774(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_258_fu_1770(8),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_257_fu_1766(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1794(8),
      I1 => tmp_V_263_fu_1790(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_262_fu_1786(8),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_261_fu_1782(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(8),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(8),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(8),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(8),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(8),
      I2 => sf_1_fu_738_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(8),
      I4 => \sf_1_fu_738_reg[3]_rep__1_n_1\,
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(8),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(8),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(8),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(8),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_946(8),
      I1 => tmp_V_51_fu_942(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_50_fu_938(8),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_934(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_962(8),
      I1 => tmp_V_55_fu_958(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_54_fu_954(8),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_950(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_978(8),
      I1 => tmp_V_59_fu_974(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_58_fu_970(8),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_966(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_994(8),
      I1 => tmp_V_63_fu_990(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_62_fu_986(8),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_982(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_882(8),
      I1 => tmp_V_35_fu_878(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_34_fu_874(8),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_33_fu_870(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_898(8),
      I1 => tmp_V_39_fu_894(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_38_fu_890(8),
      I4 => tmp_V_37_fu_886(8),
      I5 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_914(8),
      I1 => tmp_V_43_fu_910(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_42_fu_906(8),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_41_fu_902(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_930(8),
      I1 => tmp_V_47_fu_926(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_46_fu_922(8),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_45_fu_918(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_818(8),
      I1 => tmp_V_19_fu_814(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_18_fu_810(8),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_17_fu_806(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_834(8),
      I1 => tmp_V_23_fu_830(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_22_fu_826(8),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_21_fu_822(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_850(8),
      I1 => tmp_V_27_fu_846(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_26_fu_842(8),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_25_fu_838(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_866(8),
      I1 => tmp_V_31_fu_862(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_30_fu_858(8),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_29_fu_854(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_754(8),
      I1 => tmp_V_2_fu_750(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_1_fu_746(8),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_fu_742(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_770(8),
      I1 => tmp_V_7_fu_766(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_6_fu_762(8),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_5_fu_758(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_786(8),
      I1 => tmp_V_11_fu_782(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_10_fu_778(8),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_9_fu_774(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_802(8),
      I1 => tmp_V_15_fu_798(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_14_fu_794(8),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_13_fu_790(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1202(8),
      I1 => tmp_V_115_fu_1198(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_114_fu_1194(8),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_113_fu_1190(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1218(8),
      I1 => tmp_V_119_fu_1214(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_118_fu_1210(8),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_117_fu_1206(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1234(8),
      I1 => tmp_V_123_fu_1230(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_122_fu_1226(8),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_121_fu_1222(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1250(8),
      I1 => tmp_V_127_fu_1246(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_126_fu_1242(8),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_125_fu_1238(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1138(8),
      I1 => tmp_V_99_fu_1134(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_98_fu_1130(8),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_97_fu_1126(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1154(8),
      I1 => tmp_V_103_fu_1150(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_102_fu_1146(8),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_101_fu_1142(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1170(8),
      I1 => tmp_V_107_fu_1166(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_106_fu_1162(8),
      I4 => tmp_V_105_fu_1158(8),
      I5 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1186(8),
      I1 => tmp_V_111_fu_1182(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_110_fu_1178(8),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_109_fu_1174(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1074(8),
      I1 => tmp_V_83_fu_1070(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_82_fu_1066(8),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1062(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1090(8),
      I1 => tmp_V_87_fu_1086(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_86_fu_1082(8),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1078(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1106(8),
      I1 => tmp_V_91_fu_1102(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_90_fu_1098(8),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1094(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1122(8),
      I1 => tmp_V_95_fu_1118(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_94_fu_1114(8),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1110(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_1010(8),
      I1 => tmp_V_67_fu_1006(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_66_fu_1002(8),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_65_fu_998(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1026(8),
      I1 => tmp_V_71_fu_1022(8),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_70_fu_1018(8),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_69_fu_1014(8),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(8)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_8_1\(9),
      I1 => sf_1_fu_738_reg(8),
      I2 => \StreamingFCLayer_DeQ_U1/mux_8_0\(9),
      I3 => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_5_n_1\,
      I4 => \tmp_V_287_fu_1886_reg[15]_0\(9),
      O => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_284_fu_1874(9),
      I1 => tmp_V_283_fu_1870(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_282_fu_1866(9),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_281_fu_1862(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_70\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_76_fu_1042(9),
      I1 => tmp_V_75_fu_1038(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_74_fu_1034(9),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_73_fu_1030(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_18\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_80_fu_1058(9),
      I1 => tmp_V_79_fu_1054(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_78_fu_1050(9),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_77_fu_1046(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_19\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_180_fu_1458(9),
      I1 => tmp_V_179_fu_1454(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_178_fu_1450(9),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_177_fu_1446(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_44\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_184_fu_1474(9),
      I1 => tmp_V_183_fu_1470(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_182_fu_1466(9),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_181_fu_1462(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_45\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_188_fu_1490(9),
      I1 => tmp_V_187_fu_1486(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_186_fu_1482(9),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_185_fu_1478(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_46\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_192_fu_1506(9),
      I1 => tmp_V_191_fu_1502(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_190_fu_1498(9),
      I4 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I5 => tmp_V_189_fu_1494(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_47\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_164_fu_1394(9),
      I1 => tmp_V_163_fu_1390(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_162_fu_1386(9),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_161_fu_1382(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_40\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_168_fu_1410(9),
      I1 => tmp_V_167_fu_1406(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_166_fu_1402(9),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_165_fu_1398(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_41\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_172_fu_1426(9),
      I1 => tmp_V_171_fu_1422(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_170_fu_1418(9),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_169_fu_1414(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_42\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_176_fu_1442(9),
      I1 => tmp_V_175_fu_1438(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_174_fu_1434(9),
      I4 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I5 => tmp_V_173_fu_1430(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_43\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_288_fu_1890(9),
      I1 => tmp_V_287_fu_1886(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_286_fu_1882(9),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_285_fu_1878(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_71\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_148_fu_1330(9),
      I1 => tmp_V_147_fu_1326(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_146_fu_1322(9),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_145_fu_1318(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_36\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_152_fu_1346(9),
      I1 => tmp_V_151_fu_1342(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_150_fu_1338(9),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_149_fu_1334(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_37\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_156_fu_1362(9),
      I1 => tmp_V_155_fu_1358(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_154_fu_1354(9),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_153_fu_1350(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_38\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_160_fu_1378(9),
      I1 => tmp_V_159_fu_1374(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_158_fu_1370(9),
      I4 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I5 => tmp_V_157_fu_1366(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_39\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_132_fu_1266(9),
      I1 => tmp_V_131_fu_1262(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_130_fu_1258(9),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_129_fu_1254(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_32\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_136_fu_1282(9),
      I1 => tmp_V_135_fu_1278(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_134_fu_1274(9),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_133_fu_1270(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_33\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_140_fu_1298(9),
      I1 => tmp_V_139_fu_1294(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_138_fu_1290(9),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_137_fu_1286(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_34\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_144_fu_1314(9),
      I1 => tmp_V_143_fu_1310(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_142_fu_1306(9),
      I4 => sf_1_fu_738_reg(0),
      I5 => tmp_V_141_fu_1302(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_35\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_244_fu_1714(9),
      I1 => tmp_V_243_fu_1710(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_242_fu_1706(9),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_241_fu_1702(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_60\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_248_fu_1730(9),
      I1 => tmp_V_247_fu_1726(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_246_fu_1722(9),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_245_fu_1718(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_61\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_276_fu_1842(9),
      I1 => tmp_V_275_fu_1838(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_274_fu_1834(9),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_273_fu_1830(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_68\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_252_fu_1746(9),
      I1 => tmp_V_251_fu_1742(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_250_fu_1738(9),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_249_fu_1734(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_62\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_256_fu_1762(9),
      I1 => tmp_V_255_fu_1758(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_254_fu_1754(9),
      I4 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I5 => tmp_V_253_fu_1750(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_63\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_228_fu_1650(9),
      I1 => tmp_V_227_fu_1646(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_226_fu_1642(9),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_225_fu_1638(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_56\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_232_fu_1666(9),
      I1 => tmp_V_231_fu_1662(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_230_fu_1658(9),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_229_fu_1654(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_57\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_236_fu_1682(9),
      I1 => tmp_V_235_fu_1678(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_234_fu_1674(9),
      I4 => tmp_V_233_fu_1670(9),
      I5 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_58\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_240_fu_1698(9),
      I1 => tmp_V_239_fu_1694(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_238_fu_1690(9),
      I4 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I5 => tmp_V_237_fu_1686(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_59\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_212_fu_1586(9),
      I1 => tmp_V_211_fu_1582(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_210_fu_1578(9),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_209_fu_1574(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_52\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_216_fu_1602(9),
      I1 => tmp_V_215_fu_1598(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_214_fu_1594(9),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_213_fu_1590(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_53\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_220_fu_1618(9),
      I1 => tmp_V_219_fu_1614(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_218_fu_1610(9),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_217_fu_1606(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_54\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_224_fu_1634(9),
      I1 => tmp_V_223_fu_1630(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_222_fu_1626(9),
      I4 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I5 => tmp_V_221_fu_1622(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_55\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_280_fu_1858(9),
      I1 => tmp_V_279_fu_1854(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_278_fu_1850(9),
      I4 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I5 => tmp_V_277_fu_1846(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_69\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_196_fu_1522(9),
      I1 => tmp_V_195_fu_1518(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_194_fu_1514(9),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_193_fu_1510(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_48\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_200_fu_1538(9),
      I1 => tmp_V_199_fu_1534(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_198_fu_1530(9),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_197_fu_1526(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_49\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_204_fu_1554(9),
      I1 => tmp_V_203_fu_1550(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_202_fu_1546(9),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_201_fu_1542(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_50\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_208_fu_1570(9),
      I1 => tmp_V_207_fu_1566(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_206_fu_1562(9),
      I4 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I5 => tmp_V_205_fu_1558(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_51\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_268_fu_1810(9),
      I1 => tmp_V_267_fu_1806(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_266_fu_1802(9),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_265_fu_1798(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_66\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_272_fu_1826(9),
      I1 => tmp_V_271_fu_1822(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_270_fu_1818(9),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_269_fu_1814(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_67\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_260_fu_1778(9),
      I1 => tmp_V_259_fu_1774(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_258_fu_1770(9),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_257_fu_1766(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_64\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_264_fu_1794(9),
      I1 => tmp_V_263_fu_1790(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_262_fu_1786(9),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => tmp_V_261_fu_1782(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_65\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_3\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_2\(9),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_1\(9),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_0\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_6_0\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_7\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_6\(9),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_5\(9),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_4\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_6_1\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_35\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_34\(9),
      I2 => sf_1_fu_738_reg(4),
      I3 => \StreamingFCLayer_DeQ_U1/mux_3_33\(9),
      I4 => \sf_1_fu_738_reg[3]_rep__1_n_1\,
      I5 => \StreamingFCLayer_DeQ_U1/mux_3_32\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_8_1\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_11\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_10\(9),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_9\(9),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_8\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_6_2\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_4_15\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_4_14\(9),
      I2 => sf_1_fu_738_reg(5),
      I3 => \StreamingFCLayer_DeQ_U1/mux_4_13\(9),
      I4 => sf_1_fu_738_reg(4),
      I5 => \StreamingFCLayer_DeQ_U1/mux_4_12\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_6_3\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_52_fu_946(9),
      I1 => tmp_V_51_fu_942(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_50_fu_938(9),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_49_fu_934(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_12\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_56_fu_962(9),
      I1 => tmp_V_55_fu_958(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_54_fu_954(9),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_53_fu_950(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_13\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_60_fu_978(9),
      I1 => tmp_V_59_fu_974(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_58_fu_970(9),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_57_fu_966(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_14\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_64_fu_994(9),
      I1 => tmp_V_63_fu_990(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_62_fu_986(9),
      I4 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I5 => tmp_V_61_fu_982(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_15\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_36_fu_882(9),
      I1 => tmp_V_35_fu_878(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_34_fu_874(9),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_33_fu_870(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_8\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_40_fu_898(9),
      I1 => tmp_V_39_fu_894(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_38_fu_890(9),
      I4 => tmp_V_37_fu_886(9),
      I5 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_9\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_44_fu_914(9),
      I1 => tmp_V_43_fu_910(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_42_fu_906(9),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_41_fu_902(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_10\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_48_fu_930(9),
      I1 => tmp_V_47_fu_926(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_46_fu_922(9),
      I4 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I5 => tmp_V_45_fu_918(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_11\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_20_fu_818(9),
      I1 => tmp_V_19_fu_814(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_18_fu_810(9),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_17_fu_806(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_4\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_24_fu_834(9),
      I1 => tmp_V_23_fu_830(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_22_fu_826(9),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_21_fu_822(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_5\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_28_fu_850(9),
      I1 => tmp_V_27_fu_846(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_26_fu_842(9),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_25_fu_838(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_6\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_32_fu_866(9),
      I1 => tmp_V_31_fu_862(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_30_fu_858(9),
      I4 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I5 => tmp_V_29_fu_854(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_7\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_4_fu_754(9),
      I1 => tmp_V_2_fu_750(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_1_fu_746(9),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_fu_742(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_0\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_8_fu_770(9),
      I1 => tmp_V_7_fu_766(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_6_fu_762(9),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_5_fu_758(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_1\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_12_fu_786(9),
      I1 => tmp_V_11_fu_782(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_10_fu_778(9),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_9_fu_774(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_2\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_16_fu_802(9),
      I1 => tmp_V_15_fu_798(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_14_fu_794(9),
      I4 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I5 => tmp_V_13_fu_790(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_3\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_116_fu_1202(9),
      I1 => tmp_V_115_fu_1198(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_114_fu_1194(9),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_113_fu_1190(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_28\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_120_fu_1218(9),
      I1 => tmp_V_119_fu_1214(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_118_fu_1210(9),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_117_fu_1206(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_29\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_124_fu_1234(9),
      I1 => tmp_V_123_fu_1230(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_122_fu_1226(9),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_121_fu_1222(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_30\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_128_fu_1250(9),
      I1 => tmp_V_127_fu_1246(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_126_fu_1242(9),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I5 => tmp_V_125_fu_1238(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_31\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_100_fu_1138(9),
      I1 => tmp_V_99_fu_1134(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_98_fu_1130(9),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_97_fu_1126(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_24\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_104_fu_1154(9),
      I1 => tmp_V_103_fu_1150(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_102_fu_1146(9),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_101_fu_1142(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_25\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => tmp_V_108_fu_1170(9),
      I1 => tmp_V_107_fu_1166(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_106_fu_1162(9),
      I4 => tmp_V_105_fu_1158(9),
      I5 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      O => \StreamingFCLayer_DeQ_U1/mux_2_26\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_112_fu_1186(9),
      I1 => tmp_V_111_fu_1182(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_110_fu_1178(9),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => tmp_V_109_fu_1174(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_27\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_84_fu_1074(9),
      I1 => tmp_V_83_fu_1070(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_82_fu_1066(9),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_81_fu_1062(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_20\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_88_fu_1090(9),
      I1 => tmp_V_87_fu_1086(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_86_fu_1082(9),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_85_fu_1078(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_21\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_92_fu_1106(9),
      I1 => tmp_V_91_fu_1102(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_90_fu_1098(9),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_89_fu_1094(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_22\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_96_fu_1122(9),
      I1 => tmp_V_95_fu_1118(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_94_fu_1114(9),
      I4 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I5 => tmp_V_93_fu_1110(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_23\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_68_fu_1010(9),
      I1 => tmp_V_67_fu_1006(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_66_fu_1002(9),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_65_fu_998(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_16\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_72_fu_1026(9),
      I1 => tmp_V_71_fu_1022(9),
      I2 => sf_1_fu_738_reg(1),
      I3 => tmp_V_70_fu_1018(9),
      I4 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I5 => tmp_V_69_fu_1014(9),
      O => \StreamingFCLayer_DeQ_U1/mux_2_17\(9)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[0]_i_1_n_1\,
      Q => sext_ln215_1_fu_5910_p1(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(0),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(0),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(0),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(0),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(0),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(0),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(0),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(0),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(0),
      S => sf_1_fu_738_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(0),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(0),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(0),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(0),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(0),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(0),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(0),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(0),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(0),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(0),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(0),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(0),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(0),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[10]_i_1_n_1\,
      Q => sext_ln215_5_fu_5960_p1(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(10),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(10),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(10),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(10),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(10),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(10),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(10),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(10),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(10),
      S => sf_1_fu_738_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(10),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(10),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(10),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(10),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(10),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(10),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(10),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(10),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(10),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(10),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[10]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(10),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(10),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(10),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[11]_i_1_n_1\,
      Q => sext_ln215_5_fu_5960_p1(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(11),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(11),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(11),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(11),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(11),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(11),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(11),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(11),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(11),
      S => sf_1_fu_738_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(11),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(11),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(11),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(11),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(11),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(11),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(11),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(11),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(11),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(11),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[11]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(11),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(11),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(11),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[12]_i_1_n_1\,
      Q => sext_ln215_7_fu_5987_p1(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(12),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(12),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(12),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(12),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(12),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(12),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(12),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(12),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(12),
      S => sf_1_fu_738_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(12),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(12),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(12),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(12),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(12),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(12),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(12),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(12),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(12),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(12),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[12]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(12),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(12),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(12),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[13]_i_1_n_1\,
      Q => sext_ln215_7_fu_5987_p1(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(13),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(13),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(13),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(13),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(13),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(13),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(13),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(13),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(13),
      S => sf_1_fu_738_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(13),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(13),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(13),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(13),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(13),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(13),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(13),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(13),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(13),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(13),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[13]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(13),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(13),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(13),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[14]_i_1_n_1\,
      Q => sext_ln215_7_fu_5987_p1(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(14),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(14),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(14),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(14),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(14),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(14),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(14),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(14),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(14),
      S => sf_1_fu_738_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(14),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(14),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(14),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(14),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(14),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(14),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(14),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(14),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(14),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(14),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[14]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(14),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(14),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(14),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[15]_i_2_n_1\,
      Q => sext_ln215_7_fu_5987_p1(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(15),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(15),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(15),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(15),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(15),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(15),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(15),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(15),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(15),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(15),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(15),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(15),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(15),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(15),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(15),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(15),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_38\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(15),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_39\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(15),
      S => \sf_1_fu_738_reg[3]_rep__1_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(15),
      S => sf_1_fu_738_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_70\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_71\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[15]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(15),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(15),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(15),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[1]_i_1_n_1\,
      Q => sext_ln215_1_fu_5910_p1(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(1),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(1),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(1),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(1),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(1),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(1),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(1),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(1),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(1),
      S => sf_1_fu_738_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(1),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(1),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(1),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(1),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(1),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(1),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(1),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(1),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(1),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(1),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(1),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(1),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(1),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[2]_i_1_n_1\,
      Q => sext_ln215_1_fu_5910_p1(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(2),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(2),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(2),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(2),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(2),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(2),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(2),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(2),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(2),
      S => sf_1_fu_738_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(2),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(2),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(2),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(2),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(2),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(2),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(2),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(2),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(2),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(2),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(2),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(2),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(2),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[3]_i_1_n_1\,
      Q => sext_ln215_1_fu_5910_p1(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(3),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(3),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(3),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(3),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(3),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(3),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(3),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(3),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(3),
      S => sf_1_fu_738_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(3),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(3),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(3),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(3),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(3),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(3),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(3),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(3),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(3),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(3),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(3),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(3),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(3),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[4]_i_1_n_1\,
      Q => sext_ln215_3_fu_5937_p1(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(4),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(4),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(4),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(4),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(4),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(4),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(4),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(4),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(4),
      S => sf_1_fu_738_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(4),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(4),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(4),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(4),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(4),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(4),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(4),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(4),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(4),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(4),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(4),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(4),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(4),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[5]_i_1_n_1\,
      Q => sext_ln215_3_fu_5937_p1(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(5),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(5),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(5),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(5),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(5),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(5),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(5),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(5),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(5),
      S => sf_1_fu_738_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(5),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(5),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(5),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(5),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(5),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(5),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(5),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(5),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(5),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(5),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(5),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(5),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(5),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[6]_i_1_n_1\,
      Q => sext_ln215_3_fu_5937_p1(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(6),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(6),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(6),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(6),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(6),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(6),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(6),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(6),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(6),
      S => sf_1_fu_738_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(6),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(6),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(6),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(6),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(6),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(6),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(6),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(6),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(6),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(6),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(6),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(6),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(6),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[7]_i_1_n_1\,
      Q => sext_ln215_3_fu_5937_p1(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(7),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(7),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(7),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(7),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(7),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(7),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(7),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(7),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(7),
      S => sf_1_fu_738_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(7),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(7),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(7),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(7),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(7),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(7),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(7),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(7),
      S => sf_1_fu_738_reg(3)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(7),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(7),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(7),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(7),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(7),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[8]_i_1_n_1\,
      Q => sext_ln215_5_fu_5960_p1(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(8),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(8),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(8),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(8),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(8),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(8),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(8),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(8),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(8),
      S => sf_1_fu_738_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(8),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(8),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(8),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(8),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(8),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(8),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(8),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(8),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(8),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(8),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(8),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(8),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(8),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292[9]_i_1_n_1\,
      Q => sext_ln215_5_fu_5960_p1(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_6\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_7\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_4_3\(9),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_23\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_4\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_5\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_4_2\(9),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_24\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_2\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_3\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_4_1\(9),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_0\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_1\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_4_0\(9),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_14\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_15\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_4_7\(9),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_27\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_12\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_13\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_4_6\(9),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_10\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_11\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_4_5\(9),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_8\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_9\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_4_4\(9),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_7_0\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_7_1\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_8_0\(9),
      S => sf_1_fu_738_reg(7)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_22\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_23\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_4_11\(9),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_20\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_21\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_4_10\(9),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_32\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_18\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_19\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_4_9\(9),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_33\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_16\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_17\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_4_8\(9),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_34\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_30\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_31\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_4_15\(9),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_35\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_28\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_29\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_4_14\(9),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_36\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_26\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_27\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_4_13\(9),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_37\: unisim.vcomponents.MUXF8
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_3_24\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_3_25\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_4_12\(9),
      S => \sf_1_fu_738_reg[3]_rep__0_n_1\
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_12\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_13\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_6\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_14\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_15\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_7\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_70\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_71\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_35\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_8\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_9\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_4\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_10\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_11\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_5\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_4\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_5\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_2\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_6\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_7\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_3\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_0\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_1\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_0\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_2\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_3\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_1\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_28\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_29\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_14\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_30\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_31\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_15\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_24\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_25\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_12\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_26\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_27\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_13\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_68\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_69\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_34\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_20\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_21\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_10\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_22\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_23\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_11\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_16\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_17\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_8\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_18\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_19\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_9\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_44\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_45\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_22\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_55\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_46\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_47\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_23\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_56\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_40\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_41\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_20\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_57\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_42\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_43\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_21\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_36\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_37\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_18\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_59\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_38\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_39\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_19\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_66\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_67\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_33\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_60\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_32\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_33\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_16\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_61\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_34\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_35\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_17\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_60\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_61\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_30\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_62\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_63\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_31\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_56\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_57\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_28\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_58\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_59\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_29\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_52\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_53\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_26\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_54\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_55\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_27\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_48\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_49\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_24\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_50\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_51\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_25\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_2_64\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_2_65\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_3_32\(9),
      S => sf_1_fu_738_reg(2)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_0\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_1\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_7_0\(9),
      S => sf_1_fu_738_reg(6)
    );
\ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[9]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \StreamingFCLayer_DeQ_U1/mux_6_2\(9),
      I1 => \StreamingFCLayer_DeQ_U1/mux_6_3\(9),
      O => \StreamingFCLayer_DeQ_U1/mux_7_1\(9),
      S => sf_1_fu_738_reg(6)
    );
\count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln289_reg_8972_pp0_iter2_reg,
      I1 => ap_enable_reg_pp0_iter3_reg_n_1,
      O => \icmp_ln289_reg_8972_pp0_iter2_reg_reg[0]_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => out_V_V_TREADY,
      I1 => \count_reg[1]\,
      I2 => \count_reg[1]_0\,
      I3 => \^odata_reg[16]\,
      I4 => icmp_ln289_reg_8972_pp0_iter2_reg,
      I5 => ap_enable_reg_pp0_iter3_reg_n_1,
      O => out_V_V_TREADY_0
    );
grp_Matrix_Vector_Activa_fu_84_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => grp_Matrix_Vector_Activa_fu_84_ap_ready,
      I2 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      O => \ap_CS_fsm_reg[1]_0\
    );
\i_0_reg_2281[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      O => i_0_reg_2281
    );
\i_0_reg_2281[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_reg_2281_reg(0),
      O => \i_0_reg_2281[0]_i_3_n_1\
    );
\i_0_reg_2281_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[0]_i_2_n_8\,
      Q => i_0_reg_2281_reg(0),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_0_reg_2281_reg[0]_i_2_n_1\,
      CO(2) => \i_0_reg_2281_reg[0]_i_2_n_2\,
      CO(1) => \i_0_reg_2281_reg[0]_i_2_n_3\,
      CO(0) => \i_0_reg_2281_reg[0]_i_2_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_0_reg_2281_reg[0]_i_2_n_5\,
      O(2) => \i_0_reg_2281_reg[0]_i_2_n_6\,
      O(1) => \i_0_reg_2281_reg[0]_i_2_n_7\,
      O(0) => \i_0_reg_2281_reg[0]_i_2_n_8\,
      S(3 downto 1) => i_0_reg_2281_reg(3 downto 1),
      S(0) => \i_0_reg_2281[0]_i_3_n_1\
    );
\i_0_reg_2281_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[8]_i_1_n_6\,
      Q => i_0_reg_2281_reg(10),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[8]_i_1_n_5\,
      Q => i_0_reg_2281_reg(11),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[12]_i_1_n_8\,
      Q => i_0_reg_2281_reg(12),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_2281_reg[8]_i_1_n_1\,
      CO(3) => \i_0_reg_2281_reg[12]_i_1_n_1\,
      CO(2) => \i_0_reg_2281_reg[12]_i_1_n_2\,
      CO(1) => \i_0_reg_2281_reg[12]_i_1_n_3\,
      CO(0) => \i_0_reg_2281_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_2281_reg[12]_i_1_n_5\,
      O(2) => \i_0_reg_2281_reg[12]_i_1_n_6\,
      O(1) => \i_0_reg_2281_reg[12]_i_1_n_7\,
      O(0) => \i_0_reg_2281_reg[12]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_2281_reg(15 downto 12)
    );
\i_0_reg_2281_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[12]_i_1_n_7\,
      Q => i_0_reg_2281_reg(13),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[12]_i_1_n_6\,
      Q => i_0_reg_2281_reg(14),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[12]_i_1_n_5\,
      Q => i_0_reg_2281_reg(15),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[16]_i_1_n_8\,
      Q => i_0_reg_2281_reg(16),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_2281_reg[12]_i_1_n_1\,
      CO(3) => \i_0_reg_2281_reg[16]_i_1_n_1\,
      CO(2) => \i_0_reg_2281_reg[16]_i_1_n_2\,
      CO(1) => \i_0_reg_2281_reg[16]_i_1_n_3\,
      CO(0) => \i_0_reg_2281_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_2281_reg[16]_i_1_n_5\,
      O(2) => \i_0_reg_2281_reg[16]_i_1_n_6\,
      O(1) => \i_0_reg_2281_reg[16]_i_1_n_7\,
      O(0) => \i_0_reg_2281_reg[16]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_2281_reg(19 downto 16)
    );
\i_0_reg_2281_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[16]_i_1_n_7\,
      Q => i_0_reg_2281_reg(17),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[16]_i_1_n_6\,
      Q => i_0_reg_2281_reg(18),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[16]_i_1_n_5\,
      Q => i_0_reg_2281_reg(19),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[0]_i_2_n_7\,
      Q => i_0_reg_2281_reg(1),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[20]_i_1_n_8\,
      Q => i_0_reg_2281_reg(20),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_2281_reg[16]_i_1_n_1\,
      CO(3 downto 0) => \NLW_i_0_reg_2281_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_i_0_reg_2281_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \i_0_reg_2281_reg[20]_i_1_n_8\,
      S(3 downto 1) => B"000",
      S(0) => i_0_reg_2281_reg(20)
    );
\i_0_reg_2281_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[0]_i_2_n_6\,
      Q => i_0_reg_2281_reg(2),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[0]_i_2_n_5\,
      Q => i_0_reg_2281_reg(3),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[4]_i_1_n_8\,
      Q => i_0_reg_2281_reg(4),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_2281_reg[0]_i_2_n_1\,
      CO(3) => \i_0_reg_2281_reg[4]_i_1_n_1\,
      CO(2) => \i_0_reg_2281_reg[4]_i_1_n_2\,
      CO(1) => \i_0_reg_2281_reg[4]_i_1_n_3\,
      CO(0) => \i_0_reg_2281_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_2281_reg[4]_i_1_n_5\,
      O(2) => \i_0_reg_2281_reg[4]_i_1_n_6\,
      O(1) => \i_0_reg_2281_reg[4]_i_1_n_7\,
      O(0) => \i_0_reg_2281_reg[4]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_2281_reg(7 downto 4)
    );
\i_0_reg_2281_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[4]_i_1_n_7\,
      Q => i_0_reg_2281_reg(5),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[4]_i_1_n_6\,
      Q => i_0_reg_2281_reg(6),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[4]_i_1_n_5\,
      Q => i_0_reg_2281_reg(7),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[8]_i_1_n_8\,
      Q => i_0_reg_2281_reg(8),
      R => i_0_reg_2281
    );
\i_0_reg_2281_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_0_reg_2281_reg[4]_i_1_n_1\,
      CO(3) => \i_0_reg_2281_reg[8]_i_1_n_1\,
      CO(2) => \i_0_reg_2281_reg[8]_i_1_n_2\,
      CO(1) => \i_0_reg_2281_reg[8]_i_1_n_3\,
      CO(0) => \i_0_reg_2281_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_0_reg_2281_reg[8]_i_1_n_5\,
      O(2) => \i_0_reg_2281_reg[8]_i_1_n_6\,
      O(1) => \i_0_reg_2281_reg[8]_i_1_n_7\,
      O(0) => \i_0_reg_2281_reg[8]_i_1_n_8\,
      S(3 downto 0) => i_0_reg_2281_reg(11 downto 8)
    );
\i_0_reg_2281_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      D => \i_0_reg_2281_reg[8]_i_1_n_7\,
      Q => i_0_reg_2281_reg(9),
      R => i_0_reg_2281
    );
\icmp_ln271_reg_8926[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0003AAAA"
    )
        port map (
      I0 => \icmp_ln271_reg_8926_reg_n_1_[0]\,
      I1 => \icmp_ln271_reg_8926[0]_i_2_n_1\,
      I2 => \icmp_ln271_reg_8926[0]_i_3_n_1\,
      I3 => \icmp_ln271_reg_8926[0]_i_4_n_1\,
      I4 => icmp_ln271_reg_89260,
      O => \icmp_ln271_reg_8926[0]_i_1_n_1\
    );
\icmp_ln271_reg_8926[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \icmp_ln271_reg_8926[0]_i_5_n_1\,
      I1 => \sf_1_fu_738_reg__0\(26),
      I2 => sf_1_fu_738_reg(3),
      I3 => \sf_1_fu_738_reg__0\(17),
      I4 => \sf_1_fu_738_reg__0\(30),
      I5 => \icmp_ln271_reg_8926[0]_i_6_n_1\,
      O => \icmp_ln271_reg_8926[0]_i_2_n_1\
    );
\icmp_ln271_reg_8926[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln271_reg_8926[0]_i_7_n_1\,
      I1 => \sf_1_fu_738_reg__0\(14),
      I2 => \sf_1_fu_738_reg__0\(9),
      I3 => \sf_1_fu_738_reg__0\(24),
      I4 => \sf_1_fu_738_reg__0\(23),
      I5 => \icmp_ln271_reg_8926[0]_i_8_n_1\,
      O => \icmp_ln271_reg_8926[0]_i_3_n_1\
    );
\icmp_ln271_reg_8926[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_1_fu_738_reg(5),
      I1 => sf_1_fu_738_reg(4),
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(7),
      I4 => sf_1_fu_738_reg(8),
      O => \icmp_ln271_reg_8926[0]_i_4_n_1\
    );
\icmp_ln271_reg_8926[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sf_1_fu_738_reg__0\(20),
      I1 => \sf_1_fu_738_reg__0\(28),
      I2 => \sf_1_fu_738_reg__0\(21),
      I3 => \sf_1_fu_738_reg__0\(19),
      O => \icmp_ln271_reg_8926[0]_i_5_n_1\
    );
\icmp_ln271_reg_8926[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => sf_1_fu_738_reg(2),
      O => \icmp_ln271_reg_8926[0]_i_6_n_1\
    );
\icmp_ln271_reg_8926[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sf_1_fu_738_reg__0\(29),
      I1 => \sf_1_fu_738_reg__0\(12),
      I2 => \sf_1_fu_738_reg__0\(22),
      I3 => \sf_1_fu_738_reg__0\(10),
      O => \icmp_ln271_reg_8926[0]_i_7_n_1\
    );
\icmp_ln271_reg_8926[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sf_1_fu_738_reg__0\(18),
      I1 => \sf_1_fu_738_reg__0\(16),
      I2 => \sf_1_fu_738_reg__0\(15),
      I3 => \sf_1_fu_738_reg__0\(13),
      I4 => \icmp_ln271_reg_8926[0]_i_9_n_1\,
      O => \icmp_ln271_reg_8926[0]_i_8_n_1\
    );
\icmp_ln271_reg_8926[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sf_1_fu_738_reg__0\(25),
      I1 => \sf_1_fu_738_reg__0\(31),
      I2 => \sf_1_fu_738_reg__0\(11),
      I3 => \sf_1_fu_738_reg__0\(27),
      O => \icmp_ln271_reg_8926[0]_i_9_n_1\
    );
\icmp_ln271_reg_8926_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => \icmp_ln271_reg_8926_reg_n_1_[0]\,
      Q => icmp_ln271_reg_8926_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln271_reg_8926_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln271_reg_8926[0]_i_1_n_1\,
      Q => \icmp_ln271_reg_8926_reg_n_1_[0]\,
      R => '0'
    );
\icmp_ln289_reg_8972[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055554440"
    )
        port map (
      I0 => threshs_m_thresholds_4_U_n_5,
      I1 => \p_Result_1_1_1_reg_8957_reg[0]_0\(32),
      I2 => \p_Result_1_1_1_reg_8957_reg[0]_1\(16),
      I3 => threshs_m_thresholds_4_U_n_4,
      I4 => threshs_m_thresholds_4_U_n_3,
      I5 => \icmp_ln289_reg_8972[0]_i_6_n_1\,
      O => icmp_ln271_reg_89260
    );
\icmp_ln289_reg_8972[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => sf_fu_5886_p2(15),
      I1 => sf_fu_5886_p2(8),
      I2 => sf_fu_5886_p2(17),
      I3 => sf_fu_5886_p2(31),
      I4 => \icmp_ln289_reg_8972[0]_i_28_n_1\,
      O => \icmp_ln289_reg_8972[0]_i_10_n_1\
    );
\icmp_ln289_reg_8972[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \icmp_ln289_reg_8972[0]_i_7_n_1\,
      I1 => \icmp_ln289_reg_8972[0]_i_8_n_1\,
      I2 => \icmp_ln289_reg_8972[0]_i_9_n_1\,
      I3 => \icmp_ln289_reg_8972[0]_i_10_n_1\,
      O => icmp_ln289_fu_5892_p2
    );
\icmp_ln289_reg_8972[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I1 => sf_fu_5886_p2(25),
      I2 => sf_fu_5886_p2(5),
      I3 => sf_fu_5886_p2(6),
      O => \icmp_ln289_reg_8972[0]_i_20_n_1\
    );
\icmp_ln289_reg_8972[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_5886_p2(21),
      I1 => sf_fu_5886_p2(29),
      I2 => sf_fu_5886_p2(12),
      I3 => sf_fu_5886_p2(2),
      O => \icmp_ln289_reg_8972[0]_i_23_n_1\
    );
\icmp_ln289_reg_8972[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_5886_p2(16),
      I1 => sf_fu_5886_p2(24),
      I2 => sf_fu_5886_p2(23),
      I3 => sf_fu_5886_p2(18),
      O => \icmp_ln289_reg_8972[0]_i_25_n_1\
    );
\icmp_ln289_reg_8972[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_5886_p2(4),
      I1 => sf_fu_5886_p2(30),
      I2 => sf_fu_5886_p2(7),
      I3 => sf_fu_5886_p2(14),
      O => \icmp_ln289_reg_8972[0]_i_28_n_1\
    );
\icmp_ln289_reg_8972[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => threshs_m_thresholds_4_U_n_6,
      I1 => ap_CS_fsm_pp0_stage0,
      O => \icmp_ln289_reg_8972[0]_i_6_n_1\
    );
\icmp_ln289_reg_8972[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_fu_5886_p2(20),
      I1 => sf_fu_5886_p2(27),
      I2 => sf_fu_5886_p2(11),
      I3 => sf_fu_5886_p2(10),
      I4 => \icmp_ln289_reg_8972[0]_i_20_n_1\,
      O => \icmp_ln289_reg_8972[0]_i_7_n_1\
    );
\icmp_ln289_reg_8972[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sf_fu_5886_p2(9),
      I1 => sf_fu_5886_p2(19),
      I2 => sf_fu_5886_p2(22),
      I3 => sf_fu_5886_p2(13),
      I4 => \icmp_ln289_reg_8972[0]_i_23_n_1\,
      O => \icmp_ln289_reg_8972[0]_i_8_n_1\
    );
\icmp_ln289_reg_8972[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_fu_5886_p2(26),
      I1 => sf_fu_5886_p2(28),
      I2 => sf_fu_5886_p2(3),
      I3 => sf_fu_5886_p2(1),
      I4 => \icmp_ln289_reg_8972[0]_i_25_n_1\,
      O => \icmp_ln289_reg_8972[0]_i_9_n_1\
    );
\icmp_ln289_reg_8972_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \^odata_reg[16]\,
      O => add_ln700_2_reg_89810
    );
\icmp_ln289_reg_8972_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => icmp_ln289_reg_8972,
      Q => icmp_ln289_reg_8972_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln289_reg_8972_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => icmp_ln289_reg_8972_pp0_iter1_reg,
      I1 => \^odata_reg[16]\,
      I2 => icmp_ln289_reg_8972_pp0_iter2_reg,
      O => \icmp_ln289_reg_8972_pp0_iter2_reg[0]_i_1_n_1\
    );
\icmp_ln289_reg_8972_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln289_reg_8972_pp0_iter2_reg[0]_i_1_n_1\,
      Q => icmp_ln289_reg_8972_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln289_reg_8972_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => icmp_ln289_fu_5892_p2,
      Q => icmp_ln289_reg_8972,
      R => '0'
    );
\icmp_ln289_reg_8972_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_8972_reg[0]_i_22_n_1\,
      CO(3) => \icmp_ln289_reg_8972_reg[0]_i_17_n_1\,
      CO(2) => \icmp_ln289_reg_8972_reg[0]_i_17_n_2\,
      CO(1) => \icmp_ln289_reg_8972_reg[0]_i_17_n_3\,
      CO(0) => \icmp_ln289_reg_8972_reg[0]_i_17_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_5886_p2(20 downto 17),
      S(3 downto 0) => \sf_1_fu_738_reg__0\(20 downto 17)
    );
\icmp_ln289_reg_8972_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_8972_reg[0]_i_21_n_1\,
      CO(3) => \icmp_ln289_reg_8972_reg[0]_i_18_n_1\,
      CO(2) => \icmp_ln289_reg_8972_reg[0]_i_18_n_2\,
      CO(1) => \icmp_ln289_reg_8972_reg[0]_i_18_n_3\,
      CO(0) => \icmp_ln289_reg_8972_reg[0]_i_18_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_5886_p2(28 downto 25),
      S(3 downto 0) => \sf_1_fu_738_reg__0\(28 downto 25)
    );
\icmp_ln289_reg_8972_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_8972_reg[0]_i_26_n_1\,
      CO(3) => \icmp_ln289_reg_8972_reg[0]_i_19_n_1\,
      CO(2) => \icmp_ln289_reg_8972_reg[0]_i_19_n_2\,
      CO(1) => \icmp_ln289_reg_8972_reg[0]_i_19_n_3\,
      CO(0) => \icmp_ln289_reg_8972_reg[0]_i_19_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_5886_p2(12 downto 9),
      S(3 downto 0) => \sf_1_fu_738_reg__0\(12 downto 9)
    );
\icmp_ln289_reg_8972_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_8972_reg[0]_i_17_n_1\,
      CO(3) => \icmp_ln289_reg_8972_reg[0]_i_21_n_1\,
      CO(2) => \icmp_ln289_reg_8972_reg[0]_i_21_n_2\,
      CO(1) => \icmp_ln289_reg_8972_reg[0]_i_21_n_3\,
      CO(0) => \icmp_ln289_reg_8972_reg[0]_i_21_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_5886_p2(24 downto 21),
      S(3 downto 0) => \sf_1_fu_738_reg__0\(24 downto 21)
    );
\icmp_ln289_reg_8972_reg[0]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_8972_reg[0]_i_19_n_1\,
      CO(3) => \icmp_ln289_reg_8972_reg[0]_i_22_n_1\,
      CO(2) => \icmp_ln289_reg_8972_reg[0]_i_22_n_2\,
      CO(1) => \icmp_ln289_reg_8972_reg[0]_i_22_n_3\,
      CO(0) => \icmp_ln289_reg_8972_reg[0]_i_22_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_5886_p2(16 downto 13),
      S(3 downto 0) => \sf_1_fu_738_reg__0\(16 downto 13)
    );
\icmp_ln289_reg_8972_reg[0]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln289_reg_8972_reg[0]_i_24_n_1\,
      CO(2) => \icmp_ln289_reg_8972_reg[0]_i_24_n_2\,
      CO(1) => \icmp_ln289_reg_8972_reg[0]_i_24_n_3\,
      CO(0) => \icmp_ln289_reg_8972_reg[0]_i_24_n_4\,
      CYINIT => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_5886_p2(4 downto 1),
      S(3) => sf_1_fu_738_reg(4),
      S(2) => \sf_1_fu_738_reg[3]_rep_n_1\,
      S(1 downto 0) => sf_1_fu_738_reg(2 downto 1)
    );
\icmp_ln289_reg_8972_reg[0]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_8972_reg[0]_i_24_n_1\,
      CO(3) => \icmp_ln289_reg_8972_reg[0]_i_26_n_1\,
      CO(2) => \icmp_ln289_reg_8972_reg[0]_i_26_n_2\,
      CO(1) => \icmp_ln289_reg_8972_reg[0]_i_26_n_3\,
      CO(0) => \icmp_ln289_reg_8972_reg[0]_i_26_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_fu_5886_p2(8 downto 5),
      S(3 downto 0) => sf_1_fu_738_reg(8 downto 5)
    );
\icmp_ln289_reg_8972_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln289_reg_8972_reg[0]_i_18_n_1\,
      CO(3 downto 2) => \NLW_icmp_ln289_reg_8972_reg[0]_i_27_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \icmp_ln289_reg_8972_reg[0]_i_27_n_3\,
      CO(0) => \icmp_ln289_reg_8972_reg[0]_i_27_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_icmp_ln289_reg_8972_reg[0]_i_27_O_UNCONNECTED\(3),
      O(2 downto 0) => sf_fu_5886_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \sf_1_fu_738_reg__0\(31 downto 29)
    );
\icmp_ln899_10_reg_9186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_10_fu_6277_p2,
      Q => icmp_ln899_10_reg_9186,
      R => '0'
    );
\icmp_ln899_11_reg_9191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_11_fu_6283_p2,
      Q => icmp_ln899_11_reg_9191,
      R => '0'
    );
\icmp_ln899_12_reg_9196_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_12_fu_6289_p2,
      Q => icmp_ln899_12_reg_9196,
      R => '0'
    );
\icmp_ln899_13_reg_9201_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_13_fu_6295_p2,
      Q => icmp_ln899_13_reg_9201,
      R => '0'
    );
\icmp_ln899_14_reg_9206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_14_fu_6301_p2,
      Q => icmp_ln899_14_reg_9206,
      R => '0'
    );
\icmp_ln899_15_reg_9211_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_15_fu_6307_p2,
      Q => icmp_ln899_15_reg_9211,
      R => '0'
    );
\icmp_ln899_16_reg_9216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_16_fu_6313_p2,
      Q => icmp_ln899_16_reg_9216,
      R => '0'
    );
\icmp_ln899_17_reg_9221_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_17_fu_6319_p2,
      Q => icmp_ln899_17_reg_9221,
      R => '0'
    );
\icmp_ln899_18_reg_9226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_18_fu_6325_p2,
      Q => icmp_ln899_18_reg_9226,
      R => '0'
    );
\icmp_ln899_19_reg_9231_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_19_fu_6331_p2,
      Q => icmp_ln899_19_reg_9231,
      R => '0'
    );
\icmp_ln899_1_reg_9141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_1_fu_6205_p2,
      Q => icmp_ln899_1_reg_9141,
      R => '0'
    );
\icmp_ln899_20_reg_9236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_20_fu_6337_p2,
      Q => icmp_ln899_20_reg_9236,
      R => '0'
    );
\icmp_ln899_24_reg_9256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_24_fu_6379_p2,
      Q => icmp_ln899_24_reg_9256,
      R => '0'
    );
\icmp_ln899_25_reg_9261_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_25_fu_6385_p2,
      Q => icmp_ln899_25_reg_9261,
      R => '0'
    );
\icmp_ln899_26_reg_9266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_26_fu_6391_p2,
      Q => icmp_ln899_26_reg_9266,
      R => '0'
    );
\icmp_ln899_27_reg_9271_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_27_fu_6397_p2,
      Q => icmp_ln899_27_reg_9271,
      R => '0'
    );
\icmp_ln899_2_reg_9146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_2_fu_6211_p2,
      Q => icmp_ln899_2_reg_9146,
      R => '0'
    );
\icmp_ln899_3_reg_9151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_3_fu_6217_p2,
      Q => icmp_ln899_3_reg_9151,
      R => '0'
    );
\icmp_ln899_4_reg_9156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_4_fu_6223_p2,
      Q => icmp_ln899_4_reg_9156,
      R => '0'
    );
\icmp_ln899_5_reg_9161_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_5_fu_6229_p2,
      Q => icmp_ln899_5_reg_9161,
      R => '0'
    );
\icmp_ln899_6_reg_9166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_6_fu_6235_p2,
      Q => icmp_ln899_6_reg_9166,
      R => '0'
    );
\icmp_ln899_reg_9136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => icmp_ln899_fu_6199_p2,
      Q => icmp_ln899_reg_9136,
      R => '0'
    );
\ireg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \odata[0]_i_2_n_1\,
      I1 => icmp_ln899_6_reg_9166,
      I2 => icmp_ln899_2_reg_9146,
      I3 => icmp_ln899_4_reg_9156,
      O => ap_enable_reg_pp0_iter3_reg_1(0)
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \odata[1]_i_2_n_1\,
      I1 => \odata[1]_i_3_n_1\,
      I2 => \odata[1]_i_4_n_1\,
      O => ap_enable_reg_pp0_iter3_reg_1(1)
    );
\ireg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \odata[2]_i_2_n_1\,
      I1 => \odata[2]_i_3_n_1\,
      I2 => \odata[2]_i_4_n_1\,
      I3 => \odata[2]_i_5_n_1\,
      O => ap_enable_reg_pp0_iter3_reg_1(2)
    );
\ireg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80E8FEFF000080E8"
    )
        port map (
      I0 => \ireg[3]_i_2_n_1\,
      I1 => icmp_ln899_reg_9136,
      I2 => \ireg[3]_i_3_n_1\,
      I3 => \ireg[3]_i_4_n_1\,
      I4 => \odata[2]_i_4_n_1\,
      I5 => \odata[2]_i_3_n_1\,
      O => ap_enable_reg_pp0_iter3_reg_1(3)
    );
\ireg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"399C9CC6"
    )
        port map (
      I0 => \odata[2]_i_7_n_1\,
      I1 => \odata[2]_i_6_n_1\,
      I2 => icmp_ln899_13_reg_9201,
      I3 => icmp_ln899_11_reg_9191,
      I4 => icmp_ln899_10_reg_9186,
      O => \ireg[3]_i_2_n_1\
    );
\ireg[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => icmp_ln899_4_reg_9156,
      I1 => icmp_ln899_6_reg_9166,
      I2 => icmp_ln899_2_reg_9146,
      O => \ireg[3]_i_3_n_1\
    );
\ireg[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => icmp_ln899_3_reg_9151,
      I1 => icmp_ln899_reg_9136,
      I2 => icmp_ln899_1_reg_9141,
      O => \ireg[3]_i_4_n_1\
    );
\ireg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \odata[4]_i_2_n_1\,
      I1 => icmp_ln899_20_reg_9236,
      I2 => icmp_ln899_16_reg_9216,
      I3 => icmp_ln899_18_reg_9226,
      O => ap_enable_reg_pp0_iter3_reg_1(4)
    );
\ireg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \odata[5]_i_2_n_1\,
      I1 => \odata[5]_i_3_n_1\,
      I2 => \odata[5]_i_4_n_1\,
      O => ap_enable_reg_pp0_iter3_reg_1(5)
    );
\ireg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \odata[6]_i_2_n_1\,
      I1 => \odata[6]_i_3_n_1\,
      I2 => \odata[6]_i_4_n_1\,
      I3 => \odata[6]_i_5_n_1\,
      O => ap_enable_reg_pp0_iter3_reg_1(6)
    );
\ireg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80E8FEFF000080E8"
    )
        port map (
      I0 => \ireg[7]_i_2_n_1\,
      I1 => icmp_ln899_14_reg_9206,
      I2 => \ireg[7]_i_3_n_1\,
      I3 => \ireg[7]_i_4_n_1\,
      I4 => \odata[6]_i_4_n_1\,
      I5 => \odata[6]_i_3_n_1\,
      O => ap_enable_reg_pp0_iter3_reg_1(7)
    );
\ireg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"399C9CC6"
    )
        port map (
      I0 => \odata[6]_i_7_n_1\,
      I1 => \odata[6]_i_6_n_1\,
      I2 => icmp_ln899_27_reg_9271,
      I3 => icmp_ln899_25_reg_9261,
      I4 => icmp_ln899_24_reg_9256,
      O => \ireg[7]_i_2_n_1\
    );
\ireg[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => icmp_ln899_18_reg_9226,
      I1 => icmp_ln899_20_reg_9236,
      I2 => icmp_ln899_16_reg_9216,
      O => \ireg[7]_i_3_n_1\
    );
\ireg[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => icmp_ln899_17_reg_9221,
      I1 => icmp_ln899_14_reg_9206,
      I2 => icmp_ln899_15_reg_9211,
      O => \ireg[7]_i_4_n_1\
    );
\ireg[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3_reg_n_1,
      I1 => icmp_ln289_reg_8972_pp0_iter2_reg,
      I2 => \^odata_reg[16]\,
      O => ap_enable_reg_pp0_iter3_reg_1(8)
    );
\mul_ln1352_1_reg_8976[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sext_ln215_3_fu_5937_p1(0),
      I1 => p_Result_1_0_1_reg_8937(0),
      O => mul_ln1352_1_fu_5941_p2(0)
    );
\mul_ln1352_1_reg_8976[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => sext_ln215_3_fu_5937_p1(1),
      I1 => p_Result_1_0_1_reg_8937(0),
      I2 => p_Result_1_0_1_reg_8937(1),
      I3 => sext_ln215_3_fu_5937_p1(0),
      O => mul_ln1352_1_fu_5941_p2(1)
    );
\mul_ln1352_1_reg_8976[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mul_ln1352_1_reg_8976[7]_i_4_n_1\,
      I1 => \mul_ln1352_1_reg_8976[7]_i_5_n_1\,
      I2 => p_Result_1_0_1_reg_8937(3),
      I3 => \mul_ln1352_1_reg_8976[7]_i_6_n_1\,
      I4 => sext_ln215_3_fu_5937_p1(3),
      I5 => \mul_ln1352_1_reg_8976[7]_i_7_n_1\,
      O => \mul_ln1352_1_reg_8976[7]_i_2_n_1\
    );
\mul_ln1352_1_reg_8976[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => p_Result_1_0_1_reg_8937(0),
      I1 => p_Result_1_0_1_reg_8937(2),
      I2 => sext_ln215_3_fu_5937_p1(1),
      I3 => p_Result_1_0_1_reg_8937(1),
      I4 => sext_ln215_3_fu_5937_p1(2),
      O => \mul_ln1352_1_reg_8976[7]_i_4_n_1\
    );
\mul_ln1352_1_reg_8976[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => sext_ln215_3_fu_5937_p1(0),
      I1 => p_Result_1_0_1_reg_8937(1),
      I2 => p_Result_1_0_1_reg_8937(0),
      I3 => sext_ln215_3_fu_5937_p1(1),
      I4 => p_Result_1_0_1_reg_8937(2),
      I5 => sext_ln215_3_fu_5937_p1(2),
      O => \mul_ln1352_1_reg_8976[7]_i_5_n_1\
    );
\mul_ln1352_1_reg_8976[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => sext_ln215_3_fu_5937_p1(0),
      I1 => p_Result_1_0_1_reg_8937(0),
      I2 => p_Result_1_0_1_reg_8937(2),
      I3 => sext_ln215_3_fu_5937_p1(1),
      I4 => p_Result_1_0_1_reg_8937(1),
      I5 => sext_ln215_3_fu_5937_p1(2),
      O => \mul_ln1352_1_reg_8976[7]_i_6_n_1\
    );
\mul_ln1352_1_reg_8976[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => p_Result_1_0_1_reg_8937(0),
      I1 => sext_ln215_3_fu_5937_p1(0),
      I2 => p_Result_1_0_1_reg_8937(1),
      I3 => sext_ln215_3_fu_5937_p1(2),
      I4 => p_Result_1_0_1_reg_8937(2),
      I5 => sext_ln215_3_fu_5937_p1(1),
      O => \mul_ln1352_1_reg_8976[7]_i_7_n_1\
    );
\mul_ln1352_1_reg_8976[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => sext_ln215_3_fu_5937_p1(0),
      I1 => p_Result_1_0_1_reg_8937(0),
      I2 => p_Result_1_0_1_reg_8937(1),
      I3 => sext_ln215_3_fu_5937_p1(2),
      I4 => sext_ln215_3_fu_5937_p1(1),
      I5 => p_Result_1_0_1_reg_8937(2),
      O => \mul_ln1352_1_reg_8976[7]_i_8_n_1\
    );
\mul_ln1352_1_reg_8976_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => mul_ln1352_1_fu_5941_p2(0),
      Q => mul_ln1352_1_reg_8976(0),
      R => '0'
    );
\mul_ln1352_1_reg_8976_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => mul_ln1352_1_fu_5941_p2(1),
      Q => mul_ln1352_1_reg_8976(1),
      R => '0'
    );
\mul_ln1352_1_reg_8976_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => mul_ln1352_1_fu_5941_p2(2),
      Q => mul_ln1352_1_reg_8976(2),
      R => '0'
    );
\mul_ln1352_1_reg_8976_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => mul_ln1352_1_fu_5941_p2(3),
      Q => mul_ln1352_1_reg_8976(3),
      R => '0'
    );
\mul_ln1352_1_reg_8976_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => mul_ln1352_1_fu_5941_p2(4),
      Q => mul_ln1352_1_reg_8976(4),
      R => '0'
    );
\mul_ln1352_1_reg_8976_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => mul_ln1352_1_fu_5941_p2(5),
      Q => mul_ln1352_1_reg_8976(5),
      R => '0'
    );
\mul_ln1352_1_reg_8976_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => mul_ln1352_1_fu_5941_p2(6),
      Q => mul_ln1352_1_reg_8976(6),
      R => '0'
    );
\mul_ln1352_1_reg_8976_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => mul_ln1352_1_fu_5941_p2(7),
      Q => mul_ln1352_1_reg_8976(7),
      R => '0'
    );
\mul_ln1352_5_reg_8986[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sext_ln215_3_fu_5937_p1(0),
      I1 => p_Result_1_1_1_reg_8957(0),
      O => mul_ln1352_5_fu_6029_p2(0)
    );
\mul_ln1352_5_reg_8986[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => sext_ln215_3_fu_5937_p1(1),
      I1 => p_Result_1_1_1_reg_8957(0),
      I2 => p_Result_1_1_1_reg_8957(1),
      I3 => sext_ln215_3_fu_5937_p1(0),
      O => mul_ln1352_5_fu_6029_p2(1)
    );
\mul_ln1352_5_reg_8986[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mul_ln1352_5_reg_8986[7]_i_4_n_1\,
      I1 => \mul_ln1352_5_reg_8986[7]_i_5_n_1\,
      I2 => p_Result_1_1_1_reg_8957(3),
      I3 => \mul_ln1352_5_reg_8986[7]_i_6_n_1\,
      I4 => sext_ln215_3_fu_5937_p1(3),
      I5 => \mul_ln1352_5_reg_8986[7]_i_7_n_1\,
      O => \mul_ln1352_5_reg_8986[7]_i_2_n_1\
    );
\mul_ln1352_5_reg_8986[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003373"
    )
        port map (
      I0 => p_Result_1_1_1_reg_8957(0),
      I1 => p_Result_1_1_1_reg_8957(2),
      I2 => sext_ln215_3_fu_5937_p1(1),
      I3 => p_Result_1_1_1_reg_8957(1),
      I4 => sext_ln215_3_fu_5937_p1(2),
      O => \mul_ln1352_5_reg_8986[7]_i_4_n_1\
    );
\mul_ln1352_5_reg_8986[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF7FFF"
    )
        port map (
      I0 => sext_ln215_3_fu_5937_p1(0),
      I1 => p_Result_1_1_1_reg_8957(1),
      I2 => p_Result_1_1_1_reg_8957(0),
      I3 => sext_ln215_3_fu_5937_p1(1),
      I4 => p_Result_1_1_1_reg_8957(2),
      I5 => sext_ln215_3_fu_5937_p1(2),
      O => \mul_ln1352_5_reg_8986[7]_i_5_n_1\
    );
\mul_ln1352_5_reg_8986[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF0F0F3F0F"
    )
        port map (
      I0 => sext_ln215_3_fu_5937_p1(0),
      I1 => p_Result_1_1_1_reg_8957(0),
      I2 => p_Result_1_1_1_reg_8957(2),
      I3 => sext_ln215_3_fu_5937_p1(1),
      I4 => p_Result_1_1_1_reg_8957(1),
      I5 => sext_ln215_3_fu_5937_p1(2),
      O => \mul_ln1352_5_reg_8986[7]_i_6_n_1\
    );
\mul_ln1352_5_reg_8986[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000F7F00FF0FFF"
    )
        port map (
      I0 => p_Result_1_1_1_reg_8957(0),
      I1 => sext_ln215_3_fu_5937_p1(0),
      I2 => p_Result_1_1_1_reg_8957(1),
      I3 => sext_ln215_3_fu_5937_p1(2),
      I4 => p_Result_1_1_1_reg_8957(2),
      I5 => sext_ln215_3_fu_5937_p1(1),
      O => \mul_ln1352_5_reg_8986[7]_i_7_n_1\
    );
\mul_ln1352_5_reg_8986[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F080F000"
    )
        port map (
      I0 => sext_ln215_3_fu_5937_p1(0),
      I1 => p_Result_1_1_1_reg_8957(0),
      I2 => p_Result_1_1_1_reg_8957(1),
      I3 => sext_ln215_3_fu_5937_p1(2),
      I4 => sext_ln215_3_fu_5937_p1(1),
      I5 => p_Result_1_1_1_reg_8957(2),
      O => \mul_ln1352_5_reg_8986[7]_i_8_n_1\
    );
\mul_ln1352_5_reg_8986_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => mul_ln1352_5_fu_6029_p2(0),
      Q => mul_ln1352_5_reg_8986(0),
      R => '0'
    );
\mul_ln1352_5_reg_8986_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => mul_ln1352_5_fu_6029_p2(1),
      Q => mul_ln1352_5_reg_8986(1),
      R => '0'
    );
\mul_ln1352_5_reg_8986_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => mul_ln1352_5_fu_6029_p2(2),
      Q => mul_ln1352_5_reg_8986(2),
      R => '0'
    );
\mul_ln1352_5_reg_8986_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => mul_ln1352_5_fu_6029_p2(3),
      Q => mul_ln1352_5_reg_8986(3),
      R => '0'
    );
\mul_ln1352_5_reg_8986_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => mul_ln1352_5_fu_6029_p2(4),
      Q => mul_ln1352_5_reg_8986(4),
      R => '0'
    );
\mul_ln1352_5_reg_8986_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => mul_ln1352_5_fu_6029_p2(5),
      Q => mul_ln1352_5_reg_8986(5),
      R => '0'
    );
\mul_ln1352_5_reg_8986_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => mul_ln1352_5_fu_6029_p2(6),
      Q => mul_ln1352_5_reg_8986(6),
      R => '0'
    );
\mul_ln1352_5_reg_8986_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln700_2_reg_89810,
      D => mul_ln1352_5_fu_6029_p2(7),
      Q => mul_ln1352_5_reg_8986(7),
      R => '0'
    );
\nf_assign_fu_1894[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => nf_assign_fu_1894(0),
      O => \nf_assign_fu_1894[0]_i_1_n_1\
    );
\nf_assign_fu_1894[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000000000000"
    )
        port map (
      I0 => \^odata_reg[16]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_1,
      I3 => icmp_ln289_reg_8972,
      I4 => \ap_CS_fsm_reg_n_1_[0]\,
      I5 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      O => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8888888"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_1_[0]\,
      I2 => icmp_ln289_reg_8972,
      I3 => ap_enable_reg_pp0_iter1_reg_n_1,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \^odata_reg[16]\,
      O => \nf_assign_fu_1894[31]_i_2_n_1\
    );
\nf_assign_fu_1894[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => threshs_m_thresholds_4_U_n_10,
      I1 => threshs_m_thresholds_4_U_n_7,
      I2 => \nf_assign_fu_1894[6]_i_4_n_1\,
      I3 => \nf_assign_fu_1894[6]_i_5_n_1\,
      I4 => \nf_assign_fu_1894[6]_i_6_n_1\,
      I5 => nf_fu_6108_p2(6),
      O => \nf_assign_fu_1894[6]_i_1_n_1\
    );
\nf_assign_fu_1894[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_6108_p2(25),
      I1 => nf_fu_6108_p2(28),
      I2 => nf_fu_6108_p2(26),
      I3 => threshs_m_thresholds_4_U_n_8,
      O => \nf_assign_fu_1894[6]_i_4_n_1\
    );
\nf_assign_fu_1894[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => nf_fu_6108_p2(6),
      I1 => nf_fu_6108_p2(23),
      I2 => nf_fu_6108_p2(8),
      I3 => \nf_assign_fu_1894[6]_i_8_n_1\,
      I4 => nf_fu_6108_p2(22),
      I5 => nf_fu_6108_p2(21),
      O => \nf_assign_fu_1894[6]_i_5_n_1\
    );
\nf_assign_fu_1894[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => nf_fu_6108_p2(2),
      I1 => nf_fu_6108_p2(1),
      I2 => nf_fu_6108_p2(14),
      I3 => nf_fu_6108_p2(13),
      I4 => threshs_m_thresholds_4_U_n_9,
      O => \nf_assign_fu_1894[6]_i_6_n_1\
    );
\nf_assign_fu_1894[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => nf_fu_6108_p2(30),
      I1 => nf_fu_6108_p2(29),
      O => \nf_assign_fu_1894[6]_i_8_n_1\
    );
\nf_assign_fu_1894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => \nf_assign_fu_1894[0]_i_1_n_1\,
      Q => nf_assign_fu_1894(0),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(10),
      Q => nf_assign_fu_1894(10),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(11),
      Q => nf_assign_fu_1894(11),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(12),
      Q => nf_assign_fu_1894(12),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_1894_reg[8]_i_1_n_1\,
      CO(3) => \nf_assign_fu_1894_reg[12]_i_1_n_1\,
      CO(2) => \nf_assign_fu_1894_reg[12]_i_1_n_2\,
      CO(1) => \nf_assign_fu_1894_reg[12]_i_1_n_3\,
      CO(0) => \nf_assign_fu_1894_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_6108_p2(12 downto 9),
      S(3 downto 0) => nf_assign_fu_1894(12 downto 9)
    );
\nf_assign_fu_1894_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(13),
      Q => nf_assign_fu_1894(13),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(14),
      Q => nf_assign_fu_1894(14),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(15),
      Q => nf_assign_fu_1894(15),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(16),
      Q => nf_assign_fu_1894(16),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_1894_reg[12]_i_1_n_1\,
      CO(3) => \nf_assign_fu_1894_reg[16]_i_1_n_1\,
      CO(2) => \nf_assign_fu_1894_reg[16]_i_1_n_2\,
      CO(1) => \nf_assign_fu_1894_reg[16]_i_1_n_3\,
      CO(0) => \nf_assign_fu_1894_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_6108_p2(16 downto 13),
      S(3 downto 0) => nf_assign_fu_1894(16 downto 13)
    );
\nf_assign_fu_1894_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(17),
      Q => nf_assign_fu_1894(17),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(18),
      Q => nf_assign_fu_1894(18),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(19),
      Q => nf_assign_fu_1894(19),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(1),
      Q => nf_assign_fu_1894(1),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(20),
      Q => nf_assign_fu_1894(20),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_1894_reg[16]_i_1_n_1\,
      CO(3) => \nf_assign_fu_1894_reg[20]_i_1_n_1\,
      CO(2) => \nf_assign_fu_1894_reg[20]_i_1_n_2\,
      CO(1) => \nf_assign_fu_1894_reg[20]_i_1_n_3\,
      CO(0) => \nf_assign_fu_1894_reg[20]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_6108_p2(20 downto 17),
      S(3 downto 0) => nf_assign_fu_1894(20 downto 17)
    );
\nf_assign_fu_1894_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(21),
      Q => nf_assign_fu_1894(21),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(22),
      Q => nf_assign_fu_1894(22),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(23),
      Q => nf_assign_fu_1894(23),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(24),
      Q => nf_assign_fu_1894(24),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_1894_reg[20]_i_1_n_1\,
      CO(3) => \nf_assign_fu_1894_reg[24]_i_1_n_1\,
      CO(2) => \nf_assign_fu_1894_reg[24]_i_1_n_2\,
      CO(1) => \nf_assign_fu_1894_reg[24]_i_1_n_3\,
      CO(0) => \nf_assign_fu_1894_reg[24]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_6108_p2(24 downto 21),
      S(3 downto 0) => nf_assign_fu_1894(24 downto 21)
    );
\nf_assign_fu_1894_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(25),
      Q => nf_assign_fu_1894(25),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(26),
      Q => nf_assign_fu_1894(26),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(27),
      Q => nf_assign_fu_1894(27),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(28),
      Q => nf_assign_fu_1894(28),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_1894_reg[24]_i_1_n_1\,
      CO(3) => \nf_assign_fu_1894_reg[28]_i_1_n_1\,
      CO(2) => \nf_assign_fu_1894_reg[28]_i_1_n_2\,
      CO(1) => \nf_assign_fu_1894_reg[28]_i_1_n_3\,
      CO(0) => \nf_assign_fu_1894_reg[28]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_6108_p2(28 downto 25),
      S(3 downto 0) => nf_assign_fu_1894(28 downto 25)
    );
\nf_assign_fu_1894_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(29),
      Q => nf_assign_fu_1894(29),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(2),
      Q => nf_assign_fu_1894(2),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(30),
      Q => nf_assign_fu_1894(30),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(31),
      Q => nf_assign_fu_1894(31),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_1894_reg[28]_i_1_n_1\,
      CO(3 downto 2) => \NLW_nf_assign_fu_1894_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nf_assign_fu_1894_reg[31]_i_3_n_3\,
      CO(0) => \nf_assign_fu_1894_reg[31]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_nf_assign_fu_1894_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => nf_fu_6108_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => nf_assign_fu_1894(31 downto 29)
    );
\nf_assign_fu_1894_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(3),
      Q => nf_assign_fu_1894(3),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(4),
      Q => nf_assign_fu_1894(4),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nf_assign_fu_1894_reg[4]_i_1_n_1\,
      CO(2) => \nf_assign_fu_1894_reg[4]_i_1_n_2\,
      CO(1) => \nf_assign_fu_1894_reg[4]_i_1_n_3\,
      CO(0) => \nf_assign_fu_1894_reg[4]_i_1_n_4\,
      CYINIT => nf_assign_fu_1894(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_6108_p2(4 downto 1),
      S(3 downto 0) => nf_assign_fu_1894(4 downto 1)
    );
\nf_assign_fu_1894_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(5),
      Q => nf_assign_fu_1894(5),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => \nf_assign_fu_1894[6]_i_1_n_1\,
      Q => nf_assign_fu_1894(6),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(7),
      Q => nf_assign_fu_1894(7),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(8),
      Q => nf_assign_fu_1894(8),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\nf_assign_fu_1894_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_assign_fu_1894_reg[4]_i_1_n_1\,
      CO(3) => \nf_assign_fu_1894_reg[8]_i_1_n_1\,
      CO(2) => \nf_assign_fu_1894_reg[8]_i_1_n_2\,
      CO(1) => \nf_assign_fu_1894_reg[8]_i_1_n_3\,
      CO(0) => \nf_assign_fu_1894_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_6108_p2(8 downto 5),
      S(3 downto 0) => nf_assign_fu_1894(8 downto 5)
    );
\nf_assign_fu_1894_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \nf_assign_fu_1894[31]_i_2_n_1\,
      D => nf_fu_6108_p2(9),
      Q => nf_assign_fu_1894(9),
      R => \nf_assign_fu_1894[31]_i_1_n_1\
    );
\odata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC33C3CC3"
    )
        port map (
      I0 => \odata_reg[8]\(0),
      I1 => \odata[0]_i_2_n_1\,
      I2 => icmp_ln899_6_reg_9166,
      I3 => icmp_ln899_2_reg_9146,
      I4 => icmp_ln899_4_reg_9156,
      I5 => \odata_reg[0]\,
      O => ap_enable_reg_pp0_iter3_reg_0(0)
    );
\odata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \odata[1]_i_5_n_1\,
      I1 => icmp_ln899_3_reg_9151,
      I2 => icmp_ln899_1_reg_9141,
      I3 => icmp_ln899_reg_9136,
      I4 => icmp_ln899_5_reg_9161,
      O => \odata[0]_i_2_n_1\
    );
\odata[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF009696"
    )
        port map (
      I0 => \odata[1]_i_2_n_1\,
      I1 => \odata[1]_i_3_n_1\,
      I2 => \odata[1]_i_4_n_1\,
      I3 => \odata_reg[8]\(1),
      I4 => \odata_reg[8]\(6),
      O => ap_enable_reg_pp0_iter3_reg_0(1)
    );
\odata[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"96FF"
    )
        port map (
      I0 => icmp_ln899_6_reg_9166,
      I1 => icmp_ln899_2_reg_9146,
      I2 => icmp_ln899_4_reg_9156,
      I3 => \odata[0]_i_2_n_1\,
      O => \odata[1]_i_2_n_1\
    );
\odata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => \odata[2]_i_10_n_1\,
      I1 => \ireg[3]_i_3_n_1\,
      I2 => icmp_ln899_3_reg_9151,
      I3 => icmp_ln899_reg_9136,
      I4 => icmp_ln899_1_reg_9141,
      O => \odata[1]_i_3_n_1\
    );
\odata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DD4D44D"
    )
        port map (
      I0 => \odata[1]_i_5_n_1\,
      I1 => icmp_ln899_5_reg_9161,
      I2 => icmp_ln899_3_reg_9151,
      I3 => icmp_ln899_1_reg_9141,
      I4 => icmp_ln899_reg_9136,
      O => \odata[1]_i_4_n_1\
    );
\odata[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \odata[2]_i_7_n_1\,
      I1 => icmp_ln899_11_reg_9191,
      I2 => icmp_ln899_13_reg_9201,
      I3 => icmp_ln899_10_reg_9186,
      O => \odata[1]_i_5_n_1\
    );
\odata[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA99556566AA995"
    )
        port map (
      I0 => icmp_ln899_reg_9136,
      I1 => icmp_ln899_10_reg_9186,
      I2 => icmp_ln899_11_reg_9191,
      I3 => icmp_ln899_13_reg_9201,
      I4 => \odata[2]_i_6_n_1\,
      I5 => \odata[2]_i_7_n_1\,
      O => \odata[2]_i_10_n_1\
    );
\odata[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000096699669"
    )
        port map (
      I0 => \odata[2]_i_2_n_1\,
      I1 => \odata[2]_i_3_n_1\,
      I2 => \odata[2]_i_4_n_1\,
      I3 => \odata[2]_i_5_n_1\,
      I4 => \odata_reg[8]\(2),
      I5 => \odata_reg[8]\(6),
      O => ap_enable_reg_pp0_iter3_reg_0(2)
    );
\odata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFEEAABABBFFEEA"
    )
        port map (
      I0 => icmp_ln899_reg_9136,
      I1 => icmp_ln899_10_reg_9186,
      I2 => icmp_ln899_11_reg_9191,
      I3 => icmp_ln899_13_reg_9201,
      I4 => \odata[2]_i_6_n_1\,
      I5 => \odata[2]_i_7_n_1\,
      O => \odata[2]_i_2_n_1\
    );
\odata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004044D4DDFDFFF"
    )
        port map (
      I0 => \odata[2]_i_8_n_1\,
      I1 => icmp_ln899_12_reg_9196,
      I2 => xor_ln899_9_reg_9181,
      I3 => xor_ln899_8_reg_9176,
      I4 => xor_ln899_7_reg_9171,
      I5 => \odata[2]_i_9_n_1\,
      O => \odata[2]_i_3_n_1\
    );
\odata[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \odata[1]_i_3_n_1\,
      I1 => \odata[1]_i_2_n_1\,
      I2 => \odata[1]_i_4_n_1\,
      O => \odata[2]_i_4_n_1\
    );
\odata[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB2B200"
    )
        port map (
      I0 => icmp_ln899_1_reg_9141,
      I1 => icmp_ln899_reg_9136,
      I2 => icmp_ln899_3_reg_9151,
      I3 => \ireg[3]_i_3_n_1\,
      I4 => \odata[2]_i_10_n_1\,
      O => \odata[2]_i_5_n_1\
    );
\odata[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BDD4"
    )
        port map (
      I0 => icmp_ln899_12_reg_9196,
      I1 => xor_ln899_9_reg_9181,
      I2 => xor_ln899_8_reg_9176,
      I3 => xor_ln899_7_reg_9171,
      O => \odata[2]_i_6_n_1\
    );
\odata[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => icmp_ln899_12_reg_9196,
      I1 => xor_ln899_7_reg_9171,
      I2 => xor_ln899_8_reg_9176,
      I3 => xor_ln899_9_reg_9181,
      O => \odata[2]_i_7_n_1\
    );
\odata[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln899_10_reg_9186,
      I1 => icmp_ln899_13_reg_9201,
      I2 => icmp_ln899_11_reg_9191,
      O => \odata[2]_i_8_n_1\
    );
\odata[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln899_13_reg_9201,
      I1 => icmp_ln899_11_reg_9191,
      I2 => icmp_ln899_10_reg_9186,
      O => \odata[2]_i_9_n_1\
    );
\odata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAC33C3CC3"
    )
        port map (
      I0 => \odata_reg[8]\(3),
      I1 => \odata[4]_i_2_n_1\,
      I2 => icmp_ln899_20_reg_9236,
      I3 => icmp_ln899_16_reg_9216,
      I4 => icmp_ln899_18_reg_9226,
      I5 => \odata_reg[0]\,
      O => ap_enable_reg_pp0_iter3_reg_0(3)
    );
\odata[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \odata[5]_i_5_n_1\,
      I1 => icmp_ln899_17_reg_9221,
      I2 => icmp_ln899_15_reg_9211,
      I3 => icmp_ln899_14_reg_9206,
      I4 => icmp_ln899_19_reg_9231,
      O => \odata[4]_i_2_n_1\
    );
\odata[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF009696"
    )
        port map (
      I0 => \odata[5]_i_2_n_1\,
      I1 => \odata[5]_i_3_n_1\,
      I2 => \odata[5]_i_4_n_1\,
      I3 => \odata_reg[8]\(4),
      I4 => \odata_reg[8]\(6),
      O => ap_enable_reg_pp0_iter3_reg_0(4)
    );
\odata[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"96FF"
    )
        port map (
      I0 => icmp_ln899_20_reg_9236,
      I1 => icmp_ln899_16_reg_9216,
      I2 => icmp_ln899_18_reg_9226,
      I3 => \odata[4]_i_2_n_1\,
      O => \odata[5]_i_2_n_1\
    );
\odata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69669969"
    )
        port map (
      I0 => \odata[6]_i_10_n_1\,
      I1 => \ireg[7]_i_3_n_1\,
      I2 => icmp_ln899_17_reg_9221,
      I3 => icmp_ln899_14_reg_9206,
      I4 => icmp_ln899_15_reg_9211,
      O => \odata[5]_i_3_n_1\
    );
\odata[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DD4D44D"
    )
        port map (
      I0 => \odata[5]_i_5_n_1\,
      I1 => icmp_ln899_19_reg_9231,
      I2 => icmp_ln899_17_reg_9221,
      I3 => icmp_ln899_15_reg_9211,
      I4 => icmp_ln899_14_reg_9206,
      O => \odata[5]_i_4_n_1\
    );
\odata[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \odata[6]_i_7_n_1\,
      I1 => icmp_ln899_25_reg_9261,
      I2 => icmp_ln899_27_reg_9271,
      I3 => icmp_ln899_24_reg_9256,
      O => \odata[5]_i_5_n_1\
    );
\odata[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AA99556566AA995"
    )
        port map (
      I0 => icmp_ln899_14_reg_9206,
      I1 => icmp_ln899_24_reg_9256,
      I2 => icmp_ln899_25_reg_9261,
      I3 => icmp_ln899_27_reg_9271,
      I4 => \odata[6]_i_6_n_1\,
      I5 => \odata[6]_i_7_n_1\,
      O => \odata[6]_i_10_n_1\
    );
\odata[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000096699669"
    )
        port map (
      I0 => \odata[6]_i_2_n_1\,
      I1 => \odata[6]_i_3_n_1\,
      I2 => \odata[6]_i_4_n_1\,
      I3 => \odata[6]_i_5_n_1\,
      I4 => \odata_reg[8]\(5),
      I5 => \odata_reg[8]\(6),
      O => ap_enable_reg_pp0_iter3_reg_0(5)
    );
\odata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFEEAABABBFFEEA"
    )
        port map (
      I0 => icmp_ln899_14_reg_9206,
      I1 => icmp_ln899_24_reg_9256,
      I2 => icmp_ln899_25_reg_9261,
      I3 => icmp_ln899_27_reg_9271,
      I4 => \odata[6]_i_6_n_1\,
      I5 => \odata[6]_i_7_n_1\,
      O => \odata[6]_i_2_n_1\
    );
\odata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004044D4DDFDFFF"
    )
        port map (
      I0 => \odata[6]_i_8_n_1\,
      I1 => icmp_ln899_26_reg_9266,
      I2 => xor_ln899_23_reg_9251,
      I3 => xor_ln899_22_reg_9246,
      I4 => xor_ln899_21_reg_9241,
      I5 => \odata[6]_i_9_n_1\,
      O => \odata[6]_i_3_n_1\
    );
\odata[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \odata[5]_i_3_n_1\,
      I1 => \odata[5]_i_2_n_1\,
      I2 => \odata[5]_i_4_n_1\,
      O => \odata[6]_i_4_n_1\
    );
\odata[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB2B200"
    )
        port map (
      I0 => icmp_ln899_15_reg_9211,
      I1 => icmp_ln899_14_reg_9206,
      I2 => icmp_ln899_17_reg_9221,
      I3 => \ireg[7]_i_3_n_1\,
      I4 => \odata[6]_i_10_n_1\,
      O => \odata[6]_i_5_n_1\
    );
\odata[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BDD4"
    )
        port map (
      I0 => icmp_ln899_26_reg_9266,
      I1 => xor_ln899_23_reg_9251,
      I2 => xor_ln899_22_reg_9246,
      I3 => xor_ln899_21_reg_9241,
      O => \odata[6]_i_6_n_1\
    );
\odata[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => icmp_ln899_26_reg_9266,
      I1 => xor_ln899_21_reg_9241,
      I2 => xor_ln899_22_reg_9246,
      I3 => xor_ln899_23_reg_9251,
      O => \odata[6]_i_7_n_1\
    );
\odata[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => icmp_ln899_24_reg_9256,
      I1 => icmp_ln899_27_reg_9271,
      I2 => icmp_ln899_25_reg_9261,
      O => \odata[6]_i_8_n_1\
    );
\odata[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => icmp_ln899_27_reg_9271,
      I1 => icmp_ln899_25_reg_9261,
      I2 => icmp_ln899_24_reg_9256,
      O => \odata[6]_i_9_n_1\
    );
\odata[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3_reg_n_1,
      I1 => icmp_ln289_reg_8972_pp0_iter2_reg,
      I2 => \^odata_reg[16]\,
      I3 => \odata_reg[8]\(6),
      O => ap_enable_reg_pp0_iter3_reg_0(6)
    );
\p_Result_1_0_1_reg_8937_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(4),
      Q => p_Result_1_0_1_reg_8937(0),
      R => '0'
    );
\p_Result_1_0_1_reg_8937_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(5),
      Q => p_Result_1_0_1_reg_8937(1),
      R => '0'
    );
\p_Result_1_0_1_reg_8937_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(6),
      Q => p_Result_1_0_1_reg_8937(2),
      R => '0'
    );
\p_Result_1_0_1_reg_8937_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(7),
      Q => p_Result_1_0_1_reg_8937(3),
      R => '0'
    );
\p_Result_1_0_2_reg_8942_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(8),
      Q => p_Result_1_0_2_reg_8942(0),
      R => '0'
    );
\p_Result_1_0_2_reg_8942_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(9),
      Q => p_Result_1_0_2_reg_8942(1),
      R => '0'
    );
\p_Result_1_0_2_reg_8942_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(10),
      Q => p_Result_1_0_2_reg_8942(2),
      R => '0'
    );
\p_Result_1_0_2_reg_8942_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(11),
      Q => p_Result_1_0_2_reg_8942(3),
      R => '0'
    );
\p_Result_1_0_3_reg_8947_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(12),
      Q => p_Result_1_0_3_reg_8947(0),
      R => '0'
    );
\p_Result_1_0_3_reg_8947_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(13),
      Q => p_Result_1_0_3_reg_8947(1),
      R => '0'
    );
\p_Result_1_0_3_reg_8947_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(14),
      Q => p_Result_1_0_3_reg_8947(2),
      R => '0'
    );
\p_Result_1_0_3_reg_8947_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(15),
      Q => p_Result_1_0_3_reg_8947(3),
      R => '0'
    );
\p_Result_1_1_1_reg_8957_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(20),
      Q => p_Result_1_1_1_reg_8957(0),
      R => '0'
    );
\p_Result_1_1_1_reg_8957_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(21),
      Q => p_Result_1_1_1_reg_8957(1),
      R => '0'
    );
\p_Result_1_1_1_reg_8957_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(22),
      Q => p_Result_1_1_1_reg_8957(2),
      R => '0'
    );
\p_Result_1_1_1_reg_8957_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(23),
      Q => p_Result_1_1_1_reg_8957(3),
      R => '0'
    );
\p_Result_1_1_2_reg_8962_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(24),
      Q => p_Result_1_1_2_reg_8962(0),
      R => '0'
    );
\p_Result_1_1_2_reg_8962_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(25),
      Q => p_Result_1_1_2_reg_8962(1),
      R => '0'
    );
\p_Result_1_1_2_reg_8962_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(26),
      Q => p_Result_1_1_2_reg_8962(2),
      R => '0'
    );
\p_Result_1_1_2_reg_8962_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(27),
      Q => p_Result_1_1_2_reg_8962(3),
      R => '0'
    );
\p_Result_1_1_3_reg_8967_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(28),
      Q => p_Result_1_1_3_reg_8967(0),
      R => '0'
    );
\p_Result_1_1_3_reg_8967_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(29),
      Q => p_Result_1_1_3_reg_8967(1),
      R => '0'
    );
\p_Result_1_1_3_reg_8967_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(30),
      Q => p_Result_1_1_3_reg_8967(2),
      R => '0'
    );
\p_Result_1_1_3_reg_8967_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(31),
      Q => p_Result_1_1_3_reg_8967(3),
      R => '0'
    );
\p_Result_1_1_reg_8952_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(16),
      Q => p_Result_1_1_reg_8952(0),
      R => '0'
    );
\p_Result_1_1_reg_8952_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(17),
      Q => p_Result_1_1_reg_8952(1),
      R => '0'
    );
\p_Result_1_1_reg_8952_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(18),
      Q => p_Result_1_1_reg_8952(2),
      R => '0'
    );
\p_Result_1_1_reg_8952_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(19),
      Q => p_Result_1_1_reg_8952(3),
      R => '0'
    );
\sf_1_fu_738[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \sf_1_fu_738[0]_i_4_n_1\,
      I1 => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      I2 => \ap_CS_fsm_reg_n_1_[0]\,
      I3 => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      O => sf_1_fu_738
    );
\sf_1_fu_738[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_5886_p2(7),
      I1 => sf_fu_5886_p2(28),
      I2 => sf_fu_5886_p2(11),
      I3 => sf_fu_5886_p2(24),
      O => \sf_1_fu_738[0]_i_10_n_1\
    );
\sf_1_fu_738[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_5886_p2(20),
      I1 => sf_fu_5886_p2(18),
      I2 => sf_fu_5886_p2(9),
      I3 => sf_fu_5886_p2(29),
      O => \sf_1_fu_738[0]_i_11_n_1\
    );
\sf_1_fu_738[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_fu_5886_p2(10),
      I1 => sf_fu_5886_p2(31),
      I2 => sf_fu_5886_p2(21),
      I3 => sf_fu_5886_p2(19),
      O => \sf_1_fu_738[0]_i_12_n_1\
    );
\sf_1_fu_738[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sf_fu_5886_p2(12),
      I1 => sf_fu_5886_p2(4),
      I2 => sf_fu_5886_p2(8),
      I3 => sf_fu_5886_p2(1),
      O => \sf_1_fu_738[0]_i_13_n_1\
    );
\sf_1_fu_738[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      I1 => \sf_1_fu_738[0]_i_4_n_1\,
      O => sf_1_fu_7380
    );
\sf_1_fu_738[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \sf_1_fu_738[0]_i_6_n_1\,
      I1 => \sf_1_fu_738[0]_i_7_n_1\,
      I2 => \sf_1_fu_738[0]_i_8_n_1\,
      I3 => \sf_1_fu_738[0]_i_9_n_1\,
      O => \sf_1_fu_738[0]_i_4_n_1\
    );
\sf_1_fu_738[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      O => sf_fu_5886_p2(0)
    );
\sf_1_fu_738[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_fu_5886_p2(26),
      I1 => sf_fu_5886_p2(14),
      I2 => sf_fu_5886_p2(30),
      I3 => sf_fu_5886_p2(27),
      I4 => \sf_1_fu_738[0]_i_10_n_1\,
      O => \sf_1_fu_738[0]_i_6_n_1\
    );
\sf_1_fu_738[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => sf_fu_5886_p2(17),
      I1 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I2 => sf_fu_5886_p2(5),
      I3 => sf_fu_5886_p2(2),
      I4 => \sf_1_fu_738[0]_i_11_n_1\,
      O => \sf_1_fu_738[0]_i_7_n_1\
    );
\sf_1_fu_738[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_fu_5886_p2(23),
      I1 => sf_fu_5886_p2(6),
      I2 => sf_fu_5886_p2(25),
      I3 => sf_fu_5886_p2(13),
      I4 => \sf_1_fu_738[0]_i_12_n_1\,
      O => \sf_1_fu_738[0]_i_8_n_1\
    );
\sf_1_fu_738[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_fu_5886_p2(16),
      I1 => sf_fu_5886_p2(22),
      I2 => sf_fu_5886_p2(3),
      I3 => sf_fu_5886_p2(15),
      I4 => \sf_1_fu_738[0]_i_13_n_1\,
      O => \sf_1_fu_738[0]_i_9_n_1\
    );
\sf_1_fu_738_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_8\,
      Q => sf_1_fu_738_reg(0),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sf_1_fu_738_reg[0]_i_3_n_1\,
      CO(2) => \sf_1_fu_738_reg[0]_i_3_n_2\,
      CO(1) => \sf_1_fu_738_reg[0]_i_3_n_3\,
      CO(0) => \sf_1_fu_738_reg[0]_i_3_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sf_1_fu_738_reg[0]_i_3_n_5\,
      O(2) => \sf_1_fu_738_reg[0]_i_3_n_6\,
      O(1) => \sf_1_fu_738_reg[0]_i_3_n_7\,
      O(0) => \sf_1_fu_738_reg[0]_i_3_n_8\,
      S(3) => \sf_1_fu_738_reg[3]_rep_n_1\,
      S(2 downto 1) => sf_1_fu_738_reg(2 downto 1),
      S(0) => sf_fu_5886_p2(0)
    );
\sf_1_fu_738_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_738_reg[0]_rep_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[0]_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[0]_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[0]_rep__12\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[0]_rep__13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[0]_rep__14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[0]_rep__15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[0]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[0]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[0]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[0]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[0]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[0]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[0]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_8\,
      Q => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[8]_i_1_n_6\,
      Q => \sf_1_fu_738_reg__0\(10),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[8]_i_1_n_5\,
      Q => \sf_1_fu_738_reg__0\(11),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[12]_i_1_n_8\,
      Q => \sf_1_fu_738_reg__0\(12),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_738_reg[8]_i_1_n_1\,
      CO(3) => \sf_1_fu_738_reg[12]_i_1_n_1\,
      CO(2) => \sf_1_fu_738_reg[12]_i_1_n_2\,
      CO(1) => \sf_1_fu_738_reg[12]_i_1_n_3\,
      CO(0) => \sf_1_fu_738_reg[12]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_738_reg[12]_i_1_n_5\,
      O(2) => \sf_1_fu_738_reg[12]_i_1_n_6\,
      O(1) => \sf_1_fu_738_reg[12]_i_1_n_7\,
      O(0) => \sf_1_fu_738_reg[12]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_738_reg__0\(15 downto 12)
    );
\sf_1_fu_738_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[12]_i_1_n_7\,
      Q => \sf_1_fu_738_reg__0\(13),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[12]_i_1_n_6\,
      Q => \sf_1_fu_738_reg__0\(14),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[12]_i_1_n_5\,
      Q => \sf_1_fu_738_reg__0\(15),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[16]_i_1_n_8\,
      Q => \sf_1_fu_738_reg__0\(16),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_738_reg[12]_i_1_n_1\,
      CO(3) => \sf_1_fu_738_reg[16]_i_1_n_1\,
      CO(2) => \sf_1_fu_738_reg[16]_i_1_n_2\,
      CO(1) => \sf_1_fu_738_reg[16]_i_1_n_3\,
      CO(0) => \sf_1_fu_738_reg[16]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_738_reg[16]_i_1_n_5\,
      O(2) => \sf_1_fu_738_reg[16]_i_1_n_6\,
      O(1) => \sf_1_fu_738_reg[16]_i_1_n_7\,
      O(0) => \sf_1_fu_738_reg[16]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_738_reg__0\(19 downto 16)
    );
\sf_1_fu_738_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[16]_i_1_n_7\,
      Q => \sf_1_fu_738_reg__0\(17),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[16]_i_1_n_6\,
      Q => \sf_1_fu_738_reg__0\(18),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[16]_i_1_n_5\,
      Q => \sf_1_fu_738_reg__0\(19),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_7\,
      Q => sf_1_fu_738_reg(1),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[20]_i_1_n_8\,
      Q => \sf_1_fu_738_reg__0\(20),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_738_reg[16]_i_1_n_1\,
      CO(3) => \sf_1_fu_738_reg[20]_i_1_n_1\,
      CO(2) => \sf_1_fu_738_reg[20]_i_1_n_2\,
      CO(1) => \sf_1_fu_738_reg[20]_i_1_n_3\,
      CO(0) => \sf_1_fu_738_reg[20]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_738_reg[20]_i_1_n_5\,
      O(2) => \sf_1_fu_738_reg[20]_i_1_n_6\,
      O(1) => \sf_1_fu_738_reg[20]_i_1_n_7\,
      O(0) => \sf_1_fu_738_reg[20]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_738_reg__0\(23 downto 20)
    );
\sf_1_fu_738_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[20]_i_1_n_7\,
      Q => \sf_1_fu_738_reg__0\(21),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[20]_i_1_n_6\,
      Q => \sf_1_fu_738_reg__0\(22),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[20]_i_1_n_5\,
      Q => \sf_1_fu_738_reg__0\(23),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[24]_i_1_n_8\,
      Q => \sf_1_fu_738_reg__0\(24),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_738_reg[20]_i_1_n_1\,
      CO(3) => \sf_1_fu_738_reg[24]_i_1_n_1\,
      CO(2) => \sf_1_fu_738_reg[24]_i_1_n_2\,
      CO(1) => \sf_1_fu_738_reg[24]_i_1_n_3\,
      CO(0) => \sf_1_fu_738_reg[24]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_738_reg[24]_i_1_n_5\,
      O(2) => \sf_1_fu_738_reg[24]_i_1_n_6\,
      O(1) => \sf_1_fu_738_reg[24]_i_1_n_7\,
      O(0) => \sf_1_fu_738_reg[24]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_738_reg__0\(27 downto 24)
    );
\sf_1_fu_738_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[24]_i_1_n_7\,
      Q => \sf_1_fu_738_reg__0\(25),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[24]_i_1_n_6\,
      Q => \sf_1_fu_738_reg__0\(26),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[24]_i_1_n_5\,
      Q => \sf_1_fu_738_reg__0\(27),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[28]_i_1_n_8\,
      Q => \sf_1_fu_738_reg__0\(28),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_738_reg[24]_i_1_n_1\,
      CO(3) => \NLW_sf_1_fu_738_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sf_1_fu_738_reg[28]_i_1_n_2\,
      CO(1) => \sf_1_fu_738_reg[28]_i_1_n_3\,
      CO(0) => \sf_1_fu_738_reg[28]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_738_reg[28]_i_1_n_5\,
      O(2) => \sf_1_fu_738_reg[28]_i_1_n_6\,
      O(1) => \sf_1_fu_738_reg[28]_i_1_n_7\,
      O(0) => \sf_1_fu_738_reg[28]_i_1_n_8\,
      S(3 downto 0) => \sf_1_fu_738_reg__0\(31 downto 28)
    );
\sf_1_fu_738_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[28]_i_1_n_7\,
      Q => \sf_1_fu_738_reg__0\(29),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_6\,
      Q => sf_1_fu_738_reg(2),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[28]_i_1_n_6\,
      Q => \sf_1_fu_738_reg__0\(30),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[28]_i_1_n_5\,
      Q => \sf_1_fu_738_reg__0\(31),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_5\,
      Q => sf_1_fu_738_reg(3),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_5\,
      Q => \sf_1_fu_738_reg[3]_rep_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_5\,
      Q => \sf_1_fu_738_reg[3]_rep__0_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[3]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[0]_i_3_n_5\,
      Q => \sf_1_fu_738_reg[3]_rep__1_n_1\,
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[4]_i_1_n_8\,
      Q => sf_1_fu_738_reg(4),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_738_reg[0]_i_3_n_1\,
      CO(3) => \sf_1_fu_738_reg[4]_i_1_n_1\,
      CO(2) => \sf_1_fu_738_reg[4]_i_1_n_2\,
      CO(1) => \sf_1_fu_738_reg[4]_i_1_n_3\,
      CO(0) => \sf_1_fu_738_reg[4]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_738_reg[4]_i_1_n_5\,
      O(2) => \sf_1_fu_738_reg[4]_i_1_n_6\,
      O(1) => \sf_1_fu_738_reg[4]_i_1_n_7\,
      O(0) => \sf_1_fu_738_reg[4]_i_1_n_8\,
      S(3 downto 0) => sf_1_fu_738_reg(7 downto 4)
    );
\sf_1_fu_738_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[4]_i_1_n_7\,
      Q => sf_1_fu_738_reg(5),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[4]_i_1_n_6\,
      Q => sf_1_fu_738_reg(6),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[4]_i_1_n_5\,
      Q => sf_1_fu_738_reg(7),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[8]_i_1_n_8\,
      Q => sf_1_fu_738_reg(8),
      R => sf_1_fu_738
    );
\sf_1_fu_738_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_738_reg[4]_i_1_n_1\,
      CO(3) => \sf_1_fu_738_reg[8]_i_1_n_1\,
      CO(2) => \sf_1_fu_738_reg[8]_i_1_n_2\,
      CO(1) => \sf_1_fu_738_reg[8]_i_1_n_3\,
      CO(0) => \sf_1_fu_738_reg[8]_i_1_n_4\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sf_1_fu_738_reg[8]_i_1_n_5\,
      O(2) => \sf_1_fu_738_reg[8]_i_1_n_6\,
      O(1) => \sf_1_fu_738_reg[8]_i_1_n_7\,
      O(0) => \sf_1_fu_738_reg[8]_i_1_n_8\,
      S(3 downto 1) => \sf_1_fu_738_reg__0\(11 downto 9),
      S(0) => sf_1_fu_738_reg(8)
    );
\sf_1_fu_738_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_1_fu_7380,
      D => \sf_1_fu_738_reg[8]_i_1_n_7\,
      Q => \sf_1_fu_738_reg__0\(9),
      R => sf_1_fu_738
    );
threshs_m_thresholds_10_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActAem
     port map (
      CO(0) => icmp_ln899_25_fu_6385_p2,
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_11_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actzec
     port map (
      CO(0) => icmp_ln899_24_fu_6379_p2,
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_12_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActqcK
     port map (
      CO(0) => icmp_ln899_15_fu_6307_p2,
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_13_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActpcA
     port map (
      CO(0) => icmp_ln899_14_fu_6301_p2,
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_14_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActkbM
     port map (
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      O(0) => xor_ln899_9_fu_6271_p2,
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_15_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActjbC
     port map (
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      O(0) => xor_ln899_8_fu_6259_p2,
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_16_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actibs
     port map (
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      O(0) => xor_ln899_7_fu_6247_p2,
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_17_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi
     port map (
      CO(0) => icmp_ln899_6_fu_6235_p2,
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_18_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actg8j
     port map (
      CO(0) => icmp_ln899_5_fu_6229_p2,
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_19_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActfYi
     port map (
      CO(0) => icmp_ln899_4_fu_6223_p2,
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_1_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActxdS
     port map (
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      O(0) => xor_ln899_22_fu_6361_p2,
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_20_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActeOg
     port map (
      CO(0) => icmp_ln899_3_fu_6217_p2,
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_21_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActdEe
     port map (
      CO(0) => icmp_ln899_2_fu_6211_p2,
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_22_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actocq
     port map (
      CO(0) => icmp_ln899_13_fu_6295_p2,
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_23_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actncg
     port map (
      CO(0) => icmp_ln899_12_fu_6289_p2,
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_24_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actmb6
     port map (
      CO(0) => icmp_ln899_11_fu_6283_p2,
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_25_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActlbW
     port map (
      CO(0) => icmp_ln899_10_fu_6277_p2,
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_26_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actcud
     port map (
      CO(0) => icmp_ln899_1_fu_6205_p2,
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_27_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actbkb
     port map (
      CO(0) => icmp_ln899_fu_6199_p2,
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      accu_0_0_V_fu_6165_p2(16 downto 0) => accu_0_0_V_fu_6165_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_2_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActwdI
     port map (
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      O(0) => xor_ln899_21_fu_6349_p2,
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_3_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actvdy
     port map (
      CO(0) => icmp_ln899_20_fu_6337_p2,
      I42(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_4_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actudo
     port map (
      CO(0) => icmp_ln899_19_fu_6331_p2,
      Q(0) => ap_CS_fsm_pp0_stage0,
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => threshs_m_thresholds_4_U_n_3,
      ap_enable_reg_pp0_iter3_reg => threshs_m_thresholds_4_U_n_5,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]\ => ap_enable_reg_pp0_iter3_reg_n_1,
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_0\(0) => \odata_reg[8]\(6),
      \ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292_reg[0]_1\(0) => Q(2),
      ap_rst_n => ap_rst_n,
      i_0_reg_2281_reg(20 downto 0) => i_0_reg_2281_reg(20 downto 0),
      i_0_reg_2281_reg_8_sp_1 => threshs_m_thresholds_4_U_n_6,
      icmp_ln289_reg_8972 => icmp_ln289_reg_8972,
      icmp_ln289_reg_8972_pp0_iter2_reg => icmp_ln289_reg_8972_pp0_iter2_reg,
      nf_assign_fu_1894(31 downto 0) => nf_assign_fu_1894(31 downto 0),
      \nf_assign_fu_1894_reg[0]\ => threshs_m_thresholds_4_U_n_9,
      \nf_assign_fu_1894_reg[10]\ => threshs_m_thresholds_4_U_n_4,
      \nf_assign_fu_1894_reg[12]\ => threshs_m_thresholds_4_U_n_7,
      \nf_assign_fu_1894_reg[20]\ => threshs_m_thresholds_4_U_n_10,
      \nf_assign_fu_1894_reg[31]\ => threshs_m_thresholds_4_U_n_8,
      nf_fu_6108_p2(30 downto 0) => nf_fu_6108_p2(31 downto 1),
      \odata_reg[16]\ => \^odata_reg[16]\,
      q0_reg => ap_enable_reg_pp0_iter1_reg_n_1,
      q0_reg_0(0) => \p_Result_1_1_1_reg_8957_reg[0]_1\(16),
      q0_reg_1(0) => \p_Result_1_1_1_reg_8957_reg[0]_0\(32),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_5_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Acttde
     port map (
      CO(0) => icmp_ln899_18_fu_6325_p2,
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1894(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_6_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actsc4
     port map (
      CO(0) => icmp_ln899_17_fu_6319_p2,
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1894(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_7_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActrcU
     port map (
      CO(0) => icmp_ln899_16_fu_6313_p2,
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1894(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_8_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActCeG
     port map (
      CO(0) => icmp_ln899_27_fu_6397_p2,
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1894(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_9_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_ActBew
     port map (
      CO(0) => icmp_ln899_26_fu_6391_p2,
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1894(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
threshs_m_thresholds_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Actyd2
     port map (
      O(0) => xor_ln899_23_fu_6373_p2,
      accu_0_1_V_fu_6183_p2(16 downto 0) => accu_0_1_V_fu_6183_p2(16 downto 0),
      ap_clk => ap_clk,
      nf_assign_fu_1894(5 downto 0) => nf_assign_fu_1894(5 downto 0),
      threshs_m_thresholds_10_ce0 => threshs_m_thresholds_10_ce0
    );
\tmp_V_100_fu_1138[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_97_fu_1126[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292258311_out
    );
\tmp_V_100_fu_1138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292258311_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_100_fu_1138(0),
      R => '0'
    );
\tmp_V_100_fu_1138_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292258311_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_100_fu_1138(10),
      R => '0'
    );
\tmp_V_100_fu_1138_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292258311_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_100_fu_1138(11),
      R => '0'
    );
\tmp_V_100_fu_1138_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292258311_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_100_fu_1138(12),
      R => '0'
    );
\tmp_V_100_fu_1138_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292258311_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_100_fu_1138(13),
      R => '0'
    );
\tmp_V_100_fu_1138_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292258311_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_100_fu_1138(14),
      R => '0'
    );
\tmp_V_100_fu_1138_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292258311_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_100_fu_1138(15),
      R => '0'
    );
\tmp_V_100_fu_1138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292258311_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_100_fu_1138(1),
      R => '0'
    );
\tmp_V_100_fu_1138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292258311_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_100_fu_1138(2),
      R => '0'
    );
\tmp_V_100_fu_1138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292258311_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_100_fu_1138(3),
      R => '0'
    );
\tmp_V_100_fu_1138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292258311_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_100_fu_1138(4),
      R => '0'
    );
\tmp_V_100_fu_1138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292258311_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_100_fu_1138(5),
      R => '0'
    );
\tmp_V_100_fu_1138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292258311_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_100_fu_1138(6),
      R => '0'
    );
\tmp_V_100_fu_1138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292258311_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_100_fu_1138(7),
      R => '0'
    );
\tmp_V_100_fu_1138_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292258311_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_100_fu_1138(8),
      R => '0'
    );
\tmp_V_100_fu_1138_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292258311_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_100_fu_1138(9),
      R => '0'
    );
\tmp_V_101_fu_1142[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \tmp_V_101_fu_1142[15]_i_2_n_1\,
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => sf_1_fu_738_reg(2),
      I3 => \^odata_reg[32]\,
      I4 => sf_1_fu_738_reg(1),
      I5 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292259313_out
    );
\tmp_V_101_fu_1142[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(4),
      I1 => sf_1_fu_738_reg(5),
      I2 => sf_1_fu_738_reg(7),
      I3 => sf_1_fu_738_reg(6),
      I4 => sf_1_fu_738_reg(8),
      O => \tmp_V_101_fu_1142[15]_i_2_n_1\
    );
\tmp_V_101_fu_1142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292259313_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_101_fu_1142(0),
      R => '0'
    );
\tmp_V_101_fu_1142_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292259313_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_101_fu_1142(10),
      R => '0'
    );
\tmp_V_101_fu_1142_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292259313_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_101_fu_1142(11),
      R => '0'
    );
\tmp_V_101_fu_1142_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292259313_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_101_fu_1142(12),
      R => '0'
    );
\tmp_V_101_fu_1142_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292259313_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_101_fu_1142(13),
      R => '0'
    );
\tmp_V_101_fu_1142_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292259313_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_101_fu_1142(14),
      R => '0'
    );
\tmp_V_101_fu_1142_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292259313_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_101_fu_1142(15),
      R => '0'
    );
\tmp_V_101_fu_1142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292259313_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_101_fu_1142(1),
      R => '0'
    );
\tmp_V_101_fu_1142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292259313_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_101_fu_1142(2),
      R => '0'
    );
\tmp_V_101_fu_1142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292259313_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_101_fu_1142(3),
      R => '0'
    );
\tmp_V_101_fu_1142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292259313_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_101_fu_1142(4),
      R => '0'
    );
\tmp_V_101_fu_1142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292259313_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_101_fu_1142(5),
      R => '0'
    );
\tmp_V_101_fu_1142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292259313_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_101_fu_1142(6),
      R => '0'
    );
\tmp_V_101_fu_1142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292259313_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_101_fu_1142(7),
      R => '0'
    );
\tmp_V_101_fu_1142_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292259313_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_101_fu_1142(8),
      R => '0'
    );
\tmp_V_101_fu_1142_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292259313_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_101_fu_1142(9),
      R => '0'
    );
\tmp_V_102_fu_1146[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \tmp_V_101_fu_1142[15]_i_2_n_1\,
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => sf_1_fu_738_reg(2),
      I3 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I4 => sf_1_fu_738_reg(1),
      I5 => \^odata_reg[32]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292260315_out
    );
\tmp_V_102_fu_1146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292260315_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_102_fu_1146(0),
      R => '0'
    );
\tmp_V_102_fu_1146_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292260315_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_102_fu_1146(10),
      R => '0'
    );
\tmp_V_102_fu_1146_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292260315_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_102_fu_1146(11),
      R => '0'
    );
\tmp_V_102_fu_1146_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292260315_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_102_fu_1146(12),
      R => '0'
    );
\tmp_V_102_fu_1146_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292260315_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_102_fu_1146(13),
      R => '0'
    );
\tmp_V_102_fu_1146_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292260315_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_102_fu_1146(14),
      R => '0'
    );
\tmp_V_102_fu_1146_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292260315_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_102_fu_1146(15),
      R => '0'
    );
\tmp_V_102_fu_1146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292260315_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_102_fu_1146(1),
      R => '0'
    );
\tmp_V_102_fu_1146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292260315_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_102_fu_1146(2),
      R => '0'
    );
\tmp_V_102_fu_1146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292260315_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_102_fu_1146(3),
      R => '0'
    );
\tmp_V_102_fu_1146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292260315_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_102_fu_1146(4),
      R => '0'
    );
\tmp_V_102_fu_1146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292260315_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_102_fu_1146(5),
      R => '0'
    );
\tmp_V_102_fu_1146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292260315_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_102_fu_1146(6),
      R => '0'
    );
\tmp_V_102_fu_1146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292260315_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_102_fu_1146(7),
      R => '0'
    );
\tmp_V_102_fu_1146_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292260315_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_102_fu_1146(8),
      R => '0'
    );
\tmp_V_102_fu_1146_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292260315_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_102_fu_1146(9),
      R => '0'
    );
\tmp_V_103_fu_1150[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \tmp_V_101_fu_1142[15]_i_2_n_1\,
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => sf_1_fu_738_reg(2),
      I3 => sf_1_fu_738_reg(1),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => \^odata_reg[32]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292261317_out
    );
\tmp_V_103_fu_1150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292261317_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_103_fu_1150(0),
      R => '0'
    );
\tmp_V_103_fu_1150_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292261317_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_103_fu_1150(10),
      R => '0'
    );
\tmp_V_103_fu_1150_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292261317_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_103_fu_1150(11),
      R => '0'
    );
\tmp_V_103_fu_1150_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292261317_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_103_fu_1150(12),
      R => '0'
    );
\tmp_V_103_fu_1150_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292261317_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_103_fu_1150(13),
      R => '0'
    );
\tmp_V_103_fu_1150_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292261317_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_103_fu_1150(14),
      R => '0'
    );
\tmp_V_103_fu_1150_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292261317_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_103_fu_1150(15),
      R => '0'
    );
\tmp_V_103_fu_1150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292261317_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_103_fu_1150(1),
      R => '0'
    );
\tmp_V_103_fu_1150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292261317_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_103_fu_1150(2),
      R => '0'
    );
\tmp_V_103_fu_1150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292261317_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_103_fu_1150(3),
      R => '0'
    );
\tmp_V_103_fu_1150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292261317_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_103_fu_1150(4),
      R => '0'
    );
\tmp_V_103_fu_1150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292261317_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_103_fu_1150(5),
      R => '0'
    );
\tmp_V_103_fu_1150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292261317_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_103_fu_1150(6),
      R => '0'
    );
\tmp_V_103_fu_1150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292261317_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_103_fu_1150(7),
      R => '0'
    );
\tmp_V_103_fu_1150_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292261317_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_103_fu_1150(8),
      R => '0'
    );
\tmp_V_103_fu_1150_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292261317_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_103_fu_1150(9),
      R => '0'
    );
\tmp_V_104_fu_1154[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \tmp_V_101_fu_1142[15]_i_2_n_1\,
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => sf_1_fu_738_reg(2),
      I3 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I4 => \^odata_reg[32]\,
      I5 => sf_1_fu_738_reg(1),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292262319_out
    );
\tmp_V_104_fu_1154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292262319_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_104_fu_1154(0),
      R => '0'
    );
\tmp_V_104_fu_1154_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292262319_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_104_fu_1154(10),
      R => '0'
    );
\tmp_V_104_fu_1154_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292262319_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_104_fu_1154(11),
      R => '0'
    );
\tmp_V_104_fu_1154_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292262319_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_104_fu_1154(12),
      R => '0'
    );
\tmp_V_104_fu_1154_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292262319_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_104_fu_1154(13),
      R => '0'
    );
\tmp_V_104_fu_1154_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292262319_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_104_fu_1154(14),
      R => '0'
    );
\tmp_V_104_fu_1154_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292262319_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_104_fu_1154(15),
      R => '0'
    );
\tmp_V_104_fu_1154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292262319_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_104_fu_1154(1),
      R => '0'
    );
\tmp_V_104_fu_1154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292262319_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_104_fu_1154(2),
      R => '0'
    );
\tmp_V_104_fu_1154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292262319_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_104_fu_1154(3),
      R => '0'
    );
\tmp_V_104_fu_1154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292262319_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_104_fu_1154(4),
      R => '0'
    );
\tmp_V_104_fu_1154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292262319_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_104_fu_1154(5),
      R => '0'
    );
\tmp_V_104_fu_1154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292262319_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_104_fu_1154(6),
      R => '0'
    );
\tmp_V_104_fu_1154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292262319_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_104_fu_1154(7),
      R => '0'
    );
\tmp_V_104_fu_1154_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292262319_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_104_fu_1154(8),
      R => '0'
    );
\tmp_V_104_fu_1154_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292262319_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_104_fu_1154(9),
      R => '0'
    );
\tmp_V_105_fu_1158[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => \tmp_V_101_fu_1142[15]_i_2_n_1\,
      I3 => \^odata_reg[32]\,
      I4 => sf_1_fu_738_reg(1),
      I5 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292263321_out
    );
\tmp_V_105_fu_1158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292263321_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_105_fu_1158(0),
      R => '0'
    );
\tmp_V_105_fu_1158_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292263321_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_105_fu_1158(10),
      R => '0'
    );
\tmp_V_105_fu_1158_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292263321_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_105_fu_1158(11),
      R => '0'
    );
\tmp_V_105_fu_1158_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292263321_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_105_fu_1158(12),
      R => '0'
    );
\tmp_V_105_fu_1158_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292263321_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_105_fu_1158(13),
      R => '0'
    );
\tmp_V_105_fu_1158_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292263321_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_105_fu_1158(14),
      R => '0'
    );
\tmp_V_105_fu_1158_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292263321_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_105_fu_1158(15),
      R => '0'
    );
\tmp_V_105_fu_1158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292263321_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_105_fu_1158(1),
      R => '0'
    );
\tmp_V_105_fu_1158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292263321_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_105_fu_1158(2),
      R => '0'
    );
\tmp_V_105_fu_1158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292263321_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_105_fu_1158(3),
      R => '0'
    );
\tmp_V_105_fu_1158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292263321_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_105_fu_1158(4),
      R => '0'
    );
\tmp_V_105_fu_1158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292263321_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_105_fu_1158(5),
      R => '0'
    );
\tmp_V_105_fu_1158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292263321_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_105_fu_1158(6),
      R => '0'
    );
\tmp_V_105_fu_1158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292263321_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_105_fu_1158(7),
      R => '0'
    );
\tmp_V_105_fu_1158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292263321_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_105_fu_1158(8),
      R => '0'
    );
\tmp_V_105_fu_1158_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292263321_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_105_fu_1158(9),
      R => '0'
    );
\tmp_V_106_fu_1162[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => \tmp_V_101_fu_1142[15]_i_2_n_1\,
      I3 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I4 => sf_1_fu_738_reg(1),
      I5 => \^odata_reg[32]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292264323_out
    );
\tmp_V_106_fu_1162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292264323_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_106_fu_1162(0),
      R => '0'
    );
\tmp_V_106_fu_1162_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292264323_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_106_fu_1162(10),
      R => '0'
    );
\tmp_V_106_fu_1162_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292264323_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_106_fu_1162(11),
      R => '0'
    );
\tmp_V_106_fu_1162_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292264323_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_106_fu_1162(12),
      R => '0'
    );
\tmp_V_106_fu_1162_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292264323_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_106_fu_1162(13),
      R => '0'
    );
\tmp_V_106_fu_1162_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292264323_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_106_fu_1162(14),
      R => '0'
    );
\tmp_V_106_fu_1162_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292264323_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_106_fu_1162(15),
      R => '0'
    );
\tmp_V_106_fu_1162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292264323_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_106_fu_1162(1),
      R => '0'
    );
\tmp_V_106_fu_1162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292264323_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_106_fu_1162(2),
      R => '0'
    );
\tmp_V_106_fu_1162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292264323_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_106_fu_1162(3),
      R => '0'
    );
\tmp_V_106_fu_1162_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292264323_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_106_fu_1162(4),
      R => '0'
    );
\tmp_V_106_fu_1162_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292264323_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_106_fu_1162(5),
      R => '0'
    );
\tmp_V_106_fu_1162_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292264323_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_106_fu_1162(6),
      R => '0'
    );
\tmp_V_106_fu_1162_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292264323_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_106_fu_1162(7),
      R => '0'
    );
\tmp_V_106_fu_1162_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292264323_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_106_fu_1162(8),
      R => '0'
    );
\tmp_V_106_fu_1162_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292264323_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_106_fu_1162(9),
      R => '0'
    );
\tmp_V_107_fu_1166[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => \tmp_V_101_fu_1142[15]_i_2_n_1\,
      I3 => sf_1_fu_738_reg(1),
      I4 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I5 => \^odata_reg[32]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292265325_out
    );
\tmp_V_107_fu_1166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292265325_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_107_fu_1166(0),
      R => '0'
    );
\tmp_V_107_fu_1166_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292265325_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_107_fu_1166(10),
      R => '0'
    );
\tmp_V_107_fu_1166_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292265325_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_107_fu_1166(11),
      R => '0'
    );
\tmp_V_107_fu_1166_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292265325_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_107_fu_1166(12),
      R => '0'
    );
\tmp_V_107_fu_1166_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292265325_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_107_fu_1166(13),
      R => '0'
    );
\tmp_V_107_fu_1166_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292265325_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_107_fu_1166(14),
      R => '0'
    );
\tmp_V_107_fu_1166_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292265325_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_107_fu_1166(15),
      R => '0'
    );
\tmp_V_107_fu_1166_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292265325_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_107_fu_1166(1),
      R => '0'
    );
\tmp_V_107_fu_1166_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292265325_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_107_fu_1166(2),
      R => '0'
    );
\tmp_V_107_fu_1166_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292265325_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_107_fu_1166(3),
      R => '0'
    );
\tmp_V_107_fu_1166_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292265325_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_107_fu_1166(4),
      R => '0'
    );
\tmp_V_107_fu_1166_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292265325_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_107_fu_1166(5),
      R => '0'
    );
\tmp_V_107_fu_1166_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292265325_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_107_fu_1166(6),
      R => '0'
    );
\tmp_V_107_fu_1166_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292265325_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_107_fu_1166(7),
      R => '0'
    );
\tmp_V_107_fu_1166_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292265325_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_107_fu_1166(8),
      R => '0'
    );
\tmp_V_107_fu_1166_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292265325_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_107_fu_1166(9),
      R => '0'
    );
\tmp_V_108_fu_1170[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => \tmp_V_101_fu_1142[15]_i_2_n_1\,
      I3 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I4 => \^odata_reg[32]\,
      I5 => sf_1_fu_738_reg(1),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292266327_out
    );
\tmp_V_108_fu_1170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292266327_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_108_fu_1170(0),
      R => '0'
    );
\tmp_V_108_fu_1170_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292266327_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_108_fu_1170(10),
      R => '0'
    );
\tmp_V_108_fu_1170_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292266327_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_108_fu_1170(11),
      R => '0'
    );
\tmp_V_108_fu_1170_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292266327_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_108_fu_1170(12),
      R => '0'
    );
\tmp_V_108_fu_1170_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292266327_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_108_fu_1170(13),
      R => '0'
    );
\tmp_V_108_fu_1170_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292266327_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_108_fu_1170(14),
      R => '0'
    );
\tmp_V_108_fu_1170_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292266327_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_108_fu_1170(15),
      R => '0'
    );
\tmp_V_108_fu_1170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292266327_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_108_fu_1170(1),
      R => '0'
    );
\tmp_V_108_fu_1170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292266327_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_108_fu_1170(2),
      R => '0'
    );
\tmp_V_108_fu_1170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292266327_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_108_fu_1170(3),
      R => '0'
    );
\tmp_V_108_fu_1170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292266327_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_108_fu_1170(4),
      R => '0'
    );
\tmp_V_108_fu_1170_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292266327_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_108_fu_1170(5),
      R => '0'
    );
\tmp_V_108_fu_1170_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292266327_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_108_fu_1170(6),
      R => '0'
    );
\tmp_V_108_fu_1170_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292266327_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_108_fu_1170(7),
      R => '0'
    );
\tmp_V_108_fu_1170_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292266327_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_108_fu_1170(8),
      R => '0'
    );
\tmp_V_108_fu_1170_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292266327_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_108_fu_1170(9),
      R => '0'
    );
\tmp_V_109_fu_1174[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I3 => \tmp_V_109_fu_1174[15]_i_2_n_1\,
      O => \tmp_V_109_fu_1174[15]_i_1_n_1\
    );
\tmp_V_109_fu_1174[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => \tmp_V_101_fu_1142[15]_i_2_n_1\,
      O => \tmp_V_109_fu_1174[15]_i_2_n_1\
    );
\tmp_V_109_fu_1174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1174[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_109_fu_1174(0),
      R => '0'
    );
\tmp_V_109_fu_1174_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1174[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_109_fu_1174(10),
      R => '0'
    );
\tmp_V_109_fu_1174_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1174[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_109_fu_1174(11),
      R => '0'
    );
\tmp_V_109_fu_1174_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1174[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_109_fu_1174(12),
      R => '0'
    );
\tmp_V_109_fu_1174_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1174[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_109_fu_1174(13),
      R => '0'
    );
\tmp_V_109_fu_1174_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1174[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_109_fu_1174(14),
      R => '0'
    );
\tmp_V_109_fu_1174_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1174[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_109_fu_1174(15),
      R => '0'
    );
\tmp_V_109_fu_1174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1174[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_109_fu_1174(1),
      R => '0'
    );
\tmp_V_109_fu_1174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1174[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_109_fu_1174(2),
      R => '0'
    );
\tmp_V_109_fu_1174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1174[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_109_fu_1174(3),
      R => '0'
    );
\tmp_V_109_fu_1174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1174[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_109_fu_1174(4),
      R => '0'
    );
\tmp_V_109_fu_1174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1174[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_109_fu_1174(5),
      R => '0'
    );
\tmp_V_109_fu_1174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1174[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_109_fu_1174(6),
      R => '0'
    );
\tmp_V_109_fu_1174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1174[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_109_fu_1174(7),
      R => '0'
    );
\tmp_V_109_fu_1174_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1174[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_109_fu_1174(8),
      R => '0'
    );
\tmp_V_109_fu_1174_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_109_fu_1174[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_109_fu_1174(9),
      R => '0'
    );
\tmp_V_10_fu_778[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_9_fu_774[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292168167_out
    );
\tmp_V_10_fu_778_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292168167_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_10_fu_778(0),
      R => '0'
    );
\tmp_V_10_fu_778_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292168167_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_10_fu_778(10),
      R => '0'
    );
\tmp_V_10_fu_778_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292168167_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_10_fu_778(11),
      R => '0'
    );
\tmp_V_10_fu_778_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292168167_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_10_fu_778(12),
      R => '0'
    );
\tmp_V_10_fu_778_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292168167_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_10_fu_778(13),
      R => '0'
    );
\tmp_V_10_fu_778_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292168167_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_10_fu_778(14),
      R => '0'
    );
\tmp_V_10_fu_778_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292168167_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_10_fu_778(15),
      R => '0'
    );
\tmp_V_10_fu_778_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292168167_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_10_fu_778(1),
      R => '0'
    );
\tmp_V_10_fu_778_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292168167_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_10_fu_778(2),
      R => '0'
    );
\tmp_V_10_fu_778_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292168167_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_10_fu_778(3),
      R => '0'
    );
\tmp_V_10_fu_778_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292168167_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_10_fu_778(4),
      R => '0'
    );
\tmp_V_10_fu_778_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292168167_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_10_fu_778(5),
      R => '0'
    );
\tmp_V_10_fu_778_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292168167_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_10_fu_778(6),
      R => '0'
    );
\tmp_V_10_fu_778_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292168167_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_10_fu_778(7),
      R => '0'
    );
\tmp_V_10_fu_778_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292168167_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_10_fu_778(8),
      R => '0'
    );
\tmp_V_10_fu_778_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292168167_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_10_fu_778(9),
      R => '0'
    );
\tmp_V_110_fu_1178[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_109_fu_1174[15]_i_2_n_1\,
      O => \tmp_V_110_fu_1178[15]_i_1_n_1\
    );
\tmp_V_110_fu_1178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1178[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_110_fu_1178(0),
      R => '0'
    );
\tmp_V_110_fu_1178_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1178[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_110_fu_1178(10),
      R => '0'
    );
\tmp_V_110_fu_1178_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1178[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_110_fu_1178(11),
      R => '0'
    );
\tmp_V_110_fu_1178_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1178[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_110_fu_1178(12),
      R => '0'
    );
\tmp_V_110_fu_1178_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1178[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_110_fu_1178(13),
      R => '0'
    );
\tmp_V_110_fu_1178_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1178[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_110_fu_1178(14),
      R => '0'
    );
\tmp_V_110_fu_1178_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1178[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_110_fu_1178(15),
      R => '0'
    );
\tmp_V_110_fu_1178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1178[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_110_fu_1178(1),
      R => '0'
    );
\tmp_V_110_fu_1178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1178[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_110_fu_1178(2),
      R => '0'
    );
\tmp_V_110_fu_1178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1178[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_110_fu_1178(3),
      R => '0'
    );
\tmp_V_110_fu_1178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1178[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_110_fu_1178(4),
      R => '0'
    );
\tmp_V_110_fu_1178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1178[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_110_fu_1178(5),
      R => '0'
    );
\tmp_V_110_fu_1178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1178[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_110_fu_1178(6),
      R => '0'
    );
\tmp_V_110_fu_1178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1178[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_110_fu_1178(7),
      R => '0'
    );
\tmp_V_110_fu_1178_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1178[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_110_fu_1178(8),
      R => '0'
    );
\tmp_V_110_fu_1178_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_110_fu_1178[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_110_fu_1178(9),
      R => '0'
    );
\tmp_V_111_fu_1182[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_109_fu_1174[15]_i_2_n_1\,
      O => \tmp_V_111_fu_1182[15]_i_1_n_1\
    );
\tmp_V_111_fu_1182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1182[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_111_fu_1182(0),
      R => '0'
    );
\tmp_V_111_fu_1182_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1182[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_111_fu_1182(10),
      R => '0'
    );
\tmp_V_111_fu_1182_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1182[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_111_fu_1182(11),
      R => '0'
    );
\tmp_V_111_fu_1182_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1182[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_111_fu_1182(12),
      R => '0'
    );
\tmp_V_111_fu_1182_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1182[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_111_fu_1182(13),
      R => '0'
    );
\tmp_V_111_fu_1182_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1182[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_111_fu_1182(14),
      R => '0'
    );
\tmp_V_111_fu_1182_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1182[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_111_fu_1182(15),
      R => '0'
    );
\tmp_V_111_fu_1182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1182[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_111_fu_1182(1),
      R => '0'
    );
\tmp_V_111_fu_1182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1182[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_111_fu_1182(2),
      R => '0'
    );
\tmp_V_111_fu_1182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1182[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_111_fu_1182(3),
      R => '0'
    );
\tmp_V_111_fu_1182_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1182[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_111_fu_1182(4),
      R => '0'
    );
\tmp_V_111_fu_1182_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1182[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_111_fu_1182(5),
      R => '0'
    );
\tmp_V_111_fu_1182_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1182[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_111_fu_1182(6),
      R => '0'
    );
\tmp_V_111_fu_1182_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1182[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_111_fu_1182(7),
      R => '0'
    );
\tmp_V_111_fu_1182_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1182[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_111_fu_1182(8),
      R => '0'
    );
\tmp_V_111_fu_1182_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_111_fu_1182[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_111_fu_1182(9),
      R => '0'
    );
\tmp_V_112_fu_1186[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_109_fu_1174[15]_i_2_n_1\,
      O => \tmp_V_112_fu_1186[15]_i_1_n_1\
    );
\tmp_V_112_fu_1186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_112_fu_1186[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_112_fu_1186(0),
      R => '0'
    );
\tmp_V_112_fu_1186_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_112_fu_1186[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_112_fu_1186(10),
      R => '0'
    );
\tmp_V_112_fu_1186_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_112_fu_1186[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_112_fu_1186(11),
      R => '0'
    );
\tmp_V_112_fu_1186_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_112_fu_1186[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_112_fu_1186(12),
      R => '0'
    );
\tmp_V_112_fu_1186_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_112_fu_1186[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_112_fu_1186(13),
      R => '0'
    );
\tmp_V_112_fu_1186_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_112_fu_1186[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_112_fu_1186(14),
      R => '0'
    );
\tmp_V_112_fu_1186_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_112_fu_1186[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_112_fu_1186(15),
      R => '0'
    );
\tmp_V_112_fu_1186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_112_fu_1186[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_112_fu_1186(1),
      R => '0'
    );
\tmp_V_112_fu_1186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_112_fu_1186[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_112_fu_1186(2),
      R => '0'
    );
\tmp_V_112_fu_1186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_112_fu_1186[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_112_fu_1186(3),
      R => '0'
    );
\tmp_V_112_fu_1186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_112_fu_1186[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_112_fu_1186(4),
      R => '0'
    );
\tmp_V_112_fu_1186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_112_fu_1186[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_112_fu_1186(5),
      R => '0'
    );
\tmp_V_112_fu_1186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_112_fu_1186[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_112_fu_1186(6),
      R => '0'
    );
\tmp_V_112_fu_1186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_112_fu_1186[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_112_fu_1186(7),
      R => '0'
    );
\tmp_V_112_fu_1186_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_112_fu_1186[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_112_fu_1186(8),
      R => '0'
    );
\tmp_V_112_fu_1186_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_112_fu_1186[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_112_fu_1186(9),
      R => '0'
    );
\tmp_V_113_fu_1190[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \tmp_V_113_fu_1190[15]_i_2_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => sf_1_fu_738_reg(1),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      O => \tmp_V_113_fu_1190[15]_i_1_n_1\
    );
\tmp_V_113_fu_1190[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => sf_1_fu_738_reg(4),
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(6),
      I4 => sf_1_fu_738_reg(7),
      I5 => sf_1_fu_738_reg(5),
      O => \tmp_V_113_fu_1190[15]_i_2_n_1\
    );
\tmp_V_113_fu_1190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_113_fu_1190[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_113_fu_1190(0),
      R => '0'
    );
\tmp_V_113_fu_1190_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_113_fu_1190[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_113_fu_1190(10),
      R => '0'
    );
\tmp_V_113_fu_1190_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_113_fu_1190[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_113_fu_1190(11),
      R => '0'
    );
\tmp_V_113_fu_1190_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_113_fu_1190[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_113_fu_1190(12),
      R => '0'
    );
\tmp_V_113_fu_1190_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_113_fu_1190[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_113_fu_1190(13),
      R => '0'
    );
\tmp_V_113_fu_1190_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_113_fu_1190[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_113_fu_1190(14),
      R => '0'
    );
\tmp_V_113_fu_1190_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_113_fu_1190[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_113_fu_1190(15),
      R => '0'
    );
\tmp_V_113_fu_1190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_113_fu_1190[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_113_fu_1190(1),
      R => '0'
    );
\tmp_V_113_fu_1190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_113_fu_1190[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_113_fu_1190(2),
      R => '0'
    );
\tmp_V_113_fu_1190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_113_fu_1190[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_113_fu_1190(3),
      R => '0'
    );
\tmp_V_113_fu_1190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_113_fu_1190[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_113_fu_1190(4),
      R => '0'
    );
\tmp_V_113_fu_1190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_113_fu_1190[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_113_fu_1190(5),
      R => '0'
    );
\tmp_V_113_fu_1190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_113_fu_1190[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_113_fu_1190(6),
      R => '0'
    );
\tmp_V_113_fu_1190_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_113_fu_1190[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_113_fu_1190(7),
      R => '0'
    );
\tmp_V_113_fu_1190_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_113_fu_1190[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_113_fu_1190(8),
      R => '0'
    );
\tmp_V_113_fu_1190_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_113_fu_1190[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_113_fu_1190(9),
      R => '0'
    );
\tmp_V_114_fu_1194[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \tmp_V_113_fu_1190[15]_i_2_n_1\,
      I2 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I3 => sf_1_fu_738_reg(1),
      I4 => \^odata_reg[32]\,
      O => \tmp_V_114_fu_1194[15]_i_1_n_1\
    );
\tmp_V_114_fu_1194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_114_fu_1194[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_114_fu_1194(0),
      R => '0'
    );
\tmp_V_114_fu_1194_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_114_fu_1194[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_114_fu_1194(10),
      R => '0'
    );
\tmp_V_114_fu_1194_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_114_fu_1194[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_114_fu_1194(11),
      R => '0'
    );
\tmp_V_114_fu_1194_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_114_fu_1194[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_114_fu_1194(12),
      R => '0'
    );
\tmp_V_114_fu_1194_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_114_fu_1194[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_114_fu_1194(13),
      R => '0'
    );
\tmp_V_114_fu_1194_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_114_fu_1194[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_114_fu_1194(14),
      R => '0'
    );
\tmp_V_114_fu_1194_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_114_fu_1194[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_114_fu_1194(15),
      R => '0'
    );
\tmp_V_114_fu_1194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_114_fu_1194[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_114_fu_1194(1),
      R => '0'
    );
\tmp_V_114_fu_1194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_114_fu_1194[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_114_fu_1194(2),
      R => '0'
    );
\tmp_V_114_fu_1194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_114_fu_1194[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_114_fu_1194(3),
      R => '0'
    );
\tmp_V_114_fu_1194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_114_fu_1194[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_114_fu_1194(4),
      R => '0'
    );
\tmp_V_114_fu_1194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_114_fu_1194[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_114_fu_1194(5),
      R => '0'
    );
\tmp_V_114_fu_1194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_114_fu_1194[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_114_fu_1194(6),
      R => '0'
    );
\tmp_V_114_fu_1194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_114_fu_1194[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_114_fu_1194(7),
      R => '0'
    );
\tmp_V_114_fu_1194_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_114_fu_1194[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_114_fu_1194(8),
      R => '0'
    );
\tmp_V_114_fu_1194_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_114_fu_1194[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_114_fu_1194(9),
      R => '0'
    );
\tmp_V_115_fu_1198[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \tmp_V_113_fu_1190[15]_i_2_n_1\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I4 => \^odata_reg[32]\,
      O => \tmp_V_115_fu_1198[15]_i_1_n_1\
    );
\tmp_V_115_fu_1198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_115_fu_1198[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_115_fu_1198(0),
      R => '0'
    );
\tmp_V_115_fu_1198_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_115_fu_1198[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_115_fu_1198(10),
      R => '0'
    );
\tmp_V_115_fu_1198_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_115_fu_1198[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_115_fu_1198(11),
      R => '0'
    );
\tmp_V_115_fu_1198_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_115_fu_1198[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_115_fu_1198(12),
      R => '0'
    );
\tmp_V_115_fu_1198_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_115_fu_1198[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_115_fu_1198(13),
      R => '0'
    );
\tmp_V_115_fu_1198_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_115_fu_1198[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_115_fu_1198(14),
      R => '0'
    );
\tmp_V_115_fu_1198_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_115_fu_1198[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_115_fu_1198(15),
      R => '0'
    );
\tmp_V_115_fu_1198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_115_fu_1198[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_115_fu_1198(1),
      R => '0'
    );
\tmp_V_115_fu_1198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_115_fu_1198[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_115_fu_1198(2),
      R => '0'
    );
\tmp_V_115_fu_1198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_115_fu_1198[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_115_fu_1198(3),
      R => '0'
    );
\tmp_V_115_fu_1198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_115_fu_1198[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_115_fu_1198(4),
      R => '0'
    );
\tmp_V_115_fu_1198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_115_fu_1198[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_115_fu_1198(5),
      R => '0'
    );
\tmp_V_115_fu_1198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_115_fu_1198[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_115_fu_1198(6),
      R => '0'
    );
\tmp_V_115_fu_1198_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_115_fu_1198[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_115_fu_1198(7),
      R => '0'
    );
\tmp_V_115_fu_1198_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_115_fu_1198[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_115_fu_1198(8),
      R => '0'
    );
\tmp_V_115_fu_1198_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_115_fu_1198[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_115_fu_1198(9),
      R => '0'
    );
\tmp_V_116_fu_1202[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \tmp_V_113_fu_1190[15]_i_2_n_1\,
      I2 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I3 => \^odata_reg[32]\,
      I4 => sf_1_fu_738_reg(1),
      O => \tmp_V_116_fu_1202[15]_i_1_n_1\
    );
\tmp_V_116_fu_1202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_116_fu_1202[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_116_fu_1202(0),
      R => '0'
    );
\tmp_V_116_fu_1202_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_116_fu_1202[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_116_fu_1202(10),
      R => '0'
    );
\tmp_V_116_fu_1202_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_116_fu_1202[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_116_fu_1202(11),
      R => '0'
    );
\tmp_V_116_fu_1202_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_116_fu_1202[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_116_fu_1202(12),
      R => '0'
    );
\tmp_V_116_fu_1202_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_116_fu_1202[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_116_fu_1202(13),
      R => '0'
    );
\tmp_V_116_fu_1202_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_116_fu_1202[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_116_fu_1202(14),
      R => '0'
    );
\tmp_V_116_fu_1202_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_116_fu_1202[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_116_fu_1202(15),
      R => '0'
    );
\tmp_V_116_fu_1202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_116_fu_1202[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_116_fu_1202(1),
      R => '0'
    );
\tmp_V_116_fu_1202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_116_fu_1202[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_116_fu_1202(2),
      R => '0'
    );
\tmp_V_116_fu_1202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_116_fu_1202[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_116_fu_1202(3),
      R => '0'
    );
\tmp_V_116_fu_1202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_116_fu_1202[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_116_fu_1202(4),
      R => '0'
    );
\tmp_V_116_fu_1202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_116_fu_1202[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_116_fu_1202(5),
      R => '0'
    );
\tmp_V_116_fu_1202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_116_fu_1202[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_116_fu_1202(6),
      R => '0'
    );
\tmp_V_116_fu_1202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_116_fu_1202[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_116_fu_1202(7),
      R => '0'
    );
\tmp_V_116_fu_1202_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_116_fu_1202[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_116_fu_1202(8),
      R => '0'
    );
\tmp_V_116_fu_1202_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_116_fu_1202[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_116_fu_1202(9),
      R => '0'
    );
\tmp_V_117_fu_1206[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \tmp_V_113_fu_1190[15]_i_2_n_1\,
      I1 => sf_1_fu_738_reg(2),
      I2 => \^odata_reg[32]\,
      I3 => sf_1_fu_738_reg(1),
      I4 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292275345_out
    );
\tmp_V_117_fu_1206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292275345_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_117_fu_1206(0),
      R => '0'
    );
\tmp_V_117_fu_1206_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292275345_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_117_fu_1206(10),
      R => '0'
    );
\tmp_V_117_fu_1206_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292275345_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_117_fu_1206(11),
      R => '0'
    );
\tmp_V_117_fu_1206_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292275345_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_117_fu_1206(12),
      R => '0'
    );
\tmp_V_117_fu_1206_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292275345_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_117_fu_1206(13),
      R => '0'
    );
\tmp_V_117_fu_1206_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292275345_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_117_fu_1206(14),
      R => '0'
    );
\tmp_V_117_fu_1206_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292275345_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_117_fu_1206(15),
      R => '0'
    );
\tmp_V_117_fu_1206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292275345_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_117_fu_1206(1),
      R => '0'
    );
\tmp_V_117_fu_1206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292275345_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_117_fu_1206(2),
      R => '0'
    );
\tmp_V_117_fu_1206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292275345_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_117_fu_1206(3),
      R => '0'
    );
\tmp_V_117_fu_1206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292275345_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_117_fu_1206(4),
      R => '0'
    );
\tmp_V_117_fu_1206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292275345_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_117_fu_1206(5),
      R => '0'
    );
\tmp_V_117_fu_1206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292275345_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_117_fu_1206(6),
      R => '0'
    );
\tmp_V_117_fu_1206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292275345_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_117_fu_1206(7),
      R => '0'
    );
\tmp_V_117_fu_1206_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292275345_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_117_fu_1206(8),
      R => '0'
    );
\tmp_V_117_fu_1206_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292275345_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_117_fu_1206(9),
      R => '0'
    );
\tmp_V_118_fu_1210[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \tmp_V_113_fu_1190[15]_i_2_n_1\,
      I1 => sf_1_fu_738_reg(2),
      I2 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I3 => sf_1_fu_738_reg(1),
      I4 => \^odata_reg[32]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292276347_out
    );
\tmp_V_118_fu_1210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292276347_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_118_fu_1210(0),
      R => '0'
    );
\tmp_V_118_fu_1210_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292276347_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_118_fu_1210(10),
      R => '0'
    );
\tmp_V_118_fu_1210_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292276347_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_118_fu_1210(11),
      R => '0'
    );
\tmp_V_118_fu_1210_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292276347_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_118_fu_1210(12),
      R => '0'
    );
\tmp_V_118_fu_1210_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292276347_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_118_fu_1210(13),
      R => '0'
    );
\tmp_V_118_fu_1210_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292276347_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_118_fu_1210(14),
      R => '0'
    );
\tmp_V_118_fu_1210_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292276347_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_118_fu_1210(15),
      R => '0'
    );
\tmp_V_118_fu_1210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292276347_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_118_fu_1210(1),
      R => '0'
    );
\tmp_V_118_fu_1210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292276347_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_118_fu_1210(2),
      R => '0'
    );
\tmp_V_118_fu_1210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292276347_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_118_fu_1210(3),
      R => '0'
    );
\tmp_V_118_fu_1210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292276347_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_118_fu_1210(4),
      R => '0'
    );
\tmp_V_118_fu_1210_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292276347_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_118_fu_1210(5),
      R => '0'
    );
\tmp_V_118_fu_1210_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292276347_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_118_fu_1210(6),
      R => '0'
    );
\tmp_V_118_fu_1210_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292276347_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_118_fu_1210(7),
      R => '0'
    );
\tmp_V_118_fu_1210_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292276347_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_118_fu_1210(8),
      R => '0'
    );
\tmp_V_118_fu_1210_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292276347_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_118_fu_1210(9),
      R => '0'
    );
\tmp_V_119_fu_1214[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \tmp_V_113_fu_1190[15]_i_2_n_1\,
      I1 => sf_1_fu_738_reg(2),
      I2 => sf_1_fu_738_reg(1),
      I3 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I4 => \^odata_reg[32]\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292277349_out
    );
\tmp_V_119_fu_1214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292277349_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_119_fu_1214(0),
      R => '0'
    );
\tmp_V_119_fu_1214_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292277349_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_119_fu_1214(10),
      R => '0'
    );
\tmp_V_119_fu_1214_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292277349_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_119_fu_1214(11),
      R => '0'
    );
\tmp_V_119_fu_1214_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292277349_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_119_fu_1214(12),
      R => '0'
    );
\tmp_V_119_fu_1214_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292277349_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_119_fu_1214(13),
      R => '0'
    );
\tmp_V_119_fu_1214_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292277349_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_119_fu_1214(14),
      R => '0'
    );
\tmp_V_119_fu_1214_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292277349_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_119_fu_1214(15),
      R => '0'
    );
\tmp_V_119_fu_1214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292277349_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_119_fu_1214(1),
      R => '0'
    );
\tmp_V_119_fu_1214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292277349_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_119_fu_1214(2),
      R => '0'
    );
\tmp_V_119_fu_1214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292277349_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_119_fu_1214(3),
      R => '0'
    );
\tmp_V_119_fu_1214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292277349_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_119_fu_1214(4),
      R => '0'
    );
\tmp_V_119_fu_1214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292277349_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_119_fu_1214(5),
      R => '0'
    );
\tmp_V_119_fu_1214_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292277349_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_119_fu_1214(6),
      R => '0'
    );
\tmp_V_119_fu_1214_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292277349_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_119_fu_1214(7),
      R => '0'
    );
\tmp_V_119_fu_1214_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292277349_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_119_fu_1214(8),
      R => '0'
    );
\tmp_V_119_fu_1214_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292277349_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_119_fu_1214(9),
      R => '0'
    );
\tmp_V_11_fu_782[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_9_fu_774[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292169168_out
    );
\tmp_V_11_fu_782_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292169168_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_11_fu_782(0),
      R => '0'
    );
\tmp_V_11_fu_782_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292169168_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_11_fu_782(10),
      R => '0'
    );
\tmp_V_11_fu_782_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292169168_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_11_fu_782(11),
      R => '0'
    );
\tmp_V_11_fu_782_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292169168_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_11_fu_782(12),
      R => '0'
    );
\tmp_V_11_fu_782_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292169168_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_11_fu_782(13),
      R => '0'
    );
\tmp_V_11_fu_782_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292169168_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_11_fu_782(14),
      R => '0'
    );
\tmp_V_11_fu_782_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292169168_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_11_fu_782(15),
      R => '0'
    );
\tmp_V_11_fu_782_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292169168_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_11_fu_782(1),
      R => '0'
    );
\tmp_V_11_fu_782_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292169168_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_11_fu_782(2),
      R => '0'
    );
\tmp_V_11_fu_782_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292169168_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_11_fu_782(3),
      R => '0'
    );
\tmp_V_11_fu_782_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292169168_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_11_fu_782(4),
      R => '0'
    );
\tmp_V_11_fu_782_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292169168_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_11_fu_782(5),
      R => '0'
    );
\tmp_V_11_fu_782_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292169168_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_11_fu_782(6),
      R => '0'
    );
\tmp_V_11_fu_782_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292169168_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_11_fu_782(7),
      R => '0'
    );
\tmp_V_11_fu_782_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292169168_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_11_fu_782(8),
      R => '0'
    );
\tmp_V_11_fu_782_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292169168_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_11_fu_782(9),
      R => '0'
    );
\tmp_V_120_fu_1218[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \tmp_V_113_fu_1190[15]_i_2_n_1\,
      I1 => sf_1_fu_738_reg(2),
      I2 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I3 => \^odata_reg[32]\,
      I4 => sf_1_fu_738_reg(1),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292278351_out
    );
\tmp_V_120_fu_1218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292278351_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_120_fu_1218(0),
      R => '0'
    );
\tmp_V_120_fu_1218_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292278351_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_120_fu_1218(10),
      R => '0'
    );
\tmp_V_120_fu_1218_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292278351_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_120_fu_1218(11),
      R => '0'
    );
\tmp_V_120_fu_1218_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292278351_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_120_fu_1218(12),
      R => '0'
    );
\tmp_V_120_fu_1218_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292278351_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_120_fu_1218(13),
      R => '0'
    );
\tmp_V_120_fu_1218_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292278351_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_120_fu_1218(14),
      R => '0'
    );
\tmp_V_120_fu_1218_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292278351_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_120_fu_1218(15),
      R => '0'
    );
\tmp_V_120_fu_1218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292278351_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_120_fu_1218(1),
      R => '0'
    );
\tmp_V_120_fu_1218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292278351_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_120_fu_1218(2),
      R => '0'
    );
\tmp_V_120_fu_1218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292278351_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_120_fu_1218(3),
      R => '0'
    );
\tmp_V_120_fu_1218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292278351_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_120_fu_1218(4),
      R => '0'
    );
\tmp_V_120_fu_1218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292278351_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_120_fu_1218(5),
      R => '0'
    );
\tmp_V_120_fu_1218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292278351_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_120_fu_1218(6),
      R => '0'
    );
\tmp_V_120_fu_1218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292278351_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_120_fu_1218(7),
      R => '0'
    );
\tmp_V_120_fu_1218_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292278351_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_120_fu_1218(8),
      R => '0'
    );
\tmp_V_120_fu_1218_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292278351_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_120_fu_1218(9),
      R => '0'
    );
\tmp_V_121_fu_1222[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I3 => \tmp_V_121_fu_1222[15]_i_2_n_1\,
      I4 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292279353_out
    );
\tmp_V_121_fu_1222[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(4),
      I1 => sf_1_fu_738_reg(8),
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(7),
      I4 => sf_1_fu_738_reg(5),
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => \tmp_V_121_fu_1222[15]_i_2_n_1\
    );
\tmp_V_121_fu_1222_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292279353_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_121_fu_1222(0),
      R => '0'
    );
\tmp_V_121_fu_1222_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292279353_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_121_fu_1222(10),
      R => '0'
    );
\tmp_V_121_fu_1222_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292279353_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_121_fu_1222(11),
      R => '0'
    );
\tmp_V_121_fu_1222_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292279353_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_121_fu_1222(12),
      R => '0'
    );
\tmp_V_121_fu_1222_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292279353_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_121_fu_1222(13),
      R => '0'
    );
\tmp_V_121_fu_1222_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292279353_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_121_fu_1222(14),
      R => '0'
    );
\tmp_V_121_fu_1222_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292279353_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_121_fu_1222(15),
      R => '0'
    );
\tmp_V_121_fu_1222_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292279353_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_121_fu_1222(1),
      R => '0'
    );
\tmp_V_121_fu_1222_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292279353_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_121_fu_1222(2),
      R => '0'
    );
\tmp_V_121_fu_1222_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292279353_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_121_fu_1222(3),
      R => '0'
    );
\tmp_V_121_fu_1222_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292279353_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_121_fu_1222(4),
      R => '0'
    );
\tmp_V_121_fu_1222_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292279353_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_121_fu_1222(5),
      R => '0'
    );
\tmp_V_121_fu_1222_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292279353_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_121_fu_1222(6),
      R => '0'
    );
\tmp_V_121_fu_1222_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292279353_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_121_fu_1222(7),
      R => '0'
    );
\tmp_V_121_fu_1222_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292279353_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_121_fu_1222(8),
      R => '0'
    );
\tmp_V_121_fu_1222_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292279353_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_121_fu_1222(9),
      R => '0'
    );
\tmp_V_122_fu_1226[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_121_fu_1222[15]_i_2_n_1\,
      I4 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292280355_out
    );
\tmp_V_122_fu_1226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292280355_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_122_fu_1226(0),
      R => '0'
    );
\tmp_V_122_fu_1226_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292280355_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_122_fu_1226(10),
      R => '0'
    );
\tmp_V_122_fu_1226_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292280355_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_122_fu_1226(11),
      R => '0'
    );
\tmp_V_122_fu_1226_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292280355_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_122_fu_1226(12),
      R => '0'
    );
\tmp_V_122_fu_1226_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292280355_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_122_fu_1226(13),
      R => '0'
    );
\tmp_V_122_fu_1226_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292280355_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_122_fu_1226(14),
      R => '0'
    );
\tmp_V_122_fu_1226_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292280355_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_122_fu_1226(15),
      R => '0'
    );
\tmp_V_122_fu_1226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292280355_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_122_fu_1226(1),
      R => '0'
    );
\tmp_V_122_fu_1226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292280355_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_122_fu_1226(2),
      R => '0'
    );
\tmp_V_122_fu_1226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292280355_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_122_fu_1226(3),
      R => '0'
    );
\tmp_V_122_fu_1226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292280355_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_122_fu_1226(4),
      R => '0'
    );
\tmp_V_122_fu_1226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292280355_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_122_fu_1226(5),
      R => '0'
    );
\tmp_V_122_fu_1226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292280355_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_122_fu_1226(6),
      R => '0'
    );
\tmp_V_122_fu_1226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292280355_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_122_fu_1226(7),
      R => '0'
    );
\tmp_V_122_fu_1226_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292280355_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_122_fu_1226(8),
      R => '0'
    );
\tmp_V_122_fu_1226_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292280355_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_122_fu_1226(9),
      R => '0'
    );
\tmp_V_123_fu_1230[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_121_fu_1222[15]_i_2_n_1\,
      I4 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292281357_out
    );
\tmp_V_123_fu_1230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292281357_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_123_fu_1230(0),
      R => '0'
    );
\tmp_V_123_fu_1230_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292281357_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_123_fu_1230(10),
      R => '0'
    );
\tmp_V_123_fu_1230_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292281357_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_123_fu_1230(11),
      R => '0'
    );
\tmp_V_123_fu_1230_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292281357_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_123_fu_1230(12),
      R => '0'
    );
\tmp_V_123_fu_1230_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292281357_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_123_fu_1230(13),
      R => '0'
    );
\tmp_V_123_fu_1230_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292281357_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_123_fu_1230(14),
      R => '0'
    );
\tmp_V_123_fu_1230_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292281357_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_123_fu_1230(15),
      R => '0'
    );
\tmp_V_123_fu_1230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292281357_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_123_fu_1230(1),
      R => '0'
    );
\tmp_V_123_fu_1230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292281357_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_123_fu_1230(2),
      R => '0'
    );
\tmp_V_123_fu_1230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292281357_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_123_fu_1230(3),
      R => '0'
    );
\tmp_V_123_fu_1230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292281357_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_123_fu_1230(4),
      R => '0'
    );
\tmp_V_123_fu_1230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292281357_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_123_fu_1230(5),
      R => '0'
    );
\tmp_V_123_fu_1230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292281357_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_123_fu_1230(6),
      R => '0'
    );
\tmp_V_123_fu_1230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292281357_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_123_fu_1230(7),
      R => '0'
    );
\tmp_V_123_fu_1230_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292281357_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_123_fu_1230(8),
      R => '0'
    );
\tmp_V_123_fu_1230_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292281357_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_123_fu_1230(9),
      R => '0'
    );
\tmp_V_124_fu_1234[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_121_fu_1222[15]_i_2_n_1\,
      I4 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292282359_out
    );
\tmp_V_124_fu_1234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292282359_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_124_fu_1234(0),
      R => '0'
    );
\tmp_V_124_fu_1234_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292282359_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_124_fu_1234(10),
      R => '0'
    );
\tmp_V_124_fu_1234_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292282359_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_124_fu_1234(11),
      R => '0'
    );
\tmp_V_124_fu_1234_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292282359_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_124_fu_1234(12),
      R => '0'
    );
\tmp_V_124_fu_1234_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292282359_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_124_fu_1234(13),
      R => '0'
    );
\tmp_V_124_fu_1234_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292282359_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_124_fu_1234(14),
      R => '0'
    );
\tmp_V_124_fu_1234_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292282359_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_124_fu_1234(15),
      R => '0'
    );
\tmp_V_124_fu_1234_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292282359_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_124_fu_1234(1),
      R => '0'
    );
\tmp_V_124_fu_1234_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292282359_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_124_fu_1234(2),
      R => '0'
    );
\tmp_V_124_fu_1234_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292282359_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_124_fu_1234(3),
      R => '0'
    );
\tmp_V_124_fu_1234_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292282359_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_124_fu_1234(4),
      R => '0'
    );
\tmp_V_124_fu_1234_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292282359_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_124_fu_1234(5),
      R => '0'
    );
\tmp_V_124_fu_1234_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292282359_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_124_fu_1234(6),
      R => '0'
    );
\tmp_V_124_fu_1234_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292282359_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_124_fu_1234(7),
      R => '0'
    );
\tmp_V_124_fu_1234_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292282359_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_124_fu_1234(8),
      R => '0'
    );
\tmp_V_124_fu_1234_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292282359_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_124_fu_1234(9),
      R => '0'
    );
\tmp_V_125_fu_1238[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I3 => \tmp_V_125_fu_1238[15]_i_2_n_1\,
      O => \tmp_V_125_fu_1238[15]_i_1_n_1\
    );
\tmp_V_125_fu_1238[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \tmp_V_121_fu_1222[15]_i_2_n_1\,
      O => \tmp_V_125_fu_1238[15]_i_2_n_1\
    );
\tmp_V_125_fu_1238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_125_fu_1238[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_125_fu_1238(0),
      R => '0'
    );
\tmp_V_125_fu_1238_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_125_fu_1238[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_125_fu_1238(10),
      R => '0'
    );
\tmp_V_125_fu_1238_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_125_fu_1238[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_125_fu_1238(11),
      R => '0'
    );
\tmp_V_125_fu_1238_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_125_fu_1238[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_125_fu_1238(12),
      R => '0'
    );
\tmp_V_125_fu_1238_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_125_fu_1238[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_125_fu_1238(13),
      R => '0'
    );
\tmp_V_125_fu_1238_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_125_fu_1238[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_125_fu_1238(14),
      R => '0'
    );
\tmp_V_125_fu_1238_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_125_fu_1238[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_125_fu_1238(15),
      R => '0'
    );
\tmp_V_125_fu_1238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_125_fu_1238[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_125_fu_1238(1),
      R => '0'
    );
\tmp_V_125_fu_1238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_125_fu_1238[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_125_fu_1238(2),
      R => '0'
    );
\tmp_V_125_fu_1238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_125_fu_1238[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_125_fu_1238(3),
      R => '0'
    );
\tmp_V_125_fu_1238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_125_fu_1238[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_125_fu_1238(4),
      R => '0'
    );
\tmp_V_125_fu_1238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_125_fu_1238[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_125_fu_1238(5),
      R => '0'
    );
\tmp_V_125_fu_1238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_125_fu_1238[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_125_fu_1238(6),
      R => '0'
    );
\tmp_V_125_fu_1238_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_125_fu_1238[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_125_fu_1238(7),
      R => '0'
    );
\tmp_V_125_fu_1238_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_125_fu_1238[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_125_fu_1238(8),
      R => '0'
    );
\tmp_V_125_fu_1238_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_125_fu_1238[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_125_fu_1238(9),
      R => '0'
    );
\tmp_V_126_fu_1242[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_125_fu_1238[15]_i_2_n_1\,
      O => \tmp_V_126_fu_1242[15]_i_1_n_1\
    );
\tmp_V_126_fu_1242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_126_fu_1242[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_126_fu_1242(0),
      R => '0'
    );
\tmp_V_126_fu_1242_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_126_fu_1242[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_126_fu_1242(10),
      R => '0'
    );
\tmp_V_126_fu_1242_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_126_fu_1242[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_126_fu_1242(11),
      R => '0'
    );
\tmp_V_126_fu_1242_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_126_fu_1242[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_126_fu_1242(12),
      R => '0'
    );
\tmp_V_126_fu_1242_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_126_fu_1242[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_126_fu_1242(13),
      R => '0'
    );
\tmp_V_126_fu_1242_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_126_fu_1242[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_126_fu_1242(14),
      R => '0'
    );
\tmp_V_126_fu_1242_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_126_fu_1242[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_126_fu_1242(15),
      R => '0'
    );
\tmp_V_126_fu_1242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_126_fu_1242[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_126_fu_1242(1),
      R => '0'
    );
\tmp_V_126_fu_1242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_126_fu_1242[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_126_fu_1242(2),
      R => '0'
    );
\tmp_V_126_fu_1242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_126_fu_1242[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_126_fu_1242(3),
      R => '0'
    );
\tmp_V_126_fu_1242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_126_fu_1242[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_126_fu_1242(4),
      R => '0'
    );
\tmp_V_126_fu_1242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_126_fu_1242[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_126_fu_1242(5),
      R => '0'
    );
\tmp_V_126_fu_1242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_126_fu_1242[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_126_fu_1242(6),
      R => '0'
    );
\tmp_V_126_fu_1242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_126_fu_1242[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_126_fu_1242(7),
      R => '0'
    );
\tmp_V_126_fu_1242_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_126_fu_1242[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_126_fu_1242(8),
      R => '0'
    );
\tmp_V_126_fu_1242_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_126_fu_1242[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_126_fu_1242(9),
      R => '0'
    );
\tmp_V_127_fu_1246[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \tmp_V_125_fu_1238[15]_i_2_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      I3 => \^odata_reg[32]\,
      O => \tmp_V_127_fu_1246[15]_i_1_n_1\
    );
\tmp_V_127_fu_1246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_127_fu_1246[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_127_fu_1246(0),
      R => '0'
    );
\tmp_V_127_fu_1246_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_127_fu_1246[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_127_fu_1246(10),
      R => '0'
    );
\tmp_V_127_fu_1246_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_127_fu_1246[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_127_fu_1246(11),
      R => '0'
    );
\tmp_V_127_fu_1246_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_127_fu_1246[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_127_fu_1246(12),
      R => '0'
    );
\tmp_V_127_fu_1246_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_127_fu_1246[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_127_fu_1246(13),
      R => '0'
    );
\tmp_V_127_fu_1246_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_127_fu_1246[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_127_fu_1246(14),
      R => '0'
    );
\tmp_V_127_fu_1246_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_127_fu_1246[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_127_fu_1246(15),
      R => '0'
    );
\tmp_V_127_fu_1246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_127_fu_1246[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_127_fu_1246(1),
      R => '0'
    );
\tmp_V_127_fu_1246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_127_fu_1246[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_127_fu_1246(2),
      R => '0'
    );
\tmp_V_127_fu_1246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_127_fu_1246[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_127_fu_1246(3),
      R => '0'
    );
\tmp_V_127_fu_1246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_127_fu_1246[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_127_fu_1246(4),
      R => '0'
    );
\tmp_V_127_fu_1246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_127_fu_1246[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_127_fu_1246(5),
      R => '0'
    );
\tmp_V_127_fu_1246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_127_fu_1246[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_127_fu_1246(6),
      R => '0'
    );
\tmp_V_127_fu_1246_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_127_fu_1246[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_127_fu_1246(7),
      R => '0'
    );
\tmp_V_127_fu_1246_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_127_fu_1246[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_127_fu_1246(8),
      R => '0'
    );
\tmp_V_127_fu_1246_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_127_fu_1246[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_127_fu_1246(9),
      R => '0'
    );
\tmp_V_128_fu_1250[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tmp_V_125_fu_1238[15]_i_2_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \sf_1_fu_738_reg[0]_rep__1_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292286367_out
    );
\tmp_V_128_fu_1250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292286367_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_128_fu_1250(0),
      R => '0'
    );
\tmp_V_128_fu_1250_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292286367_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_128_fu_1250(10),
      R => '0'
    );
\tmp_V_128_fu_1250_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292286367_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_128_fu_1250(11),
      R => '0'
    );
\tmp_V_128_fu_1250_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292286367_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_128_fu_1250(12),
      R => '0'
    );
\tmp_V_128_fu_1250_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292286367_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_128_fu_1250(13),
      R => '0'
    );
\tmp_V_128_fu_1250_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292286367_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_128_fu_1250(14),
      R => '0'
    );
\tmp_V_128_fu_1250_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292286367_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_128_fu_1250(15),
      R => '0'
    );
\tmp_V_128_fu_1250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292286367_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_128_fu_1250(1),
      R => '0'
    );
\tmp_V_128_fu_1250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292286367_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_128_fu_1250(2),
      R => '0'
    );
\tmp_V_128_fu_1250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292286367_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_128_fu_1250(3),
      R => '0'
    );
\tmp_V_128_fu_1250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292286367_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_128_fu_1250(4),
      R => '0'
    );
\tmp_V_128_fu_1250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292286367_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_128_fu_1250(5),
      R => '0'
    );
\tmp_V_128_fu_1250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292286367_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_128_fu_1250(6),
      R => '0'
    );
\tmp_V_128_fu_1250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292286367_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_128_fu_1250(7),
      R => '0'
    );
\tmp_V_128_fu_1250_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292286367_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_128_fu_1250(8),
      R => '0'
    );
\tmp_V_128_fu_1250_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292286367_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_128_fu_1250(9),
      R => '0'
    );
\tmp_V_129_fu_1254[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => sf_1_fu_738_reg(0),
      I3 => \tmp_V_129_fu_1254[15]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287369_out
    );
\tmp_V_129_fu_1254[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => threshs_m_thresholds_4_U_n_5,
      I1 => \p_Result_1_1_1_reg_8957_reg[0]_0\(32),
      I2 => \p_Result_1_1_1_reg_8957_reg[0]_1\(16),
      I3 => threshs_m_thresholds_4_U_n_3,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => threshs_m_thresholds_4_U_n_4,
      O => \^odata_reg[32]_0\
    );
\tmp_V_129_fu_1254[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \tmp_V_fu_742[15]_i_4_n_1\,
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(7),
      I4 => sf_1_fu_738_reg(6),
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => \tmp_V_129_fu_1254[15]_i_3_n_1\
    );
\tmp_V_129_fu_1254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287369_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_129_fu_1254(0),
      R => '0'
    );
\tmp_V_129_fu_1254_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287369_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_129_fu_1254(10),
      R => '0'
    );
\tmp_V_129_fu_1254_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287369_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_129_fu_1254(11),
      R => '0'
    );
\tmp_V_129_fu_1254_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287369_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_129_fu_1254(12),
      R => '0'
    );
\tmp_V_129_fu_1254_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287369_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_129_fu_1254(13),
      R => '0'
    );
\tmp_V_129_fu_1254_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287369_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_129_fu_1254(14),
      R => '0'
    );
\tmp_V_129_fu_1254_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287369_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_129_fu_1254(15),
      R => '0'
    );
\tmp_V_129_fu_1254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287369_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_129_fu_1254(1),
      R => '0'
    );
\tmp_V_129_fu_1254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287369_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_129_fu_1254(2),
      R => '0'
    );
\tmp_V_129_fu_1254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287369_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_129_fu_1254(3),
      R => '0'
    );
\tmp_V_129_fu_1254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287369_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_129_fu_1254(4),
      R => '0'
    );
\tmp_V_129_fu_1254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287369_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_129_fu_1254(5),
      R => '0'
    );
\tmp_V_129_fu_1254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287369_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_129_fu_1254(6),
      R => '0'
    );
\tmp_V_129_fu_1254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287369_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_129_fu_1254(7),
      R => '0'
    );
\tmp_V_129_fu_1254_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287369_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_129_fu_1254(8),
      R => '0'
    );
\tmp_V_129_fu_1254_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287369_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_129_fu_1254(9),
      R => '0'
    );
\tmp_V_12_fu_786[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I1 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_9_fu_774[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292170169_out
    );
\tmp_V_12_fu_786_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292170169_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_12_fu_786(0),
      R => '0'
    );
\tmp_V_12_fu_786_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292170169_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_12_fu_786(10),
      R => '0'
    );
\tmp_V_12_fu_786_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292170169_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_12_fu_786(11),
      R => '0'
    );
\tmp_V_12_fu_786_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292170169_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_12_fu_786(12),
      R => '0'
    );
\tmp_V_12_fu_786_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292170169_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_12_fu_786(13),
      R => '0'
    );
\tmp_V_12_fu_786_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292170169_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_12_fu_786(14),
      R => '0'
    );
\tmp_V_12_fu_786_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292170169_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_12_fu_786(15),
      R => '0'
    );
\tmp_V_12_fu_786_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292170169_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_12_fu_786(1),
      R => '0'
    );
\tmp_V_12_fu_786_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292170169_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_12_fu_786(2),
      R => '0'
    );
\tmp_V_12_fu_786_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292170169_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_12_fu_786(3),
      R => '0'
    );
\tmp_V_12_fu_786_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292170169_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_12_fu_786(4),
      R => '0'
    );
\tmp_V_12_fu_786_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292170169_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_12_fu_786(5),
      R => '0'
    );
\tmp_V_12_fu_786_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292170169_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_12_fu_786(6),
      R => '0'
    );
\tmp_V_12_fu_786_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292170169_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_12_fu_786(7),
      R => '0'
    );
\tmp_V_12_fu_786_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292170169_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_12_fu_786(8),
      R => '0'
    );
\tmp_V_12_fu_786_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292170169_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_12_fu_786(9),
      R => '0'
    );
\tmp_V_130_fu_1258[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(0),
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_129_fu_1254[15]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287370_out
    );
\tmp_V_130_fu_1258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287370_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_130_fu_1258(0),
      R => '0'
    );
\tmp_V_130_fu_1258_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287370_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_130_fu_1258(10),
      R => '0'
    );
\tmp_V_130_fu_1258_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287370_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_130_fu_1258(11),
      R => '0'
    );
\tmp_V_130_fu_1258_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287370_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_130_fu_1258(12),
      R => '0'
    );
\tmp_V_130_fu_1258_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287370_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_130_fu_1258(13),
      R => '0'
    );
\tmp_V_130_fu_1258_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287370_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_130_fu_1258(14),
      R => '0'
    );
\tmp_V_130_fu_1258_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287370_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_130_fu_1258(15),
      R => '0'
    );
\tmp_V_130_fu_1258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287370_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_130_fu_1258(1),
      R => '0'
    );
\tmp_V_130_fu_1258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287370_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_130_fu_1258(2),
      R => '0'
    );
\tmp_V_130_fu_1258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287370_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_130_fu_1258(3),
      R => '0'
    );
\tmp_V_130_fu_1258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287370_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_130_fu_1258(4),
      R => '0'
    );
\tmp_V_130_fu_1258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287370_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_130_fu_1258(5),
      R => '0'
    );
\tmp_V_130_fu_1258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287370_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_130_fu_1258(6),
      R => '0'
    );
\tmp_V_130_fu_1258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287370_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_130_fu_1258(7),
      R => '0'
    );
\tmp_V_130_fu_1258_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287370_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_130_fu_1258(8),
      R => '0'
    );
\tmp_V_130_fu_1258_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292287370_out,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_130_fu_1258(9),
      R => '0'
    );
\tmp_V_131_fu_1262[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \tmp_V_129_fu_1254[15]_i_3_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => sf_1_fu_738_reg(0),
      I3 => \^odata_reg[32]_0\,
      O => \tmp_V_131_fu_1262[15]_i_1_n_1\
    );
\tmp_V_131_fu_1262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_131_fu_1262[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_131_fu_1262(0),
      R => '0'
    );
\tmp_V_131_fu_1262_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_131_fu_1262[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_131_fu_1262(10),
      R => '0'
    );
\tmp_V_131_fu_1262_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_131_fu_1262[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_131_fu_1262(11),
      R => '0'
    );
\tmp_V_131_fu_1262_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_131_fu_1262[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_131_fu_1262(12),
      R => '0'
    );
\tmp_V_131_fu_1262_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_131_fu_1262[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_131_fu_1262(13),
      R => '0'
    );
\tmp_V_131_fu_1262_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_131_fu_1262[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_131_fu_1262(14),
      R => '0'
    );
\tmp_V_131_fu_1262_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_131_fu_1262[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_131_fu_1262(15),
      R => '0'
    );
\tmp_V_131_fu_1262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_131_fu_1262[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_131_fu_1262(1),
      R => '0'
    );
\tmp_V_131_fu_1262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_131_fu_1262[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_131_fu_1262(2),
      R => '0'
    );
\tmp_V_131_fu_1262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_131_fu_1262[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_131_fu_1262(3),
      R => '0'
    );
\tmp_V_131_fu_1262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_131_fu_1262[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_131_fu_1262(4),
      R => '0'
    );
\tmp_V_131_fu_1262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_131_fu_1262[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_131_fu_1262(5),
      R => '0'
    );
\tmp_V_131_fu_1262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_131_fu_1262[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_131_fu_1262(6),
      R => '0'
    );
\tmp_V_131_fu_1262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_131_fu_1262[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_131_fu_1262(7),
      R => '0'
    );
\tmp_V_131_fu_1262_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_131_fu_1262[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_131_fu_1262(8),
      R => '0'
    );
\tmp_V_131_fu_1262_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_131_fu_1262[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_131_fu_1262(9),
      R => '0'
    );
\tmp_V_132_fu_1266[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tmp_V_129_fu_1254[15]_i_3_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => sf_1_fu_738_reg(0),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22922
    );
\tmp_V_132_fu_1266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22922,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_132_fu_1266(0),
      R => '0'
    );
\tmp_V_132_fu_1266_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22922,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_132_fu_1266(10),
      R => '0'
    );
\tmp_V_132_fu_1266_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22922,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_132_fu_1266(11),
      R => '0'
    );
\tmp_V_132_fu_1266_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22922,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_132_fu_1266(12),
      R => '0'
    );
\tmp_V_132_fu_1266_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22922,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_132_fu_1266(13),
      R => '0'
    );
\tmp_V_132_fu_1266_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22922,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_132_fu_1266(14),
      R => '0'
    );
\tmp_V_132_fu_1266_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22922,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_132_fu_1266(15),
      R => '0'
    );
\tmp_V_132_fu_1266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22922,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_132_fu_1266(1),
      R => '0'
    );
\tmp_V_132_fu_1266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22922,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_132_fu_1266(2),
      R => '0'
    );
\tmp_V_132_fu_1266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22922,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_132_fu_1266(3),
      R => '0'
    );
\tmp_V_132_fu_1266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22922,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_132_fu_1266(4),
      R => '0'
    );
\tmp_V_132_fu_1266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22922,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_132_fu_1266(5),
      R => '0'
    );
\tmp_V_132_fu_1266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22922,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_132_fu_1266(6),
      R => '0'
    );
\tmp_V_132_fu_1266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22922,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_132_fu_1266(7),
      R => '0'
    );
\tmp_V_132_fu_1266_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22922,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_132_fu_1266(8),
      R => '0'
    );
\tmp_V_132_fu_1266_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22922,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_132_fu_1266(9),
      R => '0'
    );
\tmp_V_133_fu_1270[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => sf_1_fu_738_reg(0),
      I3 => \tmp_V_133_fu_1270[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22923
    );
\tmp_V_133_fu_1270[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => sf_1_fu_738_reg(6),
      I1 => sf_1_fu_738_reg(7),
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(4),
      I4 => sf_1_fu_738_reg(5),
      I5 => \tmp_V_133_fu_1270[15]_i_3_n_1\,
      O => \tmp_V_133_fu_1270[15]_i_2_n_1\
    );
\tmp_V_133_fu_1270[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => sf_1_fu_738_reg(2),
      O => \tmp_V_133_fu_1270[15]_i_3_n_1\
    );
\tmp_V_133_fu_1270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22923,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_133_fu_1270(0),
      R => '0'
    );
\tmp_V_133_fu_1270_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22923,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_133_fu_1270(10),
      R => '0'
    );
\tmp_V_133_fu_1270_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22923,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_133_fu_1270(11),
      R => '0'
    );
\tmp_V_133_fu_1270_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22923,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_133_fu_1270(12),
      R => '0'
    );
\tmp_V_133_fu_1270_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22923,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_133_fu_1270(13),
      R => '0'
    );
\tmp_V_133_fu_1270_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22923,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_133_fu_1270(14),
      R => '0'
    );
\tmp_V_133_fu_1270_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22923,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_133_fu_1270(15),
      R => '0'
    );
\tmp_V_133_fu_1270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22923,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_133_fu_1270(1),
      R => '0'
    );
\tmp_V_133_fu_1270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22923,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_133_fu_1270(2),
      R => '0'
    );
\tmp_V_133_fu_1270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22923,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_133_fu_1270(3),
      R => '0'
    );
\tmp_V_133_fu_1270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22923,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_133_fu_1270(4),
      R => '0'
    );
\tmp_V_133_fu_1270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22923,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_133_fu_1270(5),
      R => '0'
    );
\tmp_V_133_fu_1270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22923,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_133_fu_1270(6),
      R => '0'
    );
\tmp_V_133_fu_1270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22923,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_133_fu_1270(7),
      R => '0'
    );
\tmp_V_133_fu_1270_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22923,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_133_fu_1270(8),
      R => '0'
    );
\tmp_V_133_fu_1270_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22923,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_133_fu_1270(9),
      R => '0'
    );
\tmp_V_134_fu_1274[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(0),
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_133_fu_1270[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22924
    );
\tmp_V_134_fu_1274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22924,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_134_fu_1274(0),
      R => '0'
    );
\tmp_V_134_fu_1274_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22924,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_134_fu_1274(10),
      R => '0'
    );
\tmp_V_134_fu_1274_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22924,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_134_fu_1274(11),
      R => '0'
    );
\tmp_V_134_fu_1274_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22924,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_134_fu_1274(12),
      R => '0'
    );
\tmp_V_134_fu_1274_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22924,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_134_fu_1274(13),
      R => '0'
    );
\tmp_V_134_fu_1274_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22924,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_134_fu_1274(14),
      R => '0'
    );
\tmp_V_134_fu_1274_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22924,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_134_fu_1274(15),
      R => '0'
    );
\tmp_V_134_fu_1274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22924,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_134_fu_1274(1),
      R => '0'
    );
\tmp_V_134_fu_1274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22924,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_134_fu_1274(2),
      R => '0'
    );
\tmp_V_134_fu_1274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22924,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_134_fu_1274(3),
      R => '0'
    );
\tmp_V_134_fu_1274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22924,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_134_fu_1274(4),
      R => '0'
    );
\tmp_V_134_fu_1274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22924,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_134_fu_1274(5),
      R => '0'
    );
\tmp_V_134_fu_1274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22924,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_134_fu_1274(6),
      R => '0'
    );
\tmp_V_134_fu_1274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22924,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_134_fu_1274(7),
      R => '0'
    );
\tmp_V_134_fu_1274_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22924,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_134_fu_1274(8),
      R => '0'
    );
\tmp_V_134_fu_1274_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22924,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_134_fu_1274(9),
      R => '0'
    );
\tmp_V_135_fu_1278[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => sf_1_fu_738_reg(0),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_133_fu_1270[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22925
    );
\tmp_V_135_fu_1278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22925,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_135_fu_1278(0),
      R => '0'
    );
\tmp_V_135_fu_1278_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22925,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_135_fu_1278(10),
      R => '0'
    );
\tmp_V_135_fu_1278_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22925,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_135_fu_1278(11),
      R => '0'
    );
\tmp_V_135_fu_1278_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22925,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_135_fu_1278(12),
      R => '0'
    );
\tmp_V_135_fu_1278_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22925,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_135_fu_1278(13),
      R => '0'
    );
\tmp_V_135_fu_1278_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22925,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_135_fu_1278(14),
      R => '0'
    );
\tmp_V_135_fu_1278_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22925,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_135_fu_1278(15),
      R => '0'
    );
\tmp_V_135_fu_1278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22925,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_135_fu_1278(1),
      R => '0'
    );
\tmp_V_135_fu_1278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22925,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_135_fu_1278(2),
      R => '0'
    );
\tmp_V_135_fu_1278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22925,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_135_fu_1278(3),
      R => '0'
    );
\tmp_V_135_fu_1278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22925,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_135_fu_1278(4),
      R => '0'
    );
\tmp_V_135_fu_1278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22925,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_135_fu_1278(5),
      R => '0'
    );
\tmp_V_135_fu_1278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22925,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_135_fu_1278(6),
      R => '0'
    );
\tmp_V_135_fu_1278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22925,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_135_fu_1278(7),
      R => '0'
    );
\tmp_V_135_fu_1278_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22925,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_135_fu_1278(8),
      R => '0'
    );
\tmp_V_135_fu_1278_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22925,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_135_fu_1278(9),
      R => '0'
    );
\tmp_V_136_fu_1282[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => sf_1_fu_738_reg(2),
      I2 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I3 => \tmp_V_136_fu_1282[15]_i_2_n_1\,
      I4 => \^odata_reg[32]_0\,
      I5 => sf_1_fu_738_reg(0),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22926
    );
\tmp_V_136_fu_1282[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(5),
      I1 => sf_1_fu_738_reg(4),
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(7),
      I4 => sf_1_fu_738_reg(6),
      O => \tmp_V_136_fu_1282[15]_i_2_n_1\
    );
\tmp_V_136_fu_1282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22926,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_136_fu_1282(0),
      R => '0'
    );
\tmp_V_136_fu_1282_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22926,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_136_fu_1282(10),
      R => '0'
    );
\tmp_V_136_fu_1282_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22926,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_136_fu_1282(11),
      R => '0'
    );
\tmp_V_136_fu_1282_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22926,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_136_fu_1282(12),
      R => '0'
    );
\tmp_V_136_fu_1282_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22926,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_136_fu_1282(13),
      R => '0'
    );
\tmp_V_136_fu_1282_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22926,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_136_fu_1282(14),
      R => '0'
    );
\tmp_V_136_fu_1282_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22926,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_136_fu_1282(15),
      R => '0'
    );
\tmp_V_136_fu_1282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22926,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_136_fu_1282(1),
      R => '0'
    );
\tmp_V_136_fu_1282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22926,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_136_fu_1282(2),
      R => '0'
    );
\tmp_V_136_fu_1282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22926,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_136_fu_1282(3),
      R => '0'
    );
\tmp_V_136_fu_1282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22926,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_136_fu_1282(4),
      R => '0'
    );
\tmp_V_136_fu_1282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22926,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_136_fu_1282(5),
      R => '0'
    );
\tmp_V_136_fu_1282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22926,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_136_fu_1282(6),
      R => '0'
    );
\tmp_V_136_fu_1282_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22926,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_136_fu_1282(7),
      R => '0'
    );
\tmp_V_136_fu_1282_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22926,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_136_fu_1282(8),
      R => '0'
    );
\tmp_V_136_fu_1282_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22926,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_136_fu_1282(9),
      R => '0'
    );
\tmp_V_137_fu_1286[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => sf_1_fu_738_reg(0),
      I3 => \tmp_V_136_fu_1282[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22927
    );
\tmp_V_137_fu_1286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22927,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_137_fu_1286(0),
      R => '0'
    );
\tmp_V_137_fu_1286_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22927,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_137_fu_1286(10),
      R => '0'
    );
\tmp_V_137_fu_1286_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22927,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_137_fu_1286(11),
      R => '0'
    );
\tmp_V_137_fu_1286_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22927,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_137_fu_1286(12),
      R => '0'
    );
\tmp_V_137_fu_1286_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22927,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_137_fu_1286(13),
      R => '0'
    );
\tmp_V_137_fu_1286_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22927,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_137_fu_1286(14),
      R => '0'
    );
\tmp_V_137_fu_1286_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22927,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_137_fu_1286(15),
      R => '0'
    );
\tmp_V_137_fu_1286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22927,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_137_fu_1286(1),
      R => '0'
    );
\tmp_V_137_fu_1286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22927,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_137_fu_1286(2),
      R => '0'
    );
\tmp_V_137_fu_1286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22927,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_137_fu_1286(3),
      R => '0'
    );
\tmp_V_137_fu_1286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22927,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_137_fu_1286(4),
      R => '0'
    );
\tmp_V_137_fu_1286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22927,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_137_fu_1286(5),
      R => '0'
    );
\tmp_V_137_fu_1286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22927,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_137_fu_1286(6),
      R => '0'
    );
\tmp_V_137_fu_1286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22927,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_137_fu_1286(7),
      R => '0'
    );
\tmp_V_137_fu_1286_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22927,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_137_fu_1286(8),
      R => '0'
    );
\tmp_V_137_fu_1286_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22927,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_137_fu_1286(9),
      R => '0'
    );
\tmp_V_138_fu_1290[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => sf_1_fu_738_reg(0),
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_136_fu_1282[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22928
    );
\tmp_V_138_fu_1290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22928,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_138_fu_1290(0),
      R => '0'
    );
\tmp_V_138_fu_1290_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22928,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_138_fu_1290(10),
      R => '0'
    );
\tmp_V_138_fu_1290_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22928,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_138_fu_1290(11),
      R => '0'
    );
\tmp_V_138_fu_1290_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22928,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_138_fu_1290(12),
      R => '0'
    );
\tmp_V_138_fu_1290_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22928,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_138_fu_1290(13),
      R => '0'
    );
\tmp_V_138_fu_1290_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22928,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_138_fu_1290(14),
      R => '0'
    );
\tmp_V_138_fu_1290_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22928,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_138_fu_1290(15),
      R => '0'
    );
\tmp_V_138_fu_1290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22928,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_138_fu_1290(1),
      R => '0'
    );
\tmp_V_138_fu_1290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22928,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_138_fu_1290(2),
      R => '0'
    );
\tmp_V_138_fu_1290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22928,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_138_fu_1290(3),
      R => '0'
    );
\tmp_V_138_fu_1290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22928,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_138_fu_1290(4),
      R => '0'
    );
\tmp_V_138_fu_1290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22928,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_138_fu_1290(5),
      R => '0'
    );
\tmp_V_138_fu_1290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22928,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_138_fu_1290(6),
      R => '0'
    );
\tmp_V_138_fu_1290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22928,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_138_fu_1290(7),
      R => '0'
    );
\tmp_V_138_fu_1290_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22928,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_138_fu_1290(8),
      R => '0'
    );
\tmp_V_138_fu_1290_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22928,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_138_fu_1290(9),
      R => '0'
    );
\tmp_V_139_fu_1294[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => sf_1_fu_738_reg(0),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_136_fu_1282[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22929
    );
\tmp_V_139_fu_1294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22929,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_139_fu_1294(0),
      R => '0'
    );
\tmp_V_139_fu_1294_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22929,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_139_fu_1294(10),
      R => '0'
    );
\tmp_V_139_fu_1294_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22929,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_139_fu_1294(11),
      R => '0'
    );
\tmp_V_139_fu_1294_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22929,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_139_fu_1294(12),
      R => '0'
    );
\tmp_V_139_fu_1294_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22929,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_139_fu_1294(13),
      R => '0'
    );
\tmp_V_139_fu_1294_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22929,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_139_fu_1294(14),
      R => '0'
    );
\tmp_V_139_fu_1294_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22929,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_139_fu_1294(15),
      R => '0'
    );
\tmp_V_139_fu_1294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22929,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_139_fu_1294(1),
      R => '0'
    );
\tmp_V_139_fu_1294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22929,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_139_fu_1294(2),
      R => '0'
    );
\tmp_V_139_fu_1294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22929,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_139_fu_1294(3),
      R => '0'
    );
\tmp_V_139_fu_1294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22929,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_139_fu_1294(4),
      R => '0'
    );
\tmp_V_139_fu_1294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22929,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_139_fu_1294(5),
      R => '0'
    );
\tmp_V_139_fu_1294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22929,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_139_fu_1294(6),
      R => '0'
    );
\tmp_V_139_fu_1294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22929,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_139_fu_1294(7),
      R => '0'
    );
\tmp_V_139_fu_1294_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22929,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_139_fu_1294(8),
      R => '0'
    );
\tmp_V_139_fu_1294_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_22929,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_139_fu_1294(9),
      R => '0'
    );
\tmp_V_13_fu_790[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I3 => \tmp_V_13_fu_790[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292171170_out
    );
\tmp_V_13_fu_790[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => \tmp_V_fu_742[15]_i_4_n_1\,
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(7),
      I4 => sf_1_fu_738_reg(8),
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_13_fu_790[15]_i_2_n_1\
    );
\tmp_V_13_fu_790_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292171170_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_13_fu_790(0),
      R => '0'
    );
\tmp_V_13_fu_790_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292171170_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_13_fu_790(10),
      R => '0'
    );
\tmp_V_13_fu_790_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292171170_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_13_fu_790(11),
      R => '0'
    );
\tmp_V_13_fu_790_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292171170_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_13_fu_790(12),
      R => '0'
    );
\tmp_V_13_fu_790_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292171170_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_13_fu_790(13),
      R => '0'
    );
\tmp_V_13_fu_790_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292171170_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_13_fu_790(14),
      R => '0'
    );
\tmp_V_13_fu_790_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292171170_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_13_fu_790(15),
      R => '0'
    );
\tmp_V_13_fu_790_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292171170_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_13_fu_790(1),
      R => '0'
    );
\tmp_V_13_fu_790_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292171170_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_13_fu_790(2),
      R => '0'
    );
\tmp_V_13_fu_790_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292171170_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_13_fu_790(3),
      R => '0'
    );
\tmp_V_13_fu_790_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292171170_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_13_fu_790(4),
      R => '0'
    );
\tmp_V_13_fu_790_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292171170_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_13_fu_790(5),
      R => '0'
    );
\tmp_V_13_fu_790_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292171170_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_13_fu_790(6),
      R => '0'
    );
\tmp_V_13_fu_790_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292171170_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_13_fu_790(7),
      R => '0'
    );
\tmp_V_13_fu_790_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292171170_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_13_fu_790(8),
      R => '0'
    );
\tmp_V_13_fu_790_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292171170_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_13_fu_790(9),
      R => '0'
    );
\tmp_V_140_fu_1298[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => sf_1_fu_738_reg(0),
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_136_fu_1282[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229210
    );
\tmp_V_140_fu_1298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229210,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_140_fu_1298(0),
      R => '0'
    );
\tmp_V_140_fu_1298_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229210,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_140_fu_1298(10),
      R => '0'
    );
\tmp_V_140_fu_1298_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229210,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_140_fu_1298(11),
      R => '0'
    );
\tmp_V_140_fu_1298_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229210,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_140_fu_1298(12),
      R => '0'
    );
\tmp_V_140_fu_1298_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229210,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_140_fu_1298(13),
      R => '0'
    );
\tmp_V_140_fu_1298_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229210,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_140_fu_1298(14),
      R => '0'
    );
\tmp_V_140_fu_1298_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229210,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_140_fu_1298(15),
      R => '0'
    );
\tmp_V_140_fu_1298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229210,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_140_fu_1298(1),
      R => '0'
    );
\tmp_V_140_fu_1298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229210,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_140_fu_1298(2),
      R => '0'
    );
\tmp_V_140_fu_1298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229210,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_140_fu_1298(3),
      R => '0'
    );
\tmp_V_140_fu_1298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229210,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_140_fu_1298(4),
      R => '0'
    );
\tmp_V_140_fu_1298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229210,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_140_fu_1298(5),
      R => '0'
    );
\tmp_V_140_fu_1298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229210,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_140_fu_1298(6),
      R => '0'
    );
\tmp_V_140_fu_1298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229210,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_140_fu_1298(7),
      R => '0'
    );
\tmp_V_140_fu_1298_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229210,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_140_fu_1298(8),
      R => '0'
    );
\tmp_V_140_fu_1298_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229210,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_140_fu_1298(9),
      R => '0'
    );
\tmp_V_141_fu_1302[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => sf_1_fu_738_reg(0),
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_136_fu_1282[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229211
    );
\tmp_V_141_fu_1302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229211,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_141_fu_1302(0),
      R => '0'
    );
\tmp_V_141_fu_1302_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229211,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_141_fu_1302(10),
      R => '0'
    );
\tmp_V_141_fu_1302_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229211,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_141_fu_1302(11),
      R => '0'
    );
\tmp_V_141_fu_1302_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229211,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_141_fu_1302(12),
      R => '0'
    );
\tmp_V_141_fu_1302_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229211,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_141_fu_1302(13),
      R => '0'
    );
\tmp_V_141_fu_1302_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229211,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_141_fu_1302(14),
      R => '0'
    );
\tmp_V_141_fu_1302_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229211,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_141_fu_1302(15),
      R => '0'
    );
\tmp_V_141_fu_1302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229211,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_141_fu_1302(1),
      R => '0'
    );
\tmp_V_141_fu_1302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229211,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_141_fu_1302(2),
      R => '0'
    );
\tmp_V_141_fu_1302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229211,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_141_fu_1302(3),
      R => '0'
    );
\tmp_V_141_fu_1302_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229211,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_141_fu_1302(4),
      R => '0'
    );
\tmp_V_141_fu_1302_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229211,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_141_fu_1302(5),
      R => '0'
    );
\tmp_V_141_fu_1302_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229211,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_141_fu_1302(6),
      R => '0'
    );
\tmp_V_141_fu_1302_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229211,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_141_fu_1302(7),
      R => '0'
    );
\tmp_V_141_fu_1302_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229211,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_141_fu_1302(8),
      R => '0'
    );
\tmp_V_141_fu_1302_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229211,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_141_fu_1302(9),
      R => '0'
    );
\tmp_V_142_fu_1306[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => sf_1_fu_738_reg(0),
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_136_fu_1282[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229212
    );
\tmp_V_142_fu_1306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229212,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_142_fu_1306(0),
      R => '0'
    );
\tmp_V_142_fu_1306_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229212,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_142_fu_1306(10),
      R => '0'
    );
\tmp_V_142_fu_1306_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229212,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_142_fu_1306(11),
      R => '0'
    );
\tmp_V_142_fu_1306_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229212,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_142_fu_1306(12),
      R => '0'
    );
\tmp_V_142_fu_1306_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229212,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_142_fu_1306(13),
      R => '0'
    );
\tmp_V_142_fu_1306_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229212,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_142_fu_1306(14),
      R => '0'
    );
\tmp_V_142_fu_1306_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229212,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_142_fu_1306(15),
      R => '0'
    );
\tmp_V_142_fu_1306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229212,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_142_fu_1306(1),
      R => '0'
    );
\tmp_V_142_fu_1306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229212,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_142_fu_1306(2),
      R => '0'
    );
\tmp_V_142_fu_1306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229212,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_142_fu_1306(3),
      R => '0'
    );
\tmp_V_142_fu_1306_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229212,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_142_fu_1306(4),
      R => '0'
    );
\tmp_V_142_fu_1306_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229212,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_142_fu_1306(5),
      R => '0'
    );
\tmp_V_142_fu_1306_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229212,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_142_fu_1306(6),
      R => '0'
    );
\tmp_V_142_fu_1306_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229212,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_142_fu_1306(7),
      R => '0'
    );
\tmp_V_142_fu_1306_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229212,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_142_fu_1306(8),
      R => '0'
    );
\tmp_V_142_fu_1306_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229212,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_142_fu_1306(9),
      R => '0'
    );
\tmp_V_143_fu_1310[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => sf_1_fu_738_reg(0),
      I2 => \^odata_reg[32]_0\,
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_136_fu_1282[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229213
    );
\tmp_V_143_fu_1310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229213,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_143_fu_1310(0),
      R => '0'
    );
\tmp_V_143_fu_1310_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229213,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_143_fu_1310(10),
      R => '0'
    );
\tmp_V_143_fu_1310_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229213,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_143_fu_1310(11),
      R => '0'
    );
\tmp_V_143_fu_1310_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229213,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_143_fu_1310(12),
      R => '0'
    );
\tmp_V_143_fu_1310_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229213,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_143_fu_1310(13),
      R => '0'
    );
\tmp_V_143_fu_1310_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229213,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_143_fu_1310(14),
      R => '0'
    );
\tmp_V_143_fu_1310_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229213,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_143_fu_1310(15),
      R => '0'
    );
\tmp_V_143_fu_1310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229213,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_143_fu_1310(1),
      R => '0'
    );
\tmp_V_143_fu_1310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229213,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_143_fu_1310(2),
      R => '0'
    );
\tmp_V_143_fu_1310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229213,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_143_fu_1310(3),
      R => '0'
    );
\tmp_V_143_fu_1310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229213,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_143_fu_1310(4),
      R => '0'
    );
\tmp_V_143_fu_1310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229213,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_143_fu_1310(5),
      R => '0'
    );
\tmp_V_143_fu_1310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229213,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_143_fu_1310(6),
      R => '0'
    );
\tmp_V_143_fu_1310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229213,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_143_fu_1310(7),
      R => '0'
    );
\tmp_V_143_fu_1310_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229213,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_143_fu_1310(8),
      R => '0'
    );
\tmp_V_143_fu_1310_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229213,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_143_fu_1310(9),
      R => '0'
    );
\tmp_V_144_fu_1314[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => sf_1_fu_738_reg(0),
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_136_fu_1282[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229214
    );
\tmp_V_144_fu_1314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229214,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_144_fu_1314(0),
      R => '0'
    );
\tmp_V_144_fu_1314_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229214,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_144_fu_1314(10),
      R => '0'
    );
\tmp_V_144_fu_1314_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229214,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_144_fu_1314(11),
      R => '0'
    );
\tmp_V_144_fu_1314_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229214,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_144_fu_1314(12),
      R => '0'
    );
\tmp_V_144_fu_1314_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229214,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_144_fu_1314(13),
      R => '0'
    );
\tmp_V_144_fu_1314_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229214,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_144_fu_1314(14),
      R => '0'
    );
\tmp_V_144_fu_1314_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229214,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_144_fu_1314(15),
      R => '0'
    );
\tmp_V_144_fu_1314_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229214,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_144_fu_1314(1),
      R => '0'
    );
\tmp_V_144_fu_1314_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229214,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_144_fu_1314(2),
      R => '0'
    );
\tmp_V_144_fu_1314_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229214,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_144_fu_1314(3),
      R => '0'
    );
\tmp_V_144_fu_1314_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229214,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_144_fu_1314(4),
      R => '0'
    );
\tmp_V_144_fu_1314_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229214,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_144_fu_1314(5),
      R => '0'
    );
\tmp_V_144_fu_1314_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229214,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_144_fu_1314(6),
      R => '0'
    );
\tmp_V_144_fu_1314_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229214,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_144_fu_1314(7),
      R => '0'
    );
\tmp_V_144_fu_1314_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229214,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_144_fu_1314(8),
      R => '0'
    );
\tmp_V_144_fu_1314_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229214,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_144_fu_1314(9),
      R => '0'
    );
\tmp_V_145_fu_1318[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_145_fu_1318[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229215
    );
\tmp_V_145_fu_1318[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(8),
      I1 => sf_1_fu_738_reg(7),
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(4),
      I4 => sf_1_fu_738_reg(5),
      O => \tmp_V_145_fu_1318[15]_i_2_n_1\
    );
\tmp_V_145_fu_1318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229215,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_145_fu_1318(0),
      R => '0'
    );
\tmp_V_145_fu_1318_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229215,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_145_fu_1318(10),
      R => '0'
    );
\tmp_V_145_fu_1318_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229215,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_145_fu_1318(11),
      R => '0'
    );
\tmp_V_145_fu_1318_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229215,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_145_fu_1318(12),
      R => '0'
    );
\tmp_V_145_fu_1318_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229215,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_145_fu_1318(13),
      R => '0'
    );
\tmp_V_145_fu_1318_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229215,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_145_fu_1318(14),
      R => '0'
    );
\tmp_V_145_fu_1318_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229215,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_145_fu_1318(15),
      R => '0'
    );
\tmp_V_145_fu_1318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229215,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_145_fu_1318(1),
      R => '0'
    );
\tmp_V_145_fu_1318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229215,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_145_fu_1318(2),
      R => '0'
    );
\tmp_V_145_fu_1318_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229215,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_145_fu_1318(3),
      R => '0'
    );
\tmp_V_145_fu_1318_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229215,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_145_fu_1318(4),
      R => '0'
    );
\tmp_V_145_fu_1318_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229215,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_145_fu_1318(5),
      R => '0'
    );
\tmp_V_145_fu_1318_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229215,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_145_fu_1318(6),
      R => '0'
    );
\tmp_V_145_fu_1318_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229215,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_145_fu_1318(7),
      R => '0'
    );
\tmp_V_145_fu_1318_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229215,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_145_fu_1318(8),
      R => '0'
    );
\tmp_V_145_fu_1318_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229215,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_145_fu_1318(9),
      R => '0'
    );
\tmp_V_146_fu_1322[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_145_fu_1318[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229216
    );
\tmp_V_146_fu_1322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229216,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_146_fu_1322(0),
      R => '0'
    );
\tmp_V_146_fu_1322_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229216,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_146_fu_1322(10),
      R => '0'
    );
\tmp_V_146_fu_1322_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229216,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_146_fu_1322(11),
      R => '0'
    );
\tmp_V_146_fu_1322_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229216,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_146_fu_1322(12),
      R => '0'
    );
\tmp_V_146_fu_1322_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229216,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_146_fu_1322(13),
      R => '0'
    );
\tmp_V_146_fu_1322_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229216,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_146_fu_1322(14),
      R => '0'
    );
\tmp_V_146_fu_1322_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229216,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_146_fu_1322(15),
      R => '0'
    );
\tmp_V_146_fu_1322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229216,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_146_fu_1322(1),
      R => '0'
    );
\tmp_V_146_fu_1322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229216,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_146_fu_1322(2),
      R => '0'
    );
\tmp_V_146_fu_1322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229216,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_146_fu_1322(3),
      R => '0'
    );
\tmp_V_146_fu_1322_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229216,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_146_fu_1322(4),
      R => '0'
    );
\tmp_V_146_fu_1322_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229216,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_146_fu_1322(5),
      R => '0'
    );
\tmp_V_146_fu_1322_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229216,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_146_fu_1322(6),
      R => '0'
    );
\tmp_V_146_fu_1322_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229216,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_146_fu_1322(7),
      R => '0'
    );
\tmp_V_146_fu_1322_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229216,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_146_fu_1322(8),
      R => '0'
    );
\tmp_V_146_fu_1322_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229216,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_146_fu_1322(9),
      R => '0'
    );
\tmp_V_147_fu_1326[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_145_fu_1318[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229217
    );
\tmp_V_147_fu_1326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229217,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_147_fu_1326(0),
      R => '0'
    );
\tmp_V_147_fu_1326_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229217,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_147_fu_1326(10),
      R => '0'
    );
\tmp_V_147_fu_1326_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229217,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_147_fu_1326(11),
      R => '0'
    );
\tmp_V_147_fu_1326_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229217,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_147_fu_1326(12),
      R => '0'
    );
\tmp_V_147_fu_1326_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229217,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_147_fu_1326(13),
      R => '0'
    );
\tmp_V_147_fu_1326_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229217,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_147_fu_1326(14),
      R => '0'
    );
\tmp_V_147_fu_1326_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229217,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_147_fu_1326(15),
      R => '0'
    );
\tmp_V_147_fu_1326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229217,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_147_fu_1326(1),
      R => '0'
    );
\tmp_V_147_fu_1326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229217,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_147_fu_1326(2),
      R => '0'
    );
\tmp_V_147_fu_1326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229217,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_147_fu_1326(3),
      R => '0'
    );
\tmp_V_147_fu_1326_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229217,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_147_fu_1326(4),
      R => '0'
    );
\tmp_V_147_fu_1326_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229217,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_147_fu_1326(5),
      R => '0'
    );
\tmp_V_147_fu_1326_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229217,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_147_fu_1326(6),
      R => '0'
    );
\tmp_V_147_fu_1326_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229217,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_147_fu_1326(7),
      R => '0'
    );
\tmp_V_147_fu_1326_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229217,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_147_fu_1326(8),
      R => '0'
    );
\tmp_V_147_fu_1326_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229217,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_147_fu_1326(9),
      R => '0'
    );
\tmp_V_148_fu_1330[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_145_fu_1318[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229218
    );
\tmp_V_148_fu_1330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229218,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_148_fu_1330(0),
      R => '0'
    );
\tmp_V_148_fu_1330_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229218,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_148_fu_1330(10),
      R => '0'
    );
\tmp_V_148_fu_1330_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229218,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_148_fu_1330(11),
      R => '0'
    );
\tmp_V_148_fu_1330_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229218,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_148_fu_1330(12),
      R => '0'
    );
\tmp_V_148_fu_1330_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229218,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_148_fu_1330(13),
      R => '0'
    );
\tmp_V_148_fu_1330_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229218,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_148_fu_1330(14),
      R => '0'
    );
\tmp_V_148_fu_1330_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229218,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_148_fu_1330(15),
      R => '0'
    );
\tmp_V_148_fu_1330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229218,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_148_fu_1330(1),
      R => '0'
    );
\tmp_V_148_fu_1330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229218,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_148_fu_1330(2),
      R => '0'
    );
\tmp_V_148_fu_1330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229218,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_148_fu_1330(3),
      R => '0'
    );
\tmp_V_148_fu_1330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229218,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_148_fu_1330(4),
      R => '0'
    );
\tmp_V_148_fu_1330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229218,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_148_fu_1330(5),
      R => '0'
    );
\tmp_V_148_fu_1330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229218,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_148_fu_1330(6),
      R => '0'
    );
\tmp_V_148_fu_1330_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229218,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_148_fu_1330(7),
      R => '0'
    );
\tmp_V_148_fu_1330_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229218,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_148_fu_1330(8),
      R => '0'
    );
\tmp_V_148_fu_1330_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229218,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_148_fu_1330(9),
      R => '0'
    );
\tmp_V_149_fu_1334[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I3 => \tmp_V_145_fu_1318[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_149_fu_1334[15]_i_1_n_1\
    );
\tmp_V_149_fu_1334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_149_fu_1334[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_149_fu_1334(0),
      R => '0'
    );
\tmp_V_149_fu_1334_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_149_fu_1334[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_149_fu_1334(10),
      R => '0'
    );
\tmp_V_149_fu_1334_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_149_fu_1334[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_149_fu_1334(11),
      R => '0'
    );
\tmp_V_149_fu_1334_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_149_fu_1334[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_149_fu_1334(12),
      R => '0'
    );
\tmp_V_149_fu_1334_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_149_fu_1334[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_149_fu_1334(13),
      R => '0'
    );
\tmp_V_149_fu_1334_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_149_fu_1334[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_149_fu_1334(14),
      R => '0'
    );
\tmp_V_149_fu_1334_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_149_fu_1334[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_149_fu_1334(15),
      R => '0'
    );
\tmp_V_149_fu_1334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_149_fu_1334[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_149_fu_1334(1),
      R => '0'
    );
\tmp_V_149_fu_1334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_149_fu_1334[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_149_fu_1334(2),
      R => '0'
    );
\tmp_V_149_fu_1334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_149_fu_1334[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_149_fu_1334(3),
      R => '0'
    );
\tmp_V_149_fu_1334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_149_fu_1334[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_149_fu_1334(4),
      R => '0'
    );
\tmp_V_149_fu_1334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_149_fu_1334[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_149_fu_1334(5),
      R => '0'
    );
\tmp_V_149_fu_1334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_149_fu_1334[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_149_fu_1334(6),
      R => '0'
    );
\tmp_V_149_fu_1334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_149_fu_1334[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_149_fu_1334(7),
      R => '0'
    );
\tmp_V_149_fu_1334_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_149_fu_1334[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_149_fu_1334(8),
      R => '0'
    );
\tmp_V_149_fu_1334_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_149_fu_1334[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_149_fu_1334(9),
      R => '0'
    );
\tmp_V_14_fu_794[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_13_fu_790[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292172171_out
    );
\tmp_V_14_fu_794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292172171_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_14_fu_794(0),
      R => '0'
    );
\tmp_V_14_fu_794_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292172171_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_14_fu_794(10),
      R => '0'
    );
\tmp_V_14_fu_794_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292172171_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_14_fu_794(11),
      R => '0'
    );
\tmp_V_14_fu_794_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292172171_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_14_fu_794(12),
      R => '0'
    );
\tmp_V_14_fu_794_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292172171_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_14_fu_794(13),
      R => '0'
    );
\tmp_V_14_fu_794_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292172171_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_14_fu_794(14),
      R => '0'
    );
\tmp_V_14_fu_794_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292172171_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_14_fu_794(15),
      R => '0'
    );
\tmp_V_14_fu_794_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292172171_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_14_fu_794(1),
      R => '0'
    );
\tmp_V_14_fu_794_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292172171_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_14_fu_794(2),
      R => '0'
    );
\tmp_V_14_fu_794_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292172171_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_14_fu_794(3),
      R => '0'
    );
\tmp_V_14_fu_794_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292172171_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_14_fu_794(4),
      R => '0'
    );
\tmp_V_14_fu_794_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292172171_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_14_fu_794(5),
      R => '0'
    );
\tmp_V_14_fu_794_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292172171_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_14_fu_794(6),
      R => '0'
    );
\tmp_V_14_fu_794_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292172171_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_14_fu_794(7),
      R => '0'
    );
\tmp_V_14_fu_794_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292172171_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_14_fu_794(8),
      R => '0'
    );
\tmp_V_14_fu_794_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292172171_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_14_fu_794(9),
      R => '0'
    );
\tmp_V_150_fu_1338[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_145_fu_1318[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_150_fu_1338[15]_i_1_n_1\
    );
\tmp_V_150_fu_1338_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_150_fu_1338[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_150_fu_1338(0),
      R => '0'
    );
\tmp_V_150_fu_1338_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_150_fu_1338[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_150_fu_1338(10),
      R => '0'
    );
\tmp_V_150_fu_1338_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_150_fu_1338[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_150_fu_1338(11),
      R => '0'
    );
\tmp_V_150_fu_1338_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_150_fu_1338[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_150_fu_1338(12),
      R => '0'
    );
\tmp_V_150_fu_1338_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_150_fu_1338[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_150_fu_1338(13),
      R => '0'
    );
\tmp_V_150_fu_1338_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_150_fu_1338[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_150_fu_1338(14),
      R => '0'
    );
\tmp_V_150_fu_1338_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_150_fu_1338[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_150_fu_1338(15),
      R => '0'
    );
\tmp_V_150_fu_1338_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_150_fu_1338[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_150_fu_1338(1),
      R => '0'
    );
\tmp_V_150_fu_1338_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_150_fu_1338[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_150_fu_1338(2),
      R => '0'
    );
\tmp_V_150_fu_1338_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_150_fu_1338[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_150_fu_1338(3),
      R => '0'
    );
\tmp_V_150_fu_1338_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_150_fu_1338[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_150_fu_1338(4),
      R => '0'
    );
\tmp_V_150_fu_1338_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_150_fu_1338[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_150_fu_1338(5),
      R => '0'
    );
\tmp_V_150_fu_1338_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_150_fu_1338[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_150_fu_1338(6),
      R => '0'
    );
\tmp_V_150_fu_1338_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_150_fu_1338[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_150_fu_1338(7),
      R => '0'
    );
\tmp_V_150_fu_1338_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_150_fu_1338[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_150_fu_1338(8),
      R => '0'
    );
\tmp_V_150_fu_1338_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_150_fu_1338[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_150_fu_1338(9),
      R => '0'
    );
\tmp_V_151_fu_1342[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_145_fu_1318[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_151_fu_1342[15]_i_1_n_1\
    );
\tmp_V_151_fu_1342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_151_fu_1342[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_151_fu_1342(0),
      R => '0'
    );
\tmp_V_151_fu_1342_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_151_fu_1342[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_151_fu_1342(10),
      R => '0'
    );
\tmp_V_151_fu_1342_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_151_fu_1342[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_151_fu_1342(11),
      R => '0'
    );
\tmp_V_151_fu_1342_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_151_fu_1342[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_151_fu_1342(12),
      R => '0'
    );
\tmp_V_151_fu_1342_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_151_fu_1342[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_151_fu_1342(13),
      R => '0'
    );
\tmp_V_151_fu_1342_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_151_fu_1342[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_151_fu_1342(14),
      R => '0'
    );
\tmp_V_151_fu_1342_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_151_fu_1342[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_151_fu_1342(15),
      R => '0'
    );
\tmp_V_151_fu_1342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_151_fu_1342[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_151_fu_1342(1),
      R => '0'
    );
\tmp_V_151_fu_1342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_151_fu_1342[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_151_fu_1342(2),
      R => '0'
    );
\tmp_V_151_fu_1342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_151_fu_1342[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_151_fu_1342(3),
      R => '0'
    );
\tmp_V_151_fu_1342_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_151_fu_1342[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_151_fu_1342(4),
      R => '0'
    );
\tmp_V_151_fu_1342_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_151_fu_1342[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_151_fu_1342(5),
      R => '0'
    );
\tmp_V_151_fu_1342_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_151_fu_1342[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_151_fu_1342(6),
      R => '0'
    );
\tmp_V_151_fu_1342_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_151_fu_1342[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_151_fu_1342(7),
      R => '0'
    );
\tmp_V_151_fu_1342_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_151_fu_1342[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_151_fu_1342(8),
      R => '0'
    );
\tmp_V_151_fu_1342_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_151_fu_1342[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_151_fu_1342(9),
      R => '0'
    );
\tmp_V_152_fu_1346[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_145_fu_1318[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_152_fu_1346[15]_i_1_n_1\
    );
\tmp_V_152_fu_1346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1346[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_152_fu_1346(0),
      R => '0'
    );
\tmp_V_152_fu_1346_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1346[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_152_fu_1346(10),
      R => '0'
    );
\tmp_V_152_fu_1346_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1346[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_152_fu_1346(11),
      R => '0'
    );
\tmp_V_152_fu_1346_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1346[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_152_fu_1346(12),
      R => '0'
    );
\tmp_V_152_fu_1346_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1346[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_152_fu_1346(13),
      R => '0'
    );
\tmp_V_152_fu_1346_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1346[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_152_fu_1346(14),
      R => '0'
    );
\tmp_V_152_fu_1346_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1346[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_152_fu_1346(15),
      R => '0'
    );
\tmp_V_152_fu_1346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1346[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_152_fu_1346(1),
      R => '0'
    );
\tmp_V_152_fu_1346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1346[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_152_fu_1346(2),
      R => '0'
    );
\tmp_V_152_fu_1346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1346[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_152_fu_1346(3),
      R => '0'
    );
\tmp_V_152_fu_1346_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1346[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_152_fu_1346(4),
      R => '0'
    );
\tmp_V_152_fu_1346_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1346[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_152_fu_1346(5),
      R => '0'
    );
\tmp_V_152_fu_1346_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1346[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_152_fu_1346(6),
      R => '0'
    );
\tmp_V_152_fu_1346_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1346[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_152_fu_1346(7),
      R => '0'
    );
\tmp_V_152_fu_1346_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1346[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_152_fu_1346(8),
      R => '0'
    );
\tmp_V_152_fu_1346_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_152_fu_1346[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_152_fu_1346(9),
      R => '0'
    );
\tmp_V_153_fu_1350[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I3 => sf_1_fu_738_reg(2),
      I4 => \tmp_V_145_fu_1318[15]_i_2_n_1\,
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229223
    );
\tmp_V_153_fu_1350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229223,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_153_fu_1350(0),
      R => '0'
    );
\tmp_V_153_fu_1350_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229223,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_153_fu_1350(10),
      R => '0'
    );
\tmp_V_153_fu_1350_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229223,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_153_fu_1350(11),
      R => '0'
    );
\tmp_V_153_fu_1350_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229223,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_153_fu_1350(12),
      R => '0'
    );
\tmp_V_153_fu_1350_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229223,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_153_fu_1350(13),
      R => '0'
    );
\tmp_V_153_fu_1350_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229223,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_153_fu_1350(14),
      R => '0'
    );
\tmp_V_153_fu_1350_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229223,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_153_fu_1350(15),
      R => '0'
    );
\tmp_V_153_fu_1350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229223,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_153_fu_1350(1),
      R => '0'
    );
\tmp_V_153_fu_1350_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229223,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_153_fu_1350(2),
      R => '0'
    );
\tmp_V_153_fu_1350_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229223,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_153_fu_1350(3),
      R => '0'
    );
\tmp_V_153_fu_1350_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229223,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_153_fu_1350(4),
      R => '0'
    );
\tmp_V_153_fu_1350_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229223,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_153_fu_1350(5),
      R => '0'
    );
\tmp_V_153_fu_1350_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229223,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_153_fu_1350(6),
      R => '0'
    );
\tmp_V_153_fu_1350_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229223,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_153_fu_1350(7),
      R => '0'
    );
\tmp_V_153_fu_1350_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229223,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_153_fu_1350(8),
      R => '0'
    );
\tmp_V_153_fu_1350_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229223,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_153_fu_1350(9),
      R => '0'
    );
\tmp_V_154_fu_1354[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => sf_1_fu_738_reg(2),
      I4 => \tmp_V_145_fu_1318[15]_i_2_n_1\,
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229224
    );
\tmp_V_154_fu_1354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229224,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_154_fu_1354(0),
      R => '0'
    );
\tmp_V_154_fu_1354_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229224,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_154_fu_1354(10),
      R => '0'
    );
\tmp_V_154_fu_1354_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229224,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_154_fu_1354(11),
      R => '0'
    );
\tmp_V_154_fu_1354_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229224,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_154_fu_1354(12),
      R => '0'
    );
\tmp_V_154_fu_1354_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229224,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_154_fu_1354(13),
      R => '0'
    );
\tmp_V_154_fu_1354_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229224,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_154_fu_1354(14),
      R => '0'
    );
\tmp_V_154_fu_1354_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229224,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_154_fu_1354(15),
      R => '0'
    );
\tmp_V_154_fu_1354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229224,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_154_fu_1354(1),
      R => '0'
    );
\tmp_V_154_fu_1354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229224,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_154_fu_1354(2),
      R => '0'
    );
\tmp_V_154_fu_1354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229224,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_154_fu_1354(3),
      R => '0'
    );
\tmp_V_154_fu_1354_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229224,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_154_fu_1354(4),
      R => '0'
    );
\tmp_V_154_fu_1354_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229224,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_154_fu_1354(5),
      R => '0'
    );
\tmp_V_154_fu_1354_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229224,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_154_fu_1354(6),
      R => '0'
    );
\tmp_V_154_fu_1354_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229224,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_154_fu_1354(7),
      R => '0'
    );
\tmp_V_154_fu_1354_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229224,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_154_fu_1354(8),
      R => '0'
    );
\tmp_V_154_fu_1354_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229224,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_154_fu_1354(9),
      R => '0'
    );
\tmp_V_155_fu_1358[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => sf_1_fu_738_reg(2),
      I4 => \tmp_V_145_fu_1318[15]_i_2_n_1\,
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229225
    );
\tmp_V_155_fu_1358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229225,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_155_fu_1358(0),
      R => '0'
    );
\tmp_V_155_fu_1358_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229225,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_155_fu_1358(10),
      R => '0'
    );
\tmp_V_155_fu_1358_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229225,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_155_fu_1358(11),
      R => '0'
    );
\tmp_V_155_fu_1358_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229225,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_155_fu_1358(12),
      R => '0'
    );
\tmp_V_155_fu_1358_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229225,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_155_fu_1358(13),
      R => '0'
    );
\tmp_V_155_fu_1358_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229225,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_155_fu_1358(14),
      R => '0'
    );
\tmp_V_155_fu_1358_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229225,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_155_fu_1358(15),
      R => '0'
    );
\tmp_V_155_fu_1358_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229225,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_155_fu_1358(1),
      R => '0'
    );
\tmp_V_155_fu_1358_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229225,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_155_fu_1358(2),
      R => '0'
    );
\tmp_V_155_fu_1358_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229225,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_155_fu_1358(3),
      R => '0'
    );
\tmp_V_155_fu_1358_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229225,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_155_fu_1358(4),
      R => '0'
    );
\tmp_V_155_fu_1358_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229225,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_155_fu_1358(5),
      R => '0'
    );
\tmp_V_155_fu_1358_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229225,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_155_fu_1358(6),
      R => '0'
    );
\tmp_V_155_fu_1358_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229225,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_155_fu_1358(7),
      R => '0'
    );
\tmp_V_155_fu_1358_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229225,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_155_fu_1358(8),
      R => '0'
    );
\tmp_V_155_fu_1358_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229225,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_155_fu_1358(9),
      R => '0'
    );
\tmp_V_156_fu_1362[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => sf_1_fu_738_reg(2),
      I4 => \tmp_V_145_fu_1318[15]_i_2_n_1\,
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229226
    );
\tmp_V_156_fu_1362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229226,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_156_fu_1362(0),
      R => '0'
    );
\tmp_V_156_fu_1362_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229226,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_156_fu_1362(10),
      R => '0'
    );
\tmp_V_156_fu_1362_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229226,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_156_fu_1362(11),
      R => '0'
    );
\tmp_V_156_fu_1362_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229226,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_156_fu_1362(12),
      R => '0'
    );
\tmp_V_156_fu_1362_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229226,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_156_fu_1362(13),
      R => '0'
    );
\tmp_V_156_fu_1362_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229226,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_156_fu_1362(14),
      R => '0'
    );
\tmp_V_156_fu_1362_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229226,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_156_fu_1362(15),
      R => '0'
    );
\tmp_V_156_fu_1362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229226,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_156_fu_1362(1),
      R => '0'
    );
\tmp_V_156_fu_1362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229226,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_156_fu_1362(2),
      R => '0'
    );
\tmp_V_156_fu_1362_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229226,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_156_fu_1362(3),
      R => '0'
    );
\tmp_V_156_fu_1362_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229226,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_156_fu_1362(4),
      R => '0'
    );
\tmp_V_156_fu_1362_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229226,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_156_fu_1362(5),
      R => '0'
    );
\tmp_V_156_fu_1362_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229226,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_156_fu_1362(6),
      R => '0'
    );
\tmp_V_156_fu_1362_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229226,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_156_fu_1362(7),
      R => '0'
    );
\tmp_V_156_fu_1362_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229226,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_156_fu_1362(8),
      R => '0'
    );
\tmp_V_156_fu_1362_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229226,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_156_fu_1362(9),
      R => '0'
    );
\tmp_V_157_fu_1366[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I3 => \tmp_V_145_fu_1318[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_157_fu_1366[15]_i_1_n_1\
    );
\tmp_V_157_fu_1366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_157_fu_1366[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_157_fu_1366(0),
      R => '0'
    );
\tmp_V_157_fu_1366_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_157_fu_1366[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_157_fu_1366(10),
      R => '0'
    );
\tmp_V_157_fu_1366_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_157_fu_1366[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_157_fu_1366(11),
      R => '0'
    );
\tmp_V_157_fu_1366_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_157_fu_1366[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_157_fu_1366(12),
      R => '0'
    );
\tmp_V_157_fu_1366_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_157_fu_1366[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_157_fu_1366(13),
      R => '0'
    );
\tmp_V_157_fu_1366_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_157_fu_1366[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_157_fu_1366(14),
      R => '0'
    );
\tmp_V_157_fu_1366_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_157_fu_1366[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_157_fu_1366(15),
      R => '0'
    );
\tmp_V_157_fu_1366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_157_fu_1366[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_157_fu_1366(1),
      R => '0'
    );
\tmp_V_157_fu_1366_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_157_fu_1366[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_157_fu_1366(2),
      R => '0'
    );
\tmp_V_157_fu_1366_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_157_fu_1366[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_157_fu_1366(3),
      R => '0'
    );
\tmp_V_157_fu_1366_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_157_fu_1366[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_157_fu_1366(4),
      R => '0'
    );
\tmp_V_157_fu_1366_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_157_fu_1366[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_157_fu_1366(5),
      R => '0'
    );
\tmp_V_157_fu_1366_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_157_fu_1366[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_157_fu_1366(6),
      R => '0'
    );
\tmp_V_157_fu_1366_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_157_fu_1366[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_157_fu_1366(7),
      R => '0'
    );
\tmp_V_157_fu_1366_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_157_fu_1366[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_157_fu_1366(8),
      R => '0'
    );
\tmp_V_157_fu_1366_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_157_fu_1366[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_157_fu_1366(9),
      R => '0'
    );
\tmp_V_158_fu_1370[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_145_fu_1318[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_158_fu_1370[15]_i_1_n_1\
    );
\tmp_V_158_fu_1370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_158_fu_1370[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_158_fu_1370(0),
      R => '0'
    );
\tmp_V_158_fu_1370_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_158_fu_1370[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_158_fu_1370(10),
      R => '0'
    );
\tmp_V_158_fu_1370_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_158_fu_1370[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_158_fu_1370(11),
      R => '0'
    );
\tmp_V_158_fu_1370_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_158_fu_1370[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_158_fu_1370(12),
      R => '0'
    );
\tmp_V_158_fu_1370_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_158_fu_1370[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_158_fu_1370(13),
      R => '0'
    );
\tmp_V_158_fu_1370_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_158_fu_1370[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_158_fu_1370(14),
      R => '0'
    );
\tmp_V_158_fu_1370_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_158_fu_1370[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_158_fu_1370(15),
      R => '0'
    );
\tmp_V_158_fu_1370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_158_fu_1370[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_158_fu_1370(1),
      R => '0'
    );
\tmp_V_158_fu_1370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_158_fu_1370[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_158_fu_1370(2),
      R => '0'
    );
\tmp_V_158_fu_1370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_158_fu_1370[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_158_fu_1370(3),
      R => '0'
    );
\tmp_V_158_fu_1370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_158_fu_1370[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_158_fu_1370(4),
      R => '0'
    );
\tmp_V_158_fu_1370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_158_fu_1370[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_158_fu_1370(5),
      R => '0'
    );
\tmp_V_158_fu_1370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_158_fu_1370[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_158_fu_1370(6),
      R => '0'
    );
\tmp_V_158_fu_1370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_158_fu_1370[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_158_fu_1370(7),
      R => '0'
    );
\tmp_V_158_fu_1370_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_158_fu_1370[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_158_fu_1370(8),
      R => '0'
    );
\tmp_V_158_fu_1370_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_158_fu_1370[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_158_fu_1370(9),
      R => '0'
    );
\tmp_V_159_fu_1374[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_145_fu_1318[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_159_fu_1374[15]_i_1_n_1\
    );
\tmp_V_159_fu_1374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_159_fu_1374[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_159_fu_1374(0),
      R => '0'
    );
\tmp_V_159_fu_1374_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_159_fu_1374[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_159_fu_1374(10),
      R => '0'
    );
\tmp_V_159_fu_1374_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_159_fu_1374[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_159_fu_1374(11),
      R => '0'
    );
\tmp_V_159_fu_1374_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_159_fu_1374[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_159_fu_1374(12),
      R => '0'
    );
\tmp_V_159_fu_1374_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_159_fu_1374[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_159_fu_1374(13),
      R => '0'
    );
\tmp_V_159_fu_1374_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_159_fu_1374[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_159_fu_1374(14),
      R => '0'
    );
\tmp_V_159_fu_1374_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_159_fu_1374[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_159_fu_1374(15),
      R => '0'
    );
\tmp_V_159_fu_1374_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_159_fu_1374[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_159_fu_1374(1),
      R => '0'
    );
\tmp_V_159_fu_1374_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_159_fu_1374[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_159_fu_1374(2),
      R => '0'
    );
\tmp_V_159_fu_1374_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_159_fu_1374[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_159_fu_1374(3),
      R => '0'
    );
\tmp_V_159_fu_1374_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_159_fu_1374[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_159_fu_1374(4),
      R => '0'
    );
\tmp_V_159_fu_1374_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_159_fu_1374[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_159_fu_1374(5),
      R => '0'
    );
\tmp_V_159_fu_1374_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_159_fu_1374[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_159_fu_1374(6),
      R => '0'
    );
\tmp_V_159_fu_1374_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_159_fu_1374[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_159_fu_1374(7),
      R => '0'
    );
\tmp_V_159_fu_1374_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_159_fu_1374[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_159_fu_1374(8),
      R => '0'
    );
\tmp_V_159_fu_1374_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_159_fu_1374[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_159_fu_1374(9),
      R => '0'
    );
\tmp_V_15_fu_798[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_13_fu_790[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292173172_out
    );
\tmp_V_15_fu_798_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292173172_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_15_fu_798(0),
      R => '0'
    );
\tmp_V_15_fu_798_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292173172_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_15_fu_798(10),
      R => '0'
    );
\tmp_V_15_fu_798_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292173172_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_15_fu_798(11),
      R => '0'
    );
\tmp_V_15_fu_798_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292173172_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_15_fu_798(12),
      R => '0'
    );
\tmp_V_15_fu_798_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292173172_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_15_fu_798(13),
      R => '0'
    );
\tmp_V_15_fu_798_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292173172_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_15_fu_798(14),
      R => '0'
    );
\tmp_V_15_fu_798_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292173172_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_15_fu_798(15),
      R => '0'
    );
\tmp_V_15_fu_798_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292173172_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_15_fu_798(1),
      R => '0'
    );
\tmp_V_15_fu_798_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292173172_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_15_fu_798(2),
      R => '0'
    );
\tmp_V_15_fu_798_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292173172_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_15_fu_798(3),
      R => '0'
    );
\tmp_V_15_fu_798_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292173172_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_15_fu_798(4),
      R => '0'
    );
\tmp_V_15_fu_798_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292173172_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_15_fu_798(5),
      R => '0'
    );
\tmp_V_15_fu_798_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292173172_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_15_fu_798(6),
      R => '0'
    );
\tmp_V_15_fu_798_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292173172_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_15_fu_798(7),
      R => '0'
    );
\tmp_V_15_fu_798_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292173172_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_15_fu_798(8),
      R => '0'
    );
\tmp_V_15_fu_798_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292173172_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_15_fu_798(9),
      R => '0'
    );
\tmp_V_160_fu_1378[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__13_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_145_fu_1318[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_160_fu_1378[15]_i_1_n_1\
    );
\tmp_V_160_fu_1378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1378[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_160_fu_1378(0),
      R => '0'
    );
\tmp_V_160_fu_1378_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1378[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_160_fu_1378(10),
      R => '0'
    );
\tmp_V_160_fu_1378_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1378[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_160_fu_1378(11),
      R => '0'
    );
\tmp_V_160_fu_1378_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1378[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_160_fu_1378(12),
      R => '0'
    );
\tmp_V_160_fu_1378_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1378[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_160_fu_1378(13),
      R => '0'
    );
\tmp_V_160_fu_1378_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1378[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_160_fu_1378(14),
      R => '0'
    );
\tmp_V_160_fu_1378_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1378[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_160_fu_1378(15),
      R => '0'
    );
\tmp_V_160_fu_1378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1378[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_160_fu_1378(1),
      R => '0'
    );
\tmp_V_160_fu_1378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1378[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_160_fu_1378(2),
      R => '0'
    );
\tmp_V_160_fu_1378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1378[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_160_fu_1378(3),
      R => '0'
    );
\tmp_V_160_fu_1378_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1378[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_160_fu_1378(4),
      R => '0'
    );
\tmp_V_160_fu_1378_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1378[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_160_fu_1378(5),
      R => '0'
    );
\tmp_V_160_fu_1378_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1378[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_160_fu_1378(6),
      R => '0'
    );
\tmp_V_160_fu_1378_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1378[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_160_fu_1378(7),
      R => '0'
    );
\tmp_V_160_fu_1378_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1378[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_160_fu_1378(8),
      R => '0'
    );
\tmp_V_160_fu_1378_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_160_fu_1378[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_160_fu_1378(9),
      R => '0'
    );
\tmp_V_161_fu_1382[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_161_fu_1382[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229231
    );
\tmp_V_161_fu_1382[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(4),
      I1 => sf_1_fu_738_reg(5),
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(7),
      I4 => sf_1_fu_738_reg(8),
      O => \tmp_V_161_fu_1382[15]_i_2_n_1\
    );
\tmp_V_161_fu_1382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229231,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_161_fu_1382(0),
      R => '0'
    );
\tmp_V_161_fu_1382_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229231,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_161_fu_1382(10),
      R => '0'
    );
\tmp_V_161_fu_1382_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229231,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_161_fu_1382(11),
      R => '0'
    );
\tmp_V_161_fu_1382_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229231,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_161_fu_1382(12),
      R => '0'
    );
\tmp_V_161_fu_1382_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229231,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_161_fu_1382(13),
      R => '0'
    );
\tmp_V_161_fu_1382_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229231,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_161_fu_1382(14),
      R => '0'
    );
\tmp_V_161_fu_1382_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229231,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_161_fu_1382(15),
      R => '0'
    );
\tmp_V_161_fu_1382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229231,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_161_fu_1382(1),
      R => '0'
    );
\tmp_V_161_fu_1382_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229231,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_161_fu_1382(2),
      R => '0'
    );
\tmp_V_161_fu_1382_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229231,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_161_fu_1382(3),
      R => '0'
    );
\tmp_V_161_fu_1382_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229231,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_161_fu_1382(4),
      R => '0'
    );
\tmp_V_161_fu_1382_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229231,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_161_fu_1382(5),
      R => '0'
    );
\tmp_V_161_fu_1382_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229231,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_161_fu_1382(6),
      R => '0'
    );
\tmp_V_161_fu_1382_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229231,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_161_fu_1382(7),
      R => '0'
    );
\tmp_V_161_fu_1382_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229231,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_161_fu_1382(8),
      R => '0'
    );
\tmp_V_161_fu_1382_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229231,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_161_fu_1382(9),
      R => '0'
    );
\tmp_V_162_fu_1386[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_161_fu_1382[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229232
    );
\tmp_V_162_fu_1386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229232,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_162_fu_1386(0),
      R => '0'
    );
\tmp_V_162_fu_1386_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229232,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_162_fu_1386(10),
      R => '0'
    );
\tmp_V_162_fu_1386_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229232,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_162_fu_1386(11),
      R => '0'
    );
\tmp_V_162_fu_1386_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229232,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_162_fu_1386(12),
      R => '0'
    );
\tmp_V_162_fu_1386_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229232,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_162_fu_1386(13),
      R => '0'
    );
\tmp_V_162_fu_1386_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229232,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_162_fu_1386(14),
      R => '0'
    );
\tmp_V_162_fu_1386_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229232,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_162_fu_1386(15),
      R => '0'
    );
\tmp_V_162_fu_1386_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229232,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_162_fu_1386(1),
      R => '0'
    );
\tmp_V_162_fu_1386_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229232,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_162_fu_1386(2),
      R => '0'
    );
\tmp_V_162_fu_1386_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229232,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_162_fu_1386(3),
      R => '0'
    );
\tmp_V_162_fu_1386_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229232,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_162_fu_1386(4),
      R => '0'
    );
\tmp_V_162_fu_1386_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229232,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_162_fu_1386(5),
      R => '0'
    );
\tmp_V_162_fu_1386_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229232,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_162_fu_1386(6),
      R => '0'
    );
\tmp_V_162_fu_1386_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229232,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_162_fu_1386(7),
      R => '0'
    );
\tmp_V_162_fu_1386_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229232,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_162_fu_1386(8),
      R => '0'
    );
\tmp_V_162_fu_1386_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229232,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_162_fu_1386(9),
      R => '0'
    );
\tmp_V_163_fu_1390[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_161_fu_1382[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229233
    );
\tmp_V_163_fu_1390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229233,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_163_fu_1390(0),
      R => '0'
    );
\tmp_V_163_fu_1390_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229233,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_163_fu_1390(10),
      R => '0'
    );
\tmp_V_163_fu_1390_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229233,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_163_fu_1390(11),
      R => '0'
    );
\tmp_V_163_fu_1390_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229233,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_163_fu_1390(12),
      R => '0'
    );
\tmp_V_163_fu_1390_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229233,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_163_fu_1390(13),
      R => '0'
    );
\tmp_V_163_fu_1390_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229233,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_163_fu_1390(14),
      R => '0'
    );
\tmp_V_163_fu_1390_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229233,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_163_fu_1390(15),
      R => '0'
    );
\tmp_V_163_fu_1390_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229233,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_163_fu_1390(1),
      R => '0'
    );
\tmp_V_163_fu_1390_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229233,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_163_fu_1390(2),
      R => '0'
    );
\tmp_V_163_fu_1390_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229233,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_163_fu_1390(3),
      R => '0'
    );
\tmp_V_163_fu_1390_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229233,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_163_fu_1390(4),
      R => '0'
    );
\tmp_V_163_fu_1390_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229233,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_163_fu_1390(5),
      R => '0'
    );
\tmp_V_163_fu_1390_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229233,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_163_fu_1390(6),
      R => '0'
    );
\tmp_V_163_fu_1390_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229233,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_163_fu_1390(7),
      R => '0'
    );
\tmp_V_163_fu_1390_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229233,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_163_fu_1390(8),
      R => '0'
    );
\tmp_V_163_fu_1390_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229233,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_163_fu_1390(9),
      R => '0'
    );
\tmp_V_164_fu_1394[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_161_fu_1382[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229234
    );
\tmp_V_164_fu_1394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229234,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_164_fu_1394(0),
      R => '0'
    );
\tmp_V_164_fu_1394_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229234,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_164_fu_1394(10),
      R => '0'
    );
\tmp_V_164_fu_1394_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229234,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_164_fu_1394(11),
      R => '0'
    );
\tmp_V_164_fu_1394_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229234,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_164_fu_1394(12),
      R => '0'
    );
\tmp_V_164_fu_1394_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229234,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_164_fu_1394(13),
      R => '0'
    );
\tmp_V_164_fu_1394_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229234,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_164_fu_1394(14),
      R => '0'
    );
\tmp_V_164_fu_1394_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229234,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_164_fu_1394(15),
      R => '0'
    );
\tmp_V_164_fu_1394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229234,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_164_fu_1394(1),
      R => '0'
    );
\tmp_V_164_fu_1394_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229234,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_164_fu_1394(2),
      R => '0'
    );
\tmp_V_164_fu_1394_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229234,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_164_fu_1394(3),
      R => '0'
    );
\tmp_V_164_fu_1394_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229234,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_164_fu_1394(4),
      R => '0'
    );
\tmp_V_164_fu_1394_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229234,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_164_fu_1394(5),
      R => '0'
    );
\tmp_V_164_fu_1394_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229234,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_164_fu_1394(6),
      R => '0'
    );
\tmp_V_164_fu_1394_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229234,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_164_fu_1394(7),
      R => '0'
    );
\tmp_V_164_fu_1394_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229234,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_164_fu_1394(8),
      R => '0'
    );
\tmp_V_164_fu_1394_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229234,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_164_fu_1394(9),
      R => '0'
    );
\tmp_V_165_fu_1398[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I3 => \tmp_V_161_fu_1382[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229235
    );
\tmp_V_165_fu_1398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229235,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_165_fu_1398(0),
      R => '0'
    );
\tmp_V_165_fu_1398_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229235,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_165_fu_1398(10),
      R => '0'
    );
\tmp_V_165_fu_1398_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229235,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_165_fu_1398(11),
      R => '0'
    );
\tmp_V_165_fu_1398_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229235,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_165_fu_1398(12),
      R => '0'
    );
\tmp_V_165_fu_1398_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229235,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_165_fu_1398(13),
      R => '0'
    );
\tmp_V_165_fu_1398_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229235,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_165_fu_1398(14),
      R => '0'
    );
\tmp_V_165_fu_1398_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229235,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_165_fu_1398(15),
      R => '0'
    );
\tmp_V_165_fu_1398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229235,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_165_fu_1398(1),
      R => '0'
    );
\tmp_V_165_fu_1398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229235,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_165_fu_1398(2),
      R => '0'
    );
\tmp_V_165_fu_1398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229235,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_165_fu_1398(3),
      R => '0'
    );
\tmp_V_165_fu_1398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229235,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_165_fu_1398(4),
      R => '0'
    );
\tmp_V_165_fu_1398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229235,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_165_fu_1398(5),
      R => '0'
    );
\tmp_V_165_fu_1398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229235,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_165_fu_1398(6),
      R => '0'
    );
\tmp_V_165_fu_1398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229235,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_165_fu_1398(7),
      R => '0'
    );
\tmp_V_165_fu_1398_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229235,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_165_fu_1398(8),
      R => '0'
    );
\tmp_V_165_fu_1398_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229235,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_165_fu_1398(9),
      R => '0'
    );
\tmp_V_166_fu_1402[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_161_fu_1382[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229236
    );
\tmp_V_166_fu_1402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229236,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_166_fu_1402(0),
      R => '0'
    );
\tmp_V_166_fu_1402_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229236,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_166_fu_1402(10),
      R => '0'
    );
\tmp_V_166_fu_1402_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229236,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_166_fu_1402(11),
      R => '0'
    );
\tmp_V_166_fu_1402_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229236,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_166_fu_1402(12),
      R => '0'
    );
\tmp_V_166_fu_1402_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229236,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_166_fu_1402(13),
      R => '0'
    );
\tmp_V_166_fu_1402_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229236,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_166_fu_1402(14),
      R => '0'
    );
\tmp_V_166_fu_1402_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229236,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_166_fu_1402(15),
      R => '0'
    );
\tmp_V_166_fu_1402_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229236,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_166_fu_1402(1),
      R => '0'
    );
\tmp_V_166_fu_1402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229236,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_166_fu_1402(2),
      R => '0'
    );
\tmp_V_166_fu_1402_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229236,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_166_fu_1402(3),
      R => '0'
    );
\tmp_V_166_fu_1402_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229236,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_166_fu_1402(4),
      R => '0'
    );
\tmp_V_166_fu_1402_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229236,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_166_fu_1402(5),
      R => '0'
    );
\tmp_V_166_fu_1402_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229236,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_166_fu_1402(6),
      R => '0'
    );
\tmp_V_166_fu_1402_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229236,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_166_fu_1402(7),
      R => '0'
    );
\tmp_V_166_fu_1402_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229236,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_166_fu_1402(8),
      R => '0'
    );
\tmp_V_166_fu_1402_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229236,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_166_fu_1402(9),
      R => '0'
    );
\tmp_V_167_fu_1406[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_161_fu_1382[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229237
    );
\tmp_V_167_fu_1406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229237,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_167_fu_1406(0),
      R => '0'
    );
\tmp_V_167_fu_1406_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229237,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_167_fu_1406(10),
      R => '0'
    );
\tmp_V_167_fu_1406_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229237,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_167_fu_1406(11),
      R => '0'
    );
\tmp_V_167_fu_1406_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229237,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_167_fu_1406(12),
      R => '0'
    );
\tmp_V_167_fu_1406_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229237,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_167_fu_1406(13),
      R => '0'
    );
\tmp_V_167_fu_1406_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229237,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_167_fu_1406(14),
      R => '0'
    );
\tmp_V_167_fu_1406_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229237,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_167_fu_1406(15),
      R => '0'
    );
\tmp_V_167_fu_1406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229237,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_167_fu_1406(1),
      R => '0'
    );
\tmp_V_167_fu_1406_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229237,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_167_fu_1406(2),
      R => '0'
    );
\tmp_V_167_fu_1406_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229237,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_167_fu_1406(3),
      R => '0'
    );
\tmp_V_167_fu_1406_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229237,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_167_fu_1406(4),
      R => '0'
    );
\tmp_V_167_fu_1406_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229237,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_167_fu_1406(5),
      R => '0'
    );
\tmp_V_167_fu_1406_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229237,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_167_fu_1406(6),
      R => '0'
    );
\tmp_V_167_fu_1406_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229237,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_167_fu_1406(7),
      R => '0'
    );
\tmp_V_167_fu_1406_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229237,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_167_fu_1406(8),
      R => '0'
    );
\tmp_V_167_fu_1406_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229237,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_167_fu_1406(9),
      R => '0'
    );
\tmp_V_168_fu_1410[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_161_fu_1382[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229238
    );
\tmp_V_168_fu_1410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229238,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_168_fu_1410(0),
      R => '0'
    );
\tmp_V_168_fu_1410_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229238,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_168_fu_1410(10),
      R => '0'
    );
\tmp_V_168_fu_1410_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229238,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_168_fu_1410(11),
      R => '0'
    );
\tmp_V_168_fu_1410_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229238,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_168_fu_1410(12),
      R => '0'
    );
\tmp_V_168_fu_1410_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229238,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_168_fu_1410(13),
      R => '0'
    );
\tmp_V_168_fu_1410_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229238,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_168_fu_1410(14),
      R => '0'
    );
\tmp_V_168_fu_1410_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229238,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_168_fu_1410(15),
      R => '0'
    );
\tmp_V_168_fu_1410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229238,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_168_fu_1410(1),
      R => '0'
    );
\tmp_V_168_fu_1410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229238,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_168_fu_1410(2),
      R => '0'
    );
\tmp_V_168_fu_1410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229238,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_168_fu_1410(3),
      R => '0'
    );
\tmp_V_168_fu_1410_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229238,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_168_fu_1410(4),
      R => '0'
    );
\tmp_V_168_fu_1410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229238,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_168_fu_1410(5),
      R => '0'
    );
\tmp_V_168_fu_1410_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229238,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_168_fu_1410(6),
      R => '0'
    );
\tmp_V_168_fu_1410_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229238,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_168_fu_1410(7),
      R => '0'
    );
\tmp_V_168_fu_1410_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229238,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_168_fu_1410(8),
      R => '0'
    );
\tmp_V_168_fu_1410_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229238,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_168_fu_1410(9),
      R => '0'
    );
\tmp_V_169_fu_1414[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I3 => \tmp_V_161_fu_1382[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229239
    );
\tmp_V_169_fu_1414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229239,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_169_fu_1414(0),
      R => '0'
    );
\tmp_V_169_fu_1414_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229239,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_169_fu_1414(10),
      R => '0'
    );
\tmp_V_169_fu_1414_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229239,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_169_fu_1414(11),
      R => '0'
    );
\tmp_V_169_fu_1414_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229239,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_169_fu_1414(12),
      R => '0'
    );
\tmp_V_169_fu_1414_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229239,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_169_fu_1414(13),
      R => '0'
    );
\tmp_V_169_fu_1414_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229239,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_169_fu_1414(14),
      R => '0'
    );
\tmp_V_169_fu_1414_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229239,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_169_fu_1414(15),
      R => '0'
    );
\tmp_V_169_fu_1414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229239,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_169_fu_1414(1),
      R => '0'
    );
\tmp_V_169_fu_1414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229239,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_169_fu_1414(2),
      R => '0'
    );
\tmp_V_169_fu_1414_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229239,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_169_fu_1414(3),
      R => '0'
    );
\tmp_V_169_fu_1414_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229239,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_169_fu_1414(4),
      R => '0'
    );
\tmp_V_169_fu_1414_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229239,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_169_fu_1414(5),
      R => '0'
    );
\tmp_V_169_fu_1414_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229239,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_169_fu_1414(6),
      R => '0'
    );
\tmp_V_169_fu_1414_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229239,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_169_fu_1414(7),
      R => '0'
    );
\tmp_V_169_fu_1414_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229239,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_169_fu_1414(8),
      R => '0'
    );
\tmp_V_169_fu_1414_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229239,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_169_fu_1414(9),
      R => '0'
    );
\tmp_V_16_fu_802[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I1 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_13_fu_790[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292174173_out
    );
\tmp_V_16_fu_802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292174173_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_16_fu_802(0),
      R => '0'
    );
\tmp_V_16_fu_802_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292174173_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_16_fu_802(10),
      R => '0'
    );
\tmp_V_16_fu_802_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292174173_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_16_fu_802(11),
      R => '0'
    );
\tmp_V_16_fu_802_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292174173_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_16_fu_802(12),
      R => '0'
    );
\tmp_V_16_fu_802_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292174173_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_16_fu_802(13),
      R => '0'
    );
\tmp_V_16_fu_802_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292174173_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_16_fu_802(14),
      R => '0'
    );
\tmp_V_16_fu_802_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292174173_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_16_fu_802(15),
      R => '0'
    );
\tmp_V_16_fu_802_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292174173_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_16_fu_802(1),
      R => '0'
    );
\tmp_V_16_fu_802_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292174173_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_16_fu_802(2),
      R => '0'
    );
\tmp_V_16_fu_802_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292174173_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_16_fu_802(3),
      R => '0'
    );
\tmp_V_16_fu_802_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292174173_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_16_fu_802(4),
      R => '0'
    );
\tmp_V_16_fu_802_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292174173_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_16_fu_802(5),
      R => '0'
    );
\tmp_V_16_fu_802_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292174173_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_16_fu_802(6),
      R => '0'
    );
\tmp_V_16_fu_802_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292174173_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_16_fu_802(7),
      R => '0'
    );
\tmp_V_16_fu_802_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292174173_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_16_fu_802(8),
      R => '0'
    );
\tmp_V_16_fu_802_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292174173_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_16_fu_802(9),
      R => '0'
    );
\tmp_V_170_fu_1418[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_161_fu_1382[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229240
    );
\tmp_V_170_fu_1418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229240,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_170_fu_1418(0),
      R => '0'
    );
\tmp_V_170_fu_1418_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229240,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_170_fu_1418(10),
      R => '0'
    );
\tmp_V_170_fu_1418_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229240,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_170_fu_1418(11),
      R => '0'
    );
\tmp_V_170_fu_1418_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229240,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_170_fu_1418(12),
      R => '0'
    );
\tmp_V_170_fu_1418_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229240,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_170_fu_1418(13),
      R => '0'
    );
\tmp_V_170_fu_1418_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229240,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_170_fu_1418(14),
      R => '0'
    );
\tmp_V_170_fu_1418_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229240,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_170_fu_1418(15),
      R => '0'
    );
\tmp_V_170_fu_1418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229240,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_170_fu_1418(1),
      R => '0'
    );
\tmp_V_170_fu_1418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229240,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_170_fu_1418(2),
      R => '0'
    );
\tmp_V_170_fu_1418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229240,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_170_fu_1418(3),
      R => '0'
    );
\tmp_V_170_fu_1418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229240,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_170_fu_1418(4),
      R => '0'
    );
\tmp_V_170_fu_1418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229240,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_170_fu_1418(5),
      R => '0'
    );
\tmp_V_170_fu_1418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229240,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_170_fu_1418(6),
      R => '0'
    );
\tmp_V_170_fu_1418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229240,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_170_fu_1418(7),
      R => '0'
    );
\tmp_V_170_fu_1418_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229240,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_170_fu_1418(8),
      R => '0'
    );
\tmp_V_170_fu_1418_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229240,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_170_fu_1418(9),
      R => '0'
    );
\tmp_V_171_fu_1422[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_161_fu_1382[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229241
    );
\tmp_V_171_fu_1422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229241,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_171_fu_1422(0),
      R => '0'
    );
\tmp_V_171_fu_1422_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229241,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_171_fu_1422(10),
      R => '0'
    );
\tmp_V_171_fu_1422_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229241,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_171_fu_1422(11),
      R => '0'
    );
\tmp_V_171_fu_1422_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229241,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_171_fu_1422(12),
      R => '0'
    );
\tmp_V_171_fu_1422_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229241,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_171_fu_1422(13),
      R => '0'
    );
\tmp_V_171_fu_1422_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229241,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_171_fu_1422(14),
      R => '0'
    );
\tmp_V_171_fu_1422_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229241,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_171_fu_1422(15),
      R => '0'
    );
\tmp_V_171_fu_1422_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229241,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_171_fu_1422(1),
      R => '0'
    );
\tmp_V_171_fu_1422_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229241,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_171_fu_1422(2),
      R => '0'
    );
\tmp_V_171_fu_1422_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229241,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_171_fu_1422(3),
      R => '0'
    );
\tmp_V_171_fu_1422_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229241,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_171_fu_1422(4),
      R => '0'
    );
\tmp_V_171_fu_1422_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229241,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_171_fu_1422(5),
      R => '0'
    );
\tmp_V_171_fu_1422_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229241,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_171_fu_1422(6),
      R => '0'
    );
\tmp_V_171_fu_1422_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229241,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_171_fu_1422(7),
      R => '0'
    );
\tmp_V_171_fu_1422_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229241,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_171_fu_1422(8),
      R => '0'
    );
\tmp_V_171_fu_1422_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229241,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_171_fu_1422(9),
      R => '0'
    );
\tmp_V_172_fu_1426[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_161_fu_1382[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229242
    );
\tmp_V_172_fu_1426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229242,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_172_fu_1426(0),
      R => '0'
    );
\tmp_V_172_fu_1426_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229242,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_172_fu_1426(10),
      R => '0'
    );
\tmp_V_172_fu_1426_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229242,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_172_fu_1426(11),
      R => '0'
    );
\tmp_V_172_fu_1426_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229242,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_172_fu_1426(12),
      R => '0'
    );
\tmp_V_172_fu_1426_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229242,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_172_fu_1426(13),
      R => '0'
    );
\tmp_V_172_fu_1426_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229242,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_172_fu_1426(14),
      R => '0'
    );
\tmp_V_172_fu_1426_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229242,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_172_fu_1426(15),
      R => '0'
    );
\tmp_V_172_fu_1426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229242,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_172_fu_1426(1),
      R => '0'
    );
\tmp_V_172_fu_1426_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229242,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_172_fu_1426(2),
      R => '0'
    );
\tmp_V_172_fu_1426_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229242,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_172_fu_1426(3),
      R => '0'
    );
\tmp_V_172_fu_1426_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229242,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_172_fu_1426(4),
      R => '0'
    );
\tmp_V_172_fu_1426_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229242,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_172_fu_1426(5),
      R => '0'
    );
\tmp_V_172_fu_1426_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229242,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_172_fu_1426(6),
      R => '0'
    );
\tmp_V_172_fu_1426_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229242,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_172_fu_1426(7),
      R => '0'
    );
\tmp_V_172_fu_1426_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229242,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_172_fu_1426(8),
      R => '0'
    );
\tmp_V_172_fu_1426_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229242,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_172_fu_1426(9),
      R => '0'
    );
\tmp_V_173_fu_1430[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I3 => \tmp_V_173_fu_1430[15]_i_2_n_1\,
      O => \tmp_V_173_fu_1430[15]_i_1_n_1\
    );
\tmp_V_173_fu_1430[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => \tmp_V_161_fu_1382[15]_i_2_n_1\,
      O => \tmp_V_173_fu_1430[15]_i_2_n_1\
    );
\tmp_V_173_fu_1430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_173_fu_1430[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_173_fu_1430(0),
      R => '0'
    );
\tmp_V_173_fu_1430_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_173_fu_1430[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_173_fu_1430(10),
      R => '0'
    );
\tmp_V_173_fu_1430_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_173_fu_1430[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_173_fu_1430(11),
      R => '0'
    );
\tmp_V_173_fu_1430_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_173_fu_1430[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_173_fu_1430(12),
      R => '0'
    );
\tmp_V_173_fu_1430_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_173_fu_1430[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_173_fu_1430(13),
      R => '0'
    );
\tmp_V_173_fu_1430_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_173_fu_1430[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_173_fu_1430(14),
      R => '0'
    );
\tmp_V_173_fu_1430_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_173_fu_1430[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_173_fu_1430(15),
      R => '0'
    );
\tmp_V_173_fu_1430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_173_fu_1430[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_173_fu_1430(1),
      R => '0'
    );
\tmp_V_173_fu_1430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_173_fu_1430[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_173_fu_1430(2),
      R => '0'
    );
\tmp_V_173_fu_1430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_173_fu_1430[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_173_fu_1430(3),
      R => '0'
    );
\tmp_V_173_fu_1430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_173_fu_1430[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_173_fu_1430(4),
      R => '0'
    );
\tmp_V_173_fu_1430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_173_fu_1430[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_173_fu_1430(5),
      R => '0'
    );
\tmp_V_173_fu_1430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_173_fu_1430[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_173_fu_1430(6),
      R => '0'
    );
\tmp_V_173_fu_1430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_173_fu_1430[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_173_fu_1430(7),
      R => '0'
    );
\tmp_V_173_fu_1430_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_173_fu_1430[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_173_fu_1430(8),
      R => '0'
    );
\tmp_V_173_fu_1430_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_173_fu_1430[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_173_fu_1430(9),
      R => '0'
    );
\tmp_V_174_fu_1434[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_173_fu_1430[15]_i_2_n_1\,
      O => \tmp_V_174_fu_1434[15]_i_1_n_1\
    );
\tmp_V_174_fu_1434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_174_fu_1434[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_174_fu_1434(0),
      R => '0'
    );
\tmp_V_174_fu_1434_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_174_fu_1434[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_174_fu_1434(10),
      R => '0'
    );
\tmp_V_174_fu_1434_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_174_fu_1434[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_174_fu_1434(11),
      R => '0'
    );
\tmp_V_174_fu_1434_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_174_fu_1434[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_174_fu_1434(12),
      R => '0'
    );
\tmp_V_174_fu_1434_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_174_fu_1434[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_174_fu_1434(13),
      R => '0'
    );
\tmp_V_174_fu_1434_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_174_fu_1434[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_174_fu_1434(14),
      R => '0'
    );
\tmp_V_174_fu_1434_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_174_fu_1434[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_174_fu_1434(15),
      R => '0'
    );
\tmp_V_174_fu_1434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_174_fu_1434[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_174_fu_1434(1),
      R => '0'
    );
\tmp_V_174_fu_1434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_174_fu_1434[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_174_fu_1434(2),
      R => '0'
    );
\tmp_V_174_fu_1434_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_174_fu_1434[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_174_fu_1434(3),
      R => '0'
    );
\tmp_V_174_fu_1434_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_174_fu_1434[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_174_fu_1434(4),
      R => '0'
    );
\tmp_V_174_fu_1434_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_174_fu_1434[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_174_fu_1434(5),
      R => '0'
    );
\tmp_V_174_fu_1434_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_174_fu_1434[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_174_fu_1434(6),
      R => '0'
    );
\tmp_V_174_fu_1434_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_174_fu_1434[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_174_fu_1434(7),
      R => '0'
    );
\tmp_V_174_fu_1434_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_174_fu_1434[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_174_fu_1434(8),
      R => '0'
    );
\tmp_V_174_fu_1434_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_174_fu_1434[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_174_fu_1434(9),
      R => '0'
    );
\tmp_V_175_fu_1438[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_173_fu_1430[15]_i_2_n_1\,
      O => \tmp_V_175_fu_1438[15]_i_1_n_1\
    );
\tmp_V_175_fu_1438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_175_fu_1438[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_175_fu_1438(0),
      R => '0'
    );
\tmp_V_175_fu_1438_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_175_fu_1438[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_175_fu_1438(10),
      R => '0'
    );
\tmp_V_175_fu_1438_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_175_fu_1438[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_175_fu_1438(11),
      R => '0'
    );
\tmp_V_175_fu_1438_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_175_fu_1438[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_175_fu_1438(12),
      R => '0'
    );
\tmp_V_175_fu_1438_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_175_fu_1438[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_175_fu_1438(13),
      R => '0'
    );
\tmp_V_175_fu_1438_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_175_fu_1438[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_175_fu_1438(14),
      R => '0'
    );
\tmp_V_175_fu_1438_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_175_fu_1438[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_175_fu_1438(15),
      R => '0'
    );
\tmp_V_175_fu_1438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_175_fu_1438[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_175_fu_1438(1),
      R => '0'
    );
\tmp_V_175_fu_1438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_175_fu_1438[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_175_fu_1438(2),
      R => '0'
    );
\tmp_V_175_fu_1438_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_175_fu_1438[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_175_fu_1438(3),
      R => '0'
    );
\tmp_V_175_fu_1438_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_175_fu_1438[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_175_fu_1438(4),
      R => '0'
    );
\tmp_V_175_fu_1438_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_175_fu_1438[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_175_fu_1438(5),
      R => '0'
    );
\tmp_V_175_fu_1438_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_175_fu_1438[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_175_fu_1438(6),
      R => '0'
    );
\tmp_V_175_fu_1438_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_175_fu_1438[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_175_fu_1438(7),
      R => '0'
    );
\tmp_V_175_fu_1438_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_175_fu_1438[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_175_fu_1438(8),
      R => '0'
    );
\tmp_V_175_fu_1438_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_175_fu_1438[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_175_fu_1438(9),
      R => '0'
    );
\tmp_V_176_fu_1442[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__12_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_173_fu_1430[15]_i_2_n_1\,
      O => \tmp_V_176_fu_1442[15]_i_1_n_1\
    );
\tmp_V_176_fu_1442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1442[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_176_fu_1442(0),
      R => '0'
    );
\tmp_V_176_fu_1442_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1442[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_176_fu_1442(10),
      R => '0'
    );
\tmp_V_176_fu_1442_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1442[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_176_fu_1442(11),
      R => '0'
    );
\tmp_V_176_fu_1442_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1442[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_176_fu_1442(12),
      R => '0'
    );
\tmp_V_176_fu_1442_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1442[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_176_fu_1442(13),
      R => '0'
    );
\tmp_V_176_fu_1442_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1442[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_176_fu_1442(14),
      R => '0'
    );
\tmp_V_176_fu_1442_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1442[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_176_fu_1442(15),
      R => '0'
    );
\tmp_V_176_fu_1442_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1442[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_176_fu_1442(1),
      R => '0'
    );
\tmp_V_176_fu_1442_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1442[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_176_fu_1442(2),
      R => '0'
    );
\tmp_V_176_fu_1442_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1442[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_176_fu_1442(3),
      R => '0'
    );
\tmp_V_176_fu_1442_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1442[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_176_fu_1442(4),
      R => '0'
    );
\tmp_V_176_fu_1442_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1442[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_176_fu_1442(5),
      R => '0'
    );
\tmp_V_176_fu_1442_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1442[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_176_fu_1442(6),
      R => '0'
    );
\tmp_V_176_fu_1442_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1442[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_176_fu_1442(7),
      R => '0'
    );
\tmp_V_176_fu_1442_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1442[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_176_fu_1442(8),
      R => '0'
    );
\tmp_V_176_fu_1442_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_176_fu_1442[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_176_fu_1442(9),
      R => '0'
    );
\tmp_V_177_fu_1446[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I3 => \tmp_V_177_fu_1446[15]_i_2_n_1\,
      O => \tmp_V_177_fu_1446[15]_i_1_n_1\
    );
\tmp_V_177_fu_1446[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => sf_1_fu_738_reg(4),
      I1 => sf_1_fu_738_reg(8),
      I2 => sf_1_fu_738_reg(7),
      I3 => sf_1_fu_738_reg(6),
      I4 => sf_1_fu_738_reg(5),
      I5 => \tmp_V_177_fu_1446[15]_i_3_n_1\,
      O => \tmp_V_177_fu_1446[15]_i_2_n_1\
    );
\tmp_V_177_fu_1446[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => sf_1_fu_738_reg(2),
      O => \tmp_V_177_fu_1446[15]_i_3_n_1\
    );
\tmp_V_177_fu_1446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_177_fu_1446[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_177_fu_1446(0),
      R => '0'
    );
\tmp_V_177_fu_1446_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_177_fu_1446[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_177_fu_1446(10),
      R => '0'
    );
\tmp_V_177_fu_1446_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_177_fu_1446[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_177_fu_1446(11),
      R => '0'
    );
\tmp_V_177_fu_1446_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_177_fu_1446[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_177_fu_1446(12),
      R => '0'
    );
\tmp_V_177_fu_1446_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_177_fu_1446[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_177_fu_1446(13),
      R => '0'
    );
\tmp_V_177_fu_1446_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_177_fu_1446[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_177_fu_1446(14),
      R => '0'
    );
\tmp_V_177_fu_1446_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_177_fu_1446[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_177_fu_1446(15),
      R => '0'
    );
\tmp_V_177_fu_1446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_177_fu_1446[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_177_fu_1446(1),
      R => '0'
    );
\tmp_V_177_fu_1446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_177_fu_1446[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_177_fu_1446(2),
      R => '0'
    );
\tmp_V_177_fu_1446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_177_fu_1446[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_177_fu_1446(3),
      R => '0'
    );
\tmp_V_177_fu_1446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_177_fu_1446[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_177_fu_1446(4),
      R => '0'
    );
\tmp_V_177_fu_1446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_177_fu_1446[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_177_fu_1446(5),
      R => '0'
    );
\tmp_V_177_fu_1446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_177_fu_1446[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_177_fu_1446(6),
      R => '0'
    );
\tmp_V_177_fu_1446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_177_fu_1446[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_177_fu_1446(7),
      R => '0'
    );
\tmp_V_177_fu_1446_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_177_fu_1446[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_177_fu_1446(8),
      R => '0'
    );
\tmp_V_177_fu_1446_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_177_fu_1446[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_177_fu_1446(9),
      R => '0'
    );
\tmp_V_178_fu_1450[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_177_fu_1446[15]_i_2_n_1\,
      O => \tmp_V_178_fu_1450[15]_i_1_n_1\
    );
\tmp_V_178_fu_1450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_178_fu_1450[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_178_fu_1450(0),
      R => '0'
    );
\tmp_V_178_fu_1450_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_178_fu_1450[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_178_fu_1450(10),
      R => '0'
    );
\tmp_V_178_fu_1450_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_178_fu_1450[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_178_fu_1450(11),
      R => '0'
    );
\tmp_V_178_fu_1450_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_178_fu_1450[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_178_fu_1450(12),
      R => '0'
    );
\tmp_V_178_fu_1450_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_178_fu_1450[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_178_fu_1450(13),
      R => '0'
    );
\tmp_V_178_fu_1450_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_178_fu_1450[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_178_fu_1450(14),
      R => '0'
    );
\tmp_V_178_fu_1450_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_178_fu_1450[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_178_fu_1450(15),
      R => '0'
    );
\tmp_V_178_fu_1450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_178_fu_1450[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_178_fu_1450(1),
      R => '0'
    );
\tmp_V_178_fu_1450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_178_fu_1450[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_178_fu_1450(2),
      R => '0'
    );
\tmp_V_178_fu_1450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_178_fu_1450[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_178_fu_1450(3),
      R => '0'
    );
\tmp_V_178_fu_1450_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_178_fu_1450[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_178_fu_1450(4),
      R => '0'
    );
\tmp_V_178_fu_1450_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_178_fu_1450[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_178_fu_1450(5),
      R => '0'
    );
\tmp_V_178_fu_1450_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_178_fu_1450[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_178_fu_1450(6),
      R => '0'
    );
\tmp_V_178_fu_1450_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_178_fu_1450[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_178_fu_1450(7),
      R => '0'
    );
\tmp_V_178_fu_1450_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_178_fu_1450[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_178_fu_1450(8),
      R => '0'
    );
\tmp_V_178_fu_1450_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_178_fu_1450[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_178_fu_1450(9),
      R => '0'
    );
\tmp_V_179_fu_1454[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_177_fu_1446[15]_i_2_n_1\,
      O => \tmp_V_179_fu_1454[15]_i_1_n_1\
    );
\tmp_V_179_fu_1454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_179_fu_1454[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_179_fu_1454(0),
      R => '0'
    );
\tmp_V_179_fu_1454_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_179_fu_1454[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_179_fu_1454(10),
      R => '0'
    );
\tmp_V_179_fu_1454_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_179_fu_1454[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_179_fu_1454(11),
      R => '0'
    );
\tmp_V_179_fu_1454_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_179_fu_1454[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_179_fu_1454(12),
      R => '0'
    );
\tmp_V_179_fu_1454_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_179_fu_1454[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_179_fu_1454(13),
      R => '0'
    );
\tmp_V_179_fu_1454_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_179_fu_1454[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_179_fu_1454(14),
      R => '0'
    );
\tmp_V_179_fu_1454_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_179_fu_1454[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_179_fu_1454(15),
      R => '0'
    );
\tmp_V_179_fu_1454_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_179_fu_1454[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_179_fu_1454(1),
      R => '0'
    );
\tmp_V_179_fu_1454_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_179_fu_1454[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_179_fu_1454(2),
      R => '0'
    );
\tmp_V_179_fu_1454_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_179_fu_1454[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_179_fu_1454(3),
      R => '0'
    );
\tmp_V_179_fu_1454_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_179_fu_1454[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_179_fu_1454(4),
      R => '0'
    );
\tmp_V_179_fu_1454_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_179_fu_1454[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_179_fu_1454(5),
      R => '0'
    );
\tmp_V_179_fu_1454_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_179_fu_1454[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_179_fu_1454(6),
      R => '0'
    );
\tmp_V_179_fu_1454_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_179_fu_1454[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_179_fu_1454(7),
      R => '0'
    );
\tmp_V_179_fu_1454_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_179_fu_1454[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_179_fu_1454(8),
      R => '0'
    );
\tmp_V_179_fu_1454_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_179_fu_1454[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_179_fu_1454(9),
      R => '0'
    );
\tmp_V_17_fu_806[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I3 => \tmp_V_17_fu_806[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292175174_out
    );
\tmp_V_17_fu_806[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => sf_1_fu_738_reg(6),
      I2 => sf_1_fu_738_reg(7),
      I3 => sf_1_fu_738_reg(8),
      I4 => \tmp_V_17_fu_806[15]_i_3_n_1\,
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => \tmp_V_17_fu_806[15]_i_2_n_1\
    );
\tmp_V_17_fu_806[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sf_1_fu_738_reg(5),
      I1 => sf_1_fu_738_reg(4),
      O => \tmp_V_17_fu_806[15]_i_3_n_1\
    );
\tmp_V_17_fu_806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292175174_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_17_fu_806(0),
      R => '0'
    );
\tmp_V_17_fu_806_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292175174_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_17_fu_806(10),
      R => '0'
    );
\tmp_V_17_fu_806_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292175174_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_17_fu_806(11),
      R => '0'
    );
\tmp_V_17_fu_806_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292175174_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_17_fu_806(12),
      R => '0'
    );
\tmp_V_17_fu_806_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292175174_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_17_fu_806(13),
      R => '0'
    );
\tmp_V_17_fu_806_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292175174_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_17_fu_806(14),
      R => '0'
    );
\tmp_V_17_fu_806_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292175174_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_17_fu_806(15),
      R => '0'
    );
\tmp_V_17_fu_806_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292175174_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_17_fu_806(1),
      R => '0'
    );
\tmp_V_17_fu_806_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292175174_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_17_fu_806(2),
      R => '0'
    );
\tmp_V_17_fu_806_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292175174_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_17_fu_806(3),
      R => '0'
    );
\tmp_V_17_fu_806_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292175174_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_17_fu_806(4),
      R => '0'
    );
\tmp_V_17_fu_806_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292175174_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_17_fu_806(5),
      R => '0'
    );
\tmp_V_17_fu_806_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292175174_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_17_fu_806(6),
      R => '0'
    );
\tmp_V_17_fu_806_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292175174_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_17_fu_806(7),
      R => '0'
    );
\tmp_V_17_fu_806_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292175174_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_17_fu_806(8),
      R => '0'
    );
\tmp_V_17_fu_806_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292175174_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_17_fu_806(9),
      R => '0'
    );
\tmp_V_180_fu_1458[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_177_fu_1446[15]_i_2_n_1\,
      O => \tmp_V_180_fu_1458[15]_i_1_n_1\
    );
\tmp_V_180_fu_1458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_180_fu_1458[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_180_fu_1458(0),
      R => '0'
    );
\tmp_V_180_fu_1458_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_180_fu_1458[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_180_fu_1458(10),
      R => '0'
    );
\tmp_V_180_fu_1458_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_180_fu_1458[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_180_fu_1458(11),
      R => '0'
    );
\tmp_V_180_fu_1458_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_180_fu_1458[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_180_fu_1458(12),
      R => '0'
    );
\tmp_V_180_fu_1458_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_180_fu_1458[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_180_fu_1458(13),
      R => '0'
    );
\tmp_V_180_fu_1458_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_180_fu_1458[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_180_fu_1458(14),
      R => '0'
    );
\tmp_V_180_fu_1458_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_180_fu_1458[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_180_fu_1458(15),
      R => '0'
    );
\tmp_V_180_fu_1458_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_180_fu_1458[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_180_fu_1458(1),
      R => '0'
    );
\tmp_V_180_fu_1458_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_180_fu_1458[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_180_fu_1458(2),
      R => '0'
    );
\tmp_V_180_fu_1458_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_180_fu_1458[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_180_fu_1458(3),
      R => '0'
    );
\tmp_V_180_fu_1458_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_180_fu_1458[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_180_fu_1458(4),
      R => '0'
    );
\tmp_V_180_fu_1458_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_180_fu_1458[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_180_fu_1458(5),
      R => '0'
    );
\tmp_V_180_fu_1458_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_180_fu_1458[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_180_fu_1458(6),
      R => '0'
    );
\tmp_V_180_fu_1458_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_180_fu_1458[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_180_fu_1458(7),
      R => '0'
    );
\tmp_V_180_fu_1458_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_180_fu_1458[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_180_fu_1458(8),
      R => '0'
    );
\tmp_V_180_fu_1458_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_180_fu_1458[15]_i_1_n_1\,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_180_fu_1458(9),
      R => '0'
    );
\tmp_V_181_fu_1462[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I3 => \tmp_V_181_fu_1462[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229251
    );
\tmp_V_181_fu_1462[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \tmp_V_133_fu_1270[15]_i_3_n_1\,
      I1 => sf_1_fu_738_reg(4),
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(7),
      I4 => sf_1_fu_738_reg(6),
      I5 => sf_1_fu_738_reg(5),
      O => \tmp_V_181_fu_1462[15]_i_2_n_1\
    );
\tmp_V_181_fu_1462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229251,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_181_fu_1462(0),
      R => '0'
    );
\tmp_V_181_fu_1462_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229251,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_181_fu_1462(10),
      R => '0'
    );
\tmp_V_181_fu_1462_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229251,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_181_fu_1462(11),
      R => '0'
    );
\tmp_V_181_fu_1462_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229251,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_181_fu_1462(12),
      R => '0'
    );
\tmp_V_181_fu_1462_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229251,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_181_fu_1462(13),
      R => '0'
    );
\tmp_V_181_fu_1462_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229251,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_181_fu_1462(14),
      R => '0'
    );
\tmp_V_181_fu_1462_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229251,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_181_fu_1462(15),
      R => '0'
    );
\tmp_V_181_fu_1462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229251,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_181_fu_1462(1),
      R => '0'
    );
\tmp_V_181_fu_1462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229251,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_181_fu_1462(2),
      R => '0'
    );
\tmp_V_181_fu_1462_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229251,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_181_fu_1462(3),
      R => '0'
    );
\tmp_V_181_fu_1462_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229251,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_181_fu_1462(4),
      R => '0'
    );
\tmp_V_181_fu_1462_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229251,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_181_fu_1462(5),
      R => '0'
    );
\tmp_V_181_fu_1462_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229251,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_181_fu_1462(6),
      R => '0'
    );
\tmp_V_181_fu_1462_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229251,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_181_fu_1462(7),
      R => '0'
    );
\tmp_V_181_fu_1462_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229251,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_181_fu_1462(8),
      R => '0'
    );
\tmp_V_181_fu_1462_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229251,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_181_fu_1462(9),
      R => '0'
    );
\tmp_V_182_fu_1466[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_181_fu_1462[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229252
    );
\tmp_V_182_fu_1466_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229252,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_182_fu_1466(0),
      R => '0'
    );
\tmp_V_182_fu_1466_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229252,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_182_fu_1466(10),
      R => '0'
    );
\tmp_V_182_fu_1466_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229252,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_182_fu_1466(11),
      R => '0'
    );
\tmp_V_182_fu_1466_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229252,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_182_fu_1466(12),
      R => '0'
    );
\tmp_V_182_fu_1466_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229252,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_182_fu_1466(13),
      R => '0'
    );
\tmp_V_182_fu_1466_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229252,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_182_fu_1466(14),
      R => '0'
    );
\tmp_V_182_fu_1466_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229252,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_182_fu_1466(15),
      R => '0'
    );
\tmp_V_182_fu_1466_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229252,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_182_fu_1466(1),
      R => '0'
    );
\tmp_V_182_fu_1466_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229252,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_182_fu_1466(2),
      R => '0'
    );
\tmp_V_182_fu_1466_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229252,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_182_fu_1466(3),
      R => '0'
    );
\tmp_V_182_fu_1466_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229252,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_182_fu_1466(4),
      R => '0'
    );
\tmp_V_182_fu_1466_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229252,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_182_fu_1466(5),
      R => '0'
    );
\tmp_V_182_fu_1466_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229252,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_182_fu_1466(6),
      R => '0'
    );
\tmp_V_182_fu_1466_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229252,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_182_fu_1466(7),
      R => '0'
    );
\tmp_V_182_fu_1466_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229252,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_182_fu_1466(8),
      R => '0'
    );
\tmp_V_182_fu_1466_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229252,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_182_fu_1466(9),
      R => '0'
    );
\tmp_V_183_fu_1470[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_181_fu_1462[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229253
    );
\tmp_V_183_fu_1470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229253,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_183_fu_1470(0),
      R => '0'
    );
\tmp_V_183_fu_1470_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229253,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_183_fu_1470(10),
      R => '0'
    );
\tmp_V_183_fu_1470_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229253,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_183_fu_1470(11),
      R => '0'
    );
\tmp_V_183_fu_1470_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229253,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_183_fu_1470(12),
      R => '0'
    );
\tmp_V_183_fu_1470_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229253,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_183_fu_1470(13),
      R => '0'
    );
\tmp_V_183_fu_1470_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229253,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_183_fu_1470(14),
      R => '0'
    );
\tmp_V_183_fu_1470_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229253,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_183_fu_1470(15),
      R => '0'
    );
\tmp_V_183_fu_1470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229253,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_183_fu_1470(1),
      R => '0'
    );
\tmp_V_183_fu_1470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229253,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_183_fu_1470(2),
      R => '0'
    );
\tmp_V_183_fu_1470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229253,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_183_fu_1470(3),
      R => '0'
    );
\tmp_V_183_fu_1470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229253,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_183_fu_1470(4),
      R => '0'
    );
\tmp_V_183_fu_1470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229253,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_183_fu_1470(5),
      R => '0'
    );
\tmp_V_183_fu_1470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229253,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_183_fu_1470(6),
      R => '0'
    );
\tmp_V_183_fu_1470_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229253,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_183_fu_1470(7),
      R => '0'
    );
\tmp_V_183_fu_1470_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229253,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_183_fu_1470(8),
      R => '0'
    );
\tmp_V_183_fu_1470_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229253,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_183_fu_1470(9),
      R => '0'
    );
\tmp_V_184_fu_1474[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_181_fu_1462[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229254
    );
\tmp_V_184_fu_1474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229254,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_184_fu_1474(0),
      R => '0'
    );
\tmp_V_184_fu_1474_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229254,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_184_fu_1474(10),
      R => '0'
    );
\tmp_V_184_fu_1474_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229254,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_184_fu_1474(11),
      R => '0'
    );
\tmp_V_184_fu_1474_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229254,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_184_fu_1474(12),
      R => '0'
    );
\tmp_V_184_fu_1474_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229254,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_184_fu_1474(13),
      R => '0'
    );
\tmp_V_184_fu_1474_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229254,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_184_fu_1474(14),
      R => '0'
    );
\tmp_V_184_fu_1474_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229254,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_184_fu_1474(15),
      R => '0'
    );
\tmp_V_184_fu_1474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229254,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_184_fu_1474(1),
      R => '0'
    );
\tmp_V_184_fu_1474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229254,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_184_fu_1474(2),
      R => '0'
    );
\tmp_V_184_fu_1474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229254,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_184_fu_1474(3),
      R => '0'
    );
\tmp_V_184_fu_1474_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229254,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_184_fu_1474(4),
      R => '0'
    );
\tmp_V_184_fu_1474_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229254,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_184_fu_1474(5),
      R => '0'
    );
\tmp_V_184_fu_1474_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229254,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_184_fu_1474(6),
      R => '0'
    );
\tmp_V_184_fu_1474_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229254,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_184_fu_1474(7),
      R => '0'
    );
\tmp_V_184_fu_1474_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229254,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_184_fu_1474(8),
      R => '0'
    );
\tmp_V_184_fu_1474_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229254,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_184_fu_1474(9),
      R => '0'
    );
\tmp_V_185_fu_1478[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I3 => \tmp_V_185_fu_1478[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229255
    );
\tmp_V_185_fu_1478[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(5),
      I1 => sf_1_fu_738_reg(6),
      I2 => sf_1_fu_738_reg(7),
      I3 => sf_1_fu_738_reg(8),
      I4 => sf_1_fu_738_reg(4),
      O => \tmp_V_185_fu_1478[15]_i_2_n_1\
    );
\tmp_V_185_fu_1478_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229255,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_185_fu_1478(0),
      R => '0'
    );
\tmp_V_185_fu_1478_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229255,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_185_fu_1478(10),
      R => '0'
    );
\tmp_V_185_fu_1478_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229255,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_185_fu_1478(11),
      R => '0'
    );
\tmp_V_185_fu_1478_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229255,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_185_fu_1478(12),
      R => '0'
    );
\tmp_V_185_fu_1478_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229255,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_185_fu_1478(13),
      R => '0'
    );
\tmp_V_185_fu_1478_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229255,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_185_fu_1478(14),
      R => '0'
    );
\tmp_V_185_fu_1478_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229255,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_185_fu_1478(15),
      R => '0'
    );
\tmp_V_185_fu_1478_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229255,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_185_fu_1478(1),
      R => '0'
    );
\tmp_V_185_fu_1478_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229255,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_185_fu_1478(2),
      R => '0'
    );
\tmp_V_185_fu_1478_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229255,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_185_fu_1478(3),
      R => '0'
    );
\tmp_V_185_fu_1478_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229255,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_185_fu_1478(4),
      R => '0'
    );
\tmp_V_185_fu_1478_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229255,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_185_fu_1478(5),
      R => '0'
    );
\tmp_V_185_fu_1478_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229255,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_185_fu_1478(6),
      R => '0'
    );
\tmp_V_185_fu_1478_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229255,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_185_fu_1478(7),
      R => '0'
    );
\tmp_V_185_fu_1478_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229255,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_185_fu_1478(8),
      R => '0'
    );
\tmp_V_185_fu_1478_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229255,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_185_fu_1478(9),
      R => '0'
    );
\tmp_V_186_fu_1482[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_185_fu_1478[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229256
    );
\tmp_V_186_fu_1482_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229256,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_186_fu_1482(0),
      R => '0'
    );
\tmp_V_186_fu_1482_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229256,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_186_fu_1482(10),
      R => '0'
    );
\tmp_V_186_fu_1482_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229256,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_186_fu_1482(11),
      R => '0'
    );
\tmp_V_186_fu_1482_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229256,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_186_fu_1482(12),
      R => '0'
    );
\tmp_V_186_fu_1482_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229256,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_186_fu_1482(13),
      R => '0'
    );
\tmp_V_186_fu_1482_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229256,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_186_fu_1482(14),
      R => '0'
    );
\tmp_V_186_fu_1482_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229256,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_186_fu_1482(15),
      R => '0'
    );
\tmp_V_186_fu_1482_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229256,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_186_fu_1482(1),
      R => '0'
    );
\tmp_V_186_fu_1482_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229256,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_186_fu_1482(2),
      R => '0'
    );
\tmp_V_186_fu_1482_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229256,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_186_fu_1482(3),
      R => '0'
    );
\tmp_V_186_fu_1482_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229256,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_186_fu_1482(4),
      R => '0'
    );
\tmp_V_186_fu_1482_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229256,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_186_fu_1482(5),
      R => '0'
    );
\tmp_V_186_fu_1482_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229256,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_186_fu_1482(6),
      R => '0'
    );
\tmp_V_186_fu_1482_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229256,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_186_fu_1482(7),
      R => '0'
    );
\tmp_V_186_fu_1482_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229256,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_186_fu_1482(8),
      R => '0'
    );
\tmp_V_186_fu_1482_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229256,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_186_fu_1482(9),
      R => '0'
    );
\tmp_V_187_fu_1486[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_185_fu_1478[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229257
    );
\tmp_V_187_fu_1486_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229257,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_187_fu_1486(0),
      R => '0'
    );
\tmp_V_187_fu_1486_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229257,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_187_fu_1486(10),
      R => '0'
    );
\tmp_V_187_fu_1486_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229257,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_187_fu_1486(11),
      R => '0'
    );
\tmp_V_187_fu_1486_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229257,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_187_fu_1486(12),
      R => '0'
    );
\tmp_V_187_fu_1486_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229257,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_187_fu_1486(13),
      R => '0'
    );
\tmp_V_187_fu_1486_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229257,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_187_fu_1486(14),
      R => '0'
    );
\tmp_V_187_fu_1486_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229257,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_187_fu_1486(15),
      R => '0'
    );
\tmp_V_187_fu_1486_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229257,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_187_fu_1486(1),
      R => '0'
    );
\tmp_V_187_fu_1486_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229257,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_187_fu_1486(2),
      R => '0'
    );
\tmp_V_187_fu_1486_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229257,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_187_fu_1486(3),
      R => '0'
    );
\tmp_V_187_fu_1486_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229257,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_187_fu_1486(4),
      R => '0'
    );
\tmp_V_187_fu_1486_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229257,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_187_fu_1486(5),
      R => '0'
    );
\tmp_V_187_fu_1486_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229257,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_187_fu_1486(6),
      R => '0'
    );
\tmp_V_187_fu_1486_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229257,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_187_fu_1486(7),
      R => '0'
    );
\tmp_V_187_fu_1486_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229257,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_187_fu_1486(8),
      R => '0'
    );
\tmp_V_187_fu_1486_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229257,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_187_fu_1486(9),
      R => '0'
    );
\tmp_V_188_fu_1490[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_185_fu_1478[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229258
    );
\tmp_V_188_fu_1490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229258,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_188_fu_1490(0),
      R => '0'
    );
\tmp_V_188_fu_1490_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229258,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_188_fu_1490(10),
      R => '0'
    );
\tmp_V_188_fu_1490_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229258,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_188_fu_1490(11),
      R => '0'
    );
\tmp_V_188_fu_1490_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229258,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_188_fu_1490(12),
      R => '0'
    );
\tmp_V_188_fu_1490_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229258,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_188_fu_1490(13),
      R => '0'
    );
\tmp_V_188_fu_1490_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229258,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_188_fu_1490(14),
      R => '0'
    );
\tmp_V_188_fu_1490_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229258,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_188_fu_1490(15),
      R => '0'
    );
\tmp_V_188_fu_1490_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229258,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_188_fu_1490(1),
      R => '0'
    );
\tmp_V_188_fu_1490_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229258,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_188_fu_1490(2),
      R => '0'
    );
\tmp_V_188_fu_1490_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229258,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_188_fu_1490(3),
      R => '0'
    );
\tmp_V_188_fu_1490_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229258,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_188_fu_1490(4),
      R => '0'
    );
\tmp_V_188_fu_1490_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229258,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_188_fu_1490(5),
      R => '0'
    );
\tmp_V_188_fu_1490_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229258,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_188_fu_1490(6),
      R => '0'
    );
\tmp_V_188_fu_1490_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229258,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_188_fu_1490(7),
      R => '0'
    );
\tmp_V_188_fu_1490_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229258,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_188_fu_1490(8),
      R => '0'
    );
\tmp_V_188_fu_1490_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229258,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_188_fu_1490(9),
      R => '0'
    );
\tmp_V_189_fu_1494[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I3 => \tmp_V_189_fu_1494[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229259
    );
\tmp_V_189_fu_1494[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \tmp_V_189_fu_1494[15]_i_3_n_1\,
      I1 => sf_1_fu_738_reg(4),
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(7),
      I4 => sf_1_fu_738_reg(6),
      I5 => sf_1_fu_738_reg(5),
      O => \tmp_V_189_fu_1494[15]_i_2_n_1\
    );
\tmp_V_189_fu_1494[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => sf_1_fu_738_reg(2),
      O => \tmp_V_189_fu_1494[15]_i_3_n_1\
    );
\tmp_V_189_fu_1494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229259,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_189_fu_1494(0),
      R => '0'
    );
\tmp_V_189_fu_1494_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229259,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_189_fu_1494(10),
      R => '0'
    );
\tmp_V_189_fu_1494_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229259,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_189_fu_1494(11),
      R => '0'
    );
\tmp_V_189_fu_1494_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229259,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_189_fu_1494(12),
      R => '0'
    );
\tmp_V_189_fu_1494_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229259,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_189_fu_1494(13),
      R => '0'
    );
\tmp_V_189_fu_1494_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229259,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_189_fu_1494(14),
      R => '0'
    );
\tmp_V_189_fu_1494_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229259,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_189_fu_1494(15),
      R => '0'
    );
\tmp_V_189_fu_1494_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229259,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_189_fu_1494(1),
      R => '0'
    );
\tmp_V_189_fu_1494_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229259,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_189_fu_1494(2),
      R => '0'
    );
\tmp_V_189_fu_1494_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229259,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_189_fu_1494(3),
      R => '0'
    );
\tmp_V_189_fu_1494_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229259,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_189_fu_1494(4),
      R => '0'
    );
\tmp_V_189_fu_1494_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229259,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_189_fu_1494(5),
      R => '0'
    );
\tmp_V_189_fu_1494_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229259,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_189_fu_1494(6),
      R => '0'
    );
\tmp_V_189_fu_1494_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229259,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_189_fu_1494(7),
      R => '0'
    );
\tmp_V_189_fu_1494_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229259,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_189_fu_1494(8),
      R => '0'
    );
\tmp_V_189_fu_1494_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229259,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_189_fu_1494(9),
      R => '0'
    );
\tmp_V_18_fu_810[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_17_fu_806[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292176175_out
    );
\tmp_V_18_fu_810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292176175_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_18_fu_810(0),
      R => '0'
    );
\tmp_V_18_fu_810_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292176175_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_18_fu_810(10),
      R => '0'
    );
\tmp_V_18_fu_810_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292176175_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_18_fu_810(11),
      R => '0'
    );
\tmp_V_18_fu_810_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292176175_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_18_fu_810(12),
      R => '0'
    );
\tmp_V_18_fu_810_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292176175_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_18_fu_810(13),
      R => '0'
    );
\tmp_V_18_fu_810_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292176175_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_18_fu_810(14),
      R => '0'
    );
\tmp_V_18_fu_810_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292176175_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_18_fu_810(15),
      R => '0'
    );
\tmp_V_18_fu_810_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292176175_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_18_fu_810(1),
      R => '0'
    );
\tmp_V_18_fu_810_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292176175_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_18_fu_810(2),
      R => '0'
    );
\tmp_V_18_fu_810_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292176175_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_18_fu_810(3),
      R => '0'
    );
\tmp_V_18_fu_810_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292176175_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_18_fu_810(4),
      R => '0'
    );
\tmp_V_18_fu_810_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292176175_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_18_fu_810(5),
      R => '0'
    );
\tmp_V_18_fu_810_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292176175_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_18_fu_810(6),
      R => '0'
    );
\tmp_V_18_fu_810_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292176175_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_18_fu_810(7),
      R => '0'
    );
\tmp_V_18_fu_810_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292176175_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_18_fu_810(8),
      R => '0'
    );
\tmp_V_18_fu_810_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292176175_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_18_fu_810(9),
      R => '0'
    );
\tmp_V_190_fu_1498[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_189_fu_1494[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229260
    );
\tmp_V_190_fu_1498_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229260,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_190_fu_1498(0),
      R => '0'
    );
\tmp_V_190_fu_1498_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229260,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_190_fu_1498(10),
      R => '0'
    );
\tmp_V_190_fu_1498_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229260,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_190_fu_1498(11),
      R => '0'
    );
\tmp_V_190_fu_1498_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229260,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_190_fu_1498(12),
      R => '0'
    );
\tmp_V_190_fu_1498_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229260,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_190_fu_1498(13),
      R => '0'
    );
\tmp_V_190_fu_1498_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229260,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_190_fu_1498(14),
      R => '0'
    );
\tmp_V_190_fu_1498_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229260,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_190_fu_1498(15),
      R => '0'
    );
\tmp_V_190_fu_1498_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229260,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_190_fu_1498(1),
      R => '0'
    );
\tmp_V_190_fu_1498_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229260,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_190_fu_1498(2),
      R => '0'
    );
\tmp_V_190_fu_1498_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229260,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_190_fu_1498(3),
      R => '0'
    );
\tmp_V_190_fu_1498_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229260,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_190_fu_1498(4),
      R => '0'
    );
\tmp_V_190_fu_1498_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229260,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_190_fu_1498(5),
      R => '0'
    );
\tmp_V_190_fu_1498_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229260,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_190_fu_1498(6),
      R => '0'
    );
\tmp_V_190_fu_1498_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229260,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_190_fu_1498(7),
      R => '0'
    );
\tmp_V_190_fu_1498_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229260,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_190_fu_1498(8),
      R => '0'
    );
\tmp_V_190_fu_1498_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229260,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_190_fu_1498(9),
      R => '0'
    );
\tmp_V_191_fu_1502[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_189_fu_1494[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229261
    );
\tmp_V_191_fu_1502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229261,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_191_fu_1502(0),
      R => '0'
    );
\tmp_V_191_fu_1502_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229261,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_191_fu_1502(10),
      R => '0'
    );
\tmp_V_191_fu_1502_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229261,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_191_fu_1502(11),
      R => '0'
    );
\tmp_V_191_fu_1502_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229261,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_191_fu_1502(12),
      R => '0'
    );
\tmp_V_191_fu_1502_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229261,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_191_fu_1502(13),
      R => '0'
    );
\tmp_V_191_fu_1502_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229261,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_191_fu_1502(14),
      R => '0'
    );
\tmp_V_191_fu_1502_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229261,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_191_fu_1502(15),
      R => '0'
    );
\tmp_V_191_fu_1502_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229261,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_191_fu_1502(1),
      R => '0'
    );
\tmp_V_191_fu_1502_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229261,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_191_fu_1502(2),
      R => '0'
    );
\tmp_V_191_fu_1502_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229261,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_191_fu_1502(3),
      R => '0'
    );
\tmp_V_191_fu_1502_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229261,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_191_fu_1502(4),
      R => '0'
    );
\tmp_V_191_fu_1502_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229261,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_191_fu_1502(5),
      R => '0'
    );
\tmp_V_191_fu_1502_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229261,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_191_fu_1502(6),
      R => '0'
    );
\tmp_V_191_fu_1502_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229261,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_191_fu_1502(7),
      R => '0'
    );
\tmp_V_191_fu_1502_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229261,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_191_fu_1502(8),
      R => '0'
    );
\tmp_V_191_fu_1502_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229261,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_191_fu_1502(9),
      R => '0'
    );
\tmp_V_192_fu_1506[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__11_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_189_fu_1494[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229262
    );
\tmp_V_192_fu_1506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229262,
      D => \tmp_V_191_fu_1502_reg[15]_0\(0),
      Q => tmp_V_192_fu_1506(0),
      R => '0'
    );
\tmp_V_192_fu_1506_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229262,
      D => \tmp_V_191_fu_1502_reg[15]_0\(10),
      Q => tmp_V_192_fu_1506(10),
      R => '0'
    );
\tmp_V_192_fu_1506_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229262,
      D => \tmp_V_191_fu_1502_reg[15]_0\(11),
      Q => tmp_V_192_fu_1506(11),
      R => '0'
    );
\tmp_V_192_fu_1506_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229262,
      D => \tmp_V_191_fu_1502_reg[15]_0\(12),
      Q => tmp_V_192_fu_1506(12),
      R => '0'
    );
\tmp_V_192_fu_1506_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229262,
      D => \tmp_V_191_fu_1502_reg[15]_0\(13),
      Q => tmp_V_192_fu_1506(13),
      R => '0'
    );
\tmp_V_192_fu_1506_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229262,
      D => \tmp_V_191_fu_1502_reg[15]_0\(14),
      Q => tmp_V_192_fu_1506(14),
      R => '0'
    );
\tmp_V_192_fu_1506_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229262,
      D => \tmp_V_191_fu_1502_reg[15]_0\(15),
      Q => tmp_V_192_fu_1506(15),
      R => '0'
    );
\tmp_V_192_fu_1506_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229262,
      D => \tmp_V_191_fu_1502_reg[15]_0\(1),
      Q => tmp_V_192_fu_1506(1),
      R => '0'
    );
\tmp_V_192_fu_1506_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229262,
      D => \tmp_V_191_fu_1502_reg[15]_0\(2),
      Q => tmp_V_192_fu_1506(2),
      R => '0'
    );
\tmp_V_192_fu_1506_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229262,
      D => \tmp_V_191_fu_1502_reg[15]_0\(3),
      Q => tmp_V_192_fu_1506(3),
      R => '0'
    );
\tmp_V_192_fu_1506_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229262,
      D => \tmp_V_191_fu_1502_reg[15]_0\(4),
      Q => tmp_V_192_fu_1506(4),
      R => '0'
    );
\tmp_V_192_fu_1506_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229262,
      D => \tmp_V_191_fu_1502_reg[15]_0\(5),
      Q => tmp_V_192_fu_1506(5),
      R => '0'
    );
\tmp_V_192_fu_1506_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229262,
      D => \tmp_V_191_fu_1502_reg[15]_0\(6),
      Q => tmp_V_192_fu_1506(6),
      R => '0'
    );
\tmp_V_192_fu_1506_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229262,
      D => \tmp_V_191_fu_1502_reg[15]_0\(7),
      Q => tmp_V_192_fu_1506(7),
      R => '0'
    );
\tmp_V_192_fu_1506_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229262,
      D => \tmp_V_191_fu_1502_reg[15]_0\(8),
      Q => tmp_V_192_fu_1506(8),
      R => '0'
    );
\tmp_V_192_fu_1506_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229262,
      D => \tmp_V_191_fu_1502_reg[15]_0\(9),
      Q => tmp_V_192_fu_1506(9),
      R => '0'
    );
\tmp_V_193_fu_1510[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_193_fu_1510[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229263
    );
\tmp_V_193_fu_1510[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(5),
      I1 => sf_1_fu_738_reg(4),
      I2 => sf_1_fu_738_reg(7),
      I3 => sf_1_fu_738_reg(8),
      I4 => sf_1_fu_738_reg(6),
      O => \tmp_V_193_fu_1510[15]_i_2_n_1\
    );
\tmp_V_193_fu_1510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229263,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_193_fu_1510(0),
      R => '0'
    );
\tmp_V_193_fu_1510_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229263,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_193_fu_1510(10),
      R => '0'
    );
\tmp_V_193_fu_1510_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229263,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_193_fu_1510(11),
      R => '0'
    );
\tmp_V_193_fu_1510_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229263,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_193_fu_1510(12),
      R => '0'
    );
\tmp_V_193_fu_1510_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229263,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_193_fu_1510(13),
      R => '0'
    );
\tmp_V_193_fu_1510_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229263,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_193_fu_1510(14),
      R => '0'
    );
\tmp_V_193_fu_1510_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229263,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_193_fu_1510(15),
      R => '0'
    );
\tmp_V_193_fu_1510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229263,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_193_fu_1510(1),
      R => '0'
    );
\tmp_V_193_fu_1510_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229263,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_193_fu_1510(2),
      R => '0'
    );
\tmp_V_193_fu_1510_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229263,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_193_fu_1510(3),
      R => '0'
    );
\tmp_V_193_fu_1510_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229263,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_193_fu_1510(4),
      R => '0'
    );
\tmp_V_193_fu_1510_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229263,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_193_fu_1510(5),
      R => '0'
    );
\tmp_V_193_fu_1510_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229263,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_193_fu_1510(6),
      R => '0'
    );
\tmp_V_193_fu_1510_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229263,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_193_fu_1510(7),
      R => '0'
    );
\tmp_V_193_fu_1510_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229263,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_193_fu_1510(8),
      R => '0'
    );
\tmp_V_193_fu_1510_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229263,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_193_fu_1510(9),
      R => '0'
    );
\tmp_V_194_fu_1514[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_193_fu_1510[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229264
    );
\tmp_V_194_fu_1514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229264,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_194_fu_1514(0),
      R => '0'
    );
\tmp_V_194_fu_1514_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229264,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_194_fu_1514(10),
      R => '0'
    );
\tmp_V_194_fu_1514_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229264,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_194_fu_1514(11),
      R => '0'
    );
\tmp_V_194_fu_1514_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229264,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_194_fu_1514(12),
      R => '0'
    );
\tmp_V_194_fu_1514_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229264,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_194_fu_1514(13),
      R => '0'
    );
\tmp_V_194_fu_1514_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229264,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_194_fu_1514(14),
      R => '0'
    );
\tmp_V_194_fu_1514_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229264,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_194_fu_1514(15),
      R => '0'
    );
\tmp_V_194_fu_1514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229264,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_194_fu_1514(1),
      R => '0'
    );
\tmp_V_194_fu_1514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229264,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_194_fu_1514(2),
      R => '0'
    );
\tmp_V_194_fu_1514_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229264,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_194_fu_1514(3),
      R => '0'
    );
\tmp_V_194_fu_1514_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229264,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_194_fu_1514(4),
      R => '0'
    );
\tmp_V_194_fu_1514_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229264,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_194_fu_1514(5),
      R => '0'
    );
\tmp_V_194_fu_1514_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229264,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_194_fu_1514(6),
      R => '0'
    );
\tmp_V_194_fu_1514_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229264,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_194_fu_1514(7),
      R => '0'
    );
\tmp_V_194_fu_1514_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229264,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_194_fu_1514(8),
      R => '0'
    );
\tmp_V_194_fu_1514_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229264,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_194_fu_1514(9),
      R => '0'
    );
\tmp_V_195_fu_1518[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_193_fu_1510[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229265
    );
\tmp_V_195_fu_1518_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229265,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_195_fu_1518(0),
      R => '0'
    );
\tmp_V_195_fu_1518_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229265,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_195_fu_1518(10),
      R => '0'
    );
\tmp_V_195_fu_1518_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229265,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_195_fu_1518(11),
      R => '0'
    );
\tmp_V_195_fu_1518_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229265,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_195_fu_1518(12),
      R => '0'
    );
\tmp_V_195_fu_1518_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229265,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_195_fu_1518(13),
      R => '0'
    );
\tmp_V_195_fu_1518_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229265,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_195_fu_1518(14),
      R => '0'
    );
\tmp_V_195_fu_1518_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229265,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_195_fu_1518(15),
      R => '0'
    );
\tmp_V_195_fu_1518_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229265,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_195_fu_1518(1),
      R => '0'
    );
\tmp_V_195_fu_1518_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229265,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_195_fu_1518(2),
      R => '0'
    );
\tmp_V_195_fu_1518_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229265,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_195_fu_1518(3),
      R => '0'
    );
\tmp_V_195_fu_1518_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229265,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_195_fu_1518(4),
      R => '0'
    );
\tmp_V_195_fu_1518_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229265,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_195_fu_1518(5),
      R => '0'
    );
\tmp_V_195_fu_1518_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229265,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_195_fu_1518(6),
      R => '0'
    );
\tmp_V_195_fu_1518_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229265,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_195_fu_1518(7),
      R => '0'
    );
\tmp_V_195_fu_1518_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229265,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_195_fu_1518(8),
      R => '0'
    );
\tmp_V_195_fu_1518_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229265,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_195_fu_1518(9),
      R => '0'
    );
\tmp_V_196_fu_1522[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_193_fu_1510[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229266
    );
\tmp_V_196_fu_1522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229266,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_196_fu_1522(0),
      R => '0'
    );
\tmp_V_196_fu_1522_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229266,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_196_fu_1522(10),
      R => '0'
    );
\tmp_V_196_fu_1522_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229266,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_196_fu_1522(11),
      R => '0'
    );
\tmp_V_196_fu_1522_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229266,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_196_fu_1522(12),
      R => '0'
    );
\tmp_V_196_fu_1522_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229266,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_196_fu_1522(13),
      R => '0'
    );
\tmp_V_196_fu_1522_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229266,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_196_fu_1522(14),
      R => '0'
    );
\tmp_V_196_fu_1522_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229266,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_196_fu_1522(15),
      R => '0'
    );
\tmp_V_196_fu_1522_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229266,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_196_fu_1522(1),
      R => '0'
    );
\tmp_V_196_fu_1522_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229266,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_196_fu_1522(2),
      R => '0'
    );
\tmp_V_196_fu_1522_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229266,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_196_fu_1522(3),
      R => '0'
    );
\tmp_V_196_fu_1522_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229266,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_196_fu_1522(4),
      R => '0'
    );
\tmp_V_196_fu_1522_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229266,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_196_fu_1522(5),
      R => '0'
    );
\tmp_V_196_fu_1522_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229266,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_196_fu_1522(6),
      R => '0'
    );
\tmp_V_196_fu_1522_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229266,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_196_fu_1522(7),
      R => '0'
    );
\tmp_V_196_fu_1522_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229266,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_196_fu_1522(8),
      R => '0'
    );
\tmp_V_196_fu_1522_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229266,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_196_fu_1522(9),
      R => '0'
    );
\tmp_V_197_fu_1526[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I3 => \tmp_V_197_fu_1526[15]_i_2_n_1\,
      O => \tmp_V_197_fu_1526[15]_i_1_n_1\
    );
\tmp_V_197_fu_1526[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \tmp_V_133_fu_1270[15]_i_3_n_1\,
      I1 => sf_1_fu_738_reg(6),
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(7),
      I4 => sf_1_fu_738_reg(4),
      I5 => sf_1_fu_738_reg(5),
      O => \tmp_V_197_fu_1526[15]_i_2_n_1\
    );
\tmp_V_197_fu_1526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_197_fu_1526[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_197_fu_1526(0),
      R => '0'
    );
\tmp_V_197_fu_1526_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_197_fu_1526[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_197_fu_1526(10),
      R => '0'
    );
\tmp_V_197_fu_1526_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_197_fu_1526[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_197_fu_1526(11),
      R => '0'
    );
\tmp_V_197_fu_1526_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_197_fu_1526[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_197_fu_1526(12),
      R => '0'
    );
\tmp_V_197_fu_1526_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_197_fu_1526[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_197_fu_1526(13),
      R => '0'
    );
\tmp_V_197_fu_1526_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_197_fu_1526[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_197_fu_1526(14),
      R => '0'
    );
\tmp_V_197_fu_1526_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_197_fu_1526[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_197_fu_1526(15),
      R => '0'
    );
\tmp_V_197_fu_1526_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_197_fu_1526[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_197_fu_1526(1),
      R => '0'
    );
\tmp_V_197_fu_1526_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_197_fu_1526[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_197_fu_1526(2),
      R => '0'
    );
\tmp_V_197_fu_1526_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_197_fu_1526[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_197_fu_1526(3),
      R => '0'
    );
\tmp_V_197_fu_1526_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_197_fu_1526[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_197_fu_1526(4),
      R => '0'
    );
\tmp_V_197_fu_1526_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_197_fu_1526[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_197_fu_1526(5),
      R => '0'
    );
\tmp_V_197_fu_1526_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_197_fu_1526[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_197_fu_1526(6),
      R => '0'
    );
\tmp_V_197_fu_1526_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_197_fu_1526[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_197_fu_1526(7),
      R => '0'
    );
\tmp_V_197_fu_1526_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_197_fu_1526[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_197_fu_1526(8),
      R => '0'
    );
\tmp_V_197_fu_1526_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_197_fu_1526[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_197_fu_1526(9),
      R => '0'
    );
\tmp_V_198_fu_1530[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_197_fu_1526[15]_i_2_n_1\,
      O => \tmp_V_198_fu_1530[15]_i_1_n_1\
    );
\tmp_V_198_fu_1530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_198_fu_1530[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_198_fu_1530(0),
      R => '0'
    );
\tmp_V_198_fu_1530_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_198_fu_1530[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_198_fu_1530(10),
      R => '0'
    );
\tmp_V_198_fu_1530_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_198_fu_1530[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_198_fu_1530(11),
      R => '0'
    );
\tmp_V_198_fu_1530_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_198_fu_1530[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_198_fu_1530(12),
      R => '0'
    );
\tmp_V_198_fu_1530_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_198_fu_1530[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_198_fu_1530(13),
      R => '0'
    );
\tmp_V_198_fu_1530_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_198_fu_1530[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_198_fu_1530(14),
      R => '0'
    );
\tmp_V_198_fu_1530_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_198_fu_1530[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_198_fu_1530(15),
      R => '0'
    );
\tmp_V_198_fu_1530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_198_fu_1530[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_198_fu_1530(1),
      R => '0'
    );
\tmp_V_198_fu_1530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_198_fu_1530[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_198_fu_1530(2),
      R => '0'
    );
\tmp_V_198_fu_1530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_198_fu_1530[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_198_fu_1530(3),
      R => '0'
    );
\tmp_V_198_fu_1530_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_198_fu_1530[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_198_fu_1530(4),
      R => '0'
    );
\tmp_V_198_fu_1530_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_198_fu_1530[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_198_fu_1530(5),
      R => '0'
    );
\tmp_V_198_fu_1530_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_198_fu_1530[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_198_fu_1530(6),
      R => '0'
    );
\tmp_V_198_fu_1530_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_198_fu_1530[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_198_fu_1530(7),
      R => '0'
    );
\tmp_V_198_fu_1530_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_198_fu_1530[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_198_fu_1530(8),
      R => '0'
    );
\tmp_V_198_fu_1530_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_198_fu_1530[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_198_fu_1530(9),
      R => '0'
    );
\tmp_V_199_fu_1534[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_197_fu_1526[15]_i_2_n_1\,
      O => \tmp_V_199_fu_1534[15]_i_1_n_1\
    );
\tmp_V_199_fu_1534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_199_fu_1534[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_199_fu_1534(0),
      R => '0'
    );
\tmp_V_199_fu_1534_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_199_fu_1534[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_199_fu_1534(10),
      R => '0'
    );
\tmp_V_199_fu_1534_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_199_fu_1534[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_199_fu_1534(11),
      R => '0'
    );
\tmp_V_199_fu_1534_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_199_fu_1534[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_199_fu_1534(12),
      R => '0'
    );
\tmp_V_199_fu_1534_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_199_fu_1534[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_199_fu_1534(13),
      R => '0'
    );
\tmp_V_199_fu_1534_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_199_fu_1534[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_199_fu_1534(14),
      R => '0'
    );
\tmp_V_199_fu_1534_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_199_fu_1534[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_199_fu_1534(15),
      R => '0'
    );
\tmp_V_199_fu_1534_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_199_fu_1534[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_199_fu_1534(1),
      R => '0'
    );
\tmp_V_199_fu_1534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_199_fu_1534[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_199_fu_1534(2),
      R => '0'
    );
\tmp_V_199_fu_1534_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_199_fu_1534[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_199_fu_1534(3),
      R => '0'
    );
\tmp_V_199_fu_1534_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_199_fu_1534[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_199_fu_1534(4),
      R => '0'
    );
\tmp_V_199_fu_1534_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_199_fu_1534[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_199_fu_1534(5),
      R => '0'
    );
\tmp_V_199_fu_1534_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_199_fu_1534[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_199_fu_1534(6),
      R => '0'
    );
\tmp_V_199_fu_1534_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_199_fu_1534[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_199_fu_1534(7),
      R => '0'
    );
\tmp_V_199_fu_1534_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_199_fu_1534[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_199_fu_1534(8),
      R => '0'
    );
\tmp_V_199_fu_1534_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_199_fu_1534[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_199_fu_1534(9),
      R => '0'
    );
\tmp_V_19_fu_814[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_17_fu_806[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292177176_out
    );
\tmp_V_19_fu_814_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292177176_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_19_fu_814(0),
      R => '0'
    );
\tmp_V_19_fu_814_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292177176_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_19_fu_814(10),
      R => '0'
    );
\tmp_V_19_fu_814_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292177176_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_19_fu_814(11),
      R => '0'
    );
\tmp_V_19_fu_814_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292177176_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_19_fu_814(12),
      R => '0'
    );
\tmp_V_19_fu_814_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292177176_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_19_fu_814(13),
      R => '0'
    );
\tmp_V_19_fu_814_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292177176_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_19_fu_814(14),
      R => '0'
    );
\tmp_V_19_fu_814_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292177176_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_19_fu_814(15),
      R => '0'
    );
\tmp_V_19_fu_814_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292177176_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_19_fu_814(1),
      R => '0'
    );
\tmp_V_19_fu_814_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292177176_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_19_fu_814(2),
      R => '0'
    );
\tmp_V_19_fu_814_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292177176_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_19_fu_814(3),
      R => '0'
    );
\tmp_V_19_fu_814_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292177176_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_19_fu_814(4),
      R => '0'
    );
\tmp_V_19_fu_814_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292177176_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_19_fu_814(5),
      R => '0'
    );
\tmp_V_19_fu_814_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292177176_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_19_fu_814(6),
      R => '0'
    );
\tmp_V_19_fu_814_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292177176_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_19_fu_814(7),
      R => '0'
    );
\tmp_V_19_fu_814_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292177176_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_19_fu_814(8),
      R => '0'
    );
\tmp_V_19_fu_814_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292177176_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_19_fu_814(9),
      R => '0'
    );
\tmp_V_1_fu_746[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \tmp_V_fu_742[15]_i_3_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292160
    );
\tmp_V_1_fu_746_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292160,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_1_fu_746(0),
      R => '0'
    );
\tmp_V_1_fu_746_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292160,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_1_fu_746(10),
      R => '0'
    );
\tmp_V_1_fu_746_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292160,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_1_fu_746(11),
      R => '0'
    );
\tmp_V_1_fu_746_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292160,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_1_fu_746(12),
      R => '0'
    );
\tmp_V_1_fu_746_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292160,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_1_fu_746(13),
      R => '0'
    );
\tmp_V_1_fu_746_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292160,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_1_fu_746(14),
      R => '0'
    );
\tmp_V_1_fu_746_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292160,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_1_fu_746(15),
      R => '0'
    );
\tmp_V_1_fu_746_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292160,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_1_fu_746(1),
      R => '0'
    );
\tmp_V_1_fu_746_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292160,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_1_fu_746(2),
      R => '0'
    );
\tmp_V_1_fu_746_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292160,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_1_fu_746(3),
      R => '0'
    );
\tmp_V_1_fu_746_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292160,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_1_fu_746(4),
      R => '0'
    );
\tmp_V_1_fu_746_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292160,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_1_fu_746(5),
      R => '0'
    );
\tmp_V_1_fu_746_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292160,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_1_fu_746(6),
      R => '0'
    );
\tmp_V_1_fu_746_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292160,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_1_fu_746(7),
      R => '0'
    );
\tmp_V_1_fu_746_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292160,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_1_fu_746(8),
      R => '0'
    );
\tmp_V_1_fu_746_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292160,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_1_fu_746(9),
      R => '0'
    );
\tmp_V_200_fu_1538[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_197_fu_1526[15]_i_2_n_1\,
      O => \tmp_V_200_fu_1538[15]_i_1_n_1\
    );
\tmp_V_200_fu_1538_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_200_fu_1538[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_200_fu_1538(0),
      R => '0'
    );
\tmp_V_200_fu_1538_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_200_fu_1538[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_200_fu_1538(10),
      R => '0'
    );
\tmp_V_200_fu_1538_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_200_fu_1538[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_200_fu_1538(11),
      R => '0'
    );
\tmp_V_200_fu_1538_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_200_fu_1538[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_200_fu_1538(12),
      R => '0'
    );
\tmp_V_200_fu_1538_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_200_fu_1538[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_200_fu_1538(13),
      R => '0'
    );
\tmp_V_200_fu_1538_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_200_fu_1538[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_200_fu_1538(14),
      R => '0'
    );
\tmp_V_200_fu_1538_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_200_fu_1538[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_200_fu_1538(15),
      R => '0'
    );
\tmp_V_200_fu_1538_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_200_fu_1538[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_200_fu_1538(1),
      R => '0'
    );
\tmp_V_200_fu_1538_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_200_fu_1538[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_200_fu_1538(2),
      R => '0'
    );
\tmp_V_200_fu_1538_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_200_fu_1538[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_200_fu_1538(3),
      R => '0'
    );
\tmp_V_200_fu_1538_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_200_fu_1538[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_200_fu_1538(4),
      R => '0'
    );
\tmp_V_200_fu_1538_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_200_fu_1538[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_200_fu_1538(5),
      R => '0'
    );
\tmp_V_200_fu_1538_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_200_fu_1538[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_200_fu_1538(6),
      R => '0'
    );
\tmp_V_200_fu_1538_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_200_fu_1538[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_200_fu_1538(7),
      R => '0'
    );
\tmp_V_200_fu_1538_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_200_fu_1538[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_200_fu_1538(8),
      R => '0'
    );
\tmp_V_200_fu_1538_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_200_fu_1538[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_200_fu_1538(9),
      R => '0'
    );
\tmp_V_201_fu_1542[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I3 => \tmp_V_201_fu_1542[15]_i_2_n_1\,
      O => \tmp_V_201_fu_1542[15]_i_1_n_1\
    );
\tmp_V_201_fu_1542[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => \tmp_V_fu_742[15]_i_4_n_1\,
      I3 => sf_1_fu_738_reg(7),
      I4 => sf_1_fu_738_reg(8),
      I5 => sf_1_fu_738_reg(6),
      O => \tmp_V_201_fu_1542[15]_i_2_n_1\
    );
\tmp_V_201_fu_1542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_201_fu_1542[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_201_fu_1542(0),
      R => '0'
    );
\tmp_V_201_fu_1542_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_201_fu_1542[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_201_fu_1542(10),
      R => '0'
    );
\tmp_V_201_fu_1542_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_201_fu_1542[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_201_fu_1542(11),
      R => '0'
    );
\tmp_V_201_fu_1542_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_201_fu_1542[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_201_fu_1542(12),
      R => '0'
    );
\tmp_V_201_fu_1542_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_201_fu_1542[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_201_fu_1542(13),
      R => '0'
    );
\tmp_V_201_fu_1542_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_201_fu_1542[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_201_fu_1542(14),
      R => '0'
    );
\tmp_V_201_fu_1542_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_201_fu_1542[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_201_fu_1542(15),
      R => '0'
    );
\tmp_V_201_fu_1542_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_201_fu_1542[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_201_fu_1542(1),
      R => '0'
    );
\tmp_V_201_fu_1542_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_201_fu_1542[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_201_fu_1542(2),
      R => '0'
    );
\tmp_V_201_fu_1542_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_201_fu_1542[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_201_fu_1542(3),
      R => '0'
    );
\tmp_V_201_fu_1542_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_201_fu_1542[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_201_fu_1542(4),
      R => '0'
    );
\tmp_V_201_fu_1542_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_201_fu_1542[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_201_fu_1542(5),
      R => '0'
    );
\tmp_V_201_fu_1542_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_201_fu_1542[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_201_fu_1542(6),
      R => '0'
    );
\tmp_V_201_fu_1542_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_201_fu_1542[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_201_fu_1542(7),
      R => '0'
    );
\tmp_V_201_fu_1542_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_201_fu_1542[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_201_fu_1542(8),
      R => '0'
    );
\tmp_V_201_fu_1542_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_201_fu_1542[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_201_fu_1542(9),
      R => '0'
    );
\tmp_V_202_fu_1546[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_201_fu_1542[15]_i_2_n_1\,
      O => \tmp_V_202_fu_1546[15]_i_1_n_1\
    );
\tmp_V_202_fu_1546_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_202_fu_1546[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_202_fu_1546(0),
      R => '0'
    );
\tmp_V_202_fu_1546_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_202_fu_1546[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_202_fu_1546(10),
      R => '0'
    );
\tmp_V_202_fu_1546_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_202_fu_1546[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_202_fu_1546(11),
      R => '0'
    );
\tmp_V_202_fu_1546_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_202_fu_1546[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_202_fu_1546(12),
      R => '0'
    );
\tmp_V_202_fu_1546_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_202_fu_1546[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_202_fu_1546(13),
      R => '0'
    );
\tmp_V_202_fu_1546_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_202_fu_1546[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_202_fu_1546(14),
      R => '0'
    );
\tmp_V_202_fu_1546_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_202_fu_1546[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_202_fu_1546(15),
      R => '0'
    );
\tmp_V_202_fu_1546_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_202_fu_1546[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_202_fu_1546(1),
      R => '0'
    );
\tmp_V_202_fu_1546_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_202_fu_1546[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_202_fu_1546(2),
      R => '0'
    );
\tmp_V_202_fu_1546_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_202_fu_1546[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_202_fu_1546(3),
      R => '0'
    );
\tmp_V_202_fu_1546_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_202_fu_1546[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_202_fu_1546(4),
      R => '0'
    );
\tmp_V_202_fu_1546_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_202_fu_1546[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_202_fu_1546(5),
      R => '0'
    );
\tmp_V_202_fu_1546_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_202_fu_1546[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_202_fu_1546(6),
      R => '0'
    );
\tmp_V_202_fu_1546_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_202_fu_1546[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_202_fu_1546(7),
      R => '0'
    );
\tmp_V_202_fu_1546_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_202_fu_1546[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_202_fu_1546(8),
      R => '0'
    );
\tmp_V_202_fu_1546_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_202_fu_1546[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_202_fu_1546(9),
      R => '0'
    );
\tmp_V_203_fu_1550[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_201_fu_1542[15]_i_2_n_1\,
      O => \tmp_V_203_fu_1550[15]_i_1_n_1\
    );
\tmp_V_203_fu_1550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_203_fu_1550[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_203_fu_1550(0),
      R => '0'
    );
\tmp_V_203_fu_1550_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_203_fu_1550[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_203_fu_1550(10),
      R => '0'
    );
\tmp_V_203_fu_1550_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_203_fu_1550[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_203_fu_1550(11),
      R => '0'
    );
\tmp_V_203_fu_1550_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_203_fu_1550[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_203_fu_1550(12),
      R => '0'
    );
\tmp_V_203_fu_1550_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_203_fu_1550[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_203_fu_1550(13),
      R => '0'
    );
\tmp_V_203_fu_1550_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_203_fu_1550[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_203_fu_1550(14),
      R => '0'
    );
\tmp_V_203_fu_1550_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_203_fu_1550[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_203_fu_1550(15),
      R => '0'
    );
\tmp_V_203_fu_1550_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_203_fu_1550[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_203_fu_1550(1),
      R => '0'
    );
\tmp_V_203_fu_1550_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_203_fu_1550[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_203_fu_1550(2),
      R => '0'
    );
\tmp_V_203_fu_1550_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_203_fu_1550[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_203_fu_1550(3),
      R => '0'
    );
\tmp_V_203_fu_1550_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_203_fu_1550[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_203_fu_1550(4),
      R => '0'
    );
\tmp_V_203_fu_1550_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_203_fu_1550[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_203_fu_1550(5),
      R => '0'
    );
\tmp_V_203_fu_1550_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_203_fu_1550[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_203_fu_1550(6),
      R => '0'
    );
\tmp_V_203_fu_1550_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_203_fu_1550[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_203_fu_1550(7),
      R => '0'
    );
\tmp_V_203_fu_1550_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_203_fu_1550[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_203_fu_1550(8),
      R => '0'
    );
\tmp_V_203_fu_1550_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_203_fu_1550[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_203_fu_1550(9),
      R => '0'
    );
\tmp_V_204_fu_1554[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_201_fu_1542[15]_i_2_n_1\,
      O => \tmp_V_204_fu_1554[15]_i_1_n_1\
    );
\tmp_V_204_fu_1554_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_204_fu_1554[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_204_fu_1554(0),
      R => '0'
    );
\tmp_V_204_fu_1554_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_204_fu_1554[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_204_fu_1554(10),
      R => '0'
    );
\tmp_V_204_fu_1554_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_204_fu_1554[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_204_fu_1554(11),
      R => '0'
    );
\tmp_V_204_fu_1554_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_204_fu_1554[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_204_fu_1554(12),
      R => '0'
    );
\tmp_V_204_fu_1554_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_204_fu_1554[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_204_fu_1554(13),
      R => '0'
    );
\tmp_V_204_fu_1554_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_204_fu_1554[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_204_fu_1554(14),
      R => '0'
    );
\tmp_V_204_fu_1554_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_204_fu_1554[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_204_fu_1554(15),
      R => '0'
    );
\tmp_V_204_fu_1554_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_204_fu_1554[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_204_fu_1554(1),
      R => '0'
    );
\tmp_V_204_fu_1554_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_204_fu_1554[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_204_fu_1554(2),
      R => '0'
    );
\tmp_V_204_fu_1554_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_204_fu_1554[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_204_fu_1554(3),
      R => '0'
    );
\tmp_V_204_fu_1554_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_204_fu_1554[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_204_fu_1554(4),
      R => '0'
    );
\tmp_V_204_fu_1554_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_204_fu_1554[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_204_fu_1554(5),
      R => '0'
    );
\tmp_V_204_fu_1554_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_204_fu_1554[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_204_fu_1554(6),
      R => '0'
    );
\tmp_V_204_fu_1554_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_204_fu_1554[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_204_fu_1554(7),
      R => '0'
    );
\tmp_V_204_fu_1554_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_204_fu_1554[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_204_fu_1554(8),
      R => '0'
    );
\tmp_V_204_fu_1554_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_204_fu_1554[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_204_fu_1554(9),
      R => '0'
    );
\tmp_V_205_fu_1558[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I3 => \tmp_V_205_fu_1558[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229275
    );
\tmp_V_205_fu_1558[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => \tmp_V_fu_742[15]_i_4_n_1\,
      I2 => sf_1_fu_738_reg(7),
      I3 => sf_1_fu_738_reg(8),
      I4 => sf_1_fu_738_reg(6),
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_205_fu_1558[15]_i_2_n_1\
    );
\tmp_V_205_fu_1558_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229275,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_205_fu_1558(0),
      R => '0'
    );
\tmp_V_205_fu_1558_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229275,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_205_fu_1558(10),
      R => '0'
    );
\tmp_V_205_fu_1558_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229275,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_205_fu_1558(11),
      R => '0'
    );
\tmp_V_205_fu_1558_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229275,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_205_fu_1558(12),
      R => '0'
    );
\tmp_V_205_fu_1558_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229275,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_205_fu_1558(13),
      R => '0'
    );
\tmp_V_205_fu_1558_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229275,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_205_fu_1558(14),
      R => '0'
    );
\tmp_V_205_fu_1558_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229275,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_205_fu_1558(15),
      R => '0'
    );
\tmp_V_205_fu_1558_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229275,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_205_fu_1558(1),
      R => '0'
    );
\tmp_V_205_fu_1558_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229275,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_205_fu_1558(2),
      R => '0'
    );
\tmp_V_205_fu_1558_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229275,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_205_fu_1558(3),
      R => '0'
    );
\tmp_V_205_fu_1558_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229275,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_205_fu_1558(4),
      R => '0'
    );
\tmp_V_205_fu_1558_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229275,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_205_fu_1558(5),
      R => '0'
    );
\tmp_V_205_fu_1558_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229275,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_205_fu_1558(6),
      R => '0'
    );
\tmp_V_205_fu_1558_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229275,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_205_fu_1558(7),
      R => '0'
    );
\tmp_V_205_fu_1558_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229275,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_205_fu_1558(8),
      R => '0'
    );
\tmp_V_205_fu_1558_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229275,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_205_fu_1558(9),
      R => '0'
    );
\tmp_V_206_fu_1562[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => \tmp_V_205_fu_1558[15]_i_2_n_1\,
      I2 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I3 => sf_1_fu_738_reg(1),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229276
    );
\tmp_V_206_fu_1562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229276,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_206_fu_1562(0),
      R => '0'
    );
\tmp_V_206_fu_1562_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229276,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_206_fu_1562(10),
      R => '0'
    );
\tmp_V_206_fu_1562_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229276,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_206_fu_1562(11),
      R => '0'
    );
\tmp_V_206_fu_1562_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229276,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_206_fu_1562(12),
      R => '0'
    );
\tmp_V_206_fu_1562_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229276,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_206_fu_1562(13),
      R => '0'
    );
\tmp_V_206_fu_1562_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229276,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_206_fu_1562(14),
      R => '0'
    );
\tmp_V_206_fu_1562_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229276,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_206_fu_1562(15),
      R => '0'
    );
\tmp_V_206_fu_1562_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229276,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_206_fu_1562(1),
      R => '0'
    );
\tmp_V_206_fu_1562_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229276,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_206_fu_1562(2),
      R => '0'
    );
\tmp_V_206_fu_1562_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229276,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_206_fu_1562(3),
      R => '0'
    );
\tmp_V_206_fu_1562_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229276,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_206_fu_1562(4),
      R => '0'
    );
\tmp_V_206_fu_1562_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229276,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_206_fu_1562(5),
      R => '0'
    );
\tmp_V_206_fu_1562_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229276,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_206_fu_1562(6),
      R => '0'
    );
\tmp_V_206_fu_1562_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229276,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_206_fu_1562(7),
      R => '0'
    );
\tmp_V_206_fu_1562_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229276,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_206_fu_1562(8),
      R => '0'
    );
\tmp_V_206_fu_1562_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229276,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_206_fu_1562(9),
      R => '0'
    );
\tmp_V_207_fu_1566[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_205_fu_1558[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229277
    );
\tmp_V_207_fu_1566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229277,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_207_fu_1566(0),
      R => '0'
    );
\tmp_V_207_fu_1566_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229277,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_207_fu_1566(10),
      R => '0'
    );
\tmp_V_207_fu_1566_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229277,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_207_fu_1566(11),
      R => '0'
    );
\tmp_V_207_fu_1566_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229277,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_207_fu_1566(12),
      R => '0'
    );
\tmp_V_207_fu_1566_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229277,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_207_fu_1566(13),
      R => '0'
    );
\tmp_V_207_fu_1566_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229277,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_207_fu_1566(14),
      R => '0'
    );
\tmp_V_207_fu_1566_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229277,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_207_fu_1566(15),
      R => '0'
    );
\tmp_V_207_fu_1566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229277,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_207_fu_1566(1),
      R => '0'
    );
\tmp_V_207_fu_1566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229277,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_207_fu_1566(2),
      R => '0'
    );
\tmp_V_207_fu_1566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229277,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_207_fu_1566(3),
      R => '0'
    );
\tmp_V_207_fu_1566_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229277,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_207_fu_1566(4),
      R => '0'
    );
\tmp_V_207_fu_1566_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229277,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_207_fu_1566(5),
      R => '0'
    );
\tmp_V_207_fu_1566_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229277,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_207_fu_1566(6),
      R => '0'
    );
\tmp_V_207_fu_1566_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229277,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_207_fu_1566(7),
      R => '0'
    );
\tmp_V_207_fu_1566_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229277,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_207_fu_1566(8),
      R => '0'
    );
\tmp_V_207_fu_1566_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229277,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_207_fu_1566(9),
      R => '0'
    );
\tmp_V_208_fu_1570[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__10_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_205_fu_1558[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229278
    );
\tmp_V_208_fu_1570_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229278,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_208_fu_1570(0),
      R => '0'
    );
\tmp_V_208_fu_1570_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229278,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_208_fu_1570(10),
      R => '0'
    );
\tmp_V_208_fu_1570_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229278,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_208_fu_1570(11),
      R => '0'
    );
\tmp_V_208_fu_1570_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229278,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_208_fu_1570(12),
      R => '0'
    );
\tmp_V_208_fu_1570_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229278,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_208_fu_1570(13),
      R => '0'
    );
\tmp_V_208_fu_1570_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229278,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_208_fu_1570(14),
      R => '0'
    );
\tmp_V_208_fu_1570_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229278,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_208_fu_1570(15),
      R => '0'
    );
\tmp_V_208_fu_1570_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229278,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_208_fu_1570(1),
      R => '0'
    );
\tmp_V_208_fu_1570_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229278,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_208_fu_1570(2),
      R => '0'
    );
\tmp_V_208_fu_1570_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229278,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_208_fu_1570(3),
      R => '0'
    );
\tmp_V_208_fu_1570_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229278,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_208_fu_1570(4),
      R => '0'
    );
\tmp_V_208_fu_1570_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229278,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_208_fu_1570(5),
      R => '0'
    );
\tmp_V_208_fu_1570_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229278,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_208_fu_1570(6),
      R => '0'
    );
\tmp_V_208_fu_1570_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229278,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_208_fu_1570(7),
      R => '0'
    );
\tmp_V_208_fu_1570_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229278,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_208_fu_1570(8),
      R => '0'
    );
\tmp_V_208_fu_1570_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229278,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_208_fu_1570(9),
      R => '0'
    );
\tmp_V_209_fu_1574[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I3 => \tmp_V_209_fu_1574[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229279
    );
\tmp_V_209_fu_1574[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \tmp_V_17_fu_806[15]_i_3_n_1\,
      I2 => sf_1_fu_738_reg(7),
      I3 => sf_1_fu_738_reg(8),
      I4 => sf_1_fu_738_reg(6),
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => \tmp_V_209_fu_1574[15]_i_2_n_1\
    );
\tmp_V_209_fu_1574_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229279,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_209_fu_1574(0),
      R => '0'
    );
\tmp_V_209_fu_1574_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229279,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_209_fu_1574(10),
      R => '0'
    );
\tmp_V_209_fu_1574_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229279,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_209_fu_1574(11),
      R => '0'
    );
\tmp_V_209_fu_1574_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229279,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_209_fu_1574(12),
      R => '0'
    );
\tmp_V_209_fu_1574_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229279,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_209_fu_1574(13),
      R => '0'
    );
\tmp_V_209_fu_1574_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229279,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_209_fu_1574(14),
      R => '0'
    );
\tmp_V_209_fu_1574_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229279,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_209_fu_1574(15),
      R => '0'
    );
\tmp_V_209_fu_1574_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229279,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_209_fu_1574(1),
      R => '0'
    );
\tmp_V_209_fu_1574_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229279,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_209_fu_1574(2),
      R => '0'
    );
\tmp_V_209_fu_1574_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229279,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_209_fu_1574(3),
      R => '0'
    );
\tmp_V_209_fu_1574_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229279,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_209_fu_1574(4),
      R => '0'
    );
\tmp_V_209_fu_1574_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229279,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_209_fu_1574(5),
      R => '0'
    );
\tmp_V_209_fu_1574_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229279,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_209_fu_1574(6),
      R => '0'
    );
\tmp_V_209_fu_1574_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229279,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_209_fu_1574(7),
      R => '0'
    );
\tmp_V_209_fu_1574_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229279,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_209_fu_1574(8),
      R => '0'
    );
\tmp_V_209_fu_1574_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229279,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_209_fu_1574(9),
      R => '0'
    );
\tmp_V_20_fu_818[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I1 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_17_fu_806[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292178177_out
    );
\tmp_V_20_fu_818_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292178177_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_20_fu_818(0),
      R => '0'
    );
\tmp_V_20_fu_818_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292178177_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_20_fu_818(10),
      R => '0'
    );
\tmp_V_20_fu_818_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292178177_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_20_fu_818(11),
      R => '0'
    );
\tmp_V_20_fu_818_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292178177_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_20_fu_818(12),
      R => '0'
    );
\tmp_V_20_fu_818_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292178177_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_20_fu_818(13),
      R => '0'
    );
\tmp_V_20_fu_818_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292178177_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_20_fu_818(14),
      R => '0'
    );
\tmp_V_20_fu_818_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292178177_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_20_fu_818(15),
      R => '0'
    );
\tmp_V_20_fu_818_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292178177_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_20_fu_818(1),
      R => '0'
    );
\tmp_V_20_fu_818_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292178177_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_20_fu_818(2),
      R => '0'
    );
\tmp_V_20_fu_818_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292178177_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_20_fu_818(3),
      R => '0'
    );
\tmp_V_20_fu_818_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292178177_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_20_fu_818(4),
      R => '0'
    );
\tmp_V_20_fu_818_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292178177_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_20_fu_818(5),
      R => '0'
    );
\tmp_V_20_fu_818_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292178177_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_20_fu_818(6),
      R => '0'
    );
\tmp_V_20_fu_818_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292178177_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_20_fu_818(7),
      R => '0'
    );
\tmp_V_20_fu_818_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292178177_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_20_fu_818(8),
      R => '0'
    );
\tmp_V_20_fu_818_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292178177_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_20_fu_818(9),
      R => '0'
    );
\tmp_V_210_fu_1578[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_209_fu_1574[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229280
    );
\tmp_V_210_fu_1578_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229280,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_210_fu_1578(0),
      R => '0'
    );
\tmp_V_210_fu_1578_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229280,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_210_fu_1578(10),
      R => '0'
    );
\tmp_V_210_fu_1578_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229280,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_210_fu_1578(11),
      R => '0'
    );
\tmp_V_210_fu_1578_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229280,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_210_fu_1578(12),
      R => '0'
    );
\tmp_V_210_fu_1578_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229280,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_210_fu_1578(13),
      R => '0'
    );
\tmp_V_210_fu_1578_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229280,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_210_fu_1578(14),
      R => '0'
    );
\tmp_V_210_fu_1578_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229280,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_210_fu_1578(15),
      R => '0'
    );
\tmp_V_210_fu_1578_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229280,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_210_fu_1578(1),
      R => '0'
    );
\tmp_V_210_fu_1578_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229280,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_210_fu_1578(2),
      R => '0'
    );
\tmp_V_210_fu_1578_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229280,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_210_fu_1578(3),
      R => '0'
    );
\tmp_V_210_fu_1578_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229280,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_210_fu_1578(4),
      R => '0'
    );
\tmp_V_210_fu_1578_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229280,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_210_fu_1578(5),
      R => '0'
    );
\tmp_V_210_fu_1578_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229280,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_210_fu_1578(6),
      R => '0'
    );
\tmp_V_210_fu_1578_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229280,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_210_fu_1578(7),
      R => '0'
    );
\tmp_V_210_fu_1578_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229280,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_210_fu_1578(8),
      R => '0'
    );
\tmp_V_210_fu_1578_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229280,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_210_fu_1578(9),
      R => '0'
    );
\tmp_V_211_fu_1582[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_209_fu_1574[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229281
    );
\tmp_V_211_fu_1582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229281,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_211_fu_1582(0),
      R => '0'
    );
\tmp_V_211_fu_1582_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229281,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_211_fu_1582(10),
      R => '0'
    );
\tmp_V_211_fu_1582_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229281,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_211_fu_1582(11),
      R => '0'
    );
\tmp_V_211_fu_1582_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229281,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_211_fu_1582(12),
      R => '0'
    );
\tmp_V_211_fu_1582_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229281,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_211_fu_1582(13),
      R => '0'
    );
\tmp_V_211_fu_1582_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229281,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_211_fu_1582(14),
      R => '0'
    );
\tmp_V_211_fu_1582_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229281,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_211_fu_1582(15),
      R => '0'
    );
\tmp_V_211_fu_1582_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229281,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_211_fu_1582(1),
      R => '0'
    );
\tmp_V_211_fu_1582_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229281,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_211_fu_1582(2),
      R => '0'
    );
\tmp_V_211_fu_1582_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229281,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_211_fu_1582(3),
      R => '0'
    );
\tmp_V_211_fu_1582_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229281,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_211_fu_1582(4),
      R => '0'
    );
\tmp_V_211_fu_1582_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229281,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_211_fu_1582(5),
      R => '0'
    );
\tmp_V_211_fu_1582_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229281,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_211_fu_1582(6),
      R => '0'
    );
\tmp_V_211_fu_1582_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229281,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_211_fu_1582(7),
      R => '0'
    );
\tmp_V_211_fu_1582_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229281,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_211_fu_1582(8),
      R => '0'
    );
\tmp_V_211_fu_1582_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229281,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_211_fu_1582(9),
      R => '0'
    );
\tmp_V_212_fu_1586[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_209_fu_1574[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229282
    );
\tmp_V_212_fu_1586_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229282,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_212_fu_1586(0),
      R => '0'
    );
\tmp_V_212_fu_1586_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229282,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_212_fu_1586(10),
      R => '0'
    );
\tmp_V_212_fu_1586_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229282,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_212_fu_1586(11),
      R => '0'
    );
\tmp_V_212_fu_1586_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229282,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_212_fu_1586(12),
      R => '0'
    );
\tmp_V_212_fu_1586_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229282,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_212_fu_1586(13),
      R => '0'
    );
\tmp_V_212_fu_1586_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229282,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_212_fu_1586(14),
      R => '0'
    );
\tmp_V_212_fu_1586_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229282,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_212_fu_1586(15),
      R => '0'
    );
\tmp_V_212_fu_1586_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229282,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_212_fu_1586(1),
      R => '0'
    );
\tmp_V_212_fu_1586_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229282,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_212_fu_1586(2),
      R => '0'
    );
\tmp_V_212_fu_1586_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229282,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_212_fu_1586(3),
      R => '0'
    );
\tmp_V_212_fu_1586_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229282,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_212_fu_1586(4),
      R => '0'
    );
\tmp_V_212_fu_1586_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229282,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_212_fu_1586(5),
      R => '0'
    );
\tmp_V_212_fu_1586_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229282,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_212_fu_1586(6),
      R => '0'
    );
\tmp_V_212_fu_1586_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229282,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_212_fu_1586(7),
      R => '0'
    );
\tmp_V_212_fu_1586_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229282,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_212_fu_1586(8),
      R => '0'
    );
\tmp_V_212_fu_1586_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229282,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_212_fu_1586(9),
      R => '0'
    );
\tmp_V_213_fu_1590[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I3 => \tmp_V_213_fu_1590[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229283
    );
\tmp_V_213_fu_1590[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => \tmp_V_17_fu_806[15]_i_3_n_1\,
      I1 => sf_1_fu_738_reg(7),
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(6),
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_213_fu_1590[15]_i_2_n_1\
    );
\tmp_V_213_fu_1590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229283,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_213_fu_1590(0),
      R => '0'
    );
\tmp_V_213_fu_1590_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229283,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_213_fu_1590(10),
      R => '0'
    );
\tmp_V_213_fu_1590_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229283,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_213_fu_1590(11),
      R => '0'
    );
\tmp_V_213_fu_1590_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229283,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_213_fu_1590(12),
      R => '0'
    );
\tmp_V_213_fu_1590_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229283,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_213_fu_1590(13),
      R => '0'
    );
\tmp_V_213_fu_1590_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229283,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_213_fu_1590(14),
      R => '0'
    );
\tmp_V_213_fu_1590_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229283,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_213_fu_1590(15),
      R => '0'
    );
\tmp_V_213_fu_1590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229283,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_213_fu_1590(1),
      R => '0'
    );
\tmp_V_213_fu_1590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229283,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_213_fu_1590(2),
      R => '0'
    );
\tmp_V_213_fu_1590_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229283,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_213_fu_1590(3),
      R => '0'
    );
\tmp_V_213_fu_1590_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229283,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_213_fu_1590(4),
      R => '0'
    );
\tmp_V_213_fu_1590_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229283,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_213_fu_1590(5),
      R => '0'
    );
\tmp_V_213_fu_1590_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229283,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_213_fu_1590(6),
      R => '0'
    );
\tmp_V_213_fu_1590_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229283,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_213_fu_1590(7),
      R => '0'
    );
\tmp_V_213_fu_1590_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229283,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_213_fu_1590(8),
      R => '0'
    );
\tmp_V_213_fu_1590_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229283,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_213_fu_1590(9),
      R => '0'
    );
\tmp_V_214_fu_1594[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \tmp_V_213_fu_1590[15]_i_2_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229284
    );
\tmp_V_214_fu_1594_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229284,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_214_fu_1594(0),
      R => '0'
    );
\tmp_V_214_fu_1594_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229284,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_214_fu_1594(10),
      R => '0'
    );
\tmp_V_214_fu_1594_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229284,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_214_fu_1594(11),
      R => '0'
    );
\tmp_V_214_fu_1594_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229284,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_214_fu_1594(12),
      R => '0'
    );
\tmp_V_214_fu_1594_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229284,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_214_fu_1594(13),
      R => '0'
    );
\tmp_V_214_fu_1594_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229284,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_214_fu_1594(14),
      R => '0'
    );
\tmp_V_214_fu_1594_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229284,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_214_fu_1594(15),
      R => '0'
    );
\tmp_V_214_fu_1594_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229284,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_214_fu_1594(1),
      R => '0'
    );
\tmp_V_214_fu_1594_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229284,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_214_fu_1594(2),
      R => '0'
    );
\tmp_V_214_fu_1594_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229284,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_214_fu_1594(3),
      R => '0'
    );
\tmp_V_214_fu_1594_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229284,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_214_fu_1594(4),
      R => '0'
    );
\tmp_V_214_fu_1594_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229284,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_214_fu_1594(5),
      R => '0'
    );
\tmp_V_214_fu_1594_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229284,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_214_fu_1594(6),
      R => '0'
    );
\tmp_V_214_fu_1594_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229284,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_214_fu_1594(7),
      R => '0'
    );
\tmp_V_214_fu_1594_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229284,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_214_fu_1594(8),
      R => '0'
    );
\tmp_V_214_fu_1594_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229284,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_214_fu_1594(9),
      R => '0'
    );
\tmp_V_215_fu_1598[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_213_fu_1590[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229285
    );
\tmp_V_215_fu_1598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229285,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_215_fu_1598(0),
      R => '0'
    );
\tmp_V_215_fu_1598_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229285,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_215_fu_1598(10),
      R => '0'
    );
\tmp_V_215_fu_1598_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229285,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_215_fu_1598(11),
      R => '0'
    );
\tmp_V_215_fu_1598_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229285,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_215_fu_1598(12),
      R => '0'
    );
\tmp_V_215_fu_1598_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229285,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_215_fu_1598(13),
      R => '0'
    );
\tmp_V_215_fu_1598_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229285,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_215_fu_1598(14),
      R => '0'
    );
\tmp_V_215_fu_1598_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229285,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_215_fu_1598(15),
      R => '0'
    );
\tmp_V_215_fu_1598_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229285,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_215_fu_1598(1),
      R => '0'
    );
\tmp_V_215_fu_1598_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229285,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_215_fu_1598(2),
      R => '0'
    );
\tmp_V_215_fu_1598_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229285,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_215_fu_1598(3),
      R => '0'
    );
\tmp_V_215_fu_1598_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229285,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_215_fu_1598(4),
      R => '0'
    );
\tmp_V_215_fu_1598_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229285,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_215_fu_1598(5),
      R => '0'
    );
\tmp_V_215_fu_1598_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229285,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_215_fu_1598(6),
      R => '0'
    );
\tmp_V_215_fu_1598_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229285,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_215_fu_1598(7),
      R => '0'
    );
\tmp_V_215_fu_1598_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229285,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_215_fu_1598(8),
      R => '0'
    );
\tmp_V_215_fu_1598_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229285,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_215_fu_1598(9),
      R => '0'
    );
\tmp_V_216_fu_1602[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_213_fu_1590[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229286
    );
\tmp_V_216_fu_1602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229286,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_216_fu_1602(0),
      R => '0'
    );
\tmp_V_216_fu_1602_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229286,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_216_fu_1602(10),
      R => '0'
    );
\tmp_V_216_fu_1602_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229286,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_216_fu_1602(11),
      R => '0'
    );
\tmp_V_216_fu_1602_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229286,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_216_fu_1602(12),
      R => '0'
    );
\tmp_V_216_fu_1602_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229286,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_216_fu_1602(13),
      R => '0'
    );
\tmp_V_216_fu_1602_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229286,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_216_fu_1602(14),
      R => '0'
    );
\tmp_V_216_fu_1602_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229286,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_216_fu_1602(15),
      R => '0'
    );
\tmp_V_216_fu_1602_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229286,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_216_fu_1602(1),
      R => '0'
    );
\tmp_V_216_fu_1602_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229286,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_216_fu_1602(2),
      R => '0'
    );
\tmp_V_216_fu_1602_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229286,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_216_fu_1602(3),
      R => '0'
    );
\tmp_V_216_fu_1602_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229286,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_216_fu_1602(4),
      R => '0'
    );
\tmp_V_216_fu_1602_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229286,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_216_fu_1602(5),
      R => '0'
    );
\tmp_V_216_fu_1602_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229286,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_216_fu_1602(6),
      R => '0'
    );
\tmp_V_216_fu_1602_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229286,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_216_fu_1602(7),
      R => '0'
    );
\tmp_V_216_fu_1602_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229286,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_216_fu_1602(8),
      R => '0'
    );
\tmp_V_216_fu_1602_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229286,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_216_fu_1602(9),
      R => '0'
    );
\tmp_V_217_fu_1606[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I3 => \tmp_V_217_fu_1606[15]_i_2_n_1\,
      O => \tmp_V_217_fu_1606[15]_i_1_n_1\
    );
\tmp_V_217_fu_1606[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => \tmp_V_17_fu_806[15]_i_3_n_1\,
      I3 => sf_1_fu_738_reg(7),
      I4 => sf_1_fu_738_reg(8),
      I5 => sf_1_fu_738_reg(6),
      O => \tmp_V_217_fu_1606[15]_i_2_n_1\
    );
\tmp_V_217_fu_1606_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_217_fu_1606[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_217_fu_1606(0),
      R => '0'
    );
\tmp_V_217_fu_1606_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_217_fu_1606[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_217_fu_1606(10),
      R => '0'
    );
\tmp_V_217_fu_1606_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_217_fu_1606[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_217_fu_1606(11),
      R => '0'
    );
\tmp_V_217_fu_1606_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_217_fu_1606[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_217_fu_1606(12),
      R => '0'
    );
\tmp_V_217_fu_1606_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_217_fu_1606[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_217_fu_1606(13),
      R => '0'
    );
\tmp_V_217_fu_1606_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_217_fu_1606[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_217_fu_1606(14),
      R => '0'
    );
\tmp_V_217_fu_1606_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_217_fu_1606[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_217_fu_1606(15),
      R => '0'
    );
\tmp_V_217_fu_1606_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_217_fu_1606[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_217_fu_1606(1),
      R => '0'
    );
\tmp_V_217_fu_1606_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_217_fu_1606[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_217_fu_1606(2),
      R => '0'
    );
\tmp_V_217_fu_1606_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_217_fu_1606[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_217_fu_1606(3),
      R => '0'
    );
\tmp_V_217_fu_1606_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_217_fu_1606[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_217_fu_1606(4),
      R => '0'
    );
\tmp_V_217_fu_1606_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_217_fu_1606[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_217_fu_1606(5),
      R => '0'
    );
\tmp_V_217_fu_1606_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_217_fu_1606[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_217_fu_1606(6),
      R => '0'
    );
\tmp_V_217_fu_1606_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_217_fu_1606[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_217_fu_1606(7),
      R => '0'
    );
\tmp_V_217_fu_1606_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_217_fu_1606[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_217_fu_1606(8),
      R => '0'
    );
\tmp_V_217_fu_1606_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_217_fu_1606[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_217_fu_1606(9),
      R => '0'
    );
\tmp_V_218_fu_1610[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_217_fu_1606[15]_i_2_n_1\,
      O => \tmp_V_218_fu_1610[15]_i_1_n_1\
    );
\tmp_V_218_fu_1610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_218_fu_1610[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_218_fu_1610(0),
      R => '0'
    );
\tmp_V_218_fu_1610_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_218_fu_1610[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_218_fu_1610(10),
      R => '0'
    );
\tmp_V_218_fu_1610_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_218_fu_1610[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_218_fu_1610(11),
      R => '0'
    );
\tmp_V_218_fu_1610_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_218_fu_1610[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_218_fu_1610(12),
      R => '0'
    );
\tmp_V_218_fu_1610_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_218_fu_1610[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_218_fu_1610(13),
      R => '0'
    );
\tmp_V_218_fu_1610_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_218_fu_1610[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_218_fu_1610(14),
      R => '0'
    );
\tmp_V_218_fu_1610_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_218_fu_1610[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_218_fu_1610(15),
      R => '0'
    );
\tmp_V_218_fu_1610_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_218_fu_1610[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_218_fu_1610(1),
      R => '0'
    );
\tmp_V_218_fu_1610_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_218_fu_1610[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_218_fu_1610(2),
      R => '0'
    );
\tmp_V_218_fu_1610_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_218_fu_1610[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_218_fu_1610(3),
      R => '0'
    );
\tmp_V_218_fu_1610_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_218_fu_1610[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_218_fu_1610(4),
      R => '0'
    );
\tmp_V_218_fu_1610_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_218_fu_1610[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_218_fu_1610(5),
      R => '0'
    );
\tmp_V_218_fu_1610_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_218_fu_1610[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_218_fu_1610(6),
      R => '0'
    );
\tmp_V_218_fu_1610_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_218_fu_1610[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_218_fu_1610(7),
      R => '0'
    );
\tmp_V_218_fu_1610_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_218_fu_1610[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_218_fu_1610(8),
      R => '0'
    );
\tmp_V_218_fu_1610_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_218_fu_1610[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_218_fu_1610(9),
      R => '0'
    );
\tmp_V_219_fu_1614[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_217_fu_1606[15]_i_2_n_1\,
      O => \tmp_V_219_fu_1614[15]_i_1_n_1\
    );
\tmp_V_219_fu_1614_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_219_fu_1614[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_219_fu_1614(0),
      R => '0'
    );
\tmp_V_219_fu_1614_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_219_fu_1614[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_219_fu_1614(10),
      R => '0'
    );
\tmp_V_219_fu_1614_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_219_fu_1614[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_219_fu_1614(11),
      R => '0'
    );
\tmp_V_219_fu_1614_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_219_fu_1614[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_219_fu_1614(12),
      R => '0'
    );
\tmp_V_219_fu_1614_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_219_fu_1614[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_219_fu_1614(13),
      R => '0'
    );
\tmp_V_219_fu_1614_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_219_fu_1614[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_219_fu_1614(14),
      R => '0'
    );
\tmp_V_219_fu_1614_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_219_fu_1614[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_219_fu_1614(15),
      R => '0'
    );
\tmp_V_219_fu_1614_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_219_fu_1614[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_219_fu_1614(1),
      R => '0'
    );
\tmp_V_219_fu_1614_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_219_fu_1614[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_219_fu_1614(2),
      R => '0'
    );
\tmp_V_219_fu_1614_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_219_fu_1614[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_219_fu_1614(3),
      R => '0'
    );
\tmp_V_219_fu_1614_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_219_fu_1614[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_219_fu_1614(4),
      R => '0'
    );
\tmp_V_219_fu_1614_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_219_fu_1614[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_219_fu_1614(5),
      R => '0'
    );
\tmp_V_219_fu_1614_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_219_fu_1614[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_219_fu_1614(6),
      R => '0'
    );
\tmp_V_219_fu_1614_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_219_fu_1614[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_219_fu_1614(7),
      R => '0'
    );
\tmp_V_219_fu_1614_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_219_fu_1614[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_219_fu_1614(8),
      R => '0'
    );
\tmp_V_219_fu_1614_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_219_fu_1614[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_219_fu_1614(9),
      R => '0'
    );
\tmp_V_21_fu_822[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I3 => \tmp_V_21_fu_822[15]_i_2_n_1\,
      O => \tmp_V_21_fu_822[15]_i_1_n_1\
    );
\tmp_V_21_fu_822[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => sf_1_fu_738_reg(6),
      I2 => sf_1_fu_738_reg(7),
      I3 => sf_1_fu_738_reg(8),
      I4 => \tmp_V_17_fu_806[15]_i_3_n_1\,
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => \tmp_V_21_fu_822[15]_i_2_n_1\
    );
\tmp_V_21_fu_822_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_21_fu_822[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_21_fu_822(0),
      R => '0'
    );
\tmp_V_21_fu_822_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_21_fu_822[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_21_fu_822(10),
      R => '0'
    );
\tmp_V_21_fu_822_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_21_fu_822[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_21_fu_822(11),
      R => '0'
    );
\tmp_V_21_fu_822_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_21_fu_822[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_21_fu_822(12),
      R => '0'
    );
\tmp_V_21_fu_822_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_21_fu_822[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_21_fu_822(13),
      R => '0'
    );
\tmp_V_21_fu_822_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_21_fu_822[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_21_fu_822(14),
      R => '0'
    );
\tmp_V_21_fu_822_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_21_fu_822[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_21_fu_822(15),
      R => '0'
    );
\tmp_V_21_fu_822_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_21_fu_822[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_21_fu_822(1),
      R => '0'
    );
\tmp_V_21_fu_822_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_21_fu_822[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_21_fu_822(2),
      R => '0'
    );
\tmp_V_21_fu_822_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_21_fu_822[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_21_fu_822(3),
      R => '0'
    );
\tmp_V_21_fu_822_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_21_fu_822[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_21_fu_822(4),
      R => '0'
    );
\tmp_V_21_fu_822_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_21_fu_822[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_21_fu_822(5),
      R => '0'
    );
\tmp_V_21_fu_822_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_21_fu_822[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_21_fu_822(6),
      R => '0'
    );
\tmp_V_21_fu_822_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_21_fu_822[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_21_fu_822(7),
      R => '0'
    );
\tmp_V_21_fu_822_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_21_fu_822[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_21_fu_822(8),
      R => '0'
    );
\tmp_V_21_fu_822_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_21_fu_822[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_21_fu_822(9),
      R => '0'
    );
\tmp_V_220_fu_1618[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_217_fu_1606[15]_i_2_n_1\,
      O => \tmp_V_220_fu_1618[15]_i_1_n_1\
    );
\tmp_V_220_fu_1618_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_220_fu_1618[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_220_fu_1618(0),
      R => '0'
    );
\tmp_V_220_fu_1618_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_220_fu_1618[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_220_fu_1618(10),
      R => '0'
    );
\tmp_V_220_fu_1618_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_220_fu_1618[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_220_fu_1618(11),
      R => '0'
    );
\tmp_V_220_fu_1618_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_220_fu_1618[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_220_fu_1618(12),
      R => '0'
    );
\tmp_V_220_fu_1618_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_220_fu_1618[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_220_fu_1618(13),
      R => '0'
    );
\tmp_V_220_fu_1618_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_220_fu_1618[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_220_fu_1618(14),
      R => '0'
    );
\tmp_V_220_fu_1618_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_220_fu_1618[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_220_fu_1618(15),
      R => '0'
    );
\tmp_V_220_fu_1618_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_220_fu_1618[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_220_fu_1618(1),
      R => '0'
    );
\tmp_V_220_fu_1618_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_220_fu_1618[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_220_fu_1618(2),
      R => '0'
    );
\tmp_V_220_fu_1618_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_220_fu_1618[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_220_fu_1618(3),
      R => '0'
    );
\tmp_V_220_fu_1618_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_220_fu_1618[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_220_fu_1618(4),
      R => '0'
    );
\tmp_V_220_fu_1618_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_220_fu_1618[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_220_fu_1618(5),
      R => '0'
    );
\tmp_V_220_fu_1618_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_220_fu_1618[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_220_fu_1618(6),
      R => '0'
    );
\tmp_V_220_fu_1618_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_220_fu_1618[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_220_fu_1618(7),
      R => '0'
    );
\tmp_V_220_fu_1618_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_220_fu_1618[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_220_fu_1618(8),
      R => '0'
    );
\tmp_V_220_fu_1618_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_220_fu_1618[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_220_fu_1618(9),
      R => '0'
    );
\tmp_V_221_fu_1622[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I3 => \tmp_V_221_fu_1622[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229291
    );
\tmp_V_221_fu_1622[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF7FFFFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(8),
      I4 => sf_1_fu_738_reg(7),
      I5 => \tmp_V_17_fu_806[15]_i_3_n_1\,
      O => \tmp_V_221_fu_1622[15]_i_2_n_1\
    );
\tmp_V_221_fu_1622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229291,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_221_fu_1622(0),
      R => '0'
    );
\tmp_V_221_fu_1622_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229291,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_221_fu_1622(10),
      R => '0'
    );
\tmp_V_221_fu_1622_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229291,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_221_fu_1622(11),
      R => '0'
    );
\tmp_V_221_fu_1622_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229291,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_221_fu_1622(12),
      R => '0'
    );
\tmp_V_221_fu_1622_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229291,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_221_fu_1622(13),
      R => '0'
    );
\tmp_V_221_fu_1622_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229291,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_221_fu_1622(14),
      R => '0'
    );
\tmp_V_221_fu_1622_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229291,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_221_fu_1622(15),
      R => '0'
    );
\tmp_V_221_fu_1622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229291,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_221_fu_1622(1),
      R => '0'
    );
\tmp_V_221_fu_1622_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229291,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_221_fu_1622(2),
      R => '0'
    );
\tmp_V_221_fu_1622_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229291,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_221_fu_1622(3),
      R => '0'
    );
\tmp_V_221_fu_1622_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229291,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_221_fu_1622(4),
      R => '0'
    );
\tmp_V_221_fu_1622_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229291,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_221_fu_1622(5),
      R => '0'
    );
\tmp_V_221_fu_1622_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229291,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_221_fu_1622(6),
      R => '0'
    );
\tmp_V_221_fu_1622_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229291,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_221_fu_1622(7),
      R => '0'
    );
\tmp_V_221_fu_1622_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229291,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_221_fu_1622(8),
      R => '0'
    );
\tmp_V_221_fu_1622_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229291,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_221_fu_1622(9),
      R => '0'
    );
\tmp_V_222_fu_1626[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_221_fu_1622[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229292
    );
\tmp_V_222_fu_1626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229292,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_222_fu_1626(0),
      R => '0'
    );
\tmp_V_222_fu_1626_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229292,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_222_fu_1626(10),
      R => '0'
    );
\tmp_V_222_fu_1626_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229292,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_222_fu_1626(11),
      R => '0'
    );
\tmp_V_222_fu_1626_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229292,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_222_fu_1626(12),
      R => '0'
    );
\tmp_V_222_fu_1626_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229292,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_222_fu_1626(13),
      R => '0'
    );
\tmp_V_222_fu_1626_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229292,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_222_fu_1626(14),
      R => '0'
    );
\tmp_V_222_fu_1626_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229292,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_222_fu_1626(15),
      R => '0'
    );
\tmp_V_222_fu_1626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229292,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_222_fu_1626(1),
      R => '0'
    );
\tmp_V_222_fu_1626_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229292,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_222_fu_1626(2),
      R => '0'
    );
\tmp_V_222_fu_1626_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229292,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_222_fu_1626(3),
      R => '0'
    );
\tmp_V_222_fu_1626_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229292,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_222_fu_1626(4),
      R => '0'
    );
\tmp_V_222_fu_1626_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229292,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_222_fu_1626(5),
      R => '0'
    );
\tmp_V_222_fu_1626_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229292,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_222_fu_1626(6),
      R => '0'
    );
\tmp_V_222_fu_1626_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229292,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_222_fu_1626(7),
      R => '0'
    );
\tmp_V_222_fu_1626_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229292,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_222_fu_1626(8),
      R => '0'
    );
\tmp_V_222_fu_1626_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229292,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_222_fu_1626(9),
      R => '0'
    );
\tmp_V_223_fu_1630[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_221_fu_1622[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229293
    );
\tmp_V_223_fu_1630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229293,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_223_fu_1630(0),
      R => '0'
    );
\tmp_V_223_fu_1630_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229293,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_223_fu_1630(10),
      R => '0'
    );
\tmp_V_223_fu_1630_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229293,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_223_fu_1630(11),
      R => '0'
    );
\tmp_V_223_fu_1630_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229293,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_223_fu_1630(12),
      R => '0'
    );
\tmp_V_223_fu_1630_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229293,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_223_fu_1630(13),
      R => '0'
    );
\tmp_V_223_fu_1630_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229293,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_223_fu_1630(14),
      R => '0'
    );
\tmp_V_223_fu_1630_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229293,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_223_fu_1630(15),
      R => '0'
    );
\tmp_V_223_fu_1630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229293,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_223_fu_1630(1),
      R => '0'
    );
\tmp_V_223_fu_1630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229293,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_223_fu_1630(2),
      R => '0'
    );
\tmp_V_223_fu_1630_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229293,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_223_fu_1630(3),
      R => '0'
    );
\tmp_V_223_fu_1630_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229293,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_223_fu_1630(4),
      R => '0'
    );
\tmp_V_223_fu_1630_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229293,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_223_fu_1630(5),
      R => '0'
    );
\tmp_V_223_fu_1630_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229293,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_223_fu_1630(6),
      R => '0'
    );
\tmp_V_223_fu_1630_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229293,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_223_fu_1630(7),
      R => '0'
    );
\tmp_V_223_fu_1630_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229293,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_223_fu_1630(8),
      R => '0'
    );
\tmp_V_223_fu_1630_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229293,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_223_fu_1630(9),
      R => '0'
    );
\tmp_V_224_fu_1634[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__9_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_221_fu_1622[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229294
    );
\tmp_V_224_fu_1634_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229294,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_224_fu_1634(0),
      R => '0'
    );
\tmp_V_224_fu_1634_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229294,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_224_fu_1634(10),
      R => '0'
    );
\tmp_V_224_fu_1634_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229294,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_224_fu_1634(11),
      R => '0'
    );
\tmp_V_224_fu_1634_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229294,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_224_fu_1634(12),
      R => '0'
    );
\tmp_V_224_fu_1634_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229294,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_224_fu_1634(13),
      R => '0'
    );
\tmp_V_224_fu_1634_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229294,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_224_fu_1634(14),
      R => '0'
    );
\tmp_V_224_fu_1634_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229294,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_224_fu_1634(15),
      R => '0'
    );
\tmp_V_224_fu_1634_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229294,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_224_fu_1634(1),
      R => '0'
    );
\tmp_V_224_fu_1634_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229294,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_224_fu_1634(2),
      R => '0'
    );
\tmp_V_224_fu_1634_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229294,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_224_fu_1634(3),
      R => '0'
    );
\tmp_V_224_fu_1634_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229294,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_224_fu_1634(4),
      R => '0'
    );
\tmp_V_224_fu_1634_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229294,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_224_fu_1634(5),
      R => '0'
    );
\tmp_V_224_fu_1634_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229294,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_224_fu_1634(6),
      R => '0'
    );
\tmp_V_224_fu_1634_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229294,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_224_fu_1634(7),
      R => '0'
    );
\tmp_V_224_fu_1634_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229294,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_224_fu_1634(8),
      R => '0'
    );
\tmp_V_224_fu_1634_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229294,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_224_fu_1634(9),
      R => '0'
    );
\tmp_V_225_fu_1638[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I3 => \tmp_V_225_fu_1638[15]_i_2_n_1\,
      O => \tmp_V_225_fu_1638[15]_i_1_n_1\
    );
\tmp_V_225_fu_1638[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => sf_1_fu_738_reg(7),
      I1 => sf_1_fu_738_reg(8),
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(5),
      I4 => sf_1_fu_738_reg(4),
      I5 => \tmp_V_177_fu_1446[15]_i_3_n_1\,
      O => \tmp_V_225_fu_1638[15]_i_2_n_1\
    );
\tmp_V_225_fu_1638_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_225_fu_1638[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_225_fu_1638(0),
      R => '0'
    );
\tmp_V_225_fu_1638_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_225_fu_1638[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_225_fu_1638(10),
      R => '0'
    );
\tmp_V_225_fu_1638_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_225_fu_1638[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_225_fu_1638(11),
      R => '0'
    );
\tmp_V_225_fu_1638_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_225_fu_1638[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_225_fu_1638(12),
      R => '0'
    );
\tmp_V_225_fu_1638_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_225_fu_1638[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_225_fu_1638(13),
      R => '0'
    );
\tmp_V_225_fu_1638_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_225_fu_1638[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_225_fu_1638(14),
      R => '0'
    );
\tmp_V_225_fu_1638_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_225_fu_1638[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_225_fu_1638(15),
      R => '0'
    );
\tmp_V_225_fu_1638_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_225_fu_1638[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_225_fu_1638(1),
      R => '0'
    );
\tmp_V_225_fu_1638_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_225_fu_1638[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_225_fu_1638(2),
      R => '0'
    );
\tmp_V_225_fu_1638_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_225_fu_1638[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_225_fu_1638(3),
      R => '0'
    );
\tmp_V_225_fu_1638_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_225_fu_1638[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_225_fu_1638(4),
      R => '0'
    );
\tmp_V_225_fu_1638_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_225_fu_1638[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_225_fu_1638(5),
      R => '0'
    );
\tmp_V_225_fu_1638_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_225_fu_1638[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_225_fu_1638(6),
      R => '0'
    );
\tmp_V_225_fu_1638_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_225_fu_1638[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_225_fu_1638(7),
      R => '0'
    );
\tmp_V_225_fu_1638_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_225_fu_1638[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_225_fu_1638(8),
      R => '0'
    );
\tmp_V_225_fu_1638_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_225_fu_1638[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_225_fu_1638(9),
      R => '0'
    );
\tmp_V_226_fu_1642[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_225_fu_1638[15]_i_2_n_1\,
      O => \tmp_V_226_fu_1642[15]_i_1_n_1\
    );
\tmp_V_226_fu_1642_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_226_fu_1642[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_226_fu_1642(0),
      R => '0'
    );
\tmp_V_226_fu_1642_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_226_fu_1642[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_226_fu_1642(10),
      R => '0'
    );
\tmp_V_226_fu_1642_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_226_fu_1642[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_226_fu_1642(11),
      R => '0'
    );
\tmp_V_226_fu_1642_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_226_fu_1642[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_226_fu_1642(12),
      R => '0'
    );
\tmp_V_226_fu_1642_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_226_fu_1642[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_226_fu_1642(13),
      R => '0'
    );
\tmp_V_226_fu_1642_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_226_fu_1642[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_226_fu_1642(14),
      R => '0'
    );
\tmp_V_226_fu_1642_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_226_fu_1642[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_226_fu_1642(15),
      R => '0'
    );
\tmp_V_226_fu_1642_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_226_fu_1642[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_226_fu_1642(1),
      R => '0'
    );
\tmp_V_226_fu_1642_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_226_fu_1642[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_226_fu_1642(2),
      R => '0'
    );
\tmp_V_226_fu_1642_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_226_fu_1642[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_226_fu_1642(3),
      R => '0'
    );
\tmp_V_226_fu_1642_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_226_fu_1642[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_226_fu_1642(4),
      R => '0'
    );
\tmp_V_226_fu_1642_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_226_fu_1642[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_226_fu_1642(5),
      R => '0'
    );
\tmp_V_226_fu_1642_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_226_fu_1642[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_226_fu_1642(6),
      R => '0'
    );
\tmp_V_226_fu_1642_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_226_fu_1642[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_226_fu_1642(7),
      R => '0'
    );
\tmp_V_226_fu_1642_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_226_fu_1642[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_226_fu_1642(8),
      R => '0'
    );
\tmp_V_226_fu_1642_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_226_fu_1642[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_226_fu_1642(9),
      R => '0'
    );
\tmp_V_227_fu_1646[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_225_fu_1638[15]_i_2_n_1\,
      O => \tmp_V_227_fu_1646[15]_i_1_n_1\
    );
\tmp_V_227_fu_1646_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_227_fu_1646[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_227_fu_1646(0),
      R => '0'
    );
\tmp_V_227_fu_1646_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_227_fu_1646[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_227_fu_1646(10),
      R => '0'
    );
\tmp_V_227_fu_1646_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_227_fu_1646[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_227_fu_1646(11),
      R => '0'
    );
\tmp_V_227_fu_1646_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_227_fu_1646[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_227_fu_1646(12),
      R => '0'
    );
\tmp_V_227_fu_1646_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_227_fu_1646[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_227_fu_1646(13),
      R => '0'
    );
\tmp_V_227_fu_1646_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_227_fu_1646[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_227_fu_1646(14),
      R => '0'
    );
\tmp_V_227_fu_1646_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_227_fu_1646[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_227_fu_1646(15),
      R => '0'
    );
\tmp_V_227_fu_1646_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_227_fu_1646[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_227_fu_1646(1),
      R => '0'
    );
\tmp_V_227_fu_1646_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_227_fu_1646[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_227_fu_1646(2),
      R => '0'
    );
\tmp_V_227_fu_1646_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_227_fu_1646[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_227_fu_1646(3),
      R => '0'
    );
\tmp_V_227_fu_1646_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_227_fu_1646[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_227_fu_1646(4),
      R => '0'
    );
\tmp_V_227_fu_1646_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_227_fu_1646[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_227_fu_1646(5),
      R => '0'
    );
\tmp_V_227_fu_1646_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_227_fu_1646[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_227_fu_1646(6),
      R => '0'
    );
\tmp_V_227_fu_1646_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_227_fu_1646[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_227_fu_1646(7),
      R => '0'
    );
\tmp_V_227_fu_1646_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_227_fu_1646[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_227_fu_1646(8),
      R => '0'
    );
\tmp_V_227_fu_1646_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_227_fu_1646[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_227_fu_1646(9),
      R => '0'
    );
\tmp_V_228_fu_1650[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_225_fu_1638[15]_i_2_n_1\,
      O => \tmp_V_228_fu_1650[15]_i_1_n_1\
    );
\tmp_V_228_fu_1650_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_228_fu_1650[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_228_fu_1650(0),
      R => '0'
    );
\tmp_V_228_fu_1650_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_228_fu_1650[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_228_fu_1650(10),
      R => '0'
    );
\tmp_V_228_fu_1650_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_228_fu_1650[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_228_fu_1650(11),
      R => '0'
    );
\tmp_V_228_fu_1650_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_228_fu_1650[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_228_fu_1650(12),
      R => '0'
    );
\tmp_V_228_fu_1650_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_228_fu_1650[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_228_fu_1650(13),
      R => '0'
    );
\tmp_V_228_fu_1650_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_228_fu_1650[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_228_fu_1650(14),
      R => '0'
    );
\tmp_V_228_fu_1650_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_228_fu_1650[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_228_fu_1650(15),
      R => '0'
    );
\tmp_V_228_fu_1650_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_228_fu_1650[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_228_fu_1650(1),
      R => '0'
    );
\tmp_V_228_fu_1650_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_228_fu_1650[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_228_fu_1650(2),
      R => '0'
    );
\tmp_V_228_fu_1650_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_228_fu_1650[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_228_fu_1650(3),
      R => '0'
    );
\tmp_V_228_fu_1650_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_228_fu_1650[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_228_fu_1650(4),
      R => '0'
    );
\tmp_V_228_fu_1650_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_228_fu_1650[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_228_fu_1650(5),
      R => '0'
    );
\tmp_V_228_fu_1650_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_228_fu_1650[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_228_fu_1650(6),
      R => '0'
    );
\tmp_V_228_fu_1650_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_228_fu_1650[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_228_fu_1650(7),
      R => '0'
    );
\tmp_V_228_fu_1650_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_228_fu_1650[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_228_fu_1650(8),
      R => '0'
    );
\tmp_V_228_fu_1650_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_228_fu_1650[15]_i_1_n_1\,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_228_fu_1650(9),
      R => '0'
    );
\tmp_V_229_fu_1654[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I3 => \tmp_V_229_fu_1654[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229299
    );
\tmp_V_229_fu_1654[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \tmp_V_133_fu_1270[15]_i_3_n_1\,
      I1 => sf_1_fu_738_reg(7),
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(6),
      I4 => sf_1_fu_738_reg(5),
      I5 => sf_1_fu_738_reg(4),
      O => \tmp_V_229_fu_1654[15]_i_2_n_1\
    );
\tmp_V_229_fu_1654_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229299,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_229_fu_1654(0),
      R => '0'
    );
\tmp_V_229_fu_1654_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229299,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_229_fu_1654(10),
      R => '0'
    );
\tmp_V_229_fu_1654_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229299,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_229_fu_1654(11),
      R => '0'
    );
\tmp_V_229_fu_1654_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229299,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_229_fu_1654(12),
      R => '0'
    );
\tmp_V_229_fu_1654_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229299,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_229_fu_1654(13),
      R => '0'
    );
\tmp_V_229_fu_1654_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229299,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_229_fu_1654(14),
      R => '0'
    );
\tmp_V_229_fu_1654_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229299,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_229_fu_1654(15),
      R => '0'
    );
\tmp_V_229_fu_1654_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229299,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_229_fu_1654(1),
      R => '0'
    );
\tmp_V_229_fu_1654_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229299,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_229_fu_1654(2),
      R => '0'
    );
\tmp_V_229_fu_1654_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229299,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_229_fu_1654(3),
      R => '0'
    );
\tmp_V_229_fu_1654_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229299,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_229_fu_1654(4),
      R => '0'
    );
\tmp_V_229_fu_1654_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229299,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_229_fu_1654(5),
      R => '0'
    );
\tmp_V_229_fu_1654_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229299,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_229_fu_1654(6),
      R => '0'
    );
\tmp_V_229_fu_1654_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229299,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_229_fu_1654(7),
      R => '0'
    );
\tmp_V_229_fu_1654_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229299,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_229_fu_1654(8),
      R => '0'
    );
\tmp_V_229_fu_1654_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_229299,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_229_fu_1654(9),
      R => '0'
    );
\tmp_V_22_fu_826[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_21_fu_822[15]_i_2_n_1\,
      O => \tmp_V_22_fu_826[15]_i_1_n_1\
    );
\tmp_V_22_fu_826_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_22_fu_826[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_22_fu_826(0),
      R => '0'
    );
\tmp_V_22_fu_826_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_22_fu_826[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_22_fu_826(10),
      R => '0'
    );
\tmp_V_22_fu_826_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_22_fu_826[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_22_fu_826(11),
      R => '0'
    );
\tmp_V_22_fu_826_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_22_fu_826[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_22_fu_826(12),
      R => '0'
    );
\tmp_V_22_fu_826_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_22_fu_826[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_22_fu_826(13),
      R => '0'
    );
\tmp_V_22_fu_826_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_22_fu_826[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_22_fu_826(14),
      R => '0'
    );
\tmp_V_22_fu_826_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_22_fu_826[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_22_fu_826(15),
      R => '0'
    );
\tmp_V_22_fu_826_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_22_fu_826[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_22_fu_826(1),
      R => '0'
    );
\tmp_V_22_fu_826_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_22_fu_826[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_22_fu_826(2),
      R => '0'
    );
\tmp_V_22_fu_826_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_22_fu_826[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_22_fu_826(3),
      R => '0'
    );
\tmp_V_22_fu_826_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_22_fu_826[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_22_fu_826(4),
      R => '0'
    );
\tmp_V_22_fu_826_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_22_fu_826[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_22_fu_826(5),
      R => '0'
    );
\tmp_V_22_fu_826_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_22_fu_826[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_22_fu_826(6),
      R => '0'
    );
\tmp_V_22_fu_826_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_22_fu_826[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_22_fu_826(7),
      R => '0'
    );
\tmp_V_22_fu_826_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_22_fu_826[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_22_fu_826(8),
      R => '0'
    );
\tmp_V_22_fu_826_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_22_fu_826[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_22_fu_826(9),
      R => '0'
    );
\tmp_V_230_fu_1658[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_229_fu_1654[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292100
    );
\tmp_V_230_fu_1658_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292100,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_230_fu_1658(0),
      R => '0'
    );
\tmp_V_230_fu_1658_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292100,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_230_fu_1658(10),
      R => '0'
    );
\tmp_V_230_fu_1658_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292100,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_230_fu_1658(11),
      R => '0'
    );
\tmp_V_230_fu_1658_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292100,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_230_fu_1658(12),
      R => '0'
    );
\tmp_V_230_fu_1658_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292100,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_230_fu_1658(13),
      R => '0'
    );
\tmp_V_230_fu_1658_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292100,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_230_fu_1658(14),
      R => '0'
    );
\tmp_V_230_fu_1658_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292100,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_230_fu_1658(15),
      R => '0'
    );
\tmp_V_230_fu_1658_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292100,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_230_fu_1658(1),
      R => '0'
    );
\tmp_V_230_fu_1658_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292100,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_230_fu_1658(2),
      R => '0'
    );
\tmp_V_230_fu_1658_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292100,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_230_fu_1658(3),
      R => '0'
    );
\tmp_V_230_fu_1658_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292100,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_230_fu_1658(4),
      R => '0'
    );
\tmp_V_230_fu_1658_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292100,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_230_fu_1658(5),
      R => '0'
    );
\tmp_V_230_fu_1658_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292100,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_230_fu_1658(6),
      R => '0'
    );
\tmp_V_230_fu_1658_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292100,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_230_fu_1658(7),
      R => '0'
    );
\tmp_V_230_fu_1658_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292100,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_230_fu_1658(8),
      R => '0'
    );
\tmp_V_230_fu_1658_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292100,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_230_fu_1658(9),
      R => '0'
    );
\tmp_V_231_fu_1662[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_229_fu_1654[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292101
    );
\tmp_V_231_fu_1662_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292101,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_231_fu_1662(0),
      R => '0'
    );
\tmp_V_231_fu_1662_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292101,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_231_fu_1662(10),
      R => '0'
    );
\tmp_V_231_fu_1662_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292101,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_231_fu_1662(11),
      R => '0'
    );
\tmp_V_231_fu_1662_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292101,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_231_fu_1662(12),
      R => '0'
    );
\tmp_V_231_fu_1662_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292101,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_231_fu_1662(13),
      R => '0'
    );
\tmp_V_231_fu_1662_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292101,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_231_fu_1662(14),
      R => '0'
    );
\tmp_V_231_fu_1662_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292101,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_231_fu_1662(15),
      R => '0'
    );
\tmp_V_231_fu_1662_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292101,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_231_fu_1662(1),
      R => '0'
    );
\tmp_V_231_fu_1662_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292101,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_231_fu_1662(2),
      R => '0'
    );
\tmp_V_231_fu_1662_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292101,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_231_fu_1662(3),
      R => '0'
    );
\tmp_V_231_fu_1662_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292101,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_231_fu_1662(4),
      R => '0'
    );
\tmp_V_231_fu_1662_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292101,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_231_fu_1662(5),
      R => '0'
    );
\tmp_V_231_fu_1662_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292101,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_231_fu_1662(6),
      R => '0'
    );
\tmp_V_231_fu_1662_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292101,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_231_fu_1662(7),
      R => '0'
    );
\tmp_V_231_fu_1662_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292101,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_231_fu_1662(8),
      R => '0'
    );
\tmp_V_231_fu_1662_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292101,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_231_fu_1662(9),
      R => '0'
    );
\tmp_V_232_fu_1666[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_229_fu_1654[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292102
    );
\tmp_V_232_fu_1666_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292102,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_232_fu_1666(0),
      R => '0'
    );
\tmp_V_232_fu_1666_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292102,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_232_fu_1666(10),
      R => '0'
    );
\tmp_V_232_fu_1666_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292102,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_232_fu_1666(11),
      R => '0'
    );
\tmp_V_232_fu_1666_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292102,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_232_fu_1666(12),
      R => '0'
    );
\tmp_V_232_fu_1666_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292102,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_232_fu_1666(13),
      R => '0'
    );
\tmp_V_232_fu_1666_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292102,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_232_fu_1666(14),
      R => '0'
    );
\tmp_V_232_fu_1666_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292102,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_232_fu_1666(15),
      R => '0'
    );
\tmp_V_232_fu_1666_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292102,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_232_fu_1666(1),
      R => '0'
    );
\tmp_V_232_fu_1666_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292102,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_232_fu_1666(2),
      R => '0'
    );
\tmp_V_232_fu_1666_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292102,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_232_fu_1666(3),
      R => '0'
    );
\tmp_V_232_fu_1666_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292102,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_232_fu_1666(4),
      R => '0'
    );
\tmp_V_232_fu_1666_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292102,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_232_fu_1666(5),
      R => '0'
    );
\tmp_V_232_fu_1666_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292102,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_232_fu_1666(6),
      R => '0'
    );
\tmp_V_232_fu_1666_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292102,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_232_fu_1666(7),
      R => '0'
    );
\tmp_V_232_fu_1666_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292102,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_232_fu_1666(8),
      R => '0'
    );
\tmp_V_232_fu_1666_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292102,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_232_fu_1666(9),
      R => '0'
    );
\tmp_V_233_fu_1670[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I3 => \tmp_V_233_fu_1670[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292103
    );
\tmp_V_233_fu_1670[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => \tmp_V_233_fu_1670[15]_i_3_n_1\,
      O => \tmp_V_233_fu_1670[15]_i_2_n_1\
    );
\tmp_V_233_fu_1670[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(4),
      I1 => sf_1_fu_738_reg(5),
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(8),
      I4 => sf_1_fu_738_reg(7),
      O => \tmp_V_233_fu_1670[15]_i_3_n_1\
    );
\tmp_V_233_fu_1670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292103,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_233_fu_1670(0),
      R => '0'
    );
\tmp_V_233_fu_1670_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292103,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_233_fu_1670(10),
      R => '0'
    );
\tmp_V_233_fu_1670_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292103,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_233_fu_1670(11),
      R => '0'
    );
\tmp_V_233_fu_1670_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292103,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_233_fu_1670(12),
      R => '0'
    );
\tmp_V_233_fu_1670_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292103,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_233_fu_1670(13),
      R => '0'
    );
\tmp_V_233_fu_1670_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292103,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_233_fu_1670(14),
      R => '0'
    );
\tmp_V_233_fu_1670_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292103,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_233_fu_1670(15),
      R => '0'
    );
\tmp_V_233_fu_1670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292103,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_233_fu_1670(1),
      R => '0'
    );
\tmp_V_233_fu_1670_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292103,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_233_fu_1670(2),
      R => '0'
    );
\tmp_V_233_fu_1670_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292103,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_233_fu_1670(3),
      R => '0'
    );
\tmp_V_233_fu_1670_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292103,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_233_fu_1670(4),
      R => '0'
    );
\tmp_V_233_fu_1670_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292103,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_233_fu_1670(5),
      R => '0'
    );
\tmp_V_233_fu_1670_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292103,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_233_fu_1670(6),
      R => '0'
    );
\tmp_V_233_fu_1670_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292103,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_233_fu_1670(7),
      R => '0'
    );
\tmp_V_233_fu_1670_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292103,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_233_fu_1670(8),
      R => '0'
    );
\tmp_V_233_fu_1670_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292103,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_233_fu_1670(9),
      R => '0'
    );
\tmp_V_234_fu_1674[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_233_fu_1670[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292104
    );
\tmp_V_234_fu_1674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292104,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_234_fu_1674(0),
      R => '0'
    );
\tmp_V_234_fu_1674_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292104,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_234_fu_1674(10),
      R => '0'
    );
\tmp_V_234_fu_1674_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292104,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_234_fu_1674(11),
      R => '0'
    );
\tmp_V_234_fu_1674_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292104,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_234_fu_1674(12),
      R => '0'
    );
\tmp_V_234_fu_1674_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292104,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_234_fu_1674(13),
      R => '0'
    );
\tmp_V_234_fu_1674_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292104,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_234_fu_1674(14),
      R => '0'
    );
\tmp_V_234_fu_1674_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292104,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_234_fu_1674(15),
      R => '0'
    );
\tmp_V_234_fu_1674_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292104,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_234_fu_1674(1),
      R => '0'
    );
\tmp_V_234_fu_1674_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292104,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_234_fu_1674(2),
      R => '0'
    );
\tmp_V_234_fu_1674_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292104,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_234_fu_1674(3),
      R => '0'
    );
\tmp_V_234_fu_1674_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292104,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_234_fu_1674(4),
      R => '0'
    );
\tmp_V_234_fu_1674_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292104,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_234_fu_1674(5),
      R => '0'
    );
\tmp_V_234_fu_1674_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292104,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_234_fu_1674(6),
      R => '0'
    );
\tmp_V_234_fu_1674_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292104,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_234_fu_1674(7),
      R => '0'
    );
\tmp_V_234_fu_1674_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292104,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_234_fu_1674(8),
      R => '0'
    );
\tmp_V_234_fu_1674_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292104,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_234_fu_1674(9),
      R => '0'
    );
\tmp_V_235_fu_1678[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_233_fu_1670[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292105
    );
\tmp_V_235_fu_1678_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292105,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_235_fu_1678(0),
      R => '0'
    );
\tmp_V_235_fu_1678_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292105,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_235_fu_1678(10),
      R => '0'
    );
\tmp_V_235_fu_1678_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292105,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_235_fu_1678(11),
      R => '0'
    );
\tmp_V_235_fu_1678_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292105,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_235_fu_1678(12),
      R => '0'
    );
\tmp_V_235_fu_1678_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292105,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_235_fu_1678(13),
      R => '0'
    );
\tmp_V_235_fu_1678_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292105,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_235_fu_1678(14),
      R => '0'
    );
\tmp_V_235_fu_1678_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292105,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_235_fu_1678(15),
      R => '0'
    );
\tmp_V_235_fu_1678_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292105,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_235_fu_1678(1),
      R => '0'
    );
\tmp_V_235_fu_1678_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292105,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_235_fu_1678(2),
      R => '0'
    );
\tmp_V_235_fu_1678_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292105,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_235_fu_1678(3),
      R => '0'
    );
\tmp_V_235_fu_1678_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292105,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_235_fu_1678(4),
      R => '0'
    );
\tmp_V_235_fu_1678_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292105,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_235_fu_1678(5),
      R => '0'
    );
\tmp_V_235_fu_1678_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292105,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_235_fu_1678(6),
      R => '0'
    );
\tmp_V_235_fu_1678_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292105,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_235_fu_1678(7),
      R => '0'
    );
\tmp_V_235_fu_1678_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292105,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_235_fu_1678(8),
      R => '0'
    );
\tmp_V_235_fu_1678_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292105,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_235_fu_1678(9),
      R => '0'
    );
\tmp_V_236_fu_1682[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_233_fu_1670[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292106
    );
\tmp_V_236_fu_1682_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292106,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_236_fu_1682(0),
      R => '0'
    );
\tmp_V_236_fu_1682_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292106,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_236_fu_1682(10),
      R => '0'
    );
\tmp_V_236_fu_1682_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292106,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_236_fu_1682(11),
      R => '0'
    );
\tmp_V_236_fu_1682_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292106,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_236_fu_1682(12),
      R => '0'
    );
\tmp_V_236_fu_1682_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292106,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_236_fu_1682(13),
      R => '0'
    );
\tmp_V_236_fu_1682_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292106,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_236_fu_1682(14),
      R => '0'
    );
\tmp_V_236_fu_1682_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292106,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_236_fu_1682(15),
      R => '0'
    );
\tmp_V_236_fu_1682_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292106,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_236_fu_1682(1),
      R => '0'
    );
\tmp_V_236_fu_1682_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292106,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_236_fu_1682(2),
      R => '0'
    );
\tmp_V_236_fu_1682_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292106,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_236_fu_1682(3),
      R => '0'
    );
\tmp_V_236_fu_1682_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292106,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_236_fu_1682(4),
      R => '0'
    );
\tmp_V_236_fu_1682_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292106,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_236_fu_1682(5),
      R => '0'
    );
\tmp_V_236_fu_1682_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292106,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_236_fu_1682(6),
      R => '0'
    );
\tmp_V_236_fu_1682_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292106,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_236_fu_1682(7),
      R => '0'
    );
\tmp_V_236_fu_1682_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292106,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_236_fu_1682(8),
      R => '0'
    );
\tmp_V_236_fu_1682_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292106,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_236_fu_1682(9),
      R => '0'
    );
\tmp_V_237_fu_1686[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I3 => \tmp_V_237_fu_1686[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292107
    );
\tmp_V_237_fu_1686[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => \tmp_V_233_fu_1670[15]_i_3_n_1\,
      I2 => sf_1_fu_738_reg(2),
      O => \tmp_V_237_fu_1686[15]_i_2_n_1\
    );
\tmp_V_237_fu_1686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292107,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_237_fu_1686(0),
      R => '0'
    );
\tmp_V_237_fu_1686_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292107,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_237_fu_1686(10),
      R => '0'
    );
\tmp_V_237_fu_1686_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292107,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_237_fu_1686(11),
      R => '0'
    );
\tmp_V_237_fu_1686_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292107,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_237_fu_1686(12),
      R => '0'
    );
\tmp_V_237_fu_1686_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292107,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_237_fu_1686(13),
      R => '0'
    );
\tmp_V_237_fu_1686_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292107,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_237_fu_1686(14),
      R => '0'
    );
\tmp_V_237_fu_1686_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292107,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_237_fu_1686(15),
      R => '0'
    );
\tmp_V_237_fu_1686_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292107,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_237_fu_1686(1),
      R => '0'
    );
\tmp_V_237_fu_1686_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292107,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_237_fu_1686(2),
      R => '0'
    );
\tmp_V_237_fu_1686_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292107,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_237_fu_1686(3),
      R => '0'
    );
\tmp_V_237_fu_1686_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292107,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_237_fu_1686(4),
      R => '0'
    );
\tmp_V_237_fu_1686_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292107,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_237_fu_1686(5),
      R => '0'
    );
\tmp_V_237_fu_1686_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292107,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_237_fu_1686(6),
      R => '0'
    );
\tmp_V_237_fu_1686_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292107,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_237_fu_1686(7),
      R => '0'
    );
\tmp_V_237_fu_1686_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292107,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_237_fu_1686(8),
      R => '0'
    );
\tmp_V_237_fu_1686_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292107,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_237_fu_1686(9),
      R => '0'
    );
\tmp_V_238_fu_1690[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_237_fu_1686[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292108
    );
\tmp_V_238_fu_1690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292108,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_238_fu_1690(0),
      R => '0'
    );
\tmp_V_238_fu_1690_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292108,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_238_fu_1690(10),
      R => '0'
    );
\tmp_V_238_fu_1690_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292108,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_238_fu_1690(11),
      R => '0'
    );
\tmp_V_238_fu_1690_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292108,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_238_fu_1690(12),
      R => '0'
    );
\tmp_V_238_fu_1690_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292108,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_238_fu_1690(13),
      R => '0'
    );
\tmp_V_238_fu_1690_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292108,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_238_fu_1690(14),
      R => '0'
    );
\tmp_V_238_fu_1690_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292108,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_238_fu_1690(15),
      R => '0'
    );
\tmp_V_238_fu_1690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292108,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_238_fu_1690(1),
      R => '0'
    );
\tmp_V_238_fu_1690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292108,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_238_fu_1690(2),
      R => '0'
    );
\tmp_V_238_fu_1690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292108,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_238_fu_1690(3),
      R => '0'
    );
\tmp_V_238_fu_1690_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292108,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_238_fu_1690(4),
      R => '0'
    );
\tmp_V_238_fu_1690_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292108,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_238_fu_1690(5),
      R => '0'
    );
\tmp_V_238_fu_1690_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292108,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_238_fu_1690(6),
      R => '0'
    );
\tmp_V_238_fu_1690_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292108,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_238_fu_1690(7),
      R => '0'
    );
\tmp_V_238_fu_1690_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292108,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_238_fu_1690(8),
      R => '0'
    );
\tmp_V_238_fu_1690_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292108,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_238_fu_1690(9),
      R => '0'
    );
\tmp_V_239_fu_1694[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_237_fu_1686[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292109
    );
\tmp_V_239_fu_1694_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292109,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_239_fu_1694(0),
      R => '0'
    );
\tmp_V_239_fu_1694_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292109,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_239_fu_1694(10),
      R => '0'
    );
\tmp_V_239_fu_1694_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292109,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_239_fu_1694(11),
      R => '0'
    );
\tmp_V_239_fu_1694_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292109,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_239_fu_1694(12),
      R => '0'
    );
\tmp_V_239_fu_1694_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292109,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_239_fu_1694(13),
      R => '0'
    );
\tmp_V_239_fu_1694_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292109,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_239_fu_1694(14),
      R => '0'
    );
\tmp_V_239_fu_1694_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292109,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_239_fu_1694(15),
      R => '0'
    );
\tmp_V_239_fu_1694_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292109,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_239_fu_1694(1),
      R => '0'
    );
\tmp_V_239_fu_1694_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292109,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_239_fu_1694(2),
      R => '0'
    );
\tmp_V_239_fu_1694_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292109,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_239_fu_1694(3),
      R => '0'
    );
\tmp_V_239_fu_1694_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292109,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_239_fu_1694(4),
      R => '0'
    );
\tmp_V_239_fu_1694_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292109,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_239_fu_1694(5),
      R => '0'
    );
\tmp_V_239_fu_1694_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292109,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_239_fu_1694(6),
      R => '0'
    );
\tmp_V_239_fu_1694_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292109,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_239_fu_1694(7),
      R => '0'
    );
\tmp_V_239_fu_1694_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292109,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_239_fu_1694(8),
      R => '0'
    );
\tmp_V_239_fu_1694_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292109,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_239_fu_1694(9),
      R => '0'
    );
\tmp_V_23_fu_830[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_21_fu_822[15]_i_2_n_1\,
      O => \tmp_V_23_fu_830[15]_i_1_n_1\
    );
\tmp_V_23_fu_830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_23_fu_830[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_23_fu_830(0),
      R => '0'
    );
\tmp_V_23_fu_830_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_23_fu_830[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_23_fu_830(10),
      R => '0'
    );
\tmp_V_23_fu_830_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_23_fu_830[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_23_fu_830(11),
      R => '0'
    );
\tmp_V_23_fu_830_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_23_fu_830[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_23_fu_830(12),
      R => '0'
    );
\tmp_V_23_fu_830_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_23_fu_830[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_23_fu_830(13),
      R => '0'
    );
\tmp_V_23_fu_830_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_23_fu_830[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_23_fu_830(14),
      R => '0'
    );
\tmp_V_23_fu_830_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_23_fu_830[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_23_fu_830(15),
      R => '0'
    );
\tmp_V_23_fu_830_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_23_fu_830[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_23_fu_830(1),
      R => '0'
    );
\tmp_V_23_fu_830_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_23_fu_830[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_23_fu_830(2),
      R => '0'
    );
\tmp_V_23_fu_830_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_23_fu_830[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_23_fu_830(3),
      R => '0'
    );
\tmp_V_23_fu_830_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_23_fu_830[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_23_fu_830(4),
      R => '0'
    );
\tmp_V_23_fu_830_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_23_fu_830[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_23_fu_830(5),
      R => '0'
    );
\tmp_V_23_fu_830_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_23_fu_830[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_23_fu_830(6),
      R => '0'
    );
\tmp_V_23_fu_830_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_23_fu_830[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_23_fu_830(7),
      R => '0'
    );
\tmp_V_23_fu_830_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_23_fu_830[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_23_fu_830(8),
      R => '0'
    );
\tmp_V_23_fu_830_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_23_fu_830[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_23_fu_830(9),
      R => '0'
    );
\tmp_V_240_fu_1698[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__8_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_237_fu_1686[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292110
    );
\tmp_V_240_fu_1698_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292110,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_240_fu_1698(0),
      R => '0'
    );
\tmp_V_240_fu_1698_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292110,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_240_fu_1698(10),
      R => '0'
    );
\tmp_V_240_fu_1698_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292110,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_240_fu_1698(11),
      R => '0'
    );
\tmp_V_240_fu_1698_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292110,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_240_fu_1698(12),
      R => '0'
    );
\tmp_V_240_fu_1698_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292110,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_240_fu_1698(13),
      R => '0'
    );
\tmp_V_240_fu_1698_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292110,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_240_fu_1698(14),
      R => '0'
    );
\tmp_V_240_fu_1698_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292110,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_240_fu_1698(15),
      R => '0'
    );
\tmp_V_240_fu_1698_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292110,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_240_fu_1698(1),
      R => '0'
    );
\tmp_V_240_fu_1698_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292110,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_240_fu_1698(2),
      R => '0'
    );
\tmp_V_240_fu_1698_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292110,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_240_fu_1698(3),
      R => '0'
    );
\tmp_V_240_fu_1698_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292110,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_240_fu_1698(4),
      R => '0'
    );
\tmp_V_240_fu_1698_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292110,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_240_fu_1698(5),
      R => '0'
    );
\tmp_V_240_fu_1698_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292110,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_240_fu_1698(6),
      R => '0'
    );
\tmp_V_240_fu_1698_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292110,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_240_fu_1698(7),
      R => '0'
    );
\tmp_V_240_fu_1698_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292110,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_240_fu_1698(8),
      R => '0'
    );
\tmp_V_240_fu_1698_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292110,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_240_fu_1698(9),
      R => '0'
    );
\tmp_V_241_fu_1702[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_241_fu_1702[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292111
    );
\tmp_V_241_fu_1702[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(5),
      I1 => sf_1_fu_738_reg(6),
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(7),
      I4 => sf_1_fu_738_reg(4),
      O => \tmp_V_241_fu_1702[15]_i_2_n_1\
    );
\tmp_V_241_fu_1702_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292111,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_241_fu_1702(0),
      R => '0'
    );
\tmp_V_241_fu_1702_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292111,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_241_fu_1702(10),
      R => '0'
    );
\tmp_V_241_fu_1702_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292111,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_241_fu_1702(11),
      R => '0'
    );
\tmp_V_241_fu_1702_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292111,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_241_fu_1702(12),
      R => '0'
    );
\tmp_V_241_fu_1702_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292111,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_241_fu_1702(13),
      R => '0'
    );
\tmp_V_241_fu_1702_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292111,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_241_fu_1702(14),
      R => '0'
    );
\tmp_V_241_fu_1702_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292111,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_241_fu_1702(15),
      R => '0'
    );
\tmp_V_241_fu_1702_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292111,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_241_fu_1702(1),
      R => '0'
    );
\tmp_V_241_fu_1702_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292111,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_241_fu_1702(2),
      R => '0'
    );
\tmp_V_241_fu_1702_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292111,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_241_fu_1702(3),
      R => '0'
    );
\tmp_V_241_fu_1702_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292111,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_241_fu_1702(4),
      R => '0'
    );
\tmp_V_241_fu_1702_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292111,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_241_fu_1702(5),
      R => '0'
    );
\tmp_V_241_fu_1702_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292111,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_241_fu_1702(6),
      R => '0'
    );
\tmp_V_241_fu_1702_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292111,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_241_fu_1702(7),
      R => '0'
    );
\tmp_V_241_fu_1702_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292111,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_241_fu_1702(8),
      R => '0'
    );
\tmp_V_241_fu_1702_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292111,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_241_fu_1702(9),
      R => '0'
    );
\tmp_V_242_fu_1706[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_241_fu_1702[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292112
    );
\tmp_V_242_fu_1706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292112,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_242_fu_1706(0),
      R => '0'
    );
\tmp_V_242_fu_1706_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292112,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_242_fu_1706(10),
      R => '0'
    );
\tmp_V_242_fu_1706_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292112,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_242_fu_1706(11),
      R => '0'
    );
\tmp_V_242_fu_1706_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292112,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_242_fu_1706(12),
      R => '0'
    );
\tmp_V_242_fu_1706_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292112,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_242_fu_1706(13),
      R => '0'
    );
\tmp_V_242_fu_1706_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292112,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_242_fu_1706(14),
      R => '0'
    );
\tmp_V_242_fu_1706_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292112,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_242_fu_1706(15),
      R => '0'
    );
\tmp_V_242_fu_1706_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292112,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_242_fu_1706(1),
      R => '0'
    );
\tmp_V_242_fu_1706_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292112,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_242_fu_1706(2),
      R => '0'
    );
\tmp_V_242_fu_1706_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292112,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_242_fu_1706(3),
      R => '0'
    );
\tmp_V_242_fu_1706_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292112,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_242_fu_1706(4),
      R => '0'
    );
\tmp_V_242_fu_1706_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292112,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_242_fu_1706(5),
      R => '0'
    );
\tmp_V_242_fu_1706_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292112,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_242_fu_1706(6),
      R => '0'
    );
\tmp_V_242_fu_1706_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292112,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_242_fu_1706(7),
      R => '0'
    );
\tmp_V_242_fu_1706_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292112,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_242_fu_1706(8),
      R => '0'
    );
\tmp_V_242_fu_1706_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292112,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_242_fu_1706(9),
      R => '0'
    );
\tmp_V_243_fu_1710[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_241_fu_1702[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292113
    );
\tmp_V_243_fu_1710_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292113,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_243_fu_1710(0),
      R => '0'
    );
\tmp_V_243_fu_1710_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292113,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_243_fu_1710(10),
      R => '0'
    );
\tmp_V_243_fu_1710_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292113,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_243_fu_1710(11),
      R => '0'
    );
\tmp_V_243_fu_1710_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292113,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_243_fu_1710(12),
      R => '0'
    );
\tmp_V_243_fu_1710_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292113,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_243_fu_1710(13),
      R => '0'
    );
\tmp_V_243_fu_1710_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292113,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_243_fu_1710(14),
      R => '0'
    );
\tmp_V_243_fu_1710_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292113,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_243_fu_1710(15),
      R => '0'
    );
\tmp_V_243_fu_1710_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292113,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_243_fu_1710(1),
      R => '0'
    );
\tmp_V_243_fu_1710_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292113,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_243_fu_1710(2),
      R => '0'
    );
\tmp_V_243_fu_1710_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292113,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_243_fu_1710(3),
      R => '0'
    );
\tmp_V_243_fu_1710_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292113,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_243_fu_1710(4),
      R => '0'
    );
\tmp_V_243_fu_1710_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292113,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_243_fu_1710(5),
      R => '0'
    );
\tmp_V_243_fu_1710_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292113,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_243_fu_1710(6),
      R => '0'
    );
\tmp_V_243_fu_1710_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292113,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_243_fu_1710(7),
      R => '0'
    );
\tmp_V_243_fu_1710_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292113,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_243_fu_1710(8),
      R => '0'
    );
\tmp_V_243_fu_1710_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292113,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_243_fu_1710(9),
      R => '0'
    );
\tmp_V_244_fu_1714[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_241_fu_1702[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292114
    );
\tmp_V_244_fu_1714_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292114,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_244_fu_1714(0),
      R => '0'
    );
\tmp_V_244_fu_1714_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292114,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_244_fu_1714(10),
      R => '0'
    );
\tmp_V_244_fu_1714_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292114,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_244_fu_1714(11),
      R => '0'
    );
\tmp_V_244_fu_1714_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292114,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_244_fu_1714(12),
      R => '0'
    );
\tmp_V_244_fu_1714_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292114,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_244_fu_1714(13),
      R => '0'
    );
\tmp_V_244_fu_1714_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292114,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_244_fu_1714(14),
      R => '0'
    );
\tmp_V_244_fu_1714_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292114,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_244_fu_1714(15),
      R => '0'
    );
\tmp_V_244_fu_1714_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292114,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_244_fu_1714(1),
      R => '0'
    );
\tmp_V_244_fu_1714_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292114,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_244_fu_1714(2),
      R => '0'
    );
\tmp_V_244_fu_1714_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292114,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_244_fu_1714(3),
      R => '0'
    );
\tmp_V_244_fu_1714_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292114,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_244_fu_1714(4),
      R => '0'
    );
\tmp_V_244_fu_1714_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292114,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_244_fu_1714(5),
      R => '0'
    );
\tmp_V_244_fu_1714_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292114,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_244_fu_1714(6),
      R => '0'
    );
\tmp_V_244_fu_1714_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292114,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_244_fu_1714(7),
      R => '0'
    );
\tmp_V_244_fu_1714_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292114,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_244_fu_1714(8),
      R => '0'
    );
\tmp_V_244_fu_1714_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292114,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_244_fu_1714(9),
      R => '0'
    );
\tmp_V_245_fu_1718[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I3 => \tmp_V_245_fu_1718[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292115
    );
\tmp_V_245_fu_1718[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(4),
      I1 => sf_1_fu_738_reg(7),
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(6),
      I4 => sf_1_fu_738_reg(5),
      I5 => \tmp_V_133_fu_1270[15]_i_3_n_1\,
      O => \tmp_V_245_fu_1718[15]_i_2_n_1\
    );
\tmp_V_245_fu_1718_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292115,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_245_fu_1718(0),
      R => '0'
    );
\tmp_V_245_fu_1718_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292115,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_245_fu_1718(10),
      R => '0'
    );
\tmp_V_245_fu_1718_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292115,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_245_fu_1718(11),
      R => '0'
    );
\tmp_V_245_fu_1718_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292115,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_245_fu_1718(12),
      R => '0'
    );
\tmp_V_245_fu_1718_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292115,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_245_fu_1718(13),
      R => '0'
    );
\tmp_V_245_fu_1718_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292115,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_245_fu_1718(14),
      R => '0'
    );
\tmp_V_245_fu_1718_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292115,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_245_fu_1718(15),
      R => '0'
    );
\tmp_V_245_fu_1718_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292115,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_245_fu_1718(1),
      R => '0'
    );
\tmp_V_245_fu_1718_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292115,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_245_fu_1718(2),
      R => '0'
    );
\tmp_V_245_fu_1718_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292115,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_245_fu_1718(3),
      R => '0'
    );
\tmp_V_245_fu_1718_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292115,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_245_fu_1718(4),
      R => '0'
    );
\tmp_V_245_fu_1718_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292115,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_245_fu_1718(5),
      R => '0'
    );
\tmp_V_245_fu_1718_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292115,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_245_fu_1718(6),
      R => '0'
    );
\tmp_V_245_fu_1718_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292115,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_245_fu_1718(7),
      R => '0'
    );
\tmp_V_245_fu_1718_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292115,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_245_fu_1718(8),
      R => '0'
    );
\tmp_V_245_fu_1718_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292115,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_245_fu_1718(9),
      R => '0'
    );
\tmp_V_246_fu_1722[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_245_fu_1718[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292116
    );
\tmp_V_246_fu_1722_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292116,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_246_fu_1722(0),
      R => '0'
    );
\tmp_V_246_fu_1722_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292116,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_246_fu_1722(10),
      R => '0'
    );
\tmp_V_246_fu_1722_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292116,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_246_fu_1722(11),
      R => '0'
    );
\tmp_V_246_fu_1722_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292116,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_246_fu_1722(12),
      R => '0'
    );
\tmp_V_246_fu_1722_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292116,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_246_fu_1722(13),
      R => '0'
    );
\tmp_V_246_fu_1722_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292116,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_246_fu_1722(14),
      R => '0'
    );
\tmp_V_246_fu_1722_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292116,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_246_fu_1722(15),
      R => '0'
    );
\tmp_V_246_fu_1722_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292116,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_246_fu_1722(1),
      R => '0'
    );
\tmp_V_246_fu_1722_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292116,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_246_fu_1722(2),
      R => '0'
    );
\tmp_V_246_fu_1722_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292116,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_246_fu_1722(3),
      R => '0'
    );
\tmp_V_246_fu_1722_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292116,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_246_fu_1722(4),
      R => '0'
    );
\tmp_V_246_fu_1722_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292116,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_246_fu_1722(5),
      R => '0'
    );
\tmp_V_246_fu_1722_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292116,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_246_fu_1722(6),
      R => '0'
    );
\tmp_V_246_fu_1722_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292116,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_246_fu_1722(7),
      R => '0'
    );
\tmp_V_246_fu_1722_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292116,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_246_fu_1722(8),
      R => '0'
    );
\tmp_V_246_fu_1722_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292116,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_246_fu_1722(9),
      R => '0'
    );
\tmp_V_247_fu_1726[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_245_fu_1718[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292117
    );
\tmp_V_247_fu_1726_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292117,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_247_fu_1726(0),
      R => '0'
    );
\tmp_V_247_fu_1726_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292117,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_247_fu_1726(10),
      R => '0'
    );
\tmp_V_247_fu_1726_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292117,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_247_fu_1726(11),
      R => '0'
    );
\tmp_V_247_fu_1726_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292117,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_247_fu_1726(12),
      R => '0'
    );
\tmp_V_247_fu_1726_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292117,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_247_fu_1726(13),
      R => '0'
    );
\tmp_V_247_fu_1726_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292117,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_247_fu_1726(14),
      R => '0'
    );
\tmp_V_247_fu_1726_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292117,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_247_fu_1726(15),
      R => '0'
    );
\tmp_V_247_fu_1726_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292117,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_247_fu_1726(1),
      R => '0'
    );
\tmp_V_247_fu_1726_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292117,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_247_fu_1726(2),
      R => '0'
    );
\tmp_V_247_fu_1726_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292117,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_247_fu_1726(3),
      R => '0'
    );
\tmp_V_247_fu_1726_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292117,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_247_fu_1726(4),
      R => '0'
    );
\tmp_V_247_fu_1726_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292117,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_247_fu_1726(5),
      R => '0'
    );
\tmp_V_247_fu_1726_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292117,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_247_fu_1726(6),
      R => '0'
    );
\tmp_V_247_fu_1726_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292117,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_247_fu_1726(7),
      R => '0'
    );
\tmp_V_247_fu_1726_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292117,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_247_fu_1726(8),
      R => '0'
    );
\tmp_V_247_fu_1726_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292117,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_247_fu_1726(9),
      R => '0'
    );
\tmp_V_248_fu_1730[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_245_fu_1718[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292118
    );
\tmp_V_248_fu_1730_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292118,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_248_fu_1730(0),
      R => '0'
    );
\tmp_V_248_fu_1730_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292118,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_248_fu_1730(10),
      R => '0'
    );
\tmp_V_248_fu_1730_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292118,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_248_fu_1730(11),
      R => '0'
    );
\tmp_V_248_fu_1730_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292118,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_248_fu_1730(12),
      R => '0'
    );
\tmp_V_248_fu_1730_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292118,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_248_fu_1730(13),
      R => '0'
    );
\tmp_V_248_fu_1730_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292118,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_248_fu_1730(14),
      R => '0'
    );
\tmp_V_248_fu_1730_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292118,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_248_fu_1730(15),
      R => '0'
    );
\tmp_V_248_fu_1730_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292118,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_248_fu_1730(1),
      R => '0'
    );
\tmp_V_248_fu_1730_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292118,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_248_fu_1730(2),
      R => '0'
    );
\tmp_V_248_fu_1730_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292118,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_248_fu_1730(3),
      R => '0'
    );
\tmp_V_248_fu_1730_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292118,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_248_fu_1730(4),
      R => '0'
    );
\tmp_V_248_fu_1730_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292118,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_248_fu_1730(5),
      R => '0'
    );
\tmp_V_248_fu_1730_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292118,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_248_fu_1730(6),
      R => '0'
    );
\tmp_V_248_fu_1730_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292118,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_248_fu_1730(7),
      R => '0'
    );
\tmp_V_248_fu_1730_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292118,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_248_fu_1730(8),
      R => '0'
    );
\tmp_V_248_fu_1730_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292118,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_248_fu_1730(9),
      R => '0'
    );
\tmp_V_249_fu_1734[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I3 => sf_1_fu_738_reg(2),
      I4 => \tmp_V_241_fu_1702[15]_i_2_n_1\,
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292119
    );
\tmp_V_249_fu_1734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292119,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_249_fu_1734(0),
      R => '0'
    );
\tmp_V_249_fu_1734_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292119,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_249_fu_1734(10),
      R => '0'
    );
\tmp_V_249_fu_1734_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292119,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_249_fu_1734(11),
      R => '0'
    );
\tmp_V_249_fu_1734_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292119,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_249_fu_1734(12),
      R => '0'
    );
\tmp_V_249_fu_1734_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292119,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_249_fu_1734(13),
      R => '0'
    );
\tmp_V_249_fu_1734_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292119,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_249_fu_1734(14),
      R => '0'
    );
\tmp_V_249_fu_1734_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292119,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_249_fu_1734(15),
      R => '0'
    );
\tmp_V_249_fu_1734_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292119,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_249_fu_1734(1),
      R => '0'
    );
\tmp_V_249_fu_1734_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292119,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_249_fu_1734(2),
      R => '0'
    );
\tmp_V_249_fu_1734_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292119,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_249_fu_1734(3),
      R => '0'
    );
\tmp_V_249_fu_1734_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292119,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_249_fu_1734(4),
      R => '0'
    );
\tmp_V_249_fu_1734_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292119,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_249_fu_1734(5),
      R => '0'
    );
\tmp_V_249_fu_1734_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292119,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_249_fu_1734(6),
      R => '0'
    );
\tmp_V_249_fu_1734_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292119,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_249_fu_1734(7),
      R => '0'
    );
\tmp_V_249_fu_1734_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292119,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_249_fu_1734(8),
      R => '0'
    );
\tmp_V_249_fu_1734_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292119,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_249_fu_1734(9),
      R => '0'
    );
\tmp_V_24_fu_834[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I1 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_21_fu_822[15]_i_2_n_1\,
      O => \tmp_V_24_fu_834[15]_i_1_n_1\
    );
\tmp_V_24_fu_834_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_24_fu_834[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_24_fu_834(0),
      R => '0'
    );
\tmp_V_24_fu_834_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_24_fu_834[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_24_fu_834(10),
      R => '0'
    );
\tmp_V_24_fu_834_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_24_fu_834[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_24_fu_834(11),
      R => '0'
    );
\tmp_V_24_fu_834_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_24_fu_834[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_24_fu_834(12),
      R => '0'
    );
\tmp_V_24_fu_834_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_24_fu_834[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_24_fu_834(13),
      R => '0'
    );
\tmp_V_24_fu_834_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_24_fu_834[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_24_fu_834(14),
      R => '0'
    );
\tmp_V_24_fu_834_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_24_fu_834[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_24_fu_834(15),
      R => '0'
    );
\tmp_V_24_fu_834_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_24_fu_834[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_24_fu_834(1),
      R => '0'
    );
\tmp_V_24_fu_834_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_24_fu_834[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_24_fu_834(2),
      R => '0'
    );
\tmp_V_24_fu_834_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_24_fu_834[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_24_fu_834(3),
      R => '0'
    );
\tmp_V_24_fu_834_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_24_fu_834[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_24_fu_834(4),
      R => '0'
    );
\tmp_V_24_fu_834_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_24_fu_834[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_24_fu_834(5),
      R => '0'
    );
\tmp_V_24_fu_834_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_24_fu_834[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_24_fu_834(6),
      R => '0'
    );
\tmp_V_24_fu_834_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_24_fu_834[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_24_fu_834(7),
      R => '0'
    );
\tmp_V_24_fu_834_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_24_fu_834[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_24_fu_834(8),
      R => '0'
    );
\tmp_V_24_fu_834_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_24_fu_834[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_24_fu_834(9),
      R => '0'
    );
\tmp_V_250_fu_1738[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => sf_1_fu_738_reg(2),
      I4 => \tmp_V_241_fu_1702[15]_i_2_n_1\,
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292120
    );
\tmp_V_250_fu_1738_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292120,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_250_fu_1738(0),
      R => '0'
    );
\tmp_V_250_fu_1738_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292120,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_250_fu_1738(10),
      R => '0'
    );
\tmp_V_250_fu_1738_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292120,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_250_fu_1738(11),
      R => '0'
    );
\tmp_V_250_fu_1738_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292120,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_250_fu_1738(12),
      R => '0'
    );
\tmp_V_250_fu_1738_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292120,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_250_fu_1738(13),
      R => '0'
    );
\tmp_V_250_fu_1738_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292120,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_250_fu_1738(14),
      R => '0'
    );
\tmp_V_250_fu_1738_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292120,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_250_fu_1738(15),
      R => '0'
    );
\tmp_V_250_fu_1738_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292120,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_250_fu_1738(1),
      R => '0'
    );
\tmp_V_250_fu_1738_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292120,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_250_fu_1738(2),
      R => '0'
    );
\tmp_V_250_fu_1738_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292120,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_250_fu_1738(3),
      R => '0'
    );
\tmp_V_250_fu_1738_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292120,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_250_fu_1738(4),
      R => '0'
    );
\tmp_V_250_fu_1738_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292120,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_250_fu_1738(5),
      R => '0'
    );
\tmp_V_250_fu_1738_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292120,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_250_fu_1738(6),
      R => '0'
    );
\tmp_V_250_fu_1738_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292120,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_250_fu_1738(7),
      R => '0'
    );
\tmp_V_250_fu_1738_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292120,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_250_fu_1738(8),
      R => '0'
    );
\tmp_V_250_fu_1738_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292120,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_250_fu_1738(9),
      R => '0'
    );
\tmp_V_251_fu_1742[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => sf_1_fu_738_reg(2),
      I4 => \tmp_V_241_fu_1702[15]_i_2_n_1\,
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292121
    );
\tmp_V_251_fu_1742_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292121,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_251_fu_1742(0),
      R => '0'
    );
\tmp_V_251_fu_1742_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292121,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_251_fu_1742(10),
      R => '0'
    );
\tmp_V_251_fu_1742_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292121,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_251_fu_1742(11),
      R => '0'
    );
\tmp_V_251_fu_1742_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292121,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_251_fu_1742(12),
      R => '0'
    );
\tmp_V_251_fu_1742_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292121,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_251_fu_1742(13),
      R => '0'
    );
\tmp_V_251_fu_1742_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292121,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_251_fu_1742(14),
      R => '0'
    );
\tmp_V_251_fu_1742_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292121,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_251_fu_1742(15),
      R => '0'
    );
\tmp_V_251_fu_1742_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292121,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_251_fu_1742(1),
      R => '0'
    );
\tmp_V_251_fu_1742_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292121,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_251_fu_1742(2),
      R => '0'
    );
\tmp_V_251_fu_1742_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292121,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_251_fu_1742(3),
      R => '0'
    );
\tmp_V_251_fu_1742_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292121,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_251_fu_1742(4),
      R => '0'
    );
\tmp_V_251_fu_1742_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292121,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_251_fu_1742(5),
      R => '0'
    );
\tmp_V_251_fu_1742_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292121,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_251_fu_1742(6),
      R => '0'
    );
\tmp_V_251_fu_1742_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292121,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_251_fu_1742(7),
      R => '0'
    );
\tmp_V_251_fu_1742_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292121,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_251_fu_1742(8),
      R => '0'
    );
\tmp_V_251_fu_1742_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292121,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_251_fu_1742(9),
      R => '0'
    );
\tmp_V_252_fu_1746[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => sf_1_fu_738_reg(2),
      I4 => \tmp_V_241_fu_1702[15]_i_2_n_1\,
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292122
    );
\tmp_V_252_fu_1746_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292122,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_252_fu_1746(0),
      R => '0'
    );
\tmp_V_252_fu_1746_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292122,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_252_fu_1746(10),
      R => '0'
    );
\tmp_V_252_fu_1746_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292122,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_252_fu_1746(11),
      R => '0'
    );
\tmp_V_252_fu_1746_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292122,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_252_fu_1746(12),
      R => '0'
    );
\tmp_V_252_fu_1746_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292122,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_252_fu_1746(13),
      R => '0'
    );
\tmp_V_252_fu_1746_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292122,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_252_fu_1746(14),
      R => '0'
    );
\tmp_V_252_fu_1746_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292122,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_252_fu_1746(15),
      R => '0'
    );
\tmp_V_252_fu_1746_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292122,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_252_fu_1746(1),
      R => '0'
    );
\tmp_V_252_fu_1746_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292122,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_252_fu_1746(2),
      R => '0'
    );
\tmp_V_252_fu_1746_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292122,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_252_fu_1746(3),
      R => '0'
    );
\tmp_V_252_fu_1746_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292122,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_252_fu_1746(4),
      R => '0'
    );
\tmp_V_252_fu_1746_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292122,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_252_fu_1746(5),
      R => '0'
    );
\tmp_V_252_fu_1746_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292122,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_252_fu_1746(6),
      R => '0'
    );
\tmp_V_252_fu_1746_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292122,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_252_fu_1746(7),
      R => '0'
    );
\tmp_V_252_fu_1746_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292122,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_252_fu_1746(8),
      R => '0'
    );
\tmp_V_252_fu_1746_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292122,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_252_fu_1746(9),
      R => '0'
    );
\tmp_V_253_fu_1750[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I3 => \tmp_V_253_fu_1750[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292123
    );
\tmp_V_253_fu_1750[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF7FFFFFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(4),
      I1 => sf_1_fu_738_reg(7),
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(6),
      I4 => sf_1_fu_738_reg(5),
      I5 => \tmp_V_189_fu_1494[15]_i_3_n_1\,
      O => \tmp_V_253_fu_1750[15]_i_2_n_1\
    );
\tmp_V_253_fu_1750_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292123,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_253_fu_1750(0),
      R => '0'
    );
\tmp_V_253_fu_1750_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292123,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_253_fu_1750(10),
      R => '0'
    );
\tmp_V_253_fu_1750_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292123,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_253_fu_1750(11),
      R => '0'
    );
\tmp_V_253_fu_1750_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292123,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_253_fu_1750(12),
      R => '0'
    );
\tmp_V_253_fu_1750_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292123,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_253_fu_1750(13),
      R => '0'
    );
\tmp_V_253_fu_1750_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292123,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_253_fu_1750(14),
      R => '0'
    );
\tmp_V_253_fu_1750_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292123,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_253_fu_1750(15),
      R => '0'
    );
\tmp_V_253_fu_1750_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292123,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_253_fu_1750(1),
      R => '0'
    );
\tmp_V_253_fu_1750_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292123,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_253_fu_1750(2),
      R => '0'
    );
\tmp_V_253_fu_1750_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292123,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_253_fu_1750(3),
      R => '0'
    );
\tmp_V_253_fu_1750_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292123,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_253_fu_1750(4),
      R => '0'
    );
\tmp_V_253_fu_1750_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292123,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_253_fu_1750(5),
      R => '0'
    );
\tmp_V_253_fu_1750_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292123,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_253_fu_1750(6),
      R => '0'
    );
\tmp_V_253_fu_1750_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292123,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_253_fu_1750(7),
      R => '0'
    );
\tmp_V_253_fu_1750_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292123,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_253_fu_1750(8),
      R => '0'
    );
\tmp_V_253_fu_1750_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292123,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_253_fu_1750(9),
      R => '0'
    );
\tmp_V_254_fu_1754[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_253_fu_1750[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292124
    );
\tmp_V_254_fu_1754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292124,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_254_fu_1754(0),
      R => '0'
    );
\tmp_V_254_fu_1754_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292124,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_254_fu_1754(10),
      R => '0'
    );
\tmp_V_254_fu_1754_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292124,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_254_fu_1754(11),
      R => '0'
    );
\tmp_V_254_fu_1754_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292124,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_254_fu_1754(12),
      R => '0'
    );
\tmp_V_254_fu_1754_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292124,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_254_fu_1754(13),
      R => '0'
    );
\tmp_V_254_fu_1754_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292124,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_254_fu_1754(14),
      R => '0'
    );
\tmp_V_254_fu_1754_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292124,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_254_fu_1754(15),
      R => '0'
    );
\tmp_V_254_fu_1754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292124,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_254_fu_1754(1),
      R => '0'
    );
\tmp_V_254_fu_1754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292124,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_254_fu_1754(2),
      R => '0'
    );
\tmp_V_254_fu_1754_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292124,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_254_fu_1754(3),
      R => '0'
    );
\tmp_V_254_fu_1754_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292124,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_254_fu_1754(4),
      R => '0'
    );
\tmp_V_254_fu_1754_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292124,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_254_fu_1754(5),
      R => '0'
    );
\tmp_V_254_fu_1754_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292124,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_254_fu_1754(6),
      R => '0'
    );
\tmp_V_254_fu_1754_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292124,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_254_fu_1754(7),
      R => '0'
    );
\tmp_V_254_fu_1754_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292124,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_254_fu_1754(8),
      R => '0'
    );
\tmp_V_254_fu_1754_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292124,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_254_fu_1754(9),
      R => '0'
    );
\tmp_V_255_fu_1758[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_253_fu_1750[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292125
    );
\tmp_V_255_fu_1758_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292125,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_255_fu_1758(0),
      R => '0'
    );
\tmp_V_255_fu_1758_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292125,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_255_fu_1758(10),
      R => '0'
    );
\tmp_V_255_fu_1758_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292125,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_255_fu_1758(11),
      R => '0'
    );
\tmp_V_255_fu_1758_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292125,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_255_fu_1758(12),
      R => '0'
    );
\tmp_V_255_fu_1758_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292125,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_255_fu_1758(13),
      R => '0'
    );
\tmp_V_255_fu_1758_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292125,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_255_fu_1758(14),
      R => '0'
    );
\tmp_V_255_fu_1758_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292125,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_255_fu_1758(15),
      R => '0'
    );
\tmp_V_255_fu_1758_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292125,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_255_fu_1758(1),
      R => '0'
    );
\tmp_V_255_fu_1758_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292125,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_255_fu_1758(2),
      R => '0'
    );
\tmp_V_255_fu_1758_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292125,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_255_fu_1758(3),
      R => '0'
    );
\tmp_V_255_fu_1758_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292125,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_255_fu_1758(4),
      R => '0'
    );
\tmp_V_255_fu_1758_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292125,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_255_fu_1758(5),
      R => '0'
    );
\tmp_V_255_fu_1758_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292125,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_255_fu_1758(6),
      R => '0'
    );
\tmp_V_255_fu_1758_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292125,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_255_fu_1758(7),
      R => '0'
    );
\tmp_V_255_fu_1758_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292125,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_255_fu_1758(8),
      R => '0'
    );
\tmp_V_255_fu_1758_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292125,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_255_fu_1758(9),
      R => '0'
    );
\tmp_V_256_fu_1762[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_253_fu_1750[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292126
    );
\tmp_V_256_fu_1762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292126,
      D => \tmp_V_255_fu_1758_reg[15]_0\(0),
      Q => tmp_V_256_fu_1762(0),
      R => '0'
    );
\tmp_V_256_fu_1762_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292126,
      D => \tmp_V_255_fu_1758_reg[15]_0\(10),
      Q => tmp_V_256_fu_1762(10),
      R => '0'
    );
\tmp_V_256_fu_1762_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292126,
      D => \tmp_V_255_fu_1758_reg[15]_0\(11),
      Q => tmp_V_256_fu_1762(11),
      R => '0'
    );
\tmp_V_256_fu_1762_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292126,
      D => \tmp_V_255_fu_1758_reg[15]_0\(12),
      Q => tmp_V_256_fu_1762(12),
      R => '0'
    );
\tmp_V_256_fu_1762_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292126,
      D => \tmp_V_255_fu_1758_reg[15]_0\(13),
      Q => tmp_V_256_fu_1762(13),
      R => '0'
    );
\tmp_V_256_fu_1762_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292126,
      D => \tmp_V_255_fu_1758_reg[15]_0\(14),
      Q => tmp_V_256_fu_1762(14),
      R => '0'
    );
\tmp_V_256_fu_1762_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292126,
      D => \tmp_V_255_fu_1758_reg[15]_0\(15),
      Q => tmp_V_256_fu_1762(15),
      R => '0'
    );
\tmp_V_256_fu_1762_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292126,
      D => \tmp_V_255_fu_1758_reg[15]_0\(1),
      Q => tmp_V_256_fu_1762(1),
      R => '0'
    );
\tmp_V_256_fu_1762_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292126,
      D => \tmp_V_255_fu_1758_reg[15]_0\(2),
      Q => tmp_V_256_fu_1762(2),
      R => '0'
    );
\tmp_V_256_fu_1762_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292126,
      D => \tmp_V_255_fu_1758_reg[15]_0\(3),
      Q => tmp_V_256_fu_1762(3),
      R => '0'
    );
\tmp_V_256_fu_1762_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292126,
      D => \tmp_V_255_fu_1758_reg[15]_0\(4),
      Q => tmp_V_256_fu_1762(4),
      R => '0'
    );
\tmp_V_256_fu_1762_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292126,
      D => \tmp_V_255_fu_1758_reg[15]_0\(5),
      Q => tmp_V_256_fu_1762(5),
      R => '0'
    );
\tmp_V_256_fu_1762_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292126,
      D => \tmp_V_255_fu_1758_reg[15]_0\(6),
      Q => tmp_V_256_fu_1762(6),
      R => '0'
    );
\tmp_V_256_fu_1762_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292126,
      D => \tmp_V_255_fu_1758_reg[15]_0\(7),
      Q => tmp_V_256_fu_1762(7),
      R => '0'
    );
\tmp_V_256_fu_1762_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292126,
      D => \tmp_V_255_fu_1758_reg[15]_0\(8),
      Q => tmp_V_256_fu_1762(8),
      R => '0'
    );
\tmp_V_256_fu_1762_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292126,
      D => \tmp_V_255_fu_1758_reg[15]_0\(9),
      Q => tmp_V_256_fu_1762(9),
      R => '0'
    );
\tmp_V_257_fu_1766[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I3 => \tmp_V_257_fu_1766[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292127
    );
\tmp_V_257_fu_1766[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \tmp_V_fu_742[15]_i_4_n_1\,
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(6),
      I4 => sf_1_fu_738_reg(7),
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => \tmp_V_257_fu_1766[15]_i_2_n_1\
    );
\tmp_V_257_fu_1766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292127,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_257_fu_1766(0),
      R => '0'
    );
\tmp_V_257_fu_1766_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292127,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_257_fu_1766(10),
      R => '0'
    );
\tmp_V_257_fu_1766_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292127,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_257_fu_1766(11),
      R => '0'
    );
\tmp_V_257_fu_1766_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292127,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_257_fu_1766(12),
      R => '0'
    );
\tmp_V_257_fu_1766_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292127,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_257_fu_1766(13),
      R => '0'
    );
\tmp_V_257_fu_1766_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292127,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_257_fu_1766(14),
      R => '0'
    );
\tmp_V_257_fu_1766_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292127,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_257_fu_1766(15),
      R => '0'
    );
\tmp_V_257_fu_1766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292127,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_257_fu_1766(1),
      R => '0'
    );
\tmp_V_257_fu_1766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292127,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_257_fu_1766(2),
      R => '0'
    );
\tmp_V_257_fu_1766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292127,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_257_fu_1766(3),
      R => '0'
    );
\tmp_V_257_fu_1766_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292127,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_257_fu_1766(4),
      R => '0'
    );
\tmp_V_257_fu_1766_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292127,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_257_fu_1766(5),
      R => '0'
    );
\tmp_V_257_fu_1766_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292127,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_257_fu_1766(6),
      R => '0'
    );
\tmp_V_257_fu_1766_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292127,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_257_fu_1766(7),
      R => '0'
    );
\tmp_V_257_fu_1766_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292127,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_257_fu_1766(8),
      R => '0'
    );
\tmp_V_257_fu_1766_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292127,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_257_fu_1766(9),
      R => '0'
    );
\tmp_V_258_fu_1770[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_257_fu_1766[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292128
    );
\tmp_V_258_fu_1770_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292128,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_258_fu_1770(0),
      R => '0'
    );
\tmp_V_258_fu_1770_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292128,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_258_fu_1770(10),
      R => '0'
    );
\tmp_V_258_fu_1770_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292128,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_258_fu_1770(11),
      R => '0'
    );
\tmp_V_258_fu_1770_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292128,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_258_fu_1770(12),
      R => '0'
    );
\tmp_V_258_fu_1770_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292128,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_258_fu_1770(13),
      R => '0'
    );
\tmp_V_258_fu_1770_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292128,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_258_fu_1770(14),
      R => '0'
    );
\tmp_V_258_fu_1770_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292128,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_258_fu_1770(15),
      R => '0'
    );
\tmp_V_258_fu_1770_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292128,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_258_fu_1770(1),
      R => '0'
    );
\tmp_V_258_fu_1770_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292128,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_258_fu_1770(2),
      R => '0'
    );
\tmp_V_258_fu_1770_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292128,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_258_fu_1770(3),
      R => '0'
    );
\tmp_V_258_fu_1770_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292128,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_258_fu_1770(4),
      R => '0'
    );
\tmp_V_258_fu_1770_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292128,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_258_fu_1770(5),
      R => '0'
    );
\tmp_V_258_fu_1770_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292128,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_258_fu_1770(6),
      R => '0'
    );
\tmp_V_258_fu_1770_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292128,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_258_fu_1770(7),
      R => '0'
    );
\tmp_V_258_fu_1770_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292128,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_258_fu_1770(8),
      R => '0'
    );
\tmp_V_258_fu_1770_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292128,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_258_fu_1770(9),
      R => '0'
    );
\tmp_V_259_fu_1774[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_257_fu_1766[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292129
    );
\tmp_V_259_fu_1774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292129,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_259_fu_1774(0),
      R => '0'
    );
\tmp_V_259_fu_1774_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292129,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_259_fu_1774(10),
      R => '0'
    );
\tmp_V_259_fu_1774_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292129,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_259_fu_1774(11),
      R => '0'
    );
\tmp_V_259_fu_1774_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292129,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_259_fu_1774(12),
      R => '0'
    );
\tmp_V_259_fu_1774_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292129,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_259_fu_1774(13),
      R => '0'
    );
\tmp_V_259_fu_1774_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292129,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_259_fu_1774(14),
      R => '0'
    );
\tmp_V_259_fu_1774_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292129,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_259_fu_1774(15),
      R => '0'
    );
\tmp_V_259_fu_1774_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292129,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_259_fu_1774(1),
      R => '0'
    );
\tmp_V_259_fu_1774_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292129,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_259_fu_1774(2),
      R => '0'
    );
\tmp_V_259_fu_1774_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292129,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_259_fu_1774(3),
      R => '0'
    );
\tmp_V_259_fu_1774_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292129,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_259_fu_1774(4),
      R => '0'
    );
\tmp_V_259_fu_1774_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292129,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_259_fu_1774(5),
      R => '0'
    );
\tmp_V_259_fu_1774_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292129,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_259_fu_1774(6),
      R => '0'
    );
\tmp_V_259_fu_1774_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292129,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_259_fu_1774(7),
      R => '0'
    );
\tmp_V_259_fu_1774_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292129,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_259_fu_1774(8),
      R => '0'
    );
\tmp_V_259_fu_1774_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292129,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_259_fu_1774(9),
      R => '0'
    );
\tmp_V_25_fu_838[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I3 => \tmp_V_25_fu_838[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292183182_out
    );
\tmp_V_25_fu_838[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(7),
      I4 => sf_1_fu_738_reg(8),
      I5 => \tmp_V_17_fu_806[15]_i_3_n_1\,
      O => \tmp_V_25_fu_838[15]_i_2_n_1\
    );
\tmp_V_25_fu_838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292183182_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_25_fu_838(0),
      R => '0'
    );
\tmp_V_25_fu_838_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292183182_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_25_fu_838(10),
      R => '0'
    );
\tmp_V_25_fu_838_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292183182_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_25_fu_838(11),
      R => '0'
    );
\tmp_V_25_fu_838_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292183182_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_25_fu_838(12),
      R => '0'
    );
\tmp_V_25_fu_838_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292183182_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_25_fu_838(13),
      R => '0'
    );
\tmp_V_25_fu_838_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292183182_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_25_fu_838(14),
      R => '0'
    );
\tmp_V_25_fu_838_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292183182_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_25_fu_838(15),
      R => '0'
    );
\tmp_V_25_fu_838_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292183182_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_25_fu_838(1),
      R => '0'
    );
\tmp_V_25_fu_838_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292183182_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_25_fu_838(2),
      R => '0'
    );
\tmp_V_25_fu_838_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292183182_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_25_fu_838(3),
      R => '0'
    );
\tmp_V_25_fu_838_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292183182_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_25_fu_838(4),
      R => '0'
    );
\tmp_V_25_fu_838_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292183182_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_25_fu_838(5),
      R => '0'
    );
\tmp_V_25_fu_838_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292183182_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_25_fu_838(6),
      R => '0'
    );
\tmp_V_25_fu_838_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292183182_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_25_fu_838(7),
      R => '0'
    );
\tmp_V_25_fu_838_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292183182_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_25_fu_838(8),
      R => '0'
    );
\tmp_V_25_fu_838_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292183182_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_25_fu_838(9),
      R => '0'
    );
\tmp_V_260_fu_1778[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_257_fu_1766[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292130
    );
\tmp_V_260_fu_1778_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292130,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_260_fu_1778(0),
      R => '0'
    );
\tmp_V_260_fu_1778_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292130,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_260_fu_1778(10),
      R => '0'
    );
\tmp_V_260_fu_1778_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292130,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_260_fu_1778(11),
      R => '0'
    );
\tmp_V_260_fu_1778_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292130,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_260_fu_1778(12),
      R => '0'
    );
\tmp_V_260_fu_1778_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292130,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_260_fu_1778(13),
      R => '0'
    );
\tmp_V_260_fu_1778_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292130,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_260_fu_1778(14),
      R => '0'
    );
\tmp_V_260_fu_1778_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292130,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_260_fu_1778(15),
      R => '0'
    );
\tmp_V_260_fu_1778_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292130,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_260_fu_1778(1),
      R => '0'
    );
\tmp_V_260_fu_1778_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292130,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_260_fu_1778(2),
      R => '0'
    );
\tmp_V_260_fu_1778_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292130,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_260_fu_1778(3),
      R => '0'
    );
\tmp_V_260_fu_1778_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292130,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_260_fu_1778(4),
      R => '0'
    );
\tmp_V_260_fu_1778_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292130,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_260_fu_1778(5),
      R => '0'
    );
\tmp_V_260_fu_1778_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292130,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_260_fu_1778(6),
      R => '0'
    );
\tmp_V_260_fu_1778_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292130,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_260_fu_1778(7),
      R => '0'
    );
\tmp_V_260_fu_1778_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292130,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_260_fu_1778(8),
      R => '0'
    );
\tmp_V_260_fu_1778_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292130,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_260_fu_1778(9),
      R => '0'
    );
\tmp_V_261_fu_1782[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I3 => \tmp_V_261_fu_1782[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292131
    );
\tmp_V_261_fu_1782[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \tmp_V_fu_742[15]_i_4_n_1\,
      I1 => sf_1_fu_738_reg(8),
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(7),
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_261_fu_1782[15]_i_2_n_1\
    );
\tmp_V_261_fu_1782_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292131,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_261_fu_1782(0),
      R => '0'
    );
\tmp_V_261_fu_1782_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292131,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_261_fu_1782(10),
      R => '0'
    );
\tmp_V_261_fu_1782_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292131,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_261_fu_1782(11),
      R => '0'
    );
\tmp_V_261_fu_1782_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292131,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_261_fu_1782(12),
      R => '0'
    );
\tmp_V_261_fu_1782_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292131,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_261_fu_1782(13),
      R => '0'
    );
\tmp_V_261_fu_1782_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292131,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_261_fu_1782(14),
      R => '0'
    );
\tmp_V_261_fu_1782_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292131,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_261_fu_1782(15),
      R => '0'
    );
\tmp_V_261_fu_1782_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292131,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_261_fu_1782(1),
      R => '0'
    );
\tmp_V_261_fu_1782_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292131,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_261_fu_1782(2),
      R => '0'
    );
\tmp_V_261_fu_1782_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292131,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_261_fu_1782(3),
      R => '0'
    );
\tmp_V_261_fu_1782_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292131,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_261_fu_1782(4),
      R => '0'
    );
\tmp_V_261_fu_1782_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292131,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_261_fu_1782(5),
      R => '0'
    );
\tmp_V_261_fu_1782_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292131,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_261_fu_1782(6),
      R => '0'
    );
\tmp_V_261_fu_1782_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292131,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_261_fu_1782(7),
      R => '0'
    );
\tmp_V_261_fu_1782_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292131,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_261_fu_1782(8),
      R => '0'
    );
\tmp_V_261_fu_1782_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292131,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_261_fu_1782(9),
      R => '0'
    );
\tmp_V_262_fu_1786[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_261_fu_1782[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292132
    );
\tmp_V_262_fu_1786_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292132,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_262_fu_1786(0),
      R => '0'
    );
\tmp_V_262_fu_1786_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292132,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_262_fu_1786(10),
      R => '0'
    );
\tmp_V_262_fu_1786_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292132,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_262_fu_1786(11),
      R => '0'
    );
\tmp_V_262_fu_1786_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292132,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_262_fu_1786(12),
      R => '0'
    );
\tmp_V_262_fu_1786_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292132,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_262_fu_1786(13),
      R => '0'
    );
\tmp_V_262_fu_1786_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292132,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_262_fu_1786(14),
      R => '0'
    );
\tmp_V_262_fu_1786_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292132,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_262_fu_1786(15),
      R => '0'
    );
\tmp_V_262_fu_1786_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292132,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_262_fu_1786(1),
      R => '0'
    );
\tmp_V_262_fu_1786_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292132,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_262_fu_1786(2),
      R => '0'
    );
\tmp_V_262_fu_1786_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292132,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_262_fu_1786(3),
      R => '0'
    );
\tmp_V_262_fu_1786_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292132,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_262_fu_1786(4),
      R => '0'
    );
\tmp_V_262_fu_1786_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292132,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_262_fu_1786(5),
      R => '0'
    );
\tmp_V_262_fu_1786_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292132,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_262_fu_1786(6),
      R => '0'
    );
\tmp_V_262_fu_1786_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292132,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_262_fu_1786(7),
      R => '0'
    );
\tmp_V_262_fu_1786_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292132,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_262_fu_1786(8),
      R => '0'
    );
\tmp_V_262_fu_1786_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292132,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_262_fu_1786(9),
      R => '0'
    );
\tmp_V_263_fu_1790[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_261_fu_1782[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292133
    );
\tmp_V_263_fu_1790_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292133,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_263_fu_1790(0),
      R => '0'
    );
\tmp_V_263_fu_1790_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292133,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_263_fu_1790(10),
      R => '0'
    );
\tmp_V_263_fu_1790_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292133,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_263_fu_1790(11),
      R => '0'
    );
\tmp_V_263_fu_1790_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292133,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_263_fu_1790(12),
      R => '0'
    );
\tmp_V_263_fu_1790_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292133,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_263_fu_1790(13),
      R => '0'
    );
\tmp_V_263_fu_1790_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292133,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_263_fu_1790(14),
      R => '0'
    );
\tmp_V_263_fu_1790_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292133,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_263_fu_1790(15),
      R => '0'
    );
\tmp_V_263_fu_1790_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292133,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_263_fu_1790(1),
      R => '0'
    );
\tmp_V_263_fu_1790_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292133,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_263_fu_1790(2),
      R => '0'
    );
\tmp_V_263_fu_1790_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292133,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_263_fu_1790(3),
      R => '0'
    );
\tmp_V_263_fu_1790_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292133,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_263_fu_1790(4),
      R => '0'
    );
\tmp_V_263_fu_1790_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292133,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_263_fu_1790(5),
      R => '0'
    );
\tmp_V_263_fu_1790_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292133,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_263_fu_1790(6),
      R => '0'
    );
\tmp_V_263_fu_1790_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292133,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_263_fu_1790(7),
      R => '0'
    );
\tmp_V_263_fu_1790_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292133,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_263_fu_1790(8),
      R => '0'
    );
\tmp_V_263_fu_1790_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292133,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_263_fu_1790(9),
      R => '0'
    );
\tmp_V_264_fu_1794[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_261_fu_1782[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292134
    );
\tmp_V_264_fu_1794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292134,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_264_fu_1794(0),
      R => '0'
    );
\tmp_V_264_fu_1794_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292134,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_264_fu_1794(10),
      R => '0'
    );
\tmp_V_264_fu_1794_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292134,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_264_fu_1794(11),
      R => '0'
    );
\tmp_V_264_fu_1794_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292134,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_264_fu_1794(12),
      R => '0'
    );
\tmp_V_264_fu_1794_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292134,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_264_fu_1794(13),
      R => '0'
    );
\tmp_V_264_fu_1794_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292134,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_264_fu_1794(14),
      R => '0'
    );
\tmp_V_264_fu_1794_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292134,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_264_fu_1794(15),
      R => '0'
    );
\tmp_V_264_fu_1794_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292134,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_264_fu_1794(1),
      R => '0'
    );
\tmp_V_264_fu_1794_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292134,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_264_fu_1794(2),
      R => '0'
    );
\tmp_V_264_fu_1794_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292134,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_264_fu_1794(3),
      R => '0'
    );
\tmp_V_264_fu_1794_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292134,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_264_fu_1794(4),
      R => '0'
    );
\tmp_V_264_fu_1794_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292134,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_264_fu_1794(5),
      R => '0'
    );
\tmp_V_264_fu_1794_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292134,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_264_fu_1794(6),
      R => '0'
    );
\tmp_V_264_fu_1794_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292134,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_264_fu_1794(7),
      R => '0'
    );
\tmp_V_264_fu_1794_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292134,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_264_fu_1794(8),
      R => '0'
    );
\tmp_V_264_fu_1794_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292134,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_264_fu_1794(9),
      R => '0'
    );
\tmp_V_265_fu_1798[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I3 => \tmp_V_265_fu_1798[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292135
    );
\tmp_V_265_fu_1798[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => \tmp_V_fu_742[15]_i_4_n_1\,
      I3 => sf_1_fu_738_reg(8),
      I4 => sf_1_fu_738_reg(6),
      I5 => sf_1_fu_738_reg(7),
      O => \tmp_V_265_fu_1798[15]_i_2_n_1\
    );
\tmp_V_265_fu_1798_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292135,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_265_fu_1798(0),
      R => '0'
    );
\tmp_V_265_fu_1798_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292135,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_265_fu_1798(10),
      R => '0'
    );
\tmp_V_265_fu_1798_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292135,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_265_fu_1798(11),
      R => '0'
    );
\tmp_V_265_fu_1798_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292135,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_265_fu_1798(12),
      R => '0'
    );
\tmp_V_265_fu_1798_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292135,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_265_fu_1798(13),
      R => '0'
    );
\tmp_V_265_fu_1798_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292135,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_265_fu_1798(14),
      R => '0'
    );
\tmp_V_265_fu_1798_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292135,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_265_fu_1798(15),
      R => '0'
    );
\tmp_V_265_fu_1798_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292135,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_265_fu_1798(1),
      R => '0'
    );
\tmp_V_265_fu_1798_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292135,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_265_fu_1798(2),
      R => '0'
    );
\tmp_V_265_fu_1798_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292135,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_265_fu_1798(3),
      R => '0'
    );
\tmp_V_265_fu_1798_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292135,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_265_fu_1798(4),
      R => '0'
    );
\tmp_V_265_fu_1798_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292135,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_265_fu_1798(5),
      R => '0'
    );
\tmp_V_265_fu_1798_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292135,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_265_fu_1798(6),
      R => '0'
    );
\tmp_V_265_fu_1798_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292135,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_265_fu_1798(7),
      R => '0'
    );
\tmp_V_265_fu_1798_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292135,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_265_fu_1798(8),
      R => '0'
    );
\tmp_V_265_fu_1798_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292135,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_265_fu_1798(9),
      R => '0'
    );
\tmp_V_266_fu_1802[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_265_fu_1798[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292136
    );
\tmp_V_266_fu_1802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292136,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_266_fu_1802(0),
      R => '0'
    );
\tmp_V_266_fu_1802_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292136,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_266_fu_1802(10),
      R => '0'
    );
\tmp_V_266_fu_1802_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292136,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_266_fu_1802(11),
      R => '0'
    );
\tmp_V_266_fu_1802_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292136,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_266_fu_1802(12),
      R => '0'
    );
\tmp_V_266_fu_1802_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292136,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_266_fu_1802(13),
      R => '0'
    );
\tmp_V_266_fu_1802_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292136,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_266_fu_1802(14),
      R => '0'
    );
\tmp_V_266_fu_1802_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292136,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_266_fu_1802(15),
      R => '0'
    );
\tmp_V_266_fu_1802_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292136,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_266_fu_1802(1),
      R => '0'
    );
\tmp_V_266_fu_1802_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292136,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_266_fu_1802(2),
      R => '0'
    );
\tmp_V_266_fu_1802_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292136,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_266_fu_1802(3),
      R => '0'
    );
\tmp_V_266_fu_1802_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292136,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_266_fu_1802(4),
      R => '0'
    );
\tmp_V_266_fu_1802_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292136,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_266_fu_1802(5),
      R => '0'
    );
\tmp_V_266_fu_1802_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292136,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_266_fu_1802(6),
      R => '0'
    );
\tmp_V_266_fu_1802_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292136,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_266_fu_1802(7),
      R => '0'
    );
\tmp_V_266_fu_1802_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292136,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_266_fu_1802(8),
      R => '0'
    );
\tmp_V_266_fu_1802_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292136,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_266_fu_1802(9),
      R => '0'
    );
\tmp_V_267_fu_1806[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_265_fu_1798[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292137
    );
\tmp_V_267_fu_1806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292137,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_267_fu_1806(0),
      R => '0'
    );
\tmp_V_267_fu_1806_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292137,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_267_fu_1806(10),
      R => '0'
    );
\tmp_V_267_fu_1806_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292137,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_267_fu_1806(11),
      R => '0'
    );
\tmp_V_267_fu_1806_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292137,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_267_fu_1806(12),
      R => '0'
    );
\tmp_V_267_fu_1806_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292137,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_267_fu_1806(13),
      R => '0'
    );
\tmp_V_267_fu_1806_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292137,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_267_fu_1806(14),
      R => '0'
    );
\tmp_V_267_fu_1806_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292137,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_267_fu_1806(15),
      R => '0'
    );
\tmp_V_267_fu_1806_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292137,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_267_fu_1806(1),
      R => '0'
    );
\tmp_V_267_fu_1806_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292137,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_267_fu_1806(2),
      R => '0'
    );
\tmp_V_267_fu_1806_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292137,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_267_fu_1806(3),
      R => '0'
    );
\tmp_V_267_fu_1806_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292137,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_267_fu_1806(4),
      R => '0'
    );
\tmp_V_267_fu_1806_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292137,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_267_fu_1806(5),
      R => '0'
    );
\tmp_V_267_fu_1806_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292137,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_267_fu_1806(6),
      R => '0'
    );
\tmp_V_267_fu_1806_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292137,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_267_fu_1806(7),
      R => '0'
    );
\tmp_V_267_fu_1806_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292137,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_267_fu_1806(8),
      R => '0'
    );
\tmp_V_267_fu_1806_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292137,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_267_fu_1806(9),
      R => '0'
    );
\tmp_V_268_fu_1810[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => \tmp_V_265_fu_1798[15]_i_2_n_1\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292138
    );
\tmp_V_268_fu_1810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292138,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_268_fu_1810(0),
      R => '0'
    );
\tmp_V_268_fu_1810_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292138,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_268_fu_1810(10),
      R => '0'
    );
\tmp_V_268_fu_1810_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292138,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_268_fu_1810(11),
      R => '0'
    );
\tmp_V_268_fu_1810_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292138,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_268_fu_1810(12),
      R => '0'
    );
\tmp_V_268_fu_1810_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292138,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_268_fu_1810(13),
      R => '0'
    );
\tmp_V_268_fu_1810_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292138,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_268_fu_1810(14),
      R => '0'
    );
\tmp_V_268_fu_1810_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292138,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_268_fu_1810(15),
      R => '0'
    );
\tmp_V_268_fu_1810_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292138,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_268_fu_1810(1),
      R => '0'
    );
\tmp_V_268_fu_1810_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292138,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_268_fu_1810(2),
      R => '0'
    );
\tmp_V_268_fu_1810_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292138,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_268_fu_1810(3),
      R => '0'
    );
\tmp_V_268_fu_1810_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292138,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_268_fu_1810(4),
      R => '0'
    );
\tmp_V_268_fu_1810_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292138,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_268_fu_1810(5),
      R => '0'
    );
\tmp_V_268_fu_1810_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292138,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_268_fu_1810(6),
      R => '0'
    );
\tmp_V_268_fu_1810_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292138,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_268_fu_1810(7),
      R => '0'
    );
\tmp_V_268_fu_1810_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292138,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_268_fu_1810(8),
      R => '0'
    );
\tmp_V_268_fu_1810_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292138,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_268_fu_1810(9),
      R => '0'
    );
\tmp_V_269_fu_1814[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I3 => \tmp_V_269_fu_1814[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292139
    );
\tmp_V_269_fu_1814[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => \tmp_V_fu_742[15]_i_4_n_1\,
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(6),
      I4 => sf_1_fu_738_reg(7),
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_269_fu_1814[15]_i_2_n_1\
    );
\tmp_V_269_fu_1814_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292139,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_269_fu_1814(0),
      R => '0'
    );
\tmp_V_269_fu_1814_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292139,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_269_fu_1814(10),
      R => '0'
    );
\tmp_V_269_fu_1814_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292139,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_269_fu_1814(11),
      R => '0'
    );
\tmp_V_269_fu_1814_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292139,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_269_fu_1814(12),
      R => '0'
    );
\tmp_V_269_fu_1814_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292139,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_269_fu_1814(13),
      R => '0'
    );
\tmp_V_269_fu_1814_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292139,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_269_fu_1814(14),
      R => '0'
    );
\tmp_V_269_fu_1814_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292139,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_269_fu_1814(15),
      R => '0'
    );
\tmp_V_269_fu_1814_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292139,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_269_fu_1814(1),
      R => '0'
    );
\tmp_V_269_fu_1814_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292139,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_269_fu_1814(2),
      R => '0'
    );
\tmp_V_269_fu_1814_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292139,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_269_fu_1814(3),
      R => '0'
    );
\tmp_V_269_fu_1814_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292139,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_269_fu_1814(4),
      R => '0'
    );
\tmp_V_269_fu_1814_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292139,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_269_fu_1814(5),
      R => '0'
    );
\tmp_V_269_fu_1814_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292139,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_269_fu_1814(6),
      R => '0'
    );
\tmp_V_269_fu_1814_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292139,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_269_fu_1814(7),
      R => '0'
    );
\tmp_V_269_fu_1814_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292139,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_269_fu_1814(8),
      R => '0'
    );
\tmp_V_269_fu_1814_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292139,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_269_fu_1814(9),
      R => '0'
    );
\tmp_V_26_fu_842[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_25_fu_838[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292184183_out
    );
\tmp_V_26_fu_842_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292184183_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_26_fu_842(0),
      R => '0'
    );
\tmp_V_26_fu_842_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292184183_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_26_fu_842(10),
      R => '0'
    );
\tmp_V_26_fu_842_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292184183_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_26_fu_842(11),
      R => '0'
    );
\tmp_V_26_fu_842_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292184183_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_26_fu_842(12),
      R => '0'
    );
\tmp_V_26_fu_842_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292184183_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_26_fu_842(13),
      R => '0'
    );
\tmp_V_26_fu_842_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292184183_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_26_fu_842(14),
      R => '0'
    );
\tmp_V_26_fu_842_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292184183_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_26_fu_842(15),
      R => '0'
    );
\tmp_V_26_fu_842_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292184183_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_26_fu_842(1),
      R => '0'
    );
\tmp_V_26_fu_842_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292184183_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_26_fu_842(2),
      R => '0'
    );
\tmp_V_26_fu_842_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292184183_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_26_fu_842(3),
      R => '0'
    );
\tmp_V_26_fu_842_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292184183_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_26_fu_842(4),
      R => '0'
    );
\tmp_V_26_fu_842_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292184183_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_26_fu_842(5),
      R => '0'
    );
\tmp_V_26_fu_842_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292184183_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_26_fu_842(6),
      R => '0'
    );
\tmp_V_26_fu_842_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292184183_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_26_fu_842(7),
      R => '0'
    );
\tmp_V_26_fu_842_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292184183_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_26_fu_842(8),
      R => '0'
    );
\tmp_V_26_fu_842_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292184183_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_26_fu_842(9),
      R => '0'
    );
\tmp_V_270_fu_1818[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_269_fu_1814[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292140
    );
\tmp_V_270_fu_1818_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292140,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_270_fu_1818(0),
      R => '0'
    );
\tmp_V_270_fu_1818_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292140,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_270_fu_1818(10),
      R => '0'
    );
\tmp_V_270_fu_1818_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292140,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_270_fu_1818(11),
      R => '0'
    );
\tmp_V_270_fu_1818_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292140,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_270_fu_1818(12),
      R => '0'
    );
\tmp_V_270_fu_1818_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292140,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_270_fu_1818(13),
      R => '0'
    );
\tmp_V_270_fu_1818_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292140,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_270_fu_1818(14),
      R => '0'
    );
\tmp_V_270_fu_1818_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292140,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_270_fu_1818(15),
      R => '0'
    );
\tmp_V_270_fu_1818_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292140,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_270_fu_1818(1),
      R => '0'
    );
\tmp_V_270_fu_1818_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292140,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_270_fu_1818(2),
      R => '0'
    );
\tmp_V_270_fu_1818_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292140,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_270_fu_1818(3),
      R => '0'
    );
\tmp_V_270_fu_1818_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292140,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_270_fu_1818(4),
      R => '0'
    );
\tmp_V_270_fu_1818_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292140,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_270_fu_1818(5),
      R => '0'
    );
\tmp_V_270_fu_1818_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292140,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_270_fu_1818(6),
      R => '0'
    );
\tmp_V_270_fu_1818_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292140,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_270_fu_1818(7),
      R => '0'
    );
\tmp_V_270_fu_1818_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292140,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_270_fu_1818(8),
      R => '0'
    );
\tmp_V_270_fu_1818_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292140,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_270_fu_1818(9),
      R => '0'
    );
\tmp_V_271_fu_1822[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_269_fu_1814[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292141
    );
\tmp_V_271_fu_1822_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292141,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_271_fu_1822(0),
      R => '0'
    );
\tmp_V_271_fu_1822_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292141,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_271_fu_1822(10),
      R => '0'
    );
\tmp_V_271_fu_1822_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292141,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_271_fu_1822(11),
      R => '0'
    );
\tmp_V_271_fu_1822_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292141,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_271_fu_1822(12),
      R => '0'
    );
\tmp_V_271_fu_1822_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292141,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_271_fu_1822(13),
      R => '0'
    );
\tmp_V_271_fu_1822_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292141,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_271_fu_1822(14),
      R => '0'
    );
\tmp_V_271_fu_1822_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292141,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_271_fu_1822(15),
      R => '0'
    );
\tmp_V_271_fu_1822_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292141,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_271_fu_1822(1),
      R => '0'
    );
\tmp_V_271_fu_1822_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292141,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_271_fu_1822(2),
      R => '0'
    );
\tmp_V_271_fu_1822_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292141,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_271_fu_1822(3),
      R => '0'
    );
\tmp_V_271_fu_1822_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292141,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_271_fu_1822(4),
      R => '0'
    );
\tmp_V_271_fu_1822_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292141,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_271_fu_1822(5),
      R => '0'
    );
\tmp_V_271_fu_1822_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292141,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_271_fu_1822(6),
      R => '0'
    );
\tmp_V_271_fu_1822_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292141,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_271_fu_1822(7),
      R => '0'
    );
\tmp_V_271_fu_1822_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292141,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_271_fu_1822(8),
      R => '0'
    );
\tmp_V_271_fu_1822_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292141,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_271_fu_1822(9),
      R => '0'
    );
\tmp_V_272_fu_1826[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_269_fu_1814[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292142
    );
\tmp_V_272_fu_1826_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292142,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_272_fu_1826(0),
      R => '0'
    );
\tmp_V_272_fu_1826_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292142,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_272_fu_1826(10),
      R => '0'
    );
\tmp_V_272_fu_1826_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292142,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_272_fu_1826(11),
      R => '0'
    );
\tmp_V_272_fu_1826_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292142,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_272_fu_1826(12),
      R => '0'
    );
\tmp_V_272_fu_1826_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292142,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_272_fu_1826(13),
      R => '0'
    );
\tmp_V_272_fu_1826_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292142,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_272_fu_1826(14),
      R => '0'
    );
\tmp_V_272_fu_1826_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292142,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_272_fu_1826(15),
      R => '0'
    );
\tmp_V_272_fu_1826_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292142,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_272_fu_1826(1),
      R => '0'
    );
\tmp_V_272_fu_1826_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292142,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_272_fu_1826(2),
      R => '0'
    );
\tmp_V_272_fu_1826_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292142,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_272_fu_1826(3),
      R => '0'
    );
\tmp_V_272_fu_1826_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292142,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_272_fu_1826(4),
      R => '0'
    );
\tmp_V_272_fu_1826_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292142,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_272_fu_1826(5),
      R => '0'
    );
\tmp_V_272_fu_1826_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292142,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_272_fu_1826(6),
      R => '0'
    );
\tmp_V_272_fu_1826_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292142,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_272_fu_1826(7),
      R => '0'
    );
\tmp_V_272_fu_1826_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292142,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_272_fu_1826(8),
      R => '0'
    );
\tmp_V_272_fu_1826_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292142,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_272_fu_1826(9),
      R => '0'
    );
\tmp_V_273_fu_1830[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I3 => \tmp_V_273_fu_1830[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292143
    );
\tmp_V_273_fu_1830[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(7),
      I1 => sf_1_fu_738_reg(6),
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(5),
      I4 => sf_1_fu_738_reg(4),
      I5 => \tmp_V_177_fu_1446[15]_i_3_n_1\,
      O => \tmp_V_273_fu_1830[15]_i_2_n_1\
    );
\tmp_V_273_fu_1830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292143,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_273_fu_1830(0),
      R => '0'
    );
\tmp_V_273_fu_1830_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292143,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_273_fu_1830(10),
      R => '0'
    );
\tmp_V_273_fu_1830_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292143,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_273_fu_1830(11),
      R => '0'
    );
\tmp_V_273_fu_1830_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292143,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_273_fu_1830(12),
      R => '0'
    );
\tmp_V_273_fu_1830_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292143,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_273_fu_1830(13),
      R => '0'
    );
\tmp_V_273_fu_1830_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292143,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_273_fu_1830(14),
      R => '0'
    );
\tmp_V_273_fu_1830_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292143,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_273_fu_1830(15),
      R => '0'
    );
\tmp_V_273_fu_1830_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292143,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_273_fu_1830(1),
      R => '0'
    );
\tmp_V_273_fu_1830_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292143,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_273_fu_1830(2),
      R => '0'
    );
\tmp_V_273_fu_1830_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292143,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_273_fu_1830(3),
      R => '0'
    );
\tmp_V_273_fu_1830_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292143,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_273_fu_1830(4),
      R => '0'
    );
\tmp_V_273_fu_1830_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292143,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_273_fu_1830(5),
      R => '0'
    );
\tmp_V_273_fu_1830_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292143,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_273_fu_1830(6),
      R => '0'
    );
\tmp_V_273_fu_1830_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292143,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_273_fu_1830(7),
      R => '0'
    );
\tmp_V_273_fu_1830_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292143,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_273_fu_1830(8),
      R => '0'
    );
\tmp_V_273_fu_1830_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292143,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_273_fu_1830(9),
      R => '0'
    );
\tmp_V_274_fu_1834[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_273_fu_1830[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292144
    );
\tmp_V_274_fu_1834_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292144,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_274_fu_1834(0),
      R => '0'
    );
\tmp_V_274_fu_1834_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292144,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_274_fu_1834(10),
      R => '0'
    );
\tmp_V_274_fu_1834_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292144,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_274_fu_1834(11),
      R => '0'
    );
\tmp_V_274_fu_1834_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292144,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_274_fu_1834(12),
      R => '0'
    );
\tmp_V_274_fu_1834_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292144,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_274_fu_1834(13),
      R => '0'
    );
\tmp_V_274_fu_1834_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292144,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_274_fu_1834(14),
      R => '0'
    );
\tmp_V_274_fu_1834_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292144,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_274_fu_1834(15),
      R => '0'
    );
\tmp_V_274_fu_1834_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292144,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_274_fu_1834(1),
      R => '0'
    );
\tmp_V_274_fu_1834_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292144,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_274_fu_1834(2),
      R => '0'
    );
\tmp_V_274_fu_1834_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292144,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_274_fu_1834(3),
      R => '0'
    );
\tmp_V_274_fu_1834_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292144,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_274_fu_1834(4),
      R => '0'
    );
\tmp_V_274_fu_1834_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292144,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_274_fu_1834(5),
      R => '0'
    );
\tmp_V_274_fu_1834_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292144,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_274_fu_1834(6),
      R => '0'
    );
\tmp_V_274_fu_1834_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292144,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_274_fu_1834(7),
      R => '0'
    );
\tmp_V_274_fu_1834_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292144,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_274_fu_1834(8),
      R => '0'
    );
\tmp_V_274_fu_1834_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292144,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_274_fu_1834(9),
      R => '0'
    );
\tmp_V_275_fu_1838[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_273_fu_1830[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292145
    );
\tmp_V_275_fu_1838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292145,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_275_fu_1838(0),
      R => '0'
    );
\tmp_V_275_fu_1838_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292145,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_275_fu_1838(10),
      R => '0'
    );
\tmp_V_275_fu_1838_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292145,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_275_fu_1838(11),
      R => '0'
    );
\tmp_V_275_fu_1838_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292145,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_275_fu_1838(12),
      R => '0'
    );
\tmp_V_275_fu_1838_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292145,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_275_fu_1838(13),
      R => '0'
    );
\tmp_V_275_fu_1838_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292145,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_275_fu_1838(14),
      R => '0'
    );
\tmp_V_275_fu_1838_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292145,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_275_fu_1838(15),
      R => '0'
    );
\tmp_V_275_fu_1838_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292145,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_275_fu_1838(1),
      R => '0'
    );
\tmp_V_275_fu_1838_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292145,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_275_fu_1838(2),
      R => '0'
    );
\tmp_V_275_fu_1838_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292145,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_275_fu_1838(3),
      R => '0'
    );
\tmp_V_275_fu_1838_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292145,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_275_fu_1838(4),
      R => '0'
    );
\tmp_V_275_fu_1838_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292145,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_275_fu_1838(5),
      R => '0'
    );
\tmp_V_275_fu_1838_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292145,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_275_fu_1838(6),
      R => '0'
    );
\tmp_V_275_fu_1838_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292145,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_275_fu_1838(7),
      R => '0'
    );
\tmp_V_275_fu_1838_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292145,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_275_fu_1838(8),
      R => '0'
    );
\tmp_V_275_fu_1838_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292145,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_275_fu_1838(9),
      R => '0'
    );
\tmp_V_276_fu_1842[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_273_fu_1830[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292146
    );
\tmp_V_276_fu_1842_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292146,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_276_fu_1842(0),
      R => '0'
    );
\tmp_V_276_fu_1842_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292146,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_276_fu_1842(10),
      R => '0'
    );
\tmp_V_276_fu_1842_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292146,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_276_fu_1842(11),
      R => '0'
    );
\tmp_V_276_fu_1842_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292146,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_276_fu_1842(12),
      R => '0'
    );
\tmp_V_276_fu_1842_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292146,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_276_fu_1842(13),
      R => '0'
    );
\tmp_V_276_fu_1842_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292146,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_276_fu_1842(14),
      R => '0'
    );
\tmp_V_276_fu_1842_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292146,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_276_fu_1842(15),
      R => '0'
    );
\tmp_V_276_fu_1842_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292146,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_276_fu_1842(1),
      R => '0'
    );
\tmp_V_276_fu_1842_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292146,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_276_fu_1842(2),
      R => '0'
    );
\tmp_V_276_fu_1842_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292146,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_276_fu_1842(3),
      R => '0'
    );
\tmp_V_276_fu_1842_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292146,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_276_fu_1842(4),
      R => '0'
    );
\tmp_V_276_fu_1842_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292146,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_276_fu_1842(5),
      R => '0'
    );
\tmp_V_276_fu_1842_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292146,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_276_fu_1842(6),
      R => '0'
    );
\tmp_V_276_fu_1842_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292146,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_276_fu_1842(7),
      R => '0'
    );
\tmp_V_276_fu_1842_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292146,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_276_fu_1842(8),
      R => '0'
    );
\tmp_V_276_fu_1842_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292146,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_276_fu_1842(9),
      R => '0'
    );
\tmp_V_277_fu_1846[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I3 => \tmp_V_277_fu_1846[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292147
    );
\tmp_V_277_fu_1846[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \tmp_V_133_fu_1270[15]_i_3_n_1\,
      I1 => sf_1_fu_738_reg(7),
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(8),
      I4 => sf_1_fu_738_reg(5),
      I5 => sf_1_fu_738_reg(4),
      O => \tmp_V_277_fu_1846[15]_i_2_n_1\
    );
\tmp_V_277_fu_1846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292147,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_277_fu_1846(0),
      R => '0'
    );
\tmp_V_277_fu_1846_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292147,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_277_fu_1846(10),
      R => '0'
    );
\tmp_V_277_fu_1846_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292147,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_277_fu_1846(11),
      R => '0'
    );
\tmp_V_277_fu_1846_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292147,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_277_fu_1846(12),
      R => '0'
    );
\tmp_V_277_fu_1846_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292147,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_277_fu_1846(13),
      R => '0'
    );
\tmp_V_277_fu_1846_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292147,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_277_fu_1846(14),
      R => '0'
    );
\tmp_V_277_fu_1846_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292147,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_277_fu_1846(15),
      R => '0'
    );
\tmp_V_277_fu_1846_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292147,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_277_fu_1846(1),
      R => '0'
    );
\tmp_V_277_fu_1846_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292147,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_277_fu_1846(2),
      R => '0'
    );
\tmp_V_277_fu_1846_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292147,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_277_fu_1846(3),
      R => '0'
    );
\tmp_V_277_fu_1846_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292147,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_277_fu_1846(4),
      R => '0'
    );
\tmp_V_277_fu_1846_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292147,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_277_fu_1846(5),
      R => '0'
    );
\tmp_V_277_fu_1846_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292147,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_277_fu_1846(6),
      R => '0'
    );
\tmp_V_277_fu_1846_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292147,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_277_fu_1846(7),
      R => '0'
    );
\tmp_V_277_fu_1846_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292147,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_277_fu_1846(8),
      R => '0'
    );
\tmp_V_277_fu_1846_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292147,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_277_fu_1846(9),
      R => '0'
    );
\tmp_V_278_fu_1850[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => \tmp_V_277_fu_1846[15]_i_2_n_1\,
      I2 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I3 => sf_1_fu_738_reg(1),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292148
    );
\tmp_V_278_fu_1850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292148,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_278_fu_1850(0),
      R => '0'
    );
\tmp_V_278_fu_1850_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292148,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_278_fu_1850(10),
      R => '0'
    );
\tmp_V_278_fu_1850_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292148,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_278_fu_1850(11),
      R => '0'
    );
\tmp_V_278_fu_1850_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292148,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_278_fu_1850(12),
      R => '0'
    );
\tmp_V_278_fu_1850_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292148,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_278_fu_1850(13),
      R => '0'
    );
\tmp_V_278_fu_1850_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292148,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_278_fu_1850(14),
      R => '0'
    );
\tmp_V_278_fu_1850_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292148,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_278_fu_1850(15),
      R => '0'
    );
\tmp_V_278_fu_1850_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292148,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_278_fu_1850(1),
      R => '0'
    );
\tmp_V_278_fu_1850_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292148,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_278_fu_1850(2),
      R => '0'
    );
\tmp_V_278_fu_1850_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292148,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_278_fu_1850(3),
      R => '0'
    );
\tmp_V_278_fu_1850_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292148,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_278_fu_1850(4),
      R => '0'
    );
\tmp_V_278_fu_1850_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292148,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_278_fu_1850(5),
      R => '0'
    );
\tmp_V_278_fu_1850_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292148,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_278_fu_1850(6),
      R => '0'
    );
\tmp_V_278_fu_1850_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292148,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_278_fu_1850(7),
      R => '0'
    );
\tmp_V_278_fu_1850_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292148,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_278_fu_1850(8),
      R => '0'
    );
\tmp_V_278_fu_1850_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292148,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_278_fu_1850(9),
      R => '0'
    );
\tmp_V_279_fu_1854[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_277_fu_1846[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292149
    );
\tmp_V_279_fu_1854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292149,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_279_fu_1854(0),
      R => '0'
    );
\tmp_V_279_fu_1854_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292149,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_279_fu_1854(10),
      R => '0'
    );
\tmp_V_279_fu_1854_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292149,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_279_fu_1854(11),
      R => '0'
    );
\tmp_V_279_fu_1854_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292149,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_279_fu_1854(12),
      R => '0'
    );
\tmp_V_279_fu_1854_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292149,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_279_fu_1854(13),
      R => '0'
    );
\tmp_V_279_fu_1854_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292149,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_279_fu_1854(14),
      R => '0'
    );
\tmp_V_279_fu_1854_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292149,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_279_fu_1854(15),
      R => '0'
    );
\tmp_V_279_fu_1854_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292149,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_279_fu_1854(1),
      R => '0'
    );
\tmp_V_279_fu_1854_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292149,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_279_fu_1854(2),
      R => '0'
    );
\tmp_V_279_fu_1854_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292149,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_279_fu_1854(3),
      R => '0'
    );
\tmp_V_279_fu_1854_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292149,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_279_fu_1854(4),
      R => '0'
    );
\tmp_V_279_fu_1854_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292149,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_279_fu_1854(5),
      R => '0'
    );
\tmp_V_279_fu_1854_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292149,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_279_fu_1854(6),
      R => '0'
    );
\tmp_V_279_fu_1854_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292149,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_279_fu_1854(7),
      R => '0'
    );
\tmp_V_279_fu_1854_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292149,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_279_fu_1854(8),
      R => '0'
    );
\tmp_V_279_fu_1854_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292149,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_279_fu_1854(9),
      R => '0'
    );
\tmp_V_27_fu_846[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_25_fu_838[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292185184_out
    );
\tmp_V_27_fu_846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292185184_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_27_fu_846(0),
      R => '0'
    );
\tmp_V_27_fu_846_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292185184_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_27_fu_846(10),
      R => '0'
    );
\tmp_V_27_fu_846_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292185184_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_27_fu_846(11),
      R => '0'
    );
\tmp_V_27_fu_846_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292185184_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_27_fu_846(12),
      R => '0'
    );
\tmp_V_27_fu_846_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292185184_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_27_fu_846(13),
      R => '0'
    );
\tmp_V_27_fu_846_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292185184_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_27_fu_846(14),
      R => '0'
    );
\tmp_V_27_fu_846_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292185184_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_27_fu_846(15),
      R => '0'
    );
\tmp_V_27_fu_846_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292185184_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_27_fu_846(1),
      R => '0'
    );
\tmp_V_27_fu_846_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292185184_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_27_fu_846(2),
      R => '0'
    );
\tmp_V_27_fu_846_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292185184_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_27_fu_846(3),
      R => '0'
    );
\tmp_V_27_fu_846_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292185184_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_27_fu_846(4),
      R => '0'
    );
\tmp_V_27_fu_846_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292185184_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_27_fu_846(5),
      R => '0'
    );
\tmp_V_27_fu_846_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292185184_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_27_fu_846(6),
      R => '0'
    );
\tmp_V_27_fu_846_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292185184_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_27_fu_846(7),
      R => '0'
    );
\tmp_V_27_fu_846_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292185184_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_27_fu_846(8),
      R => '0'
    );
\tmp_V_27_fu_846_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292185184_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_27_fu_846(9),
      R => '0'
    );
\tmp_V_280_fu_1858[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \tmp_V_277_fu_1846[15]_i_2_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292150
    );
\tmp_V_280_fu_1858_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292150,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_280_fu_1858(0),
      R => '0'
    );
\tmp_V_280_fu_1858_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292150,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_280_fu_1858(10),
      R => '0'
    );
\tmp_V_280_fu_1858_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292150,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_280_fu_1858(11),
      R => '0'
    );
\tmp_V_280_fu_1858_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292150,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_280_fu_1858(12),
      R => '0'
    );
\tmp_V_280_fu_1858_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292150,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_280_fu_1858(13),
      R => '0'
    );
\tmp_V_280_fu_1858_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292150,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_280_fu_1858(14),
      R => '0'
    );
\tmp_V_280_fu_1858_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292150,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_280_fu_1858(15),
      R => '0'
    );
\tmp_V_280_fu_1858_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292150,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_280_fu_1858(1),
      R => '0'
    );
\tmp_V_280_fu_1858_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292150,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_280_fu_1858(2),
      R => '0'
    );
\tmp_V_280_fu_1858_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292150,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_280_fu_1858(3),
      R => '0'
    );
\tmp_V_280_fu_1858_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292150,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_280_fu_1858(4),
      R => '0'
    );
\tmp_V_280_fu_1858_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292150,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_280_fu_1858(5),
      R => '0'
    );
\tmp_V_280_fu_1858_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292150,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_280_fu_1858(6),
      R => '0'
    );
\tmp_V_280_fu_1858_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292150,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_280_fu_1858(7),
      R => '0'
    );
\tmp_V_280_fu_1858_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292150,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_280_fu_1858(8),
      R => '0'
    );
\tmp_V_280_fu_1858_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292150,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_280_fu_1858(9),
      R => '0'
    );
\tmp_V_281_fu_1862[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I3 => \tmp_V_281_fu_1862[15]_i_2_n_1\,
      O => \tmp_V_281_fu_1862[15]_i_1_n_1\
    );
\tmp_V_281_fu_1862[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => \tmp_V_17_fu_806[15]_i_3_n_1\,
      I3 => sf_1_fu_738_reg(8),
      I4 => sf_1_fu_738_reg(6),
      I5 => sf_1_fu_738_reg(7),
      O => \tmp_V_281_fu_1862[15]_i_2_n_1\
    );
\tmp_V_281_fu_1862_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_281_fu_1862[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_281_fu_1862(0),
      R => '0'
    );
\tmp_V_281_fu_1862_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_281_fu_1862[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_281_fu_1862(10),
      R => '0'
    );
\tmp_V_281_fu_1862_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_281_fu_1862[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_281_fu_1862(11),
      R => '0'
    );
\tmp_V_281_fu_1862_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_281_fu_1862[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_281_fu_1862(12),
      R => '0'
    );
\tmp_V_281_fu_1862_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_281_fu_1862[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_281_fu_1862(13),
      R => '0'
    );
\tmp_V_281_fu_1862_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_281_fu_1862[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_281_fu_1862(14),
      R => '0'
    );
\tmp_V_281_fu_1862_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_281_fu_1862[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_281_fu_1862(15),
      R => '0'
    );
\tmp_V_281_fu_1862_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_281_fu_1862[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_281_fu_1862(1),
      R => '0'
    );
\tmp_V_281_fu_1862_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_281_fu_1862[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_281_fu_1862(2),
      R => '0'
    );
\tmp_V_281_fu_1862_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_281_fu_1862[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_281_fu_1862(3),
      R => '0'
    );
\tmp_V_281_fu_1862_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_281_fu_1862[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_281_fu_1862(4),
      R => '0'
    );
\tmp_V_281_fu_1862_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_281_fu_1862[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_281_fu_1862(5),
      R => '0'
    );
\tmp_V_281_fu_1862_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_281_fu_1862[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_281_fu_1862(6),
      R => '0'
    );
\tmp_V_281_fu_1862_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_281_fu_1862[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_281_fu_1862(7),
      R => '0'
    );
\tmp_V_281_fu_1862_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_281_fu_1862[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_281_fu_1862(8),
      R => '0'
    );
\tmp_V_281_fu_1862_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_281_fu_1862[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_281_fu_1862(9),
      R => '0'
    );
\tmp_V_282_fu_1866[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_281_fu_1862[15]_i_2_n_1\,
      O => \tmp_V_282_fu_1866[15]_i_1_n_1\
    );
\tmp_V_282_fu_1866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_282_fu_1866[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_282_fu_1866(0),
      R => '0'
    );
\tmp_V_282_fu_1866_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_282_fu_1866[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_282_fu_1866(10),
      R => '0'
    );
\tmp_V_282_fu_1866_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_282_fu_1866[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_282_fu_1866(11),
      R => '0'
    );
\tmp_V_282_fu_1866_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_282_fu_1866[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_282_fu_1866(12),
      R => '0'
    );
\tmp_V_282_fu_1866_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_282_fu_1866[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_282_fu_1866(13),
      R => '0'
    );
\tmp_V_282_fu_1866_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_282_fu_1866[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_282_fu_1866(14),
      R => '0'
    );
\tmp_V_282_fu_1866_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_282_fu_1866[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_282_fu_1866(15),
      R => '0'
    );
\tmp_V_282_fu_1866_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_282_fu_1866[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_282_fu_1866(1),
      R => '0'
    );
\tmp_V_282_fu_1866_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_282_fu_1866[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_282_fu_1866(2),
      R => '0'
    );
\tmp_V_282_fu_1866_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_282_fu_1866[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_282_fu_1866(3),
      R => '0'
    );
\tmp_V_282_fu_1866_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_282_fu_1866[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_282_fu_1866(4),
      R => '0'
    );
\tmp_V_282_fu_1866_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_282_fu_1866[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_282_fu_1866(5),
      R => '0'
    );
\tmp_V_282_fu_1866_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_282_fu_1866[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_282_fu_1866(6),
      R => '0'
    );
\tmp_V_282_fu_1866_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_282_fu_1866[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_282_fu_1866(7),
      R => '0'
    );
\tmp_V_282_fu_1866_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_282_fu_1866[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_282_fu_1866(8),
      R => '0'
    );
\tmp_V_282_fu_1866_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_282_fu_1866[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_282_fu_1866(9),
      R => '0'
    );
\tmp_V_283_fu_1870[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_281_fu_1862[15]_i_2_n_1\,
      O => \tmp_V_283_fu_1870[15]_i_1_n_1\
    );
\tmp_V_283_fu_1870_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_283_fu_1870[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_283_fu_1870(0),
      R => '0'
    );
\tmp_V_283_fu_1870_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_283_fu_1870[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_283_fu_1870(10),
      R => '0'
    );
\tmp_V_283_fu_1870_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_283_fu_1870[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_283_fu_1870(11),
      R => '0'
    );
\tmp_V_283_fu_1870_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_283_fu_1870[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_283_fu_1870(12),
      R => '0'
    );
\tmp_V_283_fu_1870_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_283_fu_1870[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_283_fu_1870(13),
      R => '0'
    );
\tmp_V_283_fu_1870_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_283_fu_1870[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_283_fu_1870(14),
      R => '0'
    );
\tmp_V_283_fu_1870_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_283_fu_1870[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_283_fu_1870(15),
      R => '0'
    );
\tmp_V_283_fu_1870_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_283_fu_1870[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_283_fu_1870(1),
      R => '0'
    );
\tmp_V_283_fu_1870_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_283_fu_1870[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_283_fu_1870(2),
      R => '0'
    );
\tmp_V_283_fu_1870_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_283_fu_1870[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_283_fu_1870(3),
      R => '0'
    );
\tmp_V_283_fu_1870_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_283_fu_1870[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_283_fu_1870(4),
      R => '0'
    );
\tmp_V_283_fu_1870_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_283_fu_1870[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_283_fu_1870(5),
      R => '0'
    );
\tmp_V_283_fu_1870_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_283_fu_1870[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_283_fu_1870(6),
      R => '0'
    );
\tmp_V_283_fu_1870_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_283_fu_1870[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_283_fu_1870(7),
      R => '0'
    );
\tmp_V_283_fu_1870_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_283_fu_1870[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_283_fu_1870(8),
      R => '0'
    );
\tmp_V_283_fu_1870_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_283_fu_1870[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_283_fu_1870(9),
      R => '0'
    );
\tmp_V_284_fu_1874[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I1 => \^odata_reg[32]_0\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_281_fu_1862[15]_i_2_n_1\,
      O => \tmp_V_284_fu_1874[15]_i_1_n_1\
    );
\tmp_V_284_fu_1874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_284_fu_1874[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_284_fu_1874(0),
      R => '0'
    );
\tmp_V_284_fu_1874_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_284_fu_1874[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_284_fu_1874(10),
      R => '0'
    );
\tmp_V_284_fu_1874_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_284_fu_1874[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_284_fu_1874(11),
      R => '0'
    );
\tmp_V_284_fu_1874_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_284_fu_1874[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_284_fu_1874(12),
      R => '0'
    );
\tmp_V_284_fu_1874_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_284_fu_1874[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_284_fu_1874(13),
      R => '0'
    );
\tmp_V_284_fu_1874_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_284_fu_1874[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_284_fu_1874(14),
      R => '0'
    );
\tmp_V_284_fu_1874_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_284_fu_1874[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_284_fu_1874(15),
      R => '0'
    );
\tmp_V_284_fu_1874_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_284_fu_1874[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_284_fu_1874(1),
      R => '0'
    );
\tmp_V_284_fu_1874_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_284_fu_1874[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_284_fu_1874(2),
      R => '0'
    );
\tmp_V_284_fu_1874_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_284_fu_1874[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_284_fu_1874(3),
      R => '0'
    );
\tmp_V_284_fu_1874_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_284_fu_1874[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_284_fu_1874(4),
      R => '0'
    );
\tmp_V_284_fu_1874_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_284_fu_1874[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_284_fu_1874(5),
      R => '0'
    );
\tmp_V_284_fu_1874_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_284_fu_1874[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_284_fu_1874(6),
      R => '0'
    );
\tmp_V_284_fu_1874_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_284_fu_1874[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_284_fu_1874(7),
      R => '0'
    );
\tmp_V_284_fu_1874_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_284_fu_1874[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_284_fu_1874(8),
      R => '0'
    );
\tmp_V_284_fu_1874_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_284_fu_1874[15]_i_1_n_1\,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_284_fu_1874(9),
      R => '0'
    );
\tmp_V_285_fu_1878[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I3 => \tmp_V_285_fu_1878[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292155
    );
\tmp_V_285_fu_1878[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => \tmp_V_17_fu_806[15]_i_3_n_1\,
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(6),
      I4 => sf_1_fu_738_reg(7),
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_285_fu_1878[15]_i_2_n_1\
    );
\tmp_V_285_fu_1878_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292155,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_285_fu_1878(0),
      R => '0'
    );
\tmp_V_285_fu_1878_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292155,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_285_fu_1878(10),
      R => '0'
    );
\tmp_V_285_fu_1878_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292155,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_285_fu_1878(11),
      R => '0'
    );
\tmp_V_285_fu_1878_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292155,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_285_fu_1878(12),
      R => '0'
    );
\tmp_V_285_fu_1878_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292155,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_285_fu_1878(13),
      R => '0'
    );
\tmp_V_285_fu_1878_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292155,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_285_fu_1878(14),
      R => '0'
    );
\tmp_V_285_fu_1878_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292155,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_285_fu_1878(15),
      R => '0'
    );
\tmp_V_285_fu_1878_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292155,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_285_fu_1878(1),
      R => '0'
    );
\tmp_V_285_fu_1878_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292155,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_285_fu_1878(2),
      R => '0'
    );
\tmp_V_285_fu_1878_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292155,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_285_fu_1878(3),
      R => '0'
    );
\tmp_V_285_fu_1878_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292155,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_285_fu_1878(4),
      R => '0'
    );
\tmp_V_285_fu_1878_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292155,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_285_fu_1878(5),
      R => '0'
    );
\tmp_V_285_fu_1878_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292155,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_285_fu_1878(6),
      R => '0'
    );
\tmp_V_285_fu_1878_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292155,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_285_fu_1878(7),
      R => '0'
    );
\tmp_V_285_fu_1878_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292155,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_285_fu_1878(8),
      R => '0'
    );
\tmp_V_285_fu_1878_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292155,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_285_fu_1878(9),
      R => '0'
    );
\tmp_V_286_fu_1882[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_285_fu_1878[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292156
    );
\tmp_V_286_fu_1882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292156,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_286_fu_1882(0),
      R => '0'
    );
\tmp_V_286_fu_1882_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292156,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_286_fu_1882(10),
      R => '0'
    );
\tmp_V_286_fu_1882_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292156,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_286_fu_1882(11),
      R => '0'
    );
\tmp_V_286_fu_1882_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292156,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_286_fu_1882(12),
      R => '0'
    );
\tmp_V_286_fu_1882_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292156,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_286_fu_1882(13),
      R => '0'
    );
\tmp_V_286_fu_1882_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292156,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_286_fu_1882(14),
      R => '0'
    );
\tmp_V_286_fu_1882_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292156,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_286_fu_1882(15),
      R => '0'
    );
\tmp_V_286_fu_1882_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292156,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_286_fu_1882(1),
      R => '0'
    );
\tmp_V_286_fu_1882_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292156,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_286_fu_1882(2),
      R => '0'
    );
\tmp_V_286_fu_1882_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292156,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_286_fu_1882(3),
      R => '0'
    );
\tmp_V_286_fu_1882_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292156,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_286_fu_1882(4),
      R => '0'
    );
\tmp_V_286_fu_1882_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292156,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_286_fu_1882(5),
      R => '0'
    );
\tmp_V_286_fu_1882_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292156,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_286_fu_1882(6),
      R => '0'
    );
\tmp_V_286_fu_1882_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292156,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_286_fu_1882(7),
      R => '0'
    );
\tmp_V_286_fu_1882_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292156,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_286_fu_1882(8),
      R => '0'
    );
\tmp_V_286_fu_1882_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292156,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_286_fu_1882(9),
      R => '0'
    );
\tmp_V_287_fu_1886[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__14_n_1\,
      I2 => \^odata_reg[32]_0\,
      I3 => \tmp_V_285_fu_1878[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292157
    );
\tmp_V_287_fu_1886_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292157,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_287_fu_1886(0),
      R => '0'
    );
\tmp_V_287_fu_1886_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292157,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_287_fu_1886(10),
      R => '0'
    );
\tmp_V_287_fu_1886_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292157,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_287_fu_1886(11),
      R => '0'
    );
\tmp_V_287_fu_1886_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292157,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_287_fu_1886(12),
      R => '0'
    );
\tmp_V_287_fu_1886_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292157,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_287_fu_1886(13),
      R => '0'
    );
\tmp_V_287_fu_1886_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292157,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_287_fu_1886(14),
      R => '0'
    );
\tmp_V_287_fu_1886_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292157,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_287_fu_1886(15),
      R => '0'
    );
\tmp_V_287_fu_1886_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292157,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_287_fu_1886(1),
      R => '0'
    );
\tmp_V_287_fu_1886_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292157,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_287_fu_1886(2),
      R => '0'
    );
\tmp_V_287_fu_1886_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292157,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_287_fu_1886(3),
      R => '0'
    );
\tmp_V_287_fu_1886_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292157,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_287_fu_1886(4),
      R => '0'
    );
\tmp_V_287_fu_1886_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292157,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_287_fu_1886(5),
      R => '0'
    );
\tmp_V_287_fu_1886_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292157,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_287_fu_1886(6),
      R => '0'
    );
\tmp_V_287_fu_1886_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292157,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_287_fu_1886(7),
      R => '0'
    );
\tmp_V_287_fu_1886_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292157,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_287_fu_1886(8),
      R => '0'
    );
\tmp_V_287_fu_1886_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292157,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_287_fu_1886(9),
      R => '0'
    );
\tmp_V_288_fu_1890[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^grp_matrix_vector_activa_fu_84_weight_v_v_tready\,
      I1 => \tmp_V_288_fu_1890[15]_i_2_n_1\,
      I2 => \tmp_V_288_fu_1890[15]_i_3_n_1\,
      I3 => \tmp_V_288_fu_1890[15]_i_4_n_1\,
      I4 => \tmp_V_288_fu_1890[15]_i_5_n_1\,
      I5 => \tmp_V_288_fu_1890[15]_i_6_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292159
    );
\tmp_V_288_fu_1890[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AA4444"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \tmp_V_288_fu_1890[15]_i_31_n_1\,
      I2 => \tmp_V_197_fu_1526[15]_i_2_n_1\,
      I3 => \tmp_V_189_fu_1494[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_10_n_1\
    );
\tmp_V_288_fu_1890[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFBFBAA"
    )
        port map (
      I0 => \tmp_V_288_fu_1890[15]_i_32_n_1\,
      I1 => \tmp_V_97_fu_1126[15]_i_2_n_1\,
      I2 => \tmp_V_225_fu_1638[15]_i_2_n_1\,
      I3 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I4 => sf_1_fu_738_reg(1),
      I5 => \tmp_V_288_fu_1890[15]_i_33_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_11_n_1\
    );
\tmp_V_288_fu_1890[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00F7F700"
    )
        port map (
      I0 => \tmp_V_53_fu_950[15]_i_2_n_1\,
      I1 => \tmp_V_133_fu_1270[15]_i_2_n_1\,
      I2 => \tmp_V_73_fu_1030[15]_i_2_n_1\,
      I3 => sf_1_fu_738_reg(1),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => \tmp_V_288_fu_1890[15]_i_34_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_12_n_1\
    );
\tmp_V_288_fu_1890[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000D555"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I1 => \tmp_V_257_fu_1766[15]_i_2_n_1\,
      I2 => \tmp_V_13_fu_790[15]_i_2_n_1\,
      I3 => \tmp_V_288_fu_1890[15]_i_35_n_1\,
      I4 => \tmp_V_201_fu_1542[15]_i_2_n_1\,
      I5 => \tmp_V_281_fu_1862[15]_i_2_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_13_n_1\
    );
\tmp_V_288_fu_1890[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \tmp_V_173_fu_1430[15]_i_2_n_1\,
      I1 => \tmp_V_229_fu_1654[15]_i_2_n_1\,
      I2 => \tmp_V_77_fu_1046[15]_i_2_n_1\,
      I3 => \tmp_V_288_fu_1890[15]_i_36_n_1\,
      I4 => \tmp_V_41_fu_902[15]_i_2_n_1\,
      I5 => \tmp_V_288_fu_1890[15]_i_37_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_14_n_1\
    );
\tmp_V_288_fu_1890[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBAFBFAF"
    )
        port map (
      I0 => \tmp_V_288_fu_1890[15]_i_38_n_1\,
      I1 => \tmp_V_25_fu_838[15]_i_2_n_1\,
      I2 => \tmp_V_9_fu_774[15]_i_2_n_1\,
      I3 => sf_1_fu_738_reg(1),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => \tmp_V_288_fu_1890[15]_i_39_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_15_n_1\
    );
\tmp_V_288_fu_1890[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F077FF7700770F"
    )
        port map (
      I0 => \tmp_V_113_fu_1190[15]_i_2_n_1\,
      I1 => \tmp_V_65_fu_998[15]_i_3_n_1\,
      I2 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I3 => sf_1_fu_738_reg(1),
      I4 => \tmp_V_229_fu_1654[15]_i_2_n_1\,
      I5 => \tmp_V_129_fu_1254[15]_i_3_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_16_n_1\
    );
\tmp_V_288_fu_1890[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000055FF0000FF"
    )
        port map (
      I0 => \tmp_V_285_fu_1878[15]_i_2_n_1\,
      I1 => sf_1_fu_738_reg(2),
      I2 => \tmp_V_40_fu_898[15]_i_2_n_1\,
      I3 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I4 => sf_1_fu_738_reg(1),
      I5 => \tmp_V_265_fu_1798[15]_i_2_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_17_n_1\
    );
\tmp_V_288_fu_1890[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"535F505FF3FF505F"
    )
        port map (
      I0 => \tmp_V_81_fu_1062[15]_i_2_n_1\,
      I1 => \tmp_V_261_fu_1782[15]_i_2_n_1\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_213_fu_1590[15]_i_2_n_1\,
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => \tmp_V_9_fu_774[15]_i_2_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_18_n_1\
    );
\tmp_V_288_fu_1890[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FF57FFFFFF57FF"
    )
        port map (
      I0 => \tmp_V_33_fu_870[15]_i_2_n_1\,
      I1 => \tmp_V_121_fu_1222[15]_i_2_n_1\,
      I2 => \tmp_V_288_fu_1890[15]_i_40_n_1\,
      I3 => \tmp_V_233_fu_1670[15]_i_2_n_1\,
      I4 => \icmp_ln271_reg_8926[0]_i_6_n_1\,
      I5 => \tmp_V_288_fu_1890[15]_i_41_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_19_n_1\
    );
\tmp_V_288_fu_1890[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD01FDFD"
    )
        port map (
      I0 => \tmp_V_288_fu_1890[15]_i_7_n_1\,
      I1 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_288_fu_1890[15]_i_8_n_1\,
      I4 => \tmp_V_288_fu_1890[15]_i_9_n_1\,
      I5 => \tmp_V_288_fu_1890[15]_i_10_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_2_n_1\
    );
\tmp_V_288_fu_1890[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBBBF"
    )
        port map (
      I0 => \tmp_V_288_fu_1890[15]_i_42_n_1\,
      I1 => \tmp_V_245_fu_1718[15]_i_2_n_1\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_288_fu_1890[15]_i_43_n_1\,
      I4 => \tmp_V_288_fu_1890[15]_i_44_n_1\,
      I5 => \tmp_V_288_fu_1890[15]_i_45_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_20_n_1\
    );
\tmp_V_288_fu_1890[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABAAABABABA"
    )
        port map (
      I0 => \tmp_V_288_fu_1890[15]_i_46_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I3 => \tmp_V_269_fu_1814[15]_i_2_n_1\,
      I4 => \tmp_V_93_fu_1110[15]_i_2_n_1\,
      I5 => \tmp_V_125_fu_1238[15]_i_2_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_21_n_1\
    );
\tmp_V_288_fu_1890[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEAEAABEBEBEB"
    )
        port map (
      I0 => \tmp_V_288_fu_1890[15]_i_47_n_1\,
      I1 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_261_fu_1782[15]_i_2_n_1\,
      I4 => \tmp_V_85_fu_1078[15]_i_2_n_1\,
      I5 => \tmp_V_37_fu_886[15]_i_2_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_22_n_1\
    );
\tmp_V_288_fu_1890[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030003C000C5575"
    )
        port map (
      I0 => \tmp_V_261_fu_1782[15]_i_2_n_1\,
      I1 => sf_1_fu_738_reg(2),
      I2 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I3 => \tmp_V_288_fu_1890[15]_i_48_n_1\,
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => sf_1_fu_738_reg(1),
      O => \tmp_V_288_fu_1890[15]_i_23_n_1\
    );
\tmp_V_288_fu_1890[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004500"
    )
        port map (
      I0 => \tmp_V_61_fu_982[15]_i_2_n_1\,
      I1 => \tmp_V_257_fu_1766[15]_i_2_n_1\,
      I2 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I3 => \tmp_V_237_fu_1686[15]_i_2_n_1\,
      I4 => \tmp_V_288_fu_1890[15]_i_49_n_1\,
      I5 => \tmp_V_288_fu_1890[15]_i_50_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_24_n_1\
    );
\tmp_V_288_fu_1890[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555105555555555"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \tmp_V_285_fu_1878[15]_i_2_n_1\,
      I2 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I3 => \tmp_V_181_fu_1462[15]_i_2_n_1\,
      I4 => \tmp_V_288_fu_1890[15]_i_51_n_1\,
      I5 => \tmp_V_237_fu_1686[15]_i_2_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_25_n_1\
    );
\tmp_V_288_fu_1890[15]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \tmp_V_257_fu_1766[15]_i_2_n_1\,
      I1 => \tmp_V_285_fu_1878[15]_i_2_n_1\,
      I2 => \tmp_V_21_fu_822[15]_i_2_n_1\,
      I3 => \tmp_V_69_fu_1014[15]_i_2_n_1\,
      I4 => \tmp_V_265_fu_1798[15]_i_2_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_26_n_1\
    );
\tmp_V_288_fu_1890[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0FFFFFFF4"
    )
        port map (
      I0 => \tmp_V_113_fu_1190[15]_i_2_n_1\,
      I1 => sf_1_fu_738_reg(2),
      I2 => \tmp_V_288_fu_1890[15]_i_52_n_1\,
      I3 => \tmp_V_288_fu_1890[15]_i_53_n_1\,
      I4 => \tmp_V_61_fu_982[15]_i_2_n_1\,
      I5 => sf_1_fu_738_reg(1),
      O => \tmp_V_288_fu_1890[15]_i_27_n_1\
    );
\tmp_V_288_fu_1890[15]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => sf_1_fu_738_reg(7),
      I1 => sf_1_fu_738_reg(6),
      I2 => sf_1_fu_738_reg(8),
      O => \tmp_V_288_fu_1890[15]_i_28_n_1\
    );
\tmp_V_288_fu_1890[15]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \tmp_V_277_fu_1846[15]_i_2_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_29_n_1\
    );
\tmp_V_288_fu_1890[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEFFFEEFEEFFF"
    )
        port map (
      I0 => \tmp_V_288_fu_1890[15]_i_11_n_1\,
      I1 => \tmp_V_288_fu_1890[15]_i_12_n_1\,
      I2 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I3 => sf_1_fu_738_reg(1),
      I4 => \tmp_V_288_fu_1890[15]_i_13_n_1\,
      I5 => \tmp_V_288_fu_1890[15]_i_14_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_3_n_1\
    );
\tmp_V_288_fu_1890[15]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \tmp_V_fu_742[15]_i_3_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_30_n_1\
    );
\tmp_V_288_fu_1890[15]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFDFCFF"
    )
        port map (
      I0 => \tmp_V_fu_742[15]_i_3_n_1\,
      I1 => \tmp_V_73_fu_1030[15]_i_2_n_1\,
      I2 => \tmp_V_21_fu_822[15]_i_2_n_1\,
      I3 => sf_1_fu_738_reg(1),
      I4 => \tmp_V_277_fu_1846[15]_i_2_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_31_n_1\
    );
\tmp_V_288_fu_1890[15]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F070F0FFFF70F0"
    )
        port map (
      I0 => \tmp_V_205_fu_1558[15]_i_2_n_1\,
      I1 => \tmp_V_265_fu_1798[15]_i_2_n_1\,
      I2 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I3 => \tmp_V_69_fu_1014[15]_i_2_n_1\,
      I4 => sf_1_fu_738_reg(1),
      I5 => \tmp_V_17_fu_806[15]_i_2_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_32_n_1\
    );
\tmp_V_288_fu_1890[15]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB0000F3"
    )
        port map (
      I0 => \tmp_V_281_fu_1862[15]_i_2_n_1\,
      I1 => \tmp_V_53_fu_950[15]_i_2_n_1\,
      I2 => \tmp_V_225_fu_1638[15]_i_2_n_1\,
      I3 => sf_1_fu_738_reg(1),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_33_n_1\
    );
\tmp_V_288_fu_1890[15]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFFFFF07070707"
    )
        port map (
      I0 => \tmp_V_49_fu_934[15]_i_2_n_1\,
      I1 => \tmp_V_288_fu_1890[15]_i_54_n_1\,
      I2 => \tmp_V_288_fu_1890[15]_i_55_n_1\,
      I3 => \tmp_V_288_fu_1890[15]_i_56_n_1\,
      I4 => \tmp_V_273_fu_1830[15]_i_2_n_1\,
      I5 => sf_1_fu_738_reg(1),
      O => \tmp_V_288_fu_1890[15]_i_34_n_1\
    );
\tmp_V_288_fu_1890[15]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => sf_1_fu_738_reg(5),
      I2 => sf_1_fu_738_reg(4),
      I3 => sf_1_fu_738_reg(8),
      I4 => sf_1_fu_738_reg(7),
      I5 => sf_1_fu_738_reg(6),
      O => \tmp_V_288_fu_1890[15]_i_35_n_1\
    );
\tmp_V_288_fu_1890[15]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => sf_1_fu_738_reg(5),
      I2 => sf_1_fu_738_reg(4),
      I3 => sf_1_fu_738_reg(7),
      I4 => sf_1_fu_738_reg(6),
      I5 => sf_1_fu_738_reg(8),
      O => \tmp_V_288_fu_1890[15]_i_36_n_1\
    );
\tmp_V_288_fu_1890[15]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000040"
    )
        port map (
      I0 => \tmp_V_288_fu_1890[15]_i_28_n_1\,
      I1 => sf_1_fu_738_reg(5),
      I2 => sf_1_fu_738_reg(4),
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      O => \tmp_V_288_fu_1890[15]_i_37_n_1\
    );
\tmp_V_288_fu_1890[15]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCDDCCDFCCDFCCDF"
    )
        port map (
      I0 => \tmp_V_5_fu_758[15]_i_2_n_1\,
      I1 => \tmp_V_45_fu_918[15]_i_2_n_1\,
      I2 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I3 => sf_1_fu_738_reg(1),
      I4 => \tmp_V_77_fu_1046[15]_i_2_n_1\,
      I5 => \tmp_V_93_fu_1110[15]_i_2_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_38_n_1\
    );
\tmp_V_288_fu_1890[15]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5575757530307575"
    )
        port map (
      I0 => \tmp_V_269_fu_1814[15]_i_2_n_1\,
      I1 => \tmp_V_185_fu_1478[15]_i_2_n_1\,
      I2 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I3 => sf_1_fu_738_reg(2),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => sf_1_fu_738_reg(1),
      O => \tmp_V_288_fu_1890[15]_i_39_n_1\
    );
\tmp_V_288_fu_1890[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_V_288_fu_1890[15]_i_15_n_1\,
      I1 => \tmp_V_288_fu_1890[15]_i_16_n_1\,
      I2 => \tmp_V_288_fu_1890[15]_i_17_n_1\,
      I3 => \tmp_V_288_fu_1890[15]_i_18_n_1\,
      I4 => \tmp_V_288_fu_1890[15]_i_19_n_1\,
      I5 => \tmp_V_288_fu_1890[15]_i_20_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_4_n_1\
    );
\tmp_V_288_fu_1890[15]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I2 => sf_1_fu_738_reg(1),
      O => \tmp_V_288_fu_1890[15]_i_40_n_1\
    );
\tmp_V_288_fu_1890[15]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => sf_1_fu_738_reg(7),
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(8),
      I4 => sf_1_fu_738_reg(4),
      I5 => sf_1_fu_738_reg(5),
      O => \tmp_V_288_fu_1890[15]_i_41_n_1\
    );
\tmp_V_288_fu_1890[15]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33331111373F1F1F"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \tmp_V_145_fu_1318[15]_i_2_n_1\,
      I2 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I3 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I4 => sf_1_fu_738_reg(1),
      I5 => \tmp_V_193_fu_1510[15]_i_2_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_42_n_1\
    );
\tmp_V_288_fu_1890[15]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(5),
      I1 => sf_1_fu_738_reg(4),
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(7),
      I4 => sf_1_fu_738_reg(6),
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_43_n_1\
    );
\tmp_V_288_fu_1890[15]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF11111F11"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => \tmp_V_161_fu_1382[15]_i_2_n_1\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I4 => \tmp_V_277_fu_1846[15]_i_2_n_1\,
      I5 => \tmp_V_288_fu_1890[15]_i_57_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_44_n_1\
    );
\tmp_V_288_fu_1890[15]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEFFFFF"
    )
        port map (
      I0 => \tmp_V_288_fu_1890[15]_i_58_n_1\,
      I1 => \tmp_V_288_fu_1890[15]_i_59_n_1\,
      I2 => \tmp_V_133_fu_1270[15]_i_2_n_1\,
      I3 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I4 => \tmp_V_273_fu_1830[15]_i_2_n_1\,
      I5 => sf_1_fu_738_reg(1),
      O => \tmp_V_288_fu_1890[15]_i_45_n_1\
    );
\tmp_V_288_fu_1890[15]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030F03003070307"
    )
        port map (
      I0 => \tmp_V_288_fu_1890[15]_i_60_n_1\,
      I1 => \tmp_V_13_fu_790[15]_i_2_n_1\,
      I2 => sf_1_fu_738_reg(1),
      I3 => sf_1_fu_738_reg(2),
      I4 => \tmp_V_288_fu_1890[15]_i_61_n_1\,
      I5 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_46_n_1\
    );
\tmp_V_288_fu_1890[15]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50505757505070FF"
    )
        port map (
      I0 => \tmp_V_253_fu_1750[15]_i_2_n_1\,
      I1 => \tmp_V_288_fu_1890[15]_i_62_n_1\,
      I2 => sf_1_fu_738_reg(2),
      I3 => \tmp_V_288_fu_1890[15]_i_63_n_1\,
      I4 => sf_1_fu_738_reg(1),
      I5 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_47_n_1\
    );
\tmp_V_288_fu_1890[15]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => sf_1_fu_738_reg(4),
      I1 => sf_1_fu_738_reg(5),
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(7),
      I4 => sf_1_fu_738_reg(6),
      O => \tmp_V_288_fu_1890[15]_i_48_n_1\
    );
\tmp_V_288_fu_1890[15]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => \tmp_V_229_fu_1654[15]_i_2_n_1\,
      I1 => \tmp_V_173_fu_1430[15]_i_2_n_1\,
      I2 => \tmp_V_213_fu_1590[15]_i_2_n_1\,
      I3 => \tmp_V_181_fu_1462[15]_i_2_n_1\,
      I4 => \tmp_V_29_fu_854[15]_i_2_n_1\,
      I5 => \tmp_V_fu_742[15]_i_3_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_49_n_1\
    );
\tmp_V_288_fu_1890[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tmp_V_288_fu_1890[15]_i_21_n_1\,
      I1 => \tmp_V_288_fu_1890[15]_i_22_n_1\,
      I2 => \tmp_V_288_fu_1890[15]_i_23_n_1\,
      I3 => threshs_m_thresholds_4_U_n_4,
      O => \tmp_V_288_fu_1890[15]_i_5_n_1\
    );
\tmp_V_288_fu_1890[15]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => \tmp_V_77_fu_1046[15]_i_2_n_1\,
      I1 => \tmp_V_205_fu_1558[15]_i_2_n_1\,
      I2 => \tmp_V_129_fu_1254[15]_i_3_n_1\,
      I3 => \tmp_V_93_fu_1110[15]_i_2_n_1\,
      I4 => \tmp_V_109_fu_1174[15]_i_2_n_1\,
      I5 => \tmp_V_125_fu_1238[15]_i_2_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_50_n_1\
    );
\tmp_V_288_fu_1890[15]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \tmp_V_133_fu_1270[15]_i_3_n_1\,
      I1 => sf_1_fu_738_reg(5),
      I2 => sf_1_fu_738_reg(4),
      I3 => sf_1_fu_738_reg(6),
      I4 => sf_1_fu_738_reg(7),
      I5 => sf_1_fu_738_reg(8),
      O => \tmp_V_288_fu_1890[15]_i_51_n_1\
    );
\tmp_V_288_fu_1890[15]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00181818F8F8F8F8"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I2 => sf_1_fu_738_reg(2),
      I3 => \tmp_V_288_fu_1890[15]_i_64_n_1\,
      I4 => \tmp_V_121_fu_1222[15]_i_2_n_1\,
      I5 => \tmp_V_288_fu_1890[15]_i_65_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_52_n_1\
    );
\tmp_V_288_fu_1890[15]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => \tmp_V_145_fu_1318[15]_i_2_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_53_n_1\
    );
\tmp_V_288_fu_1890[15]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(8),
      I1 => sf_1_fu_738_reg(7),
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(5),
      I4 => sf_1_fu_738_reg(4),
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_54_n_1\
    );
\tmp_V_288_fu_1890[15]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I2 => sf_1_fu_738_reg(1),
      O => \tmp_V_288_fu_1890[15]_i_55_n_1\
    );
\tmp_V_288_fu_1890[15]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I1 => \tmp_V_261_fu_1782[15]_i_2_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_56_n_1\
    );
\tmp_V_288_fu_1890[15]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444440FF444440"
    )
        port map (
      I0 => \tmp_V_288_fu_1890[15]_i_66_n_1\,
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I3 => sf_1_fu_738_reg(1),
      I4 => sf_1_fu_738_reg(2),
      I5 => \tmp_V_288_fu_1890[15]_i_67_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_57_n_1\
    );
\tmp_V_288_fu_1890[15]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF11F1"
    )
        port map (
      I0 => \tmp_V_288_fu_1890[15]_i_65_n_1\,
      I1 => \tmp_V_288_fu_1890[15]_i_40_n_1\,
      I2 => \icmp_ln271_reg_8926[0]_i_6_n_1\,
      I3 => \tmp_V_101_fu_1142[15]_i_2_n_1\,
      I4 => \tmp_V_177_fu_1446[15]_i_2_n_1\,
      I5 => \tmp_V_288_fu_1890[15]_i_68_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_58_n_1\
    );
\tmp_V_288_fu_1890[15]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \tmp_V_288_fu_1890[15]_i_36_n_1\,
      I1 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I2 => sf_1_fu_738_reg(1),
      I3 => sf_1_fu_738_reg(2),
      I4 => \tmp_V_209_fu_1574[15]_i_2_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_59_n_1\
    );
\tmp_V_288_fu_1890[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDCCDFCC"
    )
        port map (
      I0 => \tmp_V_288_fu_1890[15]_i_24_n_1\,
      I1 => \tmp_V_288_fu_1890[15]_i_25_n_1\,
      I2 => \tmp_V_288_fu_1890[15]_i_26_n_1\,
      I3 => sf_1_fu_738_reg(1),
      I4 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I5 => \tmp_V_288_fu_1890[15]_i_27_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_6_n_1\
    );
\tmp_V_288_fu_1890[15]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFFFEEF"
    )
        port map (
      I0 => sf_1_fu_738_reg(5),
      I1 => sf_1_fu_738_reg(4),
      I2 => sf_1_fu_738_reg(7),
      I3 => sf_1_fu_738_reg(6),
      I4 => sf_1_fu_738_reg(8),
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_60_n_1\
    );
\tmp_V_288_fu_1890[15]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => sf_1_fu_738_reg(6),
      I2 => sf_1_fu_738_reg(7),
      I3 => sf_1_fu_738_reg(8),
      I4 => sf_1_fu_738_reg(4),
      I5 => sf_1_fu_738_reg(5),
      O => \tmp_V_288_fu_1890[15]_i_61_n_1\
    );
\tmp_V_288_fu_1890[15]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => sf_1_fu_738_reg(7),
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(8),
      I4 => sf_1_fu_738_reg(4),
      I5 => sf_1_fu_738_reg(5),
      O => \tmp_V_288_fu_1890[15]_i_62_n_1\
    );
\tmp_V_288_fu_1890[15]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFE"
    )
        port map (
      I0 => sf_1_fu_738_reg(6),
      I1 => sf_1_fu_738_reg(8),
      I2 => sf_1_fu_738_reg(7),
      I3 => \tmp_V_17_fu_806[15]_i_3_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_288_fu_1890[15]_i_63_n_1\
    );
\tmp_V_288_fu_1890[15]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(6),
      I1 => sf_1_fu_738_reg(8),
      I2 => sf_1_fu_738_reg(7),
      I3 => sf_1_fu_738_reg(4),
      I4 => sf_1_fu_738_reg(5),
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_64_n_1\
    );
\tmp_V_288_fu_1890[15]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(6),
      I1 => sf_1_fu_738_reg(7),
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(4),
      I4 => sf_1_fu_738_reg(5),
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_65_n_1\
    );
\tmp_V_288_fu_1890[15]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(4),
      I1 => sf_1_fu_738_reg(5),
      I2 => sf_1_fu_738_reg(7),
      I3 => sf_1_fu_738_reg(8),
      I4 => sf_1_fu_738_reg(6),
      O => \tmp_V_288_fu_1890[15]_i_66_n_1\
    );
\tmp_V_288_fu_1890[15]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => sf_1_fu_738_reg(8),
      I2 => sf_1_fu_738_reg(7),
      I3 => sf_1_fu_738_reg(6),
      I4 => sf_1_fu_738_reg(4),
      I5 => sf_1_fu_738_reg(5),
      O => \tmp_V_288_fu_1890[15]_i_67_n_1\
    );
\tmp_V_288_fu_1890[15]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => sf_1_fu_738_reg(4),
      I2 => sf_1_fu_738_reg(7),
      I3 => sf_1_fu_738_reg(8),
      I4 => sf_1_fu_738_reg(6),
      I5 => sf_1_fu_738_reg(5),
      O => \tmp_V_288_fu_1890[15]_i_68_n_1\
    );
\tmp_V_288_fu_1890[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AA88AAAAA8AAA"
    )
        port map (
      I0 => \tmp_V_57_fu_966[15]_i_2_n_1\,
      I1 => \tmp_V_288_fu_1890[15]_i_28_n_1\,
      I2 => sf_1_fu_738_reg(5),
      I3 => sf_1_fu_738_reg(4),
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_288_fu_1890[15]_i_7_n_1\
    );
\tmp_V_288_fu_1890[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF07"
    )
        port map (
      I0 => \tmp_V_85_fu_1078[15]_i_2_n_1\,
      I1 => \tmp_V_13_fu_790[15]_i_2_n_1\,
      I2 => \sf_1_fu_738_reg[0]_rep__15_n_1\,
      I3 => \tmp_V_89_fu_1094[15]_i_2_n_1\,
      I4 => \tmp_V_288_fu_1890[15]_i_29_n_1\,
      I5 => \tmp_V_288_fu_1890[15]_i_30_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_8_n_1\
    );
\tmp_V_288_fu_1890[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA82"
    )
        port map (
      I0 => \tmp_V_57_fu_966[15]_i_2_n_1\,
      I1 => sf_1_fu_738_reg(2),
      I2 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I3 => \tmp_V_101_fu_1142[15]_i_2_n_1\,
      O => \tmp_V_288_fu_1890[15]_i_9_n_1\
    );
\tmp_V_288_fu_1890_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292159,
      D => \tmp_V_287_fu_1886_reg[15]_0\(0),
      Q => tmp_V_288_fu_1890(0),
      R => '0'
    );
\tmp_V_288_fu_1890_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292159,
      D => \tmp_V_287_fu_1886_reg[15]_0\(10),
      Q => tmp_V_288_fu_1890(10),
      R => '0'
    );
\tmp_V_288_fu_1890_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292159,
      D => \tmp_V_287_fu_1886_reg[15]_0\(11),
      Q => tmp_V_288_fu_1890(11),
      R => '0'
    );
\tmp_V_288_fu_1890_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292159,
      D => \tmp_V_287_fu_1886_reg[15]_0\(12),
      Q => tmp_V_288_fu_1890(12),
      R => '0'
    );
\tmp_V_288_fu_1890_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292159,
      D => \tmp_V_287_fu_1886_reg[15]_0\(13),
      Q => tmp_V_288_fu_1890(13),
      R => '0'
    );
\tmp_V_288_fu_1890_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292159,
      D => \tmp_V_287_fu_1886_reg[15]_0\(14),
      Q => tmp_V_288_fu_1890(14),
      R => '0'
    );
\tmp_V_288_fu_1890_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292159,
      D => \tmp_V_287_fu_1886_reg[15]_0\(15),
      Q => tmp_V_288_fu_1890(15),
      R => '0'
    );
\tmp_V_288_fu_1890_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292159,
      D => \tmp_V_287_fu_1886_reg[15]_0\(1),
      Q => tmp_V_288_fu_1890(1),
      R => '0'
    );
\tmp_V_288_fu_1890_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292159,
      D => \tmp_V_287_fu_1886_reg[15]_0\(2),
      Q => tmp_V_288_fu_1890(2),
      R => '0'
    );
\tmp_V_288_fu_1890_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292159,
      D => \tmp_V_287_fu_1886_reg[15]_0\(3),
      Q => tmp_V_288_fu_1890(3),
      R => '0'
    );
\tmp_V_288_fu_1890_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292159,
      D => \tmp_V_287_fu_1886_reg[15]_0\(4),
      Q => tmp_V_288_fu_1890(4),
      R => '0'
    );
\tmp_V_288_fu_1890_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292159,
      D => \tmp_V_287_fu_1886_reg[15]_0\(5),
      Q => tmp_V_288_fu_1890(5),
      R => '0'
    );
\tmp_V_288_fu_1890_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292159,
      D => \tmp_V_287_fu_1886_reg[15]_0\(6),
      Q => tmp_V_288_fu_1890(6),
      R => '0'
    );
\tmp_V_288_fu_1890_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292159,
      D => \tmp_V_287_fu_1886_reg[15]_0\(7),
      Q => tmp_V_288_fu_1890(7),
      R => '0'
    );
\tmp_V_288_fu_1890_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292159,
      D => \tmp_V_287_fu_1886_reg[15]_0\(8),
      Q => tmp_V_288_fu_1890(8),
      R => '0'
    );
\tmp_V_288_fu_1890_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292159,
      D => \tmp_V_287_fu_1886_reg[15]_0\(9),
      Q => tmp_V_288_fu_1890(9),
      R => '0'
    );
\tmp_V_28_fu_850[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I1 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_25_fu_838[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292186185_out
    );
\tmp_V_28_fu_850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292186185_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_28_fu_850(0),
      R => '0'
    );
\tmp_V_28_fu_850_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292186185_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_28_fu_850(10),
      R => '0'
    );
\tmp_V_28_fu_850_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292186185_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_28_fu_850(11),
      R => '0'
    );
\tmp_V_28_fu_850_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292186185_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_28_fu_850(12),
      R => '0'
    );
\tmp_V_28_fu_850_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292186185_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_28_fu_850(13),
      R => '0'
    );
\tmp_V_28_fu_850_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292186185_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_28_fu_850(14),
      R => '0'
    );
\tmp_V_28_fu_850_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292186185_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_28_fu_850(15),
      R => '0'
    );
\tmp_V_28_fu_850_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292186185_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_28_fu_850(1),
      R => '0'
    );
\tmp_V_28_fu_850_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292186185_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_28_fu_850(2),
      R => '0'
    );
\tmp_V_28_fu_850_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292186185_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_28_fu_850(3),
      R => '0'
    );
\tmp_V_28_fu_850_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292186185_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_28_fu_850(4),
      R => '0'
    );
\tmp_V_28_fu_850_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292186185_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_28_fu_850(5),
      R => '0'
    );
\tmp_V_28_fu_850_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292186185_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_28_fu_850(6),
      R => '0'
    );
\tmp_V_28_fu_850_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292186185_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_28_fu_850(7),
      R => '0'
    );
\tmp_V_28_fu_850_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292186185_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_28_fu_850(8),
      R => '0'
    );
\tmp_V_28_fu_850_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292186185_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_28_fu_850(9),
      R => '0'
    );
\tmp_V_29_fu_854[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I3 => \tmp_V_29_fu_854[15]_i_2_n_1\,
      O => \tmp_V_29_fu_854[15]_i_1_n_1\
    );
\tmp_V_29_fu_854[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(7),
      I4 => sf_1_fu_738_reg(8),
      I5 => \tmp_V_17_fu_806[15]_i_3_n_1\,
      O => \tmp_V_29_fu_854[15]_i_2_n_1\
    );
\tmp_V_29_fu_854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_854[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_29_fu_854(0),
      R => '0'
    );
\tmp_V_29_fu_854_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_854[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_29_fu_854(10),
      R => '0'
    );
\tmp_V_29_fu_854_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_854[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_29_fu_854(11),
      R => '0'
    );
\tmp_V_29_fu_854_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_854[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_29_fu_854(12),
      R => '0'
    );
\tmp_V_29_fu_854_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_854[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_29_fu_854(13),
      R => '0'
    );
\tmp_V_29_fu_854_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_854[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_29_fu_854(14),
      R => '0'
    );
\tmp_V_29_fu_854_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_854[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_29_fu_854(15),
      R => '0'
    );
\tmp_V_29_fu_854_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_854[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_29_fu_854(1),
      R => '0'
    );
\tmp_V_29_fu_854_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_854[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_29_fu_854(2),
      R => '0'
    );
\tmp_V_29_fu_854_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_854[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_29_fu_854(3),
      R => '0'
    );
\tmp_V_29_fu_854_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_854[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_29_fu_854(4),
      R => '0'
    );
\tmp_V_29_fu_854_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_854[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_29_fu_854(5),
      R => '0'
    );
\tmp_V_29_fu_854_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_854[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_29_fu_854(6),
      R => '0'
    );
\tmp_V_29_fu_854_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_854[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_29_fu_854(7),
      R => '0'
    );
\tmp_V_29_fu_854_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_854[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_29_fu_854(8),
      R => '0'
    );
\tmp_V_29_fu_854_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_29_fu_854[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_29_fu_854(9),
      R => '0'
    );
\tmp_V_2_fu_750[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_fu_742[15]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292161
    );
\tmp_V_2_fu_750_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292161,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_2_fu_750(0),
      R => '0'
    );
\tmp_V_2_fu_750_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292161,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_2_fu_750(10),
      R => '0'
    );
\tmp_V_2_fu_750_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292161,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_2_fu_750(11),
      R => '0'
    );
\tmp_V_2_fu_750_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292161,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_2_fu_750(12),
      R => '0'
    );
\tmp_V_2_fu_750_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292161,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_2_fu_750(13),
      R => '0'
    );
\tmp_V_2_fu_750_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292161,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_2_fu_750(14),
      R => '0'
    );
\tmp_V_2_fu_750_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292161,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_2_fu_750(15),
      R => '0'
    );
\tmp_V_2_fu_750_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292161,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_2_fu_750(1),
      R => '0'
    );
\tmp_V_2_fu_750_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292161,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_2_fu_750(2),
      R => '0'
    );
\tmp_V_2_fu_750_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292161,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_2_fu_750(3),
      R => '0'
    );
\tmp_V_2_fu_750_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292161,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_2_fu_750(4),
      R => '0'
    );
\tmp_V_2_fu_750_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292161,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_2_fu_750(5),
      R => '0'
    );
\tmp_V_2_fu_750_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292161,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_2_fu_750(6),
      R => '0'
    );
\tmp_V_2_fu_750_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292161,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_2_fu_750(7),
      R => '0'
    );
\tmp_V_2_fu_750_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292161,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_2_fu_750(8),
      R => '0'
    );
\tmp_V_2_fu_750_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292161,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_2_fu_750(9),
      R => '0'
    );
\tmp_V_30_fu_858[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_29_fu_854[15]_i_2_n_1\,
      O => \tmp_V_30_fu_858[15]_i_1_n_1\
    );
\tmp_V_30_fu_858_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_30_fu_858[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_30_fu_858(0),
      R => '0'
    );
\tmp_V_30_fu_858_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_30_fu_858[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_30_fu_858(10),
      R => '0'
    );
\tmp_V_30_fu_858_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_30_fu_858[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_30_fu_858(11),
      R => '0'
    );
\tmp_V_30_fu_858_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_30_fu_858[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_30_fu_858(12),
      R => '0'
    );
\tmp_V_30_fu_858_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_30_fu_858[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_30_fu_858(13),
      R => '0'
    );
\tmp_V_30_fu_858_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_30_fu_858[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_30_fu_858(14),
      R => '0'
    );
\tmp_V_30_fu_858_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_30_fu_858[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_30_fu_858(15),
      R => '0'
    );
\tmp_V_30_fu_858_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_30_fu_858[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_30_fu_858(1),
      R => '0'
    );
\tmp_V_30_fu_858_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_30_fu_858[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_30_fu_858(2),
      R => '0'
    );
\tmp_V_30_fu_858_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_30_fu_858[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_30_fu_858(3),
      R => '0'
    );
\tmp_V_30_fu_858_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_30_fu_858[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_30_fu_858(4),
      R => '0'
    );
\tmp_V_30_fu_858_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_30_fu_858[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_30_fu_858(5),
      R => '0'
    );
\tmp_V_30_fu_858_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_30_fu_858[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_30_fu_858(6),
      R => '0'
    );
\tmp_V_30_fu_858_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_30_fu_858[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_30_fu_858(7),
      R => '0'
    );
\tmp_V_30_fu_858_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_30_fu_858[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_30_fu_858(8),
      R => '0'
    );
\tmp_V_30_fu_858_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_30_fu_858[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_30_fu_858(9),
      R => '0'
    );
\tmp_V_31_fu_862[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_29_fu_854[15]_i_2_n_1\,
      O => \tmp_V_31_fu_862[15]_i_1_n_1\
    );
\tmp_V_31_fu_862_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_31_fu_862[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_31_fu_862(0),
      R => '0'
    );
\tmp_V_31_fu_862_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_31_fu_862[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_31_fu_862(10),
      R => '0'
    );
\tmp_V_31_fu_862_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_31_fu_862[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_31_fu_862(11),
      R => '0'
    );
\tmp_V_31_fu_862_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_31_fu_862[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_31_fu_862(12),
      R => '0'
    );
\tmp_V_31_fu_862_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_31_fu_862[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_31_fu_862(13),
      R => '0'
    );
\tmp_V_31_fu_862_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_31_fu_862[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_31_fu_862(14),
      R => '0'
    );
\tmp_V_31_fu_862_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_31_fu_862[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_31_fu_862(15),
      R => '0'
    );
\tmp_V_31_fu_862_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_31_fu_862[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_31_fu_862(1),
      R => '0'
    );
\tmp_V_31_fu_862_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_31_fu_862[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_31_fu_862(2),
      R => '0'
    );
\tmp_V_31_fu_862_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_31_fu_862[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_31_fu_862(3),
      R => '0'
    );
\tmp_V_31_fu_862_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_31_fu_862[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_31_fu_862(4),
      R => '0'
    );
\tmp_V_31_fu_862_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_31_fu_862[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_31_fu_862(5),
      R => '0'
    );
\tmp_V_31_fu_862_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_31_fu_862[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_31_fu_862(6),
      R => '0'
    );
\tmp_V_31_fu_862_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_31_fu_862[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_31_fu_862(7),
      R => '0'
    );
\tmp_V_31_fu_862_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_31_fu_862[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_31_fu_862(8),
      R => '0'
    );
\tmp_V_31_fu_862_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_31_fu_862[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_31_fu_862(9),
      R => '0'
    );
\tmp_V_32_fu_866[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__7_n_1\,
      I1 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_29_fu_854[15]_i_2_n_1\,
      O => \tmp_V_32_fu_866[15]_i_1_n_1\
    );
\tmp_V_32_fu_866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_866[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_32_fu_866(0),
      R => '0'
    );
\tmp_V_32_fu_866_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_866[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_32_fu_866(10),
      R => '0'
    );
\tmp_V_32_fu_866_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_866[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_32_fu_866(11),
      R => '0'
    );
\tmp_V_32_fu_866_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_866[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_32_fu_866(12),
      R => '0'
    );
\tmp_V_32_fu_866_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_866[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_32_fu_866(13),
      R => '0'
    );
\tmp_V_32_fu_866_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_866[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_32_fu_866(14),
      R => '0'
    );
\tmp_V_32_fu_866_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_866[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_32_fu_866(15),
      R => '0'
    );
\tmp_V_32_fu_866_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_866[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_32_fu_866(1),
      R => '0'
    );
\tmp_V_32_fu_866_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_866[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_32_fu_866(2),
      R => '0'
    );
\tmp_V_32_fu_866_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_866[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_32_fu_866(3),
      R => '0'
    );
\tmp_V_32_fu_866_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_866[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_32_fu_866(4),
      R => '0'
    );
\tmp_V_32_fu_866_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_866[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_32_fu_866(5),
      R => '0'
    );
\tmp_V_32_fu_866_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_866[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_32_fu_866(6),
      R => '0'
    );
\tmp_V_32_fu_866_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_866[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_32_fu_866(7),
      R => '0'
    );
\tmp_V_32_fu_866_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_866[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_32_fu_866(8),
      R => '0'
    );
\tmp_V_32_fu_866_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_32_fu_866[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_32_fu_866(9),
      R => '0'
    );
\tmp_V_33_fu_870[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I3 => \tmp_V_33_fu_870[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292191193_out
    );
\tmp_V_33_fu_870[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \tmp_V_40_fu_898[15]_i_2_n_1\,
      O => \tmp_V_33_fu_870[15]_i_2_n_1\
    );
\tmp_V_33_fu_870_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292191193_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_33_fu_870(0),
      R => '0'
    );
\tmp_V_33_fu_870_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292191193_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_33_fu_870(10),
      R => '0'
    );
\tmp_V_33_fu_870_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292191193_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_33_fu_870(11),
      R => '0'
    );
\tmp_V_33_fu_870_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292191193_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_33_fu_870(12),
      R => '0'
    );
\tmp_V_33_fu_870_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292191193_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_33_fu_870(13),
      R => '0'
    );
\tmp_V_33_fu_870_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292191193_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_33_fu_870(14),
      R => '0'
    );
\tmp_V_33_fu_870_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292191193_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_33_fu_870(15),
      R => '0'
    );
\tmp_V_33_fu_870_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292191193_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_33_fu_870(1),
      R => '0'
    );
\tmp_V_33_fu_870_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292191193_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_33_fu_870(2),
      R => '0'
    );
\tmp_V_33_fu_870_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292191193_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_33_fu_870(3),
      R => '0'
    );
\tmp_V_33_fu_870_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292191193_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_33_fu_870(4),
      R => '0'
    );
\tmp_V_33_fu_870_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292191193_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_33_fu_870(5),
      R => '0'
    );
\tmp_V_33_fu_870_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292191193_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_33_fu_870(6),
      R => '0'
    );
\tmp_V_33_fu_870_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292191193_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_33_fu_870(7),
      R => '0'
    );
\tmp_V_33_fu_870_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292191193_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_33_fu_870(8),
      R => '0'
    );
\tmp_V_33_fu_870_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292191193_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_33_fu_870(9),
      R => '0'
    );
\tmp_V_34_fu_874[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_33_fu_870[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292192194_out
    );
\tmp_V_34_fu_874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292192194_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_34_fu_874(0),
      R => '0'
    );
\tmp_V_34_fu_874_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292192194_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_34_fu_874(10),
      R => '0'
    );
\tmp_V_34_fu_874_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292192194_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_34_fu_874(11),
      R => '0'
    );
\tmp_V_34_fu_874_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292192194_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_34_fu_874(12),
      R => '0'
    );
\tmp_V_34_fu_874_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292192194_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_34_fu_874(13),
      R => '0'
    );
\tmp_V_34_fu_874_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292192194_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_34_fu_874(14),
      R => '0'
    );
\tmp_V_34_fu_874_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292192194_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_34_fu_874(15),
      R => '0'
    );
\tmp_V_34_fu_874_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292192194_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_34_fu_874(1),
      R => '0'
    );
\tmp_V_34_fu_874_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292192194_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_34_fu_874(2),
      R => '0'
    );
\tmp_V_34_fu_874_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292192194_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_34_fu_874(3),
      R => '0'
    );
\tmp_V_34_fu_874_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292192194_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_34_fu_874(4),
      R => '0'
    );
\tmp_V_34_fu_874_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292192194_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_34_fu_874(5),
      R => '0'
    );
\tmp_V_34_fu_874_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292192194_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_34_fu_874(6),
      R => '0'
    );
\tmp_V_34_fu_874_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292192194_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_34_fu_874(7),
      R => '0'
    );
\tmp_V_34_fu_874_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292192194_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_34_fu_874(8),
      R => '0'
    );
\tmp_V_34_fu_874_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292192194_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_34_fu_874(9),
      R => '0'
    );
\tmp_V_35_fu_878[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_33_fu_870[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292193196_out
    );
\tmp_V_35_fu_878_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292193196_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_35_fu_878(0),
      R => '0'
    );
\tmp_V_35_fu_878_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292193196_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_35_fu_878(10),
      R => '0'
    );
\tmp_V_35_fu_878_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292193196_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_35_fu_878(11),
      R => '0'
    );
\tmp_V_35_fu_878_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292193196_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_35_fu_878(12),
      R => '0'
    );
\tmp_V_35_fu_878_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292193196_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_35_fu_878(13),
      R => '0'
    );
\tmp_V_35_fu_878_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292193196_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_35_fu_878(14),
      R => '0'
    );
\tmp_V_35_fu_878_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292193196_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_35_fu_878(15),
      R => '0'
    );
\tmp_V_35_fu_878_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292193196_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_35_fu_878(1),
      R => '0'
    );
\tmp_V_35_fu_878_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292193196_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_35_fu_878(2),
      R => '0'
    );
\tmp_V_35_fu_878_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292193196_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_35_fu_878(3),
      R => '0'
    );
\tmp_V_35_fu_878_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292193196_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_35_fu_878(4),
      R => '0'
    );
\tmp_V_35_fu_878_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292193196_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_35_fu_878(5),
      R => '0'
    );
\tmp_V_35_fu_878_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292193196_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_35_fu_878(6),
      R => '0'
    );
\tmp_V_35_fu_878_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292193196_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_35_fu_878(7),
      R => '0'
    );
\tmp_V_35_fu_878_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292193196_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_35_fu_878(8),
      R => '0'
    );
\tmp_V_35_fu_878_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292193196_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_35_fu_878(9),
      R => '0'
    );
\tmp_V_36_fu_882[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I1 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_33_fu_870[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292194197_out
    );
\tmp_V_36_fu_882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292194197_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_36_fu_882(0),
      R => '0'
    );
\tmp_V_36_fu_882_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292194197_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_36_fu_882(10),
      R => '0'
    );
\tmp_V_36_fu_882_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292194197_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_36_fu_882(11),
      R => '0'
    );
\tmp_V_36_fu_882_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292194197_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_36_fu_882(12),
      R => '0'
    );
\tmp_V_36_fu_882_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292194197_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_36_fu_882(13),
      R => '0'
    );
\tmp_V_36_fu_882_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292194197_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_36_fu_882(14),
      R => '0'
    );
\tmp_V_36_fu_882_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292194197_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_36_fu_882(15),
      R => '0'
    );
\tmp_V_36_fu_882_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292194197_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_36_fu_882(1),
      R => '0'
    );
\tmp_V_36_fu_882_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292194197_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_36_fu_882(2),
      R => '0'
    );
\tmp_V_36_fu_882_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292194197_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_36_fu_882(3),
      R => '0'
    );
\tmp_V_36_fu_882_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292194197_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_36_fu_882(4),
      R => '0'
    );
\tmp_V_36_fu_882_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292194197_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_36_fu_882(5),
      R => '0'
    );
\tmp_V_36_fu_882_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292194197_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_36_fu_882(6),
      R => '0'
    );
\tmp_V_36_fu_882_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292194197_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_36_fu_882(7),
      R => '0'
    );
\tmp_V_36_fu_882_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292194197_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_36_fu_882(8),
      R => '0'
    );
\tmp_V_36_fu_882_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292194197_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_36_fu_882(9),
      R => '0'
    );
\tmp_V_37_fu_886[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I1 => \tmp_V_37_fu_886[15]_i_2_n_1\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292195198_out
    );
\tmp_V_37_fu_886[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \tmp_V_40_fu_898[15]_i_2_n_1\,
      I1 => sf_1_fu_738_reg(2),
      O => \tmp_V_37_fu_886[15]_i_2_n_1\
    );
\tmp_V_37_fu_886_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292195198_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_37_fu_886(0),
      R => '0'
    );
\tmp_V_37_fu_886_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292195198_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_37_fu_886(10),
      R => '0'
    );
\tmp_V_37_fu_886_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292195198_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_37_fu_886(11),
      R => '0'
    );
\tmp_V_37_fu_886_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292195198_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_37_fu_886(12),
      R => '0'
    );
\tmp_V_37_fu_886_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292195198_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_37_fu_886(13),
      R => '0'
    );
\tmp_V_37_fu_886_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292195198_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_37_fu_886(14),
      R => '0'
    );
\tmp_V_37_fu_886_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292195198_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_37_fu_886(15),
      R => '0'
    );
\tmp_V_37_fu_886_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292195198_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_37_fu_886(1),
      R => '0'
    );
\tmp_V_37_fu_886_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292195198_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_37_fu_886(2),
      R => '0'
    );
\tmp_V_37_fu_886_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292195198_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_37_fu_886(3),
      R => '0'
    );
\tmp_V_37_fu_886_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292195198_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_37_fu_886(4),
      R => '0'
    );
\tmp_V_37_fu_886_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292195198_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_37_fu_886(5),
      R => '0'
    );
\tmp_V_37_fu_886_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292195198_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_37_fu_886(6),
      R => '0'
    );
\tmp_V_37_fu_886_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292195198_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_37_fu_886(7),
      R => '0'
    );
\tmp_V_37_fu_886_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292195198_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_37_fu_886(8),
      R => '0'
    );
\tmp_V_37_fu_886_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292195198_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_37_fu_886(9),
      R => '0'
    );
\tmp_V_38_fu_890[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_37_fu_886[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292196199_out
    );
\tmp_V_38_fu_890_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292196199_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_38_fu_890(0),
      R => '0'
    );
\tmp_V_38_fu_890_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292196199_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_38_fu_890(10),
      R => '0'
    );
\tmp_V_38_fu_890_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292196199_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_38_fu_890(11),
      R => '0'
    );
\tmp_V_38_fu_890_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292196199_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_38_fu_890(12),
      R => '0'
    );
\tmp_V_38_fu_890_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292196199_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_38_fu_890(13),
      R => '0'
    );
\tmp_V_38_fu_890_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292196199_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_38_fu_890(14),
      R => '0'
    );
\tmp_V_38_fu_890_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292196199_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_38_fu_890(15),
      R => '0'
    );
\tmp_V_38_fu_890_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292196199_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_38_fu_890(1),
      R => '0'
    );
\tmp_V_38_fu_890_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292196199_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_38_fu_890(2),
      R => '0'
    );
\tmp_V_38_fu_890_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292196199_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_38_fu_890(3),
      R => '0'
    );
\tmp_V_38_fu_890_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292196199_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_38_fu_890(4),
      R => '0'
    );
\tmp_V_38_fu_890_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292196199_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_38_fu_890(5),
      R => '0'
    );
\tmp_V_38_fu_890_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292196199_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_38_fu_890(6),
      R => '0'
    );
\tmp_V_38_fu_890_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292196199_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_38_fu_890(7),
      R => '0'
    );
\tmp_V_38_fu_890_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292196199_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_38_fu_890(8),
      R => '0'
    );
\tmp_V_38_fu_890_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292196199_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_38_fu_890(9),
      R => '0'
    );
\tmp_V_39_fu_894[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_37_fu_886[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292197200_out
    );
\tmp_V_39_fu_894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292197200_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_39_fu_894(0),
      R => '0'
    );
\tmp_V_39_fu_894_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292197200_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_39_fu_894(10),
      R => '0'
    );
\tmp_V_39_fu_894_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292197200_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_39_fu_894(11),
      R => '0'
    );
\tmp_V_39_fu_894_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292197200_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_39_fu_894(12),
      R => '0'
    );
\tmp_V_39_fu_894_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292197200_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_39_fu_894(13),
      R => '0'
    );
\tmp_V_39_fu_894_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292197200_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_39_fu_894(14),
      R => '0'
    );
\tmp_V_39_fu_894_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292197200_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_39_fu_894(15),
      R => '0'
    );
\tmp_V_39_fu_894_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292197200_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_39_fu_894(1),
      R => '0'
    );
\tmp_V_39_fu_894_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292197200_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_39_fu_894(2),
      R => '0'
    );
\tmp_V_39_fu_894_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292197200_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_39_fu_894(3),
      R => '0'
    );
\tmp_V_39_fu_894_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292197200_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_39_fu_894(4),
      R => '0'
    );
\tmp_V_39_fu_894_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292197200_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_39_fu_894(5),
      R => '0'
    );
\tmp_V_39_fu_894_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292197200_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_39_fu_894(6),
      R => '0'
    );
\tmp_V_39_fu_894_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292197200_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_39_fu_894(7),
      R => '0'
    );
\tmp_V_39_fu_894_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292197200_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_39_fu_894(8),
      R => '0'
    );
\tmp_V_39_fu_894_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292197200_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_39_fu_894(9),
      R => '0'
    );
\tmp_V_40_fu_898[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I1 => \tmp_V_40_fu_898[15]_i_2_n_1\,
      I2 => sf_1_fu_738_reg(2),
      I3 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I4 => sf_1_fu_738_reg(1),
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292198201_out
    );
\tmp_V_40_fu_898[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => sf_1_fu_738_reg(6),
      I2 => sf_1_fu_738_reg(7),
      I3 => sf_1_fu_738_reg(8),
      I4 => sf_1_fu_738_reg(5),
      I5 => sf_1_fu_738_reg(4),
      O => \tmp_V_40_fu_898[15]_i_2_n_1\
    );
\tmp_V_40_fu_898_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292198201_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_40_fu_898(0),
      R => '0'
    );
\tmp_V_40_fu_898_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292198201_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_40_fu_898(10),
      R => '0'
    );
\tmp_V_40_fu_898_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292198201_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_40_fu_898(11),
      R => '0'
    );
\tmp_V_40_fu_898_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292198201_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_40_fu_898(12),
      R => '0'
    );
\tmp_V_40_fu_898_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292198201_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_40_fu_898(13),
      R => '0'
    );
\tmp_V_40_fu_898_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292198201_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_40_fu_898(14),
      R => '0'
    );
\tmp_V_40_fu_898_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292198201_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_40_fu_898(15),
      R => '0'
    );
\tmp_V_40_fu_898_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292198201_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_40_fu_898(1),
      R => '0'
    );
\tmp_V_40_fu_898_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292198201_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_40_fu_898(2),
      R => '0'
    );
\tmp_V_40_fu_898_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292198201_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_40_fu_898(3),
      R => '0'
    );
\tmp_V_40_fu_898_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292198201_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_40_fu_898(4),
      R => '0'
    );
\tmp_V_40_fu_898_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292198201_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_40_fu_898(5),
      R => '0'
    );
\tmp_V_40_fu_898_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292198201_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_40_fu_898(6),
      R => '0'
    );
\tmp_V_40_fu_898_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292198201_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_40_fu_898(7),
      R => '0'
    );
\tmp_V_40_fu_898_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292198201_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_40_fu_898(8),
      R => '0'
    );
\tmp_V_40_fu_898_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292198201_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_40_fu_898(9),
      R => '0'
    );
\tmp_V_41_fu_902[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I3 => \tmp_V_41_fu_902[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292199202_out
    );
\tmp_V_41_fu_902[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => sf_1_fu_738_reg(4),
      I3 => sf_1_fu_738_reg(5),
      I4 => \tmp_V_41_fu_902[15]_i_3_n_1\,
      O => \tmp_V_41_fu_902[15]_i_2_n_1\
    );
\tmp_V_41_fu_902[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sf_1_fu_738_reg(8),
      I1 => sf_1_fu_738_reg(7),
      I2 => sf_1_fu_738_reg(6),
      O => \tmp_V_41_fu_902[15]_i_3_n_1\
    );
\tmp_V_41_fu_902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292199202_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_41_fu_902(0),
      R => '0'
    );
\tmp_V_41_fu_902_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292199202_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_41_fu_902(10),
      R => '0'
    );
\tmp_V_41_fu_902_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292199202_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_41_fu_902(11),
      R => '0'
    );
\tmp_V_41_fu_902_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292199202_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_41_fu_902(12),
      R => '0'
    );
\tmp_V_41_fu_902_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292199202_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_41_fu_902(13),
      R => '0'
    );
\tmp_V_41_fu_902_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292199202_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_41_fu_902(14),
      R => '0'
    );
\tmp_V_41_fu_902_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292199202_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_41_fu_902(15),
      R => '0'
    );
\tmp_V_41_fu_902_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292199202_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_41_fu_902(1),
      R => '0'
    );
\tmp_V_41_fu_902_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292199202_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_41_fu_902(2),
      R => '0'
    );
\tmp_V_41_fu_902_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292199202_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_41_fu_902(3),
      R => '0'
    );
\tmp_V_41_fu_902_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292199202_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_41_fu_902(4),
      R => '0'
    );
\tmp_V_41_fu_902_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292199202_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_41_fu_902(5),
      R => '0'
    );
\tmp_V_41_fu_902_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292199202_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_41_fu_902(6),
      R => '0'
    );
\tmp_V_41_fu_902_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292199202_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_41_fu_902(7),
      R => '0'
    );
\tmp_V_41_fu_902_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292199202_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_41_fu_902(8),
      R => '0'
    );
\tmp_V_41_fu_902_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292199202_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_41_fu_902(9),
      R => '0'
    );
\tmp_V_42_fu_906[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_41_fu_902[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292200203_out
    );
\tmp_V_42_fu_906_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292200203_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_42_fu_906(0),
      R => '0'
    );
\tmp_V_42_fu_906_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292200203_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_42_fu_906(10),
      R => '0'
    );
\tmp_V_42_fu_906_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292200203_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_42_fu_906(11),
      R => '0'
    );
\tmp_V_42_fu_906_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292200203_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_42_fu_906(12),
      R => '0'
    );
\tmp_V_42_fu_906_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292200203_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_42_fu_906(13),
      R => '0'
    );
\tmp_V_42_fu_906_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292200203_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_42_fu_906(14),
      R => '0'
    );
\tmp_V_42_fu_906_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292200203_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_42_fu_906(15),
      R => '0'
    );
\tmp_V_42_fu_906_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292200203_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_42_fu_906(1),
      R => '0'
    );
\tmp_V_42_fu_906_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292200203_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_42_fu_906(2),
      R => '0'
    );
\tmp_V_42_fu_906_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292200203_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_42_fu_906(3),
      R => '0'
    );
\tmp_V_42_fu_906_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292200203_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_42_fu_906(4),
      R => '0'
    );
\tmp_V_42_fu_906_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292200203_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_42_fu_906(5),
      R => '0'
    );
\tmp_V_42_fu_906_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292200203_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_42_fu_906(6),
      R => '0'
    );
\tmp_V_42_fu_906_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292200203_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_42_fu_906(7),
      R => '0'
    );
\tmp_V_42_fu_906_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292200203_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_42_fu_906(8),
      R => '0'
    );
\tmp_V_42_fu_906_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292200203_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_42_fu_906(9),
      R => '0'
    );
\tmp_V_43_fu_910[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I1 => \tmp_V_41_fu_902[15]_i_2_n_1\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292201204_out
    );
\tmp_V_43_fu_910_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292201204_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_43_fu_910(0),
      R => '0'
    );
\tmp_V_43_fu_910_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292201204_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_43_fu_910(10),
      R => '0'
    );
\tmp_V_43_fu_910_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292201204_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_43_fu_910(11),
      R => '0'
    );
\tmp_V_43_fu_910_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292201204_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_43_fu_910(12),
      R => '0'
    );
\tmp_V_43_fu_910_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292201204_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_43_fu_910(13),
      R => '0'
    );
\tmp_V_43_fu_910_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292201204_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_43_fu_910(14),
      R => '0'
    );
\tmp_V_43_fu_910_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292201204_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_43_fu_910(15),
      R => '0'
    );
\tmp_V_43_fu_910_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292201204_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_43_fu_910(1),
      R => '0'
    );
\tmp_V_43_fu_910_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292201204_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_43_fu_910(2),
      R => '0'
    );
\tmp_V_43_fu_910_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292201204_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_43_fu_910(3),
      R => '0'
    );
\tmp_V_43_fu_910_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292201204_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_43_fu_910(4),
      R => '0'
    );
\tmp_V_43_fu_910_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292201204_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_43_fu_910(5),
      R => '0'
    );
\tmp_V_43_fu_910_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292201204_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_43_fu_910(6),
      R => '0'
    );
\tmp_V_43_fu_910_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292201204_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_43_fu_910(7),
      R => '0'
    );
\tmp_V_43_fu_910_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292201204_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_43_fu_910(8),
      R => '0'
    );
\tmp_V_43_fu_910_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292201204_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_43_fu_910(9),
      R => '0'
    );
\tmp_V_44_fu_914[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I1 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_41_fu_902[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292202205_out
    );
\tmp_V_44_fu_914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292202205_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_44_fu_914(0),
      R => '0'
    );
\tmp_V_44_fu_914_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292202205_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_44_fu_914(10),
      R => '0'
    );
\tmp_V_44_fu_914_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292202205_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_44_fu_914(11),
      R => '0'
    );
\tmp_V_44_fu_914_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292202205_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_44_fu_914(12),
      R => '0'
    );
\tmp_V_44_fu_914_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292202205_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_44_fu_914(13),
      R => '0'
    );
\tmp_V_44_fu_914_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292202205_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_44_fu_914(14),
      R => '0'
    );
\tmp_V_44_fu_914_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292202205_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_44_fu_914(15),
      R => '0'
    );
\tmp_V_44_fu_914_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292202205_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_44_fu_914(1),
      R => '0'
    );
\tmp_V_44_fu_914_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292202205_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_44_fu_914(2),
      R => '0'
    );
\tmp_V_44_fu_914_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292202205_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_44_fu_914(3),
      R => '0'
    );
\tmp_V_44_fu_914_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292202205_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_44_fu_914(4),
      R => '0'
    );
\tmp_V_44_fu_914_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292202205_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_44_fu_914(5),
      R => '0'
    );
\tmp_V_44_fu_914_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292202205_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_44_fu_914(6),
      R => '0'
    );
\tmp_V_44_fu_914_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292202205_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_44_fu_914(7),
      R => '0'
    );
\tmp_V_44_fu_914_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292202205_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_44_fu_914(8),
      R => '0'
    );
\tmp_V_44_fu_914_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292202205_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_44_fu_914(9),
      R => '0'
    );
\tmp_V_45_fu_918[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I3 => \tmp_V_45_fu_918[15]_i_2_n_1\,
      O => \tmp_V_45_fu_918[15]_i_1_n_1\
    );
\tmp_V_45_fu_918[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => sf_1_fu_738_reg(4),
      I3 => sf_1_fu_738_reg(5),
      I4 => \tmp_V_41_fu_902[15]_i_3_n_1\,
      O => \tmp_V_45_fu_918[15]_i_2_n_1\
    );
\tmp_V_45_fu_918_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_45_fu_918[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_45_fu_918(0),
      R => '0'
    );
\tmp_V_45_fu_918_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_45_fu_918[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_45_fu_918(10),
      R => '0'
    );
\tmp_V_45_fu_918_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_45_fu_918[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_45_fu_918(11),
      R => '0'
    );
\tmp_V_45_fu_918_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_45_fu_918[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_45_fu_918(12),
      R => '0'
    );
\tmp_V_45_fu_918_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_45_fu_918[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_45_fu_918(13),
      R => '0'
    );
\tmp_V_45_fu_918_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_45_fu_918[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_45_fu_918(14),
      R => '0'
    );
\tmp_V_45_fu_918_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_45_fu_918[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_45_fu_918(15),
      R => '0'
    );
\tmp_V_45_fu_918_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_45_fu_918[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_45_fu_918(1),
      R => '0'
    );
\tmp_V_45_fu_918_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_45_fu_918[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_45_fu_918(2),
      R => '0'
    );
\tmp_V_45_fu_918_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_45_fu_918[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_45_fu_918(3),
      R => '0'
    );
\tmp_V_45_fu_918_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_45_fu_918[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_45_fu_918(4),
      R => '0'
    );
\tmp_V_45_fu_918_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_45_fu_918[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_45_fu_918(5),
      R => '0'
    );
\tmp_V_45_fu_918_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_45_fu_918[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_45_fu_918(6),
      R => '0'
    );
\tmp_V_45_fu_918_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_45_fu_918[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_45_fu_918(7),
      R => '0'
    );
\tmp_V_45_fu_918_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_45_fu_918[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_45_fu_918(8),
      R => '0'
    );
\tmp_V_45_fu_918_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_45_fu_918[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_45_fu_918(9),
      R => '0'
    );
\tmp_V_46_fu_922[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_45_fu_918[15]_i_2_n_1\,
      O => \tmp_V_46_fu_922[15]_i_1_n_1\
    );
\tmp_V_46_fu_922_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_46_fu_922[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_46_fu_922(0),
      R => '0'
    );
\tmp_V_46_fu_922_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_46_fu_922[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_46_fu_922(10),
      R => '0'
    );
\tmp_V_46_fu_922_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_46_fu_922[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_46_fu_922(11),
      R => '0'
    );
\tmp_V_46_fu_922_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_46_fu_922[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_46_fu_922(12),
      R => '0'
    );
\tmp_V_46_fu_922_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_46_fu_922[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_46_fu_922(13),
      R => '0'
    );
\tmp_V_46_fu_922_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_46_fu_922[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_46_fu_922(14),
      R => '0'
    );
\tmp_V_46_fu_922_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_46_fu_922[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_46_fu_922(15),
      R => '0'
    );
\tmp_V_46_fu_922_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_46_fu_922[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_46_fu_922(1),
      R => '0'
    );
\tmp_V_46_fu_922_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_46_fu_922[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_46_fu_922(2),
      R => '0'
    );
\tmp_V_46_fu_922_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_46_fu_922[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_46_fu_922(3),
      R => '0'
    );
\tmp_V_46_fu_922_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_46_fu_922[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_46_fu_922(4),
      R => '0'
    );
\tmp_V_46_fu_922_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_46_fu_922[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_46_fu_922(5),
      R => '0'
    );
\tmp_V_46_fu_922_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_46_fu_922[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_46_fu_922(6),
      R => '0'
    );
\tmp_V_46_fu_922_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_46_fu_922[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_46_fu_922(7),
      R => '0'
    );
\tmp_V_46_fu_922_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_46_fu_922[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_46_fu_922(8),
      R => '0'
    );
\tmp_V_46_fu_922_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_46_fu_922[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_46_fu_922(9),
      R => '0'
    );
\tmp_V_47_fu_926[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_45_fu_918[15]_i_2_n_1\,
      O => \tmp_V_47_fu_926[15]_i_1_n_1\
    );
\tmp_V_47_fu_926_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_47_fu_926[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_47_fu_926(0),
      R => '0'
    );
\tmp_V_47_fu_926_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_47_fu_926[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_47_fu_926(10),
      R => '0'
    );
\tmp_V_47_fu_926_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_47_fu_926[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_47_fu_926(11),
      R => '0'
    );
\tmp_V_47_fu_926_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_47_fu_926[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_47_fu_926(12),
      R => '0'
    );
\tmp_V_47_fu_926_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_47_fu_926[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_47_fu_926(13),
      R => '0'
    );
\tmp_V_47_fu_926_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_47_fu_926[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_47_fu_926(14),
      R => '0'
    );
\tmp_V_47_fu_926_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_47_fu_926[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_47_fu_926(15),
      R => '0'
    );
\tmp_V_47_fu_926_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_47_fu_926[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_47_fu_926(1),
      R => '0'
    );
\tmp_V_47_fu_926_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_47_fu_926[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_47_fu_926(2),
      R => '0'
    );
\tmp_V_47_fu_926_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_47_fu_926[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_47_fu_926(3),
      R => '0'
    );
\tmp_V_47_fu_926_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_47_fu_926[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_47_fu_926(4),
      R => '0'
    );
\tmp_V_47_fu_926_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_47_fu_926[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_47_fu_926(5),
      R => '0'
    );
\tmp_V_47_fu_926_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_47_fu_926[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_47_fu_926(6),
      R => '0'
    );
\tmp_V_47_fu_926_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_47_fu_926[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_47_fu_926(7),
      R => '0'
    );
\tmp_V_47_fu_926_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_47_fu_926[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_47_fu_926(8),
      R => '0'
    );
\tmp_V_47_fu_926_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_47_fu_926[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_47_fu_926(9),
      R => '0'
    );
\tmp_V_48_fu_930[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__6_n_1\,
      I1 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_45_fu_918[15]_i_2_n_1\,
      O => \tmp_V_48_fu_930[15]_i_1_n_1\
    );
\tmp_V_48_fu_930_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_48_fu_930[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_48_fu_930(0),
      R => '0'
    );
\tmp_V_48_fu_930_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_48_fu_930[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_48_fu_930(10),
      R => '0'
    );
\tmp_V_48_fu_930_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_48_fu_930[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_48_fu_930(11),
      R => '0'
    );
\tmp_V_48_fu_930_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_48_fu_930[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_48_fu_930(12),
      R => '0'
    );
\tmp_V_48_fu_930_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_48_fu_930[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_48_fu_930(13),
      R => '0'
    );
\tmp_V_48_fu_930_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_48_fu_930[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_48_fu_930(14),
      R => '0'
    );
\tmp_V_48_fu_930_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_48_fu_930[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_48_fu_930(15),
      R => '0'
    );
\tmp_V_48_fu_930_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_48_fu_930[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_48_fu_930(1),
      R => '0'
    );
\tmp_V_48_fu_930_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_48_fu_930[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_48_fu_930(2),
      R => '0'
    );
\tmp_V_48_fu_930_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_48_fu_930[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_48_fu_930(3),
      R => '0'
    );
\tmp_V_48_fu_930_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_48_fu_930[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_48_fu_930(4),
      R => '0'
    );
\tmp_V_48_fu_930_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_48_fu_930[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_48_fu_930(5),
      R => '0'
    );
\tmp_V_48_fu_930_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_48_fu_930[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_48_fu_930(6),
      R => '0'
    );
\tmp_V_48_fu_930_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_48_fu_930[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_48_fu_930(7),
      R => '0'
    );
\tmp_V_48_fu_930_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_48_fu_930[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_48_fu_930(8),
      R => '0'
    );
\tmp_V_48_fu_930_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_48_fu_930[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_48_fu_930(9),
      R => '0'
    );
\tmp_V_49_fu_934[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I3 => \tmp_V_49_fu_934[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292207210_out
    );
\tmp_V_49_fu_934[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => sf_1_fu_738_reg(5),
      I2 => \tmp_V_41_fu_902[15]_i_3_n_1\,
      I3 => sf_1_fu_738_reg(4),
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => \tmp_V_49_fu_934[15]_i_2_n_1\
    );
\tmp_V_49_fu_934_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292207210_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_49_fu_934(0),
      R => '0'
    );
\tmp_V_49_fu_934_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292207210_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_49_fu_934(10),
      R => '0'
    );
\tmp_V_49_fu_934_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292207210_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_49_fu_934(11),
      R => '0'
    );
\tmp_V_49_fu_934_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292207210_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_49_fu_934(12),
      R => '0'
    );
\tmp_V_49_fu_934_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292207210_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_49_fu_934(13),
      R => '0'
    );
\tmp_V_49_fu_934_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292207210_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_49_fu_934(14),
      R => '0'
    );
\tmp_V_49_fu_934_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292207210_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_49_fu_934(15),
      R => '0'
    );
\tmp_V_49_fu_934_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292207210_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_49_fu_934(1),
      R => '0'
    );
\tmp_V_49_fu_934_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292207210_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_49_fu_934(2),
      R => '0'
    );
\tmp_V_49_fu_934_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292207210_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_49_fu_934(3),
      R => '0'
    );
\tmp_V_49_fu_934_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292207210_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_49_fu_934(4),
      R => '0'
    );
\tmp_V_49_fu_934_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292207210_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_49_fu_934(5),
      R => '0'
    );
\tmp_V_49_fu_934_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292207210_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_49_fu_934(6),
      R => '0'
    );
\tmp_V_49_fu_934_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292207210_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_49_fu_934(7),
      R => '0'
    );
\tmp_V_49_fu_934_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292207210_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_49_fu_934(8),
      R => '0'
    );
\tmp_V_49_fu_934_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292207210_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_49_fu_934(9),
      R => '0'
    );
\tmp_V_4_fu_754[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I1 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_fu_742[15]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292162
    );
\tmp_V_4_fu_754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292162,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_4_fu_754(0),
      R => '0'
    );
\tmp_V_4_fu_754_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292162,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_4_fu_754(10),
      R => '0'
    );
\tmp_V_4_fu_754_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292162,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_4_fu_754(11),
      R => '0'
    );
\tmp_V_4_fu_754_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292162,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_4_fu_754(12),
      R => '0'
    );
\tmp_V_4_fu_754_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292162,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_4_fu_754(13),
      R => '0'
    );
\tmp_V_4_fu_754_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292162,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_4_fu_754(14),
      R => '0'
    );
\tmp_V_4_fu_754_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292162,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_4_fu_754(15),
      R => '0'
    );
\tmp_V_4_fu_754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292162,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_4_fu_754(1),
      R => '0'
    );
\tmp_V_4_fu_754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292162,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_4_fu_754(2),
      R => '0'
    );
\tmp_V_4_fu_754_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292162,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_4_fu_754(3),
      R => '0'
    );
\tmp_V_4_fu_754_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292162,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_4_fu_754(4),
      R => '0'
    );
\tmp_V_4_fu_754_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292162,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_4_fu_754(5),
      R => '0'
    );
\tmp_V_4_fu_754_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292162,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_4_fu_754(6),
      R => '0'
    );
\tmp_V_4_fu_754_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292162,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_4_fu_754(7),
      R => '0'
    );
\tmp_V_4_fu_754_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292162,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_4_fu_754(8),
      R => '0'
    );
\tmp_V_4_fu_754_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292162,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_4_fu_754(9),
      R => '0'
    );
\tmp_V_50_fu_938[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_49_fu_934[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292208211_out
    );
\tmp_V_50_fu_938_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292208211_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_50_fu_938(0),
      R => '0'
    );
\tmp_V_50_fu_938_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292208211_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_50_fu_938(10),
      R => '0'
    );
\tmp_V_50_fu_938_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292208211_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_50_fu_938(11),
      R => '0'
    );
\tmp_V_50_fu_938_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292208211_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_50_fu_938(12),
      R => '0'
    );
\tmp_V_50_fu_938_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292208211_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_50_fu_938(13),
      R => '0'
    );
\tmp_V_50_fu_938_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292208211_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_50_fu_938(14),
      R => '0'
    );
\tmp_V_50_fu_938_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292208211_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_50_fu_938(15),
      R => '0'
    );
\tmp_V_50_fu_938_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292208211_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_50_fu_938(1),
      R => '0'
    );
\tmp_V_50_fu_938_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292208211_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_50_fu_938(2),
      R => '0'
    );
\tmp_V_50_fu_938_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292208211_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_50_fu_938(3),
      R => '0'
    );
\tmp_V_50_fu_938_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292208211_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_50_fu_938(4),
      R => '0'
    );
\tmp_V_50_fu_938_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292208211_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_50_fu_938(5),
      R => '0'
    );
\tmp_V_50_fu_938_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292208211_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_50_fu_938(6),
      R => '0'
    );
\tmp_V_50_fu_938_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292208211_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_50_fu_938(7),
      R => '0'
    );
\tmp_V_50_fu_938_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292208211_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_50_fu_938(8),
      R => '0'
    );
\tmp_V_50_fu_938_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292208211_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_50_fu_938(9),
      R => '0'
    );
\tmp_V_51_fu_942[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_49_fu_934[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292209213_out
    );
\tmp_V_51_fu_942_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292209213_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_51_fu_942(0),
      R => '0'
    );
\tmp_V_51_fu_942_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292209213_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_51_fu_942(10),
      R => '0'
    );
\tmp_V_51_fu_942_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292209213_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_51_fu_942(11),
      R => '0'
    );
\tmp_V_51_fu_942_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292209213_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_51_fu_942(12),
      R => '0'
    );
\tmp_V_51_fu_942_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292209213_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_51_fu_942(13),
      R => '0'
    );
\tmp_V_51_fu_942_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292209213_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_51_fu_942(14),
      R => '0'
    );
\tmp_V_51_fu_942_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292209213_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_51_fu_942(15),
      R => '0'
    );
\tmp_V_51_fu_942_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292209213_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_51_fu_942(1),
      R => '0'
    );
\tmp_V_51_fu_942_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292209213_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_51_fu_942(2),
      R => '0'
    );
\tmp_V_51_fu_942_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292209213_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_51_fu_942(3),
      R => '0'
    );
\tmp_V_51_fu_942_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292209213_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_51_fu_942(4),
      R => '0'
    );
\tmp_V_51_fu_942_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292209213_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_51_fu_942(5),
      R => '0'
    );
\tmp_V_51_fu_942_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292209213_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_51_fu_942(6),
      R => '0'
    );
\tmp_V_51_fu_942_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292209213_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_51_fu_942(7),
      R => '0'
    );
\tmp_V_51_fu_942_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292209213_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_51_fu_942(8),
      R => '0'
    );
\tmp_V_51_fu_942_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292209213_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_51_fu_942(9),
      R => '0'
    );
\tmp_V_52_fu_946[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I1 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_49_fu_934[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292210215_out
    );
\tmp_V_52_fu_946_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292210215_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_52_fu_946(0),
      R => '0'
    );
\tmp_V_52_fu_946_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292210215_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_52_fu_946(10),
      R => '0'
    );
\tmp_V_52_fu_946_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292210215_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_52_fu_946(11),
      R => '0'
    );
\tmp_V_52_fu_946_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292210215_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_52_fu_946(12),
      R => '0'
    );
\tmp_V_52_fu_946_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292210215_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_52_fu_946(13),
      R => '0'
    );
\tmp_V_52_fu_946_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292210215_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_52_fu_946(14),
      R => '0'
    );
\tmp_V_52_fu_946_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292210215_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_52_fu_946(15),
      R => '0'
    );
\tmp_V_52_fu_946_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292210215_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_52_fu_946(1),
      R => '0'
    );
\tmp_V_52_fu_946_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292210215_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_52_fu_946(2),
      R => '0'
    );
\tmp_V_52_fu_946_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292210215_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_52_fu_946(3),
      R => '0'
    );
\tmp_V_52_fu_946_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292210215_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_52_fu_946(4),
      R => '0'
    );
\tmp_V_52_fu_946_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292210215_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_52_fu_946(5),
      R => '0'
    );
\tmp_V_52_fu_946_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292210215_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_52_fu_946(6),
      R => '0'
    );
\tmp_V_52_fu_946_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292210215_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_52_fu_946(7),
      R => '0'
    );
\tmp_V_52_fu_946_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292210215_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_52_fu_946(8),
      R => '0'
    );
\tmp_V_52_fu_946_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292210215_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_52_fu_946(9),
      R => '0'
    );
\tmp_V_53_fu_950[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I3 => \tmp_V_53_fu_950[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292211217_out
    );
\tmp_V_53_fu_950[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(5),
      I1 => \tmp_V_41_fu_902[15]_i_3_n_1\,
      I2 => sf_1_fu_738_reg(4),
      I3 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I4 => sf_1_fu_738_reg(2),
      O => \tmp_V_53_fu_950[15]_i_2_n_1\
    );
\tmp_V_53_fu_950_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292211217_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_53_fu_950(0),
      R => '0'
    );
\tmp_V_53_fu_950_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292211217_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_53_fu_950(10),
      R => '0'
    );
\tmp_V_53_fu_950_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292211217_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_53_fu_950(11),
      R => '0'
    );
\tmp_V_53_fu_950_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292211217_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_53_fu_950(12),
      R => '0'
    );
\tmp_V_53_fu_950_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292211217_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_53_fu_950(13),
      R => '0'
    );
\tmp_V_53_fu_950_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292211217_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_53_fu_950(14),
      R => '0'
    );
\tmp_V_53_fu_950_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292211217_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_53_fu_950(15),
      R => '0'
    );
\tmp_V_53_fu_950_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292211217_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_53_fu_950(1),
      R => '0'
    );
\tmp_V_53_fu_950_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292211217_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_53_fu_950(2),
      R => '0'
    );
\tmp_V_53_fu_950_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292211217_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_53_fu_950(3),
      R => '0'
    );
\tmp_V_53_fu_950_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292211217_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_53_fu_950(4),
      R => '0'
    );
\tmp_V_53_fu_950_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292211217_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_53_fu_950(5),
      R => '0'
    );
\tmp_V_53_fu_950_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292211217_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_53_fu_950(6),
      R => '0'
    );
\tmp_V_53_fu_950_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292211217_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_53_fu_950(7),
      R => '0'
    );
\tmp_V_53_fu_950_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292211217_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_53_fu_950(8),
      R => '0'
    );
\tmp_V_53_fu_950_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292211217_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_53_fu_950(9),
      R => '0'
    );
\tmp_V_54_fu_954[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_53_fu_950[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292212219_out
    );
\tmp_V_54_fu_954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292212219_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_54_fu_954(0),
      R => '0'
    );
\tmp_V_54_fu_954_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292212219_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_54_fu_954(10),
      R => '0'
    );
\tmp_V_54_fu_954_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292212219_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_54_fu_954(11),
      R => '0'
    );
\tmp_V_54_fu_954_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292212219_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_54_fu_954(12),
      R => '0'
    );
\tmp_V_54_fu_954_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292212219_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_54_fu_954(13),
      R => '0'
    );
\tmp_V_54_fu_954_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292212219_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_54_fu_954(14),
      R => '0'
    );
\tmp_V_54_fu_954_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292212219_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_54_fu_954(15),
      R => '0'
    );
\tmp_V_54_fu_954_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292212219_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_54_fu_954(1),
      R => '0'
    );
\tmp_V_54_fu_954_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292212219_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_54_fu_954(2),
      R => '0'
    );
\tmp_V_54_fu_954_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292212219_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_54_fu_954(3),
      R => '0'
    );
\tmp_V_54_fu_954_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292212219_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_54_fu_954(4),
      R => '0'
    );
\tmp_V_54_fu_954_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292212219_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_54_fu_954(5),
      R => '0'
    );
\tmp_V_54_fu_954_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292212219_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_54_fu_954(6),
      R => '0'
    );
\tmp_V_54_fu_954_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292212219_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_54_fu_954(7),
      R => '0'
    );
\tmp_V_54_fu_954_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292212219_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_54_fu_954(8),
      R => '0'
    );
\tmp_V_54_fu_954_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292212219_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_54_fu_954(9),
      R => '0'
    );
\tmp_V_55_fu_958[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_53_fu_950[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292213221_out
    );
\tmp_V_55_fu_958_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292213221_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_55_fu_958(0),
      R => '0'
    );
\tmp_V_55_fu_958_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292213221_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_55_fu_958(10),
      R => '0'
    );
\tmp_V_55_fu_958_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292213221_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_55_fu_958(11),
      R => '0'
    );
\tmp_V_55_fu_958_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292213221_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_55_fu_958(12),
      R => '0'
    );
\tmp_V_55_fu_958_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292213221_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_55_fu_958(13),
      R => '0'
    );
\tmp_V_55_fu_958_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292213221_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_55_fu_958(14),
      R => '0'
    );
\tmp_V_55_fu_958_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292213221_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_55_fu_958(15),
      R => '0'
    );
\tmp_V_55_fu_958_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292213221_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_55_fu_958(1),
      R => '0'
    );
\tmp_V_55_fu_958_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292213221_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_55_fu_958(2),
      R => '0'
    );
\tmp_V_55_fu_958_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292213221_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_55_fu_958(3),
      R => '0'
    );
\tmp_V_55_fu_958_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292213221_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_55_fu_958(4),
      R => '0'
    );
\tmp_V_55_fu_958_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292213221_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_55_fu_958(5),
      R => '0'
    );
\tmp_V_55_fu_958_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292213221_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_55_fu_958(6),
      R => '0'
    );
\tmp_V_55_fu_958_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292213221_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_55_fu_958(7),
      R => '0'
    );
\tmp_V_55_fu_958_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292213221_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_55_fu_958(8),
      R => '0'
    );
\tmp_V_55_fu_958_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292213221_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_55_fu_958(9),
      R => '0'
    );
\tmp_V_56_fu_962[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I1 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_53_fu_950[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292214223_out
    );
\tmp_V_56_fu_962_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292214223_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_56_fu_962(0),
      R => '0'
    );
\tmp_V_56_fu_962_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292214223_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_56_fu_962(10),
      R => '0'
    );
\tmp_V_56_fu_962_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292214223_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_56_fu_962(11),
      R => '0'
    );
\tmp_V_56_fu_962_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292214223_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_56_fu_962(12),
      R => '0'
    );
\tmp_V_56_fu_962_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292214223_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_56_fu_962(13),
      R => '0'
    );
\tmp_V_56_fu_962_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292214223_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_56_fu_962(14),
      R => '0'
    );
\tmp_V_56_fu_962_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292214223_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_56_fu_962(15),
      R => '0'
    );
\tmp_V_56_fu_962_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292214223_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_56_fu_962(1),
      R => '0'
    );
\tmp_V_56_fu_962_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292214223_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_56_fu_962(2),
      R => '0'
    );
\tmp_V_56_fu_962_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292214223_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_56_fu_962(3),
      R => '0'
    );
\tmp_V_56_fu_962_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292214223_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_56_fu_962(4),
      R => '0'
    );
\tmp_V_56_fu_962_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292214223_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_56_fu_962(5),
      R => '0'
    );
\tmp_V_56_fu_962_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292214223_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_56_fu_962(6),
      R => '0'
    );
\tmp_V_56_fu_962_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292214223_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_56_fu_962(7),
      R => '0'
    );
\tmp_V_56_fu_962_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292214223_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_56_fu_962(8),
      R => '0'
    );
\tmp_V_56_fu_962_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292214223_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_56_fu_962(9),
      R => '0'
    );
\tmp_V_57_fu_966[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I3 => \tmp_V_57_fu_966[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292215225_out
    );
\tmp_V_57_fu_966[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => sf_1_fu_738_reg(5),
      I3 => \tmp_V_41_fu_902[15]_i_3_n_1\,
      I4 => sf_1_fu_738_reg(4),
      O => \tmp_V_57_fu_966[15]_i_2_n_1\
    );
\tmp_V_57_fu_966_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292215225_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_57_fu_966(0),
      R => '0'
    );
\tmp_V_57_fu_966_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292215225_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_57_fu_966(10),
      R => '0'
    );
\tmp_V_57_fu_966_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292215225_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_57_fu_966(11),
      R => '0'
    );
\tmp_V_57_fu_966_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292215225_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_57_fu_966(12),
      R => '0'
    );
\tmp_V_57_fu_966_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292215225_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_57_fu_966(13),
      R => '0'
    );
\tmp_V_57_fu_966_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292215225_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_57_fu_966(14),
      R => '0'
    );
\tmp_V_57_fu_966_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292215225_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_57_fu_966(15),
      R => '0'
    );
\tmp_V_57_fu_966_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292215225_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_57_fu_966(1),
      R => '0'
    );
\tmp_V_57_fu_966_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292215225_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_57_fu_966(2),
      R => '0'
    );
\tmp_V_57_fu_966_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292215225_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_57_fu_966(3),
      R => '0'
    );
\tmp_V_57_fu_966_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292215225_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_57_fu_966(4),
      R => '0'
    );
\tmp_V_57_fu_966_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292215225_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_57_fu_966(5),
      R => '0'
    );
\tmp_V_57_fu_966_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292215225_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_57_fu_966(6),
      R => '0'
    );
\tmp_V_57_fu_966_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292215225_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_57_fu_966(7),
      R => '0'
    );
\tmp_V_57_fu_966_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292215225_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_57_fu_966(8),
      R => '0'
    );
\tmp_V_57_fu_966_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292215225_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_57_fu_966(9),
      R => '0'
    );
\tmp_V_58_fu_970[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_57_fu_966[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292216227_out
    );
\tmp_V_58_fu_970_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292216227_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_58_fu_970(0),
      R => '0'
    );
\tmp_V_58_fu_970_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292216227_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_58_fu_970(10),
      R => '0'
    );
\tmp_V_58_fu_970_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292216227_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_58_fu_970(11),
      R => '0'
    );
\tmp_V_58_fu_970_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292216227_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_58_fu_970(12),
      R => '0'
    );
\tmp_V_58_fu_970_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292216227_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_58_fu_970(13),
      R => '0'
    );
\tmp_V_58_fu_970_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292216227_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_58_fu_970(14),
      R => '0'
    );
\tmp_V_58_fu_970_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292216227_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_58_fu_970(15),
      R => '0'
    );
\tmp_V_58_fu_970_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292216227_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_58_fu_970(1),
      R => '0'
    );
\tmp_V_58_fu_970_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292216227_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_58_fu_970(2),
      R => '0'
    );
\tmp_V_58_fu_970_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292216227_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_58_fu_970(3),
      R => '0'
    );
\tmp_V_58_fu_970_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292216227_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_58_fu_970(4),
      R => '0'
    );
\tmp_V_58_fu_970_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292216227_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_58_fu_970(5),
      R => '0'
    );
\tmp_V_58_fu_970_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292216227_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_58_fu_970(6),
      R => '0'
    );
\tmp_V_58_fu_970_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292216227_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_58_fu_970(7),
      R => '0'
    );
\tmp_V_58_fu_970_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292216227_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_58_fu_970(8),
      R => '0'
    );
\tmp_V_58_fu_970_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292216227_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_58_fu_970(9),
      R => '0'
    );
\tmp_V_59_fu_974[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_57_fu_966[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292217229_out
    );
\tmp_V_59_fu_974_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292217229_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_59_fu_974(0),
      R => '0'
    );
\tmp_V_59_fu_974_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292217229_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_59_fu_974(10),
      R => '0'
    );
\tmp_V_59_fu_974_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292217229_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_59_fu_974(11),
      R => '0'
    );
\tmp_V_59_fu_974_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292217229_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_59_fu_974(12),
      R => '0'
    );
\tmp_V_59_fu_974_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292217229_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_59_fu_974(13),
      R => '0'
    );
\tmp_V_59_fu_974_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292217229_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_59_fu_974(14),
      R => '0'
    );
\tmp_V_59_fu_974_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292217229_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_59_fu_974(15),
      R => '0'
    );
\tmp_V_59_fu_974_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292217229_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_59_fu_974(1),
      R => '0'
    );
\tmp_V_59_fu_974_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292217229_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_59_fu_974(2),
      R => '0'
    );
\tmp_V_59_fu_974_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292217229_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_59_fu_974(3),
      R => '0'
    );
\tmp_V_59_fu_974_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292217229_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_59_fu_974(4),
      R => '0'
    );
\tmp_V_59_fu_974_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292217229_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_59_fu_974(5),
      R => '0'
    );
\tmp_V_59_fu_974_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292217229_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_59_fu_974(6),
      R => '0'
    );
\tmp_V_59_fu_974_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292217229_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_59_fu_974(7),
      R => '0'
    );
\tmp_V_59_fu_974_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292217229_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_59_fu_974(8),
      R => '0'
    );
\tmp_V_59_fu_974_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292217229_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_59_fu_974(9),
      R => '0'
    );
\tmp_V_5_fu_758[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I3 => \tmp_V_5_fu_758[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292163
    );
\tmp_V_5_fu_758[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \tmp_V_fu_742[15]_i_4_n_1\,
      I1 => sf_1_fu_738_reg(6),
      I2 => sf_1_fu_738_reg(7),
      I3 => sf_1_fu_738_reg(8),
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_5_fu_758[15]_i_2_n_1\
    );
\tmp_V_5_fu_758_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292163,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_5_fu_758(0),
      R => '0'
    );
\tmp_V_5_fu_758_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292163,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_5_fu_758(10),
      R => '0'
    );
\tmp_V_5_fu_758_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292163,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_5_fu_758(11),
      R => '0'
    );
\tmp_V_5_fu_758_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292163,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_5_fu_758(12),
      R => '0'
    );
\tmp_V_5_fu_758_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292163,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_5_fu_758(13),
      R => '0'
    );
\tmp_V_5_fu_758_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292163,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_5_fu_758(14),
      R => '0'
    );
\tmp_V_5_fu_758_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292163,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_5_fu_758(15),
      R => '0'
    );
\tmp_V_5_fu_758_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292163,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_5_fu_758(1),
      R => '0'
    );
\tmp_V_5_fu_758_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292163,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_5_fu_758(2),
      R => '0'
    );
\tmp_V_5_fu_758_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292163,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_5_fu_758(3),
      R => '0'
    );
\tmp_V_5_fu_758_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292163,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_5_fu_758(4),
      R => '0'
    );
\tmp_V_5_fu_758_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292163,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_5_fu_758(5),
      R => '0'
    );
\tmp_V_5_fu_758_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292163,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_5_fu_758(6),
      R => '0'
    );
\tmp_V_5_fu_758_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292163,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_5_fu_758(7),
      R => '0'
    );
\tmp_V_5_fu_758_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292163,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_5_fu_758(8),
      R => '0'
    );
\tmp_V_5_fu_758_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292163,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_5_fu_758(9),
      R => '0'
    );
\tmp_V_60_fu_978[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I1 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_57_fu_966[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292218231_out
    );
\tmp_V_60_fu_978_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292218231_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_60_fu_978(0),
      R => '0'
    );
\tmp_V_60_fu_978_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292218231_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_60_fu_978(10),
      R => '0'
    );
\tmp_V_60_fu_978_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292218231_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_60_fu_978(11),
      R => '0'
    );
\tmp_V_60_fu_978_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292218231_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_60_fu_978(12),
      R => '0'
    );
\tmp_V_60_fu_978_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292218231_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_60_fu_978(13),
      R => '0'
    );
\tmp_V_60_fu_978_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292218231_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_60_fu_978(14),
      R => '0'
    );
\tmp_V_60_fu_978_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292218231_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_60_fu_978(15),
      R => '0'
    );
\tmp_V_60_fu_978_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292218231_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_60_fu_978(1),
      R => '0'
    );
\tmp_V_60_fu_978_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292218231_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_60_fu_978(2),
      R => '0'
    );
\tmp_V_60_fu_978_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292218231_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_60_fu_978(3),
      R => '0'
    );
\tmp_V_60_fu_978_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292218231_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_60_fu_978(4),
      R => '0'
    );
\tmp_V_60_fu_978_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292218231_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_60_fu_978(5),
      R => '0'
    );
\tmp_V_60_fu_978_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292218231_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_60_fu_978(6),
      R => '0'
    );
\tmp_V_60_fu_978_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292218231_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_60_fu_978(7),
      R => '0'
    );
\tmp_V_60_fu_978_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292218231_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_60_fu_978(8),
      R => '0'
    );
\tmp_V_60_fu_978_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292218231_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_60_fu_978(9),
      R => '0'
    );
\tmp_V_61_fu_982[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I3 => \tmp_V_61_fu_982[15]_i_2_n_1\,
      O => \tmp_V_61_fu_982[15]_i_1_n_1\
    );
\tmp_V_61_fu_982[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => sf_1_fu_738_reg(5),
      I3 => \tmp_V_41_fu_902[15]_i_3_n_1\,
      I4 => sf_1_fu_738_reg(4),
      O => \tmp_V_61_fu_982[15]_i_2_n_1\
    );
\tmp_V_61_fu_982_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_61_fu_982[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_61_fu_982(0),
      R => '0'
    );
\tmp_V_61_fu_982_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_61_fu_982[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_61_fu_982(10),
      R => '0'
    );
\tmp_V_61_fu_982_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_61_fu_982[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_61_fu_982(11),
      R => '0'
    );
\tmp_V_61_fu_982_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_61_fu_982[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_61_fu_982(12),
      R => '0'
    );
\tmp_V_61_fu_982_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_61_fu_982[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_61_fu_982(13),
      R => '0'
    );
\tmp_V_61_fu_982_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_61_fu_982[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_61_fu_982(14),
      R => '0'
    );
\tmp_V_61_fu_982_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_61_fu_982[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_61_fu_982(15),
      R => '0'
    );
\tmp_V_61_fu_982_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_61_fu_982[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_61_fu_982(1),
      R => '0'
    );
\tmp_V_61_fu_982_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_61_fu_982[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_61_fu_982(2),
      R => '0'
    );
\tmp_V_61_fu_982_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_61_fu_982[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_61_fu_982(3),
      R => '0'
    );
\tmp_V_61_fu_982_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_61_fu_982[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_61_fu_982(4),
      R => '0'
    );
\tmp_V_61_fu_982_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_61_fu_982[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_61_fu_982(5),
      R => '0'
    );
\tmp_V_61_fu_982_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_61_fu_982[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_61_fu_982(6),
      R => '0'
    );
\tmp_V_61_fu_982_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_61_fu_982[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_61_fu_982(7),
      R => '0'
    );
\tmp_V_61_fu_982_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_61_fu_982[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_61_fu_982(8),
      R => '0'
    );
\tmp_V_61_fu_982_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_61_fu_982[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_61_fu_982(9),
      R => '0'
    );
\tmp_V_62_fu_986[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_61_fu_982[15]_i_2_n_1\,
      O => \tmp_V_62_fu_986[15]_i_1_n_1\
    );
\tmp_V_62_fu_986_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_62_fu_986[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_62_fu_986(0),
      R => '0'
    );
\tmp_V_62_fu_986_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_62_fu_986[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_62_fu_986(10),
      R => '0'
    );
\tmp_V_62_fu_986_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_62_fu_986[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_62_fu_986(11),
      R => '0'
    );
\tmp_V_62_fu_986_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_62_fu_986[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_62_fu_986(12),
      R => '0'
    );
\tmp_V_62_fu_986_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_62_fu_986[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_62_fu_986(13),
      R => '0'
    );
\tmp_V_62_fu_986_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_62_fu_986[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_62_fu_986(14),
      R => '0'
    );
\tmp_V_62_fu_986_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_62_fu_986[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_62_fu_986(15),
      R => '0'
    );
\tmp_V_62_fu_986_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_62_fu_986[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_62_fu_986(1),
      R => '0'
    );
\tmp_V_62_fu_986_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_62_fu_986[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_62_fu_986(2),
      R => '0'
    );
\tmp_V_62_fu_986_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_62_fu_986[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_62_fu_986(3),
      R => '0'
    );
\tmp_V_62_fu_986_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_62_fu_986[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_62_fu_986(4),
      R => '0'
    );
\tmp_V_62_fu_986_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_62_fu_986[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_62_fu_986(5),
      R => '0'
    );
\tmp_V_62_fu_986_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_62_fu_986[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_62_fu_986(6),
      R => '0'
    );
\tmp_V_62_fu_986_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_62_fu_986[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_62_fu_986(7),
      R => '0'
    );
\tmp_V_62_fu_986_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_62_fu_986[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_62_fu_986(8),
      R => '0'
    );
\tmp_V_62_fu_986_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_62_fu_986[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_62_fu_986(9),
      R => '0'
    );
\tmp_V_63_fu_990[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_61_fu_982[15]_i_2_n_1\,
      O => \tmp_V_63_fu_990[15]_i_1_n_1\
    );
\tmp_V_63_fu_990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_63_fu_990[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_63_fu_990(0),
      R => '0'
    );
\tmp_V_63_fu_990_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_63_fu_990[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_63_fu_990(10),
      R => '0'
    );
\tmp_V_63_fu_990_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_63_fu_990[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_63_fu_990(11),
      R => '0'
    );
\tmp_V_63_fu_990_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_63_fu_990[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_63_fu_990(12),
      R => '0'
    );
\tmp_V_63_fu_990_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_63_fu_990[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_63_fu_990(13),
      R => '0'
    );
\tmp_V_63_fu_990_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_63_fu_990[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_63_fu_990(14),
      R => '0'
    );
\tmp_V_63_fu_990_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_63_fu_990[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_63_fu_990(15),
      R => '0'
    );
\tmp_V_63_fu_990_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_63_fu_990[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_63_fu_990(1),
      R => '0'
    );
\tmp_V_63_fu_990_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_63_fu_990[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_63_fu_990(2),
      R => '0'
    );
\tmp_V_63_fu_990_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_63_fu_990[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_63_fu_990(3),
      R => '0'
    );
\tmp_V_63_fu_990_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_63_fu_990[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_63_fu_990(4),
      R => '0'
    );
\tmp_V_63_fu_990_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_63_fu_990[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_63_fu_990(5),
      R => '0'
    );
\tmp_V_63_fu_990_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_63_fu_990[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_63_fu_990(6),
      R => '0'
    );
\tmp_V_63_fu_990_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_63_fu_990[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_63_fu_990(7),
      R => '0'
    );
\tmp_V_63_fu_990_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_63_fu_990[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_63_fu_990(8),
      R => '0'
    );
\tmp_V_63_fu_990_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_63_fu_990[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_63_fu_990(9),
      R => '0'
    );
\tmp_V_64_fu_994[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__5_n_1\,
      I1 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_61_fu_982[15]_i_2_n_1\,
      O => \tmp_V_64_fu_994[15]_i_1_n_1\
    );
\tmp_V_64_fu_994_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_64_fu_994[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_64_fu_994(0),
      R => '0'
    );
\tmp_V_64_fu_994_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_64_fu_994[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_64_fu_994(10),
      R => '0'
    );
\tmp_V_64_fu_994_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_64_fu_994[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_64_fu_994(11),
      R => '0'
    );
\tmp_V_64_fu_994_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_64_fu_994[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_64_fu_994(12),
      R => '0'
    );
\tmp_V_64_fu_994_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_64_fu_994[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_64_fu_994(13),
      R => '0'
    );
\tmp_V_64_fu_994_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_64_fu_994[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_64_fu_994(14),
      R => '0'
    );
\tmp_V_64_fu_994_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_64_fu_994[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_64_fu_994(15),
      R => '0'
    );
\tmp_V_64_fu_994_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_64_fu_994[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_64_fu_994(1),
      R => '0'
    );
\tmp_V_64_fu_994_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_64_fu_994[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_64_fu_994(2),
      R => '0'
    );
\tmp_V_64_fu_994_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_64_fu_994[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_64_fu_994(3),
      R => '0'
    );
\tmp_V_64_fu_994_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_64_fu_994[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_64_fu_994(4),
      R => '0'
    );
\tmp_V_64_fu_994_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_64_fu_994[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_64_fu_994(5),
      R => '0'
    );
\tmp_V_64_fu_994_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_64_fu_994[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_64_fu_994(6),
      R => '0'
    );
\tmp_V_64_fu_994_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_64_fu_994[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_64_fu_994(7),
      R => '0'
    );
\tmp_V_64_fu_994_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_64_fu_994[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_64_fu_994(8),
      R => '0'
    );
\tmp_V_64_fu_994_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_64_fu_994[15]_i_1_n_1\,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_64_fu_994(9),
      R => '0'
    );
\tmp_V_65_fu_998[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I3 => \tmp_V_65_fu_998[15]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292223241_out
    );
\tmp_V_65_fu_998[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => threshs_m_thresholds_4_U_n_5,
      I1 => \p_Result_1_1_1_reg_8957_reg[0]_0\(32),
      I2 => \p_Result_1_1_1_reg_8957_reg[0]_1\(16),
      I3 => threshs_m_thresholds_4_U_n_3,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => threshs_m_thresholds_4_U_n_4,
      O => \^odata_reg[32]\
    );
\tmp_V_65_fu_998[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \tmp_V_fu_742[15]_i_4_n_1\,
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(6),
      I4 => sf_1_fu_738_reg(7),
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => \tmp_V_65_fu_998[15]_i_3_n_1\
    );
\tmp_V_65_fu_998_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292223241_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_65_fu_998(0),
      R => '0'
    );
\tmp_V_65_fu_998_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292223241_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_65_fu_998(10),
      R => '0'
    );
\tmp_V_65_fu_998_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292223241_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_65_fu_998(11),
      R => '0'
    );
\tmp_V_65_fu_998_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292223241_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_65_fu_998(12),
      R => '0'
    );
\tmp_V_65_fu_998_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292223241_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_65_fu_998(13),
      R => '0'
    );
\tmp_V_65_fu_998_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292223241_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_65_fu_998(14),
      R => '0'
    );
\tmp_V_65_fu_998_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292223241_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_65_fu_998(15),
      R => '0'
    );
\tmp_V_65_fu_998_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292223241_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_65_fu_998(1),
      R => '0'
    );
\tmp_V_65_fu_998_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292223241_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_65_fu_998(2),
      R => '0'
    );
\tmp_V_65_fu_998_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292223241_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_65_fu_998(3),
      R => '0'
    );
\tmp_V_65_fu_998_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292223241_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_65_fu_998(4),
      R => '0'
    );
\tmp_V_65_fu_998_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292223241_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_65_fu_998(5),
      R => '0'
    );
\tmp_V_65_fu_998_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292223241_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_65_fu_998(6),
      R => '0'
    );
\tmp_V_65_fu_998_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292223241_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_65_fu_998(7),
      R => '0'
    );
\tmp_V_65_fu_998_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292223241_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_65_fu_998(8),
      R => '0'
    );
\tmp_V_65_fu_998_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292223241_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_65_fu_998(9),
      R => '0'
    );
\tmp_V_66_fu_1002[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_65_fu_998[15]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292224243_out
    );
\tmp_V_66_fu_1002_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292224243_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_66_fu_1002(0),
      R => '0'
    );
\tmp_V_66_fu_1002_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292224243_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_66_fu_1002(10),
      R => '0'
    );
\tmp_V_66_fu_1002_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292224243_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_66_fu_1002(11),
      R => '0'
    );
\tmp_V_66_fu_1002_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292224243_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_66_fu_1002(12),
      R => '0'
    );
\tmp_V_66_fu_1002_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292224243_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_66_fu_1002(13),
      R => '0'
    );
\tmp_V_66_fu_1002_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292224243_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_66_fu_1002(14),
      R => '0'
    );
\tmp_V_66_fu_1002_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292224243_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_66_fu_1002(15),
      R => '0'
    );
\tmp_V_66_fu_1002_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292224243_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_66_fu_1002(1),
      R => '0'
    );
\tmp_V_66_fu_1002_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292224243_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_66_fu_1002(2),
      R => '0'
    );
\tmp_V_66_fu_1002_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292224243_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_66_fu_1002(3),
      R => '0'
    );
\tmp_V_66_fu_1002_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292224243_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_66_fu_1002(4),
      R => '0'
    );
\tmp_V_66_fu_1002_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292224243_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_66_fu_1002(5),
      R => '0'
    );
\tmp_V_66_fu_1002_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292224243_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_66_fu_1002(6),
      R => '0'
    );
\tmp_V_66_fu_1002_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292224243_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_66_fu_1002(7),
      R => '0'
    );
\tmp_V_66_fu_1002_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292224243_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_66_fu_1002(8),
      R => '0'
    );
\tmp_V_66_fu_1002_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292224243_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_66_fu_1002(9),
      R => '0'
    );
\tmp_V_67_fu_1006[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_65_fu_998[15]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292225245_out
    );
\tmp_V_67_fu_1006_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292225245_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_67_fu_1006(0),
      R => '0'
    );
\tmp_V_67_fu_1006_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292225245_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_67_fu_1006(10),
      R => '0'
    );
\tmp_V_67_fu_1006_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292225245_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_67_fu_1006(11),
      R => '0'
    );
\tmp_V_67_fu_1006_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292225245_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_67_fu_1006(12),
      R => '0'
    );
\tmp_V_67_fu_1006_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292225245_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_67_fu_1006(13),
      R => '0'
    );
\tmp_V_67_fu_1006_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292225245_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_67_fu_1006(14),
      R => '0'
    );
\tmp_V_67_fu_1006_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292225245_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_67_fu_1006(15),
      R => '0'
    );
\tmp_V_67_fu_1006_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292225245_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_67_fu_1006(1),
      R => '0'
    );
\tmp_V_67_fu_1006_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292225245_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_67_fu_1006(2),
      R => '0'
    );
\tmp_V_67_fu_1006_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292225245_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_67_fu_1006(3),
      R => '0'
    );
\tmp_V_67_fu_1006_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292225245_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_67_fu_1006(4),
      R => '0'
    );
\tmp_V_67_fu_1006_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292225245_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_67_fu_1006(5),
      R => '0'
    );
\tmp_V_67_fu_1006_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292225245_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_67_fu_1006(6),
      R => '0'
    );
\tmp_V_67_fu_1006_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292225245_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_67_fu_1006(7),
      R => '0'
    );
\tmp_V_67_fu_1006_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292225245_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_67_fu_1006(8),
      R => '0'
    );
\tmp_V_67_fu_1006_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292225245_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_67_fu_1006(9),
      R => '0'
    );
\tmp_V_68_fu_1010[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_65_fu_998[15]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292226247_out
    );
\tmp_V_68_fu_1010_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292226247_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_68_fu_1010(0),
      R => '0'
    );
\tmp_V_68_fu_1010_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292226247_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_68_fu_1010(10),
      R => '0'
    );
\tmp_V_68_fu_1010_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292226247_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_68_fu_1010(11),
      R => '0'
    );
\tmp_V_68_fu_1010_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292226247_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_68_fu_1010(12),
      R => '0'
    );
\tmp_V_68_fu_1010_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292226247_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_68_fu_1010(13),
      R => '0'
    );
\tmp_V_68_fu_1010_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292226247_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_68_fu_1010(14),
      R => '0'
    );
\tmp_V_68_fu_1010_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292226247_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_68_fu_1010(15),
      R => '0'
    );
\tmp_V_68_fu_1010_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292226247_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_68_fu_1010(1),
      R => '0'
    );
\tmp_V_68_fu_1010_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292226247_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_68_fu_1010(2),
      R => '0'
    );
\tmp_V_68_fu_1010_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292226247_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_68_fu_1010(3),
      R => '0'
    );
\tmp_V_68_fu_1010_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292226247_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_68_fu_1010(4),
      R => '0'
    );
\tmp_V_68_fu_1010_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292226247_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_68_fu_1010(5),
      R => '0'
    );
\tmp_V_68_fu_1010_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292226247_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_68_fu_1010(6),
      R => '0'
    );
\tmp_V_68_fu_1010_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292226247_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_68_fu_1010(7),
      R => '0'
    );
\tmp_V_68_fu_1010_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292226247_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_68_fu_1010(8),
      R => '0'
    );
\tmp_V_68_fu_1010_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292226247_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_68_fu_1010(9),
      R => '0'
    );
\tmp_V_69_fu_1014[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I3 => \tmp_V_69_fu_1014[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292227249_out
    );
\tmp_V_69_fu_1014[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \tmp_V_fu_742[15]_i_4_n_1\,
      I1 => sf_1_fu_738_reg(8),
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(7),
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_69_fu_1014[15]_i_2_n_1\
    );
\tmp_V_69_fu_1014_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292227249_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_69_fu_1014(0),
      R => '0'
    );
\tmp_V_69_fu_1014_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292227249_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_69_fu_1014(10),
      R => '0'
    );
\tmp_V_69_fu_1014_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292227249_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_69_fu_1014(11),
      R => '0'
    );
\tmp_V_69_fu_1014_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292227249_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_69_fu_1014(12),
      R => '0'
    );
\tmp_V_69_fu_1014_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292227249_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_69_fu_1014(13),
      R => '0'
    );
\tmp_V_69_fu_1014_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292227249_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_69_fu_1014(14),
      R => '0'
    );
\tmp_V_69_fu_1014_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292227249_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_69_fu_1014(15),
      R => '0'
    );
\tmp_V_69_fu_1014_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292227249_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_69_fu_1014(1),
      R => '0'
    );
\tmp_V_69_fu_1014_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292227249_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_69_fu_1014(2),
      R => '0'
    );
\tmp_V_69_fu_1014_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292227249_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_69_fu_1014(3),
      R => '0'
    );
\tmp_V_69_fu_1014_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292227249_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_69_fu_1014(4),
      R => '0'
    );
\tmp_V_69_fu_1014_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292227249_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_69_fu_1014(5),
      R => '0'
    );
\tmp_V_69_fu_1014_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292227249_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_69_fu_1014(6),
      R => '0'
    );
\tmp_V_69_fu_1014_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292227249_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_69_fu_1014(7),
      R => '0'
    );
\tmp_V_69_fu_1014_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292227249_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_69_fu_1014(8),
      R => '0'
    );
\tmp_V_69_fu_1014_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292227249_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_69_fu_1014(9),
      R => '0'
    );
\tmp_V_6_fu_762[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \tmp_V_5_fu_758[15]_i_2_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292164
    );
\tmp_V_6_fu_762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292164,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_6_fu_762(0),
      R => '0'
    );
\tmp_V_6_fu_762_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292164,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_6_fu_762(10),
      R => '0'
    );
\tmp_V_6_fu_762_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292164,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_6_fu_762(11),
      R => '0'
    );
\tmp_V_6_fu_762_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292164,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_6_fu_762(12),
      R => '0'
    );
\tmp_V_6_fu_762_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292164,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_6_fu_762(13),
      R => '0'
    );
\tmp_V_6_fu_762_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292164,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_6_fu_762(14),
      R => '0'
    );
\tmp_V_6_fu_762_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292164,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_6_fu_762(15),
      R => '0'
    );
\tmp_V_6_fu_762_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292164,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_6_fu_762(1),
      R => '0'
    );
\tmp_V_6_fu_762_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292164,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_6_fu_762(2),
      R => '0'
    );
\tmp_V_6_fu_762_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292164,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_6_fu_762(3),
      R => '0'
    );
\tmp_V_6_fu_762_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292164,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_6_fu_762(4),
      R => '0'
    );
\tmp_V_6_fu_762_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292164,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_6_fu_762(5),
      R => '0'
    );
\tmp_V_6_fu_762_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292164,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_6_fu_762(6),
      R => '0'
    );
\tmp_V_6_fu_762_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292164,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_6_fu_762(7),
      R => '0'
    );
\tmp_V_6_fu_762_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292164,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_6_fu_762(8),
      R => '0'
    );
\tmp_V_6_fu_762_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292164,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_6_fu_762(9),
      R => '0'
    );
\tmp_V_70_fu_1018[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_69_fu_1014[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292228251_out
    );
\tmp_V_70_fu_1018_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292228251_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_70_fu_1018(0),
      R => '0'
    );
\tmp_V_70_fu_1018_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292228251_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_70_fu_1018(10),
      R => '0'
    );
\tmp_V_70_fu_1018_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292228251_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_70_fu_1018(11),
      R => '0'
    );
\tmp_V_70_fu_1018_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292228251_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_70_fu_1018(12),
      R => '0'
    );
\tmp_V_70_fu_1018_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292228251_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_70_fu_1018(13),
      R => '0'
    );
\tmp_V_70_fu_1018_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292228251_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_70_fu_1018(14),
      R => '0'
    );
\tmp_V_70_fu_1018_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292228251_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_70_fu_1018(15),
      R => '0'
    );
\tmp_V_70_fu_1018_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292228251_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_70_fu_1018(1),
      R => '0'
    );
\tmp_V_70_fu_1018_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292228251_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_70_fu_1018(2),
      R => '0'
    );
\tmp_V_70_fu_1018_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292228251_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_70_fu_1018(3),
      R => '0'
    );
\tmp_V_70_fu_1018_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292228251_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_70_fu_1018(4),
      R => '0'
    );
\tmp_V_70_fu_1018_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292228251_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_70_fu_1018(5),
      R => '0'
    );
\tmp_V_70_fu_1018_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292228251_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_70_fu_1018(6),
      R => '0'
    );
\tmp_V_70_fu_1018_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292228251_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_70_fu_1018(7),
      R => '0'
    );
\tmp_V_70_fu_1018_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292228251_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_70_fu_1018(8),
      R => '0'
    );
\tmp_V_70_fu_1018_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292228251_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_70_fu_1018(9),
      R => '0'
    );
\tmp_V_71_fu_1022[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_69_fu_1014[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292229253_out
    );
\tmp_V_71_fu_1022_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292229253_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_71_fu_1022(0),
      R => '0'
    );
\tmp_V_71_fu_1022_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292229253_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_71_fu_1022(10),
      R => '0'
    );
\tmp_V_71_fu_1022_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292229253_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_71_fu_1022(11),
      R => '0'
    );
\tmp_V_71_fu_1022_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292229253_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_71_fu_1022(12),
      R => '0'
    );
\tmp_V_71_fu_1022_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292229253_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_71_fu_1022(13),
      R => '0'
    );
\tmp_V_71_fu_1022_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292229253_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_71_fu_1022(14),
      R => '0'
    );
\tmp_V_71_fu_1022_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292229253_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_71_fu_1022(15),
      R => '0'
    );
\tmp_V_71_fu_1022_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292229253_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_71_fu_1022(1),
      R => '0'
    );
\tmp_V_71_fu_1022_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292229253_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_71_fu_1022(2),
      R => '0'
    );
\tmp_V_71_fu_1022_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292229253_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_71_fu_1022(3),
      R => '0'
    );
\tmp_V_71_fu_1022_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292229253_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_71_fu_1022(4),
      R => '0'
    );
\tmp_V_71_fu_1022_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292229253_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_71_fu_1022(5),
      R => '0'
    );
\tmp_V_71_fu_1022_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292229253_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_71_fu_1022(6),
      R => '0'
    );
\tmp_V_71_fu_1022_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292229253_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_71_fu_1022(7),
      R => '0'
    );
\tmp_V_71_fu_1022_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292229253_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_71_fu_1022(8),
      R => '0'
    );
\tmp_V_71_fu_1022_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292229253_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_71_fu_1022(9),
      R => '0'
    );
\tmp_V_72_fu_1026[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_69_fu_1014[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292230255_out
    );
\tmp_V_72_fu_1026_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292230255_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_72_fu_1026(0),
      R => '0'
    );
\tmp_V_72_fu_1026_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292230255_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_72_fu_1026(10),
      R => '0'
    );
\tmp_V_72_fu_1026_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292230255_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_72_fu_1026(11),
      R => '0'
    );
\tmp_V_72_fu_1026_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292230255_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_72_fu_1026(12),
      R => '0'
    );
\tmp_V_72_fu_1026_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292230255_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_72_fu_1026(13),
      R => '0'
    );
\tmp_V_72_fu_1026_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292230255_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_72_fu_1026(14),
      R => '0'
    );
\tmp_V_72_fu_1026_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292230255_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_72_fu_1026(15),
      R => '0'
    );
\tmp_V_72_fu_1026_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292230255_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_72_fu_1026(1),
      R => '0'
    );
\tmp_V_72_fu_1026_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292230255_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_72_fu_1026(2),
      R => '0'
    );
\tmp_V_72_fu_1026_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292230255_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_72_fu_1026(3),
      R => '0'
    );
\tmp_V_72_fu_1026_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292230255_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_72_fu_1026(4),
      R => '0'
    );
\tmp_V_72_fu_1026_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292230255_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_72_fu_1026(5),
      R => '0'
    );
\tmp_V_72_fu_1026_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292230255_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_72_fu_1026(6),
      R => '0'
    );
\tmp_V_72_fu_1026_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292230255_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_72_fu_1026(7),
      R => '0'
    );
\tmp_V_72_fu_1026_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292230255_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_72_fu_1026(8),
      R => '0'
    );
\tmp_V_72_fu_1026_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292230255_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_72_fu_1026(9),
      R => '0'
    );
\tmp_V_73_fu_1030[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I3 => \tmp_V_73_fu_1030[15]_i_2_n_1\,
      O => \tmp_V_73_fu_1030[15]_i_1_n_1\
    );
\tmp_V_73_fu_1030[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => \tmp_V_fu_742[15]_i_4_n_1\,
      I3 => sf_1_fu_738_reg(8),
      I4 => sf_1_fu_738_reg(6),
      I5 => sf_1_fu_738_reg(7),
      O => \tmp_V_73_fu_1030[15]_i_2_n_1\
    );
\tmp_V_73_fu_1030_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_73_fu_1030[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_73_fu_1030(0),
      R => '0'
    );
\tmp_V_73_fu_1030_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_73_fu_1030[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_73_fu_1030(10),
      R => '0'
    );
\tmp_V_73_fu_1030_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_73_fu_1030[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_73_fu_1030(11),
      R => '0'
    );
\tmp_V_73_fu_1030_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_73_fu_1030[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_73_fu_1030(12),
      R => '0'
    );
\tmp_V_73_fu_1030_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_73_fu_1030[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_73_fu_1030(13),
      R => '0'
    );
\tmp_V_73_fu_1030_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_73_fu_1030[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_73_fu_1030(14),
      R => '0'
    );
\tmp_V_73_fu_1030_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_73_fu_1030[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_73_fu_1030(15),
      R => '0'
    );
\tmp_V_73_fu_1030_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_73_fu_1030[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_73_fu_1030(1),
      R => '0'
    );
\tmp_V_73_fu_1030_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_73_fu_1030[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_73_fu_1030(2),
      R => '0'
    );
\tmp_V_73_fu_1030_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_73_fu_1030[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_73_fu_1030(3),
      R => '0'
    );
\tmp_V_73_fu_1030_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_73_fu_1030[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_73_fu_1030(4),
      R => '0'
    );
\tmp_V_73_fu_1030_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_73_fu_1030[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_73_fu_1030(5),
      R => '0'
    );
\tmp_V_73_fu_1030_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_73_fu_1030[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_73_fu_1030(6),
      R => '0'
    );
\tmp_V_73_fu_1030_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_73_fu_1030[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_73_fu_1030(7),
      R => '0'
    );
\tmp_V_73_fu_1030_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_73_fu_1030[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_73_fu_1030(8),
      R => '0'
    );
\tmp_V_73_fu_1030_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_73_fu_1030[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_73_fu_1030(9),
      R => '0'
    );
\tmp_V_74_fu_1034[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_73_fu_1030[15]_i_2_n_1\,
      O => \tmp_V_74_fu_1034[15]_i_1_n_1\
    );
\tmp_V_74_fu_1034_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1034[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_74_fu_1034(0),
      R => '0'
    );
\tmp_V_74_fu_1034_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1034[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_74_fu_1034(10),
      R => '0'
    );
\tmp_V_74_fu_1034_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1034[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_74_fu_1034(11),
      R => '0'
    );
\tmp_V_74_fu_1034_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1034[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_74_fu_1034(12),
      R => '0'
    );
\tmp_V_74_fu_1034_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1034[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_74_fu_1034(13),
      R => '0'
    );
\tmp_V_74_fu_1034_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1034[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_74_fu_1034(14),
      R => '0'
    );
\tmp_V_74_fu_1034_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1034[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_74_fu_1034(15),
      R => '0'
    );
\tmp_V_74_fu_1034_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1034[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_74_fu_1034(1),
      R => '0'
    );
\tmp_V_74_fu_1034_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1034[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_74_fu_1034(2),
      R => '0'
    );
\tmp_V_74_fu_1034_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1034[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_74_fu_1034(3),
      R => '0'
    );
\tmp_V_74_fu_1034_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1034[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_74_fu_1034(4),
      R => '0'
    );
\tmp_V_74_fu_1034_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1034[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_74_fu_1034(5),
      R => '0'
    );
\tmp_V_74_fu_1034_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1034[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_74_fu_1034(6),
      R => '0'
    );
\tmp_V_74_fu_1034_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1034[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_74_fu_1034(7),
      R => '0'
    );
\tmp_V_74_fu_1034_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1034[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_74_fu_1034(8),
      R => '0'
    );
\tmp_V_74_fu_1034_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_74_fu_1034[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_74_fu_1034(9),
      R => '0'
    );
\tmp_V_75_fu_1038[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_73_fu_1030[15]_i_2_n_1\,
      O => \tmp_V_75_fu_1038[15]_i_1_n_1\
    );
\tmp_V_75_fu_1038_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_75_fu_1038[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_75_fu_1038(0),
      R => '0'
    );
\tmp_V_75_fu_1038_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_75_fu_1038[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_75_fu_1038(10),
      R => '0'
    );
\tmp_V_75_fu_1038_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_75_fu_1038[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_75_fu_1038(11),
      R => '0'
    );
\tmp_V_75_fu_1038_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_75_fu_1038[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_75_fu_1038(12),
      R => '0'
    );
\tmp_V_75_fu_1038_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_75_fu_1038[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_75_fu_1038(13),
      R => '0'
    );
\tmp_V_75_fu_1038_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_75_fu_1038[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_75_fu_1038(14),
      R => '0'
    );
\tmp_V_75_fu_1038_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_75_fu_1038[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_75_fu_1038(15),
      R => '0'
    );
\tmp_V_75_fu_1038_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_75_fu_1038[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_75_fu_1038(1),
      R => '0'
    );
\tmp_V_75_fu_1038_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_75_fu_1038[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_75_fu_1038(2),
      R => '0'
    );
\tmp_V_75_fu_1038_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_75_fu_1038[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_75_fu_1038(3),
      R => '0'
    );
\tmp_V_75_fu_1038_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_75_fu_1038[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_75_fu_1038(4),
      R => '0'
    );
\tmp_V_75_fu_1038_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_75_fu_1038[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_75_fu_1038(5),
      R => '0'
    );
\tmp_V_75_fu_1038_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_75_fu_1038[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_75_fu_1038(6),
      R => '0'
    );
\tmp_V_75_fu_1038_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_75_fu_1038[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_75_fu_1038(7),
      R => '0'
    );
\tmp_V_75_fu_1038_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_75_fu_1038[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_75_fu_1038(8),
      R => '0'
    );
\tmp_V_75_fu_1038_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_75_fu_1038[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_75_fu_1038(9),
      R => '0'
    );
\tmp_V_76_fu_1042[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_73_fu_1030[15]_i_2_n_1\,
      O => \tmp_V_76_fu_1042[15]_i_1_n_1\
    );
\tmp_V_76_fu_1042_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_76_fu_1042[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_76_fu_1042(0),
      R => '0'
    );
\tmp_V_76_fu_1042_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_76_fu_1042[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_76_fu_1042(10),
      R => '0'
    );
\tmp_V_76_fu_1042_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_76_fu_1042[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_76_fu_1042(11),
      R => '0'
    );
\tmp_V_76_fu_1042_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_76_fu_1042[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_76_fu_1042(12),
      R => '0'
    );
\tmp_V_76_fu_1042_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_76_fu_1042[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_76_fu_1042(13),
      R => '0'
    );
\tmp_V_76_fu_1042_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_76_fu_1042[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_76_fu_1042(14),
      R => '0'
    );
\tmp_V_76_fu_1042_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_76_fu_1042[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_76_fu_1042(15),
      R => '0'
    );
\tmp_V_76_fu_1042_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_76_fu_1042[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_76_fu_1042(1),
      R => '0'
    );
\tmp_V_76_fu_1042_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_76_fu_1042[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_76_fu_1042(2),
      R => '0'
    );
\tmp_V_76_fu_1042_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_76_fu_1042[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_76_fu_1042(3),
      R => '0'
    );
\tmp_V_76_fu_1042_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_76_fu_1042[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_76_fu_1042(4),
      R => '0'
    );
\tmp_V_76_fu_1042_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_76_fu_1042[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_76_fu_1042(5),
      R => '0'
    );
\tmp_V_76_fu_1042_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_76_fu_1042[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_76_fu_1042(6),
      R => '0'
    );
\tmp_V_76_fu_1042_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_76_fu_1042[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_76_fu_1042(7),
      R => '0'
    );
\tmp_V_76_fu_1042_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_76_fu_1042[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_76_fu_1042(8),
      R => '0'
    );
\tmp_V_76_fu_1042_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_76_fu_1042[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_76_fu_1042(9),
      R => '0'
    );
\tmp_V_77_fu_1046[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => \tmp_V_77_fu_1046[15]_i_2_n_1\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292235265_out
    );
\tmp_V_77_fu_1046[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => \tmp_V_fu_742[15]_i_4_n_1\,
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(6),
      I4 => sf_1_fu_738_reg(7),
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_77_fu_1046[15]_i_2_n_1\
    );
\tmp_V_77_fu_1046_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292235265_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_77_fu_1046(0),
      R => '0'
    );
\tmp_V_77_fu_1046_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292235265_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_77_fu_1046(10),
      R => '0'
    );
\tmp_V_77_fu_1046_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292235265_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_77_fu_1046(11),
      R => '0'
    );
\tmp_V_77_fu_1046_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292235265_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_77_fu_1046(12),
      R => '0'
    );
\tmp_V_77_fu_1046_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292235265_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_77_fu_1046(13),
      R => '0'
    );
\tmp_V_77_fu_1046_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292235265_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_77_fu_1046(14),
      R => '0'
    );
\tmp_V_77_fu_1046_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292235265_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_77_fu_1046(15),
      R => '0'
    );
\tmp_V_77_fu_1046_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292235265_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_77_fu_1046(1),
      R => '0'
    );
\tmp_V_77_fu_1046_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292235265_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_77_fu_1046(2),
      R => '0'
    );
\tmp_V_77_fu_1046_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292235265_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_77_fu_1046(3),
      R => '0'
    );
\tmp_V_77_fu_1046_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292235265_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_77_fu_1046(4),
      R => '0'
    );
\tmp_V_77_fu_1046_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292235265_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_77_fu_1046(5),
      R => '0'
    );
\tmp_V_77_fu_1046_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292235265_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_77_fu_1046(6),
      R => '0'
    );
\tmp_V_77_fu_1046_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292235265_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_77_fu_1046(7),
      R => '0'
    );
\tmp_V_77_fu_1046_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292235265_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_77_fu_1046(8),
      R => '0'
    );
\tmp_V_77_fu_1046_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292235265_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_77_fu_1046(9),
      R => '0'
    );
\tmp_V_78_fu_1050[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_77_fu_1046[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292236267_out
    );
\tmp_V_78_fu_1050_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292236267_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_78_fu_1050(0),
      R => '0'
    );
\tmp_V_78_fu_1050_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292236267_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_78_fu_1050(10),
      R => '0'
    );
\tmp_V_78_fu_1050_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292236267_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_78_fu_1050(11),
      R => '0'
    );
\tmp_V_78_fu_1050_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292236267_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_78_fu_1050(12),
      R => '0'
    );
\tmp_V_78_fu_1050_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292236267_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_78_fu_1050(13),
      R => '0'
    );
\tmp_V_78_fu_1050_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292236267_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_78_fu_1050(14),
      R => '0'
    );
\tmp_V_78_fu_1050_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292236267_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_78_fu_1050(15),
      R => '0'
    );
\tmp_V_78_fu_1050_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292236267_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_78_fu_1050(1),
      R => '0'
    );
\tmp_V_78_fu_1050_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292236267_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_78_fu_1050(2),
      R => '0'
    );
\tmp_V_78_fu_1050_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292236267_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_78_fu_1050(3),
      R => '0'
    );
\tmp_V_78_fu_1050_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292236267_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_78_fu_1050(4),
      R => '0'
    );
\tmp_V_78_fu_1050_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292236267_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_78_fu_1050(5),
      R => '0'
    );
\tmp_V_78_fu_1050_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292236267_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_78_fu_1050(6),
      R => '0'
    );
\tmp_V_78_fu_1050_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292236267_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_78_fu_1050(7),
      R => '0'
    );
\tmp_V_78_fu_1050_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292236267_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_78_fu_1050(8),
      R => '0'
    );
\tmp_V_78_fu_1050_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292236267_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_78_fu_1050(9),
      R => '0'
    );
\tmp_V_79_fu_1054[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_77_fu_1046[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292237269_out
    );
\tmp_V_79_fu_1054_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292237269_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_79_fu_1054(0),
      R => '0'
    );
\tmp_V_79_fu_1054_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292237269_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_79_fu_1054(10),
      R => '0'
    );
\tmp_V_79_fu_1054_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292237269_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_79_fu_1054(11),
      R => '0'
    );
\tmp_V_79_fu_1054_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292237269_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_79_fu_1054(12),
      R => '0'
    );
\tmp_V_79_fu_1054_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292237269_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_79_fu_1054(13),
      R => '0'
    );
\tmp_V_79_fu_1054_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292237269_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_79_fu_1054(14),
      R => '0'
    );
\tmp_V_79_fu_1054_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292237269_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_79_fu_1054(15),
      R => '0'
    );
\tmp_V_79_fu_1054_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292237269_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_79_fu_1054(1),
      R => '0'
    );
\tmp_V_79_fu_1054_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292237269_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_79_fu_1054(2),
      R => '0'
    );
\tmp_V_79_fu_1054_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292237269_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_79_fu_1054(3),
      R => '0'
    );
\tmp_V_79_fu_1054_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292237269_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_79_fu_1054(4),
      R => '0'
    );
\tmp_V_79_fu_1054_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292237269_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_79_fu_1054(5),
      R => '0'
    );
\tmp_V_79_fu_1054_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292237269_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_79_fu_1054(6),
      R => '0'
    );
\tmp_V_79_fu_1054_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292237269_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_79_fu_1054(7),
      R => '0'
    );
\tmp_V_79_fu_1054_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292237269_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_79_fu_1054(8),
      R => '0'
    );
\tmp_V_79_fu_1054_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292237269_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_79_fu_1054(9),
      R => '0'
    );
\tmp_V_7_fu_766[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I2 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I3 => \tmp_V_5_fu_758[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292165164_out
    );
\tmp_V_7_fu_766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292165164_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_7_fu_766(0),
      R => '0'
    );
\tmp_V_7_fu_766_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292165164_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_7_fu_766(10),
      R => '0'
    );
\tmp_V_7_fu_766_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292165164_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_7_fu_766(11),
      R => '0'
    );
\tmp_V_7_fu_766_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292165164_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_7_fu_766(12),
      R => '0'
    );
\tmp_V_7_fu_766_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292165164_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_7_fu_766(13),
      R => '0'
    );
\tmp_V_7_fu_766_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292165164_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_7_fu_766(14),
      R => '0'
    );
\tmp_V_7_fu_766_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292165164_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_7_fu_766(15),
      R => '0'
    );
\tmp_V_7_fu_766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292165164_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_7_fu_766(1),
      R => '0'
    );
\tmp_V_7_fu_766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292165164_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_7_fu_766(2),
      R => '0'
    );
\tmp_V_7_fu_766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292165164_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_7_fu_766(3),
      R => '0'
    );
\tmp_V_7_fu_766_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292165164_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_7_fu_766(4),
      R => '0'
    );
\tmp_V_7_fu_766_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292165164_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_7_fu_766(5),
      R => '0'
    );
\tmp_V_7_fu_766_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292165164_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_7_fu_766(6),
      R => '0'
    );
\tmp_V_7_fu_766_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292165164_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_7_fu_766(7),
      R => '0'
    );
\tmp_V_7_fu_766_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292165164_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_7_fu_766(8),
      R => '0'
    );
\tmp_V_7_fu_766_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292165164_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_7_fu_766(9),
      R => '0'
    );
\tmp_V_80_fu_1058[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__4_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_77_fu_1046[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292238271_out
    );
\tmp_V_80_fu_1058_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292238271_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_80_fu_1058(0),
      R => '0'
    );
\tmp_V_80_fu_1058_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292238271_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_80_fu_1058(10),
      R => '0'
    );
\tmp_V_80_fu_1058_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292238271_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_80_fu_1058(11),
      R => '0'
    );
\tmp_V_80_fu_1058_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292238271_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_80_fu_1058(12),
      R => '0'
    );
\tmp_V_80_fu_1058_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292238271_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_80_fu_1058(13),
      R => '0'
    );
\tmp_V_80_fu_1058_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292238271_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_80_fu_1058(14),
      R => '0'
    );
\tmp_V_80_fu_1058_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292238271_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_80_fu_1058(15),
      R => '0'
    );
\tmp_V_80_fu_1058_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292238271_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_80_fu_1058(1),
      R => '0'
    );
\tmp_V_80_fu_1058_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292238271_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_80_fu_1058(2),
      R => '0'
    );
\tmp_V_80_fu_1058_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292238271_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_80_fu_1058(3),
      R => '0'
    );
\tmp_V_80_fu_1058_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292238271_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_80_fu_1058(4),
      R => '0'
    );
\tmp_V_80_fu_1058_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292238271_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_80_fu_1058(5),
      R => '0'
    );
\tmp_V_80_fu_1058_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292238271_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_80_fu_1058(6),
      R => '0'
    );
\tmp_V_80_fu_1058_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292238271_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_80_fu_1058(7),
      R => '0'
    );
\tmp_V_80_fu_1058_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292238271_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_80_fu_1058(8),
      R => '0'
    );
\tmp_V_80_fu_1058_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292238271_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_80_fu_1058(9),
      R => '0'
    );
\tmp_V_81_fu_1062[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I3 => \tmp_V_81_fu_1062[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292239273_out
    );
\tmp_V_81_fu_1062[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => sf_1_fu_738_reg(8),
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(7),
      I4 => \tmp_V_17_fu_806[15]_i_3_n_1\,
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => \tmp_V_81_fu_1062[15]_i_2_n_1\
    );
\tmp_V_81_fu_1062_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292239273_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_81_fu_1062(0),
      R => '0'
    );
\tmp_V_81_fu_1062_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292239273_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_81_fu_1062(10),
      R => '0'
    );
\tmp_V_81_fu_1062_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292239273_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_81_fu_1062(11),
      R => '0'
    );
\tmp_V_81_fu_1062_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292239273_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_81_fu_1062(12),
      R => '0'
    );
\tmp_V_81_fu_1062_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292239273_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_81_fu_1062(13),
      R => '0'
    );
\tmp_V_81_fu_1062_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292239273_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_81_fu_1062(14),
      R => '0'
    );
\tmp_V_81_fu_1062_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292239273_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_81_fu_1062(15),
      R => '0'
    );
\tmp_V_81_fu_1062_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292239273_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_81_fu_1062(1),
      R => '0'
    );
\tmp_V_81_fu_1062_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292239273_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_81_fu_1062(2),
      R => '0'
    );
\tmp_V_81_fu_1062_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292239273_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_81_fu_1062(3),
      R => '0'
    );
\tmp_V_81_fu_1062_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292239273_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_81_fu_1062(4),
      R => '0'
    );
\tmp_V_81_fu_1062_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292239273_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_81_fu_1062(5),
      R => '0'
    );
\tmp_V_81_fu_1062_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292239273_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_81_fu_1062(6),
      R => '0'
    );
\tmp_V_81_fu_1062_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292239273_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_81_fu_1062(7),
      R => '0'
    );
\tmp_V_81_fu_1062_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292239273_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_81_fu_1062(8),
      R => '0'
    );
\tmp_V_81_fu_1062_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292239273_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_81_fu_1062(9),
      R => '0'
    );
\tmp_V_82_fu_1066[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_81_fu_1062[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292240275_out
    );
\tmp_V_82_fu_1066_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292240275_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_82_fu_1066(0),
      R => '0'
    );
\tmp_V_82_fu_1066_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292240275_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_82_fu_1066(10),
      R => '0'
    );
\tmp_V_82_fu_1066_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292240275_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_82_fu_1066(11),
      R => '0'
    );
\tmp_V_82_fu_1066_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292240275_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_82_fu_1066(12),
      R => '0'
    );
\tmp_V_82_fu_1066_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292240275_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_82_fu_1066(13),
      R => '0'
    );
\tmp_V_82_fu_1066_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292240275_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_82_fu_1066(14),
      R => '0'
    );
\tmp_V_82_fu_1066_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292240275_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_82_fu_1066(15),
      R => '0'
    );
\tmp_V_82_fu_1066_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292240275_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_82_fu_1066(1),
      R => '0'
    );
\tmp_V_82_fu_1066_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292240275_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_82_fu_1066(2),
      R => '0'
    );
\tmp_V_82_fu_1066_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292240275_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_82_fu_1066(3),
      R => '0'
    );
\tmp_V_82_fu_1066_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292240275_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_82_fu_1066(4),
      R => '0'
    );
\tmp_V_82_fu_1066_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292240275_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_82_fu_1066(5),
      R => '0'
    );
\tmp_V_82_fu_1066_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292240275_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_82_fu_1066(6),
      R => '0'
    );
\tmp_V_82_fu_1066_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292240275_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_82_fu_1066(7),
      R => '0'
    );
\tmp_V_82_fu_1066_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292240275_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_82_fu_1066(8),
      R => '0'
    );
\tmp_V_82_fu_1066_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292240275_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_82_fu_1066(9),
      R => '0'
    );
\tmp_V_83_fu_1070[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_81_fu_1062[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292241277_out
    );
\tmp_V_83_fu_1070_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292241277_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_83_fu_1070(0),
      R => '0'
    );
\tmp_V_83_fu_1070_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292241277_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_83_fu_1070(10),
      R => '0'
    );
\tmp_V_83_fu_1070_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292241277_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_83_fu_1070(11),
      R => '0'
    );
\tmp_V_83_fu_1070_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292241277_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_83_fu_1070(12),
      R => '0'
    );
\tmp_V_83_fu_1070_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292241277_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_83_fu_1070(13),
      R => '0'
    );
\tmp_V_83_fu_1070_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292241277_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_83_fu_1070(14),
      R => '0'
    );
\tmp_V_83_fu_1070_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292241277_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_83_fu_1070(15),
      R => '0'
    );
\tmp_V_83_fu_1070_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292241277_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_83_fu_1070(1),
      R => '0'
    );
\tmp_V_83_fu_1070_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292241277_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_83_fu_1070(2),
      R => '0'
    );
\tmp_V_83_fu_1070_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292241277_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_83_fu_1070(3),
      R => '0'
    );
\tmp_V_83_fu_1070_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292241277_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_83_fu_1070(4),
      R => '0'
    );
\tmp_V_83_fu_1070_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292241277_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_83_fu_1070(5),
      R => '0'
    );
\tmp_V_83_fu_1070_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292241277_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_83_fu_1070(6),
      R => '0'
    );
\tmp_V_83_fu_1070_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292241277_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_83_fu_1070(7),
      R => '0'
    );
\tmp_V_83_fu_1070_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292241277_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_83_fu_1070(8),
      R => '0'
    );
\tmp_V_83_fu_1070_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292241277_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_83_fu_1070(9),
      R => '0'
    );
\tmp_V_84_fu_1074[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_81_fu_1062[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292242279_out
    );
\tmp_V_84_fu_1074_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292242279_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_84_fu_1074(0),
      R => '0'
    );
\tmp_V_84_fu_1074_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292242279_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_84_fu_1074(10),
      R => '0'
    );
\tmp_V_84_fu_1074_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292242279_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_84_fu_1074(11),
      R => '0'
    );
\tmp_V_84_fu_1074_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292242279_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_84_fu_1074(12),
      R => '0'
    );
\tmp_V_84_fu_1074_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292242279_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_84_fu_1074(13),
      R => '0'
    );
\tmp_V_84_fu_1074_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292242279_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_84_fu_1074(14),
      R => '0'
    );
\tmp_V_84_fu_1074_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292242279_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_84_fu_1074(15),
      R => '0'
    );
\tmp_V_84_fu_1074_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292242279_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_84_fu_1074(1),
      R => '0'
    );
\tmp_V_84_fu_1074_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292242279_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_84_fu_1074(2),
      R => '0'
    );
\tmp_V_84_fu_1074_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292242279_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_84_fu_1074(3),
      R => '0'
    );
\tmp_V_84_fu_1074_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292242279_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_84_fu_1074(4),
      R => '0'
    );
\tmp_V_84_fu_1074_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292242279_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_84_fu_1074(5),
      R => '0'
    );
\tmp_V_84_fu_1074_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292242279_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_84_fu_1074(6),
      R => '0'
    );
\tmp_V_84_fu_1074_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292242279_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_84_fu_1074(7),
      R => '0'
    );
\tmp_V_84_fu_1074_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292242279_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_84_fu_1074(8),
      R => '0'
    );
\tmp_V_84_fu_1074_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292242279_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_84_fu_1074(9),
      R => '0'
    );
\tmp_V_85_fu_1078[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I3 => \tmp_V_85_fu_1078[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292243281_out
    );
\tmp_V_85_fu_1078[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => sf_1_fu_738_reg(8),
      I1 => sf_1_fu_738_reg(6),
      I2 => sf_1_fu_738_reg(7),
      I3 => \tmp_V_17_fu_806[15]_i_3_n_1\,
      I4 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_85_fu_1078[15]_i_2_n_1\
    );
\tmp_V_85_fu_1078_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292243281_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_85_fu_1078(0),
      R => '0'
    );
\tmp_V_85_fu_1078_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292243281_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_85_fu_1078(10),
      R => '0'
    );
\tmp_V_85_fu_1078_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292243281_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_85_fu_1078(11),
      R => '0'
    );
\tmp_V_85_fu_1078_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292243281_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_85_fu_1078(12),
      R => '0'
    );
\tmp_V_85_fu_1078_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292243281_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_85_fu_1078(13),
      R => '0'
    );
\tmp_V_85_fu_1078_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292243281_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_85_fu_1078(14),
      R => '0'
    );
\tmp_V_85_fu_1078_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292243281_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_85_fu_1078(15),
      R => '0'
    );
\tmp_V_85_fu_1078_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292243281_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_85_fu_1078(1),
      R => '0'
    );
\tmp_V_85_fu_1078_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292243281_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_85_fu_1078(2),
      R => '0'
    );
\tmp_V_85_fu_1078_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292243281_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_85_fu_1078(3),
      R => '0'
    );
\tmp_V_85_fu_1078_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292243281_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_85_fu_1078(4),
      R => '0'
    );
\tmp_V_85_fu_1078_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292243281_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_85_fu_1078(5),
      R => '0'
    );
\tmp_V_85_fu_1078_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292243281_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_85_fu_1078(6),
      R => '0'
    );
\tmp_V_85_fu_1078_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292243281_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_85_fu_1078(7),
      R => '0'
    );
\tmp_V_85_fu_1078_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292243281_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_85_fu_1078(8),
      R => '0'
    );
\tmp_V_85_fu_1078_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292243281_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_85_fu_1078(9),
      R => '0'
    );
\tmp_V_86_fu_1082[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_85_fu_1078[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292244283_out
    );
\tmp_V_86_fu_1082_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292244283_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_86_fu_1082(0),
      R => '0'
    );
\tmp_V_86_fu_1082_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292244283_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_86_fu_1082(10),
      R => '0'
    );
\tmp_V_86_fu_1082_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292244283_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_86_fu_1082(11),
      R => '0'
    );
\tmp_V_86_fu_1082_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292244283_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_86_fu_1082(12),
      R => '0'
    );
\tmp_V_86_fu_1082_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292244283_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_86_fu_1082(13),
      R => '0'
    );
\tmp_V_86_fu_1082_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292244283_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_86_fu_1082(14),
      R => '0'
    );
\tmp_V_86_fu_1082_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292244283_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_86_fu_1082(15),
      R => '0'
    );
\tmp_V_86_fu_1082_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292244283_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_86_fu_1082(1),
      R => '0'
    );
\tmp_V_86_fu_1082_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292244283_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_86_fu_1082(2),
      R => '0'
    );
\tmp_V_86_fu_1082_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292244283_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_86_fu_1082(3),
      R => '0'
    );
\tmp_V_86_fu_1082_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292244283_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_86_fu_1082(4),
      R => '0'
    );
\tmp_V_86_fu_1082_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292244283_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_86_fu_1082(5),
      R => '0'
    );
\tmp_V_86_fu_1082_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292244283_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_86_fu_1082(6),
      R => '0'
    );
\tmp_V_86_fu_1082_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292244283_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_86_fu_1082(7),
      R => '0'
    );
\tmp_V_86_fu_1082_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292244283_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_86_fu_1082(8),
      R => '0'
    );
\tmp_V_86_fu_1082_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292244283_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_86_fu_1082(9),
      R => '0'
    );
\tmp_V_87_fu_1086[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_85_fu_1078[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292245285_out
    );
\tmp_V_87_fu_1086_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292245285_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_87_fu_1086(0),
      R => '0'
    );
\tmp_V_87_fu_1086_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292245285_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_87_fu_1086(10),
      R => '0'
    );
\tmp_V_87_fu_1086_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292245285_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_87_fu_1086(11),
      R => '0'
    );
\tmp_V_87_fu_1086_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292245285_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_87_fu_1086(12),
      R => '0'
    );
\tmp_V_87_fu_1086_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292245285_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_87_fu_1086(13),
      R => '0'
    );
\tmp_V_87_fu_1086_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292245285_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_87_fu_1086(14),
      R => '0'
    );
\tmp_V_87_fu_1086_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292245285_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_87_fu_1086(15),
      R => '0'
    );
\tmp_V_87_fu_1086_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292245285_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_87_fu_1086(1),
      R => '0'
    );
\tmp_V_87_fu_1086_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292245285_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_87_fu_1086(2),
      R => '0'
    );
\tmp_V_87_fu_1086_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292245285_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_87_fu_1086(3),
      R => '0'
    );
\tmp_V_87_fu_1086_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292245285_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_87_fu_1086(4),
      R => '0'
    );
\tmp_V_87_fu_1086_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292245285_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_87_fu_1086(5),
      R => '0'
    );
\tmp_V_87_fu_1086_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292245285_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_87_fu_1086(6),
      R => '0'
    );
\tmp_V_87_fu_1086_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292245285_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_87_fu_1086(7),
      R => '0'
    );
\tmp_V_87_fu_1086_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292245285_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_87_fu_1086(8),
      R => '0'
    );
\tmp_V_87_fu_1086_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292245285_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_87_fu_1086(9),
      R => '0'
    );
\tmp_V_88_fu_1090[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_85_fu_1078[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292246287_out
    );
\tmp_V_88_fu_1090_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292246287_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_88_fu_1090(0),
      R => '0'
    );
\tmp_V_88_fu_1090_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292246287_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_88_fu_1090(10),
      R => '0'
    );
\tmp_V_88_fu_1090_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292246287_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_88_fu_1090(11),
      R => '0'
    );
\tmp_V_88_fu_1090_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292246287_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_88_fu_1090(12),
      R => '0'
    );
\tmp_V_88_fu_1090_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292246287_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_88_fu_1090(13),
      R => '0'
    );
\tmp_V_88_fu_1090_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292246287_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_88_fu_1090(14),
      R => '0'
    );
\tmp_V_88_fu_1090_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292246287_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_88_fu_1090(15),
      R => '0'
    );
\tmp_V_88_fu_1090_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292246287_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_88_fu_1090(1),
      R => '0'
    );
\tmp_V_88_fu_1090_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292246287_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_88_fu_1090(2),
      R => '0'
    );
\tmp_V_88_fu_1090_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292246287_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_88_fu_1090(3),
      R => '0'
    );
\tmp_V_88_fu_1090_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292246287_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_88_fu_1090(4),
      R => '0'
    );
\tmp_V_88_fu_1090_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292246287_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_88_fu_1090(5),
      R => '0'
    );
\tmp_V_88_fu_1090_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292246287_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_88_fu_1090(6),
      R => '0'
    );
\tmp_V_88_fu_1090_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292246287_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_88_fu_1090(7),
      R => '0'
    );
\tmp_V_88_fu_1090_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292246287_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_88_fu_1090(8),
      R => '0'
    );
\tmp_V_88_fu_1090_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292246287_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_88_fu_1090(9),
      R => '0'
    );
\tmp_V_89_fu_1094[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I3 => \tmp_V_89_fu_1094[15]_i_2_n_1\,
      O => \tmp_V_89_fu_1094[15]_i_1_n_1\
    );
\tmp_V_89_fu_1094[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => sf_1_fu_738_reg(8),
      I3 => sf_1_fu_738_reg(6),
      I4 => sf_1_fu_738_reg(7),
      I5 => \tmp_V_17_fu_806[15]_i_3_n_1\,
      O => \tmp_V_89_fu_1094[15]_i_2_n_1\
    );
\tmp_V_89_fu_1094_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_89_fu_1094[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_89_fu_1094(0),
      R => '0'
    );
\tmp_V_89_fu_1094_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_89_fu_1094[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_89_fu_1094(10),
      R => '0'
    );
\tmp_V_89_fu_1094_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_89_fu_1094[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_89_fu_1094(11),
      R => '0'
    );
\tmp_V_89_fu_1094_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_89_fu_1094[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_89_fu_1094(12),
      R => '0'
    );
\tmp_V_89_fu_1094_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_89_fu_1094[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_89_fu_1094(13),
      R => '0'
    );
\tmp_V_89_fu_1094_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_89_fu_1094[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_89_fu_1094(14),
      R => '0'
    );
\tmp_V_89_fu_1094_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_89_fu_1094[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_89_fu_1094(15),
      R => '0'
    );
\tmp_V_89_fu_1094_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_89_fu_1094[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_89_fu_1094(1),
      R => '0'
    );
\tmp_V_89_fu_1094_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_89_fu_1094[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_89_fu_1094(2),
      R => '0'
    );
\tmp_V_89_fu_1094_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_89_fu_1094[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_89_fu_1094(3),
      R => '0'
    );
\tmp_V_89_fu_1094_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_89_fu_1094[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_89_fu_1094(4),
      R => '0'
    );
\tmp_V_89_fu_1094_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_89_fu_1094[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_89_fu_1094(5),
      R => '0'
    );
\tmp_V_89_fu_1094_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_89_fu_1094[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_89_fu_1094(6),
      R => '0'
    );
\tmp_V_89_fu_1094_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_89_fu_1094[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_89_fu_1094(7),
      R => '0'
    );
\tmp_V_89_fu_1094_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_89_fu_1094[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_89_fu_1094(8),
      R => '0'
    );
\tmp_V_89_fu_1094_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_89_fu_1094[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_89_fu_1094(9),
      R => '0'
    );
\tmp_V_8_fu_770[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I1 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_5_fu_758[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292166165_out
    );
\tmp_V_8_fu_770_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292166165_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_8_fu_770(0),
      R => '0'
    );
\tmp_V_8_fu_770_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292166165_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_8_fu_770(10),
      R => '0'
    );
\tmp_V_8_fu_770_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292166165_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_8_fu_770(11),
      R => '0'
    );
\tmp_V_8_fu_770_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292166165_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_8_fu_770(12),
      R => '0'
    );
\tmp_V_8_fu_770_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292166165_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_8_fu_770(13),
      R => '0'
    );
\tmp_V_8_fu_770_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292166165_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_8_fu_770(14),
      R => '0'
    );
\tmp_V_8_fu_770_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292166165_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_8_fu_770(15),
      R => '0'
    );
\tmp_V_8_fu_770_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292166165_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_8_fu_770(1),
      R => '0'
    );
\tmp_V_8_fu_770_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292166165_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_8_fu_770(2),
      R => '0'
    );
\tmp_V_8_fu_770_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292166165_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_8_fu_770(3),
      R => '0'
    );
\tmp_V_8_fu_770_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292166165_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_8_fu_770(4),
      R => '0'
    );
\tmp_V_8_fu_770_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292166165_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_8_fu_770(5),
      R => '0'
    );
\tmp_V_8_fu_770_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292166165_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_8_fu_770(6),
      R => '0'
    );
\tmp_V_8_fu_770_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292166165_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_8_fu_770(7),
      R => '0'
    );
\tmp_V_8_fu_770_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292166165_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_8_fu_770(8),
      R => '0'
    );
\tmp_V_8_fu_770_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292166165_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_8_fu_770(9),
      R => '0'
    );
\tmp_V_90_fu_1098[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_89_fu_1094[15]_i_2_n_1\,
      O => \tmp_V_90_fu_1098[15]_i_1_n_1\
    );
\tmp_V_90_fu_1098_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_90_fu_1098[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_90_fu_1098(0),
      R => '0'
    );
\tmp_V_90_fu_1098_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_90_fu_1098[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_90_fu_1098(10),
      R => '0'
    );
\tmp_V_90_fu_1098_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_90_fu_1098[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_90_fu_1098(11),
      R => '0'
    );
\tmp_V_90_fu_1098_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_90_fu_1098[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_90_fu_1098(12),
      R => '0'
    );
\tmp_V_90_fu_1098_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_90_fu_1098[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_90_fu_1098(13),
      R => '0'
    );
\tmp_V_90_fu_1098_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_90_fu_1098[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_90_fu_1098(14),
      R => '0'
    );
\tmp_V_90_fu_1098_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_90_fu_1098[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_90_fu_1098(15),
      R => '0'
    );
\tmp_V_90_fu_1098_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_90_fu_1098[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_90_fu_1098(1),
      R => '0'
    );
\tmp_V_90_fu_1098_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_90_fu_1098[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_90_fu_1098(2),
      R => '0'
    );
\tmp_V_90_fu_1098_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_90_fu_1098[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_90_fu_1098(3),
      R => '0'
    );
\tmp_V_90_fu_1098_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_90_fu_1098[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_90_fu_1098(4),
      R => '0'
    );
\tmp_V_90_fu_1098_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_90_fu_1098[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_90_fu_1098(5),
      R => '0'
    );
\tmp_V_90_fu_1098_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_90_fu_1098[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_90_fu_1098(6),
      R => '0'
    );
\tmp_V_90_fu_1098_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_90_fu_1098[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_90_fu_1098(7),
      R => '0'
    );
\tmp_V_90_fu_1098_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_90_fu_1098[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_90_fu_1098(8),
      R => '0'
    );
\tmp_V_90_fu_1098_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_90_fu_1098[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_90_fu_1098(9),
      R => '0'
    );
\tmp_V_91_fu_1102[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_89_fu_1094[15]_i_2_n_1\,
      O => \tmp_V_91_fu_1102[15]_i_1_n_1\
    );
\tmp_V_91_fu_1102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_91_fu_1102[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_91_fu_1102(0),
      R => '0'
    );
\tmp_V_91_fu_1102_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_91_fu_1102[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_91_fu_1102(10),
      R => '0'
    );
\tmp_V_91_fu_1102_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_91_fu_1102[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_91_fu_1102(11),
      R => '0'
    );
\tmp_V_91_fu_1102_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_91_fu_1102[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_91_fu_1102(12),
      R => '0'
    );
\tmp_V_91_fu_1102_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_91_fu_1102[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_91_fu_1102(13),
      R => '0'
    );
\tmp_V_91_fu_1102_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_91_fu_1102[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_91_fu_1102(14),
      R => '0'
    );
\tmp_V_91_fu_1102_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_91_fu_1102[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_91_fu_1102(15),
      R => '0'
    );
\tmp_V_91_fu_1102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_91_fu_1102[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_91_fu_1102(1),
      R => '0'
    );
\tmp_V_91_fu_1102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_91_fu_1102[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_91_fu_1102(2),
      R => '0'
    );
\tmp_V_91_fu_1102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_91_fu_1102[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_91_fu_1102(3),
      R => '0'
    );
\tmp_V_91_fu_1102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_91_fu_1102[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_91_fu_1102(4),
      R => '0'
    );
\tmp_V_91_fu_1102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_91_fu_1102[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_91_fu_1102(5),
      R => '0'
    );
\tmp_V_91_fu_1102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_91_fu_1102[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_91_fu_1102(6),
      R => '0'
    );
\tmp_V_91_fu_1102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_91_fu_1102[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_91_fu_1102(7),
      R => '0'
    );
\tmp_V_91_fu_1102_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_91_fu_1102[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_91_fu_1102(8),
      R => '0'
    );
\tmp_V_91_fu_1102_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_91_fu_1102[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_91_fu_1102(9),
      R => '0'
    );
\tmp_V_92_fu_1106[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_89_fu_1094[15]_i_2_n_1\,
      O => \tmp_V_92_fu_1106[15]_i_1_n_1\
    );
\tmp_V_92_fu_1106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1106[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_92_fu_1106(0),
      R => '0'
    );
\tmp_V_92_fu_1106_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1106[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_92_fu_1106(10),
      R => '0'
    );
\tmp_V_92_fu_1106_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1106[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_92_fu_1106(11),
      R => '0'
    );
\tmp_V_92_fu_1106_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1106[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_92_fu_1106(12),
      R => '0'
    );
\tmp_V_92_fu_1106_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1106[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_92_fu_1106(13),
      R => '0'
    );
\tmp_V_92_fu_1106_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1106[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_92_fu_1106(14),
      R => '0'
    );
\tmp_V_92_fu_1106_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1106[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_92_fu_1106(15),
      R => '0'
    );
\tmp_V_92_fu_1106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1106[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_92_fu_1106(1),
      R => '0'
    );
\tmp_V_92_fu_1106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1106[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_92_fu_1106(2),
      R => '0'
    );
\tmp_V_92_fu_1106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1106[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_92_fu_1106(3),
      R => '0'
    );
\tmp_V_92_fu_1106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1106[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_92_fu_1106(4),
      R => '0'
    );
\tmp_V_92_fu_1106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1106[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_92_fu_1106(5),
      R => '0'
    );
\tmp_V_92_fu_1106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1106[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_92_fu_1106(6),
      R => '0'
    );
\tmp_V_92_fu_1106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1106[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_92_fu_1106(7),
      R => '0'
    );
\tmp_V_92_fu_1106_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1106[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_92_fu_1106(8),
      R => '0'
    );
\tmp_V_92_fu_1106_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_V_92_fu_1106[15]_i_1_n_1\,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_92_fu_1106(9),
      R => '0'
    );
\tmp_V_93_fu_1110[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => \tmp_V_93_fu_1110[15]_i_2_n_1\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292251297_out
    );
\tmp_V_93_fu_1110[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I1 => sf_1_fu_738_reg(8),
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(7),
      I4 => \tmp_V_17_fu_806[15]_i_3_n_1\,
      I5 => sf_1_fu_738_reg(2),
      O => \tmp_V_93_fu_1110[15]_i_2_n_1\
    );
\tmp_V_93_fu_1110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292251297_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_93_fu_1110(0),
      R => '0'
    );
\tmp_V_93_fu_1110_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292251297_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_93_fu_1110(10),
      R => '0'
    );
\tmp_V_93_fu_1110_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292251297_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_93_fu_1110(11),
      R => '0'
    );
\tmp_V_93_fu_1110_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292251297_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_93_fu_1110(12),
      R => '0'
    );
\tmp_V_93_fu_1110_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292251297_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_93_fu_1110(13),
      R => '0'
    );
\tmp_V_93_fu_1110_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292251297_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_93_fu_1110(14),
      R => '0'
    );
\tmp_V_93_fu_1110_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292251297_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_93_fu_1110(15),
      R => '0'
    );
\tmp_V_93_fu_1110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292251297_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_93_fu_1110(1),
      R => '0'
    );
\tmp_V_93_fu_1110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292251297_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_93_fu_1110(2),
      R => '0'
    );
\tmp_V_93_fu_1110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292251297_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_93_fu_1110(3),
      R => '0'
    );
\tmp_V_93_fu_1110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292251297_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_93_fu_1110(4),
      R => '0'
    );
\tmp_V_93_fu_1110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292251297_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_93_fu_1110(5),
      R => '0'
    );
\tmp_V_93_fu_1110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292251297_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_93_fu_1110(6),
      R => '0'
    );
\tmp_V_93_fu_1110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292251297_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_93_fu_1110(7),
      R => '0'
    );
\tmp_V_93_fu_1110_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292251297_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_93_fu_1110(8),
      R => '0'
    );
\tmp_V_93_fu_1110_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292251297_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_93_fu_1110(9),
      R => '0'
    );
\tmp_V_94_fu_1114[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_93_fu_1110[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292252299_out
    );
\tmp_V_94_fu_1114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292252299_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_94_fu_1114(0),
      R => '0'
    );
\tmp_V_94_fu_1114_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292252299_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_94_fu_1114(10),
      R => '0'
    );
\tmp_V_94_fu_1114_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292252299_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_94_fu_1114(11),
      R => '0'
    );
\tmp_V_94_fu_1114_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292252299_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_94_fu_1114(12),
      R => '0'
    );
\tmp_V_94_fu_1114_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292252299_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_94_fu_1114(13),
      R => '0'
    );
\tmp_V_94_fu_1114_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292252299_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_94_fu_1114(14),
      R => '0'
    );
\tmp_V_94_fu_1114_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292252299_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_94_fu_1114(15),
      R => '0'
    );
\tmp_V_94_fu_1114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292252299_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_94_fu_1114(1),
      R => '0'
    );
\tmp_V_94_fu_1114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292252299_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_94_fu_1114(2),
      R => '0'
    );
\tmp_V_94_fu_1114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292252299_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_94_fu_1114(3),
      R => '0'
    );
\tmp_V_94_fu_1114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292252299_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_94_fu_1114(4),
      R => '0'
    );
\tmp_V_94_fu_1114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292252299_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_94_fu_1114(5),
      R => '0'
    );
\tmp_V_94_fu_1114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292252299_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_94_fu_1114(6),
      R => '0'
    );
\tmp_V_94_fu_1114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292252299_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_94_fu_1114(7),
      R => '0'
    );
\tmp_V_94_fu_1114_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292252299_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_94_fu_1114(8),
      R => '0'
    );
\tmp_V_94_fu_1114_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292252299_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_94_fu_1114(9),
      R => '0'
    );
\tmp_V_95_fu_1118[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_93_fu_1110[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292253301_out
    );
\tmp_V_95_fu_1118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292253301_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_95_fu_1118(0),
      R => '0'
    );
\tmp_V_95_fu_1118_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292253301_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_95_fu_1118(10),
      R => '0'
    );
\tmp_V_95_fu_1118_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292253301_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_95_fu_1118(11),
      R => '0'
    );
\tmp_V_95_fu_1118_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292253301_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_95_fu_1118(12),
      R => '0'
    );
\tmp_V_95_fu_1118_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292253301_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_95_fu_1118(13),
      R => '0'
    );
\tmp_V_95_fu_1118_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292253301_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_95_fu_1118(14),
      R => '0'
    );
\tmp_V_95_fu_1118_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292253301_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_95_fu_1118(15),
      R => '0'
    );
\tmp_V_95_fu_1118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292253301_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_95_fu_1118(1),
      R => '0'
    );
\tmp_V_95_fu_1118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292253301_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_95_fu_1118(2),
      R => '0'
    );
\tmp_V_95_fu_1118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292253301_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_95_fu_1118(3),
      R => '0'
    );
\tmp_V_95_fu_1118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292253301_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_95_fu_1118(4),
      R => '0'
    );
\tmp_V_95_fu_1118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292253301_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_95_fu_1118(5),
      R => '0'
    );
\tmp_V_95_fu_1118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292253301_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_95_fu_1118(6),
      R => '0'
    );
\tmp_V_95_fu_1118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292253301_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_95_fu_1118(7),
      R => '0'
    );
\tmp_V_95_fu_1118_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292253301_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_95_fu_1118(8),
      R => '0'
    );
\tmp_V_95_fu_1118_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292253301_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_95_fu_1118(9),
      R => '0'
    );
\tmp_V_96_fu_1122[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__3_n_1\,
      I1 => \^odata_reg[32]\,
      I2 => sf_1_fu_738_reg(1),
      I3 => \tmp_V_93_fu_1110[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292254303_out
    );
\tmp_V_96_fu_1122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292254303_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_96_fu_1122(0),
      R => '0'
    );
\tmp_V_96_fu_1122_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292254303_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_96_fu_1122(10),
      R => '0'
    );
\tmp_V_96_fu_1122_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292254303_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_96_fu_1122(11),
      R => '0'
    );
\tmp_V_96_fu_1122_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292254303_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_96_fu_1122(12),
      R => '0'
    );
\tmp_V_96_fu_1122_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292254303_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_96_fu_1122(13),
      R => '0'
    );
\tmp_V_96_fu_1122_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292254303_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_96_fu_1122(14),
      R => '0'
    );
\tmp_V_96_fu_1122_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292254303_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_96_fu_1122(15),
      R => '0'
    );
\tmp_V_96_fu_1122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292254303_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_96_fu_1122(1),
      R => '0'
    );
\tmp_V_96_fu_1122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292254303_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_96_fu_1122(2),
      R => '0'
    );
\tmp_V_96_fu_1122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292254303_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_96_fu_1122(3),
      R => '0'
    );
\tmp_V_96_fu_1122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292254303_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_96_fu_1122(4),
      R => '0'
    );
\tmp_V_96_fu_1122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292254303_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_96_fu_1122(5),
      R => '0'
    );
\tmp_V_96_fu_1122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292254303_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_96_fu_1122(6),
      R => '0'
    );
\tmp_V_96_fu_1122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292254303_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_96_fu_1122(7),
      R => '0'
    );
\tmp_V_96_fu_1122_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292254303_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_96_fu_1122(8),
      R => '0'
    );
\tmp_V_96_fu_1122_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292254303_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_96_fu_1122(9),
      R => '0'
    );
\tmp_V_97_fu_1126[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^odata_reg[32]\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I3 => \tmp_V_97_fu_1126[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292255305_out
    );
\tmp_V_97_fu_1126[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \tmp_V_101_fu_1142[15]_i_2_n_1\,
      I2 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => \tmp_V_97_fu_1126[15]_i_2_n_1\
    );
\tmp_V_97_fu_1126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292255305_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_97_fu_1126(0),
      R => '0'
    );
\tmp_V_97_fu_1126_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292255305_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_97_fu_1126(10),
      R => '0'
    );
\tmp_V_97_fu_1126_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292255305_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_97_fu_1126(11),
      R => '0'
    );
\tmp_V_97_fu_1126_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292255305_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_97_fu_1126(12),
      R => '0'
    );
\tmp_V_97_fu_1126_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292255305_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_97_fu_1126(13),
      R => '0'
    );
\tmp_V_97_fu_1126_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292255305_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_97_fu_1126(14),
      R => '0'
    );
\tmp_V_97_fu_1126_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292255305_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_97_fu_1126(15),
      R => '0'
    );
\tmp_V_97_fu_1126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292255305_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_97_fu_1126(1),
      R => '0'
    );
\tmp_V_97_fu_1126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292255305_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_97_fu_1126(2),
      R => '0'
    );
\tmp_V_97_fu_1126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292255305_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_97_fu_1126(3),
      R => '0'
    );
\tmp_V_97_fu_1126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292255305_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_97_fu_1126(4),
      R => '0'
    );
\tmp_V_97_fu_1126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292255305_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_97_fu_1126(5),
      R => '0'
    );
\tmp_V_97_fu_1126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292255305_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_97_fu_1126(6),
      R => '0'
    );
\tmp_V_97_fu_1126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292255305_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_97_fu_1126(7),
      R => '0'
    );
\tmp_V_97_fu_1126_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292255305_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_97_fu_1126(8),
      R => '0'
    );
\tmp_V_97_fu_1126_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292255305_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_97_fu_1126(9),
      R => '0'
    );
\tmp_V_98_fu_1130[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I1 => sf_1_fu_738_reg(1),
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_97_fu_1126[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292256307_out
    );
\tmp_V_98_fu_1130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292256307_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_98_fu_1130(0),
      R => '0'
    );
\tmp_V_98_fu_1130_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292256307_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_98_fu_1130(10),
      R => '0'
    );
\tmp_V_98_fu_1130_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292256307_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_98_fu_1130(11),
      R => '0'
    );
\tmp_V_98_fu_1130_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292256307_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_98_fu_1130(12),
      R => '0'
    );
\tmp_V_98_fu_1130_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292256307_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_98_fu_1130(13),
      R => '0'
    );
\tmp_V_98_fu_1130_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292256307_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_98_fu_1130(14),
      R => '0'
    );
\tmp_V_98_fu_1130_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292256307_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_98_fu_1130(15),
      R => '0'
    );
\tmp_V_98_fu_1130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292256307_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_98_fu_1130(1),
      R => '0'
    );
\tmp_V_98_fu_1130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292256307_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_98_fu_1130(2),
      R => '0'
    );
\tmp_V_98_fu_1130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292256307_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_98_fu_1130(3),
      R => '0'
    );
\tmp_V_98_fu_1130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292256307_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_98_fu_1130(4),
      R => '0'
    );
\tmp_V_98_fu_1130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292256307_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_98_fu_1130(5),
      R => '0'
    );
\tmp_V_98_fu_1130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292256307_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_98_fu_1130(6),
      R => '0'
    );
\tmp_V_98_fu_1130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292256307_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_98_fu_1130(7),
      R => '0'
    );
\tmp_V_98_fu_1130_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292256307_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_98_fu_1130(8),
      R => '0'
    );
\tmp_V_98_fu_1130_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292256307_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_98_fu_1130(9),
      R => '0'
    );
\tmp_V_99_fu_1134[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sf_1_fu_738_reg(1),
      I1 => \sf_1_fu_738_reg[0]_rep__2_n_1\,
      I2 => \^odata_reg[32]\,
      I3 => \tmp_V_97_fu_1126[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292257309_out
    );
\tmp_V_99_fu_1134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292257309_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(0),
      Q => tmp_V_99_fu_1134(0),
      R => '0'
    );
\tmp_V_99_fu_1134_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292257309_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(10),
      Q => tmp_V_99_fu_1134(10),
      R => '0'
    );
\tmp_V_99_fu_1134_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292257309_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(11),
      Q => tmp_V_99_fu_1134(11),
      R => '0'
    );
\tmp_V_99_fu_1134_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292257309_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(12),
      Q => tmp_V_99_fu_1134(12),
      R => '0'
    );
\tmp_V_99_fu_1134_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292257309_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(13),
      Q => tmp_V_99_fu_1134(13),
      R => '0'
    );
\tmp_V_99_fu_1134_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292257309_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(14),
      Q => tmp_V_99_fu_1134(14),
      R => '0'
    );
\tmp_V_99_fu_1134_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292257309_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(15),
      Q => tmp_V_99_fu_1134(15),
      R => '0'
    );
\tmp_V_99_fu_1134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292257309_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(1),
      Q => tmp_V_99_fu_1134(1),
      R => '0'
    );
\tmp_V_99_fu_1134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292257309_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(2),
      Q => tmp_V_99_fu_1134(2),
      R => '0'
    );
\tmp_V_99_fu_1134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292257309_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(3),
      Q => tmp_V_99_fu_1134(3),
      R => '0'
    );
\tmp_V_99_fu_1134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292257309_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(4),
      Q => tmp_V_99_fu_1134(4),
      R => '0'
    );
\tmp_V_99_fu_1134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292257309_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(5),
      Q => tmp_V_99_fu_1134(5),
      R => '0'
    );
\tmp_V_99_fu_1134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292257309_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(6),
      Q => tmp_V_99_fu_1134(6),
      R => '0'
    );
\tmp_V_99_fu_1134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292257309_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(7),
      Q => tmp_V_99_fu_1134(7),
      R => '0'
    );
\tmp_V_99_fu_1134_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292257309_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(8),
      Q => tmp_V_99_fu_1134(8),
      R => '0'
    );
\tmp_V_99_fu_1134_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292257309_out,
      D => \tmp_V_127_fu_1246_reg[15]_0\(9),
      Q => tmp_V_99_fu_1134(9),
      R => '0'
    );
\tmp_V_9_fu_774[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I3 => \tmp_V_9_fu_774[15]_i_2_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292167166_out
    );
\tmp_V_9_fu_774[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \sf_1_fu_738_reg[3]_rep_n_1\,
      I2 => \tmp_V_fu_742[15]_i_4_n_1\,
      I3 => sf_1_fu_738_reg(6),
      I4 => sf_1_fu_738_reg(7),
      I5 => sf_1_fu_738_reg(8),
      O => \tmp_V_9_fu_774[15]_i_2_n_1\
    );
\tmp_V_9_fu_774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292167166_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_9_fu_774(0),
      R => '0'
    );
\tmp_V_9_fu_774_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292167166_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_9_fu_774(10),
      R => '0'
    );
\tmp_V_9_fu_774_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292167166_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_9_fu_774(11),
      R => '0'
    );
\tmp_V_9_fu_774_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292167166_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_9_fu_774(12),
      R => '0'
    );
\tmp_V_9_fu_774_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292167166_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_9_fu_774(13),
      R => '0'
    );
\tmp_V_9_fu_774_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292167166_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_9_fu_774(14),
      R => '0'
    );
\tmp_V_9_fu_774_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292167166_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_9_fu_774(15),
      R => '0'
    );
\tmp_V_9_fu_774_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292167166_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_9_fu_774(1),
      R => '0'
    );
\tmp_V_9_fu_774_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292167166_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_9_fu_774(2),
      R => '0'
    );
\tmp_V_9_fu_774_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292167166_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_9_fu_774(3),
      R => '0'
    );
\tmp_V_9_fu_774_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292167166_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_9_fu_774(4),
      R => '0'
    );
\tmp_V_9_fu_774_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292167166_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_9_fu_774(5),
      R => '0'
    );
\tmp_V_9_fu_774_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292167166_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_9_fu_774(6),
      R => '0'
    );
\tmp_V_9_fu_774_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292167166_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_9_fu_774(7),
      R => '0'
    );
\tmp_V_9_fu_774_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292167166_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_9_fu_774(8),
      R => '0'
    );
\tmp_V_9_fu_774_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292167166_out,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_9_fu_774(9),
      R => '0'
    );
\tmp_V_fu_742[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY,
      I1 => sf_1_fu_738_reg(1),
      I2 => \sf_1_fu_738_reg[0]_rep__0_n_1\,
      I3 => \tmp_V_fu_742[15]_i_3_n_1\,
      O => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292158
    );
\tmp_V_fu_742[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => threshs_m_thresholds_4_U_n_5,
      I1 => \p_Result_1_1_1_reg_8957_reg[0]_0\(32),
      I2 => \p_Result_1_1_1_reg_8957_reg[0]_1\(16),
      I3 => threshs_m_thresholds_4_U_n_3,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => threshs_m_thresholds_4_U_n_4,
      O => grp_Matrix_Vector_Activa_fu_84_in_V_V_TREADY
    );
\tmp_V_fu_742[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sf_1_fu_738_reg(2),
      I1 => \tmp_V_fu_742[15]_i_4_n_1\,
      I2 => sf_1_fu_738_reg(6),
      I3 => sf_1_fu_738_reg(7),
      I4 => sf_1_fu_738_reg(8),
      I5 => \sf_1_fu_738_reg[3]_rep_n_1\,
      O => \tmp_V_fu_742[15]_i_3_n_1\
    );
\tmp_V_fu_742[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sf_1_fu_738_reg(4),
      I1 => sf_1_fu_738_reg(5),
      O => \tmp_V_fu_742[15]_i_4_n_1\
    );
\tmp_V_fu_742_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292158,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(0),
      Q => tmp_V_fu_742(0),
      R => '0'
    );
\tmp_V_fu_742_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292158,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(10),
      Q => tmp_V_fu_742(10),
      R => '0'
    );
\tmp_V_fu_742_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292158,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(11),
      Q => tmp_V_fu_742(11),
      R => '0'
    );
\tmp_V_fu_742_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292158,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(12),
      Q => tmp_V_fu_742(12),
      R => '0'
    );
\tmp_V_fu_742_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292158,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(13),
      Q => tmp_V_fu_742(13),
      R => '0'
    );
\tmp_V_fu_742_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292158,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(14),
      Q => tmp_V_fu_742(14),
      R => '0'
    );
\tmp_V_fu_742_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292158,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(15),
      Q => tmp_V_fu_742(15),
      R => '0'
    );
\tmp_V_fu_742_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292158,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(1),
      Q => tmp_V_fu_742(1),
      R => '0'
    );
\tmp_V_fu_742_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292158,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(2),
      Q => tmp_V_fu_742(2),
      R => '0'
    );
\tmp_V_fu_742_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292158,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(3),
      Q => tmp_V_fu_742(3),
      R => '0'
    );
\tmp_V_fu_742_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292158,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(4),
      Q => tmp_V_fu_742(4),
      R => '0'
    );
\tmp_V_fu_742_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292158,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(5),
      Q => tmp_V_fu_742(5),
      R => '0'
    );
\tmp_V_fu_742_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292158,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(6),
      Q => tmp_V_fu_742(6),
      R => '0'
    );
\tmp_V_fu_742_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292158,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(7),
      Q => tmp_V_fu_742(7),
      R => '0'
    );
\tmp_V_fu_742_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292158,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(8),
      Q => tmp_V_fu_742(8),
      R => '0'
    );
\tmp_V_fu_742_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_act_m_val_V_reg_2292158,
      D => \p_Result_1_1_1_reg_8957_reg[0]_1\(9),
      Q => tmp_V_fu_742(9),
      R => '0'
    );
\trunc_ln647_reg_8932_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(0),
      Q => trunc_ln647_reg_8932(0),
      R => '0'
    );
\trunc_ln647_reg_8932_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(1),
      Q => trunc_ln647_reg_8932(1),
      R => '0'
    );
\trunc_ln647_reg_8932_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(2),
      Q => trunc_ln647_reg_8932(2),
      R => '0'
    );
\trunc_ln647_reg_8932_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln271_reg_89260,
      D => \p_Result_1_1_1_reg_8957_reg[0]_0\(3),
      Q => trunc_ln647_reg_8932(3),
      R => '0'
    );
\xor_ln899_21_reg_9241_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => xor_ln899_21_fu_6349_p2,
      Q => xor_ln899_21_reg_9241,
      R => '0'
    );
\xor_ln899_22_reg_9246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => xor_ln899_22_fu_6361_p2,
      Q => xor_ln899_22_reg_9246,
      R => '0'
    );
\xor_ln899_23_reg_9251_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => xor_ln899_23_fu_6373_p2,
      Q => xor_ln899_23_reg_9251,
      R => '0'
    );
\xor_ln899_7_reg_9171_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => xor_ln899_7_fu_6247_p2,
      Q => xor_ln899_7_reg_9171,
      R => '0'
    );
\xor_ln899_8_reg_9176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => xor_ln899_8_fu_6259_p2,
      Q => xor_ln899_8_reg_9176,
      R => '0'
    );
\xor_ln899_9_reg_9181[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln289_reg_8972_pp0_iter1_reg,
      I1 => \^odata_reg[16]\,
      O => icmp_ln899_10_reg_91860
    );
\xor_ln899_9_reg_9181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln899_10_reg_91860,
      D => xor_ln899_9_fu_6271_p2,
      Q => xor_ln899_9_reg_9181,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in0_V_V_TVALID : in STD_LOGIC;
    in0_V_V_TREADY : out STD_LOGIC;
    weights_V_V_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    weights_V_V_TVALID : in STD_LOGIC;
    weights_V_V_TREADY : out STD_LOGIC;
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_V_V_TVALID : out STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3 : entity is "StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3 : entity is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3 : entity is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3 : entity is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3 : entity is "4'b1000";
  attribute hls_module : string;
  attribute hls_module of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3 : entity is "yes";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3 is
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_ap_start_reg : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_10 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_11 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_12 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_13 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_18 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_22 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_23 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_25 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_3 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_4 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_5 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_6 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_7 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_8 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_n_9 : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_out_V_V_TDATA : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal grp_Matrix_Vector_Activa_fu_84_out_V_V_TVALID : STD_LOGIC;
  signal grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY : STD_LOGIC;
  signal \ibuf_inst/p_0_in\ : STD_LOGIC;
  signal in0_V_V_TDATA_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in0_V_V_TVALID_int : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_20 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_21 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_22 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_23 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_24 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_25 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_26 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_27 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_28 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_29 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_30 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_31 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_32 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_33 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_34 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_35 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_36 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_37 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_38 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_39 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_40 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_41 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_42 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_43 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_44 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_45 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_46 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_47 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_48 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_49 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_50 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_51 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_52 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_53 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_54 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_55 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_56 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_57 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_58 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_59 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_60 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_61 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_62 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_63 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_64 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_65 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_66 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_67 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_68 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_69 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_70 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_71 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_72 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_73 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_74 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_75 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_76 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_77 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_78 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_79 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_80 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_81 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_82 : STD_LOGIC;
  signal regslice_both_in0_V_V_U_n_83 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_1 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_10 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_11 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_2 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_21 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_6 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_7 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_8 : STD_LOGIC;
  signal regslice_both_out_V_V_U_n_9 : STD_LOGIC;
  signal weights_V_V_TDATA_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal weights_V_V_TVALID_int : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state4,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_Matrix_Vector_Activa_fu_84: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_Matrix_Vector_Activa
     port map (
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[1]_0\ => grp_Matrix_Vector_Activa_fu_84_n_23,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3_reg_0(6) => grp_Matrix_Vector_Activa_fu_84_n_3,
      ap_enable_reg_pp0_iter3_reg_0(5) => grp_Matrix_Vector_Activa_fu_84_n_4,
      ap_enable_reg_pp0_iter3_reg_0(4) => grp_Matrix_Vector_Activa_fu_84_n_5,
      ap_enable_reg_pp0_iter3_reg_0(3) => grp_Matrix_Vector_Activa_fu_84_n_6,
      ap_enable_reg_pp0_iter3_reg_0(2) => grp_Matrix_Vector_Activa_fu_84_n_7,
      ap_enable_reg_pp0_iter3_reg_0(1) => grp_Matrix_Vector_Activa_fu_84_n_8,
      ap_enable_reg_pp0_iter3_reg_0(0) => grp_Matrix_Vector_Activa_fu_84_n_9,
      ap_enable_reg_pp0_iter3_reg_1(8) => grp_Matrix_Vector_Activa_fu_84_out_V_V_TVALID,
      ap_enable_reg_pp0_iter3_reg_1(7 downto 5) => grp_Matrix_Vector_Activa_fu_84_out_V_V_TDATA(7 downto 5),
      ap_enable_reg_pp0_iter3_reg_1(4) => grp_Matrix_Vector_Activa_fu_84_n_18,
      ap_enable_reg_pp0_iter3_reg_1(3 downto 1) => grp_Matrix_Vector_Activa_fu_84_out_V_V_TDATA(3 downto 1),
      ap_enable_reg_pp0_iter3_reg_1(0) => grp_Matrix_Vector_Activa_fu_84_n_22,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[1]\ => regslice_both_out_V_V_U_n_2,
      \count_reg[1]_0\ => regslice_both_out_V_V_U_n_1,
      grp_Matrix_Vector_Activa_fu_84_ap_start_reg => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      \icmp_ln289_reg_8972_pp0_iter2_reg_reg[0]_0\ => grp_Matrix_Vector_Activa_fu_84_n_25,
      \odata_reg[0]\ => regslice_both_out_V_V_U_n_21,
      \odata_reg[16]\ => grp_Matrix_Vector_Activa_fu_84_n_10,
      \odata_reg[32]\ => grp_Matrix_Vector_Activa_fu_84_n_11,
      \odata_reg[32]_0\ => grp_Matrix_Vector_Activa_fu_84_n_12,
      \odata_reg[8]\(6) => \ibuf_inst/p_0_in\,
      \odata_reg[8]\(5) => regslice_both_out_V_V_U_n_6,
      \odata_reg[8]\(4) => regslice_both_out_V_V_U_n_7,
      \odata_reg[8]\(3) => regslice_both_out_V_V_U_n_8,
      \odata_reg[8]\(2) => regslice_both_out_V_V_U_n_9,
      \odata_reg[8]\(1) => regslice_both_out_V_V_U_n_10,
      \odata_reg[8]\(0) => regslice_both_out_V_V_U_n_11,
      out_V_V_TREADY => out_V_V_TREADY,
      out_V_V_TREADY_0 => grp_Matrix_Vector_Activa_fu_84_n_13,
      \p_Result_1_1_1_reg_8957_reg[0]_0\(32) => weights_V_V_TVALID_int,
      \p_Result_1_1_1_reg_8957_reg[0]_0\(31 downto 0) => weights_V_V_TDATA_int(31 downto 0),
      \p_Result_1_1_1_reg_8957_reg[0]_1\(16) => in0_V_V_TVALID_int,
      \p_Result_1_1_1_reg_8957_reg[0]_1\(15 downto 0) => in0_V_V_TDATA_int(15 downto 0),
      \tmp_V_127_fu_1246_reg[15]_0\(15) => regslice_both_in0_V_V_U_n_20,
      \tmp_V_127_fu_1246_reg[15]_0\(14) => regslice_both_in0_V_V_U_n_21,
      \tmp_V_127_fu_1246_reg[15]_0\(13) => regslice_both_in0_V_V_U_n_22,
      \tmp_V_127_fu_1246_reg[15]_0\(12) => regslice_both_in0_V_V_U_n_23,
      \tmp_V_127_fu_1246_reg[15]_0\(11) => regslice_both_in0_V_V_U_n_24,
      \tmp_V_127_fu_1246_reg[15]_0\(10) => regslice_both_in0_V_V_U_n_25,
      \tmp_V_127_fu_1246_reg[15]_0\(9) => regslice_both_in0_V_V_U_n_26,
      \tmp_V_127_fu_1246_reg[15]_0\(8) => regslice_both_in0_V_V_U_n_27,
      \tmp_V_127_fu_1246_reg[15]_0\(7) => regslice_both_in0_V_V_U_n_28,
      \tmp_V_127_fu_1246_reg[15]_0\(6) => regslice_both_in0_V_V_U_n_29,
      \tmp_V_127_fu_1246_reg[15]_0\(5) => regslice_both_in0_V_V_U_n_30,
      \tmp_V_127_fu_1246_reg[15]_0\(4) => regslice_both_in0_V_V_U_n_31,
      \tmp_V_127_fu_1246_reg[15]_0\(3) => regslice_both_in0_V_V_U_n_32,
      \tmp_V_127_fu_1246_reg[15]_0\(2) => regslice_both_in0_V_V_U_n_33,
      \tmp_V_127_fu_1246_reg[15]_0\(1) => regslice_both_in0_V_V_U_n_34,
      \tmp_V_127_fu_1246_reg[15]_0\(0) => regslice_both_in0_V_V_U_n_35,
      \tmp_V_191_fu_1502_reg[15]_0\(15) => regslice_both_in0_V_V_U_n_36,
      \tmp_V_191_fu_1502_reg[15]_0\(14) => regslice_both_in0_V_V_U_n_37,
      \tmp_V_191_fu_1502_reg[15]_0\(13) => regslice_both_in0_V_V_U_n_38,
      \tmp_V_191_fu_1502_reg[15]_0\(12) => regslice_both_in0_V_V_U_n_39,
      \tmp_V_191_fu_1502_reg[15]_0\(11) => regslice_both_in0_V_V_U_n_40,
      \tmp_V_191_fu_1502_reg[15]_0\(10) => regslice_both_in0_V_V_U_n_41,
      \tmp_V_191_fu_1502_reg[15]_0\(9) => regslice_both_in0_V_V_U_n_42,
      \tmp_V_191_fu_1502_reg[15]_0\(8) => regslice_both_in0_V_V_U_n_43,
      \tmp_V_191_fu_1502_reg[15]_0\(7) => regslice_both_in0_V_V_U_n_44,
      \tmp_V_191_fu_1502_reg[15]_0\(6) => regslice_both_in0_V_V_U_n_45,
      \tmp_V_191_fu_1502_reg[15]_0\(5) => regslice_both_in0_V_V_U_n_46,
      \tmp_V_191_fu_1502_reg[15]_0\(4) => regslice_both_in0_V_V_U_n_47,
      \tmp_V_191_fu_1502_reg[15]_0\(3) => regslice_both_in0_V_V_U_n_48,
      \tmp_V_191_fu_1502_reg[15]_0\(2) => regslice_both_in0_V_V_U_n_49,
      \tmp_V_191_fu_1502_reg[15]_0\(1) => regslice_both_in0_V_V_U_n_50,
      \tmp_V_191_fu_1502_reg[15]_0\(0) => regslice_both_in0_V_V_U_n_51,
      \tmp_V_255_fu_1758_reg[15]_0\(15) => regslice_both_in0_V_V_U_n_52,
      \tmp_V_255_fu_1758_reg[15]_0\(14) => regslice_both_in0_V_V_U_n_53,
      \tmp_V_255_fu_1758_reg[15]_0\(13) => regslice_both_in0_V_V_U_n_54,
      \tmp_V_255_fu_1758_reg[15]_0\(12) => regslice_both_in0_V_V_U_n_55,
      \tmp_V_255_fu_1758_reg[15]_0\(11) => regslice_both_in0_V_V_U_n_56,
      \tmp_V_255_fu_1758_reg[15]_0\(10) => regslice_both_in0_V_V_U_n_57,
      \tmp_V_255_fu_1758_reg[15]_0\(9) => regslice_both_in0_V_V_U_n_58,
      \tmp_V_255_fu_1758_reg[15]_0\(8) => regslice_both_in0_V_V_U_n_59,
      \tmp_V_255_fu_1758_reg[15]_0\(7) => regslice_both_in0_V_V_U_n_60,
      \tmp_V_255_fu_1758_reg[15]_0\(6) => regslice_both_in0_V_V_U_n_61,
      \tmp_V_255_fu_1758_reg[15]_0\(5) => regslice_both_in0_V_V_U_n_62,
      \tmp_V_255_fu_1758_reg[15]_0\(4) => regslice_both_in0_V_V_U_n_63,
      \tmp_V_255_fu_1758_reg[15]_0\(3) => regslice_both_in0_V_V_U_n_64,
      \tmp_V_255_fu_1758_reg[15]_0\(2) => regslice_both_in0_V_V_U_n_65,
      \tmp_V_255_fu_1758_reg[15]_0\(1) => regslice_both_in0_V_V_U_n_66,
      \tmp_V_255_fu_1758_reg[15]_0\(0) => regslice_both_in0_V_V_U_n_67,
      \tmp_V_287_fu_1886_reg[15]_0\(15) => regslice_both_in0_V_V_U_n_68,
      \tmp_V_287_fu_1886_reg[15]_0\(14) => regslice_both_in0_V_V_U_n_69,
      \tmp_V_287_fu_1886_reg[15]_0\(13) => regslice_both_in0_V_V_U_n_70,
      \tmp_V_287_fu_1886_reg[15]_0\(12) => regslice_both_in0_V_V_U_n_71,
      \tmp_V_287_fu_1886_reg[15]_0\(11) => regslice_both_in0_V_V_U_n_72,
      \tmp_V_287_fu_1886_reg[15]_0\(10) => regslice_both_in0_V_V_U_n_73,
      \tmp_V_287_fu_1886_reg[15]_0\(9) => regslice_both_in0_V_V_U_n_74,
      \tmp_V_287_fu_1886_reg[15]_0\(8) => regslice_both_in0_V_V_U_n_75,
      \tmp_V_287_fu_1886_reg[15]_0\(7) => regslice_both_in0_V_V_U_n_76,
      \tmp_V_287_fu_1886_reg[15]_0\(6) => regslice_both_in0_V_V_U_n_77,
      \tmp_V_287_fu_1886_reg[15]_0\(5) => regslice_both_in0_V_V_U_n_78,
      \tmp_V_287_fu_1886_reg[15]_0\(4) => regslice_both_in0_V_V_U_n_79,
      \tmp_V_287_fu_1886_reg[15]_0\(3) => regslice_both_in0_V_V_U_n_80,
      \tmp_V_287_fu_1886_reg[15]_0\(2) => regslice_both_in0_V_V_U_n_81,
      \tmp_V_287_fu_1886_reg[15]_0\(1) => regslice_both_in0_V_V_U_n_82,
      \tmp_V_287_fu_1886_reg[15]_0\(0) => regslice_both_in0_V_V_U_n_83
    );
grp_Matrix_Vector_Activa_fu_84_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Matrix_Vector_Activa_fu_84_n_23,
      Q => grp_Matrix_Vector_Activa_fu_84_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_V_U: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_regslice_both
     port map (
      D(16) => in0_V_V_TVALID,
      D(15 downto 0) => in0_V_V_TDATA(15 downto 0),
      Q(16) => in0_V_V_TVALID_int,
      Q(15 downto 0) => in0_V_V_TDATA_int(15 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in0_V_V_TREADY => in0_V_V_TREADY,
      \ireg_reg[16]\ => grp_Matrix_Vector_Activa_fu_84_n_11,
      \odata_reg[15]_rep\(15) => regslice_both_in0_V_V_U_n_20,
      \odata_reg[15]_rep\(14) => regslice_both_in0_V_V_U_n_21,
      \odata_reg[15]_rep\(13) => regslice_both_in0_V_V_U_n_22,
      \odata_reg[15]_rep\(12) => regslice_both_in0_V_V_U_n_23,
      \odata_reg[15]_rep\(11) => regslice_both_in0_V_V_U_n_24,
      \odata_reg[15]_rep\(10) => regslice_both_in0_V_V_U_n_25,
      \odata_reg[15]_rep\(9) => regslice_both_in0_V_V_U_n_26,
      \odata_reg[15]_rep\(8) => regslice_both_in0_V_V_U_n_27,
      \odata_reg[15]_rep\(7) => regslice_both_in0_V_V_U_n_28,
      \odata_reg[15]_rep\(6) => regslice_both_in0_V_V_U_n_29,
      \odata_reg[15]_rep\(5) => regslice_both_in0_V_V_U_n_30,
      \odata_reg[15]_rep\(4) => regslice_both_in0_V_V_U_n_31,
      \odata_reg[15]_rep\(3) => regslice_both_in0_V_V_U_n_32,
      \odata_reg[15]_rep\(2) => regslice_both_in0_V_V_U_n_33,
      \odata_reg[15]_rep\(1) => regslice_both_in0_V_V_U_n_34,
      \odata_reg[15]_rep\(0) => regslice_both_in0_V_V_U_n_35,
      \odata_reg[15]_rep__0\(15) => regslice_both_in0_V_V_U_n_36,
      \odata_reg[15]_rep__0\(14) => regslice_both_in0_V_V_U_n_37,
      \odata_reg[15]_rep__0\(13) => regslice_both_in0_V_V_U_n_38,
      \odata_reg[15]_rep__0\(12) => regslice_both_in0_V_V_U_n_39,
      \odata_reg[15]_rep__0\(11) => regslice_both_in0_V_V_U_n_40,
      \odata_reg[15]_rep__0\(10) => regslice_both_in0_V_V_U_n_41,
      \odata_reg[15]_rep__0\(9) => regslice_both_in0_V_V_U_n_42,
      \odata_reg[15]_rep__0\(8) => regslice_both_in0_V_V_U_n_43,
      \odata_reg[15]_rep__0\(7) => regslice_both_in0_V_V_U_n_44,
      \odata_reg[15]_rep__0\(6) => regslice_both_in0_V_V_U_n_45,
      \odata_reg[15]_rep__0\(5) => regslice_both_in0_V_V_U_n_46,
      \odata_reg[15]_rep__0\(4) => regslice_both_in0_V_V_U_n_47,
      \odata_reg[15]_rep__0\(3) => regslice_both_in0_V_V_U_n_48,
      \odata_reg[15]_rep__0\(2) => regslice_both_in0_V_V_U_n_49,
      \odata_reg[15]_rep__0\(1) => regslice_both_in0_V_V_U_n_50,
      \odata_reg[15]_rep__0\(0) => regslice_both_in0_V_V_U_n_51,
      \odata_reg[15]_rep__1\(15) => regslice_both_in0_V_V_U_n_52,
      \odata_reg[15]_rep__1\(14) => regslice_both_in0_V_V_U_n_53,
      \odata_reg[15]_rep__1\(13) => regslice_both_in0_V_V_U_n_54,
      \odata_reg[15]_rep__1\(12) => regslice_both_in0_V_V_U_n_55,
      \odata_reg[15]_rep__1\(11) => regslice_both_in0_V_V_U_n_56,
      \odata_reg[15]_rep__1\(10) => regslice_both_in0_V_V_U_n_57,
      \odata_reg[15]_rep__1\(9) => regslice_both_in0_V_V_U_n_58,
      \odata_reg[15]_rep__1\(8) => regslice_both_in0_V_V_U_n_59,
      \odata_reg[15]_rep__1\(7) => regslice_both_in0_V_V_U_n_60,
      \odata_reg[15]_rep__1\(6) => regslice_both_in0_V_V_U_n_61,
      \odata_reg[15]_rep__1\(5) => regslice_both_in0_V_V_U_n_62,
      \odata_reg[15]_rep__1\(4) => regslice_both_in0_V_V_U_n_63,
      \odata_reg[15]_rep__1\(3) => regslice_both_in0_V_V_U_n_64,
      \odata_reg[15]_rep__1\(2) => regslice_both_in0_V_V_U_n_65,
      \odata_reg[15]_rep__1\(1) => regslice_both_in0_V_V_U_n_66,
      \odata_reg[15]_rep__1\(0) => regslice_both_in0_V_V_U_n_67,
      \odata_reg[15]_rep__2\(15) => regslice_both_in0_V_V_U_n_68,
      \odata_reg[15]_rep__2\(14) => regslice_both_in0_V_V_U_n_69,
      \odata_reg[15]_rep__2\(13) => regslice_both_in0_V_V_U_n_70,
      \odata_reg[15]_rep__2\(12) => regslice_both_in0_V_V_U_n_71,
      \odata_reg[15]_rep__2\(11) => regslice_both_in0_V_V_U_n_72,
      \odata_reg[15]_rep__2\(10) => regslice_both_in0_V_V_U_n_73,
      \odata_reg[15]_rep__2\(9) => regslice_both_in0_V_V_U_n_74,
      \odata_reg[15]_rep__2\(8) => regslice_both_in0_V_V_U_n_75,
      \odata_reg[15]_rep__2\(7) => regslice_both_in0_V_V_U_n_76,
      \odata_reg[15]_rep__2\(6) => regslice_both_in0_V_V_U_n_77,
      \odata_reg[15]_rep__2\(5) => regslice_both_in0_V_V_U_n_78,
      \odata_reg[15]_rep__2\(4) => regslice_both_in0_V_V_U_n_79,
      \odata_reg[15]_rep__2\(3) => regslice_both_in0_V_V_U_n_80,
      \odata_reg[15]_rep__2\(2) => regslice_both_in0_V_V_U_n_81,
      \odata_reg[15]_rep__2\(1) => regslice_both_in0_V_V_U_n_82,
      \odata_reg[15]_rep__2\(0) => regslice_both_in0_V_V_U_n_83,
      \odata_reg[5]_rep__2\(0) => ap_CS_fsm_state3,
      \odata_reg[5]_rep__2_0\ => grp_Matrix_Vector_Activa_fu_84_n_12
    );
regslice_both_out_V_V_U: entity work.\StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_regslice_both__parameterized1\
     port map (
      D(0) => ap_NS_fsm(0),
      Q(0) => ap_CS_fsm_state4,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[0]_0\ => regslice_both_out_V_V_U_n_2,
      \count_reg[0]_1\ => grp_Matrix_Vector_Activa_fu_84_n_10,
      \count_reg[0]_2\ => grp_Matrix_Vector_Activa_fu_84_n_25,
      \count_reg[1]_0\ => regslice_both_out_V_V_U_n_1,
      \count_reg[1]_1\ => grp_Matrix_Vector_Activa_fu_84_n_13,
      \ireg_reg[8]\(6) => \ibuf_inst/p_0_in\,
      \ireg_reg[8]\(5) => regslice_both_out_V_V_U_n_6,
      \ireg_reg[8]\(4) => regslice_both_out_V_V_U_n_7,
      \ireg_reg[8]\(3) => regslice_both_out_V_V_U_n_8,
      \ireg_reg[8]\(2) => regslice_both_out_V_V_U_n_9,
      \ireg_reg[8]\(1) => regslice_both_out_V_V_U_n_10,
      \ireg_reg[8]\(0) => regslice_both_out_V_V_U_n_11,
      \ireg_reg[8]_0\ => regslice_both_out_V_V_U_n_21,
      \ireg_reg[8]_1\(8) => grp_Matrix_Vector_Activa_fu_84_out_V_V_TVALID,
      \ireg_reg[8]_1\(7 downto 5) => grp_Matrix_Vector_Activa_fu_84_out_V_V_TDATA(7 downto 5),
      \ireg_reg[8]_1\(4) => grp_Matrix_Vector_Activa_fu_84_n_18,
      \ireg_reg[8]_1\(3 downto 1) => grp_Matrix_Vector_Activa_fu_84_out_V_V_TDATA(3 downto 1),
      \ireg_reg[8]_1\(0) => grp_Matrix_Vector_Activa_fu_84_n_22,
      \odata_reg[8]\(8) => out_V_V_TVALID,
      \odata_reg[8]\(7 downto 0) => out_V_V_TDATA(7 downto 0),
      \odata_reg[8]_0\(6) => grp_Matrix_Vector_Activa_fu_84_n_3,
      \odata_reg[8]_0\(5) => grp_Matrix_Vector_Activa_fu_84_n_4,
      \odata_reg[8]_0\(4) => grp_Matrix_Vector_Activa_fu_84_n_5,
      \odata_reg[8]_0\(3) => grp_Matrix_Vector_Activa_fu_84_n_6,
      \odata_reg[8]_0\(2) => grp_Matrix_Vector_Activa_fu_84_n_7,
      \odata_reg[8]_0\(1) => grp_Matrix_Vector_Activa_fu_84_n_8,
      \odata_reg[8]_0\(0) => grp_Matrix_Vector_Activa_fu_84_n_9,
      out_V_V_TREADY => out_V_V_TREADY
    );
regslice_both_weights_V_V_U: entity work.\StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_regslice_both__parameterized0\
     port map (
      D(32) => weights_V_V_TVALID,
      D(31 downto 0) => weights_V_V_TDATA(31 downto 0),
      Q(32) => weights_V_V_TVALID_int,
      Q(31 downto 0) => weights_V_V_TDATA_int(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY => grp_Matrix_Vector_Activa_fu_84_weight_V_V_TREADY,
      \ireg_reg[32]\(0) => ap_CS_fsm_state3,
      weights_V_V_TREADY => weights_V_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_V_TVALID : in STD_LOGIC;
    in0_V_V_TREADY : out STD_LOGIC;
    in0_V_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    weights_V_V_TVALID : in STD_LOGIC;
    weights_V_V_TREADY : out STD_LOGIC;
    weights_V_V_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    out_V_V_TVALID : out STD_LOGIC;
    out_V_V_TREADY : in STD_LOGIC;
    out_V_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0,StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0 : entity is "StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3,Vivado 2020.1.1";
  attribute hls_module : string;
  attribute hls_module of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0 : entity is "yes";
end StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0;

architecture STRUCTURE of StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0 is
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "4'b1000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V_V:weights_V_V:out_V_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V_V TVALID";
  attribute X_INTERFACE_INFO of out_V_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V_V TREADY";
  attribute X_INTERFACE_INFO of out_V_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V_V TVALID";
  attribute X_INTERFACE_INFO of weights_V_V_TREADY : signal is "xilinx.com:interface:axis:1.0 weights_V_V TREADY";
  attribute X_INTERFACE_INFO of weights_V_V_TVALID : signal is "xilinx.com:interface:axis:1.0 weights_V_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_V_TDATA : signal is "XIL_INTERFACENAME in0_V_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_V_TDATA : signal is "XIL_INTERFACENAME out_V_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of weights_V_V_TDATA : signal is "xilinx.com:interface:axis:1.0 weights_V_V TDATA";
  attribute X_INTERFACE_PARAMETER of weights_V_V_TDATA : signal is "XIL_INTERFACENAME weights_V_V, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.000, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_0_StreamingFCLayer_Batch_3_StreamingFCLayer_Batch_3
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_V_TDATA(15 downto 0) => in0_V_V_TDATA(15 downto 0),
      in0_V_V_TREADY => in0_V_V_TREADY,
      in0_V_V_TVALID => in0_V_V_TVALID,
      out_V_V_TDATA(7 downto 0) => out_V_V_TDATA(7 downto 0),
      out_V_V_TREADY => out_V_V_TREADY,
      out_V_V_TVALID => out_V_V_TVALID,
      weights_V_V_TDATA(31 downto 0) => weights_V_V_TDATA(31 downto 0),
      weights_V_V_TREADY => weights_V_V_TREADY,
      weights_V_V_TVALID => weights_V_V_TVALID
    );
end STRUCTURE;
