#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff89ae08660 .scope module, "prueba_tb" "prueba_tb" 2 30;
 .timescale 0 0;
v0x7ff89ae1ac60_0 .var "alusrc", 0 0;
v0x7ff89ae1ad20_0 .var "clk", 0 0;
v0x7ff89ae1ae30_0 .var "inmux", 0 15;
v0x7ff89ae1aec0_0 .net "instruction", 0 31, v0x7ff89ae19010_0;  1 drivers
v0x7ff89ae1af50_0 .var "op", 0 5;
v0x7ff89ae1b020_0 .net "out", 0 31, v0x7ff89ae1a1f0_0;  1 drivers
v0x7ff89ae1b0f0_0 .var "rad1", 0 4;
v0x7ff89ae1b180_0 .var "rad2", 0 4;
v0x7ff89ae1b210_0 .net "readdata1", 0 31, v0x7ff89ae1a830_0;  1 drivers
v0x7ff89ae1b320_0 .net "readdata2", 0 31, v0x7ff89ae1a8f0_0;  1 drivers
v0x7ff89ae1b400_0 .var "reset", 0 0;
v0x7ff89ae1b490_0 .net "resmux", 0 31, L_0x7ff89ae1bee0;  1 drivers
v0x7ff89ae1b560_0 .var "writeadd", 0 4;
v0x7ff89ae1b5f0_0 .net "writedata", 0 31, v0x7ff89ae18aa0_0;  1 drivers
S_0x7ff89ae087c0 .scope module, "alu1" "alu" 2 49, 3 1 0, S_0x7ff89ae08660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 6 "op"
    .port_info 4 /OUTPUT 32 "res"
v0x7ff89ae08920_0 .net "clk", 0 0, v0x7ff89ae1ad20_0;  1 drivers
v0x7ff89ae188a0_0 .net "in1", 0 31, v0x7ff89ae1a830_0;  alias, 1 drivers
v0x7ff89ae18940_0 .net "in2", 0 31, L_0x7ff89ae1bee0;  alias, 1 drivers
v0x7ff89ae189f0_0 .net "op", 0 5, v0x7ff89ae1af50_0;  1 drivers
v0x7ff89ae18aa0_0 .var "res", 0 31;
E_0x7ff89ae00250 .event posedge, v0x7ff89ae08920_0;
S_0x7ff89ae18c10 .scope module, "in1" "InstructionMemory" 2 46, 4 1 0, S_0x7ff89ae08660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "instruction"
v0x7ff89ae18e10_0 .net "address", 0 31, v0x7ff89ae1a1f0_0;  alias, 1 drivers
v0x7ff89ae18ea0_0 .net "clk", 0 0, v0x7ff89ae1ad20_0;  alias, 1 drivers
v0x7ff89ae18f60 .array "insmem", 0 2047, 0 7;
v0x7ff89ae19010_0 .var "instruction", 0 31;
S_0x7ff89ae190f0 .scope module, "mux1" "reg_mux_alu" 2 48, 5 1 0, S_0x7ff89ae08660;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 16 "in2"
    .port_info 2 /INPUT 1 "alusrc"
    .port_info 3 /OUTPUT 32 "out"
v0x7ff89ae19320_0 .net *"_s0", 31 0, L_0x7ff89ae1b6c0;  1 drivers
L_0x10f662098 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff89ae193d0_0 .net *"_s11", 30 0, L_0x10f662098;  1 drivers
L_0x10f6620e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ff89ae19480_0 .net/2u *"_s12", 31 0, L_0x10f6620e0;  1 drivers
v0x7ff89ae19540_0 .net *"_s14", 0 0, L_0x7ff89ae1bab0;  1 drivers
v0x7ff89ae195e0_0 .net *"_s16", 31 0, L_0x7ff89ae1bbf0;  1 drivers
L_0x10f662128 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff89ae196d0_0 .net *"_s19", 15 0, L_0x10f662128;  1 drivers
L_0x10f662170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff89ae19780_0 .net/2u *"_s20", 31 0, L_0x10f662170;  1 drivers
v0x7ff89ae19830_0 .net *"_s22", 31 0, L_0x7ff89ae1bd80;  1 drivers
L_0x10f662008 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff89ae198e0_0 .net *"_s3", 30 0, L_0x10f662008;  1 drivers
L_0x10f662050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ff89ae199f0_0 .net/2u *"_s4", 31 0, L_0x10f662050;  1 drivers
v0x7ff89ae19aa0_0 .net *"_s6", 0 0, L_0x7ff89ae1b850;  1 drivers
v0x7ff89ae19b40_0 .net *"_s8", 31 0, L_0x7ff89ae1b970;  1 drivers
v0x7ff89ae19bf0_0 .net "alusrc", 0 0, v0x7ff89ae1ac60_0;  1 drivers
v0x7ff89ae19c90_0 .net "in1", 0 31, v0x7ff89ae1a8f0_0;  alias, 1 drivers
v0x7ff89ae19d40_0 .net "in2", 0 15, v0x7ff89ae1ae30_0;  1 drivers
v0x7ff89ae19df0_0 .net "out", 0 31, L_0x7ff89ae1bee0;  alias, 1 drivers
L_0x7ff89ae1b6c0 .concat [ 1 31 0 0], v0x7ff89ae1ac60_0, L_0x10f662008;
L_0x7ff89ae1b850 .cmp/eq 32, L_0x7ff89ae1b6c0, L_0x10f662050;
L_0x7ff89ae1b970 .concat [ 1 31 0 0], v0x7ff89ae1ac60_0, L_0x10f662098;
L_0x7ff89ae1bab0 .cmp/eq 32, L_0x7ff89ae1b970, L_0x10f6620e0;
L_0x7ff89ae1bbf0 .concat [ 16 16 0 0], v0x7ff89ae1ae30_0, L_0x10f662128;
L_0x7ff89ae1bd80 .functor MUXZ 32, L_0x10f662170, L_0x7ff89ae1bbf0, L_0x7ff89ae1bab0, C4<>;
L_0x7ff89ae1bee0 .functor MUXZ 32, L_0x7ff89ae1bd80, v0x7ff89ae1a8f0_0, L_0x7ff89ae1b850, C4<>;
S_0x7ff89ae19ec0 .scope module, "pc1" "pc" 2 45, 6 1 0, S_0x7ff89ae08660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "out"
v0x7ff89ae1a110_0 .net "clk", 0 0, v0x7ff89ae1ad20_0;  alias, 1 drivers
v0x7ff89ae1a1f0_0 .var "out", 0 31;
v0x7ff89ae1a290_0 .net "reset", 0 0, v0x7ff89ae1b400_0;  1 drivers
E_0x7ff89ae1a0c0 .event negedge, v0x7ff89ae08920_0;
S_0x7ff89ae1a380 .scope module, "reg1" "reg_file" 2 47, 7 1 0, S_0x7ff89ae08660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "readadd1"
    .port_info 2 /INPUT 5 "readadd2"
    .port_info 3 /INPUT 5 "writeadd"
    .port_info 4 /INPUT 32 "writedata"
    .port_info 5 /OUTPUT 32 "readdata1"
    .port_info 6 /OUTPUT 32 "readdata2"
v0x7ff89ae1a660_0 .net "clk", 0 0, v0x7ff89ae1ad20_0;  alias, 1 drivers
v0x7ff89ae1a6f0_0 .net "readadd1", 0 4, v0x7ff89ae1b0f0_0;  1 drivers
v0x7ff89ae1a780_0 .net "readadd2", 0 4, v0x7ff89ae1b180_0;  1 drivers
v0x7ff89ae1a830_0 .var "readdata1", 0 31;
v0x7ff89ae1a8f0_0 .var "readdata2", 0 31;
v0x7ff89ae1a9c0 .array "regmem", 0 31, 0 31;
v0x7ff89ae1aa50_0 .net "writeadd", 0 4, v0x7ff89ae1b560_0;  1 drivers
v0x7ff89ae1ab00_0 .net "writedata", 0 31, v0x7ff89ae18aa0_0;  alias, 1 drivers
    .scope S_0x7ff89ae19ec0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff89ae1a1f0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7ff89ae19ec0;
T_1 ;
    %wait E_0x7ff89ae1a0c0;
    %load/vec4 v0x7ff89ae1a290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7ff89ae1a1f0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7ff89ae1a1f0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff89ae1a1f0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff89ae18c10;
T_2 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 75, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 75, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 75, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 36, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 75, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 39, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 75, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 37, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 75, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 72, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff89ae18f60, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x7ff89ae18c10;
T_3 ;
    %wait E_0x7ff89ae00250;
    %load/vec4 v0x7ff89ae18e10_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff89ae18f60, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff89ae19010_0, 4, 8;
    %load/vec4 v0x7ff89ae18e10_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff89ae18f60, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff89ae19010_0, 4, 8;
    %load/vec4 v0x7ff89ae18e10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff89ae18f60, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff89ae19010_0, 4, 8;
    %ix/getv 4, v0x7ff89ae18e10_0;
    %load/vec4a v0x7ff89ae18f60, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff89ae19010_0, 4, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff89ae1a380;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 252, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %end;
    .thread T_4;
    .scope S_0x7ff89ae1a380;
T_5 ;
    %wait E_0x7ff89ae00250;
    %load/vec4 v0x7ff89ae1a6f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff89ae1a9c0, 4;
    %assign/vec4 v0x7ff89ae1a830_0, 0;
    %load/vec4 v0x7ff89ae1a780_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff89ae1a9c0, 4;
    %assign/vec4 v0x7ff89ae1a8f0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ff89ae1a380;
T_6 ;
    %wait E_0x7ff89ae1a0c0;
    %load/vec4 v0x7ff89ae1ab00_0;
    %load/vec4 v0x7ff89ae1aa50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff89ae1a9c0, 0, 4;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ff89ae087c0;
T_7 ;
    %wait E_0x7ff89ae00250;
    %load/vec4 v0x7ff89ae189f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x7ff89ae188a0_0;
    %load/vec4 v0x7ff89ae18940_0;
    %add;
    %store/vec4 v0x7ff89ae18aa0_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x7ff89ae188a0_0;
    %load/vec4 v0x7ff89ae18940_0;
    %sub;
    %store/vec4 v0x7ff89ae18aa0_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x7ff89ae188a0_0;
    %load/vec4 v0x7ff89ae18940_0;
    %and;
    %store/vec4 v0x7ff89ae18aa0_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x7ff89ae188a0_0;
    %load/vec4 v0x7ff89ae18940_0;
    %or;
    %inv;
    %store/vec4 v0x7ff89ae18aa0_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x7ff89ae188a0_0;
    %load/vec4 v0x7ff89ae18940_0;
    %or;
    %store/vec4 v0x7ff89ae18aa0_0, 0, 32;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x7ff89ae188a0_0;
    %load/vec4 v0x7ff89ae18940_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7ff89ae18aa0_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7ff89ae08660;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff89ae1ad20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff89ae1b400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff89ae1ac60_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff89ae1ae30_0, 0, 16;
    %delay 20, 0;
    %load/vec4 v0x7ff89ae1b400_0;
    %nor/r;
    %store/vec4 v0x7ff89ae1b400_0, 0, 1;
    %delay 200, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7ff89ae08660;
T_9 ;
    %load/vec4 v0x7ff89ae1aec0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0x7ff89ae1b560_0, 0;
    %load/vec4 v0x7ff89ae1aec0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7ff89ae1b180_0, 0;
    %load/vec4 v0x7ff89ae1aec0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7ff89ae1b0f0_0, 0;
    %load/vec4 v0x7ff89ae1aec0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x7ff89ae1af50_0, 0;
    %delay 10, 0;
    %load/vec4 v0x7ff89ae1ad20_0;
    %nor/r;
    %store/vec4 v0x7ff89ae1ad20_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7ff89ae08660;
T_10 ;
    %delay 18, 0;
    %load/vec4 v0x7ff89ae1af50_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.0 ;
    %vpi_call 2 89 "$display", "%b + %b = %b", v0x7ff89ae1b210_0, v0x7ff89ae1b320_0, v0x7ff89ae1b5f0_0 {0 0 0};
    %jmp T_10.6;
T_10.1 ;
    %vpi_call 2 90 "$display", "%b - %b = %b", v0x7ff89ae1b210_0, v0x7ff89ae1b320_0, v0x7ff89ae1b5f0_0 {0 0 0};
    %jmp T_10.6;
T_10.2 ;
    %vpi_call 2 91 "$display", "%b & %b = %b", v0x7ff89ae1b210_0, v0x7ff89ae1b320_0, v0x7ff89ae1b5f0_0 {0 0 0};
    %jmp T_10.6;
T_10.3 ;
    %vpi_call 2 92 "$display", "~(%b | %b) = %b", v0x7ff89ae1b210_0, v0x7ff89ae1b320_0, v0x7ff89ae1b5f0_0 {0 0 0};
    %jmp T_10.6;
T_10.4 ;
    %vpi_call 2 93 "$display", "%b | %b = %b", v0x7ff89ae1b210_0, v0x7ff89ae1b320_0, v0x7ff89ae1b5f0_0 {0 0 0};
    %jmp T_10.6;
T_10.5 ;
    %vpi_call 2 94 "$display", "%b < %b = %b", v0x7ff89ae1b210_0, v0x7ff89ae1b320_0, v0x7ff89ae1b5f0_0 {0 0 0};
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "prueba.v";
    "alu.v";
    "ins_mem.v";
    "reg_mux_alu.v";
    "pc.v";
    "reg_file.v";
