

================================================================
== Vivado HLS Report for 'AES256_ECB'
================================================================
* Date:           Wed May 13 21:28:53 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.344 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3298|     4598| 32.980 us | 45.980 us |  3298|  4598|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       40|       40|        10|          -|          -|     4|    no    |
        | + Loop 1.1  |        8|        8|         2|          -|          -|     4|    no    |
        |- Loop 2     |       40|       40|        10|          -|          -|     4|    no    |
        | + Loop 2.1  |        8|        8|         2|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 3 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 9 7 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ctx_RoundKey = alloca [240 x i8], align 1" [NIST-KATs/rng.c:147]   --->   Operation 10 'alloca' 'ctx_RoundKey' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%test = alloca [16 x i8], align 1" [NIST-KATs/rng.c:161]   --->   Operation 11 'alloca' 'test' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "call fastcc void @KeyExpansion([240 x i8]* %ctx_RoundKey, [32 x i8]* %key)" [NIST-KATs/aes.c:242->NIST-KATs/rng.c:152]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%buffer_offset_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %buffer_offset)"   --->   Operation 13 'read' 'buffer_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @KeyExpansion([240 x i8]* %ctx_RoundKey, [32 x i8]* %key)" [NIST-KATs/aes.c:242->NIST-KATs/rng.c:152]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (1.35ns)   --->   "br label %.loopexit2" [NIST-KATs/rng.c:164]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit2.loopexit ]"   --->   Operation 16 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (1.00ns)   --->   "%icmp_ln164 = icmp eq i3 %i_0, -4" [NIST-KATs/rng.c:164]   --->   Operation 17 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.34ns)   --->   "%i = add i3 %i_0, 1" [NIST-KATs/rng.c:164]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln164, label %2, label %.preheader1.preheader" [NIST-KATs/rng.c:164]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i3 %i_0 to i2" [NIST-KATs/rng.c:168]   --->   Operation 21 'trunc' 'trunc_ln168' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln168, i2 0)" [NIST-KATs/rng.c:168]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [NIST-KATs/rng.c:168]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i5 %tmp_s to i6" [NIST-KATs/rng.c:166]   --->   Operation 24 'zext' 'zext_ln166' <Predicate = (!icmp_ln164)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.35ns)   --->   "br label %.preheader1" [NIST-KATs/rng.c:166]   --->   Operation 25 'br' <Predicate = (!icmp_ln164)> <Delay = 1.35>
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "call fastcc void @Cipher([16 x i8]* %test, [240 x i8]* %ctx_RoundKey)" [NIST-KATs/aes.c:487->NIST-KATs/rng.c:188]   --->   Operation 26 'call' <Predicate = (icmp_ln164)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.24>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %1 ], [ 0, %.preheader1.preheader ]"   --->   Operation 27 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.00ns)   --->   "%icmp_ln166 = icmp eq i3 %j_0, -4" [NIST-KATs/rng.c:166]   --->   Operation 28 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_140 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 29 'speclooptripcount' 'empty_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.34ns)   --->   "%j = add i3 %j_0, 1" [NIST-KATs/rng.c:166]   --->   Operation 30 'add' 'j' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln166, label %.loopexit2.loopexit, label %1" [NIST-KATs/rng.c:166]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i3 %j_0 to i4" [NIST-KATs/rng.c:168]   --->   Operation 32 'zext' 'zext_ln168' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.49ns)   --->   "%add_ln168 = add i4 %zext_ln168, %shl_ln" [NIST-KATs/rng.c:168]   --->   Operation 33 'add' 'add_ln168' <Predicate = (!icmp_ln166)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln168_4 = zext i4 %add_ln168 to i64" [NIST-KATs/rng.c:168]   --->   Operation 34 'zext' 'zext_ln168_4' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%ctr_addr = getelementptr [16 x i8]* %ctr, i64 0, i64 %zext_ln168_4" [NIST-KATs/rng.c:168]   --->   Operation 35 'getelementptr' 'ctr_addr' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (1.75ns)   --->   "%ctr_load = load i8* %ctr_addr, align 1" [NIST-KATs/rng.c:168]   --->   Operation 36 'load' 'ctr_load' <Predicate = (!icmp_ln166)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln168_5 = zext i3 %j_0 to i6" [NIST-KATs/rng.c:168]   --->   Operation 37 'zext' 'zext_ln168_5' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.54ns)   --->   "%add_ln168_2 = add i6 %zext_ln166, %zext_ln168_5" [NIST-KATs/rng.c:168]   --->   Operation 38 'add' 'add_ln168_2' <Predicate = (!icmp_ln166)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %.loopexit2"   --->   Operation 39 'br' <Predicate = (icmp_ln166)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.51>
ST_5 : Operation 40 [1/2] (1.75ns)   --->   "%ctr_load = load i8* %ctr_addr, align 1" [NIST-KATs/rng.c:168]   --->   Operation 40 'load' 'ctr_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln168_6 = zext i6 %add_ln168_2 to i64" [NIST-KATs/rng.c:168]   --->   Operation 41 'zext' 'zext_ln168_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%test_addr = getelementptr [16 x i8]* %test, i64 0, i64 %zext_ln168_6" [NIST-KATs/rng.c:168]   --->   Operation 42 'getelementptr' 'test_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.75ns)   --->   "store i8 %ctr_load, i8* %test_addr, align 1" [NIST-KATs/rng.c:168]   --->   Operation 43 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader1" [NIST-KATs/rng.c:166]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.35>
ST_6 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @Cipher([16 x i8]* %test, [240 x i8]* %ctx_RoundKey)" [NIST-KATs/aes.c:487->NIST-KATs/rng.c:188]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 46 [1/1] (1.35ns)   --->   "br label %.loopexit" [NIST-KATs/rng.c:191]   --->   Operation 46 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 4> <Delay = 1.35>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%i_1 = phi i3 [ 0, %2 ], [ %i_11, %.loopexit.loopexit ]"   --->   Operation 47 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (1.00ns)   --->   "%icmp_ln191 = icmp eq i3 %i_1, -4" [NIST-KATs/rng.c:191]   --->   Operation 48 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%empty_141 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 49 'speclooptripcount' 'empty_141' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (1.34ns)   --->   "%i_11 = add i3 %i_1, 1" [NIST-KATs/rng.c:191]   --->   Operation 50 'add' 'i_11' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln191, label %4, label %.preheader.preheader" [NIST-KATs/rng.c:191]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_1, i2 0)" [NIST-KATs/rng.c:195]   --->   Operation 52 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i5 %tmp_4 to i6" [NIST-KATs/rng.c:195]   --->   Operation 53 'zext' 'zext_ln195' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i3 %i_1 to i2" [NIST-KATs/rng.c:195]   --->   Operation 54 'trunc' 'trunc_ln195' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln195, i2 0)" [NIST-KATs/rng.c:195]   --->   Operation 55 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.35ns)   --->   "br label %.preheader" [NIST-KATs/rng.c:193]   --->   Operation 56 'br' <Predicate = (!icmp_ln191)> <Delay = 1.35>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [NIST-KATs/rng.c:219]   --->   Operation 57 'ret' <Predicate = (icmp_ln191)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 3.30>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ %j_9, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 58 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (1.00ns)   --->   "%icmp_ln193 = icmp eq i3 %j_1, -4" [NIST-KATs/rng.c:193]   --->   Operation 59 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 60 'speclooptripcount' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (1.34ns)   --->   "%j_9 = add i3 %j_1, 1" [NIST-KATs/rng.c:193]   --->   Operation 61 'add' 'j_9' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln193, label %.loopexit.loopexit, label %3" [NIST-KATs/rng.c:193]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln195_7 = zext i3 %j_1 to i6" [NIST-KATs/rng.c:195]   --->   Operation 63 'zext' 'zext_ln195_7' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (1.54ns)   --->   "%add_ln195_2 = add i6 %zext_ln195, %zext_ln195_7" [NIST-KATs/rng.c:195]   --->   Operation 64 'add' 'add_ln195_2' <Predicate = (!icmp_ln193)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln195_8 = zext i6 %add_ln195_2 to i64" [NIST-KATs/rng.c:195]   --->   Operation 65 'zext' 'zext_ln195_8' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%test_addr_2 = getelementptr [16 x i8]* %test, i64 0, i64 %zext_ln195_8" [NIST-KATs/rng.c:195]   --->   Operation 66 'getelementptr' 'test_addr_2' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_8 : Operation 67 [2/2] (1.75ns)   --->   "%test_load = load i8* %test_addr_2, align 1" [NIST-KATs/rng.c:195]   --->   Operation 67 'load' 'test_load' <Predicate = (!icmp_ln193)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln195_4 = zext i3 %j_1 to i4" [NIST-KATs/rng.c:195]   --->   Operation 68 'zext' 'zext_ln195_4' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.49ns)   --->   "%add_ln195 = add i4 %zext_ln195_4, %shl_ln3" [NIST-KATs/rng.c:195]   --->   Operation 69 'add' 'add_ln195' <Predicate = (!icmp_ln193)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln195_5 = zext i4 %add_ln195 to i6" [NIST-KATs/rng.c:195]   --->   Operation 70 'zext' 'zext_ln195_5' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (1.60ns)   --->   "%add_ln195_1 = add i6 %buffer_offset_read, %zext_ln195_5" [NIST-KATs/rng.c:195]   --->   Operation 71 'add' 'add_ln195_1' <Predicate = (!icmp_ln193)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 72 'br' <Predicate = (icmp_ln193)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 3.51>
ST_9 : Operation 73 [1/2] (1.75ns)   --->   "%test_load = load i8* %test_addr_2, align 1" [NIST-KATs/rng.c:195]   --->   Operation 73 'load' 'test_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln195_6 = zext i6 %add_ln195_1 to i64" [NIST-KATs/rng.c:195]   --->   Operation 74 'zext' 'zext_ln195_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [48 x i8]* %buffer_r, i64 0, i64 %zext_ln195_6" [NIST-KATs/rng.c:195]   --->   Operation 75 'getelementptr' 'buffer_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (1.75ns)   --->   "store i8 %test_load, i8* %buffer_addr, align 1" [NIST-KATs/rng.c:195]   --->   Operation 76 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 48> <RAM>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader" [NIST-KATs/rng.c:193]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', NIST-KATs/rng.c:164) [15]  (1.35 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', NIST-KATs/rng.c:166) [27]  (1.35 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', NIST-KATs/rng.c:166) [27]  (0 ns)
	'add' operation ('add_ln168', NIST-KATs/rng.c:168) [34]  (1.49 ns)
	'getelementptr' operation ('ctr_addr', NIST-KATs/rng.c:168) [36]  (0 ns)
	'load' operation ('ctr_load', NIST-KATs/rng.c:168) on array 'ctr' [37]  (1.75 ns)

 <State 5>: 3.51ns
The critical path consists of the following:
	'load' operation ('ctr_load', NIST-KATs/rng.c:168) on array 'ctr' [37]  (1.75 ns)
	'store' operation ('store_ln168', NIST-KATs/rng.c:168) of variable 'ctr_load', NIST-KATs/rng.c:168 on array 'test', NIST-KATs/rng.c:161 [42]  (1.75 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', NIST-KATs/rng.c:191) [50]  (1.35 ns)

 <State 7>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', NIST-KATs/rng.c:193) [62]  (1.35 ns)

 <State 8>: 3.3ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', NIST-KATs/rng.c:193) [62]  (0 ns)
	'add' operation ('add_ln195_2', NIST-KATs/rng.c:195) [69]  (1.55 ns)
	'getelementptr' operation ('test_addr_2', NIST-KATs/rng.c:195) [71]  (0 ns)
	'load' operation ('test_load', NIST-KATs/rng.c:195) on array 'test', NIST-KATs/rng.c:161 [72]  (1.75 ns)

 <State 9>: 3.51ns
The critical path consists of the following:
	'load' operation ('test_load', NIST-KATs/rng.c:195) on array 'test', NIST-KATs/rng.c:161 [72]  (1.75 ns)
	'store' operation ('store_ln195', NIST-KATs/rng.c:195) of variable 'test_load', NIST-KATs/rng.c:195 on array 'buffer_r' [79]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
