// Seed: 209782349
module module_0 (
    output tri id_0,
    input supply1 id_1,
    output uwire id_2,
    input supply1 id_3,
    output tri id_4,
    output supply0 id_5,
    output uwire id_6,
    output supply0 id_7,
    output wand id_8,
    output tri0 id_9
);
  assign id_2 = id_3;
  wire id_11;
endmodule
module module_0 (
    input wand id_0,
    input tri id_1
    , id_19,
    input tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    input wire id_5,
    output wand id_6,
    input tri id_7,
    input wor id_8,
    input tri id_9,
    output supply1 id_10,
    output supply0 id_11,
    output supply1 id_12,
    output wand id_13,
    input supply1 id_14,
    output supply0 module_1,
    output wor id_16,
    output wire id_17
);
  wire id_20;
  nand (id_13, id_19, id_14, id_9, id_7, id_4, id_1);
  module_0(
      id_17, id_2, id_6, id_5, id_11, id_6, id_10, id_11, id_16, id_13
  );
endmodule
