$date
	Sat Dec 27 08:09:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_sipo $end
$var wire 4 ! parallel_out [3:0] $end
$var parameter 32 " N $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % serial_in $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 % serial_in $end
$var parameter 32 & N $end
$var reg 4 ' parallel_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 &
b100 "
$end
#0
$dumpvars
bx '
0%
1$
0#
bx !
$end
#5000
b0 !
b0 '
1#
#10000
0#
#15000
1#
#20000
0$
0#
#25000
1#
#30000
1%
0#
#35000
b1 !
b1 '
1#
#40000
0%
0#
#45000
b10 !
b10 '
1#
#50000
1%
0#
#55000
b101 !
b101 '
1#
#60000
0%
0#
#65000
b1010 !
b1010 '
1#
#70000
0#
#75000
b100 !
b100 '
1#
#80000
0#
#85000
b1000 !
b1000 '
1#
#90000
0#
#95000
b0 !
b0 '
1#
#100000
0#
#105000
1#
#110000
0#
#115000
1#
#120000
0#
