<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FSM_SEQUENCE_DETECTOR.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/VHDL_MOORE_FSM_Sequence_Detector_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/VHDL_MOORE_FSM_Sequence_Detector_synthesis.vhd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_VHDL_Moore_FSM_Sequence_Detector_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_VHDL_Moore_FSM_Sequence_Detector_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_fsm_sequence_dedector_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_fsm_sequence_dedector_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_fsm_sequence_dedector_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1608936772" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1608936772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608965108" xil_pn:in_ck="-6285121696877544173" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1608965108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="moore_sequence_detector.vhd"/>
      <outfile xil_pn:name="testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1608961811" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6174291853844900302" xil_pn:start_ts="1608961811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608961811" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4019604615066517744" xil_pn:start_ts="1608961811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608962310" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3813081261907196528" xil_pn:start_ts="1608962310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608965108" xil_pn:in_ck="-6285121696877544173" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1608965108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="moore_sequence_detector.vhd"/>
      <outfile xil_pn:name="testbench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1608965112" xil_pn:in_ck="-6285121696877544173" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="438911039442519508" xil_pn:start_ts="1608965108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_fsm_sequence_dedector_beh.prj"/>
      <outfile xil_pn:name="tb_fsm_sequence_dedector_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1608965112" xil_pn:in_ck="1942619174704251395" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6026284751853087" xil_pn:start_ts="1608965112">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_fsm_sequence_dedector_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1608385883" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1608385883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608933635" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5549986128047031782" xil_pn:start_ts="1608933635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1608933635" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5144524201584141394" xil_pn:start_ts="1608933635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1608933635" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1608933635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1608933635" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1885698496882519432" xil_pn:start_ts="1608933635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1608933635" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1608933635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1608933635" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5281335256427752008" xil_pn:start_ts="1608933635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1608939270" xil_pn:in_ck="53475056541531491" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-1331124910906756811" xil_pn:start_ts="1608939263">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.lso"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.ngc"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.prj"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.syr"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector.xst"/>
      <outfile xil_pn:name="VHDL_MOORE_FSM_Sequence_Detector_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1608939150" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2556152917146285245" xil_pn:start_ts="1608939150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1608939153" xil_pn:in_ck="318871544184870052" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-4584072126818202074" xil_pn:start_ts="1608939150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/VHDL_MOORE_FSM_Sequence_Detector_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/VHDL_MOORE_FSM_Sequence_Detector_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
