Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:17:05 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          1000        
TIMING-18  Warning   Missing input or output delay  126         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.518   -11361.583                   8037                12839        0.123        0.000                      0                12839       -0.584       -0.584                       1                  3511  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -3.518   -11361.583                   8037                12839        0.123        0.000                      0                12839       -0.584       -0.584                       1                  3511  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         8037  Failing Endpoints,  Worst Slack       -3.518ns,  Total Violation   -11361.583ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.584ns,  Total Violation       -0.584ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.518ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 3.686ns (54.236%)  route 3.110ns (45.764%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          0.745     2.174    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X17Y60         LUT2 (Prop_lut2_I0_O)        0.153     2.327 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/O
                         net (fo=1, routed)           0.587     2.914    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34_n_0
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.327     3.241 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10/O
                         net (fo=1, routed)           0.000     3.241    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.639 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.639    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.973 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.674     4.647    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X16Y56         LUT3 (Prop_lut3_I2_O)        0.303     4.950 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.530 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.620     6.150    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X14Y56         LUT3 (Prop_lut3_I0_O)        0.302     6.452 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.484     6.936    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.321 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.435    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X17Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.769 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.769    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X17Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y58         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                 -3.518    

Slack (VIOLATED) :        -3.477ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 3.554ns (52.247%)  route 3.248ns (47.753%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y79          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/Q
                         net (fo=27, routed)          1.043     2.472    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[0]
    SLICE_X9Y79          LUT2 (Prop_lut2_I1_O)        0.149     2.621 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_44/O
                         net (fo=1, routed)           0.596     3.217    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_44_n_0
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.332     3.549 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__17/O
                         net (fo=1, routed)           0.000     3.549    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__17_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.973 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.674     4.647    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X10Y80         LUT3 (Prop_lut3_I2_O)        0.303     4.950 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.483 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.483    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.702 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[0]
                         net (fo=3, routed)           0.320     6.022    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_7
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.295     6.317 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/O
                         net (fo=1, routed)           0.615     6.932    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.452 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.452    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.775 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.775    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X8Y82          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X8Y82          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                 -3.477    

Slack (VIOLATED) :        -3.453ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 3.460ns (51.403%)  route 3.271ns (48.597%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X9Y52          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          0.904     2.333    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X11Y52         LUT6 (Prop_lut6_I1_O)        0.124     2.457 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.682     3.139    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X10Y52         LUT6 (Prop_lut6_I0_O)        0.124     3.263 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__20/O
                         net (fo=1, routed)           0.000     3.263    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_29__20_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.639 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.639    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.962 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.643     4.605    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X8Y54          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702     5.307 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.307    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.526 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[0]
                         net (fo=3, routed)           0.349     5.875    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_7
    SLICE_X8Y57          LUT3 (Prop_lut3_I0_O)        0.295     6.170 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4/O
                         net (fo=1, routed)           0.693     6.863    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_4_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.370 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.370    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X7Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.704 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.704    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X7Y57          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X7Y57          FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                 -3.453    

Slack (VIOLATED) :        -3.439ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 3.648ns (54.307%)  route 3.069ns (45.693%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X20Y28         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111105]__0/Q
                         net (fo=30, routed)          1.057     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[6]
    SLICE_X23Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.610 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25/O
                         net (fo=2, routed)           0.753     3.363    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_25_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.748 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.748    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.082 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.679     4.761    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X22Y28         LUT3 (Prop_lut3_I2_O)        0.303     5.064 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     5.064    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.597 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.597    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.920 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.581     6.500    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X19Y29         LUT6 (Prop_lut6_I4_O)        0.306     6.806 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_8/O
                         net (fo=1, routed)           0.000     6.806    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_8_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.356 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.690 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.690    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X19Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X19Y30         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X19Y30         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                 -3.439    

Slack (VIOLATED) :        -3.423ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 3.591ns (53.587%)  route 3.110ns (46.413%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          0.745     2.174    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X17Y60         LUT2 (Prop_lut2_I0_O)        0.153     2.327 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/O
                         net (fo=1, routed)           0.587     2.914    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34_n_0
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.327     3.241 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10/O
                         net (fo=1, routed)           0.000     3.241    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.639 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.639    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.973 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.674     4.647    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X16Y56         LUT3 (Prop_lut3_I2_O)        0.303     4.950 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.530 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.620     6.150    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X14Y56         LUT3 (Prop_lut3_I0_O)        0.302     6.452 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.484     6.936    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.321 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.435    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X17Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.674 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.674    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
    SLICE_X17Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y58         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                 -3.423    

Slack (VIOLATED) :        -3.419ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 3.372ns (50.348%)  route 3.325ns (49.652%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X31Y63         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, routed)          1.089     2.518    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
    SLICE_X32Y63         LUT6 (Prop_lut6_I0_O)        0.124     2.642 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/O
                         net (fo=2, routed)           0.632     3.274    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.672 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.672    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.006 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.627     4.633    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X30Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699     5.332 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.332    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.655 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[1]
                         net (fo=3, routed)           0.336     5.991    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_6
    SLICE_X32Y63         LUT3 (Prop_lut3_I0_O)        0.306     6.297 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3/O
                         net (fo=1, routed)           0.641     6.938    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_3_n_0
    SLICE_X27Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.336 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.336    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X27Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.670 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.670    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X27Y64         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X27Y64         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X27Y64         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                 -3.419    

Slack (VIOLATED) :        -3.407ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.685ns  (logic 3.575ns (53.476%)  route 3.110ns (46.524%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          0.745     2.174    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X17Y60         LUT2 (Prop_lut2_I0_O)        0.153     2.327 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/O
                         net (fo=1, routed)           0.587     2.914    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34_n_0
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.327     3.241 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10/O
                         net (fo=1, routed)           0.000     3.241    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.639 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.639    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.973 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.674     4.647    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X16Y56         LUT3 (Prop_lut3_I2_O)        0.303     4.950 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.530 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.620     6.150    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X14Y56         LUT3 (Prop_lut3_I0_O)        0.302     6.452 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.484     6.936    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.321 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.435    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X17Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.658 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.658    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
    SLICE_X17Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y58         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y58         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                 -3.407    

Slack (VIOLATED) :        -3.405ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 3.355ns (50.201%)  route 3.328ns (49.799%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X16Y39         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111106]__0/Q
                         net (fo=29, routed)          1.054     2.483    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[5]
    SLICE_X22Y39         LUT6 (Prop_lut6_I1_O)        0.124     2.607 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_36/O
                         net (fo=2, routed)           0.423     3.030    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_36_n_0
    SLICE_X20Y39         LUT6 (Prop_lut6_I0_O)        0.124     3.154 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__12/O
                         net (fo=1, routed)           0.000     3.154    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_40__12_n_0
    SLICE_X20Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.686 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.686    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.908 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_47/O[0]
                         net (fo=3, routed)           0.752     4.660    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_47_n_7
    SLICE_X18Y38         LUT4 (Prop_lut4_I1_O)        0.299     4.959 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000     4.959    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[18]_i_32_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.537 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12/O[2]
                         net (fo=3, routed)           0.464     6.001    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_12_n_5
    SLICE_X21Y39         LUT3 (Prop_lut3_I0_O)        0.301     6.302 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_2/O
                         net (fo=1, routed)           0.635     6.937    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_2_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.322 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.656 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.656    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X17Y41         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y41         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y41         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                 -3.405    

Slack (VIOLATED) :        -3.404ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.682ns  (logic 3.572ns (53.455%)  route 3.110ns (46.545%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y61         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111107]__0/Q
                         net (fo=32, routed)          0.745     2.174    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[4]
    SLICE_X17Y60         LUT2 (Prop_lut2_I0_O)        0.153     2.327 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34/O
                         net (fo=1, routed)           0.587     2.914    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_34_n_0
    SLICE_X16Y60         LUT6 (Prop_lut6_I3_O)        0.327     3.241 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10/O
                         net (fo=1, routed)           0.000     3.241    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_30__10_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.639 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.639    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.973 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13/O[1]
                         net (fo=2, routed)           0.674     4.647    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_13_n_6
    SLICE_X16Y56         LUT3 (Prop_lut3_I2_O)        0.303     4.950 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[15]_i_17_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.530 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.620     6.150    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_10_n_5
    SLICE_X14Y56         LUT3 (Prop_lut3_I0_O)        0.302     6.452 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2/O
                         net (fo=1, routed)           0.484     6.936    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_2_n_0
    SLICE_X17Y56         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.321 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.321    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X17Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.655 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.655    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
    SLICE_X17Y57         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X17Y57         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X17Y57         FDRE (Setup_fdre_C_D)        0.062     4.251    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                 -3.404    

Slack (VIOLATED) :        -3.404ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 3.793ns (56.367%)  route 2.936ns (43.633%))
  Logic Levels:           10  (CARRY4=7 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X24Y72         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/Q
                         net (fo=33, routed)          0.901     2.330    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[3]
    SLICE_X25Y72         LUT3 (Prop_lut3_I0_O)        0.124     2.454 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16/O
                         net (fo=1, routed)           0.000     2.454    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_16_n_0
    SLICE_X25Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.855 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.855    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_13_n_0
    SLICE_X25Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.189 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[1]
                         net (fo=1, routed)           0.561     3.749    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_6
    SLICE_X27Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883     4.632 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[2]
                         net (fo=2, routed)           0.786     5.419    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_5
    SLICE_X28Y73         LUT3 (Prop_lut3_I0_O)        0.331     5.750 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2/O
                         net (fo=2, routed)           0.679     6.429    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_2_n_0
    SLICE_X28Y73         LUT4 (Prop_lut4_I3_O)        0.331     6.760 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6/O
                         net (fo=1, routed)           0.000     6.760    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[7]_i_6_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.136 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.136    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[7]_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.253 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.262    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.379    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.702    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
    SLICE_X28Y76         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X28Y76         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
    SLICE_X28Y76         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                 -3.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln28_38_reg_3955_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X34Y35         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[5]/Q
                         net (fo=1, routed)           0.051     0.602    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65_n_14
    SLICE_X35Y35         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln28_38_reg_3955_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y35         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln28_38_reg_3955_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.047     0.479    bd_0_i/hls_inst/inst/add_ln28_38_reg_3955_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X16Y77         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg[0]/Q
                         net (fo=3, routed)           0.064     0.615    bd_0_i/hls_inst/inst/control_s_axi_U/int_ier_reg_n_0_[0]
    SLICE_X17Y77         LUT6 (Prop_lut6_I4_O)        0.045     0.660 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.660    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr[0]_i_1_n_0
    SLICE_X17Y77         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X17Y77         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y77         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.660    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln28_25_reg_3665_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln28_28_reg_3734_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y53         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln28_25_reg_3665_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln28_25_reg_3665_reg[11]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/inst/add_ln28_25_reg_3665[11]
    SLICE_X30Y53         LUT2 (Prop_lut2_I1_O)        0.045     0.648 r  bd_0_i/hls_inst/inst/add_ln28_28_reg_3734[11]_i_2/O
                         net (fo=1, routed)           0.000     0.648    bd_0_i/hls_inst/inst/add_ln28_28_reg_3734[11]_i_2_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.712 r  bd_0_i/hls_inst/inst/add_ln28_28_reg_3734_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.712    bd_0_i/hls_inst/inst/add_ln28_28_fu_977_p2[11]
    SLICE_X30Y53         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln28_28_reg_3734_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y53         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln28_28_reg_3734_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/add_ln28_28_reg_3734_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln28_91_reg_4958_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln28_93_reg_4973_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln28_91_reg_4958_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln28_91_reg_4958_reg[11]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/inst/add_ln28_91_reg_4958[11]
    SLICE_X12Y77         LUT2 (Prop_lut2_I1_O)        0.045     0.648 r  bd_0_i/hls_inst/inst/add_ln28_93_reg_4973[11]_i_2/O
                         net (fo=1, routed)           0.000     0.648    bd_0_i/hls_inst/inst/add_ln28_93_reg_4973[11]_i_2_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.712 r  bd_0_i/hls_inst/inst/add_ln28_93_reg_4973_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.712    bd_0_i/hls_inst/inst/add_ln28_93_fu_2512_p2[11]
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln28_93_reg_4973_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y77         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln28_93_reg_4973_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y77         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/add_ln28_93_reg_4973_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln28_16_reg_3507_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X11Y91         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln28_16_reg_3507_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y91         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/add_ln28_16_reg_3507_reg[15]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[18]_1[15]
    SLICE_X10Y91         LUT2 (Prop_lut2_I1_O)        0.045     0.648 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     0.648    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg[15]_i_2_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.712 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.712    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[15]_i_1_n_4
    SLICE_X10Y91         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X10Y91         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X10Y91         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln28_14_reg_3480_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X26Y91         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[10]/Q
                         net (fo=1, routed)           0.051     0.625    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49_n_9
    SLICE_X27Y91         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln28_14_reg_3480_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y91         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln28_14_reg_3480_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y91         FDRE (Hold_fdre_C_D)         0.046     0.478    bd_0_i/hls_inst/inst/add_ln28_14_reg_3480_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln28_36_reg_3892_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.045%)  route 0.106ns (42.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X33Y32         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[15]/Q
                         net (fo=1, routed)           0.106     0.657    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63_n_4
    SLICE_X32Y33         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln28_36_reg_3892_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y33         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln28_36_reg_3892_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y33         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/add_ln28_36_reg_3892_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X16Y78         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/Q
                         net (fo=7, routed)           0.077     0.628    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[2]
    SLICE_X17Y78         LUT5 (Prop_lut5_I2_O)        0.045     0.673 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.000     0.673    bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_i_1_n_0
    SLICE_X17Y78         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X17Y78         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y78         FDRE (Hold_fdre_C_D)         0.091     0.523    bd_0_i/hls_inst/inst/control_s_axi_U/int_auto_restart_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111104]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111104]__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X29Y57         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111104]/Q
                         net (fo=1, routed)           0.099     0.650    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-_n_0_1111111104]
    SLICE_X27Y56         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111104]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X27Y56         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111104]__0/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y56         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111104]__0
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln28_12_reg_3417_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X25Y96         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y96         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[8]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47_n_11
    SLICE_X24Y96         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln28_12_reg_3417_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X24Y96         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln28_12_reg_3417_reg[8]/C
                         clock pessimism              0.000     0.432    
    SLICE_X24Y96         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/add_ln28_12_reg_3417_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         3.300       -0.584     DSP48_X1Y14   bd_0_i/hls_inst/inst/mul_32ns_34ns_55_5_1_U1/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.300       1.146      DSP48_X1Y27   bd_0_i/hls_inst/inst/mul_ln28_14_reg_3254_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.300       1.146      DSP48_X1Y34   bd_0_i/hls_inst/inst/mul_ln28_15_reg_3518_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.300       1.146      DSP48_X0Y0    bd_0_i/hls_inst/inst/mul_ln28_16_reg_4430_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.300       1.146      DSP48_X0Y20   bd_0_i/hls_inst/inst/mul_ln28_20_reg_4684_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.300       1.146      DSP48_X0Y36   bd_0_i/hls_inst/inst/mul_ln28_22_reg_3433_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.300       1.146      DSP48_X1Y20   bd_0_i/hls_inst/inst/mul_ln28_24_reg_3560_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.300       1.146      DSP48_X0Y18   bd_0_i/hls_inst/inst/mul_ln28_27_reg_4088_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.300       1.146      DSP48_X0Y30   bd_0_i/hls_inst/inst/mul_ln28_2_reg_4948_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         3.300       1.146      DSP48_X1Y2    bd_0_i/hls_inst/inst/mul_ln28_31_reg_3908_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X20Y78  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X20Y78  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X21Y80  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X21Y80  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X21Y80  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X21Y80  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X21Y80  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X21Y80  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X21Y81  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X21Y81  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X20Y78  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X20Y78  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X21Y80  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X21Y80  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X21Y80  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X21Y80  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X21Y80  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X21Y80  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X21Y81  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         1.650       1.150      SLICE_X21Y81  bd_0_i/hls_inst/inst/add_ln13_reg_3084_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 img_template_data_empty_n
                            (input port)
  Destination:            img_in_data_rd_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.363ns  (logic 0.496ns (7.795%)  route 5.867ns (92.205%))
  Logic Levels:           4  (LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_template_data_empty_n (IN)
                         net (fo=73, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/img_template_data_empty_n
    SLICE_X24Y68         LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/img_template_data_read_INST_0_i_7/O
                         net (fo=25, routed)          1.679     2.776    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg_1
    SLICE_X27Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.900 r  bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_12/O
                         net (fo=1, routed)           1.218     4.119    bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_12_n_0
    SLICE_X26Y67         LUT6 (Prop_lut6_I5_O)        0.124     4.243 r  bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_1/O
                         net (fo=1, routed)           1.024     5.266    bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_1_n_0
    SLICE_X24Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.390 r  bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0/O
                         net (fo=0)                   0.973     6.363    img_in_data_rd_en
                                                                      r  img_in_data_rd_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_template_data_empty_n
                            (input port)
  Destination:            img_template_data_rd_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.363ns  (logic 0.496ns (7.795%)  route 5.867ns (92.205%))
  Logic Levels:           4  (LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_template_data_empty_n (IN)
                         net (fo=73, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/img_template_data_empty_n
    SLICE_X24Y68         LUT3 (Prop_lut3_I2_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/flow_control_loop_pipe_U/img_template_data_read_INST_0_i_7/O
                         net (fo=25, routed)          1.679     2.776    bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg_1
    SLICE_X27Y58         LUT6 (Prop_lut6_I4_O)        0.124     2.900 r  bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_12/O
                         net (fo=1, routed)           1.218     4.119    bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_12_n_0
    SLICE_X26Y67         LUT6 (Prop_lut6_I5_O)        0.124     4.243 r  bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_1/O
                         net (fo=1, routed)           1.024     5.266    bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_1_n_0
    SLICE_X24Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.390 r  bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0/O
                         net (fo=0)                   0.973     6.363    img_template_data_rd_en
                                                                      r  img_template_data_rd_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_template_data_empty_n
                            (input port)
  Destination:            img_out_data_wr_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.972ns  (logic 0.242ns (8.144%)  route 2.730ns (91.856%))
  Logic Levels:           2  (LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_template_data_empty_n (IN)
                         net (fo=73, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/img_template_data_empty_n
    SLICE_X23Y75         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/img_out_data_write_INST_0_i_1/O
                         net (fo=103, routed)         0.784     1.881    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U39_n_20
    SLICE_X21Y77         LUT4 (Prop_lut4_I3_O)        0.118     1.999 r  bd_0_i/hls_inst/inst/img_out_data_write_INST_0/O
                         net (fo=0)                   0.973     2.972    img_out_data_wr_en
                                                                      r  img_out_data_wr_en (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 img_out_data_full_n
                            (input port)
  Destination:            img_out_data_wr_en
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.866ns  (logic 0.046ns (5.310%)  route 0.820ns (94.690%))
  Logic Levels:           1  (LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_out_data_full_n (IN)
                         net (fo=10, unset)           0.410     0.410    bd_0_i/hls_inst/inst/img_out_data_full_n
    SLICE_X21Y77         LUT4 (Prop_lut4_I1_O)        0.046     0.456 r  bd_0_i/hls_inst/inst/img_out_data_write_INST_0/O
                         net (fo=0)                   0.410     0.866    img_out_data_wr_en
                                                                      r  img_out_data_wr_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_in_data_empty_n
                            (input port)
  Destination:            img_in_data_rd_en
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.166ns  (logic 0.090ns (7.716%)  route 1.076ns (92.284%))
  Logic Levels:           2  (LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_in_data_empty_n (IN)
                         net (fo=73, unset)           0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/img_in_data_empty_n
    SLICE_X16Y67         LUT5 (Prop_lut5_I3_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_4/O
                         net (fo=1, routed)           0.256     0.711    bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_4_n_0
    SLICE_X24Y67         LUT6 (Prop_lut6_I3_O)        0.045     0.756 r  bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0/O
                         net (fo=0)                   0.410     1.166    img_in_data_rd_en
                                                                      r  img_in_data_rd_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 img_in_data_empty_n
                            (input port)
  Destination:            img_template_data_rd_en
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.166ns  (logic 0.090ns (7.716%)  route 1.076ns (92.284%))
  Logic Levels:           2  (LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_in_data_empty_n (IN)
                         net (fo=73, unset)           0.410     0.410    bd_0_i/hls_inst/inst/control_s_axi_U/img_in_data_empty_n
    SLICE_X16Y67         LUT5 (Prop_lut5_I3_O)        0.045     0.455 r  bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_4/O
                         net (fo=1, routed)           0.256     0.711    bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_4_n_0
    SLICE_X24Y67         LUT6 (Prop_lut6_I3_O)        0.045     0.756 r  bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0/O
                         net (fo=0)                   0.410     1.166    img_template_data_rd_en
                                                                      r  img_template_data_rd_en (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            img_in_data_rd_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 1.014ns (13.585%)  route 6.450ns (86.415%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/Q
                         net (fo=6, routed)           1.982     3.473    bd_0_i/hls_inst/inst/control_s_axi_U/Q[17]
    SLICE_X25Y64         LUT4 (Prop_lut4_I1_O)        0.124     3.597 r  bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_30/O
                         net (fo=1, routed)           0.843     4.440    bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_30_n_0
    SLICE_X24Y71         LUT5 (Prop_lut5_I2_O)        0.124     4.564 r  bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_16/O
                         net (fo=2, routed)           1.305     5.869    bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_16_n_0
    SLICE_X12Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.993 r  bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_2/O
                         net (fo=1, routed)           1.347     7.340    bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_2_n_0
    SLICE_X24Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.464 r  bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0/O
                         net (fo=0)                   0.973     8.437    img_in_data_rd_en
                                                                      r  img_in_data_rd_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            img_template_data_rd_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.464ns  (logic 1.014ns (13.585%)  route 6.450ns (86.415%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X22Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/Q
                         net (fo=6, routed)           1.982     3.473    bd_0_i/hls_inst/inst/control_s_axi_U/Q[17]
    SLICE_X25Y64         LUT4 (Prop_lut4_I1_O)        0.124     3.597 r  bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_30/O
                         net (fo=1, routed)           0.843     4.440    bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_30_n_0
    SLICE_X24Y71         LUT5 (Prop_lut5_I2_O)        0.124     4.564 r  bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_16/O
                         net (fo=2, routed)           1.305     5.869    bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_16_n_0
    SLICE_X12Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.993 r  bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_2/O
                         net (fo=1, routed)           1.347     7.340    bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0_i_2_n_0
    SLICE_X24Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.464 r  bd_0_i/hls_inst/inst/control_s_axi_U/img_template_data_read_INST_0/O
                         net (fo=0)                   0.973     8.437    img_template_data_rd_en
                                                                      r  img_template_data_rd_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            img_out_data_wr_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.224ns  (logic 0.760ns (23.576%)  route 2.464ns (76.424%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y77         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg_reg/Q
                         net (fo=72, routed)          0.707     2.198    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_enable_reg_pp0_iter0_reg
    SLICE_X23Y75         LUT3 (Prop_lut3_I2_O)        0.124     2.322 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U39/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/img_out_data_write_INST_0_i_1/O
                         net (fo=103, routed)         0.784     3.106    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U39_n_20
    SLICE_X21Y77         LUT4 (Prop_lut4_I3_O)        0.118     3.224 r  bd_0_i/hls_inst/inst/img_out_data_write_INST_0/O
                         net (fo=0)                   0.973     4.197    img_out_data_wr_en
                                                                      r  img_out_data_wr_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            s_axi_control_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X18Y77         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=7, unset)            0.973     2.464    s_axi_control_arready
                                                                      r  s_axi_control_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            s_axi_control_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.451ns  (logic 0.478ns (32.943%)  route 0.973ns (67.057%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/ap_clk
    SLICE_X18Y77         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y77         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/control_s_axi_U/FSM_onehot_rstate_reg[2]/Q
                         net (fo=2, unset)            0.973     2.424    s_axi_control_rvalid
                                                                      r  s_axi_control_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/result_reg_5008_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            img_out_data_wr_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y42         FDRE                                         r  bd_0_i/hls_inst/inst/result_reg_5008_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/result_reg_5008_reg[0]/Q
                         net (fo=0)                   0.973     2.402    img_out_data_wr_data[0]
                                                                      r  img_out_data_wr_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/result_reg_5008_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            img_out_data_wr_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y43         FDRE                                         r  bd_0_i/hls_inst/inst/result_reg_5008_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/result_reg_5008_reg[10]/Q
                         net (fo=0)                   0.973     2.402    img_out_data_wr_data[10]
                                                                      r  img_out_data_wr_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/result_reg_5008_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            img_out_data_wr_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y44         FDRE                                         r  bd_0_i/hls_inst/inst/result_reg_5008_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/result_reg_5008_reg[11]/Q
                         net (fo=0)                   0.973     2.402    img_out_data_wr_data[11]
                                                                      r  img_out_data_wr_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/result_reg_5008_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            img_out_data_wr_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y44         FDRE                                         r  bd_0_i/hls_inst/inst/result_reg_5008_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/result_reg_5008_reg[12]/Q
                         net (fo=0)                   0.973     2.402    img_out_data_wr_data[12]
                                                                      r  img_out_data_wr_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/result_reg_5008_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            img_out_data_wr_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y44         FDRE                                         r  bd_0_i/hls_inst/inst/result_reg_5008_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/result_reg_5008_reg[13]/Q
                         net (fo=0)                   0.973     2.402    img_out_data_wr_data[13]
                                                                      r  img_out_data_wr_data[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/result_reg_5008_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            img_out_data_wr_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y42         FDRE                                         r  bd_0_i/hls_inst/inst/result_reg_5008_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/result_reg_5008_reg[3]/Q
                         net (fo=0)                   0.410     0.948    img_out_data_wr_data[3]
                                                                      r  img_out_data_wr_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/result_reg_5008_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            img_out_data_wr_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y42         FDRE                                         r  bd_0_i/hls_inst/inst/result_reg_5008_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/result_reg_5008_reg[4]/Q
                         net (fo=0)                   0.410     0.948    img_out_data_wr_data[4]
                                                                      r  img_out_data_wr_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/result_reg_5008_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            img_out_data_wr_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y42         FDRE                                         r  bd_0_i/hls_inst/inst/result_reg_5008_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/result_reg_5008_reg[5]/Q
                         net (fo=0)                   0.410     0.948    img_out_data_wr_data[5]
                                                                      r  img_out_data_wr_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/result_reg_5008_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            img_out_data_wr_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.128ns (23.786%)  route 0.410ns (76.214%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y42         FDRE                                         r  bd_0_i/hls_inst/inst/result_reg_5008_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/result_reg_5008_reg[6]/Q
                         net (fo=0)                   0.410     0.948    img_out_data_wr_data[6]
                                                                      r  img_out_data_wr_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/result_reg_5008_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            img_out_data_wr_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y42         FDRE                                         r  bd_0_i/hls_inst/inst/result_reg_5008_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/result_reg_5008_reg[0]/Q
                         net (fo=0)                   0.410     0.961    img_out_data_wr_data[0]
                                                                      r  img_out_data_wr_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/result_reg_5008_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            img_out_data_wr_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X31Y43         FDRE                                         r  bd_0_i/hls_inst/inst/result_reg_5008_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/result_reg_5008_reg[10]/Q
                         net (fo=0)                   0.410     0.961    img_out_data_wr_data[10]
                                                                      r  img_out_data_wr_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/result_reg_5008_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            img_out_data_wr_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y44         FDRE                                         r  bd_0_i/hls_inst/inst/result_reg_5008_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/result_reg_5008_reg[11]/Q
                         net (fo=0)                   0.410     0.961    img_out_data_wr_data[11]
                                                                      r  img_out_data_wr_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/result_reg_5008_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            img_out_data_wr_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y44         FDRE                                         r  bd_0_i/hls_inst/inst/result_reg_5008_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/result_reg_5008_reg[12]/Q
                         net (fo=0)                   0.410     0.961    img_out_data_wr_data[12]
                                                                      r  img_out_data_wr_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/result_reg_5008_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            img_out_data_wr_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y44         FDRE                                         r  bd_0_i/hls_inst/inst/result_reg_5008_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/result_reg_5008_reg[13]/Q
                         net (fo=0)                   0.410     0.961    img_out_data_wr_data[13]
                                                                      r  img_out_data_wr_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/result_reg_5008_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            img_out_data_wr_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y44         FDRE                                         r  bd_0_i/hls_inst/inst/result_reg_5008_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/result_reg_5008_reg[14]/Q
                         net (fo=0)                   0.410     0.961    img_out_data_wr_data[14]
                                                                      r  img_out_data_wr_data[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          4016 Endpoints
Min Delay          4016 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 img_template_data_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln28_16_reg_4430_reg/CEM
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.822ns  (logic 0.248ns (4.260%)  route 5.574ns (95.740%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_template_data_empty_n (IN)
                         net (fo=73, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/img_template_data_empty_n
    SLICE_X17Y75         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/ap_CS_fsm[99]_i_2/O
                         net (fo=101, routed)         3.609     4.706    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U42_n_19
    SLICE_X11Y18         LUT3 (Prop_lut3_I2_O)        0.124     4.830 r  bd_0_i/hls_inst/inst/mul_ln28_16_reg_4430_reg_i_1/O
                         net (fo=1, routed)           0.991     5.822    bd_0_i/hls_inst/inst/p_16_in
    DSP48_X0Y0           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln28_16_reg_4430_reg/CEM
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y0           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln28_16_reg_4430_reg/CLK

Slack:                    inf
  Source:                 img_template_data_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln28_97_reg_3729_reg/CEM
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.815ns  (logic 0.248ns (4.265%)  route 5.567ns (95.735%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_template_data_empty_n (IN)
                         net (fo=73, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/img_template_data_empty_n
    SLICE_X19Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/result_reg_5008[15]_i_2/O
                         net (fo=101, routed)         3.603     4.700    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U46_n_20
    SLICE_X24Y28         LUT3 (Prop_lut3_I2_O)        0.124     4.824 r  bd_0_i/hls_inst/inst/mul_ln28_97_reg_3729_reg_i_1/O
                         net (fo=1, routed)           0.992     5.815    bd_0_i/hls_inst/inst/grp_fu_962_ce
    DSP48_X0Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln28_97_reg_3729_reg/CEM
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y10          DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln28_97_reg_3729_reg/CLK

Slack:                    inf
  Source:                 img_template_data_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln28_78_reg_4473_reg/CEM
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.814ns  (logic 0.248ns (4.266%)  route 5.566ns (95.734%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_template_data_empty_n (IN)
                         net (fo=73, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/img_template_data_empty_n
    SLICE_X17Y75         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/ap_CS_fsm[99]_i_2/O
                         net (fo=101, routed)         3.652     4.749    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U42_n_19
    SLICE_X13Y18         LUT3 (Prop_lut3_I2_O)        0.124     4.873 r  bd_0_i/hls_inst/inst/mul_ln28_78_reg_4473_reg_i_1/O
                         net (fo=1, routed)           0.941     5.814    bd_0_i/hls_inst/inst/grp_fu_1886_ce
    DSP48_X0Y2           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln28_78_reg_4473_reg/CEM
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y2           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln28_78_reg_4473_reg/CLK

Slack:                    inf
  Source:                 img_template_data_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.688ns  (logic 0.248ns (4.360%)  route 5.440ns (95.640%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_template_data_empty_n (IN)
                         net (fo=73, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/img_template_data_empty_n
    SLICE_X19Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/result_reg_5008[15]_i_2/O
                         net (fo=101, routed)         3.239     4.336    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[0]_0
    SLICE_X27Y47         LUT5 (Prop_lut5_I4_O)        0.124     4.460 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg[-1111111103]__0_i_1__5/O
                         net (fo=47, routed)          1.228     5.688    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/grp_fu_2819_ce
    SLICE_X41Y46         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     0.924    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X41Y46         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[10]/C

Slack:                    inf
  Source:                 img_template_data_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.688ns  (logic 0.248ns (4.360%)  route 5.440ns (95.640%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_template_data_empty_n (IN)
                         net (fo=73, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/img_template_data_empty_n
    SLICE_X19Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/result_reg_5008[15]_i_2/O
                         net (fo=101, routed)         3.239     4.336    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[0]_0
    SLICE_X27Y47         LUT5 (Prop_lut5_I4_O)        0.124     4.460 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg[-1111111103]__0_i_1__5/O
                         net (fo=47, routed)          1.228     5.688    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/grp_fu_2819_ce
    SLICE_X41Y46         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     0.924    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X41Y46         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]/C

Slack:                    inf
  Source:                 img_template_data_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.688ns  (logic 0.248ns (4.360%)  route 5.440ns (95.640%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_template_data_empty_n (IN)
                         net (fo=73, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/img_template_data_empty_n
    SLICE_X19Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/result_reg_5008[15]_i_2/O
                         net (fo=101, routed)         3.239     4.336    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[0]_0
    SLICE_X27Y47         LUT5 (Prop_lut5_I4_O)        0.124     4.460 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg[-1111111103]__0_i_1__5/O
                         net (fo=47, routed)          1.228     5.688    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/grp_fu_2819_ce
    SLICE_X41Y46         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     0.924    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X41Y46         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[8]/C

Slack:                    inf
  Source:                 img_template_data_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.688ns  (logic 0.248ns (4.360%)  route 5.440ns (95.640%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_template_data_empty_n (IN)
                         net (fo=73, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/img_template_data_empty_n
    SLICE_X19Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U46/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/result_reg_5008[15]_i_2/O
                         net (fo=101, routed)         3.239     4.336    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[0]_0
    SLICE_X27Y47         LUT5 (Prop_lut5_I4_O)        0.124     4.460 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg[-1111111103]__0_i_1__5/O
                         net (fo=47, routed)          1.228     5.688    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/grp_fu_2819_ce
    SLICE_X41Y46         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     0.924    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X41Y46         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[9]/C

Slack:                    inf
  Source:                 img_template_data_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.678ns  (logic 0.248ns (4.368%)  route 5.430ns (95.632%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_template_data_empty_n (IN)
                         net (fo=73, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/img_template_data_empty_n
    SLICE_X17Y75         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/ap_CS_fsm[99]_i_2/O
                         net (fo=101, routed)         3.444     4.541    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[0]_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.124     4.665 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg[-1111111103]__0_i_1__17/O
                         net (fo=47, routed)          1.013     5.678    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/grp_fu_2871_ce
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     0.924    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111108]__0/C

Slack:                    inf
  Source:                 img_template_data_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.678ns  (logic 0.248ns (4.368%)  route 5.430ns (95.632%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_template_data_empty_n (IN)
                         net (fo=73, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/img_template_data_empty_n
    SLICE_X17Y75         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/ap_CS_fsm[99]_i_2/O
                         net (fo=101, routed)         3.444     4.541    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[0]_0
    SLICE_X13Y40         LUT5 (Prop_lut5_I2_O)        0.124     4.665 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg[-1111111103]__0_i_1__17/O
                         net (fo=47, routed)          1.013     5.678    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/grp_fu_2871_ce
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     0.924    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
    SLICE_X23Y37         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111111]__0/C

Slack:                    inf
  Source:                 img_template_data_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/mul_ln28_43_reg_4267_reg/CEM
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.671ns  (logic 0.248ns (4.373%)  route 5.423ns (95.627%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_template_data_empty_n (IN)
                         net (fo=73, unset)           0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/img_template_data_empty_n
    SLICE_X17Y75         LUT3 (Prop_lut3_I1_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U42/match_template_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/ap_CS_fsm[99]_i_2/O
                         net (fo=101, routed)         4.008     5.105    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_18_4_1_U42_n_19
    SLICE_X11Y20         LUT3 (Prop_lut3_I2_O)        0.124     5.229 r  bd_0_i/hls_inst/inst/mul_ln28_43_reg_4267_reg_i_1/O
                         net (fo=1, routed)           0.442     5.671    bd_0_i/hls_inst/inst/p_22_in
    DSP48_X0Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln28_43_reg_4267_reg/CEM
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.924     0.924    bd_0_i/hls_inst/inst/ap_clk
    DSP48_X0Y6           DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_ln28_43_reg_4267_reg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 img_in_data_rd_data[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_110_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_in_data_rd_data[0] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/img_in_data_dout[0]
    SLICE_X25Y84         FDRE                                         r  bd_0_i/hls_inst/inst/reg_110_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y84         FDRE                                         r  bd_0_i/hls_inst/inst/reg_110_reg[0]/C

Slack:                    inf
  Source:                 img_in_data_rd_data[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_110_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_in_data_rd_data[1] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/img_in_data_dout[1]
    SLICE_X25Y84         FDRE                                         r  bd_0_i/hls_inst/inst/reg_110_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y84         FDRE                                         r  bd_0_i/hls_inst/inst/reg_110_reg[1]/C

Slack:                    inf
  Source:                 img_in_data_rd_data[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_110_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_in_data_rd_data[2] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/img_in_data_dout[2]
    SLICE_X25Y84         FDRE                                         r  bd_0_i/hls_inst/inst/reg_110_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y84         FDRE                                         r  bd_0_i/hls_inst/inst/reg_110_reg[2]/C

Slack:                    inf
  Source:                 img_in_data_rd_data[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_110_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_in_data_rd_data[3] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/img_in_data_dout[3]
    SLICE_X25Y84         FDRE                                         r  bd_0_i/hls_inst/inst/reg_110_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y84         FDRE                                         r  bd_0_i/hls_inst/inst/reg_110_reg[3]/C

Slack:                    inf
  Source:                 img_in_data_rd_data[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_110_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_in_data_rd_data[4] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/img_in_data_dout[4]
    SLICE_X25Y85         FDRE                                         r  bd_0_i/hls_inst/inst/reg_110_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y85         FDRE                                         r  bd_0_i/hls_inst/inst/reg_110_reg[4]/C

Slack:                    inf
  Source:                 img_in_data_rd_data[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_110_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_in_data_rd_data[5] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/img_in_data_dout[5]
    SLICE_X25Y85         FDRE                                         r  bd_0_i/hls_inst/inst/reg_110_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y85         FDRE                                         r  bd_0_i/hls_inst/inst/reg_110_reg[5]/C

Slack:                    inf
  Source:                 img_in_data_rd_data[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_110_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_in_data_rd_data[6] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/img_in_data_dout[6]
    SLICE_X25Y85         FDRE                                         r  bd_0_i/hls_inst/inst/reg_110_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y85         FDRE                                         r  bd_0_i/hls_inst/inst/reg_110_reg[6]/C

Slack:                    inf
  Source:                 img_in_data_rd_data[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_110_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_in_data_rd_data[7] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/img_in_data_dout[7]
    SLICE_X25Y85         FDRE                                         r  bd_0_i/hls_inst/inst/reg_110_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y85         FDRE                                         r  bd_0_i/hls_inst/inst/reg_110_reg[7]/C

Slack:                    inf
  Source:                 img_template_data_rd_data[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_114_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_template_data_rd_data[0] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/img_template_data_dout[0]
    SLICE_X25Y84         FDRE                                         r  bd_0_i/hls_inst/inst/reg_114_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y84         FDRE                                         r  bd_0_i/hls_inst/inst/reg_114_reg[0]/C

Slack:                    inf
  Source:                 img_template_data_rd_data[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/reg_114_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  img_template_data_rd_data[1] (IN)
                         net (fo=2, unset)            0.410     0.410    bd_0_i/hls_inst/inst/img_template_data_dout[1]
    SLICE_X25Y84         FDRE                                         r  bd_0_i/hls_inst/inst/reg_114_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3510, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X25Y84         FDRE                                         r  bd_0_i/hls_inst/inst/reg_114_reg[1]/C





