package nb64_pkg;
    localparam int XLEN = 64;

    typedef enum logic [6:0] {
        OP_LOAD     = 7'b0000011,
        OP_STORE    = 7'b0100011,
        OP_MADD     = 7'b1000011,
        OP_BRANCH   = 7'b1100011,
        OP_LOAD_FP  = 7'b0000111,
        OP_STORE_FP = 7'b0100111,
        OP_MSUB     = 7'b1000111,
        OP_JALR     = 7'b1100111,
        OP_CUSTOM0  = 7'b0001011,
        OP_CUSTOM1  = 7'b0101011,
        OP_NMSUB    = 7'b1001011,
        OP_RESERVED = 7'b1101011,
        OP_MISC_MEM = 7'b0001111,
        OP_AMO      = 7'b0101111,
        OP_NMADD    = 7'b1001111,
        OP_JAL      = 7'b1101111,
        OP_IMM      = 7'b0010011,
        OP_REG      = 7'b0110011,
        OP_FP       = 7'b1010011,
        OP_SYSTEM   = 7'b1110011,
        OP_AUIPC    = 7'b0010111,
        OP_LUI      = 7'b0110111,
        OP_V        = 7'b1010111,
        OP_VE       = 7'b1110111,
        OP_IMM_32   = 7'b0011011,
        OP_REG_32   = 7'b0111011,
        OP_CUSTOM2  = 7'b1011011,
        OP_CUSTOM3  = 7'b1111011
    } opcode_t;

    // ALU operation encoding: {word_op, funct7[5] / instr[30], funct3}
    typedef enum logic [4:0] {
        ALU_ADD  = 5'b00000,
        ALU_SUB  = 5'b01000,
        ALU_SLL  = 5'b00001,
        ALU_SRL  = 5'b00101,
        ALU_SRA  = 5'b01101,
        ALU_SLT  = 5'b00010,
        ALU_SLTU = 5'b00011,
        ALU_AND  = 5'b00111,
        ALU_OR   = 5'b00110,
        ALU_XOR  = 5'b00100,
        ALU_ADDW = 5'b10000,
        ALU_SUBW = 5'b11000,
        ALU_SLLW = 5'b10001,
        ALU_SRLW = 5'b10101,
        ALU_SRAW = 5'b11101
    } alu_op_t;

    // MEXT operation encoding: {word_op (funct7[5] / instr[30]), funct3}
    typedef enum logic [3:0] {
        MEXT_MUL    = 4'b0000
        MEXT_MULH   = 4'b0001
        MEXT_MULHSU = 4'b0010
        MEXT_MULHU  = 4'b0011
        MEXT_DIV    = 4'b0100
        MEXT_DIVU   = 4'b0101
        MEXT_REM    = 4'b0110
        MEXT_REMU   = 4'b0111
        MEXT_MULW   = 4'b1000
        MEXT_DIVW   = 4'b1100
        MEXT_DIVUW  = 4'b1101
        MEXT_REMW   = 4'b1110
        MEXT_REMUW  = 4'b1111
    } mext_op_t;

    typedef enum logic [11:0] {
        MVENDORID     = 12'hF11,
        MARCHID       = 12'hF12,
        MIMPID        = 12'hF13,
        MHARTID       = 12'hF14,
        MCONFIGPTR    = 12'hF15,
        MSTATUS       = 12'h300,
        MISA          = 12'h301,
        MEDELEG       = 12'h302,
        MIDELEG       = 12'h303,
        MIE           = 12'h304,
        MTVEC         = 12'h305,
        MCOUNTEREN    = 12'h306,
        MSTATUSH      = 12'h310,
        MEDELEGH      = 12'h312,
        MSCRATCH      = 12'h340,
        MEPC          = 12'h341,
        MCAUSE        = 12'h342,
        MTVAL         = 12'h343,
        MIP           = 12'h344,
        MTINST        = 12'h34A,
        MTVAL2        = 12'h34B,
        MISELECT      = 12'h350,
        MIREG         = 12'h351,
        MIREG2        = 12'h352,
        MIREG3        = 12'h353,
        MIREG4        = 12'h355,
        MIREG5        = 12'h356,
        MIREG6        = 12'h357,
        MENVCFG       = 12'h30A,
        MENVCFGH      = 12'h31A,
        MSECCFG       = 12'h747,
        MSECCFGH      = 12'h757,
        MSTATEEN0     = 12'h30C,
        MSTATEEN1     = 12'h30D,
        MSTATEEN2     = 12'h30E,
        MSTATEEN3     = 12'h30F,
        MSTATEEN0H    = 12'h31C,
        MSTATEEN1H    = 12'h31D,
        MSTATEEN2H    = 12'h31E,
        MSTATEEN3H    = 12'h31F,
        MNSCRATCH     = 12'h740,
        MNEPC         = 12'h741,
        MNCAUSE       = 12'h742,
        MNSTATUS      = 12'h744,
        MCYCLE        = 12'hB00,
        MINSTRET      = 12'hB02,
        MCYCLEH       = 12'hB80,
        MINSTRETH     = 12'hB82,
        MCOUNTINHIBIT = 12'h320,
        MCYCLECFG     = 12'h321,
        MINSTRETCFG   = 12'h322,
        MCYCLECFGH    = 12'h721,
        MINSTRETCFGH  = 12'h722,
        MCTRCTL       = 12'h34E,
        PMPCFG        = 12'h3A0, // ADDRESS
        PMPADDR       = 12'h3B0, // ADDRESS
        MHPMCOUNTER   = 12'hB03, // ADDRESS
        MHPMCOUNTERH  = 12'hB83, // ADDRESS
        MHPMEVENT     = 12'h323, // ADDRESS
        MHPMEVENTH    = 12'h723, // ADDRESS

        SSTATUS       = 12'h100,
        SIE           = 12'h104,
        STVEC         = 12'h105,
        SCOUNTEREN    = 12'h106,
        SENVCFG       = 12'h10A,
        SCOUNTINHIBIT = 12'h120,
        SSCRATCH      = 12'h140,
        SEPC          = 12'h141,
        SCAUSE        = 12'h142,
        STVAL         = 12'h143,
        SIP           = 12'h144,
        SCOUNTOVF     = 12'hDA0,
        SISELECT      = 12'h150,
        SIREG         = 12'h151,
        SIREG2        = 12'h152,
        SIREG3        = 12'h153,
        SIREG4        = 12'h155,
        SIREG5        = 12'h156,
        SIREG6        = 12'h157,
        SATP          = 12'h180,
        STIMECMP      = 12'h14D,
        STIMECMPH     = 12'h15D,
        SCONTEXT      = 12'h5A8,
        SRMCFG        = 12'h181,
        SSTATEEN0     = 12'h10C,
        SSTATEEN1     = 12'h10D,
        SSTATEEN2     = 12'h10E,
        SSTATEEN3     = 12'h10F,
        SCTRCTL       = 12'h14E,
        SCTRSTATUS    = 12'h14F,
        SCTRDEPTH     = 12'h15F
    } csr_addr_t;

    typedef enum logic [4:0] {
        EXC_INSTR_ADDR_MISALIGNED     = 5'd0,
        EXC_INSTR_ACCESS_FAULT        = 5'd1,
        EXC_ILLEGAL_INSTR             = 5'd2,
        EXC_BREAKPOINT                = 5'd3,
        EXC_LOAD_ADDR_MISALIGNED      = 5'd4,
        EXC_LOAD_ACCESS_FAULT         = 5'd5,
        EXC_STORE_AMO_ADDR_MISALIGNED = 5'd6,
        EXC_STORE_AMO_ACCESS_FAULT    = 5'd7,
        EXC_U_ECALL                   = 5'd8,
        EXC_S_ECALL                   = 5'd9,
        EXC_M_ECALL                   = 5'd11,
        EXC_INSTR_PAGE_FAULT          = 5'd12,
        EXC_LOAD_PAGE_FAULT           = 5'd13,
        EXC_STORE_AMO_PAGE_FAULT      = 5'd15,
        EXC_DOUBLE_TRAP               = 5'd16,
        EXC_SOFTWARE_CHECK            = 5'd18,
        EXC_HARDWARE_ERROR            = 5'd19
    } exc_cause_t;

    typedef enum logic [3:0] {
        INT_S_SOFTWARE       = 4'd1,
        INT_M_SOFTWARE       = 4'd3,
        INT_S_TIMER          = 4'd5,
        INT_M_TIMER          = 4'd7,
        INT_S_EXTERNAL       = 4'd9,
        INT_M_EXTERNAL       = 4'd11,
        INT_COUNTER_OVERFLOW = 4'd13
    } int_cause_t;
endpackage
