#
# CAMERA_MODEL 	"PULNiX 24 bit camera link"
#

camera_class:                  "PULNiX"
camera_model:                  "TM-6700CL"
camera_info:                   "24 bit Camera Link"

# actual size/depth
#
width:                         744
height:                        517
depth:                         24
extdepth:                      24

# rbtfile is ignored for std camera link board but needed
# for DV FOX (fiberoptic) (v3.3.4.9 or later)
#
rbtfile: aiagcl.bit

shutter_speed_min:             0
shutter_speed_max:             9
gain_min:                      0
gain_max:                      255

# temporary -- actual baud rate for this camera is 57600, but registers
# not there on camera link, so for now 115200 setting maps to 57600 actual
#
serial_baud:                   9600
#serial_baud:	57600

# camera link data path register bits:
# 0-3: number of bits per pixel - 1
# 4-7: number of channels - 1
#
CL_DATA_PATH_NORM:             27

# camera link config register bits:
# 0: RGB (precludes CL_DATA_PATH_NORM on older boards)
# 1: ignore data valid
# 2: line scan
# 3: disable ROI
# 4: undefined
# 5: data valid invert
# 6-7: undefined
#
CL_CFG_NORM:                   03

MODE_CNTL_NORM:                2

hskip:                         104
vskip:                         37
hactv:                         640
vactv:                         480

