--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/wei/Software/ISE14.7/install/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml psr_ddc_150M_top_preroute.twx
psr_ddc_150M_top_map.ncd -o psr_ddc_150M_top_preroute.twr psr_ddc_150M_top.pcf
-ucf
/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M_V1.5_M/constraints/rgmii_example_design.ucf
-ucf /media/wei/DATA/LW/Project/PSR/PSR_DDC_150M_V1.5_M/constraints/fpga.ucf
-ucf
/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M_V1.5_M/constraints/ADC_Interface.ucf

Design file:              psr_ddc_150M_top_map.ncd
Physical constraint file: psr_ddc_150M_top.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2802 - Read 171 constraints.  If you are experiencing memory or 
   runtime issues it may help to consolidate some of these constraints.  For 
   more details please do a search for "timing:2802" at 
   http://www.xilinx.com/support.
WARNING:Timing:3223 - Timing constraint TS_rx_fifo_wr_to_rd = MAXDELAY FROM 
   TIMEGRP "rx_fifo_wr_to_rd" TO TIMEGRP        "v6_emac_v2_3_clk_phy_tx" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CLK_CLK_30M_path" TIG; ignored 
   during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_CLK_30M_CLK_path" TIG; ignored 
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_v6_emac_gmii_core_clk_in = PERIOD TIMEGRP "clk_in" 50 ns 
HIGH 50%         INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v6_emac_gmii_core_clk_in = PERIOD TIMEGRP "clk_in" 50 ns HIGH 50%
        INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: U12/clock_generator/mmcm_adv_inst/CLKOUT2
  Logical resource: U12/clock_generator/mmcm_adv_inst/CLKOUT2
  Location pin: MMCM_ADV_X0Y11.CLKOUT2
  Clock network: U12/clock_generator/clkout2
--------------------------------------------------------------------------------
Slack: 6.572ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: U12/clock_generator/mmcm_adv_inst/CLKOUT0
  Logical resource: U12/clock_generator/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y11.CLKOUT0
  Clock network: U12/clock_generator/clkout0
--------------------------------------------------------------------------------
Slack: 8.572ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: U12/clock_generator/mmcm_adv_inst/CLKOUT1
  Logical resource: U12/clock_generator/mmcm_adv_inst/CLKOUT1
  Location pin: MMCM_ADV_X0Y11.CLKOUT1
  Clock network: U12/clock_generator/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v6_emac_v2_3_clk_ref_gtx = PERIOD TIMEGRP 
"v6_emac_v2_3_clk_ref_gtx" 8 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v6_emac_v2_3_clk_ref_gtx = PERIOD TIMEGRP "v6_emac_v2_3_clk_ref_gtx" 8 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Logical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Location pin: RAMB18_X8Y58.RDCLK
  Clock network: U12/gtx_clk_bufg
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Logical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Location pin: RAMB18_X7Y58.RDCLK
  Clock network: U12/gtx_clk_bufg
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Logical resource: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Location pin: RAMB18_X6Y55.CLKBWRCLK
  Clock network: U12/gtx_clk_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v6_emac_v2_3_clk_phy_tx = PERIOD TIMEGRP 
"v6_emac_v2_3_clk_phy_tx" 8 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5941 paths analyzed, 1221 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.546ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out (OLOGIC_X0Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/tx_mac_aclk falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4 to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y102.AQ     Tcko                  0.337   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R3
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4
    OLOGIC_X0Y86.SR      net (fanout=52)    e  2.208   U12/tx_reset
    OLOGIC_X0Y86.CLK     Tosrck                0.693   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay<0>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (1.030ns logic, 2.208ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.238ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4 to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y102.AQ     Tcko                  0.337   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R3
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4
    OLOGIC_X0Y86.SR      net (fanout=52)    e  2.208   U12/tx_reset
    OLOGIC_X0Y86.CLK     Tosrck                0.693   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay<0>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (1.030ns logic, 2.208ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i (SLICE_X67Y100.AX), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.120ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/tx_mac_aclk falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y97.AQ     Tcko                  0.381   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r
    SLICE_X93Y100.A1     net (fanout=6)     e  1.446   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/speed_is_10_100_r
    SLICE_X93Y100.AMUX   Tilo                  0.194   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r2
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut1238_6974
    SLICE_X67Y100.AX     net (fanout=1)     e  1.063   U12/v6emac_fifo_block/v6emac_block/gmii_tx_er_int
    SLICE_X67Y100.CLK    Tdick                 0.036   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (0.611ns logic, 2.509ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.813ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/tx_mac_aclk falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X118Y100.BQ    Tcko                  0.381   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r
    SLICE_X93Y100.A5     net (fanout=3)     e  1.140   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r
    SLICE_X93Y100.AMUX   Tilo                  0.193   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r2
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut1238_6974
    SLICE_X67Y100.AX     net (fanout=1)     e  1.063   U12/v6emac_fifo_block/v6emac_block/gmii_tx_er_int
    SLICE_X67Y100.CLK    Tdick                 0.036   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i
    -------------------------------------------------  ---------------------------
    Total                                      2.813ns (0.610ns logic, 2.203ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r2 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/tx_mac_aclk falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r2 to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y100.AQ     Tcko                  0.337   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r2
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r2
    SLICE_X93Y100.A4     net (fanout=1)     e  0.526   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r2
    SLICE_X93Y100.AMUX   Tilo                  0.186   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/FCSBLKGEN.fcs_blk_inst/tx_en_suppress_r2
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut1238_6974
    SLICE_X67Y100.AX     net (fanout=1)     e  1.063   U12/v6emac_fifo_block/v6emac_block/gmii_tx_er_int
    SLICE_X67Y100.CLK    Tdick                 0.036   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/tx_ctl_falling_i
    -------------------------------------------------  ---------------------------
    Total                                      2.148ns (0.559ns logic, 1.589ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out (OLOGIC_X0Y91.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.994ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/tx_mac_aclk falling at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4 to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y102.AQ     Tcko                  0.337   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R3
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4
    OLOGIC_X0Y91.SR      net (fanout=52)    e  1.964   U12/tx_reset
    OLOGIC_X0Y91.CLK     Tosrck                0.693   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay<2>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out
    -------------------------------------------------  ---------------------------
    Total                                      2.994ns (1.030ns logic, 1.964ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.994ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4 to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y102.AQ     Tcko                  0.337   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R3
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R4
    OLOGIC_X0Y91.SR      net (fanout=52)    e  1.964   U12/tx_reset
    OLOGIC_X0Y91.CLK     Tosrck                0.693   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay<2>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[2].rgmii_txd_out
    -------------------------------------------------  ---------------------------
    Total                                      2.994ns (1.030ns logic, 1.964ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_v6_emac_v2_3_clk_phy_tx = PERIOD TIMEGRP "v6_emac_v2_3_clk_phy_tx" 8 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/INT_TX_STATISTICS_VECTOR_5 (SLICE_X126Y112.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.231ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/INT_TX_STATISTICS_VECTOR_6 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/INT_TX_STATISTICS_VECTOR_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.231ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 8.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/INT_TX_STATISTICS_VECTOR_6 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/INT_TX_STATISTICS_VECTOR_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y112.CQ    Tcko                  0.115   U12/tx_statistics_vector<8>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/INT_TX_STATISTICS_VECTOR_6
    SLICE_X126Y112.B5    net (fanout=4)     e  0.193   U12/tx_statistics_vector<6>
    SLICE_X126Y112.CLK   Tah         (-Th)     0.077   U12/tx_statistics_vector<8>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut3170_7066
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/INT_TX_STATISTICS_VECTOR_5
    -------------------------------------------------  ---------------------------
    Total                                      0.231ns (0.038ns logic, 0.193ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/vector_decode/tx_control_frame_reg (SLICE_X122Y113.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.248ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/vector_decode/tx_statistics_vector_reg_4 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/vector_decode/tx_control_frame_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 8.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/v6emac_block/vector_decode/tx_statistics_vector_reg_4 to U12/v6emac_fifo_block/v6emac_block/vector_decode/tx_control_frame_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y113.AQ    Tcko                  0.115   U12/v6emac_fifo_block/v6emac_block/vector_decode/tx_statistics_vector_reg<21>
                                                       U12/v6emac_fifo_block/v6emac_block/vector_decode/tx_statistics_vector_reg_4
    SLICE_X122Y113.BX    net (fanout=1)     e  0.246   U12/v6emac_fifo_block/v6emac_block/vector_decode/tx_statistics_vector_reg<4>
    SLICE_X122Y113.CLK   Tckdi       (-Th)     0.113   U12/v6emac_fifo_block/v6emac_block/vector_decode/inc_vector_30
                                                       U12/v6emac_fifo_block/v6emac_block/vector_decode/tx_control_frame_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.002ns logic, 0.246ns route)
                                                       (0.8% logic, 99.2% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R2 (SLICE_X92Y104.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R1 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 8.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R1 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y104.DQ     Tcko                  0.098   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R1
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R1
    SLICE_X92Y104.AX     net (fanout=1)     e  0.245   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R1
    SLICE_X92Y104.CLK    Tckdi       (-Th)     0.089   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R2
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_TX_RESET_I/R2
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.009ns logic, 0.245ns route)
                                                       (3.5% logic, 96.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v6_emac_v2_3_clk_phy_tx = PERIOD TIMEGRP "v6_emac_v2_3_clk_phy_tx" 8 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Logical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Location pin: RAMB18_X8Y58.WRCLK
  Clock network: U12/tx_mac_aclk
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Logical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Location pin: RAMB18_X7Y58.WRCLK
  Clock network: U12/tx_mac_aclk
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_txd_odelay<0>/CLK
  Logical resource: U12/v6emac_fifo_block/v6emac_block/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/CK
  Location pin: OLOGIC_X0Y86.CLK
  Clock network: U12/tx_mac_aclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v6_emac_v2_3_clk_phy_rx = PERIOD TIMEGRP 
"v6_emac_v2_3_clk_phy_rx" 8 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2661 paths analyzed, 1394 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.346ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXD3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      6.447ns (Levels of Logic = 0)
  Clock Path Skew:      2.136ns (5.015 - 2.879)
  Source Clock:         U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Destination Clock:    U12/rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y108.Q1        Tickq                 0.678   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<3>
                                                          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    TEMAC_X0Y1.PHYEMACRXD3  net (fanout=1)     e  4.937   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<3>
    TEMAC_X0Y1.PHYEMACRXCLK Tmacdck_RXD           0.832   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
                                                          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         6.447ns (1.510ns logic, 4.937ns route)
                                                          (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXD7), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          8.000ns
  Data Path Delay:      6.352ns (Levels of Logic = 0)
  Clock Path Skew:      2.136ns (5.015 - 2.879)
  Source Clock:         U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 4.000ns
  Destination Clock:    U12/rx_mac_aclk falling at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y108.Q2        Tickq                 0.593   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<3>
                                                          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    TEMAC_X0Y1.PHYEMACRXD7  net (fanout=1)     e  4.927   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<7>
    TEMAC_X0Y1.PHYEMACRXCLK Tmacdck_RXD           0.832   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
                                                          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/v6_emac
    ----------------------------------------------------  ---------------------------
    Total                                         6.352ns (1.425ns logic, 4.927ns route)
                                                          (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAMB18_X6Y55.RSTRAMARSTRAM), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl (RAM)
  Requirement:          8.000ns
  Data Path Delay:      4.090ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/rx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4 to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X148Y103.CQ          Tcko                  0.381   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R3
                                                             U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/SYNC_RX_RESET_I/R4
    SLICE_X133Y130.D5          net (fanout=54)    e  1.671   U12/rx_reset
    SLICE_X133Y130.DMUX        Tilo                  0.191   U12/v6emac_fifo_block/rx_mac_resetn
                                                             U12/v6emac_fifo_block/rx_mac_resetn1_INV_01_INV_0
    SLICE_X133Y131.D4          net (fanout=2)     e  0.504   U12/v6emac_fifo_block/rx_mac_resetn
    SLICE_X133Y131.DMUX        Tilo                  0.186   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1
                                                             U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1196_6254_INV_0
    RAMB18_X6Y55.RSTRAMARSTRAM net (fanout=15)    e  0.756   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1196_6254
    RAMB18_X6Y55.CLKARDCLK     Trcck_RSTRAM          0.401   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
                                                             U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl
    -------------------------------------------------------  ---------------------------
    Total                                            4.090ns (1.159ns logic, 2.931ns route)
                                                             (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_v6_emac_v2_3_clk_phy_rx = PERIOD TIMEGRP "v6_emac_v2_3_clk_phy_rx" 8 ns
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/vector_decode/inc_vector_9 (SLICE_X146Y95.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/vector_decode/rx_good_frame_reg (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/vector_decode/inc_vector_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/rx_mac_aclk rising at 8.000ns
  Destination Clock:    U12/rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/v6emac_block/vector_decode/rx_good_frame_reg to U12/v6emac_fifo_block/v6emac_block/vector_decode/inc_vector_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y95.DQ     Tcko                  0.098   U12/v6emac_fifo_block/v6emac_block/vector_decode/rx_good_frame_reg
                                                       U12/v6emac_fifo_block/v6emac_block/vector_decode/rx_good_frame_reg
    SLICE_X146Y95.B6     net (fanout=6)     e  0.126   U12/v6emac_fifo_block/v6emac_block/vector_decode/rx_good_frame_reg
    SLICE_X146Y95.CLK    Tah         (-Th)     0.077   U12/v6emac_fifo_block/v6emac_block/vector_decode/rx_frame_length_reg<9>
                                                       U12/v6emac_fifo_block/v6emac_block/vector_decode/lut713_6916
                                                       U12/v6emac_fifo_block/v6emac_block/vector_decode/inc_vector_9
    -------------------------------------------------  ---------------------------
    Total                                      0.147ns (0.021ns logic, 0.126ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP (SLICE_X146Y104.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_1 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.230ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/rx_mac_aclk rising at 8.000ns
  Destination Clock:    U12/rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_1 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y104.AQ    Tcko                  0.270   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe<1>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_1
    SLICE_X146Y104.D2    net (fanout=9)     e  0.610   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe<1>
    SLICE_X146Y104.CLK   Tah         (-Th)     0.650   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe<0>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.230ns (-0.380ns logic, 0.610ns route)
                                                       (-165.2% logic, 265.2% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP (SLICE_X146Y104.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_1 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.230ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/rx_mac_aclk rising at 8.000ns
  Destination Clock:    U12/rx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_1 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y104.AQ    Tcko                  0.270   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe<1>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe_1
    SLICE_X146Y104.D2    net (fanout=9)     e  0.610   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe<1>
    SLICE_X146Y104.CLK   Tah         (-Th)     0.650   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/load_count_pipe<0>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.230ns (-0.380ns logic, 0.610ns route)
                                                       (-165.2% logic, 265.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v6_emac_v2_3_clk_phy_rx = PERIOD TIMEGRP "v6_emac_v2_3_clk_phy_rx" 8 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk/I
  Logical resource: U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk/I
  Location pin: BUFR_X0Y5.I
  Clock network: rgmii_rxc_IBUF
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufr_rgmii_rx_clk/I
  Logical resource: U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufr_rgmii_rx_clk/I
  Location pin: BUFR_X2Y5.I
  Clock network: rgmii_rxc_IBUF
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Logical resource: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Location pin: RAMB18_X6Y55.CLKARDCLK
  Clock network: U12/rx_mac_aclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v6_emac_v2_3_config_clk = PERIOD TIMEGRP 
"v6_emac_v2_3_config_clk" 8 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v6_emac_v2_3_config_clk = PERIOD TIMEGRP "v6_emac_v2_3_config_clk" 8 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<1>/CLK
  Logical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/CLK
  Location pin: SLICE_X144Y109.CLK
  Clock network: U12/s_axi_aclk
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<1>/CLK
  Logical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/CLK
  Location pin: SLICE_X144Y109.CLK
  Clock network: U12/s_axi_aclk
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<1>/CLK
  Logical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X144Y109.CLK
  Clock network: U12/s_axi_aclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr" TO TIMEGRP         "v6_emac_v2_3_clk_phy_tx" 8 ns 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.822ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X136Y137.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y137.AQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    SLICE_X136Y137.A4    net (fanout=2)     e  0.406   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    SLICE_X136Y137.CLK   Tas                   0.035   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2167_6236
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.416ns logic, 0.406ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X144Y143.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y143.DQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    SLICE_X144Y143.D4    net (fanout=2)     e  0.282   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    SLICE_X144Y143.CLK   Tas                   0.028   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/][596_5623_INV_0
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.409ns logic, 0.282ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog (SLICE_X146Y145.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 0.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y145.DQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
    SLICE_X146Y145.D4    net (fanout=2)     e  0.282   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
    SLICE_X146Y145.CLK   Tas                   0.028   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2173_6240
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.409ns logic, 0.282ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr" TO TIMEGRP         "v6_emac_v2_3_clk_phy_tx" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (SLICE_X144Y143.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 8.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y143.DQ    Tcko                  0.115   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    SLICE_X144Y143.D4    net (fanout=2)     e  0.282   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    SLICE_X144Y143.CLK   Tah         (-Th)     0.077   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/][596_5623_INV_0
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.038ns logic, 0.282ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog (SLICE_X146Y145.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 8.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X146Y145.DQ    Tcko                  0.115   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
    SLICE_X146Y145.D4    net (fanout=2)     e  0.282   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
    SLICE_X146Y145.CLK   Tah         (-Th)     0.077   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2173_6240
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.038ns logic, 0.282ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (SLICE_X136Y137.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/tx_mac_aclk rising at 8.000ns
  Destination Clock:    U12/tx_mac_aclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X136Y137.AQ    Tcko                  0.115   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    SLICE_X136Y137.A4    net (fanout=2)     e  0.406   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    SLICE_X136Y137.CLK   Tah         (-Th)     0.076   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2167_6236
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.039ns logic, 0.406ns route)
                                                       (8.8% logic, 91.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd" TO TIMEGRP         "v6_emac_v2_3_clk_phy_tx" 8 ns 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.861ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync (SLICE_X144Y145.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.861ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising
  Destination Clock:    U12/tx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y149.CQ    Tcko                  0.337   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X144Y145.AX    net (fanout=2)     e  0.509   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X144Y145.CLK   Tdick                 0.015   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.861ns (0.352ns logic, 0.509ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd" TO TIMEGRP         "v6_emac_v2_3_clk_phy_tx" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync (SLICE_X144Y145.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.518ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/gtx_clk_bufg rising
  Destination Clock:    U12/tx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y149.CQ    Tcko                  0.098   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X144Y145.AX    net (fanout=2)     e  0.509   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo
    SLICE_X144Y145.CLK   Tckdi       (-Th)     0.089   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/frame_in_fifo
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.518ns (0.009ns logic, 0.509ns route)
                                                       (1.7% logic, 98.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP "tx_metastable" 5 
ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 154 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.458ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11 (SLICE_X146Y149.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.458ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y146.AQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0
    SLICE_X146Y147.A5    net (fanout=3)     e  0.449   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<0>
    SLICE_X146Y147.COUT  Topcya                0.410   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut<0>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X146Y148.CIN   net (fanout=1)     e  0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X146Y148.COUT  Tbyp                  0.078   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X146Y149.CIN   net (fanout=1)     e  0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X146Y149.CLK   Tcinck                0.140   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.458ns (1.009ns logic, 0.449ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.438ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y146.BQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1
    SLICE_X146Y147.B5    net (fanout=3)     e  0.433   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<1>
    SLICE_X146Y147.COUT  Topcyb                0.406   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut<1>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X146Y148.CIN   net (fanout=1)     e  0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X146Y148.COUT  Tbyp                  0.078   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X146Y149.CIN   net (fanout=1)     e  0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X146Y149.CLK   Tcinck                0.140   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.438ns (1.005ns logic, 0.433ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.387ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y146.CQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2
    SLICE_X146Y147.C5    net (fanout=3)     e  0.448   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<2>
    SLICE_X146Y147.COUT  Topcyc                0.340   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut<2>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X146Y148.CIN   net (fanout=1)     e  0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X146Y148.COUT  Tbyp                  0.078   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X146Y149.CIN   net (fanout=1)     e  0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X146Y149.CLK   Tcinck                0.140   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      1.387ns (0.939ns logic, 0.448ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9 (SLICE_X146Y149.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.418ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y146.AQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0
    SLICE_X146Y147.A5    net (fanout=3)     e  0.449   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<0>
    SLICE_X146Y147.COUT  Topcya                0.410   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut<0>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X146Y148.CIN   net (fanout=1)     e  0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X146Y148.COUT  Tbyp                  0.078   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X146Y149.CIN   net (fanout=1)     e  0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X146Y149.CLK   Tcinck                0.100   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      1.418ns (0.969ns logic, 0.449ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.398ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y146.BQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1
    SLICE_X146Y147.B5    net (fanout=3)     e  0.433   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<1>
    SLICE_X146Y147.COUT  Topcyb                0.406   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut<1>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X146Y148.CIN   net (fanout=1)     e  0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X146Y148.COUT  Tbyp                  0.078   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X146Y149.CIN   net (fanout=1)     e  0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X146Y149.CLK   Tcinck                0.100   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.965ns logic, 0.433ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.347ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y146.CQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2
    SLICE_X146Y147.C5    net (fanout=3)     e  0.448   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<2>
    SLICE_X146Y147.COUT  Topcyc                0.340   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut<2>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X146Y148.CIN   net (fanout=1)     e  0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X146Y148.COUT  Tbyp                  0.078   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X146Y149.CIN   net (fanout=1)     e  0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X146Y149.CLK   Tcinck                0.100   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.899ns logic, 0.448ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10 (SLICE_X146Y149.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y146.AQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_0
    SLICE_X146Y147.A5    net (fanout=3)     e  0.449   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<0>
    SLICE_X146Y147.COUT  Topcya                0.410   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut<0>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X146Y148.CIN   net (fanout=1)     e  0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X146Y148.COUT  Tbyp                  0.078   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X146Y149.CIN   net (fanout=1)     e  0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X146Y149.CLK   Tcinck                0.075   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.944ns logic, 0.449ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.373ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y146.BQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1
    SLICE_X146Y147.B5    net (fanout=3)     e  0.433   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<1>
    SLICE_X146Y147.COUT  Topcyb                0.406   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut<1>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X146Y148.CIN   net (fanout=1)     e  0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X146Y148.COUT  Tbyp                  0.078   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X146Y149.CIN   net (fanout=1)     e  0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X146Y149.CLK   Tcinck                0.075   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      1.373ns (0.940ns logic, 0.433ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.322ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y146.CQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_2
    SLICE_X146Y147.C5    net (fanout=3)     e  0.448   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<2>
    SLICE_X146Y147.COUT  Topcyc                0.340   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_lut<2>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X146Y148.CIN   net (fanout=1)     e  0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<3>
    SLICE_X146Y148.COUT  Tbyp                  0.078   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X146Y149.CIN   net (fanout=1)     e  0.000   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_cy<7>
    SLICE_X146Y149.CLK   Tcinck                0.075   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/Msub_wr_rd_addr[11]_wr_addr[11]_sub_335_OUT_xor<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_10
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.874ns logic, 0.448ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_meta_protect = MAXDELAY FROM TIMEGRP "tx_metastable" 5 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X142Y143.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 8.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y143.DQ    Tcko                  0.115   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<0>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_0
    SLICE_X142Y143.D4    net (fanout=1)     e  0.282   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<0>
    SLICE_X142Y143.CLK   Tah         (-Th)     0.101   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe<0>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut1399_5924
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_col_window_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.014ns logic, 0.282ns route)
                                                       (4.7% logic, 95.3% route)
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11 (SLICE_X145Y148.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 8.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y148.DQ    Tcko                  0.098   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11
    SLICE_X145Y148.D4    net (fanout=2)     e  0.271   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<11>
    SLICE_X145Y148.CLK   Tah         (-Th)     0.057   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut983_5817
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.041ns logic, 0.271ns route)
                                                       (13.1% logic, 86.9% route)
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 (SLICE_X144Y146.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 8.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y146.BQ    Tcko                  0.115   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1
    SLICE_X144Y146.B4    net (fanout=3)     e  0.276   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<1>
    SLICE_X144Y146.CLK   Tah         (-Th)     0.077   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut923_5787
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.038ns logic, 0.276ns route)
                                                       (12.1% logic, 87.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO 
TIMEGRP "tx_addr_wr"         10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 12 failing endpoints
 12 timing errors detected. (0 setup errors, 12 hold errors)
 Maximum delay is  -1.301ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11 (SLICE_X145Y148.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.889ns (Levels of Logic = 1)
  Clock Path Skew:      3.041ns (10.045 - 7.004)
  Source Clock:         U12/tx_mac_aclk rising
  Destination Clock:    U12/gtx_clk_bufg rising
  Clock Uncertainty:    0.851ns

  Clock Uncertainty:          0.851ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.730ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y148.DQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_11
    SLICE_X145Y148.D5    net (fanout=1)     e  0.438   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X145Y148.CLK   Tas                   0.070   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut983_5817
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.889ns (0.451ns logic, 0.438ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10 (SLICE_X145Y148.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 1)
  Clock Path Skew:      3.041ns (10.045 - 7.004)
  Source Clock:         U12/tx_mac_aclk rising
  Destination Clock:    U12/gtx_clk_bufg rising
  Clock Uncertainty:    0.851ns

  Clock Uncertainty:          0.851ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.730ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y148.CQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_10
    SLICE_X145Y148.C6    net (fanout=1)     e  0.353   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X145Y148.CLK   Tas                   0.073   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut977_5814
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.454ns logic, 0.353ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8 (SLICE_X145Y148.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 1)
  Clock Path Skew:      3.041ns (10.045 - 7.004)
  Source Clock:         U12/tx_mac_aclk rising
  Destination Clock:    U12/gtx_clk_bufg rising
  Clock Uncertainty:    0.851ns

  Clock Uncertainty:          0.851ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.730ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y148.AQ    Tcko                  0.381   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_8
    SLICE_X145Y148.A6    net (fanout=1)     e  0.352   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<8>
    SLICE_X145Y148.CLK   Tas                   0.073   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut965_5808
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.454ns logic, 0.352ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO TIMEGRP "tx_addr_wr"         10 ns;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 (SLICE_X144Y146.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -4.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 1)
  Positive Clock Path Skew: 3.464ns (9.639 - 6.175)
  Source Clock:         U12/tx_mac_aclk rising
  Destination Clock:    U12/gtx_clk_bufg rising
  Clock Uncertainty:    0.851ns

  Clock Uncertainty:          0.851ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.730ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y146.BQ    Tcko                  0.098   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_1
    SLICE_X144Y146.B6    net (fanout=1)     e  0.240   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X144Y146.CLK   Tah         (-Th)     0.077   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut923_5787
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.021ns logic, 0.240ns route)
                                                       (8.0% logic, 92.0% route)
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5 (SLICE_X144Y147.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -4.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 1)
  Positive Clock Path Skew: 3.464ns (9.639 - 6.175)
  Source Clock:         U12/tx_mac_aclk rising
  Destination Clock:    U12/gtx_clk_bufg rising
  Clock Uncertainty:    0.851ns

  Clock Uncertainty:          0.851ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.730ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y147.BQ    Tcko                  0.098   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_5
    SLICE_X144Y147.B6    net (fanout=1)     e  0.240   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X144Y147.CLK   Tah         (-Th)     0.077   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut947_5799
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.021ns logic, 0.240ns route)
                                                       (8.0% logic, 92.0% route)
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3 (SLICE_X144Y146.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -4.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 1)
  Positive Clock Path Skew: 3.464ns (9.639 - 6.175)
  Source Clock:         U12/tx_mac_aclk rising
  Destination Clock:    U12/gtx_clk_bufg rising
  Clock Uncertainty:    0.851ns

  Clock Uncertainty:          0.851ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.730ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3 to U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y146.DQ    Tcko                  0.098   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_3
    SLICE_X144Y146.D6    net (fanout=1)     e  0.256   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X144Y146.CLK   Tah         (-Th)     0.077   U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr<3>
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut935_5793
                                                       U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.021ns logic, 0.256ns route)
                                                       (7.6% logic, 92.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd" TO TIMEGRP         "v6_emac_v2_3_clk_phy_tx" 8 ns 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr" TO TIMEGRP         "v6_emac_v2_3_clk_phy_rx" 8 ns 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.917ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10 (SLICE_X131Y134.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.917ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising
  Destination Clock:    U12/rx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10 to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y137.CQ    Tcko                  0.337   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_10
    SLICE_X131Y134.AX    net (fanout=5)     e  0.546   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<10>
    SLICE_X131Y134.CLK   Tdick                 0.034   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<10>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.917ns (0.371ns logic, 0.546ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9 (SLICE_X131Y135.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising
  Destination Clock:    U12/rx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9 to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y137.BQ    Tcko                  0.337   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_9
    SLICE_X131Y135.DX    net (fanout=5)     e  0.504   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<9>
    SLICE_X131Y135.CLK   Tdick                 0.034   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<9>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.371ns logic, 0.504ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8 (SLICE_X131Y135.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.874ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising
  Destination Clock:    U12/rx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8 to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y137.AQ    Tcko                  0.337   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_8
    SLICE_X131Y135.CX    net (fanout=5)     e  0.503   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<8>
    SLICE_X131Y135.CLK   Tdick                 0.034   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<9>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.874ns (0.371ns logic, 0.503ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "rx_fifo_rd_to_wr" TO TIMEGRP         "v6_emac_v2_3_clk_phy_rx" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11 (SLICE_X131Y135.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/gtx_clk_bufg rising
  Destination Clock:    U12/rx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11 to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y137.DQ    Tcko                  0.098   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<11>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_11
    SLICE_X131Y135.B5    net (fanout=3)     e  0.468   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<11>
    SLICE_X131Y135.CLK   Tah         (-Th)     0.080   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<9>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<11>_rt
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.018ns logic, 0.468ns route)
                                                       (3.7% logic, 96.3% route)
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7 (SLICE_X131Y135.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.522ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/gtx_clk_bufg rising
  Destination Clock:    U12/rx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7 to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y136.DQ    Tcko                  0.098   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_7
    SLICE_X131Y135.BX    net (fanout=5)     e  0.500   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<7>
    SLICE_X131Y135.CLK   Tckdi       (-Th)     0.076   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<9>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.522ns (0.022ns logic, 0.500ns route)
                                                       (4.2% logic, 95.8% route)
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6 (SLICE_X131Y135.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6 (FF)
  Destination:          U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U12/gtx_clk_bufg rising
  Destination Clock:    U12/rx_mac_aclk rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6 to U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y136.CQ    Tcko                  0.098   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<7>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_6
    SLICE_X131Y135.AX    net (fanout=5)     e  0.501   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr<6>
    SLICE_X131Y135.CLK   Tckdi       (-Th)     0.076   U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr<9>
                                                       U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.022ns logic, 0.501ns route)
                                                       (4.2% logic, 95.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD_A_CLK_N = PERIOD TIMEGRP "AD_A_CLK_N" 3.333 ns LOW 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD_A_CLK_N = PERIOD TIMEGRP "AD_A_CLK_N" 3.333 ns LOW 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I
  Location pin: BUFR_X0Y9.I
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<0>/CLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK
  Location pin: ILOGIC_X0Y183.CLK
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<0>/CLKB
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB
  Location pin: ILOGIC_X0Y183.CLKB
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD_A_CLK_P = PERIOD TIMEGRP "AD_A_CLK_P" 3.333 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out (SLICE_X14Y154.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.139ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y131.DQ     Tcko                  0.337   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1
    SLICE_X14Y154.AX     net (fanout=1)     e  1.787   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff<1>
    SLICE_X14Y154.CLK    Tdick                 0.015   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_dat_iodelay_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      2.139ns (0.352ns logic, 1.787ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out (SLICE_X19Y152.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out (FF)
  Requirement:          3.333ns
  Data Path Delay:      1.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y135.AQ     Tcko                  0.381   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1
    SLICE_X19Y152.AX     net (fanout=1)     e  1.394   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff<1>
    SLICE_X19Y152.CLK    Tdick                 0.034   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_iserdes_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      1.809ns (0.415ns logic, 1.394ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1 (SLICE_X35Y131.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      0.740ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y131.AQ     Tcko                  0.337   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0
    SLICE_X35Y131.DX     net (fanout=1)     e  0.369   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff<0>
    SLICE_X35Y131.CLK    Tdick                 0.034   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.371ns logic, 0.369ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_AD_A_CLK_P = PERIOD TIMEGRP "AD_A_CLK_P" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1 (SLICE_X36Y135.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y135.AQ     Tcko                  0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_0
    SLICE_X36Y135.AX     net (fanout=1)     e  0.256   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff<0>
    SLICE_X36Y135.CLK    Tckdi       (-Th)     0.089   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.009ns logic, 0.256ns route)
                                                       (3.4% logic, 96.6% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1 (SLICE_X35Y131.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y131.AQ     Tcko                  0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_0
    SLICE_X35Y131.DX     net (fanout=1)     e  0.369   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff<0>
    SLICE_X35Y131.CLK    Tckdi       (-Th)     0.076   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.022ns logic, 0.369ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out (SLICE_X19Y152.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y135.AQ     Tcko                  0.115   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff_1
    SLICE_X19Y152.AX     net (fanout=1)     e  1.394   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rff<1>
    SLICE_X19Y152.CLK    Tckdi       (-Th)     0.076   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_iserdes_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_data_iserdes/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      1.433ns (0.039ns logic, 1.394ns route)
                                                       (2.7% logic, 97.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD_A_CLK_P = PERIOD TIMEGRP "AD_A_CLK_P" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV/I
  Location pin: BUFR_X0Y9.I
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<0>/CLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK
  Location pin: ILOGIC_X0Y183.CLK
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_L<0>/CLKB
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB
  Location pin: ILOGIC_X0Y183.CLKB
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD_B_CLK_N = PERIOD TIMEGRP "AD_B_CLK_N" 3.333 ns LOW 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD_B_CLK_N = PERIOD TIMEGRP "AD_B_CLK_N" 3.333 ns LOW 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I
  Location pin: BUFR_X1Y8.I
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<0>/CLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK
  Location pin: ILOGIC_X1Y183.CLK
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<0>/CLKB
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB
  Location pin: ILOGIC_X1Y183.CLKB
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD_B_CLK_P = PERIOD TIMEGRP "AD_B_CLK_P" 3.333 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out (SLICE_X49Y152.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out (FF)
  Requirement:          3.333ns
  Data Path Delay:      1.571ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y131.AQ     Tcko                  0.381   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1
    SLICE_X49Y152.AX     net (fanout=1)     e  1.156   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff<1>
    SLICE_X49Y152.CLK    Tdick                 0.034   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/rst_iserdes_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      1.571ns (0.415ns logic, 1.156ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out (SLICE_X47Y154.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out (FF)
  Requirement:          3.333ns
  Data Path Delay:      1.563ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y132.AQ     Tcko                  0.381   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1
    SLICE_X47Y154.DX     net (fanout=1)     e  1.148   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff<1>
    SLICE_X47Y154.CLK    Tdick                 0.034   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/rst_dat_iodelay_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      1.563ns (0.415ns logic, 1.148ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1 (SLICE_X46Y132.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      0.608ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y132.AQ     Tcko                  0.337   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0
    SLICE_X46Y132.AX     net (fanout=1)     e  0.256   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff<0>
    SLICE_X46Y132.CLK    Tdick                 0.015   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.352ns logic, 0.256ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_AD_B_CLK_P = PERIOD TIMEGRP "AD_B_CLK_P" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1 (SLICE_X46Y132.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y132.AQ     Tcko                  0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_0
    SLICE_X46Y132.AX     net (fanout=1)     e  0.256   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff<0>
    SLICE_X46Y132.CLK    Tckdi       (-Th)     0.089   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.009ns logic, 0.256ns route)
                                                       (3.4% logic, 96.6% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1 (SLICE_X44Y131.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y131.AQ     Tcko                  0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_0
    SLICE_X44Y131.AX     net (fanout=1)     e  0.256   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff<0>
    SLICE_X44Y131.CLK    Tckdi       (-Th)     0.089   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iserdes/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.009ns logic, 0.256ns route)
                                                       (3.4% logic, 96.6% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out (SLICE_X47Y154.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.187ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y132.AQ     Tcko                  0.115   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff_1
    SLICE_X47Y154.DX     net (fanout=1)     e  1.148   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rff<1>
    SLICE_X47Y154.CLK    Tckdi       (-Th)     0.076   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/rst_dat_iodelay_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_data_iodelay/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (0.039ns logic, 1.148ns route)
                                                       (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD_B_CLK_P = PERIOD TIMEGRP "AD_B_CLK_P" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV/I
  Location pin: BUFR_X1Y8.I
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<0>/CLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK
  Location pin: ILOGIC_X1Y183.CLK
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_L<0>/CLKB
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB
  Location pin: ILOGIC_X1Y183.CLKB
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD_C_CLK_N = PERIOD TIMEGRP "AD_C_CLK_N" 3.333 ns LOW 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD_C_CLK_N = PERIOD TIMEGRP "AD_C_CLK_N" 3.333 ns LOW 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I
  Location pin: BUFR_X1Y1.I
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<0>/CLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK
  Location pin: ILOGIC_X1Y23.CLK
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<0>/CLKB
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB
  Location pin: ILOGIC_X1Y23.CLKB
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD_C_CLK_P = PERIOD TIMEGRP "AD_C_CLK_P" 3.333 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 (SLICE_X47Y69.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      0.789ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y69.DQ      Tcko                  0.381   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_0
    SLICE_X47Y69.BX      net (fanout=1)     e  0.374   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff<0>
    SLICE_X47Y69.CLK     Tdick                 0.034   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.789ns (0.415ns logic, 0.374ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out (SLICE_X47Y67.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out (FF)
  Requirement:          3.333ns
  Data Path Delay:      0.732ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y69.BQ      Tcko                  0.337   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1
    SLICE_X47Y67.DX      net (fanout=1)     e  0.361   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff<1>
    SLICE_X47Y67.CLK     Tdick                 0.034   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_dat_iodelay_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      0.732ns (0.371ns logic, 0.361ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out (SLICE_X47Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out (FF)
  Requirement:          3.333ns
  Data Path Delay:      0.669ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.AQ      Tcko                  0.381   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1
    SLICE_X47Y68.AX      net (fanout=1)     e  0.254   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff<1>
    SLICE_X47Y68.CLK     Tdick                 0.034   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_iserdes_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      0.669ns (0.415ns logic, 0.254ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_AD_C_CLK_P = PERIOD TIMEGRP "AD_C_CLK_P" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1 (SLICE_X46Y70.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y70.BQ      Tcko                  0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_0
    SLICE_X46Y70.AX      net (fanout=1)     e  0.256   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff<0>
    SLICE_X46Y70.CLK     Tckdi       (-Th)     0.089   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.009ns logic, 0.256ns route)
                                                       (3.4% logic, 96.6% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out (SLICE_X47Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.AQ      Tcko                  0.115   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff_1
    SLICE_X47Y68.AX      net (fanout=1)     e  0.254   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rff<1>
    SLICE_X47Y68.CLK     Tckdi       (-Th)     0.076   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_iserdes_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iserdes/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.039ns logic, 0.254ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out (SLICE_X47Y67.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y69.BQ      Tcko                  0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff_1
    SLICE_X47Y67.DX      net (fanout=1)     e  0.361   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rff<1>
    SLICE_X47Y67.CLK     Tckdi       (-Th)     0.076   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_dat_iodelay_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_data_iodelay/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.022ns logic, 0.361ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD_C_CLK_P = PERIOD TIMEGRP "AD_C_CLK_P" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV/I
  Location pin: BUFR_X1Y1.I
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<0>/CLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK
  Location pin: ILOGIC_X1Y23.CLK
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_L<0>/CLKB
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB
  Location pin: ILOGIC_X1Y23.CLKB
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD_D_CLK_N = PERIOD TIMEGRP "AD_D_CLK_N" 3.333 ns LOW 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD_D_CLK_N = PERIOD TIMEGRP "AD_D_CLK_N" 3.333 ns LOW 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I
  Location pin: BUFR_X0Y1.I
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<0>/CLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK
  Location pin: ILOGIC_X0Y23.CLK
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<0>/CLKB
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB
  Location pin: ILOGIC_X0Y23.CLKB
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD_D_CLK_P = PERIOD TIMEGRP "AD_D_CLK_P" 3.333 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out (SLICE_X35Y70.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out (FF)
  Requirement:          3.333ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y70.BQ      Tcko                  0.381   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1
    SLICE_X35Y70.DX      net (fanout=1)     e  0.361   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff<1>
    SLICE_X35Y70.CLK     Tdick                 0.034   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_iserdes_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.415ns logic, 0.361ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1 (SLICE_X36Y70.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      0.721ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y70.AQ      Tcko                  0.337   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0
    SLICE_X36Y70.BX      net (fanout=1)     e  0.369   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff<0>
    SLICE_X36Y70.CLK     Tdick                 0.015   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.721ns (0.352ns logic, 0.369ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out (SLICE_X34Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out (FF)
  Requirement:          3.333ns
  Data Path Delay:      0.640ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.DQ      Tcko                  0.381   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1
    SLICE_X34Y68.DX      net (fanout=1)     e  0.244   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff<1>
    SLICE_X34Y68.CLK     Tdick                 0.015   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_dat_iodelay_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      0.640ns (0.396ns logic, 0.244ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_AD_D_CLK_P = PERIOD TIMEGRP "AD_D_CLK_P" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1 (SLICE_X34Y69.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.AQ      Tcko                  0.115   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_0
    SLICE_X34Y69.DX      net (fanout=1)     e  0.242   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff<0>
    SLICE_X34Y69.CLK     Tckdi       (-Th)     0.089   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.026ns logic, 0.242ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out (SLICE_X34Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y69.DQ      Tcko                  0.115   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff_1
    SLICE_X34Y68.DX      net (fanout=1)     e  0.244   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rff<1>
    SLICE_X34Y68.CLK     Tckdi       (-Th)     0.089   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_dat_iodelay_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iodelay/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.026ns logic, 0.244ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1 (SLICE_X36Y70.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.378ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 3.333ns
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y70.AQ      Tcko                  0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_0
    SLICE_X36Y70.BX      net (fanout=1)     e  0.369   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff<0>
    SLICE_X36Y70.CLK     Tckdi       (-Th)     0.089   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_data_iserdes/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.009ns logic, 0.369ns route)
                                                       (2.4% logic, 97.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD_D_CLK_P = PERIOD TIMEGRP "AD_D_CLK_P" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV/I
  Location pin: BUFR_X0Y1.I
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<0>/CLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CK
  Location pin: ILOGIC_X0Y23.CLK
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
--------------------------------------------------------------------------------
Slack: 1.925ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_L<0>/CLKB
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_L/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data/CKB
  Location pin: ILOGIC_X0Y23.CLKB
  Clock network: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_BUS_CLK = PERIOD TIMEGRP "BUS_CLK" 15 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 832 paths analyzed, 238 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.360ns.
--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_0 (SLICE_X69Y122.A2), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U14_BTC/PARA_ADJ_U_0 (FF)
  Destination:          U14_BTC/lad_out_0 (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.325ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U14_BTC/PARA_ADJ_U_0 to U14_BTC/lad_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y166.AQ    Tcko                  0.337   para_adj_U<3>
                                                       U14_BTC/PARA_ADJ_U_0
    SLICE_X70Y114.B2     net (fanout=19)    e  3.248   para_adj_U<0>
    SLICE_X70Y114.B      Tilo                  0.068   DEST_IP<22>
                                                       U14_BTC/lut1968_32
    SLICE_X69Y123.C1     net (fanout=1)     e  1.011   U14_BTC/lut1968_32
    SLICE_X69Y123.C      Tilo                  0.068   LAD_OUT_6_OBUF
                                                       U14_BTC/lut1977_41
    SLICE_X62Y102.A1     net (fanout=1)     e  1.673   U14_BTC/lut1977_41
    SLICE_X62Y102.A      Tilo                  0.068   U14_BTC/lut1941_5
                                                       U14_BTC/lut1978_42
    SLICE_X69Y122.A2     net (fanout=1)     e  1.779   U14_BTC/lut1978_42
    SLICE_X69Y122.CLK    Tas                   0.073   LAD_OUT_0_OBUF
                                                       U14_BTC/lut2065_129
                                                       U14_BTC/lad_out_0
    -------------------------------------------------  ---------------------------
    Total                                      8.325ns (0.614ns logic, 7.711ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U14_BTC/PARA_ADJ_I_0 (FF)
  Destination:          U14_BTC/lad_out_0 (FF)
  Requirement:          15.000ns
  Data Path Delay:      6.733ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U14_BTC/PARA_ADJ_I_0 to U14_BTC/lad_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y130.AQ    Tcko                  0.337   para_adj_I<3>
                                                       U14_BTC/PARA_ADJ_I_0
    SLICE_X90Y120.B1     net (fanout=2)     e  1.542   para_adj_I<0>
    SLICE_X90Y120.B      Tilo                  0.068   U14_BTC/lut2613_663
                                                       U14_BTC/lut1972_36
    SLICE_X69Y123.C3     net (fanout=1)     e  1.125   U14_BTC/lut1972_36
    SLICE_X69Y123.C      Tilo                  0.068   LAD_OUT_6_OBUF
                                                       U14_BTC/lut1977_41
    SLICE_X62Y102.A1     net (fanout=1)     e  1.673   U14_BTC/lut1977_41
    SLICE_X62Y102.A      Tilo                  0.068   U14_BTC/lut1941_5
                                                       U14_BTC/lut1978_42
    SLICE_X69Y122.A2     net (fanout=1)     e  1.779   U14_BTC/lut1978_42
    SLICE_X69Y122.CLK    Tas                   0.073   LAD_OUT_0_OBUF
                                                       U14_BTC/lut2065_129
                                                       U14_BTC/lad_out_0
    -------------------------------------------------  ---------------------------
    Total                                      6.733ns (0.614ns logic, 6.119ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U14_BTC/DEST_ADDR_16 (FF)
  Destination:          U14_BTC/lad_out_0 (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.997ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U14_BTC/DEST_ADDR_16 to U14_BTC/lad_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y114.CQ     Tcko                  0.381   DEST_ADDR<17>
                                                       U14_BTC/DEST_ADDR_16
    SLICE_X86Y121.D4     net (fanout=3)     e  0.785   DEST_ADDR<16>
    SLICE_X86Y121.D      Tilo                  0.068   U14_BTC/lut1963_27
                                                       U14_BTC/lut1963_27
    SLICE_X69Y123.C2     net (fanout=1)     e  1.102   U14_BTC/lut1963_27
    SLICE_X69Y123.C      Tilo                  0.068   LAD_OUT_6_OBUF
                                                       U14_BTC/lut1977_41
    SLICE_X62Y102.A1     net (fanout=1)     e  1.673   U14_BTC/lut1977_41
    SLICE_X62Y102.A      Tilo                  0.068   U14_BTC/lut1941_5
                                                       U14_BTC/lut1978_42
    SLICE_X69Y122.A2     net (fanout=1)     e  1.779   U14_BTC/lut1978_42
    SLICE_X69Y122.CLK    Tas                   0.073   LAD_OUT_0_OBUF
                                                       U14_BTC/lut2065_129
                                                       U14_BTC/lad_out_0
    -------------------------------------------------  ---------------------------
    Total                                      5.997ns (0.658ns logic, 5.339ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_11 (SLICE_X66Y115.A4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U14_BTC/NUM_FRAME_11 (FF)
  Destination:          U14_BTC/lad_out_11 (FF)
  Requirement:          15.000ns
  Data Path Delay:      8.100ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U14_BTC/NUM_FRAME_11 to U14_BTC/lad_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y48.Q1      Tickq                 0.678   NUM_FRAME<11>
                                                       U14_BTC/NUM_FRAME_11
    SLICE_X69Y131.A3     net (fanout=9)     e  4.878   NUM_FRAME<11>
    SLICE_X69Y131.A      Tilo                  0.068   U14_BTC/CTRL<13>
                                                       U14_BTC/lut2508_561
    SLICE_X66Y132.D1     net (fanout=1)     e  0.702   U14_BTC/lut2508_561
    SLICE_X66Y132.D      Tilo                  0.068   U14_BTC/CTRL<8>
                                                       U14_BTC/lut2509_562
    SLICE_X66Y132.C2     net (fanout=1)     e  0.464   U14_BTC/lut2509_562
    SLICE_X66Y132.C      Tilo                  0.068   U14_BTC/CTRL<8>
                                                       U14_BTC/lut2510_563
    SLICE_X66Y115.A4     net (fanout=1)     e  1.101   U14_BTC/lut2510_563
    SLICE_X66Y115.CLK    Tas                   0.073   LAD_OUT_11_OBUF
                                                       U14_BTC/lut2519_572
                                                       U14_BTC/lad_out_11
    -------------------------------------------------  ---------------------------
    Total                                      8.100ns (0.955ns logic, 7.145ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U14_BTC/sm_addr_11 (FF)
  Destination:          U14_BTC/lad_out_11 (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.567ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U14_BTC/sm_addr_11 to U14_BTC/lad_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y128.AQ     Tcko                  0.381   U14_BTC/sm_addr<14>
                                                       U14_BTC/sm_addr_11
    SLICE_X69Y131.A4     net (fanout=1)     e  0.642   U14_BTC/sm_addr<11>
    SLICE_X69Y131.A      Tilo                  0.068   U14_BTC/CTRL<13>
                                                       U14_BTC/lut2508_561
    SLICE_X66Y132.D1     net (fanout=1)     e  0.702   U14_BTC/lut2508_561
    SLICE_X66Y132.D      Tilo                  0.068   U14_BTC/CTRL<8>
                                                       U14_BTC/lut2509_562
    SLICE_X66Y132.C2     net (fanout=1)     e  0.464   U14_BTC/lut2509_562
    SLICE_X66Y132.C      Tilo                  0.068   U14_BTC/CTRL<8>
                                                       U14_BTC/lut2510_563
    SLICE_X66Y115.A4     net (fanout=1)     e  1.101   U14_BTC/lut2510_563
    SLICE_X66Y115.CLK    Tas                   0.073   LAD_OUT_11_OBUF
                                                       U14_BTC/lut2519_572
                                                       U14_BTC/lad_out_11
    -------------------------------------------------  ---------------------------
    Total                                      3.567ns (0.658ns logic, 2.909ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U14_BTC/SRC_ADDR_27 (FF)
  Destination:          U14_BTC/lad_out_11 (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.479ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U14_BTC/SRC_ADDR_27 to U14_BTC/lad_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y119.BQ     Tcko                  0.337   SRC_ADDR<29>
                                                       U14_BTC/SRC_ADDR_27
    SLICE_X66Y132.D4     net (fanout=3)     e  1.368   SRC_ADDR<27>
    SLICE_X66Y132.D      Tilo                  0.068   U14_BTC/CTRL<8>
                                                       U14_BTC/lut2509_562
    SLICE_X66Y132.C2     net (fanout=1)     e  0.464   U14_BTC/lut2509_562
    SLICE_X66Y132.C      Tilo                  0.068   U14_BTC/CTRL<8>
                                                       U14_BTC/lut2510_563
    SLICE_X66Y115.A4     net (fanout=1)     e  1.101   U14_BTC/lut2510_563
    SLICE_X66Y115.CLK    Tas                   0.073   LAD_OUT_11_OBUF
                                                       U14_BTC/lut2519_572
                                                       U14_BTC/lad_out_11
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (0.546ns logic, 2.933ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_14 (SLICE_X69Y117.A5), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U14_BTC/NUM_FRAME_14 (FF)
  Destination:          U14_BTC/lad_out_14 (FF)
  Requirement:          15.000ns
  Data Path Delay:      7.465ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U14_BTC/NUM_FRAME_14 to U14_BTC/lad_out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y44.Q1      Tickq                 0.678   NUM_FRAME<14>
                                                       U14_BTC/NUM_FRAME_14
    SLICE_X71Y126.D4     net (fanout=9)     e  4.741   NUM_FRAME<14>
    SLICE_X71Y126.D      Tilo                  0.068   SCALED_COEFF_AFT_U<15>
                                                       U14_BTC/lut2635_685
    SLICE_X71Y126.C2     net (fanout=1)     e  0.463   U14_BTC/lut2635_685
    SLICE_X71Y126.C      Tilo                  0.068   SCALED_COEFF_AFT_U<15>
                                                       U14_BTC/lut2636_686
    SLICE_X70Y115.A3     net (fanout=1)     e  0.883   U14_BTC/lut2636_686
    SLICE_X70Y115.A      Tilo                  0.068   U14_BTC/lut2627_677
                                                       U14_BTC/lut2637_687
    SLICE_X69Y117.A5     net (fanout=1)     e  0.423   U14_BTC/lut2637_687
    SLICE_X69Y117.CLK    Tas                   0.073   LAD_OUT_14_OBUF
                                                       U14_BTC/lut2638_688
                                                       U14_BTC/lad_out_14
    -------------------------------------------------  ---------------------------
    Total                                      7.465ns (0.955ns logic, 6.510ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U14_BTC/PARA_ADJ_U_14 (FF)
  Destination:          U14_BTC/lad_out_14 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.914ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U14_BTC/PARA_ADJ_U_14 to U14_BTC/lad_out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y147.CQ    Tcko                  0.381   para_adj_U<15>
                                                       U14_BTC/PARA_ADJ_U_14
    SLICE_X102Y130.A3    net (fanout=11)    e  1.113   para_adj_U<14>
    SLICE_X102Y130.A     Tilo                  0.068   U14_BTC/lut2625_675
                                                       U14_BTC/lut2625_675
    SLICE_X85Y123.D1     net (fanout=1)     e  1.460   U14_BTC/lut2625_675
    SLICE_X85Y123.D      Tilo                  0.068   U14_BTC/lut2626_676
                                                       U14_BTC/lut2626_676
    SLICE_X70Y115.A1     net (fanout=1)     e  1.260   U14_BTC/lut2626_676
    SLICE_X70Y115.A      Tilo                  0.068   U14_BTC/lut2627_677
                                                       U14_BTC/lut2637_687
    SLICE_X69Y117.A5     net (fanout=1)     e  0.423   U14_BTC/lut2637_687
    SLICE_X69Y117.CLK    Tas                   0.073   LAD_OUT_14_OBUF
                                                       U14_BTC/lut2638_688
                                                       U14_BTC/lad_out_14
    -------------------------------------------------  ---------------------------
    Total                                      4.914ns (0.658ns logic, 4.256ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U14_BTC/SCALED_COEFF_AFT_U_14 (FF)
  Destination:          U14_BTC/lad_out_14 (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.409ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U14_BTC/SCALED_COEFF_AFT_U_14 to U14_BTC/lad_out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y126.CQ     Tcko                  0.337   SCALED_COEFF_AFT_U<15>
                                                       U14_BTC/SCALED_COEFF_AFT_U_14
    SLICE_X85Y130.B2     net (fanout=2)     e  1.246   SCALED_COEFF_AFT_U<14>
    SLICE_X85Y130.B      Tilo                  0.068   U14_BTC/lut2343_400
                                                       U14_BTC/lut2624_674
    SLICE_X85Y123.D2     net (fanout=1)     e  0.866   U14_BTC/lut2624_674
    SLICE_X85Y123.D      Tilo                  0.068   U14_BTC/lut2626_676
                                                       U14_BTC/lut2626_676
    SLICE_X70Y115.A1     net (fanout=1)     e  1.260   U14_BTC/lut2626_676
    SLICE_X70Y115.A      Tilo                  0.068   U14_BTC/lut2627_677
                                                       U14_BTC/lut2637_687
    SLICE_X69Y117.A5     net (fanout=1)     e  0.423   U14_BTC/lut2637_687
    SLICE_X69Y117.CLK    Tas                   0.073   LAD_OUT_14_OBUF
                                                       U14_BTC/lut2638_688
                                                       U14_BTC/lad_out_14
    -------------------------------------------------  ---------------------------
    Total                                      4.409ns (0.614ns logic, 3.795ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_BUS_CLK = PERIOD TIMEGRP "BUS_CLK" 15 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U14_BTC/SRC_IP_16 (SLICE_X70Y107.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U14_BTC/SRC_IP_16 (FF)
  Destination:          U14_BTC/SRC_IP_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK_BUFGP rising at 15.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U14_BTC/SRC_IP_16 to U14_BTC/SRC_IP_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y107.DQ     Tcko                  0.098   SRC_IP<16>
                                                       U14_BTC/SRC_IP_16
    SLICE_X70Y107.D4     net (fanout=4)     e  0.270   SRC_IP<16>
    SLICE_X70Y107.CLK    Tah         (-Th)     0.057   SRC_IP<16>
                                                       U14_BTC/lut3373_1178
                                                       U14_BTC/SRC_IP_16
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (0.041ns logic, 0.270ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point U14_BTC/DEST_IP_13 (SLICE_X70Y112.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U14_BTC/DEST_IP_13 (FF)
  Destination:          U14_BTC/DEST_IP_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK_BUFGP rising at 15.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U14_BTC/DEST_IP_13 to U14_BTC/DEST_IP_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y112.DQ     Tcko                  0.098   DEST_IP<13>
                                                       U14_BTC/DEST_IP_13
    SLICE_X70Y112.D4     net (fanout=4)     e  0.270   DEST_IP<13>
    SLICE_X70Y112.CLK    Tah         (-Th)     0.057   DEST_IP<13>
                                                       U14_BTC/lut3547_1278
                                                       U14_BTC/DEST_IP_13
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (0.041ns logic, 0.270ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point U14_BTC/SRC_ADDR_2 (SLICE_X86Y116.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U14_BTC/SRC_ADDR_2 (FF)
  Destination:          U14_BTC/SRC_ADDR_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUS_CLK_BUFGP rising at 15.000ns
  Destination Clock:    BUS_CLK_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U14_BTC/SRC_ADDR_2 to U14_BTC/SRC_ADDR_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y116.DQ     Tcko                  0.098   SRC_ADDR<2>
                                                       U14_BTC/SRC_ADDR_2
    SLICE_X86Y116.D4     net (fanout=3)     e  0.270   SRC_ADDR<2>
    SLICE_X86Y116.CLK    Tah         (-Th)     0.057   SRC_ADDR<2>
                                                       U14_BTC/lut2711_752
                                                       U14_BTC/SRC_ADDR_2
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (0.041ns logic, 0.270ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_BUS_CLK = PERIOD TIMEGRP "BUS_CLK" 15 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.571ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: BUS_CLK_BUFGP/BUFG/I0
  Logical resource: BUS_CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: BUS_CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 13.592ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: NUM_FRAME<0>/CLK
  Logical resource: U14_BTC/NUM_FRAME_0/CK
  Location pin: ILOGIC_X1Y149.CLK
  Clock network: BUS_CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 13.592ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 1.408ns (710.227MHz) (Tickper)
  Physical resource: NUM_FRAME<1>/CLK
  Logical resource: U14_BTC/NUM_FRAME_1/CK
  Location pin: ILOGIC_X1Y152.CLK
  Clock network: BUS_CLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_n = PERIOD TIMEGRP "clk_n" 3.333 ns LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_n = PERIOD TIMEGRP "clk_n" 3.333 ns LOW 50%;
--------------------------------------------------------------------------------
Slack: 1.332ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.333ns
  Low pulse: 1.666ns
  Low pulse limit: 1.000ns (Tdcmpw_CLKIN_300_350)
  Physical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Logical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkin1
--------------------------------------------------------------------------------
Slack: 1.332ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.333ns
  High pulse: 1.666ns
  High pulse limit: 1.000ns (Tdcmpw_CLKIN_300_350)
  Physical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Logical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkin1
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Logical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_p = PERIOD TIMEGRP "clk_p" 3.333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_p = PERIOD TIMEGRP "clk_p" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.332ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.333ns
  Low pulse: 1.666ns
  Low pulse limit: 1.000ns (Tdcmpw_CLKIN_300_350)
  Physical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Logical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkin1
--------------------------------------------------------------------------------
Slack: 1.332ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.333ns
  High pulse: 1.666ns
  High pulse limit: 1.000ns (Tdcmpw_CLKIN_300_350)
  Physical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Logical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkin1
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Logical resource: U0_CLK_RESET_INTERFACE/U0/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 3.333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y22.CLKARDCLKL
  Clock network: clk_300M
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y22.CLKBWRCLKL
  Clock network: clk_300M
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y25.CLKARDCLKL
  Clock network: clk_300M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_CLK_BUS_CLK_path" TIG;

 2876278275925 paths analyzed, 1227 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9 (SLICE_X105Y214.B6), 238865557360 paths
--------------------------------------------------------------------------------
Delay (setup path):     26.140ns (data path - clock path skew + uncertainty)
  Source:               U14_BTC/FREQ_STEP_0 (FF)
  Destination:          U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9 (FF)
  Data Path Delay:      24.129ns (Levels of Logic = 27)
  Clock Path Skew:      -1.851ns (2.673 - 4.524)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U14_BTC/FREQ_STEP_0 to U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y121.AQ     Tcko                  0.337   FREQ_STEP<3>
                                                       U14_BTC/FREQ_STEP_0
    SLICE_X87Y191.B4     net (fanout=49)    e  2.980   FREQ_STEP<0>
    SLICE_X87Y191.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut13_23358
                                                       U2_2400to150_L/U_nco_2400M/lut13_23358
    SLICE_X87Y191.A2     net (fanout=3)     e  0.465   U2_2400to150_L/U_nco_2400M/lut13_23358
    SLICE_X87Y191.AMUX   Tilo                  0.194   U2_2400to150_L/U_nco_2400M/lut13_23358
                                                       U2_2400to150_L/U_nco_2400M/lut295_23393
    SLICE_X99Y182.B3     net (fanout=5)     e  1.363   U2_2400to150_L/U_nco_2400M/lut295_23393
    SLICE_X99Y182.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut296_23486
                                                       U2_2400to150_L/U_nco_2400M/lut296_23486
    SLICE_X98Y179.A5     net (fanout=4)     e  0.567   U2_2400to150_L/U_nco_2400M/lut296_23486
    SLICE_X98Y179.AMUX   Tilo                  0.193   U2_2400to150_L/U_nco_2400M/lut321_23487
                                                       U2_2400to150_L/U_nco_2400M/lut297_23498
    SLICE_X99Y179.B4     net (fanout=2)     e  0.520   U2_2400to150_L/U_nco_2400M/lut297_23498
    SLICE_X99Y179.CMUX   Topbc                 0.539   U2_2400to150_L/U_nco_2400M/n0138<4>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
    SLICE_X99Y182.B2     net (fanout=7)     e  0.854   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_35_OUT_lut<6>
    SLICE_X99Y182.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut296_23486
                                                       U2_2400to150_L/U_nco_2400M/lut399_23504
    SLICE_X101Y181.C4    net (fanout=1)     e  0.660   U2_2400to150_L/U_nco_2400M/lut399_23504
    SLICE_X101Y181.C     Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut400_23505
                                                       U2_2400to150_L/U_nco_2400M/lut400_23505
    SLICE_X100Y182.C2    net (fanout=6)     e  0.704   U2_2400to150_L/U_nco_2400M/lut400_23505
    SLICE_X100Y182.CMUX  Topcc                 0.354   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X92Y190.B2     net (fanout=5)     e  1.124   U2_2400to150_L/U_nco_2400M/n0143<7>
    SLICE_X92Y190.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_23449
                                                       U2_2400to150_L/U_nco_2400M/lut507_23449
    SLICE_X92Y190.A5     net (fanout=1)     e  0.319   U2_2400to150_L/U_nco_2400M/lut507_23449
    SLICE_X92Y190.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_23449
                                                       U2_2400to150_L/U_nco_2400M/lut508_23450
    SLICE_X87Y188.D2     net (fanout=12)    e  0.952   U2_2400to150_L/U_nco_2400M/lut508_23450
    SLICE_X87Y188.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X87Y189.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X87Y189.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<11>
    SLICE_X83Y191.A1     net (fanout=4)     e  0.868   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_47_OUT_lut<8>
    SLICE_X83Y191.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut613_23430
                                                       U2_2400to150_L/U_nco_2400M/lut613_23430
    SLICE_X81Y193.A4     net (fanout=1)     e  0.540   U2_2400to150_L/U_nco_2400M/lut613_23430
    SLICE_X81Y193.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut1027_23432
                                                       U2_2400to150_L/U_nco_2400M/lut614_23431
    SLICE_X83Y193.D2     net (fanout=12)    e  0.602   U2_2400to150_L/U_nco_2400M/lut614_23431
    SLICE_X83Y193.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
    SLICE_X83Y194.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
    SLICE_X83Y194.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<11>
    SLICE_X85Y195.B1     net (fanout=4)     e  0.738   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_53_OUT_lut<8>
    SLICE_X85Y195.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_23412
                                                       U2_2400to150_L/U_nco_2400M/lut719_23412
    SLICE_X85Y195.A4     net (fanout=1)     e  0.400   U2_2400to150_L/U_nco_2400M/lut719_23412
    SLICE_X85Y195.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_23412
                                                       U2_2400to150_L/U_nco_2400M/lut720_23413
    SLICE_X84Y199.D2     net (fanout=12)    e  0.868   U2_2400to150_L/U_nco_2400M/lut720_23413
    SLICE_X84Y199.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X84Y200.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X84Y200.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<11>
    SLICE_X85Y203.D2     net (fanout=3)     e  0.719   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_59_OUT_lut<8>
    SLICE_X85Y203.DMUX   Tilo                  0.191   U2_2400to150_L/U_nco_2400M/lut866_23392
                                                       U2_2400to150_L/U_nco_2400M/lut825_23394
    SLICE_X87Y203.B4     net (fanout=1)     e  0.520   U2_2400to150_L/U_nco_2400M/lut825_23394
    SLICE_X87Y203.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut941_23382
                                                       U2_2400to150_L/U_nco_2400M/lut826_23395
    SLICE_X86Y202.D2     net (fanout=12)    e  0.592   U2_2400to150_L/U_nco_2400M/lut826_23395
    SLICE_X86Y202.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X86Y203.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X86Y203.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
    SLICE_X89Y206.C2     net (fanout=3)     e  0.829   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_65_OUT_lut<8>
    SLICE_X89Y206.C      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut933_23375
                                                       U2_2400to150_L/U_nco_2400M/lut933_23375
    SLICE_X88Y206.A2     net (fanout=2)     e  0.605   U2_2400to150_L/U_nco_2400M/lut933_23375
    SLICE_X88Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/][919_23386
                                                       U2_2400to150_L/U_nco_2400M/lut936_23378
    SLICE_X105Y214.B6    net (fanout=1)     e  1.321   U2_2400to150_L/U_nco_2400M/][916_23379
    SLICE_X105Y214.CLK   Tas                   0.070   U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg<10>
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut343_22937
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     24.129ns (5.019ns logic, 19.110ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     26.128ns (data path - clock path skew + uncertainty)
  Source:               U14_BTC/FREQ_STEP_0 (FF)
  Destination:          U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9 (FF)
  Data Path Delay:      24.117ns (Levels of Logic = 27)
  Clock Path Skew:      -1.851ns (2.673 - 4.524)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U14_BTC/FREQ_STEP_0 to U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y121.AQ     Tcko                  0.337   FREQ_STEP<3>
                                                       U14_BTC/FREQ_STEP_0
    SLICE_X87Y191.B4     net (fanout=49)    e  2.980   FREQ_STEP<0>
    SLICE_X87Y191.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut13_23358
                                                       U2_2400to150_L/U_nco_2400M/lut13_23358
    SLICE_X87Y191.A2     net (fanout=3)     e  0.465   U2_2400to150_L/U_nco_2400M/lut13_23358
    SLICE_X87Y191.AMUX   Tilo                  0.194   U2_2400to150_L/U_nco_2400M/lut13_23358
                                                       U2_2400to150_L/U_nco_2400M/lut295_23393
    SLICE_X99Y182.B3     net (fanout=5)     e  1.363   U2_2400to150_L/U_nco_2400M/lut295_23393
    SLICE_X99Y182.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut296_23486
                                                       U2_2400to150_L/U_nco_2400M/lut296_23486
    SLICE_X98Y179.A5     net (fanout=4)     e  0.567   U2_2400to150_L/U_nco_2400M/lut296_23486
    SLICE_X98Y179.AMUX   Tilo                  0.193   U2_2400to150_L/U_nco_2400M/lut321_23487
                                                       U2_2400to150_L/U_nco_2400M/lut297_23498
    SLICE_X99Y179.B4     net (fanout=2)     e  0.520   U2_2400to150_L/U_nco_2400M/lut297_23498
    SLICE_X99Y179.CMUX   Topbc                 0.539   U2_2400to150_L/U_nco_2400M/n0138<4>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
    SLICE_X99Y182.B2     net (fanout=7)     e  0.854   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_35_OUT_lut<6>
    SLICE_X99Y182.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut296_23486
                                                       U2_2400to150_L/U_nco_2400M/lut399_23504
    SLICE_X101Y181.C4    net (fanout=1)     e  0.660   U2_2400to150_L/U_nco_2400M/lut399_23504
    SLICE_X101Y181.C     Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut400_23505
                                                       U2_2400to150_L/U_nco_2400M/lut400_23505
    SLICE_X100Y182.C2    net (fanout=6)     e  0.704   U2_2400to150_L/U_nco_2400M/lut400_23505
    SLICE_X100Y182.COUT  Topcyc                0.340   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X100Y183.CIN   net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X100Y183.DMUX  Tcind                 0.316   U2_2400to150_L/U_nco_2400M/n0143<12>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_xor<12>
    SLICE_X92Y190.A1     net (fanout=2)     e  1.197   U2_2400to150_L/U_nco_2400M/n0143<12>
    SLICE_X92Y190.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_23449
                                                       U2_2400to150_L/U_nco_2400M/lut508_23450
    SLICE_X87Y188.D2     net (fanout=12)    e  0.952   U2_2400to150_L/U_nco_2400M/lut508_23450
    SLICE_X87Y188.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X87Y189.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X87Y189.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<11>
    SLICE_X83Y191.A1     net (fanout=4)     e  0.868   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_47_OUT_lut<8>
    SLICE_X83Y191.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut613_23430
                                                       U2_2400to150_L/U_nco_2400M/lut613_23430
    SLICE_X81Y193.A4     net (fanout=1)     e  0.540   U2_2400to150_L/U_nco_2400M/lut613_23430
    SLICE_X81Y193.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut1027_23432
                                                       U2_2400to150_L/U_nco_2400M/lut614_23431
    SLICE_X83Y193.D2     net (fanout=12)    e  0.602   U2_2400to150_L/U_nco_2400M/lut614_23431
    SLICE_X83Y193.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
    SLICE_X83Y194.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
    SLICE_X83Y194.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<11>
    SLICE_X85Y195.B1     net (fanout=4)     e  0.738   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_53_OUT_lut<8>
    SLICE_X85Y195.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_23412
                                                       U2_2400to150_L/U_nco_2400M/lut719_23412
    SLICE_X85Y195.A4     net (fanout=1)     e  0.400   U2_2400to150_L/U_nco_2400M/lut719_23412
    SLICE_X85Y195.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_23412
                                                       U2_2400to150_L/U_nco_2400M/lut720_23413
    SLICE_X84Y199.D2     net (fanout=12)    e  0.868   U2_2400to150_L/U_nco_2400M/lut720_23413
    SLICE_X84Y199.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X84Y200.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X84Y200.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<11>
    SLICE_X85Y203.D2     net (fanout=3)     e  0.719   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_59_OUT_lut<8>
    SLICE_X85Y203.DMUX   Tilo                  0.191   U2_2400to150_L/U_nco_2400M/lut866_23392
                                                       U2_2400to150_L/U_nco_2400M/lut825_23394
    SLICE_X87Y203.B4     net (fanout=1)     e  0.520   U2_2400to150_L/U_nco_2400M/lut825_23394
    SLICE_X87Y203.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut941_23382
                                                       U2_2400to150_L/U_nco_2400M/lut826_23395
    SLICE_X86Y202.D2     net (fanout=12)    e  0.592   U2_2400to150_L/U_nco_2400M/lut826_23395
    SLICE_X86Y202.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X86Y203.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X86Y203.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
    SLICE_X89Y206.C2     net (fanout=3)     e  0.829   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_65_OUT_lut<8>
    SLICE_X89Y206.C      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut933_23375
                                                       U2_2400to150_L/U_nco_2400M/lut933_23375
    SLICE_X88Y206.A2     net (fanout=2)     e  0.605   U2_2400to150_L/U_nco_2400M/lut933_23375
    SLICE_X88Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/][919_23386
                                                       U2_2400to150_L/U_nco_2400M/lut936_23378
    SLICE_X105Y214.B6    net (fanout=1)     e  1.321   U2_2400to150_L/U_nco_2400M/][916_23379
    SLICE_X105Y214.CLK   Tas                   0.070   U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg<10>
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut343_22937
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     24.117ns (5.253ns logic, 18.864ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     26.054ns (data path - clock path skew + uncertainty)
  Source:               U14_BTC/FREQ_STEP_0 (FF)
  Destination:          U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9 (FF)
  Data Path Delay:      24.043ns (Levels of Logic = 27)
  Clock Path Skew:      -1.851ns (2.673 - 4.524)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U14_BTC/FREQ_STEP_0 to U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y121.AQ     Tcko                  0.337   FREQ_STEP<3>
                                                       U14_BTC/FREQ_STEP_0
    SLICE_X87Y191.B4     net (fanout=49)    e  2.980   FREQ_STEP<0>
    SLICE_X87Y191.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut13_23358
                                                       U2_2400to150_L/U_nco_2400M/lut13_23358
    SLICE_X87Y191.A2     net (fanout=3)     e  0.465   U2_2400to150_L/U_nco_2400M/lut13_23358
    SLICE_X87Y191.AMUX   Tilo                  0.194   U2_2400to150_L/U_nco_2400M/lut13_23358
                                                       U2_2400to150_L/U_nco_2400M/lut295_23393
    SLICE_X99Y182.B3     net (fanout=5)     e  1.363   U2_2400to150_L/U_nco_2400M/lut295_23393
    SLICE_X99Y182.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut296_23486
                                                       U2_2400to150_L/U_nco_2400M/lut296_23486
    SLICE_X98Y179.A5     net (fanout=4)     e  0.567   U2_2400to150_L/U_nco_2400M/lut296_23486
    SLICE_X98Y179.AMUX   Tilo                  0.193   U2_2400to150_L/U_nco_2400M/lut321_23487
                                                       U2_2400to150_L/U_nco_2400M/lut297_23498
    SLICE_X99Y179.B4     net (fanout=2)     e  0.520   U2_2400to150_L/U_nco_2400M/lut297_23498
    SLICE_X99Y179.CMUX   Topbc                 0.539   U2_2400to150_L/U_nco_2400M/n0138<4>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
    SLICE_X99Y182.B2     net (fanout=7)     e  0.854   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_35_OUT_lut<6>
    SLICE_X99Y182.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut296_23486
                                                       U2_2400to150_L/U_nco_2400M/lut399_23504
    SLICE_X101Y181.C4    net (fanout=1)     e  0.660   U2_2400to150_L/U_nco_2400M/lut399_23504
    SLICE_X101Y181.C     Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut400_23505
                                                       U2_2400to150_L/U_nco_2400M/lut400_23505
    SLICE_X100Y182.C2    net (fanout=6)     e  0.704   U2_2400to150_L/U_nco_2400M/lut400_23505
    SLICE_X100Y182.CMUX  Topcc                 0.354   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X92Y190.B2     net (fanout=5)     e  1.124   U2_2400to150_L/U_nco_2400M/n0143<7>
    SLICE_X92Y190.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_23449
                                                       U2_2400to150_L/U_nco_2400M/lut507_23449
    SLICE_X92Y190.A5     net (fanout=1)     e  0.319   U2_2400to150_L/U_nco_2400M/lut507_23449
    SLICE_X92Y190.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_23449
                                                       U2_2400to150_L/U_nco_2400M/lut508_23450
    SLICE_X87Y188.C4     net (fanout=12)    e  0.847   U2_2400to150_L/U_nco_2400M/lut508_23450
    SLICE_X87Y188.COUT   Topcyc                0.338   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_lut<6>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X87Y189.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X87Y189.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<11>
    SLICE_X83Y191.A1     net (fanout=4)     e  0.868   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_47_OUT_lut<8>
    SLICE_X83Y191.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut613_23430
                                                       U2_2400to150_L/U_nco_2400M/lut613_23430
    SLICE_X81Y193.A4     net (fanout=1)     e  0.540   U2_2400to150_L/U_nco_2400M/lut613_23430
    SLICE_X81Y193.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut1027_23432
                                                       U2_2400to150_L/U_nco_2400M/lut614_23431
    SLICE_X83Y193.D2     net (fanout=12)    e  0.602   U2_2400to150_L/U_nco_2400M/lut614_23431
    SLICE_X83Y193.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
    SLICE_X83Y194.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
    SLICE_X83Y194.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<11>
    SLICE_X85Y195.B1     net (fanout=4)     e  0.738   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_53_OUT_lut<8>
    SLICE_X85Y195.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_23412
                                                       U2_2400to150_L/U_nco_2400M/lut719_23412
    SLICE_X85Y195.A4     net (fanout=1)     e  0.400   U2_2400to150_L/U_nco_2400M/lut719_23412
    SLICE_X85Y195.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_23412
                                                       U2_2400to150_L/U_nco_2400M/lut720_23413
    SLICE_X84Y199.D2     net (fanout=12)    e  0.868   U2_2400to150_L/U_nco_2400M/lut720_23413
    SLICE_X84Y199.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X84Y200.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X84Y200.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<11>
    SLICE_X85Y203.D2     net (fanout=3)     e  0.719   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_59_OUT_lut<8>
    SLICE_X85Y203.DMUX   Tilo                  0.191   U2_2400to150_L/U_nco_2400M/lut866_23392
                                                       U2_2400to150_L/U_nco_2400M/lut825_23394
    SLICE_X87Y203.B4     net (fanout=1)     e  0.520   U2_2400to150_L/U_nco_2400M/lut825_23394
    SLICE_X87Y203.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut941_23382
                                                       U2_2400to150_L/U_nco_2400M/lut826_23395
    SLICE_X86Y202.D2     net (fanout=12)    e  0.592   U2_2400to150_L/U_nco_2400M/lut826_23395
    SLICE_X86Y202.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X86Y203.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X86Y203.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
    SLICE_X89Y206.C2     net (fanout=3)     e  0.829   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_65_OUT_lut<8>
    SLICE_X89Y206.C      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut933_23375
                                                       U2_2400to150_L/U_nco_2400M/lut933_23375
    SLICE_X88Y206.A2     net (fanout=2)     e  0.605   U2_2400to150_L/U_nco_2400M/lut933_23375
    SLICE_X88Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/][919_23386
                                                       U2_2400to150_L/U_nco_2400M/lut936_23378
    SLICE_X105Y214.B6    net (fanout=1)     e  1.321   U2_2400to150_L/U_nco_2400M/][916_23379
    SLICE_X105Y214.CLK   Tas                   0.070   U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg<10>
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut343_22937
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     24.043ns (5.038ns logic, 19.005ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8 (SLICE_X105Y214.A6), 219342924556 paths
--------------------------------------------------------------------------------
Delay (setup path):     26.008ns (data path - clock path skew + uncertainty)
  Source:               U14_BTC/FREQ_STEP_0 (FF)
  Destination:          U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8 (FF)
  Data Path Delay:      23.997ns (Levels of Logic = 27)
  Clock Path Skew:      -1.851ns (2.673 - 4.524)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U14_BTC/FREQ_STEP_0 to U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y121.AQ     Tcko                  0.337   FREQ_STEP<3>
                                                       U14_BTC/FREQ_STEP_0
    SLICE_X87Y191.B4     net (fanout=49)    e  2.980   FREQ_STEP<0>
    SLICE_X87Y191.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut13_23358
                                                       U2_2400to150_L/U_nco_2400M/lut13_23358
    SLICE_X87Y191.A2     net (fanout=3)     e  0.465   U2_2400to150_L/U_nco_2400M/lut13_23358
    SLICE_X87Y191.AMUX   Tilo                  0.194   U2_2400to150_L/U_nco_2400M/lut13_23358
                                                       U2_2400to150_L/U_nco_2400M/lut295_23393
    SLICE_X99Y182.B3     net (fanout=5)     e  1.363   U2_2400to150_L/U_nco_2400M/lut295_23393
    SLICE_X99Y182.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut296_23486
                                                       U2_2400to150_L/U_nco_2400M/lut296_23486
    SLICE_X98Y179.A5     net (fanout=4)     e  0.567   U2_2400to150_L/U_nco_2400M/lut296_23486
    SLICE_X98Y179.AMUX   Tilo                  0.193   U2_2400to150_L/U_nco_2400M/lut321_23487
                                                       U2_2400to150_L/U_nco_2400M/lut297_23498
    SLICE_X99Y179.B4     net (fanout=2)     e  0.520   U2_2400to150_L/U_nco_2400M/lut297_23498
    SLICE_X99Y179.CMUX   Topbc                 0.539   U2_2400to150_L/U_nco_2400M/n0138<4>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
    SLICE_X99Y182.B2     net (fanout=7)     e  0.854   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_35_OUT_lut<6>
    SLICE_X99Y182.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut296_23486
                                                       U2_2400to150_L/U_nco_2400M/lut399_23504
    SLICE_X101Y181.C4    net (fanout=1)     e  0.660   U2_2400to150_L/U_nco_2400M/lut399_23504
    SLICE_X101Y181.C     Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut400_23505
                                                       U2_2400to150_L/U_nco_2400M/lut400_23505
    SLICE_X100Y182.C2    net (fanout=6)     e  0.704   U2_2400to150_L/U_nco_2400M/lut400_23505
    SLICE_X100Y182.CMUX  Topcc                 0.354   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X92Y190.B2     net (fanout=5)     e  1.124   U2_2400to150_L/U_nco_2400M/n0143<7>
    SLICE_X92Y190.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_23449
                                                       U2_2400to150_L/U_nco_2400M/lut507_23449
    SLICE_X92Y190.A5     net (fanout=1)     e  0.319   U2_2400to150_L/U_nco_2400M/lut507_23449
    SLICE_X92Y190.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_23449
                                                       U2_2400to150_L/U_nco_2400M/lut508_23450
    SLICE_X87Y188.D2     net (fanout=12)    e  0.952   U2_2400to150_L/U_nco_2400M/lut508_23450
    SLICE_X87Y188.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X87Y189.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X87Y189.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<11>
    SLICE_X83Y191.A1     net (fanout=4)     e  0.868   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_47_OUT_lut<8>
    SLICE_X83Y191.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut613_23430
                                                       U2_2400to150_L/U_nco_2400M/lut613_23430
    SLICE_X81Y193.A4     net (fanout=1)     e  0.540   U2_2400to150_L/U_nco_2400M/lut613_23430
    SLICE_X81Y193.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut1027_23432
                                                       U2_2400to150_L/U_nco_2400M/lut614_23431
    SLICE_X83Y193.D2     net (fanout=12)    e  0.602   U2_2400to150_L/U_nco_2400M/lut614_23431
    SLICE_X83Y193.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
    SLICE_X83Y194.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
    SLICE_X83Y194.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<11>
    SLICE_X85Y195.B1     net (fanout=4)     e  0.738   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_53_OUT_lut<8>
    SLICE_X85Y195.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_23412
                                                       U2_2400to150_L/U_nco_2400M/lut719_23412
    SLICE_X85Y195.A4     net (fanout=1)     e  0.400   U2_2400to150_L/U_nco_2400M/lut719_23412
    SLICE_X85Y195.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_23412
                                                       U2_2400to150_L/U_nco_2400M/lut720_23413
    SLICE_X84Y199.D2     net (fanout=12)    e  0.868   U2_2400to150_L/U_nco_2400M/lut720_23413
    SLICE_X84Y199.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X84Y200.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X84Y200.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<11>
    SLICE_X85Y203.D2     net (fanout=3)     e  0.719   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_59_OUT_lut<8>
    SLICE_X85Y203.DMUX   Tilo                  0.191   U2_2400to150_L/U_nco_2400M/lut866_23392
                                                       U2_2400to150_L/U_nco_2400M/lut825_23394
    SLICE_X87Y203.B4     net (fanout=1)     e  0.520   U2_2400to150_L/U_nco_2400M/lut825_23394
    SLICE_X87Y203.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut941_23382
                                                       U2_2400to150_L/U_nco_2400M/lut826_23395
    SLICE_X86Y202.D2     net (fanout=12)    e  0.592   U2_2400to150_L/U_nco_2400M/lut826_23395
    SLICE_X86Y202.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X86Y203.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X86Y203.CMUX   Tcinc                 0.243   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
    SLICE_X87Y206.A1     net (fanout=2)     e  0.815   U2_2400to150_L/U_nco_2400M/n0163<10>
    SLICE_X87Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut931_23374
                                                       U2_2400to150_L/U_nco_2400M/lut930_23373
    SLICE_X89Y206.A4     net (fanout=5)     e  0.523   U2_2400to150_L/U_nco_2400M/lut930_23373
    SLICE_X89Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut933_23375
                                                       U2_2400to150_L/U_nco_2400M/lut939_23381
    SLICE_X105Y214.A6    net (fanout=1)     e  1.252   U2_2400to150_L/U_nco_2400M/lut939_23381
    SLICE_X105Y214.CLK   Tas                   0.073   U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg<10>
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut326_22932
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     23.997ns (5.052ns logic, 18.945ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     25.996ns (data path - clock path skew + uncertainty)
  Source:               U14_BTC/FREQ_STEP_0 (FF)
  Destination:          U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8 (FF)
  Data Path Delay:      23.985ns (Levels of Logic = 27)
  Clock Path Skew:      -1.851ns (2.673 - 4.524)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U14_BTC/FREQ_STEP_0 to U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y121.AQ     Tcko                  0.337   FREQ_STEP<3>
                                                       U14_BTC/FREQ_STEP_0
    SLICE_X87Y191.B4     net (fanout=49)    e  2.980   FREQ_STEP<0>
    SLICE_X87Y191.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut13_23358
                                                       U2_2400to150_L/U_nco_2400M/lut13_23358
    SLICE_X87Y191.A2     net (fanout=3)     e  0.465   U2_2400to150_L/U_nco_2400M/lut13_23358
    SLICE_X87Y191.AMUX   Tilo                  0.194   U2_2400to150_L/U_nco_2400M/lut13_23358
                                                       U2_2400to150_L/U_nco_2400M/lut295_23393
    SLICE_X99Y182.B3     net (fanout=5)     e  1.363   U2_2400to150_L/U_nco_2400M/lut295_23393
    SLICE_X99Y182.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut296_23486
                                                       U2_2400to150_L/U_nco_2400M/lut296_23486
    SLICE_X98Y179.A5     net (fanout=4)     e  0.567   U2_2400to150_L/U_nco_2400M/lut296_23486
    SLICE_X98Y179.AMUX   Tilo                  0.193   U2_2400to150_L/U_nco_2400M/lut321_23487
                                                       U2_2400to150_L/U_nco_2400M/lut297_23498
    SLICE_X99Y179.B4     net (fanout=2)     e  0.520   U2_2400to150_L/U_nco_2400M/lut297_23498
    SLICE_X99Y179.CMUX   Topbc                 0.539   U2_2400to150_L/U_nco_2400M/n0138<4>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
    SLICE_X99Y182.B2     net (fanout=7)     e  0.854   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_35_OUT_lut<6>
    SLICE_X99Y182.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut296_23486
                                                       U2_2400to150_L/U_nco_2400M/lut399_23504
    SLICE_X101Y181.C4    net (fanout=1)     e  0.660   U2_2400to150_L/U_nco_2400M/lut399_23504
    SLICE_X101Y181.C     Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut400_23505
                                                       U2_2400to150_L/U_nco_2400M/lut400_23505
    SLICE_X100Y182.C2    net (fanout=6)     e  0.704   U2_2400to150_L/U_nco_2400M/lut400_23505
    SLICE_X100Y182.COUT  Topcyc                0.340   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X100Y183.CIN   net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X100Y183.DMUX  Tcind                 0.316   U2_2400to150_L/U_nco_2400M/n0143<12>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_xor<12>
    SLICE_X92Y190.A1     net (fanout=2)     e  1.197   U2_2400to150_L/U_nco_2400M/n0143<12>
    SLICE_X92Y190.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_23449
                                                       U2_2400to150_L/U_nco_2400M/lut508_23450
    SLICE_X87Y188.D2     net (fanout=12)    e  0.952   U2_2400to150_L/U_nco_2400M/lut508_23450
    SLICE_X87Y188.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X87Y189.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X87Y189.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<11>
    SLICE_X83Y191.A1     net (fanout=4)     e  0.868   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_47_OUT_lut<8>
    SLICE_X83Y191.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut613_23430
                                                       U2_2400to150_L/U_nco_2400M/lut613_23430
    SLICE_X81Y193.A4     net (fanout=1)     e  0.540   U2_2400to150_L/U_nco_2400M/lut613_23430
    SLICE_X81Y193.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut1027_23432
                                                       U2_2400to150_L/U_nco_2400M/lut614_23431
    SLICE_X83Y193.D2     net (fanout=12)    e  0.602   U2_2400to150_L/U_nco_2400M/lut614_23431
    SLICE_X83Y193.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
    SLICE_X83Y194.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
    SLICE_X83Y194.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<11>
    SLICE_X85Y195.B1     net (fanout=4)     e  0.738   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_53_OUT_lut<8>
    SLICE_X85Y195.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_23412
                                                       U2_2400to150_L/U_nco_2400M/lut719_23412
    SLICE_X85Y195.A4     net (fanout=1)     e  0.400   U2_2400to150_L/U_nco_2400M/lut719_23412
    SLICE_X85Y195.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_23412
                                                       U2_2400to150_L/U_nco_2400M/lut720_23413
    SLICE_X84Y199.D2     net (fanout=12)    e  0.868   U2_2400to150_L/U_nco_2400M/lut720_23413
    SLICE_X84Y199.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X84Y200.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X84Y200.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<11>
    SLICE_X85Y203.D2     net (fanout=3)     e  0.719   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_59_OUT_lut<8>
    SLICE_X85Y203.DMUX   Tilo                  0.191   U2_2400to150_L/U_nco_2400M/lut866_23392
                                                       U2_2400to150_L/U_nco_2400M/lut825_23394
    SLICE_X87Y203.B4     net (fanout=1)     e  0.520   U2_2400to150_L/U_nco_2400M/lut825_23394
    SLICE_X87Y203.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut941_23382
                                                       U2_2400to150_L/U_nco_2400M/lut826_23395
    SLICE_X86Y202.D2     net (fanout=12)    e  0.592   U2_2400to150_L/U_nco_2400M/lut826_23395
    SLICE_X86Y202.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X86Y203.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X86Y203.CMUX   Tcinc                 0.243   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
    SLICE_X87Y206.A1     net (fanout=2)     e  0.815   U2_2400to150_L/U_nco_2400M/n0163<10>
    SLICE_X87Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut931_23374
                                                       U2_2400to150_L/U_nco_2400M/lut930_23373
    SLICE_X89Y206.A4     net (fanout=5)     e  0.523   U2_2400to150_L/U_nco_2400M/lut930_23373
    SLICE_X89Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut933_23375
                                                       U2_2400to150_L/U_nco_2400M/lut939_23381
    SLICE_X105Y214.A6    net (fanout=1)     e  1.252   U2_2400to150_L/U_nco_2400M/lut939_23381
    SLICE_X105Y214.CLK   Tas                   0.073   U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg<10>
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut326_22932
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     23.985ns (5.286ns logic, 18.699ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     25.944ns (data path - clock path skew + uncertainty)
  Source:               U14_BTC/FREQ_STEP_0 (FF)
  Destination:          U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8 (FF)
  Data Path Delay:      23.933ns (Levels of Logic = 27)
  Clock Path Skew:      -1.851ns (2.673 - 4.524)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U14_BTC/FREQ_STEP_0 to U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y121.AQ     Tcko                  0.337   FREQ_STEP<3>
                                                       U14_BTC/FREQ_STEP_0
    SLICE_X87Y191.B4     net (fanout=49)    e  2.980   FREQ_STEP<0>
    SLICE_X87Y191.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut13_23358
                                                       U2_2400to150_L/U_nco_2400M/lut13_23358
    SLICE_X87Y191.A2     net (fanout=3)     e  0.465   U2_2400to150_L/U_nco_2400M/lut13_23358
    SLICE_X87Y191.AMUX   Tilo                  0.194   U2_2400to150_L/U_nco_2400M/lut13_23358
                                                       U2_2400to150_L/U_nco_2400M/lut295_23393
    SLICE_X99Y182.B3     net (fanout=5)     e  1.363   U2_2400to150_L/U_nco_2400M/lut295_23393
    SLICE_X99Y182.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut296_23486
                                                       U2_2400to150_L/U_nco_2400M/lut296_23486
    SLICE_X98Y179.A5     net (fanout=4)     e  0.567   U2_2400to150_L/U_nco_2400M/lut296_23486
    SLICE_X98Y179.AMUX   Tilo                  0.193   U2_2400to150_L/U_nco_2400M/lut321_23487
                                                       U2_2400to150_L/U_nco_2400M/lut297_23498
    SLICE_X99Y179.B4     net (fanout=2)     e  0.520   U2_2400to150_L/U_nco_2400M/lut297_23498
    SLICE_X99Y179.CMUX   Topbc                 0.539   U2_2400to150_L/U_nco_2400M/n0138<4>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
    SLICE_X99Y182.B2     net (fanout=7)     e  0.854   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_35_OUT_lut<6>
    SLICE_X99Y182.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut296_23486
                                                       U2_2400to150_L/U_nco_2400M/lut399_23504
    SLICE_X101Y181.C4    net (fanout=1)     e  0.660   U2_2400to150_L/U_nco_2400M/lut399_23504
    SLICE_X101Y181.C     Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut400_23505
                                                       U2_2400to150_L/U_nco_2400M/lut400_23505
    SLICE_X100Y182.C2    net (fanout=6)     e  0.704   U2_2400to150_L/U_nco_2400M/lut400_23505
    SLICE_X100Y182.CMUX  Topcc                 0.354   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X92Y190.B2     net (fanout=5)     e  1.124   U2_2400to150_L/U_nco_2400M/n0143<7>
    SLICE_X92Y190.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_23449
                                                       U2_2400to150_L/U_nco_2400M/lut507_23449
    SLICE_X92Y190.A5     net (fanout=1)     e  0.319   U2_2400to150_L/U_nco_2400M/lut507_23449
    SLICE_X92Y190.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_23449
                                                       U2_2400to150_L/U_nco_2400M/lut508_23450
    SLICE_X87Y188.D2     net (fanout=12)    e  0.952   U2_2400to150_L/U_nco_2400M/lut508_23450
    SLICE_X87Y188.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X87Y189.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X87Y189.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<11>
    SLICE_X83Y191.A1     net (fanout=4)     e  0.868   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_47_OUT_lut<8>
    SLICE_X83Y191.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut613_23430
                                                       U2_2400to150_L/U_nco_2400M/lut613_23430
    SLICE_X81Y193.A4     net (fanout=1)     e  0.540   U2_2400to150_L/U_nco_2400M/lut613_23430
    SLICE_X81Y193.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut1027_23432
                                                       U2_2400to150_L/U_nco_2400M/lut614_23431
    SLICE_X83Y193.D2     net (fanout=12)    e  0.602   U2_2400to150_L/U_nco_2400M/lut614_23431
    SLICE_X83Y193.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
    SLICE_X83Y194.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
    SLICE_X83Y194.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<11>
    SLICE_X85Y195.B1     net (fanout=4)     e  0.738   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_53_OUT_lut<8>
    SLICE_X85Y195.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_23412
                                                       U2_2400to150_L/U_nco_2400M/lut719_23412
    SLICE_X85Y195.A4     net (fanout=1)     e  0.400   U2_2400to150_L/U_nco_2400M/lut719_23412
    SLICE_X85Y195.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_23412
                                                       U2_2400to150_L/U_nco_2400M/lut720_23413
    SLICE_X84Y199.D2     net (fanout=12)    e  0.868   U2_2400to150_L/U_nco_2400M/lut720_23413
    SLICE_X84Y199.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X84Y200.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X84Y200.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<11>
    SLICE_X85Y203.D2     net (fanout=3)     e  0.719   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_59_OUT_lut<8>
    SLICE_X85Y203.DMUX   Tilo                  0.191   U2_2400to150_L/U_nco_2400M/lut866_23392
                                                       U2_2400to150_L/U_nco_2400M/lut825_23394
    SLICE_X87Y203.B4     net (fanout=1)     e  0.520   U2_2400to150_L/U_nco_2400M/lut825_23394
    SLICE_X87Y203.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut941_23382
                                                       U2_2400to150_L/U_nco_2400M/lut826_23395
    SLICE_X86Y202.D2     net (fanout=12)    e  0.592   U2_2400to150_L/U_nco_2400M/lut826_23395
    SLICE_X86Y202.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X86Y203.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X86Y203.BMUX   Tcinb                 0.273   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
    SLICE_X87Y206.A2     net (fanout=3)     e  0.721   U2_2400to150_L/U_nco_2400M/n0163<9>
    SLICE_X87Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut931_23374
                                                       U2_2400to150_L/U_nco_2400M/lut930_23373
    SLICE_X89Y206.A4     net (fanout=5)     e  0.523   U2_2400to150_L/U_nco_2400M/lut930_23373
    SLICE_X89Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut933_23375
                                                       U2_2400to150_L/U_nco_2400M/lut939_23381
    SLICE_X105Y214.A6    net (fanout=1)     e  1.252   U2_2400to150_L/U_nco_2400M/lut939_23381
    SLICE_X105Y214.CLK   Tas                   0.073   U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg<10>
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut326_22932
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     23.933ns (5.082ns logic, 18.851ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5 (SLICE_X104Y214.A6), 186245160378 paths
--------------------------------------------------------------------------------
Delay (setup path):     25.976ns (data path - clock path skew + uncertainty)
  Source:               U14_BTC/FREQ_STEP_0 (FF)
  Destination:          U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5 (FF)
  Data Path Delay:      23.965ns (Levels of Logic = 27)
  Clock Path Skew:      -1.851ns (2.673 - 4.524)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U14_BTC/FREQ_STEP_0 to U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y121.AQ     Tcko                  0.337   FREQ_STEP<3>
                                                       U14_BTC/FREQ_STEP_0
    SLICE_X87Y191.B4     net (fanout=49)    e  2.980   FREQ_STEP<0>
    SLICE_X87Y191.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut13_23358
                                                       U2_2400to150_L/U_nco_2400M/lut13_23358
    SLICE_X87Y191.A2     net (fanout=3)     e  0.465   U2_2400to150_L/U_nco_2400M/lut13_23358
    SLICE_X87Y191.AMUX   Tilo                  0.194   U2_2400to150_L/U_nco_2400M/lut13_23358
                                                       U2_2400to150_L/U_nco_2400M/lut295_23393
    SLICE_X99Y182.B3     net (fanout=5)     e  1.363   U2_2400to150_L/U_nco_2400M/lut295_23393
    SLICE_X99Y182.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut296_23486
                                                       U2_2400to150_L/U_nco_2400M/lut296_23486
    SLICE_X98Y179.A5     net (fanout=4)     e  0.567   U2_2400to150_L/U_nco_2400M/lut296_23486
    SLICE_X98Y179.AMUX   Tilo                  0.193   U2_2400to150_L/U_nco_2400M/lut321_23487
                                                       U2_2400to150_L/U_nco_2400M/lut297_23498
    SLICE_X99Y179.B4     net (fanout=2)     e  0.520   U2_2400to150_L/U_nco_2400M/lut297_23498
    SLICE_X99Y179.CMUX   Topbc                 0.539   U2_2400to150_L/U_nco_2400M/n0138<4>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
    SLICE_X99Y182.B2     net (fanout=7)     e  0.854   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_35_OUT_lut<6>
    SLICE_X99Y182.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut296_23486
                                                       U2_2400to150_L/U_nco_2400M/lut399_23504
    SLICE_X101Y181.C4    net (fanout=1)     e  0.660   U2_2400to150_L/U_nco_2400M/lut399_23504
    SLICE_X101Y181.C     Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut400_23505
                                                       U2_2400to150_L/U_nco_2400M/lut400_23505
    SLICE_X100Y182.C2    net (fanout=6)     e  0.704   U2_2400to150_L/U_nco_2400M/lut400_23505
    SLICE_X100Y182.CMUX  Topcc                 0.354   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X92Y190.B2     net (fanout=5)     e  1.124   U2_2400to150_L/U_nco_2400M/n0143<7>
    SLICE_X92Y190.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_23449
                                                       U2_2400to150_L/U_nco_2400M/lut507_23449
    SLICE_X92Y190.A5     net (fanout=1)     e  0.319   U2_2400to150_L/U_nco_2400M/lut507_23449
    SLICE_X92Y190.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_23449
                                                       U2_2400to150_L/U_nco_2400M/lut508_23450
    SLICE_X87Y188.D2     net (fanout=12)    e  0.952   U2_2400to150_L/U_nco_2400M/lut508_23450
    SLICE_X87Y188.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X87Y189.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X87Y189.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<11>
    SLICE_X83Y191.A1     net (fanout=4)     e  0.868   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_47_OUT_lut<8>
    SLICE_X83Y191.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut613_23430
                                                       U2_2400to150_L/U_nco_2400M/lut613_23430
    SLICE_X81Y193.A4     net (fanout=1)     e  0.540   U2_2400to150_L/U_nco_2400M/lut613_23430
    SLICE_X81Y193.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut1027_23432
                                                       U2_2400to150_L/U_nco_2400M/lut614_23431
    SLICE_X83Y193.D2     net (fanout=12)    e  0.602   U2_2400to150_L/U_nco_2400M/lut614_23431
    SLICE_X83Y193.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
    SLICE_X83Y194.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
    SLICE_X83Y194.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<11>
    SLICE_X85Y195.B1     net (fanout=4)     e  0.738   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_53_OUT_lut<8>
    SLICE_X85Y195.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_23412
                                                       U2_2400to150_L/U_nco_2400M/lut719_23412
    SLICE_X85Y195.A4     net (fanout=1)     e  0.400   U2_2400to150_L/U_nco_2400M/lut719_23412
    SLICE_X85Y195.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_23412
                                                       U2_2400to150_L/U_nco_2400M/lut720_23413
    SLICE_X84Y199.D2     net (fanout=12)    e  0.868   U2_2400to150_L/U_nco_2400M/lut720_23413
    SLICE_X84Y199.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X84Y200.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X84Y200.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<11>
    SLICE_X85Y203.D2     net (fanout=3)     e  0.719   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_59_OUT_lut<8>
    SLICE_X85Y203.DMUX   Tilo                  0.191   U2_2400to150_L/U_nco_2400M/lut866_23392
                                                       U2_2400to150_L/U_nco_2400M/lut825_23394
    SLICE_X87Y203.B4     net (fanout=1)     e  0.520   U2_2400to150_L/U_nco_2400M/lut825_23394
    SLICE_X87Y203.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut941_23382
                                                       U2_2400to150_L/U_nco_2400M/lut826_23395
    SLICE_X86Y202.D2     net (fanout=12)    e  0.592   U2_2400to150_L/U_nco_2400M/lut826_23395
    SLICE_X86Y202.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X86Y203.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X86Y203.CMUX   Tcinc                 0.243   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
    SLICE_X87Y206.A1     net (fanout=2)     e  0.815   U2_2400to150_L/U_nco_2400M/n0163<10>
    SLICE_X87Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut931_23374
                                                       U2_2400to150_L/U_nco_2400M/lut930_23373
    SLICE_X87Y206.B3     net (fanout=5)     e  0.335   U2_2400to150_L/U_nco_2400M/lut930_23373
    SLICE_X87Y206.BMUX   Tilo                  0.186   U2_2400to150_L/U_nco_2400M/lut931_23374
                                                       U2_2400to150_L/U_nco_2400M/lut946_23387
    SLICE_X104Y214.A6    net (fanout=1)     e  1.333   U2_2400to150_L/U_nco_2400M/lut946_23387
    SLICE_X104Y214.CLK   Tas                   0.030   U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg<7>
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut277_22921
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     23.965ns (5.127ns logic, 18.838ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     25.964ns (data path - clock path skew + uncertainty)
  Source:               U14_BTC/FREQ_STEP_0 (FF)
  Destination:          U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5 (FF)
  Data Path Delay:      23.953ns (Levels of Logic = 27)
  Clock Path Skew:      -1.851ns (2.673 - 4.524)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U14_BTC/FREQ_STEP_0 to U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y121.AQ     Tcko                  0.337   FREQ_STEP<3>
                                                       U14_BTC/FREQ_STEP_0
    SLICE_X87Y191.B4     net (fanout=49)    e  2.980   FREQ_STEP<0>
    SLICE_X87Y191.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut13_23358
                                                       U2_2400to150_L/U_nco_2400M/lut13_23358
    SLICE_X87Y191.A2     net (fanout=3)     e  0.465   U2_2400to150_L/U_nco_2400M/lut13_23358
    SLICE_X87Y191.AMUX   Tilo                  0.194   U2_2400to150_L/U_nco_2400M/lut13_23358
                                                       U2_2400to150_L/U_nco_2400M/lut295_23393
    SLICE_X99Y182.B3     net (fanout=5)     e  1.363   U2_2400to150_L/U_nco_2400M/lut295_23393
    SLICE_X99Y182.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut296_23486
                                                       U2_2400to150_L/U_nco_2400M/lut296_23486
    SLICE_X98Y179.A5     net (fanout=4)     e  0.567   U2_2400to150_L/U_nco_2400M/lut296_23486
    SLICE_X98Y179.AMUX   Tilo                  0.193   U2_2400to150_L/U_nco_2400M/lut321_23487
                                                       U2_2400to150_L/U_nco_2400M/lut297_23498
    SLICE_X99Y179.B4     net (fanout=2)     e  0.520   U2_2400to150_L/U_nco_2400M/lut297_23498
    SLICE_X99Y179.CMUX   Topbc                 0.539   U2_2400to150_L/U_nco_2400M/n0138<4>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
    SLICE_X99Y182.B2     net (fanout=7)     e  0.854   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_35_OUT_lut<6>
    SLICE_X99Y182.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut296_23486
                                                       U2_2400to150_L/U_nco_2400M/lut399_23504
    SLICE_X101Y181.C4    net (fanout=1)     e  0.660   U2_2400to150_L/U_nco_2400M/lut399_23504
    SLICE_X101Y181.C     Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut400_23505
                                                       U2_2400to150_L/U_nco_2400M/lut400_23505
    SLICE_X100Y182.C2    net (fanout=6)     e  0.704   U2_2400to150_L/U_nco_2400M/lut400_23505
    SLICE_X100Y182.COUT  Topcyc                0.340   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X100Y183.CIN   net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X100Y183.DMUX  Tcind                 0.316   U2_2400to150_L/U_nco_2400M/n0143<12>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_xor<12>
    SLICE_X92Y190.A1     net (fanout=2)     e  1.197   U2_2400to150_L/U_nco_2400M/n0143<12>
    SLICE_X92Y190.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_23449
                                                       U2_2400to150_L/U_nco_2400M/lut508_23450
    SLICE_X87Y188.D2     net (fanout=12)    e  0.952   U2_2400to150_L/U_nco_2400M/lut508_23450
    SLICE_X87Y188.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X87Y189.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X87Y189.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<11>
    SLICE_X83Y191.A1     net (fanout=4)     e  0.868   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_47_OUT_lut<8>
    SLICE_X83Y191.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut613_23430
                                                       U2_2400to150_L/U_nco_2400M/lut613_23430
    SLICE_X81Y193.A4     net (fanout=1)     e  0.540   U2_2400to150_L/U_nco_2400M/lut613_23430
    SLICE_X81Y193.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut1027_23432
                                                       U2_2400to150_L/U_nco_2400M/lut614_23431
    SLICE_X83Y193.D2     net (fanout=12)    e  0.602   U2_2400to150_L/U_nco_2400M/lut614_23431
    SLICE_X83Y193.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
    SLICE_X83Y194.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
    SLICE_X83Y194.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<11>
    SLICE_X85Y195.B1     net (fanout=4)     e  0.738   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_53_OUT_lut<8>
    SLICE_X85Y195.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_23412
                                                       U2_2400to150_L/U_nco_2400M/lut719_23412
    SLICE_X85Y195.A4     net (fanout=1)     e  0.400   U2_2400to150_L/U_nco_2400M/lut719_23412
    SLICE_X85Y195.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_23412
                                                       U2_2400to150_L/U_nco_2400M/lut720_23413
    SLICE_X84Y199.D2     net (fanout=12)    e  0.868   U2_2400to150_L/U_nco_2400M/lut720_23413
    SLICE_X84Y199.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X84Y200.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X84Y200.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<11>
    SLICE_X85Y203.D2     net (fanout=3)     e  0.719   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_59_OUT_lut<8>
    SLICE_X85Y203.DMUX   Tilo                  0.191   U2_2400to150_L/U_nco_2400M/lut866_23392
                                                       U2_2400to150_L/U_nco_2400M/lut825_23394
    SLICE_X87Y203.B4     net (fanout=1)     e  0.520   U2_2400to150_L/U_nco_2400M/lut825_23394
    SLICE_X87Y203.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut941_23382
                                                       U2_2400to150_L/U_nco_2400M/lut826_23395
    SLICE_X86Y202.D2     net (fanout=12)    e  0.592   U2_2400to150_L/U_nco_2400M/lut826_23395
    SLICE_X86Y202.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X86Y203.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X86Y203.CMUX   Tcinc                 0.243   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
    SLICE_X87Y206.A1     net (fanout=2)     e  0.815   U2_2400to150_L/U_nco_2400M/n0163<10>
    SLICE_X87Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut931_23374
                                                       U2_2400to150_L/U_nco_2400M/lut930_23373
    SLICE_X87Y206.B3     net (fanout=5)     e  0.335   U2_2400to150_L/U_nco_2400M/lut930_23373
    SLICE_X87Y206.BMUX   Tilo                  0.186   U2_2400to150_L/U_nco_2400M/lut931_23374
                                                       U2_2400to150_L/U_nco_2400M/lut946_23387
    SLICE_X104Y214.A6    net (fanout=1)     e  1.333   U2_2400to150_L/U_nco_2400M/lut946_23387
    SLICE_X104Y214.CLK   Tas                   0.030   U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg<7>
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut277_22921
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     23.953ns (5.361ns logic, 18.592ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     25.912ns (data path - clock path skew + uncertainty)
  Source:               U14_BTC/FREQ_STEP_0 (FF)
  Destination:          U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5 (FF)
  Data Path Delay:      23.901ns (Levels of Logic = 27)
  Clock Path Skew:      -1.851ns (2.673 - 4.524)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U14_BTC/FREQ_STEP_0 to U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y121.AQ     Tcko                  0.337   FREQ_STEP<3>
                                                       U14_BTC/FREQ_STEP_0
    SLICE_X87Y191.B4     net (fanout=49)    e  2.980   FREQ_STEP<0>
    SLICE_X87Y191.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut13_23358
                                                       U2_2400to150_L/U_nco_2400M/lut13_23358
    SLICE_X87Y191.A2     net (fanout=3)     e  0.465   U2_2400to150_L/U_nco_2400M/lut13_23358
    SLICE_X87Y191.AMUX   Tilo                  0.194   U2_2400to150_L/U_nco_2400M/lut13_23358
                                                       U2_2400to150_L/U_nco_2400M/lut295_23393
    SLICE_X99Y182.B3     net (fanout=5)     e  1.363   U2_2400to150_L/U_nco_2400M/lut295_23393
    SLICE_X99Y182.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut296_23486
                                                       U2_2400to150_L/U_nco_2400M/lut296_23486
    SLICE_X98Y179.A5     net (fanout=4)     e  0.567   U2_2400to150_L/U_nco_2400M/lut296_23486
    SLICE_X98Y179.AMUX   Tilo                  0.193   U2_2400to150_L/U_nco_2400M/lut321_23487
                                                       U2_2400to150_L/U_nco_2400M/lut297_23498
    SLICE_X99Y179.B4     net (fanout=2)     e  0.520   U2_2400to150_L/U_nco_2400M/lut297_23498
    SLICE_X99Y179.CMUX   Topbc                 0.539   U2_2400to150_L/U_nco_2400M/n0138<4>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_lut<5>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0138_cy<7>
    SLICE_X99Y182.B2     net (fanout=7)     e  0.854   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_35_OUT_lut<6>
    SLICE_X99Y182.BMUX   Tilo                  0.197   U2_2400to150_L/U_nco_2400M/lut296_23486
                                                       U2_2400to150_L/U_nco_2400M/lut399_23504
    SLICE_X101Y181.C4    net (fanout=1)     e  0.660   U2_2400to150_L/U_nco_2400M/lut399_23504
    SLICE_X101Y181.C     Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut400_23505
                                                       U2_2400to150_L/U_nco_2400M/lut400_23505
    SLICE_X100Y182.C2    net (fanout=6)     e  0.704   U2_2400to150_L/U_nco_2400M/lut400_23505
    SLICE_X100Y182.CMUX  Topcc                 0.354   U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0143_cy<8>
    SLICE_X92Y190.B2     net (fanout=5)     e  1.124   U2_2400to150_L/U_nco_2400M/n0143<7>
    SLICE_X92Y190.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_23449
                                                       U2_2400to150_L/U_nco_2400M/lut507_23449
    SLICE_X92Y190.A5     net (fanout=1)     e  0.319   U2_2400to150_L/U_nco_2400M/lut507_23449
    SLICE_X92Y190.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut507_23449
                                                       U2_2400to150_L/U_nco_2400M/lut508_23450
    SLICE_X87Y188.D2     net (fanout=12)    e  0.952   U2_2400to150_L/U_nco_2400M/lut508_23450
    SLICE_X87Y188.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X87Y189.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<7>
    SLICE_X87Y189.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0148_cy<11>
    SLICE_X83Y191.A1     net (fanout=4)     e  0.868   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_47_OUT_lut<8>
    SLICE_X83Y191.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut613_23430
                                                       U2_2400to150_L/U_nco_2400M/lut613_23430
    SLICE_X81Y193.A4     net (fanout=1)     e  0.540   U2_2400to150_L/U_nco_2400M/lut613_23430
    SLICE_X81Y193.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut1027_23432
                                                       U2_2400to150_L/U_nco_2400M/lut614_23431
    SLICE_X83Y193.D2     net (fanout=12)    e  0.602   U2_2400to150_L/U_nco_2400M/lut614_23431
    SLICE_X83Y193.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
    SLICE_X83Y194.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<7>
    SLICE_X83Y194.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0153_cy<11>
    SLICE_X85Y195.B1     net (fanout=4)     e  0.738   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_53_OUT_lut<8>
    SLICE_X85Y195.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_23412
                                                       U2_2400to150_L/U_nco_2400M/lut719_23412
    SLICE_X85Y195.A4     net (fanout=1)     e  0.400   U2_2400to150_L/U_nco_2400M/lut719_23412
    SLICE_X85Y195.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut719_23412
                                                       U2_2400to150_L/U_nco_2400M/lut720_23413
    SLICE_X84Y199.D2     net (fanout=12)    e  0.868   U2_2400to150_L/U_nco_2400M/lut720_23413
    SLICE_X84Y199.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X84Y200.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<7>
    SLICE_X84Y200.AMUX   Tcina                 0.213   U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0158_cy<11>
    SLICE_X85Y203.D2     net (fanout=3)     e  0.719   U2_2400to150_L/U_nco_2400M/Msub_GND_48_o_GND_48_o_sub_59_OUT_lut<8>
    SLICE_X85Y203.DMUX   Tilo                  0.191   U2_2400to150_L/U_nco_2400M/lut866_23392
                                                       U2_2400to150_L/U_nco_2400M/lut825_23394
    SLICE_X87Y203.B4     net (fanout=1)     e  0.520   U2_2400to150_L/U_nco_2400M/lut825_23394
    SLICE_X87Y203.B      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut941_23382
                                                       U2_2400to150_L/U_nco_2400M/lut826_23395
    SLICE_X86Y202.D2     net (fanout=12)    e  0.592   U2_2400to150_L/U_nco_2400M/lut826_23395
    SLICE_X86Y202.COUT   Topcyd                0.319   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_lut<7>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X86Y203.CIN    net (fanout=1)     e  0.000   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<7>
    SLICE_X86Y203.BMUX   Tcinb                 0.273   U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
                                                       U2_2400to150_L/U_nco_2400M/Madd_n0163_cy<11>
    SLICE_X87Y206.A2     net (fanout=3)     e  0.721   U2_2400to150_L/U_nco_2400M/n0163<9>
    SLICE_X87Y206.A      Tilo                  0.068   U2_2400to150_L/U_nco_2400M/lut931_23374
                                                       U2_2400to150_L/U_nco_2400M/lut930_23373
    SLICE_X87Y206.B3     net (fanout=5)     e  0.335   U2_2400to150_L/U_nco_2400M/lut930_23373
    SLICE_X87Y206.BMUX   Tilo                  0.186   U2_2400to150_L/U_nco_2400M/lut931_23374
                                                       U2_2400to150_L/U_nco_2400M/lut946_23387
    SLICE_X104Y214.A6    net (fanout=1)     e  1.333   U2_2400to150_L/U_nco_2400M/lut946_23387
    SLICE_X104Y214.CLK   Tas                   0.030   U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg<7>
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/lut277_22921
                                                       U2_2400to150_L/U_nco_2400M/inst_nco[7].u_NCO_MUL_CHANNEL/adr_acc_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     23.901ns (5.157ns logic, 18.744ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_CLK_BUS_CLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y23.ADDRBWRADDRL11), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.168ns (datapath - clock path skew - uncertainty)
  Source:               U14_BTC/adc_snap_addr_10 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Data Path Delay:      0.348ns (Levels of Logic = 0)
  Clock Path Skew:      -0.980ns (3.085 - 4.065)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Fast Process Corner: U14_BTC/adc_snap_addr_10 to U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X56Y116.CQ            Tcko                  0.115   adc_snap_addr<11>
                                                              U14_BTC/adc_snap_addr_10
    RAMB36_X3Y23.ADDRBWRADDRL11 net (fanout=9)     e  0.330   adc_snap_addr<10>
    RAMB36_X3Y23.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.097   U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                              U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.348ns (0.018ns logic, 0.330ns route)
                                                              (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X3Y23.ADDRBWRADDRU11), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.168ns (datapath - clock path skew - uncertainty)
  Source:               U14_BTC/adc_snap_addr_10 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Data Path Delay:      0.348ns (Levels of Logic = 0)
  Clock Path Skew:      -0.980ns (3.085 - 4.065)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Fast Process Corner: U14_BTC/adc_snap_addr_10 to U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X56Y116.CQ            Tcko                  0.115   adc_snap_addr<11>
                                                              U14_BTC/adc_snap_addr_10
    RAMB36_X3Y23.ADDRBWRADDRU11 net (fanout=9)     e  0.330   adc_snap_addr<10>
    RAMB36_X3Y23.CLKBWRCLKU     Trckc_ADDRB (-Th)     0.097   U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                              U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.348ns (0.018ns logic, 0.330ns route)
                                                              (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------

Paths for end point U0_CLK_RESET_INTERFACE/system_rst_reg (SLICE_X69Y108.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.214ns (datapath - clock path skew - uncertainty)
  Source:               U14_BTC/RST_REG_0 (FF)
  Destination:          U0_CLK_RESET_INTERFACE/system_rst_reg (FF)
  Data Path Delay:      0.394ns (Levels of Logic = 1)
  Clock Path Skew:      -0.980ns (3.085 - 4.065)
  Source Clock:         BUS_CLK_BUFGP rising
  Destination Clock:    clk_300M rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Fast Process Corner: U14_BTC/RST_REG_0 to U0_CLK_RESET_INTERFACE/system_rst_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y107.AQ     Tcko                  0.098   RST_REG<0>
                                                       U14_BTC/RST_REG_0
    SLICE_X69Y108.A6     net (fanout=2)     e  0.351   RST_REG<0>
    SLICE_X69Y108.CLK    Tah         (-Th)     0.055   pps_out
                                                       U0_CLK_RESET_INTERFACE/system_rst11
                                                       U0_CLK_RESET_INTERFACE/system_rst_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.043ns logic, 0.351ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_BUS_CLK_CLK_path" TIG;

 74 paths analyzed, 36 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_0 (SLICE_X69Y122.A5), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.366ns (data path - clock path skew + uncertainty)
  Source:               U_DDC_Digital_gain_L/max_iq_reg_32 (FF)
  Destination:          U14_BTC/lad_out_0 (FF)
  Data Path Delay:      7.186ns (Levels of Logic = 5)
  Clock Path Skew:      0.980ns (4.065 - 3.085)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Fast Process Corner: U_DDC_Digital_gain_L/max_iq_reg_32 to U14_BTC/lad_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y170.DMUX   Tshcko                0.181   max_ddc_L<31>
                                                       U_DDC_Digital_gain_L/max_iq_reg_32
    SLICE_X97Y139.A5     net (fanout=1)     e  1.782   max_ddc_L<32>
    SLICE_X97Y139.A      Tilo                  0.043   U14_BTC/lut2055_119
                                                       U14_BTC/lut2055_119
    SLICE_X70Y117.A2     net (fanout=1)     e  2.182   U14_BTC/lut2055_119
    SLICE_X70Y117.A      Tilo                  0.043   U14_BTC/lut2311_369
                                                       U14_BTC/lut2057_121
    SLICE_X68Y120.A2     net (fanout=1)     e  0.838   U14_BTC/lut2057_121
    SLICE_X68Y120.A      Tilo                  0.043   SCALED_COEFF_PRE_U<15>
                                                       U14_BTC/lut2059_123
    SLICE_X69Y107.A2     net (fanout=1)     e  1.132   U14_BTC/lut2059_123
    SLICE_X69Y107.A      Tilo                  0.043   RST_REG<0>
                                                       U14_BTC/lut2064_128
    SLICE_X69Y122.A5     net (fanout=1)     e  0.868   U14_BTC/lut2064_128
    SLICE_X69Y122.CLK    Tas                   0.031   LAD_OUT_0_OBUF
                                                       U14_BTC/lut2065_129
                                                       U14_BTC/lad_out_0
    -------------------------------------------------  ---------------------------
    Total                                      7.186ns (0.384ns logic, 6.802ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.068ns (data path - clock path skew + uncertainty)
  Source:               U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0 (FF)
  Destination:          U14_BTC/lad_out_0 (FF)
  Data Path Delay:      6.888ns (Levels of Logic = 5)
  Clock Path Skew:      0.980ns (4.065 - 3.085)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0 to U14_BTC/lad_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y66.DQ      Tcko                  0.121   adc_max_min_R<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0
    SLICE_X70Y96.A1      net (fanout=1)     e  2.258   adc_max_min_R<0>
    SLICE_X70Y96.A       Tilo                  0.043   U14_BTC/lut1943_7
                                                       U14_BTC/lut2054_118
    SLICE_X70Y117.A1     net (fanout=1)     e  1.468   U14_BTC/lut2054_118
    SLICE_X70Y117.A      Tilo                  0.043   U14_BTC/lut2311_369
                                                       U14_BTC/lut2057_121
    SLICE_X68Y120.A2     net (fanout=1)     e  0.838   U14_BTC/lut2057_121
    SLICE_X68Y120.A      Tilo                  0.043   SCALED_COEFF_PRE_U<15>
                                                       U14_BTC/lut2059_123
    SLICE_X69Y107.A2     net (fanout=1)     e  1.132   U14_BTC/lut2059_123
    SLICE_X69Y107.A      Tilo                  0.043   RST_REG<0>
                                                       U14_BTC/lut2064_128
    SLICE_X69Y122.A5     net (fanout=1)     e  0.868   U14_BTC/lut2064_128
    SLICE_X69Y122.CLK    Tas                   0.031   LAD_OUT_0_OBUF
                                                       U14_BTC/lut2065_129
                                                       U14_BTC/lad_out_0
    -------------------------------------------------  ---------------------------
    Total                                      6.888ns (0.324ns logic, 6.564ns route)
                                                       (4.7% logic, 95.3% route)

--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_11 (SLICE_X66Y115.A4), 3 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.906ns (data path - clock path skew + uncertainty)
  Source:               U_DDC_Digital_gain_L/max_iq_reg_27 (FF)
  Destination:          U14_BTC/lad_out_11 (FF)
  Data Path Delay:      6.726ns (Levels of Logic = 6)
  Clock Path Skew:      0.980ns (4.065 - 3.085)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Fast Process Corner: U_DDC_Digital_gain_L/max_iq_reg_27 to U14_BTC/lad_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y170.DQ     Tcko                  0.121   max_ddc_L<27>
                                                       U_DDC_Digital_gain_L/max_iq_reg_27
    SLICE_X71Y143.A3     net (fanout=1)     e  1.715   max_ddc_L<27>
    SLICE_X71Y143.A      Tilo                  0.043   U14_BTC/lut2507_560
                                                       U14_BTC/lut2503_556
    SLICE_X84Y138.B2     net (fanout=1)     e  1.211   U14_BTC/lut2503_556
    SLICE_X84Y138.B      Tilo                  0.043   U14_BTC/lut2255_314
                                                       U14_BTC/lut2504_557
    SLICE_X84Y138.A2     net (fanout=1)     e  0.478   U14_BTC/lut2504_557
    SLICE_X84Y138.A      Tilo                  0.043   U14_BTC/lut2255_314
                                                       U14_BTC/lut2505_558
    SLICE_X66Y132.D2     net (fanout=1)     e  1.390   U14_BTC/lut2505_558
    SLICE_X66Y132.D      Tilo                  0.043   U14_BTC/CTRL<8>
                                                       U14_BTC/lut2509_562
    SLICE_X66Y132.C2     net (fanout=1)     e  0.464   U14_BTC/lut2509_562
    SLICE_X66Y132.C      Tilo                  0.043   U14_BTC/CTRL<8>
                                                       U14_BTC/lut2510_563
    SLICE_X66Y115.A4     net (fanout=1)     e  1.101   U14_BTC/lut2510_563
    SLICE_X66Y115.CLK    Tas                   0.031   LAD_OUT_11_OBUF
                                                       U14_BTC/lut2519_572
                                                       U14_BTC/lad_out_11
    -------------------------------------------------  ---------------------------
    Total                                      6.726ns (0.367ns logic, 6.359ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.566ns (data path - clock path skew + uncertainty)
  Source:               U_DDC_Digital_gain_L/max_iq_reg_11 (FF)
  Destination:          U14_BTC/lad_out_11 (FF)
  Data Path Delay:      5.386ns (Levels of Logic = 5)
  Clock Path Skew:      0.980ns (4.065 - 3.085)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Fast Process Corner: U_DDC_Digital_gain_L/max_iq_reg_11 to U14_BTC/lad_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y168.DQ     Tcko                  0.143   max_ddc_L<11>
                                                       U_DDC_Digital_gain_L/max_iq_reg_11
    SLICE_X84Y138.B3     net (fanout=1)     e  1.607   max_ddc_L<11>
    SLICE_X84Y138.B      Tilo                  0.043   U14_BTC/lut2255_314
                                                       U14_BTC/lut2504_557
    SLICE_X84Y138.A2     net (fanout=1)     e  0.478   U14_BTC/lut2504_557
    SLICE_X84Y138.A      Tilo                  0.043   U14_BTC/lut2255_314
                                                       U14_BTC/lut2505_558
    SLICE_X66Y132.D2     net (fanout=1)     e  1.390   U14_BTC/lut2505_558
    SLICE_X66Y132.D      Tilo                  0.043   U14_BTC/CTRL<8>
                                                       U14_BTC/lut2509_562
    SLICE_X66Y132.C2     net (fanout=1)     e  0.464   U14_BTC/lut2509_562
    SLICE_X66Y132.C      Tilo                  0.043   U14_BTC/CTRL<8>
                                                       U14_BTC/lut2510_563
    SLICE_X66Y115.A4     net (fanout=1)     e  1.101   U14_BTC/lut2510_563
    SLICE_X66Y115.CLK    Tas                   0.031   LAD_OUT_11_OBUF
                                                       U14_BTC/lut2519_572
                                                       U14_BTC/lad_out_11
    -------------------------------------------------  ---------------------------
    Total                                      5.386ns (0.346ns logic, 5.040ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.776ns (data path - clock path skew + uncertainty)
  Source:               U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_31 (FF)
  Destination:          U14_BTC/lad_out_11 (FF)
  Data Path Delay:      2.596ns (Levels of Logic = 2)
  Clock Path Skew:      0.980ns (4.065 - 3.085)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_31 to U14_BTC/lad_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y157.AQ     Tcko                  0.121   adc_max_min_L<14>
                                                       U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_31
    SLICE_X66Y132.C6     net (fanout=1)     e  1.300   adc_max_min_L<11>
    SLICE_X66Y132.C      Tilo                  0.043   U14_BTC/CTRL<8>
                                                       U14_BTC/lut2510_563
    SLICE_X66Y115.A4     net (fanout=1)     e  1.101   U14_BTC/lut2510_563
    SLICE_X66Y115.CLK    Tas                   0.031   LAD_OUT_11_OBUF
                                                       U14_BTC/lut2519_572
                                                       U14_BTC/lad_out_11
    -------------------------------------------------  ---------------------------
    Total                                      2.596ns (0.195ns logic, 2.401ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_4 (SLICE_X62Y124.A2), 3 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.756ns (data path - clock path skew + uncertainty)
  Source:               U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U14_BTC/lad_out_4 (FF)
  Data Path Delay:      7.473ns (Levels of Logic = 4)
  Clock Path Skew:      1.877ns (4.473 - 2.596)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to U14_BTC/lad_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y25.DOBDO0  Trcko_DOB             2.073   U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X62Y103.A2     net (fanout=1)     e  1.880   adc_snap_data<4>
    SLICE_X62Y103.A      Tilo                  0.068   U14_BTC/lut2076_139
                                                       U14_BTC/lut2204_264
    SLICE_X68Y131.A1     net (fanout=1)     e  1.818   U14_BTC/lut2204_264
    SLICE_X68Y131.A      Tilo                  0.068   U14_BTC/lut2483_536
                                                       U14_BTC/lut2205_265
    SLICE_X62Y124.B4     net (fanout=1)     e  0.959   U14_BTC/lut2205_265
    SLICE_X62Y124.B      Tilo                  0.068   LAD_OUT_4_OBUF
                                                       U14_BTC/lut2206_266
    SLICE_X62Y124.A2     net (fanout=1)     e  0.466   U14_BTC/lut2206_266
    SLICE_X62Y124.CLK    Tas                   0.073   LAD_OUT_4_OBUF
                                                       U14_BTC/lut2234_294
                                                       U14_BTC/lad_out_4
    -------------------------------------------------  ---------------------------
    Total                                      7.473ns (2.350ns logic, 5.123ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.178ns (data path - clock path skew + uncertainty)
  Source:               U_DDC_Digital_gain_L/max_iq_reg_20 (FF)
  Destination:          U14_BTC/lad_out_4 (FF)
  Data Path Delay:      4.998ns (Levels of Logic = 5)
  Clock Path Skew:      0.980ns (4.065 - 3.085)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Fast Process Corner: U_DDC_Digital_gain_L/max_iq_reg_20 to U14_BTC/lad_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y169.AQ     Tcko                  0.143   max_ddc_L<23>
                                                       U_DDC_Digital_gain_L/max_iq_reg_20
    SLICE_X86Y140.C2     net (fanout=1)     e  1.453   max_ddc_L<20>
    SLICE_X86Y140.CMUX   Tilo                  0.092   U14_BTC/lut2200_260
                                                       U14_BTC/lut2201_261
    SLICE_X68Y131.B2     net (fanout=1)     e  1.247   U14_BTC/lut2201_261
    SLICE_X68Y131.B      Tilo                  0.043   U14_BTC/lut2483_536
                                                       U14_BTC/lut2203_263
    SLICE_X68Y131.A2     net (fanout=1)     e  0.478   U14_BTC/lut2203_263
    SLICE_X68Y131.A      Tilo                  0.043   U14_BTC/lut2483_536
                                                       U14_BTC/lut2205_265
    SLICE_X62Y124.B4     net (fanout=1)     e  0.959   U14_BTC/lut2205_265
    SLICE_X62Y124.B      Tilo                  0.043   LAD_OUT_4_OBUF
                                                       U14_BTC/lut2206_266
    SLICE_X62Y124.A2     net (fanout=1)     e  0.466   U14_BTC/lut2206_266
    SLICE_X62Y124.CLK    Tas                   0.031   LAD_OUT_4_OBUF
                                                       U14_BTC/lut2234_294
                                                       U14_BTC/lad_out_4
    -------------------------------------------------  ---------------------------
    Total                                      4.998ns (0.395ns logic, 4.603ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.343ns (data path - clock path skew + uncertainty)
  Source:               U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_41 (FF)
  Destination:          U14_BTC/lad_out_4 (FF)
  Data Path Delay:      4.163ns (Levels of Logic = 4)
  Clock Path Skew:      0.980ns (4.065 - 3.085)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Maximum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_41 to U14_BTC/lad_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y164.CQ     Tcko                  0.121   adc_max_min_L<4>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_41
    SLICE_X68Y131.B3     net (fanout=1)     e  1.979   adc_max_min_L<4>
    SLICE_X68Y131.B      Tilo                  0.043   U14_BTC/lut2483_536
                                                       U14_BTC/lut2203_263
    SLICE_X68Y131.A2     net (fanout=1)     e  0.478   U14_BTC/lut2203_263
    SLICE_X68Y131.A      Tilo                  0.043   U14_BTC/lut2483_536
                                                       U14_BTC/lut2205_265
    SLICE_X62Y124.B4     net (fanout=1)     e  0.959   U14_BTC/lut2205_265
    SLICE_X62Y124.B      Tilo                  0.043   LAD_OUT_4_OBUF
                                                       U14_BTC/lut2206_266
    SLICE_X62Y124.A2     net (fanout=1)     e  0.466   U14_BTC/lut2206_266
    SLICE_X62Y124.CLK    Tas                   0.031   LAD_OUT_4_OBUF
                                                       U14_BTC/lut2234_294
                                                       U14_BTC/lad_out_4
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (0.281ns logic, 3.882ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_BUS_CLK_CLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_14 (SLICE_X69Y117.A6), 4 paths
--------------------------------------------------------------------------------
Delay (hold path):      0.040ns (datapath - clock path skew - uncertainty)
  Source:               U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_61 (FF)
  Destination:          U14_BTC/lad_out_14 (FF)
  Data Path Delay:      2.051ns (Levels of Logic = 2)
  Clock Path Skew:      1.851ns (4.524 - 2.673)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_61 to U14_BTC/lad_out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y157.DQ     Tcko                  0.270   adc_max_min_L<14>
                                                       U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_61
    SLICE_X69Y117.B6     net (fanout=1)     e  1.724   adc_max_min_L<14>
    SLICE_X69Y117.B      Tilo                  0.055   LAD_OUT_14_OBUF
                                                       U14_BTC/lut2623_673
    SLICE_X69Y117.A6     net (fanout=1)     e  0.110   U14_BTC/lut2623_673
    SLICE_X69Y117.CLK    Tah         (-Th)     0.108   LAD_OUT_14_OBUF
                                                       U14_BTC/lut2638_688
                                                       U14_BTC/lad_out_14
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (0.217ns logic, 1.834ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      2.394ns (datapath - clock path skew - uncertainty)
  Source:               U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_6 (FF)
  Destination:          U14_BTC/lad_out_14 (FF)
  Data Path Delay:      4.405ns (Levels of Logic = 4)
  Clock Path Skew:      1.851ns (4.524 - 2.673)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_6 to U14_BTC/lad_out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y73.DQ      Tcko                  0.307   adc_max_min_R<14>
                                                       U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_6
    SLICE_X61Y122.A3     net (fanout=1)     e  2.045   adc_max_min_R<14>
    SLICE_X61Y122.A      Tilo                  0.055   U14_BTC/lut2621_671
                                                       U14_BTC/lut2621_671
    SLICE_X61Y113.A2     net (fanout=1)     e  0.982   U14_BTC/lut2621_671
    SLICE_X61Y113.A      Tilo                  0.055   U14_BTC/CLK_REG<14>
                                                       U14_BTC/lut2622_672
    SLICE_X69Y117.B4     net (fanout=1)     e  0.904   U14_BTC/lut2622_672
    SLICE_X69Y117.B      Tilo                  0.055   LAD_OUT_14_OBUF
                                                       U14_BTC/lut2623_673
    SLICE_X69Y117.A6     net (fanout=1)     e  0.110   U14_BTC/lut2623_673
    SLICE_X69Y117.CLK    Tah         (-Th)     0.108   LAD_OUT_14_OBUF
                                                       U14_BTC/lut2638_688
                                                       U14_BTC/lad_out_14
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (0.364ns logic, 4.041ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      2.547ns (datapath - clock path skew - uncertainty)
  Source:               U_DDC_Digital_gain_L/max_iq_reg_14 (FF)
  Destination:          U14_BTC/lad_out_14 (FF)
  Data Path Delay:      4.558ns (Levels of Logic = 4)
  Clock Path Skew:      1.851ns (4.524 - 2.673)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Slow Process Corner: U_DDC_Digital_gain_L/max_iq_reg_14 to U14_BTC/lad_out_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y168.CQ     Tcko                  0.270   max_ddc_L<15>
                                                       U_DDC_Digital_gain_L/max_iq_reg_14
    SLICE_X87Y133.A2     net (fanout=1)     e  1.887   max_ddc_L<14>
    SLICE_X87Y133.A      Tilo                  0.055   U14_BTC/lut2513_566
                                                       U14_BTC/lut2611_661
    SLICE_X69Y128.C1     net (fanout=1)     e  1.239   U14_BTC/lut2611_661
    SLICE_X69Y128.C      Tilo                  0.055   U14_BTC/lut2612_662
                                                       U14_BTC/lut2612_662
    SLICE_X69Y117.B3     net (fanout=1)     e  0.995   U14_BTC/lut2612_662
    SLICE_X69Y117.B      Tilo                  0.055   LAD_OUT_14_OBUF
                                                       U14_BTC/lut2623_673
    SLICE_X69Y117.A6     net (fanout=1)     e  0.110   U14_BTC/lut2623_673
    SLICE_X69Y117.CLK    Tah         (-Th)     0.108   LAD_OUT_14_OBUF
                                                       U14_BTC/lut2638_688
                                                       U14_BTC/lad_out_14
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (0.327ns logic, 4.231ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_11 (SLICE_X66Y115.A4), 3 paths
--------------------------------------------------------------------------------
Delay (hold path):      0.607ns (datapath - clock path skew - uncertainty)
  Source:               U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_31 (FF)
  Destination:          U14_BTC/lad_out_11 (FF)
  Data Path Delay:      2.618ns (Levels of Logic = 2)
  Clock Path Skew:      1.851ns (4.524 - 2.673)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_31 to U14_BTC/lad_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y157.AQ     Tcko                  0.270   adc_max_min_L<14>
                                                       U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_31
    SLICE_X66Y132.C6     net (fanout=1)     e  1.300   adc_max_min_L<11>
    SLICE_X66Y132.C      Tilo                  0.055   U14_BTC/CTRL<8>
                                                       U14_BTC/lut2510_563
    SLICE_X66Y115.A4     net (fanout=1)     e  1.101   U14_BTC/lut2510_563
    SLICE_X66Y115.CLK    Tah         (-Th)     0.108   LAD_OUT_11_OBUF
                                                       U14_BTC/lut2519_572
                                                       U14_BTC/lad_out_11
    -------------------------------------------------  ---------------------------
    Total                                      2.618ns (0.217ns logic, 2.401ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      3.448ns (datapath - clock path skew - uncertainty)
  Source:               U_DDC_Digital_gain_L/max_iq_reg_11 (FF)
  Destination:          U14_BTC/lad_out_11 (FF)
  Data Path Delay:      5.459ns (Levels of Logic = 5)
  Clock Path Skew:      1.851ns (4.524 - 2.673)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Slow Process Corner: U_DDC_Digital_gain_L/max_iq_reg_11 to U14_BTC/lad_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y168.DQ     Tcko                  0.307   max_ddc_L<11>
                                                       U_DDC_Digital_gain_L/max_iq_reg_11
    SLICE_X84Y138.B3     net (fanout=1)     e  1.607   max_ddc_L<11>
    SLICE_X84Y138.B      Tilo                  0.055   U14_BTC/lut2255_314
                                                       U14_BTC/lut2504_557
    SLICE_X84Y138.A2     net (fanout=1)     e  0.478   U14_BTC/lut2504_557
    SLICE_X84Y138.A      Tilo                  0.055   U14_BTC/lut2255_314
                                                       U14_BTC/lut2505_558
    SLICE_X66Y132.D2     net (fanout=1)     e  1.390   U14_BTC/lut2505_558
    SLICE_X66Y132.D      Tilo                  0.055   U14_BTC/CTRL<8>
                                                       U14_BTC/lut2509_562
    SLICE_X66Y132.C2     net (fanout=1)     e  0.464   U14_BTC/lut2509_562
    SLICE_X66Y132.C      Tilo                  0.055   U14_BTC/CTRL<8>
                                                       U14_BTC/lut2510_563
    SLICE_X66Y115.A4     net (fanout=1)     e  1.101   U14_BTC/lut2510_563
    SLICE_X66Y115.CLK    Tah         (-Th)     0.108   LAD_OUT_11_OBUF
                                                       U14_BTC/lut2519_572
                                                       U14_BTC/lad_out_11
    -------------------------------------------------  ---------------------------
    Total                                      5.459ns (0.419ns logic, 5.040ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Delay (hold path):      4.785ns (datapath - clock path skew - uncertainty)
  Source:               U_DDC_Digital_gain_L/max_iq_reg_27 (FF)
  Destination:          U14_BTC/lad_out_11 (FF)
  Data Path Delay:      6.796ns (Levels of Logic = 6)
  Clock Path Skew:      1.851ns (4.524 - 2.673)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Slow Process Corner: U_DDC_Digital_gain_L/max_iq_reg_27 to U14_BTC/lad_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y170.DQ     Tcko                  0.270   max_ddc_L<27>
                                                       U_DDC_Digital_gain_L/max_iq_reg_27
    SLICE_X71Y143.A3     net (fanout=1)     e  1.715   max_ddc_L<27>
    SLICE_X71Y143.A      Tilo                  0.055   U14_BTC/lut2507_560
                                                       U14_BTC/lut2503_556
    SLICE_X84Y138.B2     net (fanout=1)     e  1.211   U14_BTC/lut2503_556
    SLICE_X84Y138.B      Tilo                  0.055   U14_BTC/lut2255_314
                                                       U14_BTC/lut2504_557
    SLICE_X84Y138.A2     net (fanout=1)     e  0.478   U14_BTC/lut2504_557
    SLICE_X84Y138.A      Tilo                  0.055   U14_BTC/lut2255_314
                                                       U14_BTC/lut2505_558
    SLICE_X66Y132.D2     net (fanout=1)     e  1.390   U14_BTC/lut2505_558
    SLICE_X66Y132.D      Tilo                  0.055   U14_BTC/CTRL<8>
                                                       U14_BTC/lut2509_562
    SLICE_X66Y132.C2     net (fanout=1)     e  0.464   U14_BTC/lut2509_562
    SLICE_X66Y132.C      Tilo                  0.055   U14_BTC/CTRL<8>
                                                       U14_BTC/lut2510_563
    SLICE_X66Y115.A4     net (fanout=1)     e  1.101   U14_BTC/lut2510_563
    SLICE_X66Y115.CLK    Tah         (-Th)     0.108   LAD_OUT_11_OBUF
                                                       U14_BTC/lut2519_572
                                                       U14_BTC/lad_out_11
    -------------------------------------------------  ---------------------------
    Total                                      6.796ns (0.437ns logic, 6.359ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------

Paths for end point U14_BTC/lad_out_11 (SLICE_X66Y115.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.925ns (datapath - clock path skew - uncertainty)
  Source:               U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_3 (FF)
  Destination:          U14_BTC/lad_out_11 (FF)
  Data Path Delay:      2.936ns (Levels of Logic = 2)
  Clock Path Skew:      1.851ns (4.524 - 2.673)
  Source Clock:         clk_300M rising
  Destination Clock:    BUS_CLK_BUFGP rising
  Clock Uncertainty:    0.160ns

  Clock Uncertainty:          0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.099ns

  Minimum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_3 to U14_BTC/lad_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y73.AQ      Tcko                  0.307   adc_max_min_R<14>
                                                       U1_adc_if_check_snap/U_adc_max_detect_4_cores/comparator_lv2_3
    SLICE_X63Y111.A6     net (fanout=1)     e  1.695   adc_max_min_R<11>
    SLICE_X63Y111.A      Tilo                  0.055   U14_BTC/lut2085_148
                                                       U14_BTC/lut2499_552
    SLICE_X66Y115.A3     net (fanout=1)     e  0.987   U14_BTC/lut2499_552
    SLICE_X66Y115.CLK    Tah         (-Th)     0.108   LAD_OUT_11_OBUF
                                                       U14_BTC/lut2519_572
                                                       U14_BTC/lad_out_11
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (0.254ns logic, 2.682ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_30M = PERIOD TIMEGRP "CLK_30M" 33.333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  12.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_30M = PERIOD TIMEGRP "CLK_30M" 33.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 20.833ns (period - min period limit)
  Period: 33.333ns
  Min period limit: 12.500ns (80.000MHz) (Tmon_DCLK)
  Physical resource: U13/SYSMON_INST/DCLK
  Logical resource: U13/SYSMON_INST/DCLK
  Location pin: SYSMON_X0Y0.DCLK
  Clock network: clk_30M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_CLK_CLK_30M_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_CLK_30M_CLK_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_150M = PERIOD TIMEGRP "CLK_150M" 6.666 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.805ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_150M = PERIOD TIMEGRP "CLK_150M" 6.666 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.861ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Logical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Location pin: DSP48_X5Y54.CLK
  Clock network: clk_150M
--------------------------------------------------------------------------------
Slack: 2.861ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK
  Logical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK
  Location pin: DSP48_X4Y52.CLK
  Clock network: clk_150M
--------------------------------------------------------------------------------
Slack: 2.861ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Logical resource: U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Location pin: DSP48_X3Y56.CLK
  Clock network: clk_150M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_CLK_150M = MAXDELAY FROM TIMEGRP "SYS_CLK" TO TIMEGRP 
"CLK_150M" 6.666         ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 109 paths analyzed, 109 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.599ns.
--------------------------------------------------------------------------------

Paths for end point U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8 (SLICE_X64Y207.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB (RAM)
  Destination:          U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.408ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (5.426 - 5.431)
  Source Clock:         clk_300M rising at 3.333ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB to U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y207.BMUX   Tshcko                1.492   U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<11>
                                                       U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB
    SLICE_X64Y207.AX     net (fanout=1)     e  0.901   U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<8>
    SLICE_X64Y207.CLK    Tdick                 0.015   data_L_q<11>
                                                       U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_8
    -------------------------------------------------  ---------------------------
    Total                                      2.408ns (1.507ns logic, 0.901ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10 (SLICE_X64Y207.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC (RAM)
  Destination:          U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.397ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (5.426 - 5.431)
  Source Clock:         clk_300M rising at 3.333ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC to U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y207.CMUX   Tshcko                1.493   U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<11>
                                                       U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC
    SLICE_X64Y207.CX     net (fanout=1)     e  0.889   U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<10>
    SLICE_X64Y207.CLK    Tdick                 0.015   data_L_q<11>
                                                       U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_10
    -------------------------------------------------  ---------------------------
    Total                                      2.397ns (1.508ns logic, 0.889ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 (SLICE_X69Y207.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB (RAM)
  Destination:          U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.307ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (5.426 - 5.431)
  Source Clock:         clk_300M rising at 3.333ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB to U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y206.BMUX   Tshcko                1.492   U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<5>
                                                       U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB
    SLICE_X69Y207.CX     net (fanout=1)     e  0.781   U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<2>
    SLICE_X69Y207.CLK    Tdick                 0.034   data_L_q<3>
                                                       U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    -------------------------------------------------  ---------------------------
    Total                                      2.307ns (1.526ns logic, 0.781ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_CLK_CLK_150M = MAXDELAY FROM TIMEGRP "SYS_CLK" TO TIMEGRP "CLK_150M" 6.666         ns;
--------------------------------------------------------------------------------

Paths for end point U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X76Y200.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.002ns (5.374 - 5.372)
  Source Clock:         clk_300M rising at 6.666ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y199.AQ     Tcko                  0.098   U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X76Y200.AX     net (fanout=1)     e  0.244   U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X76Y200.CLK    Tckdi       (-Th)     0.076   U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       U2_ddc_data_fifo/FIFO_L_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.022ns logic, 0.244ns route)
                                                       (8.3% logic, 91.7% route)
--------------------------------------------------------------------------------

Paths for end point U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X40Y54.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.002ns (5.374 - 5.372)
  Source Clock:         clk_300M rising at 6.666ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y55.AQ      Tcko                  0.115   U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X40Y54.AX      net (fanout=1)     e  0.244   U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X40Y54.CLK     Tckdi       (-Th)     0.089   U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.026ns logic, 0.244ns route)
                                                       (9.6% logic, 90.4% route)
--------------------------------------------------------------------------------

Paths for end point U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X40Y54.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.002ns (5.374 - 5.372)
  Source Clock:         clk_300M rising at 6.666ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y55.BQ      Tcko                  0.115   U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X40Y54.CX      net (fanout=1)     e  0.245   U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>
    SLICE_X40Y54.CLK     Tckdi       (-Th)     0.089   U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.026ns logic, 0.245ns route)
                                                       (9.6% logic, 90.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U12_clock_generator_clkout1 = PERIOD TIMEGRP 
"U12_clock_generator_clkout1"         TS_v6_emac_gmii_core_clk_in / 5 HIGH 50% 
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2796 paths analyzed, 2012 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.015ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync (SLICE_X135Y108.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync (FF)
  Requirement:          2.000ns
  Data Path Delay:      0.754ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (5.426 - 5.431)
  Source Clock:         U12/gtx_clk_bufg rising at 8.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.244ns

  Clock Uncertainty:          0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.238ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y105.DQ    Tcko                  0.337   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_in
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle
    SLICE_X135Y108.AX    net (fanout=2)     e  0.383   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_in
    SLICE_X135Y108.CLK   Tdick                 0.034   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync1
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.754ns (0.371ns logic, 0.383ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point U12/axi_lite_controller/serial_response (OLOGIC_X2Y115.D1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/axi_lite_controller/axi_state_FSM_FFd1 (FF)
  Destination:          U12/axi_lite_controller/serial_response (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.478ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/s_axi_aclk rising at 0.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.124ns

  Clock Uncertainty:          0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.238ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/axi_lite_controller/axi_state_FSM_FFd1 to U12/axi_lite_controller/serial_response
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y117.AMUX  Tshcko                0.465   U12/axi_lite_controller/axi_state_FSM_FFd4
                                                       U12/axi_lite_controller/axi_state_FSM_FFd1
    SLICE_X135Y113.B2    net (fanout=15)    e  0.832   U12/axi_lite_controller/axi_state_FSM_FFd1
    SLICE_X135Y113.BMUX  Tilo                  0.197   U12/axi_lite_controller/axi_wr_data<31>
                                                       U12/axi_lite_controller/lut277_10004
    OLOGIC_X2Y115.D1     net (fanout=1)     e  1.448   U12/axi_lite_controller/lut277_10004
    OLOGIC_X2Y115.CLK    Todck                 0.536   serial_response_OBUF
                                                       U12/axi_lite_controller/serial_response
    -------------------------------------------------  ---------------------------
    Total                                      3.478ns (1.198ns logic, 2.280ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/axi_lite_controller/axi_state_FSM_FFd3 (FF)
  Destination:          U12/axi_lite_controller/serial_response (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/s_axi_aclk rising at 0.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.124ns

  Clock Uncertainty:          0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.238ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/axi_lite_controller/axi_state_FSM_FFd3 to U12/axi_lite_controller/serial_response
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y117.AQ    Tcko                  0.381   U12/axi_lite_controller/axi_state_FSM_FFd4
                                                       U12/axi_lite_controller/axi_state_FSM_FFd3
    SLICE_X135Y113.B1    net (fanout=15)    e  0.715   U12/axi_lite_controller/axi_state_FSM_FFd3
    SLICE_X135Y113.BMUX  Tilo                  0.197   U12/axi_lite_controller/axi_wr_data<31>
                                                       U12/axi_lite_controller/lut277_10004
    OLOGIC_X2Y115.D1     net (fanout=1)     e  1.448   U12/axi_lite_controller/lut277_10004
    OLOGIC_X2Y115.CLK    Todck                 0.536   serial_response_OBUF
                                                       U12/axi_lite_controller/serial_response
    -------------------------------------------------  ---------------------------
    Total                                      3.277ns (1.114ns logic, 2.163ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/axi_lite_controller/axi_state_FSM_FFd2 (FF)
  Destination:          U12/axi_lite_controller/serial_response (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.261ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/s_axi_aclk rising at 0.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.124ns

  Clock Uncertainty:          0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.238ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/axi_lite_controller/axi_state_FSM_FFd2 to U12/axi_lite_controller/serial_response
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y117.AQ    Tcko                  0.381   U12/axi_lite_controller/start_access
                                                       U12/axi_lite_controller/axi_state_FSM_FFd2
    SLICE_X135Y113.B3    net (fanout=15)    e  0.710   U12/axi_lite_controller/axi_state_FSM_FFd2
    SLICE_X135Y113.BMUX  Tilo                  0.186   U12/axi_lite_controller/axi_wr_data<31>
                                                       U12/axi_lite_controller/lut277_10004
    OLOGIC_X2Y115.D1     net (fanout=1)     e  1.448   U12/axi_lite_controller/lut277_10004
    OLOGIC_X2Y115.CLK    Todck                 0.536   serial_response_OBUF
                                                       U12/axi_lite_controller/serial_response
    -------------------------------------------------  ---------------------------
    Total                                      3.261ns (1.103ns logic, 2.158ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2 (SLICE_X143Y104.A3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_9 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.180ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/s_axi_aclk rising at 0.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.124ns

  Clock Uncertainty:          0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.238ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_9 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y112.BQ    Tcko                  0.381   U12/v6emac_fifo_block/v6emac_block/bus2ip_addr<9>
                                                       U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_9
    SLICE_X140Y114.D4    net (fanout=4)     e  0.640   U12/v6emac_fifo_block/v6emac_block/bus2ip_addr<9>
    SLICE_X140Y114.D     Tilo                  0.068   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/bus2ip_cs_reg
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2970_6985
    SLICE_X140Y114.C5    net (fanout=4)     e  0.318   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2970_6985
    SLICE_X140Y114.C     Tilo                  0.068   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/bus2ip_cs_reg
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2971_6986
    SLICE_X143Y106.C3    net (fanout=4)     e  0.877   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2971_6986
    SLICE_X143Y106.CMUX  Tilo                  0.179   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr<46>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5152_7848
    SLICE_X143Y104.A3    net (fanout=8)     e  0.576   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5152_7848
    SLICE_X143Y104.CLK   Tas                   0.073   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr<7>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5231_7880
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.180ns (0.769ns logic, 2.411ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_10 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.066ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/s_axi_aclk rising at 0.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.124ns

  Clock Uncertainty:          0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.238ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_10 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y116.DQ    Tcko                  0.337   U12/v6emac_fifo_block/v6emac_block/bus2ip_addr<10>
                                                       U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_10
    SLICE_X140Y114.D5    net (fanout=4)     e  0.570   U12/v6emac_fifo_block/v6emac_block/bus2ip_addr<10>
    SLICE_X140Y114.D     Tilo                  0.068   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/bus2ip_cs_reg
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2970_6985
    SLICE_X140Y114.C5    net (fanout=4)     e  0.318   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2970_6985
    SLICE_X140Y114.C     Tilo                  0.068   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/bus2ip_cs_reg
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2971_6986
    SLICE_X143Y106.C3    net (fanout=4)     e  0.877   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2971_6986
    SLICE_X143Y106.CMUX  Tilo                  0.179   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr<46>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5152_7848
    SLICE_X143Y104.A3    net (fanout=8)     e  0.576   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5152_7848
    SLICE_X143Y104.CLK   Tas                   0.073   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr<7>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5231_7880
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.066ns (0.725ns logic, 2.341ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_4 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.735ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/s_axi_aclk rising at 0.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.124ns

  Clock Uncertainty:          0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.238ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_4 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y116.DMUX  Tshcko                0.422   U12/v6emac_fifo_block/v6emac_block/bus2ip_addr<10>
                                                       U12/v6emac_fifo_block/v6emac_block/axi_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_4
    SLICE_X140Y114.C4    net (fanout=7)     e  0.540   U12/v6emac_fifo_block/v6emac_block/bus2ip_addr<4>
    SLICE_X140Y114.C     Tilo                  0.068   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/bus2ip_cs_reg
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2971_6986
    SLICE_X143Y106.C3    net (fanout=4)     e  0.877   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut2971_6986
    SLICE_X143Y106.CMUX  Tilo                  0.179   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr<46>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5152_7848
    SLICE_X143Y104.A3    net (fanout=8)     e  0.576   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5152_7848
    SLICE_X143Y104.CLK   Tas                   0.073   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr<7>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut5231_7880
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/G_HAS_IPIF.ipic_host_shim/pause_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (0.742ns logic, 1.993ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U12_clock_generator_clkout1 = PERIOD TIMEGRP "U12_clock_generator_clkout1"
        TS_v6_emac_gmii_core_clk_in / 5 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP (SLICE_X148Y112.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.100ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/s_axi_aclk rising at 10.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y112.BQ    Tcko                  0.098   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4
    SLICE_X148Y112.D6    net (fanout=128)   e  0.128   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4
    SLICE_X148Y112.CLK   Tah         (-Th)     0.126   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<5>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.100ns (-0.028ns logic, 0.128ns route)
                                                       (-28.0% logic, 128.0% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP (SLICE_X148Y112.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.100ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/s_axi_aclk rising at 10.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y112.BQ    Tcko                  0.098   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4
    SLICE_X148Y112.D6    net (fanout=128)   e  0.128   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4
    SLICE_X148Y112.CLK   Tah         (-Th)     0.126   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<5>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[4].header_field_dist_ram/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.100ns (-0.028ns logic, 0.128ns route)
                                                       (-28.0% logic, 128.0% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP (SLICE_X148Y112.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.100ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/s_axi_aclk rising at 10.000ns
  Destination Clock:    U12/s_axi_aclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4 to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X149Y112.BQ    Tcko                  0.098   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4
    SLICE_X148Y112.D6    net (fanout=128)   e  0.128   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/ram_addr_4
    SLICE_X148Y112.CLK   Tah         (-Th)     0.126   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/expected_mac_data<5>
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[2].configurable_addresses/byte_wide_ram[5].header_field_dist_ram/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.100ns (-0.028ns logic, 0.128ns route)
                                                       (-28.0% logic, 128.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U12_clock_generator_clkout1 = PERIOD TIMEGRP "U12_clock_generator_clkout1"
        TS_v6_emac_gmii_core_clk_in / 5 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 8.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<1>/CLK
  Logical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/CLK
  Location pin: SLICE_X144Y109.CLK
  Clock network: U12/s_axi_aclk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<1>/CLK
  Logical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/SP/CLK
  Location pin: SLICE_X144Y109.CLK
  Clock network: U12/s_axi_aclk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/expected_mac_data<1>/CLK
  Logical resource: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/ADDRGEN.FILTERGEN8.addr_filter_top/address_filter_inst/address_filters[1].configurable_addresses/byte_wide_ram[0].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X144Y109.CLK
  Clock network: U12/s_axi_aclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U12_clock_generator_clkout0 = PERIOD TIMEGRP 
"U12_clock_generator_clkout0"         TS_v6_emac_gmii_core_clk_in / 6.25 HIGH 
50% INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1563870 paths analyzed, 2558 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.122ns.
--------------------------------------------------------------------------------

Paths for end point U12/basic_pat_gen/axi_pat_gen/tdata_3 (SLICE_X100Y119.B3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/RAM_BUFFER/RAM_ethernet/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U12/basic_pat_gen/axi_pat_gen/tdata_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.001ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/RAM_BUFFER/RAM_ethernet/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to U12/basic_pat_gen/axi_pat_gen/tdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X7Y30.DOBDO1  Trcko_DOB             2.073   U12/RAM_BUFFER/RAM_ethernet/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       U12/RAM_BUFFER/RAM_ethernet/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X97Y120.D6     net (fanout=1)     e  2.907   U12/dout<3>
    SLICE_X97Y120.D      Tilo                  0.068   U12/basic_pat_gen/axi_pat_gen/lut3058_9459
                                                       U12/basic_pat_gen/axi_pat_gen/lut3058_9459
    SLICE_X97Y120.C6     net (fanout=1)     e  0.110   U12/basic_pat_gen/axi_pat_gen/lut3058_9459
    SLICE_X97Y120.C      Tilo                  0.068   U12/basic_pat_gen/axi_pat_gen/lut3058_9459
                                                       U12/basic_pat_gen/axi_pat_gen/lut3059_9460
    SLICE_X100Y119.B3    net (fanout=1)     e  0.747   U12/basic_pat_gen/axi_pat_gen/lut3059_9460
    SLICE_X100Y119.CLK   Tas                   0.028   U12/basic_pat_gen/mux_tdata<3>
                                                       U12/basic_pat_gen/axi_pat_gen/lut3060_9461
                                                       U12/basic_pat_gen/axi_pat_gen/tdata_3
    -------------------------------------------------  ---------------------------
    Total                                      6.001ns (2.237ns logic, 3.764ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3 (FF)
  Destination:          U12/basic_pat_gen/axi_pat_gen/tdata_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.224ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3 to U12/basic_pat_gen/axi_pat_gen/tdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y119.AQ     Tcko                  0.337   U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3
                                                       U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3
    SLICE_X89Y103.A3     net (fanout=24)    e  1.503   U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3
    SLICE_X89Y103.A      Tilo                  0.068   U12/basic_pat_gen/axi_pat_gen/lut482_8736
                                                       U12/basic_pat_gen/axi_pat_gen/lut3056_9457
    SLICE_X89Y103.C2     net (fanout=1)     e  0.577   U12/basic_pat_gen/axi_pat_gen/lut3056_9457
    SLICE_X89Y103.CMUX   Tilo                  0.191   U12/basic_pat_gen/axi_pat_gen/lut482_8736
                                                       U12/basic_pat_gen/axi_pat_gen/lut3057_9458
    SLICE_X97Y120.D3     net (fanout=1)     e  1.527   U12/basic_pat_gen/axi_pat_gen/lut3057_9458
    SLICE_X97Y120.D      Tilo                  0.068   U12/basic_pat_gen/axi_pat_gen/lut3058_9459
                                                       U12/basic_pat_gen/axi_pat_gen/lut3058_9459
    SLICE_X97Y120.C6     net (fanout=1)     e  0.110   U12/basic_pat_gen/axi_pat_gen/lut3058_9459
    SLICE_X97Y120.C      Tilo                  0.068   U12/basic_pat_gen/axi_pat_gen/lut3058_9459
                                                       U12/basic_pat_gen/axi_pat_gen/lut3059_9460
    SLICE_X100Y119.B3    net (fanout=1)     e  0.747   U12/basic_pat_gen/axi_pat_gen/lut3059_9460
    SLICE_X100Y119.CLK   Tas                   0.028   U12/basic_pat_gen/mux_tdata<3>
                                                       U12/basic_pat_gen/axi_pat_gen/lut3060_9461
                                                       U12/basic_pat_gen/axi_pat_gen/tdata_3
    -------------------------------------------------  ---------------------------
    Total                                      5.224ns (0.760ns logic, 4.464ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2 (FF)
  Destination:          U12/basic_pat_gen/axi_pat_gen/tdata_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.219ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2 to U12/basic_pat_gen/axi_pat_gen/tdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y118.AQ     Tcko                  0.337   U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2
                                                       U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2
    SLICE_X89Y103.A2     net (fanout=26)    e  1.498   U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2
    SLICE_X89Y103.A      Tilo                  0.068   U12/basic_pat_gen/axi_pat_gen/lut482_8736
                                                       U12/basic_pat_gen/axi_pat_gen/lut3056_9457
    SLICE_X89Y103.C2     net (fanout=1)     e  0.577   U12/basic_pat_gen/axi_pat_gen/lut3056_9457
    SLICE_X89Y103.CMUX   Tilo                  0.191   U12/basic_pat_gen/axi_pat_gen/lut482_8736
                                                       U12/basic_pat_gen/axi_pat_gen/lut3057_9458
    SLICE_X97Y120.D3     net (fanout=1)     e  1.527   U12/basic_pat_gen/axi_pat_gen/lut3057_9458
    SLICE_X97Y120.D      Tilo                  0.068   U12/basic_pat_gen/axi_pat_gen/lut3058_9459
                                                       U12/basic_pat_gen/axi_pat_gen/lut3058_9459
    SLICE_X97Y120.C6     net (fanout=1)     e  0.110   U12/basic_pat_gen/axi_pat_gen/lut3058_9459
    SLICE_X97Y120.C      Tilo                  0.068   U12/basic_pat_gen/axi_pat_gen/lut3058_9459
                                                       U12/basic_pat_gen/axi_pat_gen/lut3059_9460
    SLICE_X100Y119.B3    net (fanout=1)     e  0.747   U12/basic_pat_gen/axi_pat_gen/lut3059_9460
    SLICE_X100Y119.CLK   Tas                   0.028   U12/basic_pat_gen/mux_tdata<3>
                                                       U12/basic_pat_gen/axi_pat_gen/lut3060_9461
                                                       U12/basic_pat_gen/axi_pat_gen/tdata_3
    -------------------------------------------------  ---------------------------
    Total                                      5.219ns (0.760ns logic, 4.459ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point U12/basic_pat_gen/axi_pat_gen/sys_byte_1 (SLICE_X87Y97.A6), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/RAM_BUFFER/cnt_page_read_1 (FF)
  Destination:          U12/basic_pat_gen/axi_pat_gen/sys_byte_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.656ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/RAM_BUFFER/cnt_page_read_1 to U12/basic_pat_gen/axi_pat_gen/sys_byte_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y155.BQ    Tcko                  0.381   U12/page_read<3>
                                                       U12/RAM_BUFFER/cnt_page_read_1
    SLICE_X85Y94.A2      net (fanout=12)    e  3.948   U12/page_read<1>
    SLICE_X85Y94.A       Tilo                  0.068   U12/basic_pat_gen/axi_pat_gen/lut508_8735
                                                       U12/basic_pat_gen/axi_pat_gen/][53_8738
    SLICE_X85Y94.D6      net (fanout=1)     e  0.359   U12/basic_pat_gen/axi_pat_gen/][53_8738
    SLICE_X85Y94.CMUX    Topdc                 0.348   U12/basic_pat_gen/axi_pat_gen/lut508_8735
                                                       U12/basic_pat_gen/axi_pat_gen/_n0624<1>6_F
                                                       U12/basic_pat_gen/axi_pat_gen/_n0624<1>6
    SLICE_X87Y97.A6      net (fanout=1)     e  0.479   U12/basic_pat_gen/axi_pat_gen/_n0624<1>7
    SLICE_X87Y97.CLK     Tas                   0.073   U12/basic_pat_gen/axi_pat_gen/sys_byte<1>
                                                       U12/basic_pat_gen/axi_pat_gen/][1562_8829
                                                       U12/basic_pat_gen/axi_pat_gen/sys_byte_1
    -------------------------------------------------  ---------------------------
    Total                                      5.656ns (0.870ns logic, 4.786ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3 (FF)
  Destination:          U12/basic_pat_gen/axi_pat_gen/sys_byte_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3 to U12/basic_pat_gen/axi_pat_gen/sys_byte_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y119.AQ     Tcko                  0.337   U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3
                                                       U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3
    SLICE_X89Y103.C4     net (fanout=24)    e  1.380   U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd3
    SLICE_X89Y103.C      Tilo                  0.068   U12/basic_pat_gen/axi_pat_gen/lut482_8736
                                                       U12/basic_pat_gen/axi_pat_gen/lut482_8736
    SLICE_X85Y94.A4      net (fanout=10)    e  0.853   U12/basic_pat_gen/axi_pat_gen/lut482_8736
    SLICE_X85Y94.A       Tilo                  0.068   U12/basic_pat_gen/axi_pat_gen/lut508_8735
                                                       U12/basic_pat_gen/axi_pat_gen/][53_8738
    SLICE_X85Y94.D6      net (fanout=1)     e  0.359   U12/basic_pat_gen/axi_pat_gen/][53_8738
    SLICE_X85Y94.CMUX    Topdc                 0.348   U12/basic_pat_gen/axi_pat_gen/lut508_8735
                                                       U12/basic_pat_gen/axi_pat_gen/_n0624<1>6_F
                                                       U12/basic_pat_gen/axi_pat_gen/_n0624<1>6
    SLICE_X87Y97.A6      net (fanout=1)     e  0.479   U12/basic_pat_gen/axi_pat_gen/_n0624<1>7
    SLICE_X87Y97.CLK     Tas                   0.073   U12/basic_pat_gen/axi_pat_gen/sys_byte<1>
                                                       U12/basic_pat_gen/axi_pat_gen/][1562_8829
                                                       U12/basic_pat_gen/axi_pat_gen/sys_byte_1
    -------------------------------------------------  ---------------------------
    Total                                      3.965ns (0.894ns logic, 3.071ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2 (FF)
  Destination:          U12/basic_pat_gen/axi_pat_gen/sys_byte_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.798ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2 to U12/basic_pat_gen/axi_pat_gen/sys_byte_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y118.AQ     Tcko                  0.337   U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2
                                                       U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2
    SLICE_X89Y103.C5     net (fanout=26)    e  1.213   U12/basic_pat_gen/axi_pat_gen/gen_state_FSM_FFd2
    SLICE_X89Y103.C      Tilo                  0.068   U12/basic_pat_gen/axi_pat_gen/lut482_8736
                                                       U12/basic_pat_gen/axi_pat_gen/lut482_8736
    SLICE_X85Y94.A4      net (fanout=10)    e  0.853   U12/basic_pat_gen/axi_pat_gen/lut482_8736
    SLICE_X85Y94.A       Tilo                  0.068   U12/basic_pat_gen/axi_pat_gen/lut508_8735
                                                       U12/basic_pat_gen/axi_pat_gen/][53_8738
    SLICE_X85Y94.D6      net (fanout=1)     e  0.359   U12/basic_pat_gen/axi_pat_gen/][53_8738
    SLICE_X85Y94.CMUX    Topdc                 0.348   U12/basic_pat_gen/axi_pat_gen/lut508_8735
                                                       U12/basic_pat_gen/axi_pat_gen/_n0624<1>6_F
                                                       U12/basic_pat_gen/axi_pat_gen/_n0624<1>6
    SLICE_X87Y97.A6      net (fanout=1)     e  0.479   U12/basic_pat_gen/axi_pat_gen/_n0624<1>7
    SLICE_X87Y97.CLK     Tas                   0.073   U12/basic_pat_gen/axi_pat_gen/sys_byte<1>
                                                       U12/basic_pat_gen/axi_pat_gen/][1562_8829
                                                       U12/basic_pat_gen/axi_pat_gen/sys_byte_1
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (0.894ns logic, 2.904ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15 (SLICE_X68Y97.CIN), 107569 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/basic_pat_gen/axi_pat_gen/frame_count_0 (FF)
  Destination:          U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.649ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/basic_pat_gen/axi_pat_gen/frame_count_0 to U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y94.AQ      Tcko                  0.381   U12/basic_pat_gen/axi_pat_gen/frame_count<3>
                                                       U12/basic_pat_gen/axi_pat_gen/frame_count_0
    SLICE_X85Y97.A6      net (fanout=5)     e  0.479   U12/basic_pat_gen/axi_pat_gen/frame_count<0>
    SLICE_X85Y97.COUT    Topcya                0.409   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X85Y98.CIN     net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X85Y98.COUT    Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X85Y99.CIN     net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X85Y99.BMUX    Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X70Y100.B6     net (fanout=2)     e  0.754   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_9
    SLICE_X70Y100.COUT   Topcyb                0.404   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<11>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut<9>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<11>
    SLICE_X70Y101.CIN    net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<11>
    SLICE_X70Y101.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X70Y102.CIN    net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X70Y102.AQ     Tito_logic            0.438   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_161
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<16>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_161_rt
    SLICE_X69Y99.B5      net (fanout=2)     e  0.561   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_161
    SLICE_X69Y99.COUT    Topcyb                0.404   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>19
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut<0>17
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_18
    SLICE_X69Y100.CIN    net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>19
    SLICE_X69Y100.AMUX   Tcina                 0.213   U12/basic_pat_gen/axi_pat_gen/lut1878_9069
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_xor<0>_19
    SLICE_X68Y95.A6      net (fanout=2)     e  0.549   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_204
    SLICE_X68Y95.COUT    Topcya                0.410   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<7>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut<4>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X68Y96.CIN     net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X68Y96.COUT    Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<11>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X68Y97.CIN     net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X68Y97.CLK     Tcinck                0.140   U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_157_o_add_237_OUT_xor<15>_rt
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15
    -------------------------------------------------  ---------------------------
    Total                                      5.649ns (3.306ns logic, 2.343ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/basic_pat_gen/axi_pat_gen/frame_count_0 (FF)
  Destination:          U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.639ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/basic_pat_gen/axi_pat_gen/frame_count_0 to U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y94.AQ      Tcko                  0.381   U12/basic_pat_gen/axi_pat_gen/frame_count<3>
                                                       U12/basic_pat_gen/axi_pat_gen/frame_count_0
    SLICE_X85Y97.A6      net (fanout=5)     e  0.479   U12/basic_pat_gen/axi_pat_gen/frame_count<0>
    SLICE_X85Y97.COUT    Topcya                0.409   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X85Y98.CIN     net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X85Y98.COUT    Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X85Y99.CIN     net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X85Y99.COUT    Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X85Y100.CIN    net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X85Y100.DQ     Tito_logic            0.537   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_15
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_15_rt
    SLICE_X70Y101.D6     net (fanout=2)     e  0.565   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_15
    SLICE_X70Y101.COUT   Topcyd                0.319   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X70Y102.CIN    net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X70Y102.AQ     Tito_logic            0.438   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_161
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<16>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_161_rt
    SLICE_X69Y99.B5      net (fanout=2)     e  0.561   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_161
    SLICE_X69Y99.COUT    Topcyb                0.404   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>19
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut<0>17
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_18
    SLICE_X69Y100.CIN    net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>19
    SLICE_X69Y100.AMUX   Tcina                 0.213   U12/basic_pat_gen/axi_pat_gen/lut1878_9069
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_xor<0>_19
    SLICE_X68Y95.A6      net (fanout=2)     e  0.549   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_204
    SLICE_X68Y95.COUT    Topcya                0.410   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<7>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut<4>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X68Y96.CIN     net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X68Y96.COUT    Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<11>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X68Y97.CIN     net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X68Y97.CLK     Tcinck                0.140   U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_157_o_add_237_OUT_xor<15>_rt
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15
    -------------------------------------------------  ---------------------------
    Total                                      5.639ns (3.485ns logic, 2.154ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/basic_pat_gen/axi_pat_gen/frame_count_1 (FF)
  Destination:          U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.635ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 0.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/basic_pat_gen/axi_pat_gen/frame_count_1 to U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y94.BQ      Tcko                  0.381   U12/basic_pat_gen/axi_pat_gen/frame_count<3>
                                                       U12/basic_pat_gen/axi_pat_gen/frame_count_1
    SLICE_X85Y97.B6      net (fanout=5)     e  0.470   U12/basic_pat_gen/axi_pat_gen/frame_count<1>
    SLICE_X85Y97.COUT    Topcyb                0.404   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<3>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_lut<1>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X85Y98.CIN     net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X85Y98.COUT    Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X85Y99.CIN     net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X85Y99.BMUX    Tcinb                 0.273   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_cy<11>
    SLICE_X70Y100.B6     net (fanout=2)     e  0.754   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_9
    SLICE_X70Y100.COUT   Topcyb                0.404   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<11>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_lut<9>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<11>
    SLICE_X70Y101.CIN    net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<11>
    SLICE_X70Y101.COUT   Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X70Y102.CIN    net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<15>
    SLICE_X70Y102.AQ     Tito_logic            0.438   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_161
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd1_cy<16>
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_161_rt
    SLICE_X69Y99.B5      net (fanout=2)     e  0.561   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_161
    SLICE_X69Y99.COUT    Topcyb                0.404   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>19
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_lut<0>17
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>_18
    SLICE_X69Y100.CIN    net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_cy<0>19
    SLICE_X69Y100.AMUX   Tcina                 0.213   U12/basic_pat_gen/axi_pat_gen/lut1878_9069
                                                       U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd4_xor<0>_19
    SLICE_X68Y95.A6      net (fanout=2)     e  0.549   U12/basic_pat_gen/axi_pat_gen/ADDERTREE_INTERNAL_Madd_204
    SLICE_X68Y95.COUT    Topcya                0.410   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<7>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_lut<4>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X68Y96.CIN     net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<7>
    SLICE_X68Y96.COUT    Tbyp                  0.078   U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp<11>
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X68Y97.CIN     net (fanout=1)     e  0.000   U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<11>
    SLICE_X68Y97.CLK     Tcinck                0.140   U12/basic_pat_gen/axi_pat_gen/Madd_ipchecksum_tmp[15]_GND_157_o_add_237_OUT_xor<15>_rt
                                                       U12/basic_pat_gen/axi_pat_gen/Madd_n0479[16:0]_cy<15>
                                                       U12/basic_pat_gen/axi_pat_gen/ipchecksum_tmp_15
    -------------------------------------------------  ---------------------------
    Total                                      5.635ns (3.301ns logic, 2.334ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U12_clock_generator_clkout0 = PERIOD TIMEGRP "U12_clock_generator_clkout0"
        TS_v6_emac_gmii_core_clk_in / 6.25 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle (SLICE_X135Y105.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 8.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle to U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y105.DQ    Tcko                  0.098   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_in
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle
    SLICE_X135Y105.DX    net (fanout=2)     e  0.128   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_in
    SLICE_X135Y105.CLK   Tckdi       (-Th)     0.076   U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/sync_response/data_in
                                                       U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/U0/STATGEN.statistics_counters/response_toggle
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.022ns logic, 0.128ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point U12/basic_pat_gen/address_swap/wr_slot_2 (SLICE_X119Y128.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/basic_pat_gen/address_swap/wr_slot_1 (FF)
  Destination:          U12/basic_pat_gen/address_swap/wr_slot_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.183ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 8.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/basic_pat_gen/address_swap/wr_slot_1 to U12/basic_pat_gen/address_swap/wr_slot_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y128.BMUX  Tshcko                0.129   U12/basic_pat_gen/address_swap/wr_slot<2>
                                                       U12/basic_pat_gen/address_swap/wr_slot_1
    SLICE_X119Y128.C6    net (fanout=13)    e  0.110   U12/basic_pat_gen/address_swap/wr_slot<1>
    SLICE_X119Y128.CLK   Tah         (-Th)     0.056   U12/basic_pat_gen/address_swap/wr_slot<2>
                                                       U12/basic_pat_gen/address_swap/lut240_9555
                                                       U12/basic_pat_gen/address_swap/wr_slot_2
    -------------------------------------------------  ---------------------------
    Total                                      0.183ns (0.073ns logic, 0.110ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point U12/basic_pat_gen/axi_pat_gen/ip_count_4 (SLICE_X86Y107.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/basic_pat_gen/axi_pat_gen/ip_count_3 (FF)
  Destination:          U12/basic_pat_gen/axi_pat_gen/ip_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/gtx_clk_bufg rising at 8.000ns
  Destination Clock:    U12/gtx_clk_bufg rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/basic_pat_gen/axi_pat_gen/ip_count_3 to U12/basic_pat_gen/axi_pat_gen/ip_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y107.BMUX   Tshcko                0.129   U12/basic_pat_gen/axi_pat_gen/ip_count<4>
                                                       U12/basic_pat_gen/axi_pat_gen/ip_count_3
    SLICE_X86Y107.C6     net (fanout=14)    e  0.111   U12/basic_pat_gen/axi_pat_gen/ip_count<3>
    SLICE_X86Y107.CLK    Tah         (-Th)     0.056   U12/basic_pat_gen/axi_pat_gen/ip_count<4>
                                                       U12/basic_pat_gen/axi_pat_gen/lut2351_9309
                                                       U12/basic_pat_gen/axi_pat_gen/ip_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.184ns (0.073ns logic, 0.111ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U12_clock_generator_clkout0 = PERIOD TIMEGRP "U12_clock_generator_clkout0"
        TS_v6_emac_gmii_core_clk_in / 6.25 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Logical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Location pin: RAMB18_X8Y58.RDCLK
  Clock network: U12/gtx_clk_bufg
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Logical resource: U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/bram18_tdp_bl.bram18_tdp_bl/CLKARDCLK
  Location pin: RAMB18_X7Y58.RDCLK
  Clock network: U12/gtx_clk_bufg
--------------------------------------------------------------------------------
Slack: 5.778ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Logical resource: U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/bram18_tdp_bl.bram18_tdp_bl/CLKBWRCLK
  Location pin: RAMB18_X6Y55.CLKBWRCLK
  Clock network: U12/gtx_clk_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U12_clock_generator_clkout2 = PERIOD TIMEGRP 
"U12_clock_generator_clkout2"         TS_v6_emac_gmii_core_clk_in / 10 HIGH 50% 
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25 paths analyzed, 25 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 (SLICE_X55Y113.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.300ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/refclk_bufg rising at 0.000ns
  Destination Clock:    U12/refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.113ns

  Clock Uncertainty:          0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2 to U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y109.BQ     Tcko                  0.337   U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync
                                                       U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2
    SLICE_X55Y113.SR     net (fanout=2)     e  1.450   U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync
    SLICE_X55Y113.CLK    Tsrck                 0.513   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.300ns (0.850ns logic, 1.450ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4 (SLICE_X55Y113.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.300ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/refclk_bufg rising at 0.000ns
  Destination Clock:    U12/refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.113ns

  Clock Uncertainty:          0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2 to U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y109.BQ     Tcko                  0.337   U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync
                                                       U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2
    SLICE_X55Y113.SR     net (fanout=2)     e  1.450   U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync
    SLICE_X55Y113.CLK    Tsrck                 0.513   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.300ns (0.850ns logic, 1.450ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3 (SLICE_X55Y113.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.295ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/refclk_bufg rising at 0.000ns
  Destination Clock:    U12/refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.113ns

  Clock Uncertainty:          0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.215ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2 to U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y109.BQ     Tcko                  0.337   U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync
                                                       U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2
    SLICE_X55Y113.SR     net (fanout=2)     e  1.450   U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync
    SLICE_X55Y113.CLK    Tsrck                 0.508   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.295ns (0.845ns logic, 1.450ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U12_clock_generator_clkout2 = PERIOD TIMEGRP "U12_clock_generator_clkout2"
        TS_v6_emac_gmii_core_clk_in / 10 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4 (SLICE_X55Y113.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/refclk_bufg rising at 5.000ns
  Destination Clock:    U12/refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2 to U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y113.AQ     Tcko                  0.098   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2
    SLICE_X55Y113.B6     net (fanout=3)     e  0.228   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd2
    SLICE_X55Y113.CLK    Tah         (-Th)     0.057   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4-In211
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.041ns logic, 0.228ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4 (SLICE_X55Y113.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/refclk_bufg rising at 5.000ns
  Destination Clock:    U12/refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1 to U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y113.AMUX   Tshcko                0.146   U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1
    SLICE_X55Y113.B5     net (fanout=3)     e  0.183   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1
    SLICE_X55Y113.CLK    Tah         (-Th)     0.057   U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4-In211
                                                       U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.089ns logic, 0.183ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2 (SLICE_X86Y109.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync1 (FF)
  Destination:          U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U12/refclk_bufg rising at 5.000ns
  Destination Clock:    U12/refclk_bufg rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync1 to U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y109.AQ     Tcko                  0.098   U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync
                                                       U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync1
    SLICE_X86Y109.BX     net (fanout=1)     e  0.255   U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_stage1
    SLICE_X86Y109.CLK    Tckdi       (-Th)     0.076   U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync
                                                       U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_gen/reset_sync2
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.022ns logic, 0.255ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U12_clock_generator_clkout2 = PERIOD TIMEGRP "U12_clock_generator_clkout2"
        TS_v6_emac_gmii_core_clk_in / 10 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/dlyctrl_MapLib_replicate11/REFCLK
  Logical resource: U12/v6emac_fifo_block/v6emac_block/dlyctrl_MapLib_replicate11/REFCLK
  Location pin: IDELAYCTRL_X0Y2.REFCLK
  Clock network: U12/refclk_bufg
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: U12/clock_generator/clkout3_buf/I0
  Logical resource: U12/clock_generator/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y29.I0
  Clock network: U12/clock_generator/clkout2
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset/SR
  Logical resource: U12/v6emac_fifo_block/v6emac_block/idelay_reset_cnt_FSM_FFd1/SR
  Location pin: SLICE_X54Y113.SR
  Clock network: U12/v6emac_fifo_block/v6emac_block/idelayctrl_reset_sync
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U0_CLK_RESET_INTERFACE_U0_clkout3_0 = PERIOD TIMEGRP      
   "U0_CLK_RESET_INTERFACE_U0_clkout3_0" TS_clk_n / 0.5 PHASE -1.6665 ns        
 LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.805ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout3_0 = PERIOD TIMEGRP
        "U0_CLK_RESET_INTERFACE_U0_clkout3_0" TS_clk_n / 0.5 PHASE -1.6665 ns
        LOW 50%;
--------------------------------------------------------------------------------
Slack: 2.861ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Logical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Location pin: DSP48_X5Y54.CLK
  Clock network: clk_150M
--------------------------------------------------------------------------------
Slack: 2.861ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK
  Logical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK
  Location pin: DSP48_X4Y52.CLK
  Clock network: clk_150M
--------------------------------------------------------------------------------
Slack: 2.861ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Logical resource: U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Location pin: DSP48_X3Y56.CLK
  Clock network: clk_150M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U0_CLK_RESET_INTERFACE_U0_clkout1_0 = PERIOD TIMEGRP      
   "U0_CLK_RESET_INTERFACE_U0_clkout1_0" TS_clk_n / 0.1 PHASE -14.9985 ns       
  LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  12.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout1_0 = PERIOD TIMEGRP
        "U0_CLK_RESET_INTERFACE_U0_clkout1_0" TS_clk_n / 0.1 PHASE -14.9985 ns
        LOW 50%;
--------------------------------------------------------------------------------
Slack: 20.830ns (period - min period limit)
  Period: 33.330ns
  Min period limit: 12.500ns (80.000MHz) (Tmon_DCLK)
  Physical resource: U13/SYSMON_INST/DCLK
  Logical resource: U13/SYSMON_INST/DCLK
  Location pin: SYSMON_X0Y0.DCLK
  Clock network: clk_30M
--------------------------------------------------------------------------------
Slack: 31.901ns (period - min period limit)
  Period: 33.330ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0
  Logical resource: U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkout1
--------------------------------------------------------------------------------
Slack: 966.670ns (max period limit - period)
  Period: 33.330ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0
  Logical resource: U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 = PERIOD TIMEGRP      
   "U0_CLK_RESET_INTERFACE_U0_clkout2_0" TS_clk_n LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 = PERIOD TIMEGRP
        "U0_CLK_RESET_INTERFACE_U0_clkout2_0" TS_clk_n LOW 50%;
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y22.CLKARDCLKL
  Clock network: clk_300M
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y22.CLKBWRCLKL
  Clock network: clk_300M
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y25.CLKARDCLKL
  Clock network: clk_300M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U0_CLK_RESET_INTERFACE_U0_clkout3 = PERIOD TIMEGRP        
 "U0_CLK_RESET_INTERFACE_U0_clkout3" TS_clk_p / 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 289964 paths analyzed, 58036 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.329ns.
--------------------------------------------------------------------------------

Paths for end point U8_de_disp/power_com_in_17 (SLICE_X133Y71.D2), 1096 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U8_de_disp/power_com_in_17 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.263ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_150M rising at 0.000ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to U8_de_disp/power_com_in_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X8Y12.DOBDO0  Trcko_DOB             2.073   U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X132Y57.A5     net (fanout=1)     e  1.461   U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<0>
    SLICE_X132Y57.BMUX   Topab                 0.395   power_com_out<0>
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X132Y67.A5     net (fanout=1)     e  0.749   U8_de_disp/power_com_out_reg<0>
    SLICE_X132Y67.COUT   Topcya                0.410   U8_de_disp/disp_enb_reg
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut<0>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<3>
    SLICE_X132Y68.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<3>
    SLICE_X132Y68.COUT   Tbyp                  0.078   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<7>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<7>
    SLICE_X132Y69.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<7>
    SLICE_X132Y69.COUT   Tbyp                  0.078   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
    SLICE_X132Y70.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
    SLICE_X132Y70.COUT   Tbyp                  0.078   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
    SLICE_X132Y71.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
    SLICE_X132Y71.BMUX   Tcinb                 0.276   U8_de_disp/en_in_sync_reg
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_xor<17>
    SLICE_X133Y71.D2     net (fanout=1)     e  0.595   U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT<17>
    SLICE_X133Y71.CLK    Tas                   0.070   U8_de_disp/power_com_in<17>
                                                       U8_de_disp/lut2014_15575
                                                       U8_de_disp/power_com_in_17
    -------------------------------------------------  ---------------------------
    Total                                      6.263ns (3.458ns logic, 2.805ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U8_de_disp/power_com_in_17 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.185ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_150M rising at 0.000ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to U8_de_disp/power_com_in_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X8Y12.DOPBDOP0Trcko_DO              2.073   U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X133Y57.A5     net (fanout=1)     e  1.414   U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<8>
    SLICE_X133Y57.BMUX   Topab                 0.395   power_com_out<8>
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_416
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_15
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_15
    SLICE_X132Y69.A5     net (fanout=1)     e  0.874   U8_de_disp/power_com_out_reg<8>
    SLICE_X132Y69.COUT   Topcya                0.410   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
                                                       U8_de_disp/mux2211
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
    SLICE_X132Y70.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
    SLICE_X132Y70.COUT   Tbyp                  0.078   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
    SLICE_X132Y71.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
    SLICE_X132Y71.BMUX   Tcinb                 0.276   U8_de_disp/en_in_sync_reg
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_xor<17>
    SLICE_X133Y71.D2     net (fanout=1)     e  0.595   U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT<17>
    SLICE_X133Y71.CLK    Tas                   0.070   U8_de_disp/power_com_in<17>
                                                       U8_de_disp/lut2014_15575
                                                       U8_de_disp/power_com_in_17
    -------------------------------------------------  ---------------------------
    Total                                      6.185ns (3.302ns logic, 2.883ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U8_de_disp/power_com_in_17 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.149ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_150M rising at 0.000ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to U8_de_disp/power_com_in_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X7Y9.DOBDO0   Trcko_DOB             2.073   U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X132Y57.B6     net (fanout=1)     e  1.350   U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<0>
    SLICE_X132Y57.BMUX   Topbb                 0.392   power_com_out<0>
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X132Y67.A5     net (fanout=1)     e  0.749   U8_de_disp/power_com_out_reg<0>
    SLICE_X132Y67.COUT   Topcya                0.410   U8_de_disp/disp_enb_reg
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut<0>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<3>
    SLICE_X132Y68.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<3>
    SLICE_X132Y68.COUT   Tbyp                  0.078   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<7>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<7>
    SLICE_X132Y69.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<7>
    SLICE_X132Y69.COUT   Tbyp                  0.078   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
    SLICE_X132Y70.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
    SLICE_X132Y70.COUT   Tbyp                  0.078   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
    SLICE_X132Y71.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
    SLICE_X132Y71.BMUX   Tcinb                 0.276   U8_de_disp/en_in_sync_reg
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_xor<17>
    SLICE_X133Y71.D2     net (fanout=1)     e  0.595   U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT<17>
    SLICE_X133Y71.CLK    Tas                   0.070   U8_de_disp/power_com_in<17>
                                                       U8_de_disp/lut2014_15575
                                                       U8_de_disp/power_com_in_17
    -------------------------------------------------  ---------------------------
    Total                                      6.149ns (3.455ns logic, 2.694ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point U8_de_disp/power_com_in_12 (SLICE_X133Y69.A2), 796 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U8_de_disp/power_com_in_12 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.230ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_150M rising at 0.000ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to U8_de_disp/power_com_in_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X8Y12.DOBDO0  Trcko_DOB             2.073   U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X132Y57.A5     net (fanout=1)     e  1.461   U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<0>
    SLICE_X132Y57.BMUX   Topab                 0.395   power_com_out<0>
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X132Y67.A5     net (fanout=1)     e  0.749   U8_de_disp/power_com_out_reg<0>
    SLICE_X132Y67.COUT   Topcya                0.410   U8_de_disp/disp_enb_reg
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut<0>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<3>
    SLICE_X132Y68.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<3>
    SLICE_X132Y68.COUT   Tbyp                  0.078   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<7>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<7>
    SLICE_X132Y69.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<7>
    SLICE_X132Y69.COUT   Tbyp                  0.078   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
    SLICE_X132Y70.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
    SLICE_X132Y70.AMUX   Tcina                 0.213   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
    SLICE_X133Y69.A2     net (fanout=1)     e  0.700   U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT<12>
    SLICE_X133Y69.CLK    Tas                   0.073   U8_de_disp/power_com_in<15>
                                                       U8_de_disp/lut1932_15560
                                                       U8_de_disp/power_com_in_12
    -------------------------------------------------  ---------------------------
    Total                                      6.230ns (3.320ns logic, 2.910ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U8_de_disp/power_com_in_12 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.152ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_150M rising at 0.000ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to U8_de_disp/power_com_in_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X8Y12.DOPBDOP0Trcko_DO              2.073   U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X133Y57.A5     net (fanout=1)     e  1.414   U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<8>
    SLICE_X133Y57.BMUX   Topab                 0.395   power_com_out<8>
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_416
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_15
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_15
    SLICE_X132Y69.A5     net (fanout=1)     e  0.874   U8_de_disp/power_com_out_reg<8>
    SLICE_X132Y69.COUT   Topcya                0.410   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
                                                       U8_de_disp/mux2211
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
    SLICE_X132Y70.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
    SLICE_X132Y70.AMUX   Tcina                 0.213   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
    SLICE_X133Y69.A2     net (fanout=1)     e  0.700   U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT<12>
    SLICE_X133Y69.CLK    Tas                   0.073   U8_de_disp/power_com_in<15>
                                                       U8_de_disp/lut1932_15560
                                                       U8_de_disp/power_com_in_12
    -------------------------------------------------  ---------------------------
    Total                                      6.152ns (3.164ns logic, 2.988ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U8_de_disp/power_com_in_12 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.116ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_150M rising at 0.000ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to U8_de_disp/power_com_in_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X7Y9.DOBDO0   Trcko_DOB             2.073   U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X132Y57.B6     net (fanout=1)     e  1.350   U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<0>
    SLICE_X132Y57.BMUX   Topbb                 0.392   power_com_out<0>
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X132Y67.A5     net (fanout=1)     e  0.749   U8_de_disp/power_com_out_reg<0>
    SLICE_X132Y67.COUT   Topcya                0.410   U8_de_disp/disp_enb_reg
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut<0>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<3>
    SLICE_X132Y68.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<3>
    SLICE_X132Y68.COUT   Tbyp                  0.078   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<7>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<7>
    SLICE_X132Y69.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<7>
    SLICE_X132Y69.COUT   Tbyp                  0.078   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
    SLICE_X132Y70.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
    SLICE_X132Y70.AMUX   Tcina                 0.213   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
    SLICE_X133Y69.A2     net (fanout=1)     e  0.700   U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT<12>
    SLICE_X133Y69.CLK    Tas                   0.073   U8_de_disp/power_com_in<15>
                                                       U8_de_disp/lut1932_15560
                                                       U8_de_disp/power_com_in_12
    -------------------------------------------------  ---------------------------
    Total                                      6.116ns (3.317ns logic, 2.799ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point U8_de_disp/power_com_in_15 (SLICE_X133Y69.D2), 976 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U8_de_disp/power_com_in_15 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.222ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_150M rising at 0.000ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to U8_de_disp/power_com_in_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X8Y12.DOBDO0  Trcko_DOB             2.073   U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X132Y57.A5     net (fanout=1)     e  1.461   U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<0>
    SLICE_X132Y57.BMUX   Topab                 0.395   power_com_out<0>
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X132Y67.A5     net (fanout=1)     e  0.749   U8_de_disp/power_com_out_reg<0>
    SLICE_X132Y67.COUT   Topcya                0.410   U8_de_disp/disp_enb_reg
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut<0>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<3>
    SLICE_X132Y68.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<3>
    SLICE_X132Y68.COUT   Tbyp                  0.078   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<7>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<7>
    SLICE_X132Y69.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<7>
    SLICE_X132Y69.COUT   Tbyp                  0.078   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
    SLICE_X132Y70.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
    SLICE_X132Y70.DMUX   Tcind                 0.316   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
    SLICE_X133Y69.D2     net (fanout=1)     e  0.592   U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT<15>
    SLICE_X133Y69.CLK    Tas                   0.070   U8_de_disp/power_com_in<15>
                                                       U8_de_disp/lut1983_15569
                                                       U8_de_disp/power_com_in_15
    -------------------------------------------------  ---------------------------
    Total                                      6.222ns (3.420ns logic, 2.802ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U8_de_disp/power_com_in_15 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.144ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_150M rising at 0.000ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to U8_de_disp/power_com_in_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X8Y12.DOPBDOP0Trcko_DO              2.073   U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X133Y57.A5     net (fanout=1)     e  1.414   U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<8>
    SLICE_X133Y57.BMUX   Topab                 0.395   power_com_out<8>
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_416
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_15
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_15
    SLICE_X132Y69.A5     net (fanout=1)     e  0.874   U8_de_disp/power_com_out_reg<8>
    SLICE_X132Y69.COUT   Topcya                0.410   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
                                                       U8_de_disp/mux2211
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
    SLICE_X132Y70.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
    SLICE_X132Y70.DMUX   Tcind                 0.316   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
    SLICE_X133Y69.D2     net (fanout=1)     e  0.592   U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT<15>
    SLICE_X133Y69.CLK    Tas                   0.070   U8_de_disp/power_com_in<15>
                                                       U8_de_disp/lut1983_15569
                                                       U8_de_disp/power_com_in_15
    -------------------------------------------------  ---------------------------
    Total                                      6.144ns (3.264ns logic, 2.880ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U8_de_disp/power_com_in_15 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.108ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_150M rising at 0.000ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.066ns

  Clock Uncertainty:          0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram to U8_de_disp/power_com_in_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X7Y9.DOBDO0   Trcko_DOB             2.073   U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    SLICE_X132Y57.B6     net (fanout=1)     e  1.350   U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<0>
    SLICE_X132Y57.BMUX   Topbb                 0.392   power_com_out<0>
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7
                                                       U8_de_disp/mydispram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X132Y67.A5     net (fanout=1)     e  0.749   U8_de_disp/power_com_out_reg<0>
    SLICE_X132Y67.COUT   Topcya                0.410   U8_de_disp/disp_enb_reg
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_lut<0>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<3>
    SLICE_X132Y68.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<3>
    SLICE_X132Y68.COUT   Tbyp                  0.078   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<7>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<7>
    SLICE_X132Y69.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<7>
    SLICE_X132Y69.COUT   Tbyp                  0.078   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
    SLICE_X132Y70.CIN    net (fanout=1)     e  0.000   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<11>
    SLICE_X132Y70.DMUX   Tcind                 0.316   U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
                                                       U8_de_disp/Mmux_power_com_in[23]_power_com_out_reg[23]_mux_106_OUT_rs_cy<15>
    SLICE_X133Y69.D2     net (fanout=1)     e  0.592   U8_de_disp/power_com_in[23]_power_com_out_reg[23]_mux_106_OUT<15>
    SLICE_X133Y69.CLK    Tas                   0.070   U8_de_disp/power_com_in<15>
                                                       U8_de_disp/lut1983_15569
                                                       U8_de_disp/power_com_in_15
    -------------------------------------------------  ---------------------------
    Total                                      6.108ns (3.417ns logic, 2.691ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U0_CLK_RESET_INTERFACE_U0_clkout3 = PERIOD TIMEGRP
        "U0_CLK_RESET_INTERFACE_U0_clkout3" TS_clk_p / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U2_fft_150M/FFT_150M_L/blk00000001/blk00001642 (SLICE_X13Y174.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2_fft_150M/FFT_150M_L/blk00000001/blk000013e1/blk0000141d (FF)
  Destination:          U2_fft_150M/FFT_150M_L/blk00000001/blk00001642 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_150M rising at 6.666ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2_fft_150M/FFT_150M_L/blk00000001/blk000013e1/blk0000141d to U2_fft_150M/FFT_150M_L/blk00000001/blk00001642
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y174.DQ     Tcko                  0.098   U2_fft_150M/FFT_150M_L/blk00000001/sig00000d8f
                                                       U2_fft_150M/FFT_150M_L/blk00000001/blk000013e1/blk0000141d
    SLICE_X13Y174.DX     net (fanout=1)     e  0.128   U2_fft_150M/FFT_150M_L/blk00000001/sig00000d8f
    SLICE_X13Y174.CLK    Tckdi       (-Th)     0.102   U2_fft_150M/FFT_150M_L/blk00000001/sig00000d8f
                                                       U2_fft_150M/FFT_150M_L/blk00000001/blk00001642
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (-0.004ns logic, 0.128ns route)
                                                       (-3.2% logic, 103.2% route)

--------------------------------------------------------------------------------

Paths for end point U2_fft_150M/FFT_150M_L/blk00000001/blk00001d22 (SLICE_X36Y109.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2_fft_150M/FFT_150M_L/blk00000001/blk00001b5d/blk00001b5e/blk00001b62 (FF)
  Destination:          U2_fft_150M/FFT_150M_L/blk00000001/blk00001d22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_150M rising at 6.666ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2_fft_150M/FFT_150M_L/blk00000001/blk00001b5d/blk00001b5e/blk00001b62 to U2_fft_150M/FFT_150M_L/blk00000001/blk00001d22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.CQ     Tcko                  0.115   U2_fft_150M/FFT_150M_L/blk00000001/sig00001644
                                                       U2_fft_150M/FFT_150M_L/blk00000001/blk00001b5d/blk00001b5e/blk00001b62
    SLICE_X36Y109.CX     net (fanout=1)     e  0.128   U2_fft_150M/FFT_150M_L/blk00000001/sig00001643
    SLICE_X36Y109.CLK    Tckdi       (-Th)     0.113   U2_fft_150M/FFT_150M_L/blk00000001/sig00001644
                                                       U2_fft_150M/FFT_150M_L/blk00000001/blk00001d22
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.002ns logic, 0.128ns route)
                                                       (1.5% logic, 98.5% route)

--------------------------------------------------------------------------------

Paths for end point U2_fft_150M/FFT_150M_L/blk00000001/blk000015a4 (SLICE_X26Y156.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2_fft_150M/FFT_150M_L/blk00000001/blk00001576 (FF)
  Destination:          U2_fft_150M/FFT_150M_L/blk00000001/blk000015a4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_150M rising at 6.666ns
  Destination Clock:    clk_150M rising at 6.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2_fft_150M/FFT_150M_L/blk00000001/blk00001576 to U2_fft_150M/FFT_150M_L/blk00000001/blk000015a4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y156.BQ     Tcko                  0.098   U2_fft_150M/FFT_150M_L/blk00000001/sig00001289
                                                       U2_fft_150M/FFT_150M_L/blk00000001/blk00001576
    SLICE_X26Y156.D6     net (fanout=6)     e  0.128   U2_fft_150M/FFT_150M_L/blk00000001/sig00001287
    SLICE_X26Y156.CLK    Tah         (-Th)     0.077   U2_fft_150M/FFT_150M_L/blk00000001/sig0000127c
                                                       U2_fft_150M/FFT_150M_L/blk00000001/blk0000159d
                                                       U2_fft_150M/FFT_150M_L/blk00000001/blk000015a4
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.021ns logic, 0.128ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout3 = PERIOD TIMEGRP
        "U0_CLK_RESET_INTERFACE_U0_clkout3" TS_clk_p / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.861ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Logical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Location pin: DSP48_X5Y54.CLK
  Clock network: clk_150M
--------------------------------------------------------------------------------
Slack: 2.861ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK
  Logical resource: U3_Cal_IQUV_V2/Cal_R_POWER/mult_im_im0/blk00000001/blk00000004/CLK
  Location pin: DSP48_X4Y52.CLK
  Clock network: clk_150M
--------------------------------------------------------------------------------
Slack: 2.861ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 3.805ns (262.812MHz) (Tdspper_AREG_PREG_MULT)
  Physical resource: U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Logical resource: U3_Cal_IQUV_V2/Cal_L_POWER/mult_re_re0/blk00000001/blk00000004/CLK
  Location pin: DSP48_X3Y56.CLK
  Clock network: clk_150M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U0_CLK_RESET_INTERFACE_U0_clkout1 = PERIOD TIMEGRP        
 "U0_CLK_RESET_INTERFACE_U0_clkout1" TS_clk_p / 0.1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  12.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout1 = PERIOD TIMEGRP
        "U0_CLK_RESET_INTERFACE_U0_clkout1" TS_clk_p / 0.1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 20.830ns (period - min period limit)
  Period: 33.330ns
  Min period limit: 12.500ns (80.000MHz) (Tmon_DCLK)
  Physical resource: U13/SYSMON_INST/DCLK
  Logical resource: U13/SYSMON_INST/DCLK
  Location pin: SYSMON_X0Y0.DCLK
  Clock network: clk_30M
--------------------------------------------------------------------------------
Slack: 31.901ns (period - min period limit)
  Period: 33.330ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0
  Logical resource: U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkout1
--------------------------------------------------------------------------------
Slack: 966.670ns (max period limit - period)
  Period: 33.330ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0
  Logical resource: U0_CLK_RESET_INTERFACE/U0/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: U0_CLK_RESET_INTERFACE/U0/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U0_CLK_RESET_INTERFACE_U0_clkout2 = PERIOD TIMEGRP        
 "U0_CLK_RESET_INTERFACE_U0_clkout2" TS_clk_p HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48986 paths analyzed, 26458 endpoints analyzed, 11 failing endpoints
 11 timing errors detected. (11 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.057ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01 (SLICE_X63Y165.B1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_B/comparator_lv1_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.996ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_300M rising at 0.000ns
  Destination Clock:    clk_300M rising at 3.333ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_B/comparator_lv1_1 to U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y165.AMUX   Tshcko                0.422   U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores<1><6>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_B/comparator_lv1_1
    SLICE_X63Y165.B2     net (fanout=2)     e  0.597   U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores<1><1>
    SLICE_X63Y165.B      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158
    SLICE_X63Y165.D3     net (fanout=1)     e  0.576   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158
    SLICE_X63Y165.D      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159
    SLICE_X63Y165.C4     net (fanout=1)     e  0.513   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159
    SLICE_X63Y165.C      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160
    SLICE_X63Y165.A2     net (fanout=1)     e  0.711   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160
    SLICE_X63Y165.A      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161
    SLICE_X63Y165.B1     net (fanout=4)     e  0.821   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161
    SLICE_X63Y165.CLK    Tas                   0.084   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut107_4162
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01
    -------------------------------------------------  ---------------------------
    Total                                      3.996ns (0.778ns logic, 3.218ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.784ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_300M rising at 0.000ns
  Destination Clock:    clk_300M rising at 3.333ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_0 to U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y165.AQ     Tcko                  0.337   U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores<0><6>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_0
    SLICE_X63Y165.B3     net (fanout=1)     e  0.470   U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores<0><0>
    SLICE_X63Y165.B      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158
    SLICE_X63Y165.D3     net (fanout=1)     e  0.576   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158
    SLICE_X63Y165.D      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159
    SLICE_X63Y165.C4     net (fanout=1)     e  0.513   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159
    SLICE_X63Y165.C      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160
    SLICE_X63Y165.A2     net (fanout=1)     e  0.711   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160
    SLICE_X63Y165.A      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161
    SLICE_X63Y165.B1     net (fanout=4)     e  0.821   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161
    SLICE_X63Y165.CLK    Tas                   0.084   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut107_4162
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01
    -------------------------------------------------  ---------------------------
    Total                                      3.784ns (0.693ns logic, 3.091ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.718ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_300M rising at 0.000ns
  Destination Clock:    clk_300M rising at 3.333ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_1 to U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y165.AMUX   Tshcko                0.422   U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores<0><6>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_1
    SLICE_X63Y165.B5     net (fanout=2)     e  0.319   U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores<0><1>
    SLICE_X63Y165.B      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158
    SLICE_X63Y165.D3     net (fanout=1)     e  0.576   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158
    SLICE_X63Y165.D      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159
    SLICE_X63Y165.C4     net (fanout=1)     e  0.513   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159
    SLICE_X63Y165.C      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160
    SLICE_X63Y165.A2     net (fanout=1)     e  0.711   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160
    SLICE_X63Y165.A      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161
    SLICE_X63Y165.B1     net (fanout=4)     e  0.821   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161
    SLICE_X63Y165.CLK    Tas                   0.084   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut107_4162
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_01
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (0.778ns logic, 2.940ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11 (SLICE_X63Y164.A3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_B/comparator_lv1_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.635ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_300M rising at 0.000ns
  Destination Clock:    clk_300M rising at 3.333ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_B/comparator_lv1_1 to U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y165.AMUX   Tshcko                0.422   U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores<1><6>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_B/comparator_lv1_1
    SLICE_X63Y165.B2     net (fanout=2)     e  0.597   U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores<1><1>
    SLICE_X63Y165.B      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158
    SLICE_X63Y165.D3     net (fanout=1)     e  0.576   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158
    SLICE_X63Y165.D      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159
    SLICE_X63Y165.C4     net (fanout=1)     e  0.513   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159
    SLICE_X63Y165.C      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160
    SLICE_X63Y165.A2     net (fanout=1)     e  0.711   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160
    SLICE_X63Y165.A      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161
    SLICE_X63Y164.A3     net (fanout=4)     e  0.471   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161
    SLICE_X63Y164.CLK    Tas                   0.073   adc_max_min_L<4>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut113_4165
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11
    -------------------------------------------------  ---------------------------
    Total                                      3.635ns (0.767ns logic, 2.868ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.423ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_300M rising at 0.000ns
  Destination Clock:    clk_300M rising at 3.333ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_0 to U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y165.AQ     Tcko                  0.337   U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores<0><6>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_0
    SLICE_X63Y165.B3     net (fanout=1)     e  0.470   U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores<0><0>
    SLICE_X63Y165.B      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158
    SLICE_X63Y165.D3     net (fanout=1)     e  0.576   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158
    SLICE_X63Y165.D      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159
    SLICE_X63Y165.C4     net (fanout=1)     e  0.513   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159
    SLICE_X63Y165.C      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160
    SLICE_X63Y165.A2     net (fanout=1)     e  0.711   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160
    SLICE_X63Y165.A      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161
    SLICE_X63Y164.A3     net (fanout=4)     e  0.471   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161
    SLICE_X63Y164.CLK    Tas                   0.073   adc_max_min_L<4>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut113_4165
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (0.682ns logic, 2.741ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.357ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_300M rising at 0.000ns
  Destination Clock:    clk_300M rising at 3.333ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_1 to U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y165.AMUX   Tshcko                0.422   U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores<0><6>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_A/comparator_lv1_1
    SLICE_X63Y165.B5     net (fanout=2)     e  0.319   U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores<0><1>
    SLICE_X63Y165.B      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158
    SLICE_X63Y165.D3     net (fanout=1)     e  0.576   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut103_4158
    SLICE_X63Y165.D      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159
    SLICE_X63Y165.C4     net (fanout=1)     e  0.513   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut104_4159
    SLICE_X63Y165.C      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160
    SLICE_X63Y165.A2     net (fanout=1)     e  0.711   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut105_4160
    SLICE_X63Y165.A      Tilo                  0.068   adc_max_min_L<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161
    SLICE_X63Y164.A3     net (fanout=4)     e  0.471   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut106_4161
    SLICE_X63Y164.CLK    Tas                   0.073   adc_max_min_L<4>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut113_4165
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_11
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (0.767ns logic, 2.590ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0 (SLICE_X55Y66.D1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core/comparator_lv1_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.621ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_300M rising at 0.000ns
  Destination Clock:    clk_300M rising at 3.333ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core/comparator_lv1_1 to U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.AMUX    Tshcko                0.422   U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores<3><6>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core/comparator_lv1_1
    SLICE_X55Y66.D2      net (fanout=2)     e  0.598   U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores<3><1>
    SLICE_X55Y66.D       Tilo                  0.068   adc_max_min_R<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut50_4130
    SLICE_X55Y66.B3      net (fanout=1)     e  0.453   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut50_4130
    SLICE_X55Y66.B       Tilo                  0.068   adc_max_min_R<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut51_4131
    SLICE_X55Y66.A4      net (fanout=1)     e  0.400   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut51_4131
    SLICE_X55Y66.A       Tilo                  0.068   adc_max_min_R<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut52_4132
    SLICE_X55Y66.C2      net (fanout=1)     e  0.577   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut52_4132
    SLICE_X55Y66.C       Tilo                  0.068   adc_max_min_R<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut53_4133
    SLICE_X55Y66.D1      net (fanout=4)     e  0.818   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut53_4133
    SLICE_X55Y66.CLK     Tas                   0.081   adc_max_min_R<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut54_4134
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (0.775ns logic, 2.846ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_C/comparator_lv1_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.500ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_300M rising at 0.000ns
  Destination Clock:    clk_300M rising at 3.333ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_C/comparator_lv1_0 to U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y65.AQ      Tcko                  0.337   U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores<2><6>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_C/comparator_lv1_0
    SLICE_X55Y66.D3      net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores<2><0>
    SLICE_X55Y66.D       Tilo                  0.068   adc_max_min_R<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut50_4130
    SLICE_X55Y66.B3      net (fanout=1)     e  0.453   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut50_4130
    SLICE_X55Y66.B       Tilo                  0.068   adc_max_min_R<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut51_4131
    SLICE_X55Y66.A4      net (fanout=1)     e  0.400   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut51_4131
    SLICE_X55Y66.A       Tilo                  0.068   adc_max_min_R<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut52_4132
    SLICE_X55Y66.C2      net (fanout=1)     e  0.577   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut52_4132
    SLICE_X55Y66.C       Tilo                  0.068   adc_max_min_R<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut53_4133
    SLICE_X55Y66.D1      net (fanout=4)     e  0.818   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut53_4133
    SLICE_X55Y66.CLK     Tas                   0.081   adc_max_min_R<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut54_4134
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.500ns (0.690ns logic, 2.810ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_C/comparator_lv1_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.460ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_300M rising at 0.000ns
  Destination Clock:    clk_300M rising at 3.333ns
  Clock Uncertainty:    0.061ns

  Clock Uncertainty:          0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.098ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_C/comparator_lv1_1 to U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y65.AMUX    Tshcko                0.422   U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores<2><6>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/U_adc_min_one_core_C/comparator_lv1_1
    SLICE_X55Y66.D5      net (fanout=2)     e  0.437   U1_adc_if_check_snap/U_adc_min_detect_4_cores/adc_min_cores<2><1>
    SLICE_X55Y66.D       Tilo                  0.068   adc_max_min_R<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut50_4130
    SLICE_X55Y66.B3      net (fanout=1)     e  0.453   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut50_4130
    SLICE_X55Y66.B       Tilo                  0.068   adc_max_min_R<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut51_4131
    SLICE_X55Y66.A4      net (fanout=1)     e  0.400   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut51_4131
    SLICE_X55Y66.A       Tilo                  0.068   adc_max_min_R<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut52_4132
    SLICE_X55Y66.C2      net (fanout=1)     e  0.577   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut52_4132
    SLICE_X55Y66.C       Tilo                  0.068   adc_max_min_R<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut53_4133
    SLICE_X55Y66.D1      net (fanout=4)     e  0.818   U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut53_4133
    SLICE_X55Y66.CLK     Tas                   0.081   adc_max_min_R<0>
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/lut54_4134
                                                       U1_adc_if_check_snap/U_adc_min_detect_4_cores/comparator_lv2_0
    -------------------------------------------------  ---------------------------
    Total                                      3.460ns (0.775ns logic, 2.685ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U0_CLK_RESET_INTERFACE_U0_clkout2 = PERIOD TIMEGRP
        "U0_CLK_RESET_INTERFACE_U0_clkout2" TS_clk_p HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (SLICE_X38Y75.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (5.374 - 5.372)
  Source Clock:         clk_150M rising at 0.000ns
  Destination Clock:    clk_300M rising at 0.000ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y75.AQ      Tcko                  0.098   U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X38Y75.AX      net (fanout=1)     e  0.256   U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>
    SLICE_X38Y75.CLK     Tckdi       (-Th)     0.089   U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       U2_ddc_data_fifo/FIFO_R_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.009ns logic, 0.256ns route)
                                                       (3.4% logic, 96.6% route)

--------------------------------------------------------------------------------

Paths for end point U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (SLICE_X72Y190.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (5.374 - 5.372)
  Source Clock:         clk_150M rising at 0.000ns
  Destination Clock:    clk_300M rising at 0.000ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y191.AQ     Tcko                  0.098   U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X72Y190.AX     net (fanout=1)     e  0.243   U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>
    SLICE_X72Y190.CLK    Tckdi       (-Th)     0.076   U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       U2_ddc_data_fifo/FIFO_L_Q/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.265ns (0.022ns logic, 0.243ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (SLICE_X41Y69.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (5.374 - 5.372)
  Source Clock:         clk_150M rising at 0.000ns
  Destination Clock:    clk_300M rising at 0.000ns
  Clock Uncertainty:    0.186ns

  Clock Uncertainty:          0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.112ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y68.AQ      Tcko                  0.098   U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X41Y69.AX      net (fanout=1)     e  0.244   U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>
    SLICE_X41Y69.CLK     Tckdi       (-Th)     0.076   U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       U2_ddc_data_fifo/FIFO_R_I/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.022ns logic, 0.244ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U0_CLK_RESET_INTERFACE_U0_clkout2 = PERIOD TIMEGRP
        "U0_CLK_RESET_INTERFACE_U0_clkout2" TS_clk_p HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y22.CLKARDCLKL
  Clock network: clk_300M
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y22.CLKBWRCLKL
  Clock network: clk_300M
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U1_adc_if_check_snap/U_adc_snap_buffer/U_adc_snap_ram_psr/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y25.CLKARDCLKL
  Clock network: clk_300M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0_0 = PERIOD 
TIMEGRP         "U1_adc_if_check_snap_U_refclk_gen_clkout0_0"         
TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 / 0.666666667 PHASE -0.83325 ns         
LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0_0 = PERIOD TIMEGRP
        "U1_adc_if_check_snap_U_refclk_gen_clkout0_0"
        TS_U0_CLK_RESET_INTERFACE_U0_clkout2_0 / 0.666666667 PHASE -0.83325 ns
        LOW 50%;
--------------------------------------------------------------------------------
Slack: 0.238ns (period - min period limit)
  Period: 4.999ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/IDELAYCTRL1/REFCLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/IDELAYCTRL1/REFCLK
  Location pin: IDELAYCTRL_X1Y0.REFCLK
  Clock network: U1_adc_if_check_snap/refclk
--------------------------------------------------------------------------------
Slack: 0.238ns (period - min period limit)
  Period: 4.999ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK
  Location pin: IDELAYCTRL_X0Y0.REFCLK
  Clock network: U1_adc_if_check_snap/refclk
--------------------------------------------------------------------------------
Slack: 0.238ns (period - min period limit)
  Period: 4.999ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: U1_adc_if_check_snap/refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0 = PERIOD 
TIMEGRP         "U1_adc_if_check_snap_U_refclk_gen_clkout0"         
TS_U0_CLK_RESET_INTERFACE_U0_clkout2 / 0.666666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out (SLICE_X26Y59.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out (FF)
  Requirement:          4.999ns
  Data Path Delay:      2.354ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/refclk rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/refclk rising at 4.999ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y93.BQ      Tcko                  0.337   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1
    SLICE_X26Y59.DX      net (fanout=1)     e  2.002   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff<1>
    SLICE_X26Y59.CLK     Tdick                 0.015   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/rst_clk_iodelay_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      2.354ns (0.352ns logic, 2.002ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out (SLICE_X26Y147.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out (FF)
  Requirement:          4.999ns
  Data Path Delay:      2.348ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/refclk rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/refclk rising at 4.999ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y116.DQ     Tcko                  0.337   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff_1
    SLICE_X26Y147.AX     net (fanout=1)     e  1.996   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rff<1>
    SLICE_X26Y147.CLK    Tdick                 0.015   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/rst_clk_iodelay_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_reset_sync_clk_iodelay/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      2.348ns (0.352ns logic, 1.996ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rst_out (SLICE_X63Y57.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rst_out (FF)
  Requirement:          4.999ns
  Data Path Delay:      1.924ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/refclk rising at 0.000ns
  Destination Clock:    U1_adc_if_check_snap/refclk rising at 4.999ns
  Clock Uncertainty:    0.112ns

  Clock Uncertainty:          0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.211ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rst_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y93.AQ      Tcko                  0.337   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1
    SLICE_X63Y57.AX      net (fanout=1)     e  1.553   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff<1>
    SLICE_X63Y57.CLK     Tdick                 0.034   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/rst_clk_iodelay_sync
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rst_out
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (0.371ns logic, 1.553ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0 = PERIOD TIMEGRP
        "U1_adc_if_check_snap_U_refclk_gen_clkout0"
        TS_U0_CLK_RESET_INTERFACE_U0_clkout2 / 0.666666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1 (SLICE_X51Y93.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/refclk rising at 4.999ns
  Destination Clock:    U1_adc_if_check_snap/refclk rising at 4.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y93.DQ      Tcko                  0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_0
    SLICE_X51Y93.BX      net (fanout=1)     e  0.256   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff<0>
    SLICE_X51Y93.CLK     Tckdi       (-Th)     0.076   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_reset_sync_clk_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.022ns logic, 0.256ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1 (SLICE_X61Y93.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/refclk rising at 4.999ns
  Destination Clock:    U1_adc_if_check_snap/refclk rising at 4.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y93.CQ      Tcko                  0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_0
    SLICE_X61Y93.AX      net (fanout=1)     e  0.256   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff<0>
    SLICE_X61Y93.CLK     Tckdi       (-Th)     0.076   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_reset_sync_clk_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.022ns logic, 0.256ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_1 (SLICE_X59Y116.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_0 (FF)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1_adc_if_check_snap/refclk rising at 4.999ns
  Destination Clock:    U1_adc_if_check_snap/refclk rising at 4.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_0 to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y116.AQ     Tcko                  0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_0
    SLICE_X59Y116.AX     net (fanout=1)     e  0.383   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff<0>
    SLICE_X59Y116.CLK    Tckdi       (-Th)     0.076   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_reset_sync_clk_iodelay/rff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.022ns logic, 0.383ns route)
                                                       (5.4% logic, 94.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U1_adc_if_check_snap_U_refclk_gen_clkout0 = PERIOD TIMEGRP
        "U1_adc_if_check_snap_U_refclk_gen_clkout0"
        TS_U0_CLK_RESET_INTERFACE_U0_clkout2 / 0.666666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.238ns (period - min period limit)
  Period: 4.999ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/IDELAYCTRL1/REFCLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/IDELAYCTRL1/REFCLK
  Location pin: IDELAYCTRL_X1Y0.REFCLK
  Clock network: U1_adc_if_check_snap/refclk
--------------------------------------------------------------------------------
Slack: 0.238ns (period - min period limit)
  Period: 4.999ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/IDELAYCTRL1/REFCLK
  Location pin: IDELAYCTRL_X0Y0.REFCLK
  Clock network: U1_adc_if_check_snap/refclk
--------------------------------------------------------------------------------
Slack: 0.238ns (period - min period limit)
  Period: 4.999ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK
  Logical resource: U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/IDELAYCTRL1/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: U1_adc_if_check_snap/refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.746ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.579ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.656ns (Levels of Logic = 2)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN32.I               Tiopi                 0.649   AD_DH_D_P<5>
                                                       AD_DH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y5.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y5.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y5.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y5.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.656ns (1.828ns logic, 0.828ns route)
                                                       (68.8% logic, 31.2% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y5.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.489ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.263ns (Levels of Logic = 2)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN32.I               Tiopi                 0.553   AD_DH_D_P<5>
                                                       AD_DH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y5.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y5.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y5.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y5.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (1.435ns logic, 0.828ns route)
                                                       (63.4% logic, 36.6% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y5.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.745ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.578ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.657ns (Levels of Logic = 2)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN32.I               Tiopi                 0.649   AD_DH_D_P<5>
                                                       AD_DH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y5.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y5.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y5.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y5.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.657ns (1.829ns logic, 0.828ns route)
                                                       (68.8% logic, 31.2% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y5.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.487ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.265ns (Levels of Logic = 2)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN32.I               Tiopi                 0.553   AD_DH_D_P<5>
                                                       AD_DH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y5.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y5.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y5.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y5.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (1.437ns logic, 0.828ns route)
                                                       (63.4% logic, 36.6% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y5.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.741ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.574ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.661ns (Levels of Logic = 2)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM33.I               Tiopi                 0.654   AD_DH_D_P<6>
                                                       AD_DH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y7.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y7.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y7.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y7.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.661ns (1.833ns logic, 0.828ns route)
                                                       (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y7.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.485ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.267ns (Levels of Logic = 2)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM33.I               Tiopi                 0.557   AD_DH_D_P<6>
                                                       AD_DH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y7.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y7.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y7.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y7.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.267ns (1.439ns logic, 0.828ns route)
                                                       (63.5% logic, 36.5% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y7.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.740ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.573ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.662ns (Levels of Logic = 2)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM33.I               Tiopi                 0.654   AD_DH_D_P<6>
                                                       AD_DH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y7.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y7.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y7.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y7.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.662ns (1.834ns logic, 0.828ns route)
                                                       (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y7.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.483ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.269ns (Levels of Logic = 2)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM33.I               Tiopi                 0.557   AD_DH_D_P<6>
                                                       AD_DH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y7.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y7.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y7.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y7.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.269ns (1.441ns logic, 0.828ns route)
                                                       (63.5% logic, 36.5% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y7.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.746ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.579ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_N<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.656ns (Levels of Logic = 3)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_N<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM32.PADOUT          Tiopp                 0.000   AD_DH_D_N<5>
                                                       AD_DH_D_N<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    AN32.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    AN32.I               Tiodi                 0.649   AD_DH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y5.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y5.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y5.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y5.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.656ns (1.828ns logic, 0.828ns route)
                                                       (68.8% logic, 31.2% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y5.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.489ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_N<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.263ns (Levels of Logic = 3)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_N<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM32.PADOUT          Tiopp                 0.000   AD_DH_D_N<5>
                                                       AD_DH_D_N<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    AN32.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    AN32.I               Tiodi                 0.553   AD_DH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y5.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y5.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y5.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y5.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (1.435ns logic, 0.828ns route)
                                                       (63.4% logic, 36.6% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y5.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.745ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.578ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_N<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.657ns (Levels of Logic = 3)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_N<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM32.PADOUT          Tiopp                 0.000   AD_DH_D_N<5>
                                                       AD_DH_D_N<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    AN32.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    AN32.I               Tiodi                 0.649   AD_DH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y5.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y5.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y5.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y5.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.657ns (1.829ns logic, 0.828ns route)
                                                       (68.8% logic, 31.2% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y5.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.487ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_N<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.265ns (Levels of Logic = 3)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_N<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM32.PADOUT          Tiopp                 0.000   AD_DH_D_N<5>
                                                       AD_DH_D_N<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    AN32.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    AN32.I               Tiodi                 0.553   AD_DH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y5.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y5.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y5.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y5.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (1.437ns logic, 0.828ns route)
                                                       (63.4% logic, 36.6% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y5.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.767ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.600ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_N<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.635ns (Levels of Logic = 3)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_N<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM31.PADOUT          Tiopp                 0.000   AD_DH_D_N<3>
                                                       AD_DH_D_N<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    AL30.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    AL30.I               Tiodi                 0.628   AD_DH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y1.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y1.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y1.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y1.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (1.807ns logic, 0.828ns route)
                                                       (68.6% logic, 31.4% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y1.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.507ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_N<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.245ns (Levels of Logic = 3)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_N<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM31.PADOUT          Tiopp                 0.000   AD_DH_D_N<3>
                                                       AD_DH_D_N<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    AL30.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    AL30.I               Tiodi                 0.535   AD_DH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y1.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y1.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y1.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y1.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (1.417ns logic, 0.828ns route)
                                                       (63.1% logic, 36.9% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y1.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.766ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.599ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_N<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.636ns (Levels of Logic = 3)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_N<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM31.PADOUT          Tiopp                 0.000   AD_DH_D_N<3>
                                                       AD_DH_D_N<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    AL30.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    AL30.I               Tiodi                 0.628   AD_DH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y1.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y1.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y1.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y1.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.636ns (1.808ns logic, 0.828ns route)
                                                       (68.6% logic, 31.4% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y1.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.505ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_N<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.247ns (Levels of Logic = 3)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_N<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM31.PADOUT          Tiopp                 0.000   AD_DH_D_N<3>
                                                       AD_DH_D_N<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    AL30.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    AL30.I               Tiodi                 0.535   AD_DH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y1.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y1.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y1.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y1.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.247ns (1.419ns logic, 0.828ns route)
                                                       (63.2% logic, 36.8% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y1.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.741ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.574ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_N<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.661ns (Levels of Logic = 3)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_N<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL33.PADOUT          Tiopp                 0.000   AD_DH_D_N<6>
                                                       AD_DH_D_N<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM33.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM33.I               Tiodi                 0.654   AD_DH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y7.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y7.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y7.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y7.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.661ns (1.833ns logic, 0.828ns route)
                                                       (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y7.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.485ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_N<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.267ns (Levels of Logic = 3)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_N<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL33.PADOUT          Tiopp                 0.000   AD_DH_D_N<6>
                                                       AD_DH_D_N<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM33.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM33.I               Tiodi                 0.557   AD_DH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y7.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y7.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y7.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y7.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.267ns (1.439ns logic, 0.828ns route)
                                                       (63.5% logic, 36.5% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y7.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.740ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.573ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_N<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.662ns (Levels of Logic = 3)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_N<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL33.PADOUT          Tiopp                 0.000   AD_DH_D_N<6>
                                                       AD_DH_D_N<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM33.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM33.I               Tiodi                 0.654   AD_DH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y7.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y7.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y7.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y7.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.662ns (1.834ns logic, 0.828ns route)
                                                       (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y7.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.483ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_N<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.269ns (Levels of Logic = 3)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_N<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL33.PADOUT          Tiopp                 0.000   AD_DH_D_N<6>
                                                       AD_DH_D_N<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM33.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM33.I               Tiodi                 0.557   AD_DH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y7.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y7.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y7.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y7.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.269ns (1.441ns logic, 0.828ns route)
                                                       (63.5% logic, 36.5% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y7.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.759ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.592ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.643ns (Levels of Logic = 2)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL31.I               Tiopi                 0.636   AD_DH_D_P<2>
                                                       AD_DH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y9.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y9.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y9.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y9.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (1.815ns logic, 0.828ns route)
                                                       (68.7% logic, 31.3% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y9.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.500ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.252ns (Levels of Logic = 2)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL31.I               Tiopi                 0.542   AD_DH_D_P<2>
                                                       AD_DH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y9.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y9.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y9.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y9.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.252ns (1.424ns logic, 0.828ns route)
                                                       (63.2% logic, 36.8% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y9.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.758ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.591ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.644ns (Levels of Logic = 2)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL31.I               Tiopi                 0.636   AD_DH_D_P<2>
                                                       AD_DH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y9.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y9.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y9.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y9.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.644ns (1.816ns logic, 0.828ns route)
                                                       (68.7% logic, 31.3% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y9.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.498ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.254ns (Levels of Logic = 2)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL31.I               Tiopi                 0.542   AD_DH_D_P<2>
                                                       AD_DH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y9.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y9.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y9.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y9.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.254ns (1.426ns logic, 0.828ns route)
                                                       (63.3% logic, 36.7% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y9.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.767ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.600ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.635ns (Levels of Logic = 2)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL30.I               Tiopi                 0.628   AD_DH_D_P<3>
                                                       AD_DH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y1.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y1.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y1.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y1.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (1.807ns logic, 0.828ns route)
                                                       (68.6% logic, 31.4% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y1.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.507ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.245ns (Levels of Logic = 2)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL30.I               Tiopi                 0.535   AD_DH_D_P<3>
                                                       AD_DH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y1.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y1.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y1.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y1.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (1.417ns logic, 0.828ns route)
                                                       (63.1% logic, 36.9% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y1.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.766ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.599ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.636ns (Levels of Logic = 2)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL30.I               Tiopi                 0.628   AD_DH_D_P<3>
                                                       AD_DH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y1.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y1.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y1.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y1.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.636ns (1.808ns logic, 0.828ns route)
                                                       (68.6% logic, 31.4% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y1.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.505ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.247ns (Levels of Logic = 2)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL30.I               Tiopi                 0.535   AD_DH_D_P<3>
                                                       AD_DH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y1.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y1.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y1.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y1.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.247ns (1.419ns logic, 0.828ns route)
                                                       (63.2% logic, 36.8% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y1.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.749ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.582ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.653ns (Levels of Logic = 2)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK33.I               Tiopi                 0.646   AD_DH_D_P<7>
                                                       AD_DH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y11.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y11.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y11.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y11.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.653ns (1.825ns logic, 0.828ns route)
                                                       (68.8% logic, 31.2% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y11.CLK     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.491ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.261ns (Levels of Logic = 2)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK33.I               Tiopi                 0.551   AD_DH_D_P<7>
                                                       AD_DH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y11.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y11.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y11.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y11.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.261ns (1.433ns logic, 0.828ns route)
                                                       (63.4% logic, 36.6% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y11.CLK     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.748ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.581ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.654ns (Levels of Logic = 2)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK33.I               Tiopi                 0.646   AD_DH_D_P<7>
                                                       AD_DH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y11.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y11.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y11.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y11.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.654ns (1.826ns logic, 0.828ns route)
                                                       (68.8% logic, 31.2% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y11.CLKB    net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.489ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.263ns (Levels of Logic = 2)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK33.I               Tiopi                 0.551   AD_DH_D_P<7>
                                                       AD_DH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y11.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y11.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y11.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y11.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (1.435ns logic, 0.828ns route)
                                                       (63.4% logic, 36.6% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y11.CLKB    net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.749ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.582ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_N<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.653ns (Levels of Logic = 3)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_N<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK32.PADOUT          Tiopp                 0.000   AD_DH_D_N<7>
                                                       AD_DH_D_N<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    AK33.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    AK33.I               Tiodi                 0.646   AD_DH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y11.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y11.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y11.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y11.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.653ns (1.825ns logic, 0.828ns route)
                                                       (68.8% logic, 31.2% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y11.CLK     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.491ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_N<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.261ns (Levels of Logic = 3)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_N<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK32.PADOUT          Tiopp                 0.000   AD_DH_D_N<7>
                                                       AD_DH_D_N<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    AK33.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    AK33.I               Tiodi                 0.551   AD_DH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y11.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y11.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y11.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y11.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.261ns (1.433ns logic, 0.828ns route)
                                                       (63.4% logic, 36.6% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y11.CLK     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.748ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.581ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_N<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.654ns (Levels of Logic = 3)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_N<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK32.PADOUT          Tiopp                 0.000   AD_DH_D_N<7>
                                                       AD_DH_D_N<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    AK33.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    AK33.I               Tiodi                 0.646   AD_DH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y11.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y11.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y11.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y11.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.654ns (1.826ns logic, 0.828ns route)
                                                       (68.8% logic, 31.2% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y11.CLKB    net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y11.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.489ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_N<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.263ns (Levels of Logic = 3)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_N<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK32.PADOUT          Tiopp                 0.000   AD_DH_D_N<7>
                                                       AD_DH_D_N<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    AK33.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    AK33.I               Tiodi                 0.551   AD_DH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y11.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y11.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y11.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y11.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (1.435ns logic, 0.828ns route)
                                                       (63.4% logic, 36.6% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y11.CLKB    net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.759ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.592ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_N<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.643ns (Levels of Logic = 3)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_N<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK31.PADOUT          Tiopp                 0.000   AD_DH_D_N<2>
                                                       AD_DH_D_N<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    AL31.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    AL31.I               Tiodi                 0.636   AD_DH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y9.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y9.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y9.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y9.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.643ns (1.815ns logic, 0.828ns route)
                                                       (68.7% logic, 31.3% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y9.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.500ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_N<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.252ns (Levels of Logic = 3)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_N<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK31.PADOUT          Tiopp                 0.000   AD_DH_D_N<2>
                                                       AD_DH_D_N<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    AL31.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    AL31.I               Tiodi                 0.542   AD_DH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y9.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y9.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y9.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y9.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.252ns (1.424ns logic, 0.828ns route)
                                                       (63.2% logic, 36.8% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y9.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.758ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.591ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_N<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.644ns (Levels of Logic = 3)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_N<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK31.PADOUT          Tiopp                 0.000   AD_DH_D_N<2>
                                                       AD_DH_D_N<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    AL31.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    AL31.I               Tiodi                 0.636   AD_DH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y9.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y9.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y9.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y9.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.644ns (1.816ns logic, 0.828ns route)
                                                       (68.7% logic, 31.3% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y9.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y9.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.498ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_N<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.254ns (Levels of Logic = 3)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_N<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK31.PADOUT          Tiopp                 0.000   AD_DH_D_N<2>
                                                       AD_DH_D_N<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    AL31.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    AL31.I               Tiodi                 0.542   AD_DH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y9.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y9.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y9.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y9.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.254ns (1.426ns logic, 0.828ns route)
                                                       (63.3% logic, 36.7% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y9.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.775ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.608ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_N<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.627ns (Levels of Logic = 3)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_N<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ30.PADOUT          Tiopp                 0.000   AD_DH_D_N<1>
                                                       AD_DH_D_N<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    AJ29.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    AJ29.I               Tiodi                 0.620   AD_DH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y13.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y13.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y13.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y13.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (1.799ns logic, 0.828ns route)
                                                       (68.5% logic, 31.5% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y13.CLK     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.514ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_N<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.238ns (Levels of Logic = 3)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_N<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ30.PADOUT          Tiopp                 0.000   AD_DH_D_N<1>
                                                       AD_DH_D_N<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    AJ29.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    AJ29.I               Tiodi                 0.528   AD_DH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y13.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y13.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y13.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y13.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.238ns (1.410ns logic, 0.828ns route)
                                                       (63.0% logic, 37.0% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y13.CLK     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.774ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.607ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_N<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.628ns (Levels of Logic = 3)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_N<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ30.PADOUT          Tiopp                 0.000   AD_DH_D_N<1>
                                                       AD_DH_D_N<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    AJ29.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    AJ29.I               Tiodi                 0.620   AD_DH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y13.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y13.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y13.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y13.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.628ns (1.800ns logic, 0.828ns route)
                                                       (68.5% logic, 31.5% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y13.CLKB    net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.512ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_N<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.240ns (Levels of Logic = 3)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_N<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ30.PADOUT          Tiopp                 0.000   AD_DH_D_N<1>
                                                       AD_DH_D_N<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    AJ29.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    AJ29.I               Tiodi                 0.528   AD_DH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y13.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y13.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y13.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y13.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.240ns (1.412ns logic, 0.828ns route)
                                                       (63.0% logic, 37.0% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y13.CLKB    net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.775ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.608ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.627ns (Levels of Logic = 2)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ29.I               Tiopi                 0.620   AD_DH_D_P<1>
                                                       AD_DH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y13.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y13.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y13.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y13.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (1.799ns logic, 0.828ns route)
                                                       (68.5% logic, 31.5% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y13.CLK     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.514ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.238ns (Levels of Logic = 2)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ29.I               Tiopi                 0.528   AD_DH_D_P<1>
                                                       AD_DH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y13.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y13.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y13.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y13.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.238ns (1.410ns logic, 0.828ns route)
                                                       (63.0% logic, 37.0% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y13.CLK     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.774ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.607ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.628ns (Levels of Logic = 2)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ29.I               Tiopi                 0.620   AD_DH_D_P<1>
                                                       AD_DH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y13.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y13.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y13.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y13.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.628ns (1.800ns logic, 0.828ns route)
                                                       (68.5% logic, 31.5% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y13.CLKB    net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.512ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.240ns (Levels of Logic = 2)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ29.I               Tiopi                 0.528   AD_DH_D_P<1>
                                                       AD_DH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y13.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y13.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y13.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y13.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.240ns (1.412ns logic, 0.828ns route)
                                                       (63.0% logic, 37.0% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y13.CLKB    net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.763ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.596ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_N<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.639ns (Levels of Logic = 3)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_N<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH30.PADOUT          Tiopp                 0.000   AD_DH_D_N<4>
                                                       AD_DH_D_N<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    AH29.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    AH29.I               Tiodi                 0.632   AD_DH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y25.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y25.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y25.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y25.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.639ns (1.811ns logic, 0.828ns route)
                                                       (68.6% logic, 31.4% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y25.CLK     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.503ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_N<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.249ns (Levels of Logic = 3)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_N<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH30.PADOUT          Tiopp                 0.000   AD_DH_D_N<4>
                                                       AD_DH_D_N<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    AH29.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    AH29.I               Tiodi                 0.539   AD_DH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y25.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y25.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y25.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y25.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.249ns (1.421ns logic, 0.828ns route)
                                                       (63.2% logic, 36.8% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y25.CLK     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.762ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.595ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_N<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.640ns (Levels of Logic = 3)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_N<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH30.PADOUT          Tiopp                 0.000   AD_DH_D_N<4>
                                                       AD_DH_D_N<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    AH29.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    AH29.I               Tiodi                 0.632   AD_DH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y25.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y25.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y25.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y25.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.640ns (1.812ns logic, 0.828ns route)
                                                       (68.6% logic, 31.4% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y25.CLKB    net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.501ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_N<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.251ns (Levels of Logic = 3)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_N<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH30.PADOUT          Tiopp                 0.000   AD_DH_D_N<4>
                                                       AD_DH_D_N<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    AH29.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    AH29.I               Tiodi                 0.539   AD_DH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y25.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y25.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y25.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y25.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (1.423ns logic, 0.828ns route)
                                                       (63.2% logic, 36.8% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y25.CLKB    net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.763ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.596ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.639ns (Levels of Logic = 2)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH29.I               Tiopi                 0.632   AD_DH_D_P<4>
                                                       AD_DH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y25.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y25.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y25.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y25.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.639ns (1.811ns logic, 0.828ns route)
                                                       (68.6% logic, 31.4% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y25.CLK     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.503ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.249ns (Levels of Logic = 2)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH29.I               Tiopi                 0.539   AD_DH_D_P<4>
                                                       AD_DH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y25.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y25.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y25.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y25.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.249ns (1.421ns logic, 0.828ns route)
                                                       (63.2% logic, 36.8% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y25.CLK     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.762ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.595ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.640ns (Levels of Logic = 2)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH29.I               Tiopi                 0.632   AD_DH_D_P<4>
                                                       AD_DH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y25.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y25.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y25.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y25.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.640ns (1.812ns logic, 0.828ns route)
                                                       (68.6% logic, 31.4% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y25.CLKB    net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.501ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.251ns (Levels of Logic = 2)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH29.I               Tiopi                 0.539   AD_DH_D_P<4>
                                                       AD_DH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y25.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y25.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y25.DDLY    net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y25.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (1.423ns logic, 0.828ns route)
                                                       (63.2% logic, 36.8% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y25.CLKB    net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -1.021ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.854ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_N<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.381ns (Levels of Logic = 3)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_N<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG30.PADOUT          Tiopp                 0.000   AD_DH_D_N<0>
                                                       AD_DH_D_N<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    AF30.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    AF30.I               Tiodi                 0.620   AD_DH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y19.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y19.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y19.DDLY    net (fanout=1)     e  0.316   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y19.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.381ns (1.799ns logic, 0.582ns route)
                                                       (75.6% logic, 24.4% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y19.CLK     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.760ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_N<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      1.992ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_N<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG30.PADOUT          Tiopp                 0.000   AD_DH_D_N<0>
                                                       AD_DH_D_N<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    AF30.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    AF30.I               Tiodi                 0.528   AD_DH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y19.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y19.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y19.DDLY    net (fanout=1)     e  0.316   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y19.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.992ns (1.410ns logic, 0.582ns route)
                                                       (70.8% logic, 29.2% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y19.CLK     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -1.020ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.853ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_N<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.382ns (Levels of Logic = 3)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_N<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG30.PADOUT          Tiopp                 0.000   AD_DH_D_N<0>
                                                       AD_DH_D_N<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    AF30.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    AF30.I               Tiodi                 0.620   AD_DH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y19.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y19.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y19.DDLY    net (fanout=1)     e  0.316   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y19.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (1.800ns logic, 0.582ns route)
                                                       (75.6% logic, 24.4% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y19.CLKB    net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.758ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_N<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      1.994ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_N<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG30.PADOUT          Tiopp                 0.000   AD_DH_D_N<0>
                                                       AD_DH_D_N<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    AF30.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    AF30.I               Tiodi                 0.528   AD_DH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y19.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y19.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y19.DDLY    net (fanout=1)     e  0.316   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y19.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (1.412ns logic, 0.582ns route)
                                                       (70.8% logic, 29.2% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y19.CLKB    net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -1.021ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.854ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.381ns (Levels of Logic = 2)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF30.I               Tiopi                 0.620   AD_DH_D_P<0>
                                                       AD_DH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y19.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y19.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y19.DDLY    net (fanout=1)     e  0.316   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y19.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.381ns (1.799ns logic, 0.582ns route)
                                                       (75.6% logic, 24.4% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y19.CLK     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.760ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      1.992ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF30.I               Tiopi                 0.528   AD_DH_D_P<0>
                                                       AD_DH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y19.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y19.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y19.DDLY    net (fanout=1)     e  0.316   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y19.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.992ns (1.410ns logic, 0.582ns route)
                                                       (70.8% logic, 29.2% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y19.CLK     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_DH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_D_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -1.020ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.853ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_DH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.382ns (Levels of Logic = 2)
  Clock Path Delay:     3.427ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_DH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF30.I               Tiopi                 0.620   AD_DH_D_P<0>
                                                       AD_DH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y19.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y19.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y19.DDLY    net (fanout=1)     e  0.316   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y19.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (1.800ns logic, 0.582ns route)
                                                       (75.6% logic, 24.4% route)

  Minimum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.511   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y19.CLKB    net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (0.900ns logic, 2.527ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_DH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_D_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y19.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.758ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_DH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      1.994ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     3.560ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_DH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF30.I               Tiopi                 0.528   AD_DH_D_P<0>
                                                       AD_DH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y19.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y19.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y19.DDLY    net (fanout=1)     e  0.316   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y19.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (1.412ns logic, 0.582ns route)
                                                       (70.8% logic, 29.2% route)

  Maximum Clock Path at Fast Process Corner: AD_D_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG27.I               Tiopi                 0.600   AD_D_CLK_P
                                                       AD_D_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_buf
    IODELAY_X0Y21.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y1.I          net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y19.CLKB    net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.033ns logic, 2.527ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.715ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.548ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_N<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.682ns (Levels of Logic = 3)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_N<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP21.PADOUT          Tiopp                 0.000   AD_CH_D_N<0>
                                                       AD_CH_D_N<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    AP20.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    AP20.I               Tiodi                 0.672   AD_CH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y21.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y21.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y21.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (1.851ns logic, 0.831ns route)
                                                       (69.0% logic, 31.0% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y21.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.460ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_N<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.286ns (Levels of Logic = 3)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_N<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP21.PADOUT          Tiopp                 0.000   AD_CH_D_N<0>
                                                       AD_CH_D_N<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    AP20.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    AP20.I               Tiodi                 0.573   AD_CH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y21.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y21.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y21.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.286ns (1.455ns logic, 0.831ns route)
                                                       (63.6% logic, 36.4% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y21.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.714ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.547ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_N<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.683ns (Levels of Logic = 3)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_N<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP21.PADOUT          Tiopp                 0.000   AD_CH_D_N<0>
                                                       AD_CH_D_N<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    AP20.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    AP20.I               Tiodi                 0.672   AD_CH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y21.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y21.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y21.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (1.852ns logic, 0.831ns route)
                                                       (69.0% logic, 31.0% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y21.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.458ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_N<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.288ns (Levels of Logic = 3)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_N<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP21.PADOUT          Tiopp                 0.000   AD_CH_D_N<0>
                                                       AD_CH_D_N<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    AP20.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    AP20.I               Tiodi                 0.573   AD_CH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y21.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y21.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y21.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (1.457ns logic, 0.831ns route)
                                                       (63.7% logic, 36.3% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y21.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.715ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.548ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.682ns (Levels of Logic = 2)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP20.I               Tiopi                 0.672   AD_CH_D_P<0>
                                                       AD_CH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y21.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y21.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y21.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (1.851ns logic, 0.831ns route)
                                                       (69.0% logic, 31.0% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y21.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.460ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.286ns (Levels of Logic = 2)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP20.I               Tiopi                 0.573   AD_CH_D_P<0>
                                                       AD_CH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y21.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y21.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y21.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.286ns (1.455ns logic, 0.831ns route)
                                                       (63.6% logic, 36.4% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y21.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.714ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.547ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.683ns (Levels of Logic = 2)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP20.I               Tiopi                 0.672   AD_CH_D_P<0>
                                                       AD_CH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y21.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y21.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y21.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (1.852ns logic, 0.831ns route)
                                                       (69.0% logic, 31.0% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y21.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y21.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.458ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.288ns (Levels of Logic = 2)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP20.I               Tiopi                 0.573   AD_CH_D_P<0>
                                                       AD_CH_D_P<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y21.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y21.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y21.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y21.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<0>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (1.457ns logic, 0.831ns route)
                                                       (63.7% logic, 36.3% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y21.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.739ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.572ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_N<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.658ns (Levels of Logic = 3)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_N<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN22.PADOUT          Tiopp                 0.000   AD_CH_D_N<1>
                                                       AD_CH_D_N<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM22.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM22.I               Tiodi                 0.648   AD_CH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y5.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y5.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y5.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y5.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (1.827ns logic, 0.831ns route)
                                                       (68.7% logic, 31.3% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y5.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.481ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_N<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.265ns (Levels of Logic = 3)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_N<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN22.PADOUT          Tiopp                 0.000   AD_CH_D_N<1>
                                                       AD_CH_D_N<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM22.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM22.I               Tiodi                 0.552   AD_CH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y5.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y5.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y5.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y5.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (1.434ns logic, 0.831ns route)
                                                       (63.3% logic, 36.7% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y5.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.738ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.571ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_N<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.659ns (Levels of Logic = 3)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_N<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN22.PADOUT          Tiopp                 0.000   AD_CH_D_N<1>
                                                       AD_CH_D_N<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM22.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM22.I               Tiodi                 0.648   AD_CH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y5.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y5.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y5.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y5.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (1.828ns logic, 0.831ns route)
                                                       (68.7% logic, 31.3% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y5.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.479ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_N<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.267ns (Levels of Logic = 3)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_N<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN22.PADOUT          Tiopp                 0.000   AD_CH_D_N<1>
                                                       AD_CH_D_N<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM22.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM22.I               Tiodi                 0.552   AD_CH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y5.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y5.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y5.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y5.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.267ns (1.436ns logic, 0.831ns route)
                                                       (63.3% logic, 36.7% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y5.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.695ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.528ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_N<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.702ns (Levels of Logic = 3)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_N<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN20.PADOUT          Tiopp                 0.000   AD_CH_D_N<3>
                                                       AD_CH_D_N<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    AN19.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    AN19.I               Tiodi                 0.692   AD_CH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y29.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y29.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y29.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y29.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.702ns (1.871ns logic, 0.831ns route)
                                                       (69.2% logic, 30.8% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y29.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.443ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_N<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.303ns (Levels of Logic = 3)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_N<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN20.PADOUT          Tiopp                 0.000   AD_CH_D_N<3>
                                                       AD_CH_D_N<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    AN19.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    AN19.I               Tiodi                 0.590   AD_CH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y29.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y29.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y29.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y29.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (1.472ns logic, 0.831ns route)
                                                       (63.9% logic, 36.1% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y29.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.694ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_N<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.703ns (Levels of Logic = 3)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_N<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN20.PADOUT          Tiopp                 0.000   AD_CH_D_N<3>
                                                       AD_CH_D_N<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    AN19.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    AN19.I               Tiodi                 0.692   AD_CH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y29.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y29.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y29.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y29.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.703ns (1.872ns logic, 0.831ns route)
                                                       (69.3% logic, 30.7% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y29.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.441ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_N<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.305ns (Levels of Logic = 3)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_N<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN20.PADOUT          Tiopp                 0.000   AD_CH_D_N<3>
                                                       AD_CH_D_N<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    AN19.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    AN19.I               Tiodi                 0.590   AD_CH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y29.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y29.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y29.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y29.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.305ns (1.474ns logic, 0.831ns route)
                                                       (63.9% logic, 36.1% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y29.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.695ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.528ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.702ns (Levels of Logic = 2)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN19.I               Tiopi                 0.692   AD_CH_D_P<3>
                                                       AD_CH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y29.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y29.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y29.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y29.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.702ns (1.871ns logic, 0.831ns route)
                                                       (69.2% logic, 30.8% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y29.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.443ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.303ns (Levels of Logic = 2)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN19.I               Tiopi                 0.590   AD_CH_D_P<3>
                                                       AD_CH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y29.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y29.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y29.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y29.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (1.472ns logic, 0.831ns route)
                                                       (63.9% logic, 36.1% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y29.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.694ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.703ns (Levels of Logic = 2)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN19.I               Tiopi                 0.692   AD_CH_D_P<3>
                                                       AD_CH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y29.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y29.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y29.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y29.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.703ns (1.872ns logic, 0.831ns route)
                                                       (69.3% logic, 30.7% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y29.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y29.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.441ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.305ns (Levels of Logic = 2)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN19.I               Tiopi                 0.590   AD_CH_D_P<3>
                                                       AD_CH_D_P<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y29.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y29.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y29.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y29.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<3>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.305ns (1.474ns logic, 0.831ns route)
                                                       (63.9% logic, 36.1% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y29.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.739ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.572ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.658ns (Levels of Logic = 2)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM22.I               Tiopi                 0.648   AD_CH_D_P<1>
                                                       AD_CH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y5.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y5.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y5.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y5.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (1.827ns logic, 0.831ns route)
                                                       (68.7% logic, 31.3% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y5.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.481ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.265ns (Levels of Logic = 2)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM22.I               Tiopi                 0.552   AD_CH_D_P<1>
                                                       AD_CH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y5.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y5.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y5.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y5.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (1.434ns logic, 0.831ns route)
                                                       (63.3% logic, 36.7% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y5.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.738ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.571ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.659ns (Levels of Logic = 2)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM22.I               Tiopi                 0.648   AD_CH_D_P<1>
                                                       AD_CH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y5.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y5.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y5.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y5.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (1.828ns logic, 0.831ns route)
                                                       (68.7% logic, 31.3% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y5.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y5.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.479ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.267ns (Levels of Logic = 2)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM22.I               Tiopi                 0.552   AD_CH_D_P<1>
                                                       AD_CH_D_P<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y5.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y5.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y5.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y5.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<1>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.267ns (1.436ns logic, 0.831ns route)
                                                       (63.3% logic, 36.7% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y5.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.747ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.580ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.650ns (Levels of Logic = 2)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM21.I               Tiopi                 0.640   AD_CH_D_P<2>
                                                       AD_CH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y13.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y13.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y13.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y13.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.650ns (1.819ns logic, 0.831ns route)
                                                       (68.6% logic, 31.4% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y13.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.487ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.259ns (Levels of Logic = 2)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM21.I               Tiopi                 0.546   AD_CH_D_P<2>
                                                       AD_CH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y13.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y13.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y13.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y13.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (1.428ns logic, 0.831ns route)
                                                       (63.2% logic, 36.8% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y13.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.746ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.579ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.651ns (Levels of Logic = 2)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM21.I               Tiopi                 0.640   AD_CH_D_P<2>
                                                       AD_CH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y13.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y13.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y13.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y13.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.651ns (1.820ns logic, 0.831ns route)
                                                       (68.7% logic, 31.3% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y13.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.485ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.261ns (Levels of Logic = 2)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM21.I               Tiopi                 0.546   AD_CH_D_P<2>
                                                       AD_CH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y13.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y13.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y13.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y13.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.261ns (1.430ns logic, 0.831ns route)
                                                       (63.2% logic, 36.8% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y13.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.694ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.703ns (Levels of Logic = 2)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM20.I               Tiopi                 0.693   AD_CH_D_P<4>
                                                       AD_CH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y25.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y25.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y25.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y25.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.703ns (1.872ns logic, 0.831ns route)
                                                       (69.3% logic, 30.7% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y25.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.442ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.304ns (Levels of Logic = 2)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM20.I               Tiopi                 0.591   AD_CH_D_P<4>
                                                       AD_CH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y25.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y25.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y25.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y25.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.304ns (1.473ns logic, 0.831ns route)
                                                       (63.9% logic, 36.1% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y25.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.693ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.526ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.704ns (Levels of Logic = 2)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM20.I               Tiopi                 0.693   AD_CH_D_P<4>
                                                       AD_CH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y25.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y25.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y25.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y25.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.704ns (1.873ns logic, 0.831ns route)
                                                       (69.3% logic, 30.7% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y25.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.440ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.306ns (Levels of Logic = 2)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM20.I               Tiopi                 0.591   AD_CH_D_P<4>
                                                       AD_CH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y25.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y25.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y25.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y25.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.306ns (1.475ns logic, 0.831ns route)
                                                       (64.0% logic, 36.0% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y25.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.669ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.502ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.728ns (Levels of Logic = 2)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM18.I               Tiopi                 0.718   AD_CH_D_P<5>
                                                       AD_CH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y37.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y37.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y37.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y37.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.728ns (1.897ns logic, 0.831ns route)
                                                       (69.5% logic, 30.5% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y37.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.420ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.326ns (Levels of Logic = 2)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM18.I               Tiopi                 0.613   AD_CH_D_P<5>
                                                       AD_CH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y37.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y37.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y37.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y37.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (1.495ns logic, 0.831ns route)
                                                       (64.3% logic, 35.7% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y37.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.668ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.501ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.729ns (Levels of Logic = 2)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM18.I               Tiopi                 0.718   AD_CH_D_P<5>
                                                       AD_CH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y37.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y37.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y37.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y37.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.729ns (1.898ns logic, 0.831ns route)
                                                       (69.5% logic, 30.5% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y37.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.418ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.328ns (Levels of Logic = 2)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM18.I               Tiopi                 0.613   AD_CH_D_P<5>
                                                       AD_CH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y37.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y37.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y37.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y37.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.328ns (1.497ns logic, 0.831ns route)
                                                       (64.3% logic, 35.7% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y37.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.747ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.580ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_N<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.650ns (Levels of Logic = 3)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_N<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL21.PADOUT          Tiopp                 0.000   AD_CH_D_N<2>
                                                       AD_CH_D_N<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM21.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM21.I               Tiodi                 0.640   AD_CH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y13.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y13.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y13.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y13.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.650ns (1.819ns logic, 0.831ns route)
                                                       (68.6% logic, 31.4% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y13.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.487ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_N<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.259ns (Levels of Logic = 3)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_N<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL21.PADOUT          Tiopp                 0.000   AD_CH_D_N<2>
                                                       AD_CH_D_N<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM21.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM21.I               Tiodi                 0.546   AD_CH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y13.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y13.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y13.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y13.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (1.428ns logic, 0.831ns route)
                                                       (63.2% logic, 36.8% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y13.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.746ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.579ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_N<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.651ns (Levels of Logic = 3)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_N<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL21.PADOUT          Tiopp                 0.000   AD_CH_D_N<2>
                                                       AD_CH_D_N<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM21.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM21.I               Tiodi                 0.640   AD_CH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y13.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y13.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y13.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y13.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.651ns (1.820ns logic, 0.831ns route)
                                                       (68.7% logic, 31.3% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y13.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y13.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.485ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_N<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.261ns (Levels of Logic = 3)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_N<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL21.PADOUT          Tiopp                 0.000   AD_CH_D_N<2>
                                                       AD_CH_D_N<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM21.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM21.I               Tiodi                 0.546   AD_CH_D_P<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y13.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y13.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y13.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y13.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<2>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.261ns (1.430ns logic, 0.831ns route)
                                                       (63.2% logic, 36.8% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y13.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.694ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_N<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.703ns (Levels of Logic = 3)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_N<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL20.PADOUT          Tiopp                 0.000   AD_CH_D_N<4>
                                                       AD_CH_D_N<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM20.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM20.I               Tiodi                 0.693   AD_CH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y25.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y25.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y25.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y25.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.703ns (1.872ns logic, 0.831ns route)
                                                       (69.3% logic, 30.7% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y25.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.442ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_N<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.304ns (Levels of Logic = 3)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_N<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL20.PADOUT          Tiopp                 0.000   AD_CH_D_N<4>
                                                       AD_CH_D_N<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM20.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM20.I               Tiodi                 0.591   AD_CH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y25.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y25.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y25.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y25.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.304ns (1.473ns logic, 0.831ns route)
                                                       (63.9% logic, 36.1% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y25.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.693ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.526ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_N<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.704ns (Levels of Logic = 3)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_N<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL20.PADOUT          Tiopp                 0.000   AD_CH_D_N<4>
                                                       AD_CH_D_N<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM20.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM20.I               Tiodi                 0.693   AD_CH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y25.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y25.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y25.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y25.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.704ns (1.873ns logic, 0.831ns route)
                                                       (69.3% logic, 30.7% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y25.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y25.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.440ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_N<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.306ns (Levels of Logic = 3)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_N<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL20.PADOUT          Tiopp                 0.000   AD_CH_D_N<4>
                                                       AD_CH_D_N<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM20.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM20.I               Tiodi                 0.591   AD_CH_D_P<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y25.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y25.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y25.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y25.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<4>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.306ns (1.475ns logic, 0.831ns route)
                                                       (64.0% logic, 36.0% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y25.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.669ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.502ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_N<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.728ns (Levels of Logic = 3)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_N<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL18.PADOUT          Tiopp                 0.000   AD_CH_D_N<5>
                                                       AD_CH_D_N<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM18.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM18.I               Tiodi                 0.718   AD_CH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y37.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y37.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y37.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y37.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.728ns (1.897ns logic, 0.831ns route)
                                                       (69.5% logic, 30.5% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y37.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.420ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_N<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.326ns (Levels of Logic = 3)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_N<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL18.PADOUT          Tiopp                 0.000   AD_CH_D_N<5>
                                                       AD_CH_D_N<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM18.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM18.I               Tiodi                 0.613   AD_CH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y37.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y37.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y37.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y37.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (1.495ns logic, 0.831ns route)
                                                       (64.3% logic, 35.7% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y37.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.668ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.501ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_N<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.729ns (Levels of Logic = 3)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_N<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL18.PADOUT          Tiopp                 0.000   AD_CH_D_N<5>
                                                       AD_CH_D_N<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM18.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM18.I               Tiodi                 0.718   AD_CH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y37.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y37.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y37.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y37.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.729ns (1.898ns logic, 0.831ns route)
                                                       (69.5% logic, 30.5% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y37.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y37.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.418ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_N<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.328ns (Levels of Logic = 3)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_N<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AL18.PADOUT          Tiopp                 0.000   AD_CH_D_N<5>
                                                       AD_CH_D_N<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM18.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    AM18.I               Tiodi                 0.613   AD_CH_D_P<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y37.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y37.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y37.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y37.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<5>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.328ns (1.497ns logic, 0.831ns route)
                                                       (64.3% logic, 35.7% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y37.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.776ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.609ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.621ns (Levels of Logic = 2)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK21.I               Tiopi                 0.611   AD_CH_D_P<6>
                                                       AD_CH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y7.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y7.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y7.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y7.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.790ns logic, 0.831ns route)
                                                       (68.3% logic, 31.7% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y7.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.513ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.233ns (Levels of Logic = 2)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK21.I               Tiopi                 0.520   AD_CH_D_P<6>
                                                       AD_CH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y7.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y7.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y7.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y7.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (1.402ns logic, 0.831ns route)
                                                       (62.8% logic, 37.2% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y7.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.775ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.608ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.622ns (Levels of Logic = 2)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK21.I               Tiopi                 0.611   AD_CH_D_P<6>
                                                       AD_CH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y7.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y7.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y7.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y7.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.622ns (1.791ns logic, 0.831ns route)
                                                       (68.3% logic, 31.7% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y7.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.511ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.235ns (Levels of Logic = 2)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AK21.I               Tiopi                 0.520   AD_CH_D_P<6>
                                                       AD_CH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y7.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y7.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y7.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y7.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.235ns (1.404ns logic, 0.831ns route)
                                                       (62.8% logic, 37.2% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y7.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.776ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.609ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_N<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.621ns (Levels of Logic = 3)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_N<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ21.PADOUT          Tiopp                 0.000   AD_CH_D_N<6>
                                                       AD_CH_D_N<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    AK21.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    AK21.I               Tiodi                 0.611   AD_CH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y7.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y7.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y7.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y7.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.790ns logic, 0.831ns route)
                                                       (68.3% logic, 31.7% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y7.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.513ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_N<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.233ns (Levels of Logic = 3)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_N<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ21.PADOUT          Tiopp                 0.000   AD_CH_D_N<6>
                                                       AD_CH_D_N<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    AK21.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    AK21.I               Tiodi                 0.520   AD_CH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y7.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y7.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y7.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y7.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (1.402ns logic, 0.831ns route)
                                                       (62.8% logic, 37.2% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y7.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.775ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.608ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_N<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.622ns (Levels of Logic = 3)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_N<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ21.PADOUT          Tiopp                 0.000   AD_CH_D_N<6>
                                                       AD_CH_D_N<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    AK21.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    AK21.I               Tiodi                 0.611   AD_CH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y7.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y7.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y7.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y7.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.622ns (1.791ns logic, 0.831ns route)
                                                       (68.3% logic, 31.7% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y7.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y7.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.511ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_N<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.235ns (Levels of Logic = 3)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_N<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ21.PADOUT          Tiopp                 0.000   AD_CH_D_N<6>
                                                       AD_CH_D_N<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    AK21.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    AK21.I               Tiodi                 0.520   AD_CH_D_P<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y7.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y7.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y7.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y7.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<6>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.235ns (1.404ns logic, 0.831ns route)
                                                       (62.8% logic, 37.2% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y7.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.781ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.614ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.616ns (Levels of Logic = 2)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ20.I               Tiopi                 0.606   AD_CH_D_P<7>
                                                       AD_CH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y15.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y15.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y15.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y15.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (1.785ns logic, 0.831ns route)
                                                       (68.2% logic, 31.8% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y15.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.517ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.229ns (Levels of Logic = 2)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ20.I               Tiopi                 0.516   AD_CH_D_P<7>
                                                       AD_CH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y15.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y15.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y15.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y15.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.229ns (1.398ns logic, 0.831ns route)
                                                       (62.7% logic, 37.3% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y15.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.780ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.613ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.617ns (Levels of Logic = 2)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ20.I               Tiopi                 0.606   AD_CH_D_P<7>
                                                       AD_CH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y15.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y15.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y15.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y15.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (1.786ns logic, 0.831ns route)
                                                       (68.2% logic, 31.8% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y15.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.515ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.231ns (Levels of Logic = 2)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AJ20.I               Tiopi                 0.516   AD_CH_D_P<7>
                                                       AD_CH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y15.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y15.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y15.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y15.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.231ns (1.400ns logic, 0.831ns route)
                                                       (62.8% logic, 37.2% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y15.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.781ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.614ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_N<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.616ns (Levels of Logic = 3)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_N<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH20.PADOUT          Tiopp                 0.000   AD_CH_D_N<7>
                                                       AD_CH_D_N<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    AJ20.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    AJ20.I               Tiodi                 0.606   AD_CH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y15.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y15.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y15.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y15.CLK     Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (1.785ns logic, 0.831ns route)
                                                       (68.2% logic, 31.8% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y15.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.517ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_N<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.229ns (Levels of Logic = 3)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_N<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH20.PADOUT          Tiopp                 0.000   AD_CH_D_N<7>
                                                       AD_CH_D_N<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    AJ20.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    AJ20.I               Tiodi                 0.516   AD_CH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y15.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y15.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y15.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y15.CLK     Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.229ns (1.398ns logic, 0.831ns route)
                                                       (62.7% logic, 37.3% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y15.CLK     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_CH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_C_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.780ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.613ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_CH_D_N<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.617ns (Levels of Logic = 3)
  Clock Path Delay:     3.422ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_CH_D_N<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH20.PADOUT          Tiopp                 0.000   AD_CH_D_N<7>
                                                       AD_CH_D_N<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    AJ20.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    AJ20.I               Tiodi                 0.606   AD_CH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y15.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y15.DATAOUTTioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y15.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y15.CLKB    Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.617ns (1.786ns logic, 0.831ns route)
                                                       (68.2% logic, 31.8% route)

  Minimum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.507   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y15.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.422ns (0.896ns logic, 2.526ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_CH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_C_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y15.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.515ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_CH_D_N<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.231ns (Levels of Logic = 3)
  Clock Path Delay:     3.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_CH_D_N<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AH20.PADOUT          Tiopp                 0.000   AD_CH_D_N<7>
                                                       AD_CH_D_N<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    AJ20.DIFFI_IN        net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    AJ20.I               Tiodi                 0.516   AD_CH_D_P<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y15.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y15.DATAOUTTioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y15.DDLY    net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y15.CLKB    Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_single_path_all_bit_o_H<7>
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    -------------------------------------------------  ---------------------------
    Total                                      2.231ns (1.400ns logic, 0.831ns route)
                                                       (62.8% logic, 37.2% route)

  Maximum Clock Path at Fast Process Corner: AD_C_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF20.I               Tiopi                 0.595   AD_C_CLK_P
                                                       AD_C_CLK_P
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y17.IDATAINnet (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_buf
    IODELAY_X1Y17.DATAOUTTioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y1.I          net (fanout=1)     e  0.676   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y1.O          Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
                                                       U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y15.CLKB    net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.028ns logic, 2.526ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.910ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.743ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_N<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.629ns (Levels of Logic = 3)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_N<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L21.PADOUT             Tiopp                 0.000   AD_BH_D_N<5>
                                                         AD_BH_D_N<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    L20.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    L20.I                  Tiodi                 0.619   AD_BH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y163.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y163.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y163.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y163.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.629ns (1.798ns logic, 0.831ns route)
                                                         (68.4% logic, 31.6% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y163.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.652ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_N<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.241ns (Levels of Logic = 3)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_N<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L21.PADOUT             Tiopp                 0.000   AD_BH_D_N<5>
                                                         AD_BH_D_N<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    L20.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    L20.I                  Tiodi                 0.528   AD_BH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y163.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y163.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y163.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y163.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.241ns (1.410ns logic, 0.831ns route)
                                                         (62.9% logic, 37.1% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y163.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.909ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.742ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_N<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.630ns (Levels of Logic = 3)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_N<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L21.PADOUT             Tiopp                 0.000   AD_BH_D_N<5>
                                                         AD_BH_D_N<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    L20.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    L20.I                  Tiodi                 0.619   AD_BH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y163.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y163.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y163.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y163.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.630ns (1.799ns logic, 0.831ns route)
                                                         (68.4% logic, 31.6% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y163.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.650ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_N<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.243ns (Levels of Logic = 3)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_N<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L21.PADOUT             Tiopp                 0.000   AD_BH_D_N<5>
                                                         AD_BH_D_N<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    L20.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    L20.I                  Tiodi                 0.528   AD_BH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y163.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y163.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y163.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y163.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.243ns (1.412ns logic, 0.831ns route)
                                                         (63.0% logic, 37.0% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y163.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.910ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.743ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.629ns (Levels of Logic = 2)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L20.I                  Tiopi                 0.619   AD_BH_D_P<5>
                                                         AD_BH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y163.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y163.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y163.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y163.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.629ns (1.798ns logic, 0.831ns route)
                                                         (68.4% logic, 31.6% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y163.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.652ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.241ns (Levels of Logic = 2)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L20.I                  Tiopi                 0.528   AD_BH_D_P<5>
                                                         AD_BH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y163.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y163.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y163.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y163.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.241ns (1.410ns logic, 0.831ns route)
                                                         (62.9% logic, 37.1% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y163.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.909ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.742ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.630ns (Levels of Logic = 2)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L20.I                  Tiopi                 0.619   AD_BH_D_P<5>
                                                         AD_BH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y163.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y163.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y163.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y163.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.630ns (1.799ns logic, 0.831ns route)
                                                         (68.4% logic, 31.6% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y163.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X1Y163.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.650ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.243ns (Levels of Logic = 2)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    L20.I                  Tiopi                 0.528   AD_BH_D_P<5>
                                                         AD_BH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X1Y163.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X1Y163.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X1Y163.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X1Y163.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.243ns (1.412ns logic, 0.831ns route)
                                                         (63.0% logic, 37.0% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y163.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.915ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.748ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_N<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.624ns (Levels of Logic = 3)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_N<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K22.PADOUT             Tiopp                 0.000   AD_BH_D_N<6>
                                                         AD_BH_D_N<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    K21.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    K21.I                  Tiodi                 0.614   AD_BH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y167.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y167.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y167.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y167.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.624ns (1.793ns logic, 0.831ns route)
                                                         (68.3% logic, 31.7% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y167.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.657ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_N<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.236ns (Levels of Logic = 3)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_N<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K22.PADOUT             Tiopp                 0.000   AD_BH_D_N<6>
                                                         AD_BH_D_N<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    K21.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    K21.I                  Tiodi                 0.523   AD_BH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y167.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y167.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y167.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y167.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.236ns (1.405ns logic, 0.831ns route)
                                                         (62.8% logic, 37.2% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y167.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.914ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.747ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_N<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.625ns (Levels of Logic = 3)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_N<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K22.PADOUT             Tiopp                 0.000   AD_BH_D_N<6>
                                                         AD_BH_D_N<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    K21.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    K21.I                  Tiodi                 0.614   AD_BH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y167.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y167.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y167.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y167.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.625ns (1.794ns logic, 0.831ns route)
                                                         (68.3% logic, 31.7% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y167.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.655ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_N<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.238ns (Levels of Logic = 3)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_N<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K22.PADOUT             Tiopp                 0.000   AD_BH_D_N<6>
                                                         AD_BH_D_N<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    K21.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    K21.I                  Tiodi                 0.523   AD_BH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y167.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y167.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y167.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y167.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.238ns (1.407ns logic, 0.831ns route)
                                                         (62.9% logic, 37.1% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y167.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.915ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.748ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.624ns (Levels of Logic = 2)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K21.I                  Tiopi                 0.614   AD_BH_D_P<6>
                                                         AD_BH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y167.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y167.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y167.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y167.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.624ns (1.793ns logic, 0.831ns route)
                                                         (68.3% logic, 31.7% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y167.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.657ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.236ns (Levels of Logic = 2)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K21.I                  Tiopi                 0.523   AD_BH_D_P<6>
                                                         AD_BH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y167.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y167.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y167.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y167.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.236ns (1.405ns logic, 0.831ns route)
                                                         (62.8% logic, 37.2% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y167.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.914ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.747ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.625ns (Levels of Logic = 2)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K21.I                  Tiopi                 0.614   AD_BH_D_P<6>
                                                         AD_BH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y167.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y167.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y167.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y167.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.625ns (1.794ns logic, 0.831ns route)
                                                         (68.3% logic, 31.7% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y167.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X1Y167.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.655ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.238ns (Levels of Logic = 2)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K21.I                  Tiopi                 0.523   AD_BH_D_P<6>
                                                         AD_BH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X1Y167.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X1Y167.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X1Y167.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X1Y167.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.238ns (1.407ns logic, 0.831ns route)
                                                         (62.9% logic, 37.1% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y167.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.927ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.760ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_N<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.612ns (Levels of Logic = 3)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_N<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J21.PADOUT             Tiopp                 0.000   AD_BH_D_N<4>
                                                         AD_BH_D_N<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    J20.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    J20.I                  Tiodi                 0.602   AD_BH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y191.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y191.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y191.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y191.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.612ns (1.781ns logic, 0.831ns route)
                                                         (68.2% logic, 31.8% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y191.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.667ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_N<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.226ns (Levels of Logic = 3)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_N<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J21.PADOUT             Tiopp                 0.000   AD_BH_D_N<4>
                                                         AD_BH_D_N<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    J20.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    J20.I                  Tiodi                 0.513   AD_BH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y191.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y191.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y191.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y191.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.226ns (1.395ns logic, 0.831ns route)
                                                         (62.7% logic, 37.3% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y191.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.926ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.759ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_N<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.613ns (Levels of Logic = 3)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_N<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J21.PADOUT             Tiopp                 0.000   AD_BH_D_N<4>
                                                         AD_BH_D_N<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    J20.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    J20.I                  Tiodi                 0.602   AD_BH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y191.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y191.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y191.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y191.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.613ns (1.782ns logic, 0.831ns route)
                                                         (68.2% logic, 31.8% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y191.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.665ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_N<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.228ns (Levels of Logic = 3)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_N<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J21.PADOUT             Tiopp                 0.000   AD_BH_D_N<4>
                                                         AD_BH_D_N<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    J20.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    J20.I                  Tiodi                 0.513   AD_BH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y191.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y191.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y191.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y191.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.228ns (1.397ns logic, 0.831ns route)
                                                         (62.7% logic, 37.3% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y191.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.927ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.760ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.612ns (Levels of Logic = 2)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J20.I                  Tiopi                 0.602   AD_BH_D_P<4>
                                                         AD_BH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y191.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y191.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y191.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y191.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.612ns (1.781ns logic, 0.831ns route)
                                                         (68.2% logic, 31.8% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y191.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.667ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.226ns (Levels of Logic = 2)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J20.I                  Tiopi                 0.513   AD_BH_D_P<4>
                                                         AD_BH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y191.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y191.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y191.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y191.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.226ns (1.395ns logic, 0.831ns route)
                                                         (62.7% logic, 37.3% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y191.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.926ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.759ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.613ns (Levels of Logic = 2)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J20.I                  Tiopi                 0.602   AD_BH_D_P<4>
                                                         AD_BH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y191.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y191.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y191.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y191.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.613ns (1.782ns logic, 0.831ns route)
                                                         (68.2% logic, 31.8% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y191.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X1Y191.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.665ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.228ns (Levels of Logic = 2)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J20.I                  Tiopi                 0.513   AD_BH_D_P<4>
                                                         AD_BH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X1Y191.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X1Y191.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X1Y191.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X1Y191.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.228ns (1.397ns logic, 0.831ns route)
                                                         (62.7% logic, 37.3% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y191.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.904ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.737ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_N<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.635ns (Levels of Logic = 3)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_N<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G22.PADOUT             Tiopp                 0.000   AD_BH_D_N<7>
                                                         AD_BH_D_N<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    G21.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    G21.I                  Tiodi                 0.625   AD_BH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y195.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y195.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y195.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y195.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.635ns (1.804ns logic, 0.831ns route)
                                                         (68.5% logic, 31.5% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y195.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.647ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_N<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.246ns (Levels of Logic = 3)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_N<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G22.PADOUT             Tiopp                 0.000   AD_BH_D_N<7>
                                                         AD_BH_D_N<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    G21.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    G21.I                  Tiodi                 0.533   AD_BH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y195.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y195.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y195.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y195.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.246ns (1.415ns logic, 0.831ns route)
                                                         (63.0% logic, 37.0% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y195.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.903ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.736ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_N<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.636ns (Levels of Logic = 3)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_N<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G22.PADOUT             Tiopp                 0.000   AD_BH_D_N<7>
                                                         AD_BH_D_N<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    G21.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    G21.I                  Tiodi                 0.625   AD_BH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y195.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y195.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y195.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y195.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.636ns (1.805ns logic, 0.831ns route)
                                                         (68.5% logic, 31.5% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y195.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.645ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_N<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.248ns (Levels of Logic = 3)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_N<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G22.PADOUT             Tiopp                 0.000   AD_BH_D_N<7>
                                                         AD_BH_D_N<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    G21.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    G21.I                  Tiodi                 0.533   AD_BH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y195.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y195.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y195.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y195.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.248ns (1.417ns logic, 0.831ns route)
                                                         (63.0% logic, 37.0% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y195.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.904ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.737ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.635ns (Levels of Logic = 2)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G21.I                  Tiopi                 0.625   AD_BH_D_P<7>
                                                         AD_BH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y195.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y195.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y195.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y195.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.635ns (1.804ns logic, 0.831ns route)
                                                         (68.5% logic, 31.5% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y195.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.647ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.246ns (Levels of Logic = 2)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G21.I                  Tiopi                 0.533   AD_BH_D_P<7>
                                                         AD_BH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y195.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y195.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y195.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y195.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.246ns (1.415ns logic, 0.831ns route)
                                                         (63.0% logic, 37.0% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y195.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.903ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.736ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.636ns (Levels of Logic = 2)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G21.I                  Tiopi                 0.625   AD_BH_D_P<7>
                                                         AD_BH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y195.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y195.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y195.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y195.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.636ns (1.805ns logic, 0.831ns route)
                                                         (68.5% logic, 31.5% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y195.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X1Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.645ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.248ns (Levels of Logic = 2)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G21.I                  Tiopi                 0.533   AD_BH_D_P<7>
                                                         AD_BH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X1Y195.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X1Y195.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X1Y195.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X1Y195.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.248ns (1.417ns logic, 0.831ns route)
                                                         (63.0% logic, 37.0% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y195.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -1.138ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.971ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_N<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.401ns (Levels of Logic = 3)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_N<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G20.PADOUT             Tiopp                 0.000   AD_BH_D_N<0>
                                                         AD_BH_D_N<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    F21.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    F21.I                  Tiodi                 0.640   AD_BH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y179.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y179.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y179.DDLY     net (fanout=1)     e  0.316   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y179.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.401ns (1.819ns logic, 0.582ns route)
                                                         (75.8% logic, 24.2% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y179.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.883ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_N<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.010ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_N<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G20.PADOUT             Tiopp                 0.000   AD_BH_D_N<0>
                                                         AD_BH_D_N<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    F21.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    F21.I                  Tiodi                 0.546   AD_BH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y179.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y179.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y179.DDLY     net (fanout=1)     e  0.316   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y179.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.010ns (1.428ns logic, 0.582ns route)
                                                         (71.0% logic, 29.0% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y179.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -1.137ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.970ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_N<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.402ns (Levels of Logic = 3)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_N<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G20.PADOUT             Tiopp                 0.000   AD_BH_D_N<0>
                                                         AD_BH_D_N<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    F21.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    F21.I                  Tiodi                 0.640   AD_BH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y179.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y179.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y179.DDLY     net (fanout=1)     e  0.316   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y179.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.402ns (1.820ns logic, 0.582ns route)
                                                         (75.8% logic, 24.2% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y179.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.881ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_N<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.012ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_N<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G20.PADOUT             Tiopp                 0.000   AD_BH_D_N<0>
                                                         AD_BH_D_N<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    F21.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    F21.I                  Tiodi                 0.546   AD_BH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y179.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y179.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y179.DDLY     net (fanout=1)     e  0.316   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y179.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.012ns (1.430ns logic, 0.582ns route)
                                                         (71.1% logic, 28.9% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y179.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -1.138ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.971ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.401ns (Levels of Logic = 2)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F21.I                  Tiopi                 0.640   AD_BH_D_P<0>
                                                         AD_BH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y179.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y179.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y179.DDLY     net (fanout=1)     e  0.316   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y179.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.401ns (1.819ns logic, 0.582ns route)
                                                         (75.8% logic, 24.2% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y179.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.883ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.010ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F21.I                  Tiopi                 0.546   AD_BH_D_P<0>
                                                         AD_BH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y179.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y179.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y179.DDLY     net (fanout=1)     e  0.316   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y179.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.010ns (1.428ns logic, 0.582ns route)
                                                         (71.0% logic, 29.0% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y179.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -1.137ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.970ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.402ns (Levels of Logic = 2)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F21.I                  Tiopi                 0.640   AD_BH_D_P<0>
                                                         AD_BH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y179.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y179.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y179.DDLY     net (fanout=1)     e  0.316   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y179.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.402ns (1.820ns logic, 0.582ns route)
                                                         (75.8% logic, 24.2% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y179.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X1Y179.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.881ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.012ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F21.I                  Tiopi                 0.546   AD_BH_D_P<0>
                                                         AD_BH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X1Y179.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X1Y179.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X1Y179.DDLY     net (fanout=1)     e  0.316   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X1Y179.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.012ns (1.430ns logic, 0.582ns route)
                                                         (71.1% logic, 28.9% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y179.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.863ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.696ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.676ns (Levels of Logic = 2)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E19.I                  Tiopi                 0.666   AD_BH_D_P<3>
                                                         AD_BH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y173.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y173.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y173.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y173.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.676ns (1.845ns logic, 0.831ns route)
                                                         (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y173.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.612ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.281ns (Levels of Logic = 2)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E19.I                  Tiopi                 0.568   AD_BH_D_P<3>
                                                         AD_BH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y173.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y173.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y173.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y173.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.281ns (1.450ns logic, 0.831ns route)
                                                         (63.6% logic, 36.4% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y173.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.862ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.695ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.677ns (Levels of Logic = 2)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E19.I                  Tiopi                 0.666   AD_BH_D_P<3>
                                                         AD_BH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y173.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y173.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y173.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y173.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.677ns (1.846ns logic, 0.831ns route)
                                                         (69.0% logic, 31.0% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y173.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.610ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.283ns (Levels of Logic = 2)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E19.I                  Tiopi                 0.568   AD_BH_D_P<3>
                                                         AD_BH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y173.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y173.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y173.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y173.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.283ns (1.452ns logic, 0.831ns route)
                                                         (63.6% logic, 36.4% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y173.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.889ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.722ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_N<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.650ns (Levels of Logic = 3)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_N<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D20.PADOUT             Tiopp                 0.000   AD_BH_D_N<1>
                                                         AD_BH_D_N<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    C20.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    C20.I                  Tiodi                 0.640   AD_BH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y199.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y199.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y199.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y199.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.650ns (1.819ns logic, 0.831ns route)
                                                         (68.6% logic, 31.4% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y199.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.635ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_N<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.258ns (Levels of Logic = 3)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_N<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D20.PADOUT             Tiopp                 0.000   AD_BH_D_N<1>
                                                         AD_BH_D_N<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    C20.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    C20.I                  Tiodi                 0.545   AD_BH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y199.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y199.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y199.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y199.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.258ns (1.427ns logic, 0.831ns route)
                                                         (63.2% logic, 36.8% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y199.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.888ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.721ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_N<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.651ns (Levels of Logic = 3)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_N<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D20.PADOUT             Tiopp                 0.000   AD_BH_D_N<1>
                                                         AD_BH_D_N<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    C20.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    C20.I                  Tiodi                 0.640   AD_BH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y199.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y199.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y199.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y199.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.651ns (1.820ns logic, 0.831ns route)
                                                         (68.7% logic, 31.3% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y199.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.633ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_N<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.260ns (Levels of Logic = 3)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_N<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D20.PADOUT             Tiopp                 0.000   AD_BH_D_N<1>
                                                         AD_BH_D_N<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    C20.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    C20.I                  Tiodi                 0.545   AD_BH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y199.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y199.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y199.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y199.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.260ns (1.429ns logic, 0.831ns route)
                                                         (63.2% logic, 36.8% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y199.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.863ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.696ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_N<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.676ns (Levels of Logic = 3)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_N<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D19.PADOUT             Tiopp                 0.000   AD_BH_D_N<3>
                                                         AD_BH_D_N<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    E19.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    E19.I                  Tiodi                 0.666   AD_BH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y173.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y173.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y173.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y173.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.676ns (1.845ns logic, 0.831ns route)
                                                         (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y173.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.612ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_N<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.281ns (Levels of Logic = 3)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_N<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D19.PADOUT             Tiopp                 0.000   AD_BH_D_N<3>
                                                         AD_BH_D_N<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    E19.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    E19.I                  Tiodi                 0.568   AD_BH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y173.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y173.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y173.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y173.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.281ns (1.450ns logic, 0.831ns route)
                                                         (63.6% logic, 36.4% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y173.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.862ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.695ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_N<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.677ns (Levels of Logic = 3)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_N<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D19.PADOUT             Tiopp                 0.000   AD_BH_D_N<3>
                                                         AD_BH_D_N<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    E19.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    E19.I                  Tiodi                 0.666   AD_BH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y173.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y173.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y173.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y173.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.677ns (1.846ns logic, 0.831ns route)
                                                         (69.0% logic, 31.0% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y173.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X1Y173.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.610ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_N<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.283ns (Levels of Logic = 3)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_N<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D19.PADOUT             Tiopp                 0.000   AD_BH_D_N<3>
                                                         AD_BH_D_N<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    E19.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    E19.I                  Tiodi                 0.568   AD_BH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X1Y173.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X1Y173.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X1Y173.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X1Y173.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.283ns (1.452ns logic, 0.831ns route)
                                                         (63.6% logic, 36.4% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y173.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.889ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.722ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.650ns (Levels of Logic = 2)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C20.I                  Tiopi                 0.640   AD_BH_D_P<1>
                                                         AD_BH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y199.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y199.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y199.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y199.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.650ns (1.819ns logic, 0.831ns route)
                                                         (68.6% logic, 31.4% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y199.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.635ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.258ns (Levels of Logic = 2)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C20.I                  Tiopi                 0.545   AD_BH_D_P<1>
                                                         AD_BH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y199.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y199.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y199.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y199.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.258ns (1.427ns logic, 0.831ns route)
                                                         (63.2% logic, 36.8% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y199.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.888ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.721ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.651ns (Levels of Logic = 2)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C20.I                  Tiopi                 0.640   AD_BH_D_P<1>
                                                         AD_BH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y199.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y199.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y199.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y199.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.651ns (1.820ns logic, 0.831ns route)
                                                         (68.7% logic, 31.3% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y199.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X1Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.633ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.260ns (Levels of Logic = 2)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C20.I                  Tiopi                 0.545   AD_BH_D_P<1>
                                                         AD_BH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X1Y199.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X1Y199.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X1Y199.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X1Y199.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.260ns (1.429ns logic, 0.831ns route)
                                                         (63.2% logic, 36.8% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y199.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.829ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.662ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_N<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.710ns (Levels of Logic = 3)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_N<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C18.PADOUT             Tiopp                 0.000   AD_BH_D_N<2>
                                                         AD_BH_D_N<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    B18.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    B18.I                  Tiodi                 0.700   AD_BH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y165.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y165.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y165.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y165.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.710ns (1.879ns logic, 0.831ns route)
                                                         (69.3% logic, 30.7% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y165.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.583ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_N<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.310ns (Levels of Logic = 3)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_N<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C18.PADOUT             Tiopp                 0.000   AD_BH_D_N<2>
                                                         AD_BH_D_N<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    B18.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    B18.I                  Tiodi                 0.597   AD_BH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y165.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y165.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y165.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y165.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.310ns (1.479ns logic, 0.831ns route)
                                                         (64.0% logic, 36.0% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y165.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.828ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.661ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_N<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.711ns (Levels of Logic = 3)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_N<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C18.PADOUT             Tiopp                 0.000   AD_BH_D_N<2>
                                                         AD_BH_D_N<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    B18.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    B18.I                  Tiodi                 0.700   AD_BH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y165.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y165.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y165.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y165.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.711ns (1.880ns logic, 0.831ns route)
                                                         (69.3% logic, 30.7% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y165.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.581ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_N<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.312ns (Levels of Logic = 3)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_N<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C18.PADOUT             Tiopp                 0.000   AD_BH_D_N<2>
                                                         AD_BH_D_N<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    B18.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    B18.I                  Tiodi                 0.597   AD_BH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y165.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y165.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y165.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y165.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.312ns (1.481ns logic, 0.831ns route)
                                                         (64.1% logic, 35.9% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y165.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.829ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.662ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.710ns (Levels of Logic = 2)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B18.I                  Tiopi                 0.700   AD_BH_D_P<2>
                                                         AD_BH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y165.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y165.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y165.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y165.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.710ns (1.879ns logic, 0.831ns route)
                                                         (69.3% logic, 30.7% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y165.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.583ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.310ns (Levels of Logic = 2)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B18.I                  Tiopi                 0.597   AD_BH_D_P<2>
                                                         AD_BH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y165.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y165.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y165.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y165.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.310ns (1.479ns logic, 0.831ns route)
                                                         (64.0% logic, 36.0% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y165.CLK      net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_BH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_B_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.828ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.661ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_BH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.711ns (Levels of Logic = 2)
  Clock Path Delay:     3.564ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_BH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B18.I                  Tiopi                 0.700   AD_BH_D_P<2>
                                                         AD_BH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y165.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y165.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y165.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y165.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.711ns (1.880ns logic, 0.831ns route)
                                                         (69.3% logic, 30.7% route)

  Minimum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.533   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y165.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.564ns (0.922ns logic, 2.642ns route)
                                                         (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_BH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_B_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X1Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.581ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_BH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.312ns (Levels of Logic = 2)
  Clock Path Delay:     3.701ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_BH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B18.I                  Tiopi                 0.597   AD_BH_D_P<2>
                                                         AD_BH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X1Y165.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X1Y165.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X1Y165.DDLY     net (fanout=1)     e  0.565   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X1Y165.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.312ns (1.481ns logic, 0.831ns route)
                                                         (64.1% logic, 35.9% route)

  Maximum Clock Path at Fast Process Corner: AD_B_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H19.I                  Tiopi                 0.626   AD_B_CLK_P
                                                         AD_B_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X1Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_buf
    IODELAY_X1Y177.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/IODELAY1_CLK
    BUFR_X1Y8.I            net (fanout=1)     e  0.792   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/adc_clk_delay_o
    BUFR_X1Y8.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/u_adc_clk_if/BUFR_DIV
    ILOGIC_X1Y165.CLKB     net (fanout=54)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.701ns (1.059ns logic, 2.642ns route)
                                                         (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.759ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.592ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_N<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.648ns (Levels of Logic = 3)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_N<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J32.PADOUT             Tiopp                 0.000   AD_AH_D_N<7>
                                                         AD_AH_D_N<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    J31.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    J31.I                  Tiodi                 0.641   AD_AH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y161.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y161.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y161.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y161.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.648ns (1.820ns logic, 0.828ns route)
                                                         (68.7% logic, 31.3% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y161.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.500ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_N<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.257ns (Levels of Logic = 3)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_N<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J32.PADOUT             Tiopp                 0.000   AD_AH_D_N<7>
                                                         AD_AH_D_N<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    J31.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    J31.I                  Tiodi                 0.547   AD_AH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y161.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y161.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y161.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y161.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.257ns (1.429ns logic, 0.828ns route)
                                                         (63.3% logic, 36.7% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y161.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.758ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.591ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_N<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.649ns (Levels of Logic = 3)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_N<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J32.PADOUT             Tiopp                 0.000   AD_AH_D_N<7>
                                                         AD_AH_D_N<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    J31.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    J31.I                  Tiodi                 0.641   AD_AH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y161.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y161.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y161.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y161.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.649ns (1.821ns logic, 0.828ns route)
                                                         (68.7% logic, 31.3% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y161.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.498ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_N<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.259ns (Levels of Logic = 3)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_N<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J32.PADOUT             Tiopp                 0.000   AD_AH_D_N<7>
                                                         AD_AH_D_N<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    J31.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/SLAVEBUF.DIFFIN
    J31.I                  Tiodi                 0.547   AD_AH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y161.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y161.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y161.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y161.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.259ns (1.431ns logic, 0.828ns route)
                                                         (63.3% logic, 36.7% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y161.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.759ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.592ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.648ns (Levels of Logic = 2)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J31.I                  Tiopi                 0.641   AD_AH_D_P<7>
                                                         AD_AH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y161.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y161.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y161.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y161.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.648ns (1.820ns logic, 0.828ns route)
                                                         (68.7% logic, 31.3% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y161.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.500ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.257ns (Levels of Logic = 2)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J31.I                  Tiopi                 0.547   AD_AH_D_P<7>
                                                         AD_AH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y161.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y161.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y161.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y161.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.257ns (1.429ns logic, 0.828ns route)
                                                         (63.3% logic, 36.7% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y161.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.758ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.591ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.649ns (Levels of Logic = 2)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J31.I                  Tiopi                 0.641   AD_AH_D_P<7>
                                                         AD_AH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y161.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y161.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y161.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y161.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.649ns (1.821ns logic, 0.828ns route)
                                                         (68.7% logic, 31.3% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y161.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (ILOGIC_X0Y161.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.498ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<7> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.259ns (Levels of Logic = 2)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_P<7> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    J31.I                  Tiopi                 0.547   AD_AH_D_P<7>
                                                         AD_AH_D_P<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[7].IBUF_adc_data/IBUFDS
    IODELAY_X0Y161.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<7>
    IODELAY_X0Y161.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[7].IODELAY1_adc_data
    ILOGIC_X0Y161.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<7>
    ILOGIC_X0Y161.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<7>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.259ns (1.431ns logic, 0.828ns route)
                                                         (63.3% logic, 36.7% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[7].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y161.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.747ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.580ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.660ns (Levels of Logic = 2)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H34.I                  Tiopi                 0.653   AD_AH_D_P<6>
                                                         AD_AH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y171.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y171.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y171.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y171.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.660ns (1.832ns logic, 0.828ns route)
                                                         (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y171.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.267ns (Levels of Logic = 2)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H34.I                  Tiopi                 0.557   AD_AH_D_P<6>
                                                         AD_AH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y171.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y171.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y171.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y171.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.267ns (1.439ns logic, 0.828ns route)
                                                         (63.5% logic, 36.5% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y171.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.746ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.579ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.661ns (Levels of Logic = 2)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H34.I                  Tiopi                 0.653   AD_AH_D_P<6>
                                                         AD_AH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y171.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y171.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y171.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y171.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.661ns (1.833ns logic, 0.828ns route)
                                                         (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y171.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.488ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.269ns (Levels of Logic = 2)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_P<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H34.I                  Tiopi                 0.557   AD_AH_D_P<6>
                                                         AD_AH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y171.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y171.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y171.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y171.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.269ns (1.441ns logic, 0.828ns route)
                                                         (63.5% logic, 36.5% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y171.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.747ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.580ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_N<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.660ns (Levels of Logic = 3)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_N<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H33.PADOUT             Tiopp                 0.000   AD_AH_D_N<6>
                                                         AD_AH_D_N<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    H34.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    H34.I                  Tiodi                 0.653   AD_AH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y171.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y171.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y171.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y171.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.660ns (1.832ns logic, 0.828ns route)
                                                         (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y171.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_N<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.267ns (Levels of Logic = 3)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_N<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H33.PADOUT             Tiopp                 0.000   AD_AH_D_N<6>
                                                         AD_AH_D_N<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    H34.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    H34.I                  Tiodi                 0.557   AD_AH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y171.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y171.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y171.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y171.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.267ns (1.439ns logic, 0.828ns route)
                                                         (63.5% logic, 36.5% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y171.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.746ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.579ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_N<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.661ns (Levels of Logic = 3)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_N<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H33.PADOUT             Tiopp                 0.000   AD_AH_D_N<6>
                                                         AD_AH_D_N<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    H34.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    H34.I                  Tiodi                 0.653   AD_AH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y171.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y171.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y171.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y171.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.661ns (1.833ns logic, 0.828ns route)
                                                         (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y171.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (ILOGIC_X0Y171.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.488ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_N<6> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.269ns (Levels of Logic = 3)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_N<6> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H33.PADOUT             Tiopp                 0.000   AD_AH_D_N<6>
                                                         AD_AH_D_N<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    H34.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/SLAVEBUF.DIFFIN
    H34.I                  Tiodi                 0.557   AD_AH_D_P<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[6].IBUF_adc_data/IBUFDS
    IODELAY_X0Y171.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<6>
    IODELAY_X0Y171.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[6].IODELAY1_adc_data
    ILOGIC_X0Y171.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<6>
    ILOGIC_X0Y171.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<6>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.269ns (1.441ns logic, 0.828ns route)
                                                         (63.5% logic, 36.5% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[6].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y171.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.744ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.577ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_N<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.663ns (Levels of Logic = 3)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_N<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H32.PADOUT             Tiopp                 0.000   AD_AH_D_N<4>
                                                         AD_AH_D_N<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    G32.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    G32.I                  Tiodi                 0.656   AD_AH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y165.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y165.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y165.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y165.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.663ns (1.835ns logic, 0.828ns route)
                                                         (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y165.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.487ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_N<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.270ns (Levels of Logic = 3)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_N<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H32.PADOUT             Tiopp                 0.000   AD_AH_D_N<4>
                                                         AD_AH_D_N<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    G32.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    G32.I                  Tiodi                 0.560   AD_AH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y165.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y165.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y165.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y165.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.270ns (1.442ns logic, 0.828ns route)
                                                         (63.5% logic, 36.5% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y165.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.743ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.576ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_N<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.664ns (Levels of Logic = 3)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_N<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H32.PADOUT             Tiopp                 0.000   AD_AH_D_N<4>
                                                         AD_AH_D_N<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    G32.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    G32.I                  Tiodi                 0.656   AD_AH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y165.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y165.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y165.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y165.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.664ns (1.836ns logic, 0.828ns route)
                                                         (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y165.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.485ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_N<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.272ns (Levels of Logic = 3)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_N<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    H32.PADOUT             Tiopp                 0.000   AD_AH_D_N<4>
                                                         AD_AH_D_N<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    G32.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/SLAVEBUF.DIFFIN
    G32.I                  Tiodi                 0.560   AD_AH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y165.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y165.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y165.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y165.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.272ns (1.444ns logic, 0.828ns route)
                                                         (63.6% logic, 36.4% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y165.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.744ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.577ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.663ns (Levels of Logic = 2)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G32.I                  Tiopi                 0.656   AD_AH_D_P<4>
                                                         AD_AH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y165.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y165.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y165.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y165.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.663ns (1.835ns logic, 0.828ns route)
                                                         (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y165.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.487ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.270ns (Levels of Logic = 2)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G32.I                  Tiopi                 0.560   AD_AH_D_P<4>
                                                         AD_AH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y165.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y165.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y165.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y165.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.270ns (1.442ns logic, 0.828ns route)
                                                         (63.5% logic, 36.5% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y165.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.743ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.576ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.664ns (Levels of Logic = 2)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G32.I                  Tiopi                 0.656   AD_AH_D_P<4>
                                                         AD_AH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y165.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y165.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y165.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y165.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.664ns (1.836ns logic, 0.828ns route)
                                                         (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y165.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (ILOGIC_X0Y165.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.485ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<4> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.272ns (Levels of Logic = 2)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_P<4> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    G32.I                  Tiopi                 0.560   AD_AH_D_P<4>
                                                         AD_AH_D_P<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[4].IBUF_adc_data/IBUFDS
    IODELAY_X0Y165.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<4>
    IODELAY_X0Y165.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[4].IODELAY1_adc_data
    ILOGIC_X0Y165.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<4>
    ILOGIC_X0Y165.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<4>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.272ns (1.444ns logic, 0.828ns route)
                                                         (63.6% logic, 36.4% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[4].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y165.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.734ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.567ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_N<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.673ns (Levels of Logic = 3)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_N<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F34.PADOUT             Tiopp                 0.000   AD_AH_D_N<5>
                                                         AD_AH_D_N<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    E34.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    E34.I                  Tiodi                 0.666   AD_AH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y175.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y175.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y175.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y175.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.673ns (1.845ns logic, 0.828ns route)
                                                         (69.0% logic, 31.0% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y175.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.479ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_N<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.278ns (Levels of Logic = 3)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_N<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F34.PADOUT             Tiopp                 0.000   AD_AH_D_N<5>
                                                         AD_AH_D_N<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    E34.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    E34.I                  Tiodi                 0.568   AD_AH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y175.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y175.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y175.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y175.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.278ns (1.450ns logic, 0.828ns route)
                                                         (63.7% logic, 36.3% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y175.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.733ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.566ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_N<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.674ns (Levels of Logic = 3)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_N<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F34.PADOUT             Tiopp                 0.000   AD_AH_D_N<5>
                                                         AD_AH_D_N<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    E34.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    E34.I                  Tiodi                 0.666   AD_AH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y175.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y175.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y175.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y175.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.674ns (1.846ns logic, 0.828ns route)
                                                         (69.0% logic, 31.0% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y175.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.477ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_N<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.280ns (Levels of Logic = 3)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_N<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F34.PADOUT             Tiopp                 0.000   AD_AH_D_N<5>
                                                         AD_AH_D_N<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    E34.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/SLAVEBUF.DIFFIN
    E34.I                  Tiodi                 0.568   AD_AH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y175.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y175.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y175.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y175.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.280ns (1.452ns logic, 0.828ns route)
                                                         (63.7% logic, 36.3% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y175.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.747ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.580ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.660ns (Levels of Logic = 2)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F31.I                  Tiopi                 0.653   AD_AH_D_P<0>
                                                         AD_AH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y177.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y177.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y177.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.660ns (1.832ns logic, 0.828ns route)
                                                         (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y177.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.267ns (Levels of Logic = 2)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F31.I                  Tiopi                 0.557   AD_AH_D_P<0>
                                                         AD_AH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y177.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y177.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y177.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.267ns (1.439ns logic, 0.828ns route)
                                                         (63.5% logic, 36.5% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y177.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.746ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.579ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.661ns (Levels of Logic = 2)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F31.I                  Tiopi                 0.653   AD_AH_D_P<0>
                                                         AD_AH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y177.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y177.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y177.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.661ns (1.833ns logic, 0.828ns route)
                                                         (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y177.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.488ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.269ns (Levels of Logic = 2)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_P<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    F31.I                  Tiopi                 0.557   AD_AH_D_P<0>
                                                         AD_AH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y177.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y177.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y177.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.269ns (1.441ns logic, 0.828ns route)
                                                         (63.5% logic, 36.5% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y177.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.734ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.567ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.673ns (Levels of Logic = 2)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E34.I                  Tiopi                 0.666   AD_AH_D_P<5>
                                                         AD_AH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y175.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y175.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y175.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y175.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.673ns (1.845ns logic, 0.828ns route)
                                                         (69.0% logic, 31.0% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y175.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.479ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.278ns (Levels of Logic = 2)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E34.I                  Tiopi                 0.568   AD_AH_D_P<5>
                                                         AD_AH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y175.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y175.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y175.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y175.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.278ns (1.450ns logic, 0.828ns route)
                                                         (63.7% logic, 36.3% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y175.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.733ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.566ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.674ns (Levels of Logic = 2)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E34.I                  Tiopi                 0.666   AD_AH_D_P<5>
                                                         AD_AH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y175.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y175.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y175.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y175.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.674ns (1.846ns logic, 0.828ns route)
                                                         (69.0% logic, 31.0% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y175.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (ILOGIC_X0Y175.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.477ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<5> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.280ns (Levels of Logic = 2)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_P<5> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E34.I                  Tiopi                 0.568   AD_AH_D_P<5>
                                                         AD_AH_D_P<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[5].IBUF_adc_data/IBUFDS
    IODELAY_X0Y175.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<5>
    IODELAY_X0Y175.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[5].IODELAY1_adc_data
    ILOGIC_X0Y175.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<5>
    ILOGIC_X0Y175.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<5>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.280ns (1.452ns logic, 0.828ns route)
                                                         (63.7% logic, 36.3% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[5].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y175.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.744ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.577ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_N<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.663ns (Levels of Logic = 3)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_N<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E33.PADOUT             Tiopp                 0.000   AD_AH_D_N<3>
                                                         AD_AH_D_N<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    E32.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    E32.I                  Tiodi                 0.656   AD_AH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y195.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y195.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y195.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y195.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.663ns (1.835ns logic, 0.828ns route)
                                                         (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y195.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.488ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_N<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.269ns (Levels of Logic = 3)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_N<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E33.PADOUT             Tiopp                 0.000   AD_AH_D_N<3>
                                                         AD_AH_D_N<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    E32.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    E32.I                  Tiodi                 0.559   AD_AH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y195.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y195.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y195.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y195.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.269ns (1.441ns logic, 0.828ns route)
                                                         (63.5% logic, 36.5% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y195.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.743ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.576ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_N<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.664ns (Levels of Logic = 3)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_N<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E33.PADOUT             Tiopp                 0.000   AD_AH_D_N<3>
                                                         AD_AH_D_N<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    E32.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    E32.I                  Tiodi                 0.656   AD_AH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y195.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y195.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y195.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y195.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.664ns (1.836ns logic, 0.828ns route)
                                                         (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y195.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.486ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_N<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.271ns (Levels of Logic = 3)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_N<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E33.PADOUT             Tiopp                 0.000   AD_AH_D_N<3>
                                                         AD_AH_D_N<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    E32.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/SLAVEBUF.DIFFIN
    E32.I                  Tiodi                 0.559   AD_AH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y195.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y195.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y195.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y195.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.271ns (1.443ns logic, 0.828ns route)
                                                         (63.5% logic, 36.5% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y195.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.744ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.577ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.663ns (Levels of Logic = 2)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E32.I                  Tiopi                 0.656   AD_AH_D_P<3>
                                                         AD_AH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y195.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y195.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y195.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y195.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.663ns (1.835ns logic, 0.828ns route)
                                                         (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y195.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.488ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.269ns (Levels of Logic = 2)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E32.I                  Tiopi                 0.559   AD_AH_D_P<3>
                                                         AD_AH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y195.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y195.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y195.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y195.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.269ns (1.441ns logic, 0.828ns route)
                                                         (63.5% logic, 36.5% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y195.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.743ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.576ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.664ns (Levels of Logic = 2)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E32.I                  Tiopi                 0.656   AD_AH_D_P<3>
                                                         AD_AH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y195.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y195.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y195.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y195.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.664ns (1.836ns logic, 0.828ns route)
                                                         (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y195.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (ILOGIC_X0Y195.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.486ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<3> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.271ns (Levels of Logic = 2)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_P<3> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E32.I                  Tiopi                 0.559   AD_AH_D_P<3>
                                                         AD_AH_D_P<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[3].IBUF_adc_data/IBUFDS
    IODELAY_X0Y195.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<3>
    IODELAY_X0Y195.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[3].IODELAY1_adc_data
    ILOGIC_X0Y195.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<3>
    ILOGIC_X0Y195.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<3>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.271ns (1.443ns logic, 0.828ns route)
                                                         (63.5% logic, 36.5% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[3].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y195.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.747ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.580ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_N<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.660ns (Levels of Logic = 3)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_N<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E31.PADOUT             Tiopp                 0.000   AD_AH_D_N<0>
                                                         AD_AH_D_N<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    F31.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    F31.I                  Tiodi                 0.653   AD_AH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y177.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y177.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y177.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.660ns (1.832ns logic, 0.828ns route)
                                                         (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y177.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_N<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.267ns (Levels of Logic = 3)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_N<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E31.PADOUT             Tiopp                 0.000   AD_AH_D_N<0>
                                                         AD_AH_D_N<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    F31.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    F31.I                  Tiodi                 0.557   AD_AH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y177.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y177.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y177.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.267ns (1.439ns logic, 0.828ns route)
                                                         (63.5% logic, 36.5% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y177.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.746ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.579ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_N<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.661ns (Levels of Logic = 3)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_N<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E31.PADOUT             Tiopp                 0.000   AD_AH_D_N<0>
                                                         AD_AH_D_N<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    F31.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    F31.I                  Tiodi                 0.653   AD_AH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y177.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y177.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y177.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.661ns (1.833ns logic, 0.828ns route)
                                                         (68.9% logic, 31.1% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y177.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (ILOGIC_X0Y177.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.488ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_N<0> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.269ns (Levels of Logic = 3)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_N<0> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    E31.PADOUT             Tiopp                 0.000   AD_AH_D_N<0>
                                                         AD_AH_D_N<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    F31.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/SLAVEBUF.DIFFIN
    F31.I                  Tiodi                 0.557   AD_AH_D_P<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[0].IBUF_adc_data/IBUFDS
    IODELAY_X0Y177.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<0>
    IODELAY_X0Y177.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[0].IODELAY1_adc_data
    ILOGIC_X0Y177.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<0>
    ILOGIC_X0Y177.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<0>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.269ns (1.441ns logic, 0.828ns route)
                                                         (63.5% logic, 36.5% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[0].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y177.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.728ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.561ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_N<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.679ns (Levels of Logic = 3)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_N<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D32.PADOUT             Tiopp                 0.000   AD_AH_D_N<1>
                                                         AD_AH_D_N<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    D31.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    D31.I                  Tiodi                 0.672   AD_AH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y169.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y169.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y169.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y169.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.679ns (1.851ns logic, 0.828ns route)
                                                         (69.1% logic, 30.9% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y169.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.474ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_N<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.283ns (Levels of Logic = 3)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_N<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D32.PADOUT             Tiopp                 0.000   AD_AH_D_N<1>
                                                         AD_AH_D_N<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    D31.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    D31.I                  Tiodi                 0.573   AD_AH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y169.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y169.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y169.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y169.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.283ns (1.455ns logic, 0.828ns route)
                                                         (63.7% logic, 36.3% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y169.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.727ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.560ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_N<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.680ns (Levels of Logic = 3)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_N<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D32.PADOUT             Tiopp                 0.000   AD_AH_D_N<1>
                                                         AD_AH_D_N<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    D31.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    D31.I                  Tiodi                 0.672   AD_AH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y169.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y169.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y169.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y169.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.680ns (1.852ns logic, 0.828ns route)
                                                         (69.1% logic, 30.9% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y169.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.472ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_N<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.285ns (Levels of Logic = 3)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_N<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D32.PADOUT             Tiopp                 0.000   AD_AH_D_N<1>
                                                         AD_AH_D_N<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    D31.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/SLAVEBUF.DIFFIN
    D31.I                  Tiodi                 0.573   AD_AH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y169.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y169.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y169.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y169.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.285ns (1.457ns logic, 0.828ns route)
                                                         (63.8% logic, 36.2% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y169.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.728ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.561ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.679ns (Levels of Logic = 2)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D31.I                  Tiopi                 0.672   AD_AH_D_P<1>
                                                         AD_AH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y169.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y169.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y169.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y169.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.679ns (1.851ns logic, 0.828ns route)
                                                         (69.1% logic, 30.9% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y169.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.474ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.283ns (Levels of Logic = 2)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D31.I                  Tiopi                 0.573   AD_AH_D_P<1>
                                                         AD_AH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y169.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y169.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y169.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y169.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.283ns (1.455ns logic, 0.828ns route)
                                                         (63.7% logic, 36.3% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y169.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.727ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.560ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.680ns (Levels of Logic = 2)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D31.I                  Tiopi                 0.672   AD_AH_D_P<1>
                                                         AD_AH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y169.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y169.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y169.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y169.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.680ns (1.852ns logic, 0.828ns route)
                                                         (69.1% logic, 30.9% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y169.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (ILOGIC_X0Y169.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.472ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<1> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.285ns (Levels of Logic = 2)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_P<1> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    D31.I                  Tiopi                 0.573   AD_AH_D_P<1>
                                                         AD_AH_D_P<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[1].IBUF_adc_data/IBUFDS
    IODELAY_X0Y169.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<1>
    IODELAY_X0Y169.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[1].IODELAY1_adc_data
    ILOGIC_X0Y169.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<1>
    ILOGIC_X0Y169.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<1>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.285ns (1.457ns logic, 0.828ns route)
                                                         (63.8% logic, 36.2% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[1].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y169.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.735ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.568ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.672ns (Levels of Logic = 2)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C32.I                  Tiopi                 0.665   AD_AH_D_P<2>
                                                         AD_AH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y199.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y199.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y199.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y199.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.672ns (1.844ns logic, 0.828ns route)
                                                         (69.0% logic, 31.0% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y199.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.480ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.277ns (Levels of Logic = 2)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C32.I                  Tiopi                 0.567   AD_AH_D_P<2>
                                                         AD_AH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y199.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y199.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y199.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y199.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.277ns (1.449ns logic, 0.828ns route)
                                                         (63.6% logic, 36.4% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y199.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.734ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.567ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.673ns (Levels of Logic = 2)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C32.I                  Tiopi                 0.665   AD_AH_D_P<2>
                                                         AD_AH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y199.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y199.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y199.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y199.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.673ns (1.845ns logic, 0.828ns route)
                                                         (69.0% logic, 31.0% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y199.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.478ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_P<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.279ns (Levels of Logic = 2)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_P<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    C32.I                  Tiopi                 0.567   AD_AH_D_P<2>
                                                         AD_AH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y199.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y199.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y199.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y199.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.279ns (1.451ns logic, 0.828ns route)
                                                         (63.7% logic, 36.3% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y199.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.735ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.568ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_N<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.672ns (Levels of Logic = 3)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_N<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B32.PADOUT             Tiopp                 0.000   AD_AH_D_N<2>
                                                         AD_AH_D_N<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    C32.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    C32.I                  Tiodi                 0.665   AD_AH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y199.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y199.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y199.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y199.CLK      Tidockd               0.097   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.672ns (1.844ns logic, 0.828ns route)
                                                         (69.0% logic, 31.0% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y199.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "RISING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.480ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_N<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr rising at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.277ns (Levels of Logic = 3)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_N<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B32.PADOUT             Tiopp                 0.000   AD_AH_D_N<2>
                                                         AD_AH_D_N<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    C32.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    C32.I                  Tiodi                 0.567   AD_AH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y199.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y199.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y199.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y199.CLK      Tiockdd     (-Th)     0.003   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.277ns (1.449ns logic, 0.828ns route)
                                                         (63.6% logic, 36.4% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y199.CLK      net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "AD_AH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns 
BEFORE COMP         "AD_A_CLK_P" "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Offset is  -0.734ns.
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.567ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD_AH_D_N<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.673ns (Levels of Logic = 3)
  Clock Path Delay:     3.432ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: AD_AH_D_N<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B32.PADOUT             Tiopp                 0.000   AD_AH_D_N<2>
                                                         AD_AH_D_N<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    C32.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    C32.I                  Tiodi                 0.665   AD_AH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y199.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y199.DATAOUT Tioddo_IDATAIN        1.082   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y199.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y199.CLKB     Tidockd               0.098   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.673ns (1.845ns logic, 0.828ns route)
                                                         (69.0% logic, 31.0% route)

  Minimum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.516   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.269   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.120   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y199.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.432ns (0.905ns logic, 2.527ns route)
                                                         (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "AD_AH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP
        "AD_A_CLK_P" "FALLING";
--------------------------------------------------------------------------------

Paths for end point U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (ILOGIC_X0Y199.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.478ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               AD_AH_D_N<2> (PAD)
  Destination:          U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data (FF)
  Destination Clock:    U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr falling at 0.000ns
  Requirement:          0.833ns
  Data Path Delay:      2.279ns (Levels of Logic = 3)
  Clock Path Delay:     3.565ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: AD_AH_D_N<2> to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    B32.PADOUT             Tiopp                 0.000   AD_AH_D_N<2>
                                                         AD_AH_D_N<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    C32.DIFFI_IN           net (fanout=1)     e  0.000   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/SLAVEBUF.DIFFIN
    C32.I                  Tiodi                 0.567   AD_AH_D_P<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_buffer/adc_data_ibufds[2].IBUF_adc_data/IBUFDS
    IODELAY_X0Y199.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_buf_o<2>
    IODELAY_X0Y199.DATAOUT Tioddo_IDATAIN        0.885   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_data_iodelay/adc_data_iodelay[2].IODELAY1_adc_data
    ILOGIC_X0Y199.DDLY     net (fanout=1)     e  0.562   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/adc_delay_o<2>
    ILOGIC_X0Y199.CLKB     Tiockdd     (-Th)     0.001   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_single_path_all_bit_o_H<2>
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    ---------------------------------------------------  ---------------------------
    Total                                        2.279ns (1.451ns logic, 0.828ns route)
                                                         (63.7% logic, 36.3% route)

  Maximum Clock Path at Fast Process Corner: AD_A_CLK_P to U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_if_single_path_H/u_adc_iserdes/adc_data_iddr[2].IDDR_adc_data
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    K26.I                  Tiopi                 0.605   AD_A_CLK_P
                                                         AD_A_CLK_P
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_buffer/IBUFGDS_CLK/IBUFDS
    IODELAY_X0Y181.IDATAIN net (fanout=1)     e  0.266   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_buf
    IODELAY_X0Y181.DATAOUT Tioddo_IDATAIN        0.292   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/IODELAY1_CLK
    BUFR_X0Y9.I            net (fanout=1)     e  0.677   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/adc_clk_delay_o
    BUFR_X0Y9.O            Tbrcko_O              0.141   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
                                                         U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/u_adc_clk_if/BUFR_DIV
    ILOGIC_X0Y199.CLKB     net (fanout=53)    e  1.584   U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr
    ---------------------------------------------------  ---------------------------
    Total                                        3.565ns (1.038ns logic, 2.527ns route)
                                                         (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "rgmii_rx" OFFSET = IN 1 ns VALID 2 ns BEFORE COMP 
"rgmii_rxc"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.121ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (ILOGIC_X0Y83.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.121ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rgmii_rxd<1> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.836ns (Levels of Logic = 2)
  Clock Path Delay:     2.982ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: rgmii_rxd<1> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W25.I                Tiopi                 0.334   rgmii_rxd<1>
                                                       rgmii_rxd<1>
                                                       rgmii_rxd_1_IBUF
    IODELAY_X0Y83.IDATAINnet (fanout=1)     e  0.266   rgmii_rxd_1_IBUF
    IODELAY_X0Y83.DATAOUTTioddo_IDATAIN        1.577   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd
    ILOGIC_X0Y83.DDLY    net (fanout=1)     e  0.562   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<1>
    ILOGIC_X0Y83.CLK     Tidockd               0.097   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<1>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.836ns (2.008ns logic, 0.828ns route)
                                                       (70.8% logic, 29.2% route)

  Minimum Clock Path at Fast Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.340   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)     e  0.938   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.120   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y83.CLK     net (fanout=10)    e  1.584   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (0.460ns logic, 2.522ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y108.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.234ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rgmii_rxd<3> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.723ns (Levels of Logic = 2)
  Clock Path Delay:     2.982ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: rgmii_rxd<3> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    U27.I                  Tiopi                 0.353   rgmii_rxd<3>
                                                         rgmii_rxd<3>
                                                         rgmii_rxd_3_IBUF
    IODELAY_X0Y108.IDATAIN net (fanout=1)     e  0.266   rgmii_rxd_3_IBUF
    IODELAY_X0Y108.DATAOUT Tioddo_IDATAIN        1.577   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd
                                                         U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd
    ILOGIC_X0Y108.DDLY     net (fanout=1)     e  0.430   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<3>
    ILOGIC_X0Y108.CLK      Tidockd               0.097   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<3>
                                                         U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    ---------------------------------------------------  ---------------------------
    Total                                        2.723ns (2.027ns logic, 0.696ns route)
                                                         (74.4% logic, 25.6% route)

  Minimum Clock Path at Fast Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.340   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)     e  0.938   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.120   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y108.CLK    net (fanout=10)    e  1.584   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (0.460ns logic, 2.522ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y96.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.236ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rgmii_rxd<2> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.721ns (Levels of Logic = 2)
  Clock Path Delay:     2.982ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: rgmii_rxd<2> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V27.I                Tiopi                 0.351   rgmii_rxd<2>
                                                       rgmii_rxd<2>
                                                       rgmii_rxd_2_IBUF
    IODELAY_X0Y96.IDATAINnet (fanout=1)     e  0.266   rgmii_rxd_2_IBUF
    IODELAY_X0Y96.DATAOUTTioddo_IDATAIN        1.577   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd
    ILOGIC_X0Y96.DDLY    net (fanout=1)     e  0.430   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<2>
    ILOGIC_X0Y96.CLK     Tidockd               0.097   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<2>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.721ns (2.025ns logic, 0.696ns route)
                                                       (74.4% logic, 25.6% route)

  Minimum Clock Path at Fast Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.340   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)     e  0.938   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.120   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y96.CLK     net (fanout=10)    e  1.584   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (0.460ns logic, 2.522ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "rgmii_rx" OFFSET = IN 1 ns VALID 2 ns BEFORE COMP "rgmii_rxc"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in (ILOGIC_X0Y89.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rgmii_rx_ctl (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.111ns (Levels of Logic = 2)
  Clock Path Delay:     3.062ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: rgmii_rx_ctl to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W29.I                Tiopi                 0.308   rgmii_rx_ctl
                                                       rgmii_rx_ctl
                                                       rgmii_rx_ctl_IBUF
    IODELAY_X0Y89.IDATAINnet (fanout=1)     e  0.266   rgmii_rx_ctl_IBUF
    IODELAY_X0Y89.DATAOUTTioddo_IDATAIN        0.978   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl
    ILOGIC_X0Y89.DDLY    net (fanout=1)     e  0.562   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y89.CLK     Tiockdd     (-Th)     0.003   U12/v6emac_fifo_block/v6emac_block/gmii_rx_dv_int
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (1.283ns logic, 0.828ns route)
                                                       (60.8% logic, 39.2% route)

  Maximum Clock Path at Fast Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.399   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)     e  0.938   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.141   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y89.CLK     net (fanout=10)    e  1.584   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (0.540ns logic, 2.522ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y84.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rgmii_rxd<0> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.158ns (Levels of Logic = 2)
  Clock Path Delay:     3.062ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: rgmii_rxd<0> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y27.I                Tiopi                 0.294   rgmii_rxd<0>
                                                       rgmii_rxd<0>
                                                       rgmii_rxd_0_IBUF
    IODELAY_X0Y84.IDATAINnet (fanout=1)     e  0.266   rgmii_rxd_0_IBUF
    IODELAY_X0Y84.DATAOUTTioddo_IDATAIN        1.171   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd
    ILOGIC_X0Y84.DDLY    net (fanout=1)     e  0.430   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<0>
    ILOGIC_X0Y84.CLK     Tiockdd     (-Th)     0.003   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<0>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.158ns (1.462ns logic, 0.696ns route)
                                                       (67.7% logic, 32.3% route)

  Maximum Clock Path at Fast Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.399   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)     e  0.938   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.141   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y84.CLK     net (fanout=10)    e  1.584   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (0.540ns logic, 2.522ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y96.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rgmii_rxd<2> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio rising at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.163ns (Levels of Logic = 2)
  Clock Path Delay:     3.062ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: rgmii_rxd<2> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V27.I                Tiopi                 0.299   rgmii_rxd<2>
                                                       rgmii_rxd<2>
                                                       rgmii_rxd_2_IBUF
    IODELAY_X0Y96.IDATAINnet (fanout=1)     e  0.266   rgmii_rxd_2_IBUF
    IODELAY_X0Y96.DATAOUTTioddo_IDATAIN        1.171   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd
    ILOGIC_X0Y96.DDLY    net (fanout=1)     e  0.430   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<2>
    ILOGIC_X0Y96.CLK     Tiockdd     (-Th)     0.003   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<2>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.163ns (1.467ns logic, 0.696ns route)
                                                       (67.8% logic, 32.2% route)

  Maximum Clock Path at Fast Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.399   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)     e  0.938   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.141   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y96.CLK     net (fanout=10)    e  1.584   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (0.540ns logic, 2.522ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "rgmii_rx" OFFSET = IN 1 ns VALID 2 ns BEFORE COMP 
"rgmii_rxc"         "FALLING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.120ns.
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (ILOGIC_X0Y83.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.120ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rgmii_rxd<1> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.837ns (Levels of Logic = 2)
  Clock Path Delay:     2.982ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: rgmii_rxd<1> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W25.I                Tiopi                 0.334   rgmii_rxd<1>
                                                       rgmii_rxd<1>
                                                       rgmii_rxd_1_IBUF
    IODELAY_X0Y83.IDATAINnet (fanout=1)     e  0.266   rgmii_rxd_1_IBUF
    IODELAY_X0Y83.DATAOUTTioddo_IDATAIN        1.577   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd
    ILOGIC_X0Y83.DDLY    net (fanout=1)     e  0.562   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<1>
    ILOGIC_X0Y83.CLKB    Tidockd               0.098   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<1>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.837ns (2.009ns logic, 0.828ns route)
                                                       (70.8% logic, 29.2% route)

  Minimum Clock Path at Fast Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.340   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)     e  0.938   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.120   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y83.CLKB    net (fanout=10)    e  1.584   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (0.460ns logic, 2.522ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (ILOGIC_X0Y108.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.233ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rgmii_rxd<3> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.724ns (Levels of Logic = 2)
  Clock Path Delay:     2.982ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: rgmii_rxd<3> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    U27.I                  Tiopi                 0.353   rgmii_rxd<3>
                                                         rgmii_rxd<3>
                                                         rgmii_rxd_3_IBUF
    IODELAY_X0Y108.IDATAIN net (fanout=1)     e  0.266   rgmii_rxd_3_IBUF
    IODELAY_X0Y108.DATAOUT Tioddo_IDATAIN        1.577   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd
                                                         U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd
    ILOGIC_X0Y108.DDLY     net (fanout=1)     e  0.430   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<3>
    ILOGIC_X0Y108.CLKB     Tidockd               0.098   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<3>
                                                         U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    ---------------------------------------------------  ---------------------------
    Total                                        2.724ns (2.028ns logic, 0.696ns route)
                                                         (74.4% logic, 25.6% route)

  Minimum Clock Path at Fast Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.340   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)     e  0.938   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.120   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y108.CLKB   net (fanout=10)    e  1.584   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (0.460ns logic, 2.522ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y96.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.235ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rgmii_rxd<2> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.722ns (Levels of Logic = 2)
  Clock Path Delay:     2.982ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: rgmii_rxd<2> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V27.I                Tiopi                 0.351   rgmii_rxd<2>
                                                       rgmii_rxd<2>
                                                       rgmii_rxd_2_IBUF
    IODELAY_X0Y96.IDATAINnet (fanout=1)     e  0.266   rgmii_rxd_2_IBUF
    IODELAY_X0Y96.DATAOUTTioddo_IDATAIN        1.577   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd
    ILOGIC_X0Y96.DDLY    net (fanout=1)     e  0.430   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<2>
    ILOGIC_X0Y96.CLKB    Tidockd               0.098   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<2>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (2.026ns logic, 0.696ns route)
                                                       (74.4% logic, 25.6% route)

  Minimum Clock Path at Fast Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.340   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)     e  0.938   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.120   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y96.CLKB    net (fanout=10)    e  1.584   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (0.460ns logic, 2.522ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "rgmii_rx" OFFSET = IN 1 ns VALID 2 ns BEFORE COMP "rgmii_rxc"
        "FALLING";
--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in (ILOGIC_X0Y89.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rgmii_rx_ctl (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 2)
  Clock Path Delay:     3.062ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: rgmii_rx_ctl to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    W29.I                Tiopi                 0.308   rgmii_rx_ctl
                                                       rgmii_rx_ctl
                                                       rgmii_rx_ctl_IBUF
    IODELAY_X0Y89.IDATAINnet (fanout=1)     e  0.266   rgmii_rx_ctl_IBUF
    IODELAY_X0Y89.DATAOUTTioddo_IDATAIN        0.978   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/delay_rgmii_rx_ctl
    ILOGIC_X0Y89.DDLY    net (fanout=1)     e  0.562   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y89.CLKB    Tiockdd     (-Th)     0.001   U12/v6emac_fifo_block/v6emac_block/gmii_rx_dv_int
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (1.285ns logic, 0.828ns route)
                                                       (60.8% logic, 39.2% route)

  Maximum Clock Path at Fast Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_ctl_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.399   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)     e  0.938   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.141   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y89.CLKB    net (fanout=10)    e  1.584   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (0.540ns logic, 2.522ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (ILOGIC_X0Y84.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rgmii_rxd<0> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.160ns (Levels of Logic = 2)
  Clock Path Delay:     3.062ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: rgmii_rxd<0> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y27.I                Tiopi                 0.294   rgmii_rxd<0>
                                                       rgmii_rxd<0>
                                                       rgmii_rxd_0_IBUF
    IODELAY_X0Y84.IDATAINnet (fanout=1)     e  0.266   rgmii_rxd_0_IBUF
    IODELAY_X0Y84.DATAOUTTioddo_IDATAIN        1.171   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd
    ILOGIC_X0Y84.DDLY    net (fanout=1)     e  0.430   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<0>
    ILOGIC_X0Y84.CLKB    Tiockdd     (-Th)     0.001   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<0>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.160ns (1.464ns logic, 0.696ns route)
                                                       (67.8% logic, 32.2% route)

  Maximum Clock Path at Fast Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.399   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)     e  0.938   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.141   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y84.CLKB    net (fanout=10)    e  1.584   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (0.540ns logic, 2.522ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (ILOGIC_X0Y96.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rgmii_rxd<2> (PAD)
  Destination:          U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in (FF)
  Destination Clock:    U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio falling at 0.000ns
  Requirement:          1.000ns
  Data Path Delay:      2.165ns (Levels of Logic = 2)
  Clock Path Delay:     3.062ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: rgmii_rxd<2> to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V27.I                Tiopi                 0.299   rgmii_rxd<2>
                                                       rgmii_rxd<2>
                                                       rgmii_rxd_2_IBUF
    IODELAY_X0Y96.IDATAINnet (fanout=1)     e  0.266   rgmii_rxd_2_IBUF
    IODELAY_X0Y96.DATAOUTTioddo_IDATAIN        1.171   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd
    ILOGIC_X0Y96.DDLY    net (fanout=1)     e  0.430   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rxd_delay<2>
    ILOGIC_X0Y96.CLKB    Tiockdd     (-Th)     0.001   U12/v6emac_fifo_block/v6emac_block/gmii_rxd_int<2>
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    -------------------------------------------------  ---------------------------
    Total                                      2.165ns (1.469ns logic, 0.696ns route)
                                                       (67.9% logic, 32.1% route)

  Maximum Clock Path at Fast Process Corner: rgmii_rxc to U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T34.I                Tiopi                 0.399   rgmii_rxc
                                                       rgmii_rxc
                                                       rgmii_rxc_IBUF
    BUFR_X0Y5.I          net (fanout=2)     e  0.938   rgmii_rxc_IBUF
    BUFR_X0Y5.O          Tbrcko_O              0.141   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
                                                       U12/v6emac_fifo_block/v6emac_block/rgmii_interface/bufio_rgmii_rx_clk
    ILOGIC_X0Y96.CLKB    net (fanout=10)    e  1.584   U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (0.540ns logic, 2.522ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_v6_emac_gmii_core_clk_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_v6_emac_gmii_core_clk_in    |     50.000ns|     20.000ns|     47.610ns|            0|            0|            0|      1566691|
| TS_U12_clock_generator_clkout1|     10.000ns|      5.015ns|          N/A|            0|            0|         2796|            0|
| TS_U12_clock_generator_clkout0|      8.000ns|      6.122ns|          N/A|            0|            0|      1563870|            0|
| TS_U12_clock_generator_clkout2|      5.000ns|      4.761ns|          N/A|            0|            0|           25|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_n                       |      3.333ns|      2.000ns|      3.174ns|            0|            0|            0|            0|
| TS_U0_CLK_RESET_INTERFACE_U0_c|      6.666ns|      3.805ns|          N/A|            0|            0|            0|            0|
| lkout3_0                      |             |             |             |             |             |             |             |
| TS_U0_CLK_RESET_INTERFACE_U0_c|     33.330ns|     12.500ns|          N/A|            0|            0|            0|            0|
| lkout1_0                      |             |             |             |             |             |             |             |
| TS_U0_CLK_RESET_INTERFACE_U0_c|      3.333ns|      2.222ns|      3.174ns|            0|            0|            0|            0|
| lkout2_0                      |             |             |             |             |             |             |             |
|  TS_U1_adc_if_check_snap_U_ref|      4.999ns|      4.761ns|          N/A|            0|            0|            0|            0|
|  clk_gen_clkout0_0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_p                       |      3.333ns|      2.000ns|      4.057ns|            0|           11|            0|       338958|
| TS_U0_CLK_RESET_INTERFACE_U0_c|      6.666ns|      6.329ns|          N/A|            0|            0|       289964|            0|
| lkout3                        |             |             |             |             |             |             |             |
| TS_U0_CLK_RESET_INTERFACE_U0_c|     33.330ns|     12.500ns|          N/A|            0|            0|            0|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_U0_CLK_RESET_INTERFACE_U0_c|      3.333ns|      4.057ns|      3.174ns|           11|            0|        48986|            8|
| lkout2                        |             |             |             |             |             |             |             |
|  TS_U1_adc_if_check_snap_U_ref|      4.999ns|      4.761ns|          N/A|            0|            0|            8|            0|
|  clk_gen_clkout0              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

130 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock AD_A_CLK_P
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                                                                                      | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                                                                     | Phase  |
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+
AD_AH_D_N<0>|   -0.747(R)|      FAST  |    1.323(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |   -0.746(F)|      FAST  |    1.321(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_N<1>|   -0.728(R)|      FAST  |    1.307(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |   -0.727(F)|      FAST  |    1.305(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_N<2>|   -0.735(R)|      FAST  |    1.313(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |   -0.734(F)|      FAST  |    1.311(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_N<3>|   -0.744(R)|      FAST  |    1.321(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |   -0.743(F)|      FAST  |    1.319(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_N<4>|   -0.744(R)|      FAST  |    1.320(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |   -0.743(F)|      FAST  |    1.318(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_N<5>|   -0.734(R)|      FAST  |    1.312(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |   -0.733(F)|      FAST  |    1.310(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_N<6>|   -0.747(R)|      FAST  |    1.323(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |   -0.746(F)|      FAST  |    1.321(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_N<7>|   -0.759(R)|      FAST  |    1.333(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |   -0.758(F)|      FAST  |    1.331(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_P<0>|   -0.747(R)|      FAST  |    1.323(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |   -0.746(F)|      FAST  |    1.321(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_P<1>|   -0.728(R)|      FAST  |    1.307(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |   -0.727(F)|      FAST  |    1.305(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_P<2>|   -0.735(R)|      FAST  |    1.313(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |   -0.734(F)|      FAST  |    1.311(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_P<3>|   -0.744(R)|      FAST  |    1.321(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |   -0.743(F)|      FAST  |    1.319(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_P<4>|   -0.744(R)|      FAST  |    1.320(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |   -0.743(F)|      FAST  |    1.318(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_P<5>|   -0.734(R)|      FAST  |    1.312(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |   -0.733(F)|      FAST  |    1.310(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_P<6>|   -0.747(R)|      FAST  |    1.323(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |   -0.746(F)|      FAST  |    1.321(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
AD_AH_D_P<7>|   -0.759(R)|      FAST  |    1.333(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
            |   -0.758(F)|      FAST  |    1.331(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_A/adc_clk_bufr|   0.000|
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+

Setup/Hold to clock AD_B_CLK_P
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                                                                                      | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                                                                     | Phase  |
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+
AD_BH_D_N<0>|   -1.138(R)|      FAST  |    1.716(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |   -1.137(F)|      FAST  |    1.714(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_N<1>|   -0.889(R)|      FAST  |    1.468(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |   -0.888(F)|      FAST  |    1.466(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_N<2>|   -0.829(R)|      FAST  |    1.416(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |   -0.828(F)|      FAST  |    1.414(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_N<3>|   -0.863(R)|      FAST  |    1.445(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |   -0.862(F)|      FAST  |    1.443(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_N<4>|   -0.927(R)|      FAST  |    1.500(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |   -0.926(F)|      FAST  |    1.498(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_N<5>|   -0.910(R)|      FAST  |    1.485(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |   -0.909(F)|      FAST  |    1.483(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_N<6>|   -0.915(R)|      FAST  |    1.490(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |   -0.914(F)|      FAST  |    1.488(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_N<7>|   -0.904(R)|      FAST  |    1.480(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |   -0.903(F)|      FAST  |    1.478(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_P<0>|   -1.138(R)|      FAST  |    1.716(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |   -1.137(F)|      FAST  |    1.714(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_P<1>|   -0.889(R)|      FAST  |    1.468(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |   -0.888(F)|      FAST  |    1.466(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_P<2>|   -0.829(R)|      FAST  |    1.416(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |   -0.828(F)|      FAST  |    1.414(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_P<3>|   -0.863(R)|      FAST  |    1.445(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |   -0.862(F)|      FAST  |    1.443(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_P<4>|   -0.927(R)|      FAST  |    1.500(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |   -0.926(F)|      FAST  |    1.498(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_P<5>|   -0.910(R)|      FAST  |    1.485(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |   -0.909(F)|      FAST  |    1.483(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_P<6>|   -0.915(R)|      FAST  |    1.490(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |   -0.914(F)|      FAST  |    1.488(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
AD_BH_D_P<7>|   -0.904(R)|      FAST  |    1.480(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
            |   -0.903(F)|      FAST  |    1.478(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_B/adc_clk_bufr|   0.000|
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+

Setup/Hold to clock AD_C_CLK_P
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                                                                                      | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                                                                     | Phase  |
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+
AD_CH_D_N<0>|   -0.715(R)|      FAST  |    1.293(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |   -0.714(F)|      FAST  |    1.291(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_N<1>|   -0.739(R)|      FAST  |    1.314(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |   -0.738(F)|      FAST  |    1.312(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_N<2>|   -0.747(R)|      FAST  |    1.320(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |   -0.746(F)|      FAST  |    1.318(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_N<3>|   -0.695(R)|      FAST  |    1.276(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |   -0.694(F)|      FAST  |    1.274(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_N<4>|   -0.694(R)|      FAST  |    1.275(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |   -0.693(F)|      FAST  |    1.273(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_N<5>|   -0.669(R)|      FAST  |    1.253(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |   -0.668(F)|      FAST  |    1.251(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_N<6>|   -0.776(R)|      FAST  |    1.346(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |   -0.775(F)|      FAST  |    1.344(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_N<7>|   -0.781(R)|      FAST  |    1.350(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |   -0.780(F)|      FAST  |    1.348(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_P<0>|   -0.715(R)|      FAST  |    1.293(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |   -0.714(F)|      FAST  |    1.291(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_P<1>|   -0.739(R)|      FAST  |    1.314(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |   -0.738(F)|      FAST  |    1.312(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_P<2>|   -0.747(R)|      FAST  |    1.320(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |   -0.746(F)|      FAST  |    1.318(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_P<3>|   -0.695(R)|      FAST  |    1.276(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |   -0.694(F)|      FAST  |    1.274(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_P<4>|   -0.694(R)|      FAST  |    1.275(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |   -0.693(F)|      FAST  |    1.273(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_P<5>|   -0.669(R)|      FAST  |    1.253(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |   -0.668(F)|      FAST  |    1.251(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_P<6>|   -0.776(R)|      FAST  |    1.346(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |   -0.775(F)|      FAST  |    1.344(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
AD_CH_D_P<7>|   -0.781(R)|      FAST  |    1.350(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
            |   -0.780(F)|      FAST  |    1.348(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_C/adc_clk_bufr|   0.000|
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+

Setup/Hold to clock AD_D_CLK_P
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                                                                                      | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                                                                     | Phase  |
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+
AD_DH_D_N<0>|   -1.021(R)|      FAST  |    1.593(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |   -1.020(F)|      FAST  |    1.591(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_N<1>|   -0.775(R)|      FAST  |    1.347(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |   -0.774(F)|      FAST  |    1.345(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_N<2>|   -0.759(R)|      FAST  |    1.333(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |   -0.758(F)|      FAST  |    1.331(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_N<3>|   -0.767(R)|      FAST  |    1.340(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |   -0.766(F)|      FAST  |    1.338(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_N<4>|   -0.763(R)|      FAST  |    1.336(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |   -0.762(F)|      FAST  |    1.334(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_N<5>|   -0.746(R)|      FAST  |    1.322(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |   -0.745(F)|      FAST  |    1.320(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_N<6>|   -0.741(R)|      FAST  |    1.318(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |   -0.740(F)|      FAST  |    1.316(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_N<7>|   -0.749(R)|      FAST  |    1.324(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |   -0.748(F)|      FAST  |    1.322(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_P<0>|   -1.021(R)|      FAST  |    1.593(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |   -1.020(F)|      FAST  |    1.591(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_P<1>|   -0.775(R)|      FAST  |    1.347(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |   -0.774(F)|      FAST  |    1.345(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_P<2>|   -0.759(R)|      FAST  |    1.333(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |   -0.758(F)|      FAST  |    1.331(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_P<3>|   -0.767(R)|      FAST  |    1.340(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |   -0.766(F)|      FAST  |    1.338(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_P<4>|   -0.763(R)|      FAST  |    1.336(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |   -0.762(F)|      FAST  |    1.334(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_P<5>|   -0.746(R)|      FAST  |    1.322(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |   -0.745(F)|      FAST  |    1.320(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_P<6>|   -0.741(R)|      FAST  |    1.318(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |   -0.740(F)|      FAST  |    1.316(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
AD_DH_D_P<7>|   -0.749(R)|      FAST  |    1.324(R)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
            |   -0.748(F)|      FAST  |    1.322(F)|      FAST  |U1_adc_if_check_snap/U_adc_data_interface/u_adc_data_interface_one_core_D/adc_clk_bufr|   0.000|
------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------+--------+

Setup/Hold to clock rgmii_rxc
------------+------------+------------+------------+------------+---------------------------------------------------------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                                                                     | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                                                    | Phase  |
------------+------------+------------+------------+------------+---------------------------------------------------------------------+--------+
rgmii_rx_ctl|   -0.368(R)|      FAST  |    0.976(R)|      FAST  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
            |   -0.367(F)|      FAST  |    0.974(F)|      FAST  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
rgmii_rxd<0>|   -0.242(R)|      FAST  |    0.929(R)|      FAST  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
            |   -0.241(F)|      FAST  |    0.927(F)|      FAST  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
rgmii_rxd<1>|   -0.121(R)|      FAST  |    0.807(R)|      FAST  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
            |   -0.120(F)|      FAST  |    0.805(F)|      FAST  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
rgmii_rxd<2>|   -0.236(R)|      FAST  |    0.924(R)|      FAST  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
            |   -0.235(F)|      FAST  |    0.922(F)|      FAST  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
rgmii_rxd<3>|   -0.234(R)|      FAST  |    0.923(R)|      FAST  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
            |   -0.233(F)|      FAST  |    0.921(F)|      FAST  |U12/v6emac_fifo_block/v6emac_block/rgmii_interface/rgmii_rx_clk_bufio|   0.000|
------------+------------+------------+------------+------------+---------------------------------------------------------------------+--------+

Clock to Setup on destination clock AD_A_CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD_A_CLK_N     |    2.174|         |         |         |
AD_A_CLK_P     |    2.174|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD_A_CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD_A_CLK_N     |    2.174|         |         |         |
AD_A_CLK_P     |    2.174|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD_B_CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD_B_CLK_N     |    1.606|         |         |         |
AD_B_CLK_P     |    1.606|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD_B_CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD_B_CLK_N     |    1.606|         |         |         |
AD_B_CLK_P     |    1.606|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD_C_CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD_C_CLK_N     |    0.824|         |         |         |
AD_C_CLK_P     |    0.824|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD_C_CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD_C_CLK_N     |    0.824|         |         |         |
AD_C_CLK_P     |    0.824|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD_D_CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD_D_CLK_N     |    0.811|         |         |         |
AD_D_CLK_P     |    0.811|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD_D_CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD_D_CLK_N     |    0.811|         |         |         |
AD_D_CLK_P     |    0.811|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BUS_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BUS_CLK        |    8.360|         |         |         |
clk_n          |    6.366|         |         |         |
clk_p          |    6.366|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    6.122|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BUS_CLK        |   26.140|         |         |         |
clk_n          |    6.329|         |         |         |
clk_p          |    6.329|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BUS_CLK        |   26.140|         |         |         |
clk_n          |    6.329|         |         |         |
clk_p          |    6.329|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rgmii_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    0.917|         |         |         |
rgmii_rxc      |    4.346|         |         |    4.251|
---------------+---------+---------+---------+---------+

COMP "AD_DH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 0.576; Ideal Clock Offset To Actual Clock -1.034; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<5>      |   -0.746(R)|      FAST  |    1.322(R)|      FAST  |    1.579|   -0.489|        1.034|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.746|         -  |       1.322|         -  |    1.579|   -0.489|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 0.575; Ideal Clock Offset To Actual Clock -1.033; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<5>      |   -2.411(F)|      FAST  |    2.986(F)|      FAST  |    1.578|   -0.487|        1.033|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.411|         -  |       2.986|         -  |    1.578|   -0.487|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 0.577; Ideal Clock Offset To Actual Clock -1.030; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<6>      |   -0.741(R)|      FAST  |    1.318(R)|      FAST  |    1.574|   -0.485|        1.030|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.741|         -  |       1.318|         -  |    1.574|   -0.485|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 0.576; Ideal Clock Offset To Actual Clock -1.028; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<6>      |   -2.406(F)|      FAST  |    2.982(F)|      FAST  |    1.573|   -0.483|        1.028|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.406|         -  |       2.982|         -  |    1.573|   -0.483|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 0.576; Ideal Clock Offset To Actual Clock -1.034; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_N<5>      |   -0.746(R)|      FAST  |    1.322(R)|      FAST  |    1.579|   -0.489|        1.034|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.746|         -  |       1.322|         -  |    1.579|   -0.489|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 0.575; Ideal Clock Offset To Actual Clock -1.033; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_N<5>      |   -2.411(F)|      FAST  |    2.986(F)|      FAST  |    1.578|   -0.487|        1.033|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.411|         -  |       2.986|         -  |    1.578|   -0.487|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 0.573; Ideal Clock Offset To Actual Clock -1.054; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_N<3>      |   -0.767(R)|      FAST  |    1.340(R)|      FAST  |    1.600|   -0.507|        1.054|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.767|         -  |       1.340|         -  |    1.600|   -0.507|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 0.572; Ideal Clock Offset To Actual Clock -1.052; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_N<3>      |   -2.432(F)|      FAST  |    3.004(F)|      FAST  |    1.599|   -0.505|        1.052|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.432|         -  |       3.004|         -  |    1.599|   -0.505|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 0.577; Ideal Clock Offset To Actual Clock -1.030; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_N<6>      |   -0.741(R)|      FAST  |    1.318(R)|      FAST  |    1.574|   -0.485|        1.030|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.741|         -  |       1.318|         -  |    1.574|   -0.485|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 0.576; Ideal Clock Offset To Actual Clock -1.028; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_N<6>      |   -2.406(F)|      FAST  |    2.982(F)|      FAST  |    1.573|   -0.483|        1.028|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.406|         -  |       2.982|         -  |    1.573|   -0.483|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 0.574; Ideal Clock Offset To Actual Clock -1.046; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<2>      |   -0.759(R)|      FAST  |    1.333(R)|      FAST  |    1.592|   -0.500|        1.046|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.759|         -  |       1.333|         -  |    1.592|   -0.500|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 0.573; Ideal Clock Offset To Actual Clock -1.045; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<2>      |   -2.424(F)|      FAST  |    2.997(F)|      FAST  |    1.591|   -0.498|        1.045|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.424|         -  |       2.997|         -  |    1.591|   -0.498|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 0.573; Ideal Clock Offset To Actual Clock -1.054; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<3>      |   -0.767(R)|      FAST  |    1.340(R)|      FAST  |    1.600|   -0.507|        1.054|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.767|         -  |       1.340|         -  |    1.600|   -0.507|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 0.572; Ideal Clock Offset To Actual Clock -1.052; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<3>      |   -2.432(F)|      FAST  |    3.004(F)|      FAST  |    1.599|   -0.505|        1.052|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.432|         -  |       3.004|         -  |    1.599|   -0.505|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 0.575; Ideal Clock Offset To Actual Clock -1.037; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<7>      |   -0.749(R)|      FAST  |    1.324(R)|      FAST  |    1.582|   -0.491|        1.037|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.749|         -  |       1.324|         -  |    1.582|   -0.491|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 0.574; Ideal Clock Offset To Actual Clock -1.035; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<7>      |   -2.414(F)|      FAST  |    2.988(F)|      FAST  |    1.581|   -0.489|        1.035|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.414|         -  |       2.988|         -  |    1.581|   -0.489|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 0.575; Ideal Clock Offset To Actual Clock -1.037; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_N<7>      |   -0.749(R)|      FAST  |    1.324(R)|      FAST  |    1.582|   -0.491|        1.037|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.749|         -  |       1.324|         -  |    1.582|   -0.491|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 0.574; Ideal Clock Offset To Actual Clock -1.035; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_N<7>      |   -2.414(F)|      FAST  |    2.988(F)|      FAST  |    1.581|   -0.489|        1.035|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.414|         -  |       2.988|         -  |    1.581|   -0.489|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 0.574; Ideal Clock Offset To Actual Clock -1.046; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_N<2>      |   -0.759(R)|      FAST  |    1.333(R)|      FAST  |    1.592|   -0.500|        1.046|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.759|         -  |       1.333|         -  |    1.592|   -0.500|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 0.573; Ideal Clock Offset To Actual Clock -1.045; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_N<2>      |   -2.424(F)|      FAST  |    2.997(F)|      FAST  |    1.591|   -0.498|        1.045|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.424|         -  |       2.997|         -  |    1.591|   -0.498|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 0.572; Ideal Clock Offset To Actual Clock -1.061; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_N<1>      |   -0.775(R)|      FAST  |    1.347(R)|      FAST  |    1.608|   -0.514|        1.061|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.775|         -  |       1.347|         -  |    1.608|   -0.514|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 0.571; Ideal Clock Offset To Actual Clock -1.059; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_N<1>      |   -2.440(F)|      FAST  |    3.011(F)|      FAST  |    1.607|   -0.512|        1.059|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.440|         -  |       3.011|         -  |    1.607|   -0.512|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 0.572; Ideal Clock Offset To Actual Clock -1.061; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<1>      |   -0.775(R)|      FAST  |    1.347(R)|      FAST  |    1.608|   -0.514|        1.061|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.775|         -  |       1.347|         -  |    1.608|   -0.514|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 0.571; Ideal Clock Offset To Actual Clock -1.059; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<1>      |   -2.440(F)|      FAST  |    3.011(F)|      FAST  |    1.607|   -0.512|        1.059|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.440|         -  |       3.011|         -  |    1.607|   -0.512|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 0.573; Ideal Clock Offset To Actual Clock -1.050; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_N<4>      |   -0.763(R)|      FAST  |    1.336(R)|      FAST  |    1.596|   -0.503|        1.050|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.763|         -  |       1.336|         -  |    1.596|   -0.503|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 0.572; Ideal Clock Offset To Actual Clock -1.048; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_N<4>      |   -2.428(F)|      FAST  |    3.000(F)|      FAST  |    1.595|   -0.501|        1.048|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.428|         -  |       3.000|         -  |    1.595|   -0.501|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 0.573; Ideal Clock Offset To Actual Clock -1.050; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<4>      |   -0.763(R)|      FAST  |    1.336(R)|      FAST  |    1.596|   -0.503|        1.050|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.763|         -  |       1.336|         -  |    1.596|   -0.503|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 0.572; Ideal Clock Offset To Actual Clock -1.048; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<4>      |   -2.428(F)|      FAST  |    3.000(F)|      FAST  |    1.595|   -0.501|        1.048|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.428|         -  |       3.000|         -  |    1.595|   -0.501|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 0.572; Ideal Clock Offset To Actual Clock -1.307; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_N<0>      |   -1.021(R)|      FAST  |    1.593(R)|      FAST  |    1.854|   -0.760|        1.307|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.021|         -  |       1.593|         -  |    1.854|   -0.760|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 0.571; Ideal Clock Offset To Actual Clock -1.305; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_N<0>      |   -2.686(F)|      FAST  |    3.257(F)|      FAST  |    1.853|   -0.758|        1.305|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.686|         -  |       3.257|         -  |    1.853|   -0.758|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "RISING";
Worst Case Data Window 0.572; Ideal Clock Offset To Actual Clock -1.307; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<0>      |   -1.021(R)|      FAST  |    1.593(R)|      FAST  |    1.854|   -0.760|        1.307|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.021|         -  |       1.593|         -  |    1.854|   -0.760|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_DH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_D_CLK_P" "FALLING";
Worst Case Data Window 0.571; Ideal Clock Offset To Actual Clock -1.305; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_DH_D_P<0>      |   -2.686(F)|      FAST  |    3.257(F)|      FAST  |    1.853|   -0.758|        1.305|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.686|         -  |       3.257|         -  |    1.853|   -0.758|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 0.578; Ideal Clock Offset To Actual Clock -1.004; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_N<0>      |   -0.715(R)|      FAST  |    1.293(R)|      FAST  |    1.548|   -0.460|        1.004|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.715|         -  |       1.293|         -  |    1.548|   -0.460|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 0.577; Ideal Clock Offset To Actual Clock -1.003; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_N<0>      |   -2.380(F)|      FAST  |    2.957(F)|      FAST  |    1.547|   -0.458|        1.003|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.380|         -  |       2.957|         -  |    1.547|   -0.458|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 0.578; Ideal Clock Offset To Actual Clock -1.004; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<0>      |   -0.715(R)|      FAST  |    1.293(R)|      FAST  |    1.548|   -0.460|        1.004|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.715|         -  |       1.293|         -  |    1.548|   -0.460|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 0.577; Ideal Clock Offset To Actual Clock -1.003; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<0>      |   -2.380(F)|      FAST  |    2.957(F)|      FAST  |    1.547|   -0.458|        1.003|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.380|         -  |       2.957|         -  |    1.547|   -0.458|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 0.575; Ideal Clock Offset To Actual Clock -1.027; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_N<1>      |   -0.739(R)|      FAST  |    1.314(R)|      FAST  |    1.572|   -0.481|        1.027|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.739|         -  |       1.314|         -  |    1.572|   -0.481|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 0.574; Ideal Clock Offset To Actual Clock -1.025; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_N<1>      |   -2.404(F)|      FAST  |    2.978(F)|      FAST  |    1.571|   -0.479|        1.025|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.404|         -  |       2.978|         -  |    1.571|   -0.479|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 0.581; Ideal Clock Offset To Actual Clock -0.986; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_N<3>      |   -0.695(R)|      FAST  |    1.276(R)|      FAST  |    1.528|   -0.443|        0.986|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.695|         -  |       1.276|         -  |    1.528|   -0.443|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 0.580; Ideal Clock Offset To Actual Clock -0.984; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_N<3>      |   -2.360(F)|      FAST  |    2.940(F)|      FAST  |    1.527|   -0.441|        0.984|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.360|         -  |       2.940|         -  |    1.527|   -0.441|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 0.581; Ideal Clock Offset To Actual Clock -0.986; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<3>      |   -0.695(R)|      FAST  |    1.276(R)|      FAST  |    1.528|   -0.443|        0.986|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.695|         -  |       1.276|         -  |    1.528|   -0.443|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 0.580; Ideal Clock Offset To Actual Clock -0.984; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<3>      |   -2.360(F)|      FAST  |    2.940(F)|      FAST  |    1.527|   -0.441|        0.984|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.360|         -  |       2.940|         -  |    1.527|   -0.441|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 0.575; Ideal Clock Offset To Actual Clock -1.027; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<1>      |   -0.739(R)|      FAST  |    1.314(R)|      FAST  |    1.572|   -0.481|        1.027|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.739|         -  |       1.314|         -  |    1.572|   -0.481|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 0.574; Ideal Clock Offset To Actual Clock -1.025; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<1>      |   -2.404(F)|      FAST  |    2.978(F)|      FAST  |    1.571|   -0.479|        1.025|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.404|         -  |       2.978|         -  |    1.571|   -0.479|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 0.573; Ideal Clock Offset To Actual Clock -1.034; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<2>      |   -0.747(R)|      FAST  |    1.320(R)|      FAST  |    1.580|   -0.487|        1.034|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.747|         -  |       1.320|         -  |    1.580|   -0.487|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 0.572; Ideal Clock Offset To Actual Clock -1.032; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<2>      |   -2.412(F)|      FAST  |    2.984(F)|      FAST  |    1.579|   -0.485|        1.032|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.412|         -  |       2.984|         -  |    1.579|   -0.485|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 0.581; Ideal Clock Offset To Actual Clock -0.985; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<4>      |   -0.694(R)|      FAST  |    1.275(R)|      FAST  |    1.527|   -0.442|        0.985|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.694|         -  |       1.275|         -  |    1.527|   -0.442|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 0.580; Ideal Clock Offset To Actual Clock -0.983; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<4>      |   -2.359(F)|      FAST  |    2.939(F)|      FAST  |    1.526|   -0.440|        0.983|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.359|         -  |       2.939|         -  |    1.526|   -0.440|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 0.584; Ideal Clock Offset To Actual Clock -0.961; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<5>      |   -0.669(R)|      FAST  |    1.253(R)|      FAST  |    1.502|   -0.420|        0.961|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.669|         -  |       1.253|         -  |    1.502|   -0.420|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 0.583; Ideal Clock Offset To Actual Clock -0.959; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<5>      |   -2.334(F)|      FAST  |    2.917(F)|      FAST  |    1.501|   -0.418|        0.959|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.334|         -  |       2.917|         -  |    1.501|   -0.418|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 0.573; Ideal Clock Offset To Actual Clock -1.034; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_N<2>      |   -0.747(R)|      FAST  |    1.320(R)|      FAST  |    1.580|   -0.487|        1.034|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.747|         -  |       1.320|         -  |    1.580|   -0.487|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 0.572; Ideal Clock Offset To Actual Clock -1.032; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_N<2>      |   -2.412(F)|      FAST  |    2.984(F)|      FAST  |    1.579|   -0.485|        1.032|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.412|         -  |       2.984|         -  |    1.579|   -0.485|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 0.581; Ideal Clock Offset To Actual Clock -0.985; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_N<4>      |   -0.694(R)|      FAST  |    1.275(R)|      FAST  |    1.527|   -0.442|        0.985|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.694|         -  |       1.275|         -  |    1.527|   -0.442|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 0.580; Ideal Clock Offset To Actual Clock -0.983; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_N<4>      |   -2.359(F)|      FAST  |    2.939(F)|      FAST  |    1.526|   -0.440|        0.983|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.359|         -  |       2.939|         -  |    1.526|   -0.440|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 0.584; Ideal Clock Offset To Actual Clock -0.961; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_N<5>      |   -0.669(R)|      FAST  |    1.253(R)|      FAST  |    1.502|   -0.420|        0.961|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.669|         -  |       1.253|         -  |    1.502|   -0.420|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 0.583; Ideal Clock Offset To Actual Clock -0.959; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_N<5>      |   -2.334(F)|      FAST  |    2.917(F)|      FAST  |    1.501|   -0.418|        0.959|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.334|         -  |       2.917|         -  |    1.501|   -0.418|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 0.570; Ideal Clock Offset To Actual Clock -1.061; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<6>      |   -0.776(R)|      FAST  |    1.346(R)|      FAST  |    1.609|   -0.513|        1.061|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.776|         -  |       1.346|         -  |    1.609|   -0.513|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 0.569; Ideal Clock Offset To Actual Clock -1.060; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<6>      |   -2.441(F)|      FAST  |    3.010(F)|      FAST  |    1.608|   -0.511|        1.060|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.441|         -  |       3.010|         -  |    1.608|   -0.511|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 0.570; Ideal Clock Offset To Actual Clock -1.061; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_N<6>      |   -0.776(R)|      FAST  |    1.346(R)|      FAST  |    1.609|   -0.513|        1.061|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.776|         -  |       1.346|         -  |    1.609|   -0.513|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 0.569; Ideal Clock Offset To Actual Clock -1.060; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_N<6>      |   -2.441(F)|      FAST  |    3.010(F)|      FAST  |    1.608|   -0.511|        1.060|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.441|         -  |       3.010|         -  |    1.608|   -0.511|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 0.569; Ideal Clock Offset To Actual Clock -1.066; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<7>      |   -0.781(R)|      FAST  |    1.350(R)|      FAST  |    1.614|   -0.517|        1.066|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.781|         -  |       1.350|         -  |    1.614|   -0.517|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 0.568; Ideal Clock Offset To Actual Clock -1.064; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_P<7>      |   -2.446(F)|      FAST  |    3.014(F)|      FAST  |    1.613|   -0.515|        1.064|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.446|         -  |       3.014|         -  |    1.613|   -0.515|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "RISING";
Worst Case Data Window 0.569; Ideal Clock Offset To Actual Clock -1.066; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_N<7>      |   -0.781(R)|      FAST  |    1.350(R)|      FAST  |    1.614|   -0.517|        1.066|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.781|         -  |       1.350|         -  |    1.614|   -0.517|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_CH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_C_CLK_P" "FALLING";
Worst Case Data Window 0.568; Ideal Clock Offset To Actual Clock -1.064; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_CH_D_N<7>      |   -2.446(F)|      FAST  |    3.014(F)|      FAST  |    1.613|   -0.515|        1.064|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.446|         -  |       3.014|         -  |    1.613|   -0.515|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 0.575; Ideal Clock Offset To Actual Clock -1.198; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_N<5>      |   -0.910(R)|      FAST  |    1.485(R)|      FAST  |    1.743|   -0.652|        1.198|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.910|         -  |       1.485|         -  |    1.743|   -0.652|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 0.574; Ideal Clock Offset To Actual Clock -1.196; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_N<5>      |   -2.575(F)|      FAST  |    3.149(F)|      FAST  |    1.742|   -0.650|        1.196|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.575|         -  |       3.149|         -  |    1.742|   -0.650|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 0.575; Ideal Clock Offset To Actual Clock -1.198; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<5>      |   -0.910(R)|      FAST  |    1.485(R)|      FAST  |    1.743|   -0.652|        1.198|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.910|         -  |       1.485|         -  |    1.743|   -0.652|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 0.574; Ideal Clock Offset To Actual Clock -1.196; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<5>      |   -2.575(F)|      FAST  |    3.149(F)|      FAST  |    1.742|   -0.650|        1.196|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.575|         -  |       3.149|         -  |    1.742|   -0.650|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 0.575; Ideal Clock Offset To Actual Clock -1.203; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_N<6>      |   -0.915(R)|      FAST  |    1.490(R)|      FAST  |    1.748|   -0.657|        1.203|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.915|         -  |       1.490|         -  |    1.748|   -0.657|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 0.574; Ideal Clock Offset To Actual Clock -1.201; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_N<6>      |   -2.580(F)|      FAST  |    3.154(F)|      FAST  |    1.747|   -0.655|        1.201|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.580|         -  |       3.154|         -  |    1.747|   -0.655|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 0.575; Ideal Clock Offset To Actual Clock -1.203; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<6>      |   -0.915(R)|      FAST  |    1.490(R)|      FAST  |    1.748|   -0.657|        1.203|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.915|         -  |       1.490|         -  |    1.748|   -0.657|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 0.574; Ideal Clock Offset To Actual Clock -1.201; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<6>      |   -2.580(F)|      FAST  |    3.154(F)|      FAST  |    1.747|   -0.655|        1.201|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.580|         -  |       3.154|         -  |    1.747|   -0.655|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 0.573; Ideal Clock Offset To Actual Clock -1.214; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_N<4>      |   -0.927(R)|      FAST  |    1.500(R)|      FAST  |    1.760|   -0.667|        1.214|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.927|         -  |       1.500|         -  |    1.760|   -0.667|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 0.572; Ideal Clock Offset To Actual Clock -1.212; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_N<4>      |   -2.592(F)|      FAST  |    3.164(F)|      FAST  |    1.759|   -0.665|        1.212|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.592|         -  |       3.164|         -  |    1.759|   -0.665|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 0.573; Ideal Clock Offset To Actual Clock -1.214; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<4>      |   -0.927(R)|      FAST  |    1.500(R)|      FAST  |    1.760|   -0.667|        1.214|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.927|         -  |       1.500|         -  |    1.760|   -0.667|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 0.572; Ideal Clock Offset To Actual Clock -1.212; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<4>      |   -2.592(F)|      FAST  |    3.164(F)|      FAST  |    1.759|   -0.665|        1.212|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.592|         -  |       3.164|         -  |    1.759|   -0.665|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 0.576; Ideal Clock Offset To Actual Clock -1.192; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_N<7>      |   -0.904(R)|      FAST  |    1.480(R)|      FAST  |    1.737|   -0.647|        1.192|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.904|         -  |       1.480|         -  |    1.737|   -0.647|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 0.575; Ideal Clock Offset To Actual Clock -1.191; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_N<7>      |   -2.569(F)|      FAST  |    3.144(F)|      FAST  |    1.736|   -0.645|        1.191|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.569|         -  |       3.144|         -  |    1.736|   -0.645|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 0.576; Ideal Clock Offset To Actual Clock -1.192; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<7>      |   -0.904(R)|      FAST  |    1.480(R)|      FAST  |    1.737|   -0.647|        1.192|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.904|         -  |       1.480|         -  |    1.737|   -0.647|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 0.575; Ideal Clock Offset To Actual Clock -1.191; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<7>      |   -2.569(F)|      FAST  |    3.144(F)|      FAST  |    1.736|   -0.645|        1.191|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.569|         -  |       3.144|         -  |    1.736|   -0.645|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 0.578; Ideal Clock Offset To Actual Clock -1.427; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_N<0>      |   -1.138(R)|      FAST  |    1.716(R)|      FAST  |    1.971|   -0.883|        1.427|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.138|         -  |       1.716|         -  |    1.971|   -0.883|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 0.577; Ideal Clock Offset To Actual Clock -1.426; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_N<0>      |   -2.803(F)|      FAST  |    3.380(F)|      FAST  |    1.970|   -0.881|        1.426|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.803|         -  |       3.380|         -  |    1.970|   -0.881|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 0.578; Ideal Clock Offset To Actual Clock -1.427; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<0>      |   -1.138(R)|      FAST  |    1.716(R)|      FAST  |    1.971|   -0.883|        1.427|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -1.138|         -  |       1.716|         -  |    1.971|   -0.883|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 0.577; Ideal Clock Offset To Actual Clock -1.426; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<0>      |   -2.803(F)|      FAST  |    3.380(F)|      FAST  |    1.970|   -0.881|        1.426|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.803|         -  |       3.380|         -  |    1.970|   -0.881|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 0.582; Ideal Clock Offset To Actual Clock -1.154; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<3>      |   -0.863(R)|      FAST  |    1.445(R)|      FAST  |    1.696|   -0.612|        1.154|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.863|         -  |       1.445|         -  |    1.696|   -0.612|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 0.581; Ideal Clock Offset To Actual Clock -1.153; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<3>      |   -2.528(F)|      FAST  |    3.109(F)|      FAST  |    1.695|   -0.610|        1.153|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.528|         -  |       3.109|         -  |    1.695|   -0.610|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 0.579; Ideal Clock Offset To Actual Clock -1.179; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_N<1>      |   -0.889(R)|      FAST  |    1.468(R)|      FAST  |    1.722|   -0.635|        1.179|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.889|         -  |       1.468|         -  |    1.722|   -0.635|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 0.578; Ideal Clock Offset To Actual Clock -1.177; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_N<1>      |   -2.554(F)|      FAST  |    3.132(F)|      FAST  |    1.721|   -0.633|        1.177|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.554|         -  |       3.132|         -  |    1.721|   -0.633|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 0.582; Ideal Clock Offset To Actual Clock -1.154; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_N<3>      |   -0.863(R)|      FAST  |    1.445(R)|      FAST  |    1.696|   -0.612|        1.154|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.863|         -  |       1.445|         -  |    1.696|   -0.612|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 0.581; Ideal Clock Offset To Actual Clock -1.153; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_N<3>      |   -2.528(F)|      FAST  |    3.109(F)|      FAST  |    1.695|   -0.610|        1.153|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.528|         -  |       3.109|         -  |    1.695|   -0.610|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 0.579; Ideal Clock Offset To Actual Clock -1.179; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<1>      |   -0.889(R)|      FAST  |    1.468(R)|      FAST  |    1.722|   -0.635|        1.179|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.889|         -  |       1.468|         -  |    1.722|   -0.635|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 0.578; Ideal Clock Offset To Actual Clock -1.177; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<1>      |   -2.554(F)|      FAST  |    3.132(F)|      FAST  |    1.721|   -0.633|        1.177|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.554|         -  |       3.132|         -  |    1.721|   -0.633|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 0.587; Ideal Clock Offset To Actual Clock -1.123; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_N<2>      |   -0.829(R)|      FAST  |    1.416(R)|      FAST  |    1.662|   -0.583|        1.123|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.829|         -  |       1.416|         -  |    1.662|   -0.583|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 0.586; Ideal Clock Offset To Actual Clock -1.121; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_N<2>      |   -2.494(F)|      FAST  |    3.080(F)|      FAST  |    1.661|   -0.581|        1.121|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.494|         -  |       3.080|         -  |    1.661|   -0.581|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "RISING";
Worst Case Data Window 0.587; Ideal Clock Offset To Actual Clock -1.123; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<2>      |   -0.829(R)|      FAST  |    1.416(R)|      FAST  |    1.662|   -0.583|        1.123|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.829|         -  |       1.416|         -  |    1.662|   -0.583|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_BH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_B_CLK_P" "FALLING";
Worst Case Data Window 0.586; Ideal Clock Offset To Actual Clock -1.121; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_BH_D_P<2>      |   -2.494(F)|      FAST  |    3.080(F)|      FAST  |    1.661|   -0.581|        1.121|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.494|         -  |       3.080|         -  |    1.661|   -0.581|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 0.574; Ideal Clock Offset To Actual Clock -1.046; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_N<7>      |   -0.759(R)|      FAST  |    1.333(R)|      FAST  |    1.592|   -0.500|        1.046|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.759|         -  |       1.333|         -  |    1.592|   -0.500|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_N<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 0.573; Ideal Clock Offset To Actual Clock -1.045; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_N<7>      |   -2.424(F)|      FAST  |    2.997(F)|      FAST  |    1.591|   -0.498|        1.045|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.424|         -  |       2.997|         -  |    1.591|   -0.498|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 0.574; Ideal Clock Offset To Actual Clock -1.046; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<7>      |   -0.759(R)|      FAST  |    1.333(R)|      FAST  |    1.592|   -0.500|        1.046|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.759|         -  |       1.333|         -  |    1.592|   -0.500|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<7>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 0.573; Ideal Clock Offset To Actual Clock -1.045; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<7>      |   -2.424(F)|      FAST  |    2.997(F)|      FAST  |    1.591|   -0.498|        1.045|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.424|         -  |       2.997|         -  |    1.591|   -0.498|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 0.576; Ideal Clock Offset To Actual Clock -1.035; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<6>      |   -0.747(R)|      FAST  |    1.323(R)|      FAST  |    1.580|   -0.490|        1.035|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.747|         -  |       1.323|         -  |    1.580|   -0.490|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 0.575; Ideal Clock Offset To Actual Clock -1.034; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<6>      |   -2.412(F)|      FAST  |    2.987(F)|      FAST  |    1.579|   -0.488|        1.034|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.412|         -  |       2.987|         -  |    1.579|   -0.488|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 0.576; Ideal Clock Offset To Actual Clock -1.035; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_N<6>      |   -0.747(R)|      FAST  |    1.323(R)|      FAST  |    1.580|   -0.490|        1.035|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.747|         -  |       1.323|         -  |    1.580|   -0.490|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_N<6>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 0.575; Ideal Clock Offset To Actual Clock -1.034; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_N<6>      |   -2.412(F)|      FAST  |    2.987(F)|      FAST  |    1.579|   -0.488|        1.034|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.412|         -  |       2.987|         -  |    1.579|   -0.488|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 0.576; Ideal Clock Offset To Actual Clock -1.032; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_N<4>      |   -0.744(R)|      FAST  |    1.320(R)|      FAST  |    1.577|   -0.487|        1.032|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.744|         -  |       1.320|         -  |    1.577|   -0.487|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_N<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 0.575; Ideal Clock Offset To Actual Clock -1.031; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_N<4>      |   -2.409(F)|      FAST  |    2.984(F)|      FAST  |    1.576|   -0.485|        1.031|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.409|         -  |       2.984|         -  |    1.576|   -0.485|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 0.576; Ideal Clock Offset To Actual Clock -1.032; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<4>      |   -0.744(R)|      FAST  |    1.320(R)|      FAST  |    1.577|   -0.487|        1.032|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.744|         -  |       1.320|         -  |    1.577|   -0.487|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<4>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 0.575; Ideal Clock Offset To Actual Clock -1.031; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<4>      |   -2.409(F)|      FAST  |    2.984(F)|      FAST  |    1.576|   -0.485|        1.031|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.409|         -  |       2.984|         -  |    1.576|   -0.485|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 0.578; Ideal Clock Offset To Actual Clock -1.023; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_N<5>      |   -0.734(R)|      FAST  |    1.312(R)|      FAST  |    1.567|   -0.479|        1.023|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.734|         -  |       1.312|         -  |    1.567|   -0.479|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_N<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 0.577; Ideal Clock Offset To Actual Clock -1.022; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_N<5>      |   -2.399(F)|      FAST  |    2.976(F)|      FAST  |    1.566|   -0.477|        1.022|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.399|         -  |       2.976|         -  |    1.566|   -0.477|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 0.576; Ideal Clock Offset To Actual Clock -1.035; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<0>      |   -0.747(R)|      FAST  |    1.323(R)|      FAST  |    1.580|   -0.490|        1.035|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.747|         -  |       1.323|         -  |    1.580|   -0.490|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 0.575; Ideal Clock Offset To Actual Clock -1.034; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<0>      |   -2.412(F)|      FAST  |    2.987(F)|      FAST  |    1.579|   -0.488|        1.034|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.412|         -  |       2.987|         -  |    1.579|   -0.488|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 0.578; Ideal Clock Offset To Actual Clock -1.023; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<5>      |   -0.734(R)|      FAST  |    1.312(R)|      FAST  |    1.567|   -0.479|        1.023|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.734|         -  |       1.312|         -  |    1.567|   -0.479|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<5>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 0.577; Ideal Clock Offset To Actual Clock -1.022; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<5>      |   -2.399(F)|      FAST  |    2.976(F)|      FAST  |    1.566|   -0.477|        1.022|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.399|         -  |       2.976|         -  |    1.566|   -0.477|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 0.577; Ideal Clock Offset To Actual Clock -1.033; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_N<3>      |   -0.744(R)|      FAST  |    1.321(R)|      FAST  |    1.577|   -0.488|        1.033|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.744|         -  |       1.321|         -  |    1.577|   -0.488|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_N<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 0.576; Ideal Clock Offset To Actual Clock -1.031; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_N<3>      |   -2.409(F)|      FAST  |    2.985(F)|      FAST  |    1.576|   -0.486|        1.031|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.409|         -  |       2.985|         -  |    1.576|   -0.486|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 0.577; Ideal Clock Offset To Actual Clock -1.033; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<3>      |   -0.744(R)|      FAST  |    1.321(R)|      FAST  |    1.577|   -0.488|        1.033|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.744|         -  |       1.321|         -  |    1.577|   -0.488|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<3>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 0.576; Ideal Clock Offset To Actual Clock -1.031; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<3>      |   -2.409(F)|      FAST  |    2.985(F)|      FAST  |    1.576|   -0.486|        1.031|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.409|         -  |       2.985|         -  |    1.576|   -0.486|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 0.576; Ideal Clock Offset To Actual Clock -1.035; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_N<0>      |   -0.747(R)|      FAST  |    1.323(R)|      FAST  |    1.580|   -0.490|        1.035|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.747|         -  |       1.323|         -  |    1.580|   -0.490|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_N<0>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 0.575; Ideal Clock Offset To Actual Clock -1.034; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_N<0>      |   -2.412(F)|      FAST  |    2.987(F)|      FAST  |    1.579|   -0.488|        1.034|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.412|         -  |       2.987|         -  |    1.579|   -0.488|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 0.579; Ideal Clock Offset To Actual Clock -1.018; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_N<1>      |   -0.728(R)|      FAST  |    1.307(R)|      FAST  |    1.561|   -0.474|        1.018|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.728|         -  |       1.307|         -  |    1.561|   -0.474|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_N<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 0.578; Ideal Clock Offset To Actual Clock -1.016; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_N<1>      |   -2.393(F)|      FAST  |    2.971(F)|      FAST  |    1.560|   -0.472|        1.016|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.393|         -  |       2.971|         -  |    1.560|   -0.472|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 0.579; Ideal Clock Offset To Actual Clock -1.018; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<1>      |   -0.728(R)|      FAST  |    1.307(R)|      FAST  |    1.561|   -0.474|        1.018|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.728|         -  |       1.307|         -  |    1.561|   -0.474|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<1>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 0.578; Ideal Clock Offset To Actual Clock -1.016; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<1>      |   -2.393(F)|      FAST  |    2.971(F)|      FAST  |    1.560|   -0.472|        1.016|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.393|         -  |       2.971|         -  |    1.560|   -0.472|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 0.578; Ideal Clock Offset To Actual Clock -1.024; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<2>      |   -0.735(R)|      FAST  |    1.313(R)|      FAST  |    1.568|   -0.480|        1.024|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.735|         -  |       1.313|         -  |    1.568|   -0.480|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_P<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 0.577; Ideal Clock Offset To Actual Clock -1.023; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_P<2>      |   -2.400(F)|      FAST  |    2.977(F)|      FAST  |    1.567|   -0.478|        1.023|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.400|         -  |       2.977|         -  |    1.567|   -0.478|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "RISING";
Worst Case Data Window 0.578; Ideal Clock Offset To Actual Clock -1.024; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_N<2>      |   -0.735(R)|      FAST  |    1.313(R)|      FAST  |    1.568|   -0.480|        1.024|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.735|         -  |       1.313|         -  |    1.568|   -0.480|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "AD_AH_D_N<2>" OFFSET = IN 0.83325 ns VALID 1.6665 ns BEFORE COMP         "AD_A_CLK_P" "FALLING";
Worst Case Data Window 0.577; Ideal Clock Offset To Actual Clock -1.023; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
AD_AH_D_N<2>      |   -2.400(F)|      FAST  |    2.977(F)|      FAST  |    1.567|   -0.478|        1.023|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -2.400|         -  |       2.977|         -  |    1.567|   -0.478|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "rgmii_rx" OFFSET = IN 1 ns VALID 2 ns BEFORE COMP "rgmii_rxc"         "RISING";
Worst Case Data Window 0.855; Ideal Clock Offset To Actual Clock -0.549; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
rgmii_rx_ctl      |   -0.368(R)|      FAST  |    0.976(R)|      FAST  |    1.368|    0.024|        0.672|
rgmii_rxd<0>      |   -0.242(R)|      FAST  |    0.929(R)|      FAST  |    1.242|    0.071|        0.586|
rgmii_rxd<1>      |   -0.121(R)|      FAST  |    0.807(R)|      FAST  |    1.121|    0.193|        0.464|
rgmii_rxd<2>      |   -0.236(R)|      FAST  |    0.924(R)|      FAST  |    1.236|    0.076|        0.580|
rgmii_rxd<3>      |   -0.234(R)|      FAST  |    0.923(R)|      FAST  |    1.234|    0.077|        0.579|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.121|         -  |       0.976|         -  |    1.121|    0.024|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "rgmii_rx" OFFSET = IN 1 ns VALID 2 ns BEFORE COMP "rgmii_rxc"         "FALLING";
Worst Case Data Window 0.854; Ideal Clock Offset To Actual Clock -0.547; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
rgmii_rx_ctl      |   -4.367(F)|      FAST  |    4.974(F)|      FAST  |    1.367|    0.026|        0.671|
rgmii_rxd<0>      |   -4.241(F)|      FAST  |    4.927(F)|      FAST  |    1.241|    0.073|        0.584|
rgmii_rxd<1>      |   -4.120(F)|      FAST  |    4.805(F)|      FAST  |    1.120|    0.195|        0.463|
rgmii_rxd<2>      |   -4.235(F)|      FAST  |    4.922(F)|      FAST  |    1.235|    0.078|        0.579|
rgmii_rxd<3>      |   -4.233(F)|      FAST  |    4.921(F)|      FAST  |    1.233|    0.079|        0.577|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -4.120|         -  |       4.974|         -  |    1.120|    0.026|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 151  Score: 119976  (Setup/Max: 3621, Hold: 116355)

Constraints cover 2876280191521 paths, 0 nets, and 84955 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:   2.599ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec  5 19:21:28 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1450 MB



