library IEEE;
import ieee.std_logic_1164.all;

entity two_four_decoder is
port(a,b:in STD_LOGIC;
enable:in STD_LOGIC;
z:out STD_LOGIC_VECTOR(3 downto 0));
end two_four_decoder;
architecture Behavioral of two_four_decoder is
begin
process(a,b,enable)
variable abar,bbar:STD_LOGIC;
begin
abar:=NOT a;
bbar:=NOT b;
if enable='1' then
z(0)<=abar AND bbar;
z(1)<=abar AND b;
z(2)<=a AND bbar;
z(3)<=a AND b;
else
z<="UUUU";
end if;
end process;
end Behavioral;