// Seed: 1360484137
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  assign module_1.id_19 = 0;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    inout supply1 id_3,
    output tri1 id_4
);
  logic id_6;
  reg
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40;
  initial begin : LABEL_0
    id_29 <= id_22;
    id_13 = id_1 >= {id_31{-1}};
  end
  wire id_41;
  wire [1 'h0 : ""] id_42, id_43;
  module_0 modCall_1 (
      id_6,
      id_42,
      id_42,
      id_43
  );
  wire id_44;
endmodule
