package soc

import _ "unsafe"

const DPORT_ROM_FO = 0x00000003
const DPORT_ROM_FO_V = 0x3
const DPORT_ROM_FO_S = 0
const DPORT_ROM_FORCE_PU = 0x00000003
const DPORT_ROM_FORCE_PU_V = 0x3
const DPORT_ROM_FORCE_PU_S = 2
const DPORT_ROM_FORCE_PD = 0x00000003
const DPORT_ROM_FORCE_PD_V = 0x3
const DPORT_ROM_FORCE_PD_S = 0
const DPORT_SRAM_FO = 0x003FFFFF
const DPORT_SRAM_FO_V = 0x3FFFFF
const DPORT_SRAM_FO_S = 0
const DPORT_SRAM_FORCE_PD = 0x003FFFFF
const DPORT_SRAM_FORCE_PD_V = 0x3FFFFF
const DPORT_SRAM_FORCE_PD_S = 0
const DPORT_CLK_EN_DEDICATED_GPIO_V = 0x1
const DPORT_CLK_EN_DEDICATED_GPIO_S = 7
const DPORT_CLK_EN_ASSIST_DEBUG_V = 0x1
const DPORT_CLK_EN_ASSIST_DEBUG_S = 6
const DPORT_RST_EN_DEDICATED_GPIO_V = 0x1
const DPORT_RST_EN_DEDICATED_GPIO_S = 7
const DPORT_RST_EN_ASSIST_DEBUG_V = 0x1
const DPORT_RST_EN_ASSIST_DEBUG_S = 6
const DPORT_CPU_WAITI_DELAY_NUM = 0x0000000F
const DPORT_CPU_WAITI_DELAY_NUM_V = 0xF
const DPORT_CPU_WAITI_DELAY_NUM_S = 4
const DPORT_CPU_WAIT_MODE_FORCE_ON_V = 0x1
const DPORT_CPU_WAIT_MODE_FORCE_ON_S = 3
const DPORT_PLL_FREQ_SEL_V = 0x1
const DPORT_PLL_FREQ_SEL_S = 2
const DPORT_CPUPERIOD_SEL = 0x00000003
const DPORT_CPUPERIOD_SEL_V = 0x3
const DPORT_CPUPERIOD_SEL_S = 0
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_0 = 0xFFFFFFFF
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_0_V = 0xFFFFFFFF
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_0_S = 0
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_1 = 0xFFFFFFFF
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_1_V = 0xFFFFFFFF
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_1_S = 0
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_2 = 0xFFFFFFFF
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_2_V = 0xFFFFFFFF
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_2_S = 0
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_3 = 0xFFFFFFFF
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_3_V = 0xFFFFFFFF
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_3_S = 0
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_4 = 0xFFFFFFFF
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_4_V = 0xFFFFFFFF
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_4_S = 0
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_5 = 0xFFFFFFFF
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_5_V = 0xFFFFFFFF
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_5_S = 0
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_6 = 0xFFFFFFFF
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_6_V = 0xFFFFFFFF
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_6_S = 0
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_7 = 0xFFFFFFFF
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_7_V = 0xFFFFFFFF
const DPORT_CANCEL_EFUSE_DISABLE_JTAG_TEMPORARY_7_S = 0
const DPORT_LSLP_MEM_PD_MASK_V = 0x1
const DPORT_LSLP_MEM_PD_MASK_S = 0
const DPORT_ADC2_ARB_CLK_EN_V = 0x1
const DPORT_ADC2_ARB_CLK_EN_S = 30
const DPORT_SYSTIMER_CLK_EN_V = 0x1
const DPORT_SYSTIMER_CLK_EN_S = 29
const DPORT_APB_SARADC_CLK_EN_V = 0x1
const DPORT_APB_SARADC_CLK_EN_S = 28
const DPORT_SPI3_DMA_CLK_EN_V = 0x1
const DPORT_SPI3_DMA_CLK_EN_S = 27
const DPORT_PWM3_CLK_EN_V = 0x1
const DPORT_PWM3_CLK_EN_S = 26
const DPORT_PWM2_CLK_EN_V = 0x1
const DPORT_PWM2_CLK_EN_S = 25
const DPORT_UART_MEM_CLK_EN_V = 0x1
const DPORT_UART_MEM_CLK_EN_S = 24
const DPORT_USB_CLK_EN_V = 0x1
const DPORT_USB_CLK_EN_S = 23
const DPORT_SPI2_DMA_CLK_EN_V = 0x1
const DPORT_SPI2_DMA_CLK_EN_S = 22
const DPORT_PWM1_CLK_EN_V = 0x1
const DPORT_PWM1_CLK_EN_S = 20
const DPORT_TWAI_CLK_EN_V = 0x1
const DPORT_TWAI_CLK_EN_S = 19
const DPORT_I2C_EXT1_CLK_EN_V = 0x1
const DPORT_I2C_EXT1_CLK_EN_S = 18
const DPORT_PWM0_CLK_EN_V = 0x1
const DPORT_PWM0_CLK_EN_S = 17
const DPORT_SPI3_CLK_EN_V = 0x1
const DPORT_SPI3_CLK_EN_S = 16
const DPORT_TIMERGROUP1_CLK_EN_V = 0x1
const DPORT_TIMERGROUP1_CLK_EN_S = 15
const DPORT_EFUSE_CLK_EN_V = 0x1
const DPORT_EFUSE_CLK_EN_S = 14
const DPORT_TIMERGROUP_CLK_EN_V = 0x1
const DPORT_TIMERGROUP_CLK_EN_S = 13
const DPORT_UHCI1_CLK_EN_V = 0x1
const DPORT_UHCI1_CLK_EN_S = 12
const DPORT_LEDC_CLK_EN_V = 0x1
const DPORT_LEDC_CLK_EN_S = 11
const DPORT_PCNT_CLK_EN_V = 0x1
const DPORT_PCNT_CLK_EN_S = 10
const DPORT_RMT_CLK_EN_V = 0x1
const DPORT_RMT_CLK_EN_S = 9
const DPORT_UHCI0_CLK_EN_V = 0x1
const DPORT_UHCI0_CLK_EN_S = 8
const DPORT_I2C_EXT0_CLK_EN_V = 0x1
const DPORT_I2C_EXT0_CLK_EN_S = 7
const DPORT_SPI2_CLK_EN_V = 0x1
const DPORT_SPI2_CLK_EN_S = 6
const DPORT_UART1_CLK_EN_V = 0x1
const DPORT_UART1_CLK_EN_S = 5
const DPORT_I2S0_CLK_EN_V = 0x1
const DPORT_I2S0_CLK_EN_S = 4
const DPORT_WDG_CLK_EN_V = 0x1
const DPORT_WDG_CLK_EN_S = 3
const DPORT_UART_CLK_EN_V = 0x1
const DPORT_UART_CLK_EN_S = 2
const DPORT_SPI01_CLK_EN_V = 0x1
const DPORT_SPI01_CLK_EN_S = 1
const DPORT_TIMERS_CLK_EN_V = 0x1
const DPORT_TIMERS_CLK_EN_S = 0
const DPORT_CRYPTO_DMA_CLK_EN_V = 0x1
const DPORT_CRYPTO_DMA_CLK_EN_S = 6
const DPORT_CRYPTO_HMAC_CLK_EN_V = 0x1
const DPORT_CRYPTO_HMAC_CLK_EN_S = 5
const DPORT_CRYPTO_DS_CLK_EN_V = 0x1
const DPORT_CRYPTO_DS_CLK_EN_S = 4
const DPORT_CRYPTO_RSA_CLK_EN_V = 0x1
const DPORT_CRYPTO_RSA_CLK_EN_S = 3
const DPORT_CRYPTO_SHA_CLK_EN_V = 0x1
const DPORT_CRYPTO_SHA_CLK_EN_S = 2
const DPORT_CRYPTO_AES_CLK_EN_V = 0x1
const DPORT_CRYPTO_AES_CLK_EN_S = 1
const DPORT_ADC2_ARB_RST_V = 0x1
const DPORT_ADC2_ARB_RST_S = 30
const DPORT_SYSTIMER_RST_V = 0x1
const DPORT_SYSTIMER_RST_S = 29
const DPORT_APB_SARADC_RST_V = 0x1
const DPORT_APB_SARADC_RST_S = 28
const DPORT_SPI3_DMA_RST_V = 0x1
const DPORT_SPI3_DMA_RST_S = 27
const DPORT_PWM3_RST_V = 0x1
const DPORT_PWM3_RST_S = 26
const DPORT_PWM2_RST_V = 0x1
const DPORT_PWM2_RST_S = 25
const DPORT_UART_MEM_RST_V = 0x1
const DPORT_UART_MEM_RST_S = 24
const DPORT_USB_RST_V = 0x1
const DPORT_USB_RST_S = 23
const DPORT_SPI2_DMA_RST_V = 0x1
const DPORT_SPI2_DMA_RST_S = 22
const DPORT_PWM1_RST_V = 0x1
const DPORT_PWM1_RST_S = 20
const DPORT_TWAI_RST_V = 0x1
const DPORT_TWAI_RST_S = 19
const DPORT_I2C_EXT1_RST_V = 0x1
const DPORT_I2C_EXT1_RST_S = 18
const DPORT_PWM0_RST_V = 0x1
const DPORT_PWM0_RST_S = 17
const DPORT_SPI3_RST_V = 0x1
const DPORT_SPI3_RST_S = 16
const DPORT_TIMERGROUP1_RST_V = 0x1
const DPORT_TIMERGROUP1_RST_S = 15
const DPORT_EFUSE_RST_V = 0x1
const DPORT_EFUSE_RST_S = 14
const DPORT_TIMERGROUP_RST_V = 0x1
const DPORT_TIMERGROUP_RST_S = 13
const DPORT_UHCI1_RST_V = 0x1
const DPORT_UHCI1_RST_S = 12
const DPORT_LEDC_RST_V = 0x1
const DPORT_LEDC_RST_S = 11
const DPORT_PCNT_RST_V = 0x1
const DPORT_PCNT_RST_S = 10
const DPORT_RMT_RST_V = 0x1
const DPORT_RMT_RST_S = 9
const DPORT_UHCI0_RST_V = 0x1
const DPORT_UHCI0_RST_S = 8
const DPORT_I2C_EXT0_RST_V = 0x1
const DPORT_I2C_EXT0_RST_S = 7
const DPORT_SPI2_RST_V = 0x1
const DPORT_SPI2_RST_S = 6
const DPORT_UART1_RST_V = 0x1
const DPORT_UART1_RST_S = 5
const DPORT_I2S0_RST_V = 0x1
const DPORT_I2S0_RST_S = 4
const DPORT_WDG_RST_V = 0x1
const DPORT_WDG_RST_S = 3
const DPORT_UART_RST_V = 0x1
const DPORT_UART_RST_S = 2
const DPORT_SPI01_RST_V = 0x1
const DPORT_SPI01_RST_S = 1
const DPORT_TIMERS_RST_V = 0x1
const DPORT_TIMERS_RST_S = 0
const DPORT_CRYPTO_DMA_RST_V = 0x1
const DPORT_CRYPTO_DMA_RST_S = 6
const DPORT_CRYPTO_HMAC_RST_V = 0x1
const DPORT_CRYPTO_HMAC_RST_S = 5
const DPORT_CRYPTO_DS_RST_V = 0x1
const DPORT_CRYPTO_DS_RST_S = 4
const DPORT_CRYPTO_RSA_RST_V = 0x1
const DPORT_CRYPTO_RSA_RST_S = 3
const DPORT_CRYPTO_SHA_RST_V = 0x1
const DPORT_CRYPTO_SHA_RST_S = 2
const DPORT_CRYPTO_AES_RST_V = 0x1
const DPORT_CRYPTO_AES_RST_S = 1
const DPORT_BT_LPCK_DIV_NUM = 0x00000FFF
const DPORT_BT_LPCK_DIV_NUM_V = 0xFFF
const DPORT_BT_LPCK_DIV_NUM_S = 0
const DPORT_LPCLK_RTC_EN_V = 0x1
const DPORT_LPCLK_RTC_EN_S = 28
const DPORT_LPCLK_SEL_XTAL32K_V = 0x1
const DPORT_LPCLK_SEL_XTAL32K_S = 27
const DPORT_LPCLK_SEL_XTAL_V = 0x1
const DPORT_LPCLK_SEL_XTAL_S = 26
const DPORT_LPCLK_SEL_8M_V = 0x1
const DPORT_LPCLK_SEL_8M_S = 25
const DPORT_LPCLK_SEL_RTC_SLOW_V = 0x1
const DPORT_LPCLK_SEL_RTC_SLOW_S = 24
const DPORT_BT_LPCK_DIV_A = 0x00000FFF
const DPORT_BT_LPCK_DIV_A_V = 0xFFF
const DPORT_BT_LPCK_DIV_A_S = 12
const DPORT_BT_LPCK_DIV_B = 0x00000FFF
const DPORT_BT_LPCK_DIV_B_V = 0xFFF
const DPORT_BT_LPCK_DIV_B_S = 0
const DPORT_CPU_INTR_FROM_CPU_0_V = 0x1
const DPORT_CPU_INTR_FROM_CPU_0_S = 0
const DPORT_CPU_INTR_FROM_CPU_1_V = 0x1
const DPORT_CPU_INTR_FROM_CPU_1_S = 0
const DPORT_CPU_INTR_FROM_CPU_2_V = 0x1
const DPORT_CPU_INTR_FROM_CPU_2_S = 0
const DPORT_CPU_INTR_FROM_CPU_3_V = 0x1
const DPORT_CPU_INTR_FROM_CPU_3_S = 0
const DPORT_RSA_MEM_FORCE_PD_V = 0x1
const DPORT_RSA_MEM_FORCE_PD_S = 2
const DPORT_RSA_MEM_FORCE_PU_V = 0x1
const DPORT_RSA_MEM_FORCE_PU_S = 1
const DPORT_RSA_MEM_PD_V = 0x1
const DPORT_RSA_MEM_PD_S = 0
const DPORT_BUSTOEXTMEM_ENA_V = 0x1
const DPORT_BUSTOEXTMEM_ENA_S = 0
const DPORT_PRO_CACHE_RESET_V = 0x1
const DPORT_PRO_CACHE_RESET_S = 2
const DPORT_PRO_DCACHE_CLK_ON_V = 0x1
const DPORT_PRO_DCACHE_CLK_ON_S = 1
const DPORT_PRO_ICACHE_CLK_ON_V = 0x1
const DPORT_PRO_ICACHE_CLK_ON_S = 0
const DPORT_ENABLE_DOWNLOAD_MANUAL_ENCRYPT_V = 0x1
const DPORT_ENABLE_DOWNLOAD_MANUAL_ENCRYPT_S = 3
const DPORT_ENABLE_DOWNLOAD_G0CB_DECRYPT_V = 0x1
const DPORT_ENABLE_DOWNLOAD_G0CB_DECRYPT_S = 2
const DPORT_ENABLE_DOWNLOAD_DB_ENCRYPT_V = 0x1
const DPORT_ENABLE_DOWNLOAD_DB_ENCRYPT_S = 1
const DPORT_ENABLE_SPI_MANUAL_ENCRYPT_V = 0x1
const DPORT_ENABLE_SPI_MANUAL_ENCRYPT_S = 0
const DPORT_RTC_MEM_CRC_FINISH_V = 0x1
const DPORT_RTC_MEM_CRC_FINISH_S = 31
const DPORT_RTC_MEM_CRC_LEN = 0x000007FF
const DPORT_RTC_MEM_CRC_LEN_V = 0x7FF
const DPORT_RTC_MEM_CRC_LEN_S = 20
const DPORT_RTC_MEM_CRC_ADDR = 0x000007FF
const DPORT_RTC_MEM_CRC_ADDR_V = 0x7FF
const DPORT_RTC_MEM_CRC_ADDR_S = 9
const DPORT_RTC_MEM_CRC_START_V = 0x1
const DPORT_RTC_MEM_CRC_START_S = 8
const DPORT_RTC_MEM_CRC_RES = 0xFFFFFFFF
const DPORT_RTC_MEM_CRC_RES_V = 0xFFFFFFFF
const DPORT_RTC_MEM_CRC_RES_S = 0
const DPORT_REDUNDANT_ECO_RESULT_V = 0x1
const DPORT_REDUNDANT_ECO_RESULT_S = 1
const DPORT_REDUNDANT_ECO_DRIVE_V = 0x1
const DPORT_REDUNDANT_ECO_DRIVE_S = 0
const SYSTEM_CLK_EN_V = 0x1
const SYSTEM_CLK_EN_S = 0
const DPORT_SRAM_FORCE_PU = 0x003FFFFF
const DPORT_SRAM_FORCE_PU_V = 0x3FFFFF
const DPORT_SRAM_FORCE_PU_S = 0
const DPORT_CLK_DIV_EN_V = 0x1
const DPORT_CLK_DIV_EN_S = 19
const DPORT_CLK_XTAL_FREQ = 0x0000007F
const DPORT_CLK_XTAL_FREQ_V = 0x7F
const DPORT_CLK_XTAL_FREQ_S = 12
const DPORT_SOC_CLK_SEL = 0x00000003
const DPORT_SOC_CLK_SEL_V = 0x3
const DPORT_SOC_CLK_SEL_S = 10
const DPORT_PRE_DIV_CNT = 0x000003FF
const DPORT_PRE_DIV_CNT_V = 0x3FF
const DPORT_PRE_DIV_CNT_S = 0
const SYSTEM_DATE = 0x0FFFFFFF
const SYSTEM_DATE_V = 0xFFFFFFF
const SYSTEM_DATE_S = 0
