<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>LD1 (multiple structures) -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/ld1_advsimd_mult.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/ld1_advsimd_mult.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">LD1 (multiple structures)</h2><p id="desc"><p class="aml">Load multiple single-element structures to one, two, three, or four registers. This instruction loads multiple single-element structures from memory and writes the result to one, two, three, or four SIMD&amp;FP registers.</p><p class="aml">Depending on the settings in the <a class="armarm-xref" title="Reference to ARM ARM section">CPACR_EL1</a>, <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL2</a>, and <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL3</a> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p></p><p class="desc">
      It has encodings from 2 classes:
      <a href="#as_no_post_index">No offset</a>
       and 
      <a href="#as_post_index">Post-index</a></p><h3 class="classheading"><a id="as_no_post_index" name="as_no_post_index">No offset</a></h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">x</td><td>x</td><td>1</td><td class="r">x</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr><tr class="secondrow"><td></td><td></td><td colspan="7"></td><td class="droppedname">L</td><td colspan="6"></td><td class="droppedname" colspan="4">opcode</td><td colspan="2"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">One register<span class="bitdiff"> (opcode == 0111)</span></h4><p class="asm-code"><a id="LD1_asisdlse_R1_1v" name="LD1_asisdlse_R1_1v">LD1  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a> }, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>]</a></p></div><div class="encoding"><h4 class="encoding">Two registers<span class="bitdiff"> (opcode == 1010)</span></h4><p class="asm-code"><a id="LD1_asisdlse_R2_2v" name="LD1_asisdlse_R2_2v">LD1  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a>, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a> }, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>]</a></p></div><div class="encoding"><h4 class="encoding">Three registers<span class="bitdiff"> (opcode == 0110)</span></h4><p class="asm-code"><a id="LD1_asisdlse_R3_3v" name="LD1_asisdlse_R3_3v">LD1  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a>, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a>, <a href="#vt3" title="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a> }, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>]</a></p></div><div class="encoding"><h4 class="encoding">Four registers<span class="bitdiff"> (opcode == 0010)</span></h4><p class="asm-code"><a id="LD1_asisdlse_R4_4v" name="LD1_asisdlse_R4_4v">LD1  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a>, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a>, <a href="#vt3" title="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a>, <a href="#vt4" title="Fourth SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt4></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a> }, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>]</a></p></div><p class="pseudocode">integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;</p><h3 class="classheading"><a id="as_post_index" name="as_post_index">Post-index</a></h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">1</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="l">x</td><td>x</td><td>1</td><td class="r">x</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr><tr class="secondrow"><td></td><td></td><td colspan="7"></td><td class="droppedname">L</td><td></td><td colspan="5"></td><td class="droppedname" colspan="4">opcode</td><td colspan="2"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">One register, immediate offset<span class="bitdiff"> (Rm == 11111 &amp;&amp; opcode == 0111)</span></h4><p class="asm-code"><a id="LD1_asisdlsep_I1_i1" name="LD1_asisdlsep_I1_i1">LD1  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a> }, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>], <a href="#imm" title="Post-index immediate offset (field &quot;Q&quot;) [#8,#16]">&lt;imm></a></a></p></div><div class="encoding"><h4 class="encoding">One register, register offset<span class="bitdiff"> (Rm != 11111 &amp;&amp; opcode == 0111)</span></h4><p class="asm-code"><a id="LD1_asisdlsep_R1_r1" name="LD1_asisdlsep_R1_r1">LD1  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a> }, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>], <a href="#xm" title="64-bit general-purpose post-index register, excluding XZR (field &quot;Rm&quot;)">&lt;Xm></a></a></p></div><div class="encoding"><h4 class="encoding">Two registers, immediate offset<span class="bitdiff"> (Rm == 11111 &amp;&amp; opcode == 1010)</span></h4><p class="asm-code"><a id="LD1_asisdlsep_I2_i2" name="LD1_asisdlsep_I2_i2">LD1  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a>, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a> }, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>], <a href="#imm_1" title="Post-index immediate offset (field &quot;Q&quot;) [#16,#32]">&lt;imm></a></a></p></div><div class="encoding"><h4 class="encoding">Two registers, register offset<span class="bitdiff"> (Rm != 11111 &amp;&amp; opcode == 1010)</span></h4><p class="asm-code"><a id="LD1_asisdlsep_R2_r2" name="LD1_asisdlsep_R2_r2">LD1  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a>, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a> }, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>], <a href="#xm" title="64-bit general-purpose post-index register, excluding XZR (field &quot;Rm&quot;)">&lt;Xm></a></a></p></div><div class="encoding"><h4 class="encoding">Three registers, immediate offset<span class="bitdiff"> (Rm == 11111 &amp;&amp; opcode == 0110)</span></h4><p class="asm-code"><a id="LD1_asisdlsep_I3_i3" name="LD1_asisdlsep_I3_i3">LD1  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a>, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a>, <a href="#vt3" title="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a> }, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>], <a href="#imm_2" title="Post-index immediate offset (field &quot;Q&quot;) [#24,#48]">&lt;imm></a></a></p></div><div class="encoding"><h4 class="encoding">Three registers, register offset<span class="bitdiff"> (Rm != 11111 &amp;&amp; opcode == 0110)</span></h4><p class="asm-code"><a id="LD1_asisdlsep_R3_r3" name="LD1_asisdlsep_R3_r3">LD1  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a>, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a>, <a href="#vt3" title="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a> }, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>], <a href="#xm" title="64-bit general-purpose post-index register, excluding XZR (field &quot;Rm&quot;)">&lt;Xm></a></a></p></div><div class="encoding"><h4 class="encoding">Four registers, immediate offset<span class="bitdiff"> (Rm == 11111 &amp;&amp; opcode == 0010)</span></h4><p class="asm-code"><a id="LD1_asisdlsep_I4_i4" name="LD1_asisdlsep_I4_i4">LD1  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a>, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a>, <a href="#vt3" title="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a>, <a href="#vt4" title="Fourth SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt4></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a> }, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>], <a href="#imm_3" title="Post-index immediate offset (field &quot;Q&quot;) [#32,#64]">&lt;imm></a></a></p></div><div class="encoding"><h4 class="encoding">Four registers, register offset<span class="bitdiff"> (Rm != 11111 &amp;&amp; opcode == 0010)</span></h4><p class="asm-code"><a id="LD1_asisdlsep_R4_r4" name="LD1_asisdlsep_R4_r4">LD1  { <a href="#vt" title="First or only SIMD&amp;FP register to be transferred (field &quot;Rt&quot;)">&lt;Vt></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a>, <a href="#vt2" title="Second SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt2></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a>, <a href="#vt3" title="Third SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt3></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a>, <a href="#vt4" title="Fourth SIMD&amp;FP register to be transferred (field Rt)">&lt;Vt4></a>.<a href="#t" title="Arrangement specifier (field &quot;size:Q&quot;) [1D,2D,2S,4H,4S,8B,8H,16B]">&lt;T></a> }, [<a href="#xn_sp" title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)">&lt;Xn|SP></a>], <a href="#xm" title="64-bit general-purpose post-index register, excluding XZR (field &quot;Rm&quot;)">&lt;Xm></a></a></p></div><p class="pseudocode">integer t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
integer m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);
boolean wback = TRUE;</p><p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vt></td><td><a id="vt" name="vt"><p class="aml">Is the name of the first or only SIMD&amp;FP register to be transferred, encoded in the "Rt" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T></td><td><a id="t" name="t">
        Is an arrangement specifier, 
    encoded in 
    <q>size:Q</q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">size</th><th class="bitfield">Q</th><th class="symbol">&lt;T></th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="symbol">8B</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="symbol">16B</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="symbol">4H</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="symbol">8H</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="symbol">2S</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="symbol">4S</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="symbol">1D</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="symbol">2D</td></tr></tbody></table></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vt2></td><td><a id="vt2" name="vt2"><p class="aml">Is the name of the second SIMD&amp;FP register to be transferred, encoded as "Rt" plus 1 modulo 32.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vt3></td><td><a id="vt3" name="vt3"><p class="aml">Is the name of the third SIMD&amp;FP register to be transferred, encoded as "Rt" plus 2 modulo 32.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Vt4></td><td><a id="vt4" name="vt4"><p class="aml">Is the name of the fourth SIMD&amp;FP register to be transferred, encoded as "Rt" plus 3 modulo 32.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP></td><td><a id="xn_sp" name="xn_sp"><p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm></td><td><a id="imm" name="imm">
        For the one register, immediate offset variant: is the post-index immediate offset, 
    encoded in 
    <q>Q</q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">Q</th><th class="symbol">&lt;imm></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">#8</td></tr><tr><td class="bitfield">1</td><td class="symbol">#16</td></tr></tbody></table></a></td></tr><tr><td></td><td><a id="imm_1" name="imm_1">
        For the two registers, immediate offset variant: is the post-index immediate offset, 
    encoded in 
    <q>Q</q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">Q</th><th class="symbol">&lt;imm></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">#16</td></tr><tr><td class="bitfield">1</td><td class="symbol">#32</td></tr></tbody></table></a></td></tr><tr><td></td><td><a id="imm_2" name="imm_2">
        For the three registers, immediate offset variant: is the post-index immediate offset, 
    encoded in 
    <q>Q</q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">Q</th><th class="symbol">&lt;imm></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">#24</td></tr><tr><td class="bitfield">1</td><td class="symbol">#48</td></tr></tbody></table></a></td></tr><tr><td></td><td><a id="imm_3" name="imm_3">
        For the four registers, immediate offset variant: is the post-index immediate offset, 
    encoded in 
    <q>Q</q>:
      
        <table class="valuetable"><thead><tr><th class="bitfield">Q</th><th class="symbol">&lt;imm></th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="symbol">#32</td></tr><tr><td class="bitfield">1</td><td class="symbol">#64</td></tr></tbody></table></a></td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xm></td><td><a id="xm" name="xm"><p class="aml">Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.</p></a></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Shared Decode</h3><p class="pseudocode"><a href="shared_pseudocode.html#MemOp" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp</a> memop = if L == '1' then <a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_LOAD</a> else <a href="shared_pseudocode.html#MemOp_STORE" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_STORE</a>;
integer datasize = if Q == '1' then 128 else 64;
integer esize = 8 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(size);
integer elements = datasize DIV esize;

integer rpt;    // number of iterations
integer selem;    // structure elements 

case opcode of
    when '0000' rpt = 1; selem = 4;    // LD/ST4 (4 registers)
    when '0010' rpt = 4; selem = 1;    // LD/ST1 (4 registers)
    when '0100' rpt = 1; selem = 3;    // LD/ST3 (3 registers)
    when '0110' rpt = 3; selem = 1;    // LD/ST1 (3 registers)
    when '0111' rpt = 1; selem = 1;    // LD/ST1 (1 register)
    when '1000' rpt = 1; selem = 2;    // LD/ST2 (2 registers)
    when '1010' rpt = 2; selem = 1;    // LD/ST1 (2 registers)
    otherwise <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();

// .1D format only permitted with LD1 &amp; ST1
if size:Q == '110' &amp;&amp; selem != 1 then <a href="shared_pseudocode.html#impl-shared.ReservedValue.0" title="function: ReservedValue()">ReservedValue</a>();</p></div><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPAdvSIMDEnabled64.0" title="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();

bits(64) address;
bits(64) offs;
bits(datasize) rval;
integer e, r, s, tt;
constant integer ebytes = esize DIV 8;

if n == 31 then
    <a href="shared_pseudocode.html#impl-aarch64.CheckSPAlignment.0" title="function: CheckSPAlignment()">CheckSPAlignment</a>();
    address = <a href="shared_pseudocode.html#impl-aarch64.SP.read.0" title="accessor: bits(width) SP[]">SP</a>[];
else
    address = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[n];

offs = <a href="shared_pseudocode.html#impl-shared.Zeros.0" title="function: bits(N) Zeros()">Zeros</a>();
for r = 0 to rpt-1
    for e = 0 to elements-1
        tt = (t + r) MOD 32;
        for s = 0 to selem-1
            rval = <a href="shared_pseudocode.html#impl-aarch64.V.read.1" title="accessor: bits(width) V[integer n]">V</a>[tt];
            if memop == <a href="shared_pseudocode.html#MemOp_LOAD" title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}">MemOp_LOAD</a> then
                <a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[rval, e, esize] = <a href="shared_pseudocode.html#impl-aarch64.Mem.read.3" title="accessor: bits(size*8) Mem[bits(64) address, integer size, AccType acctype]">Mem</a><ins>[address+offs, ebytes,</ins><del>[address + offs, ebytes,</del> <a href="shared_pseudocode.html#AccType_VEC" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_VEC</a>];
                <a href="shared_pseudocode.html#impl-aarch64.V.write.1" title="accessor: V[integer n] = bits(width) value">V</a>[tt] = rval;
            else // memop == MemOp_STORE
                <a href="shared_pseudocode.html#impl-aarch64.Mem.write.3" title="accessor: Mem[bits(64) address, integer size, AccType acctype] = bits(size*8) value">Mem</a><ins>[address+offs, ebytes,</ins><del>[address + offs, ebytes,</del> <a href="shared_pseudocode.html#AccType_VEC" title="enumeration AccType {AccType_NORMAL, AccType_VEC, AccType_STREAM, AccType_VECSTREAM, AccType_ATOMIC, AccType_ATOMICRW, AccType_ORDERED, AccType_ORDEREDRW, AccType_LIMITEDORDERED, AccType_UNPRIV, AccType_IFETCH, AccType_PTW,  AccType_DC, AccType_IC, AccType_DCZVA, AccType_AT}">AccType_VEC</a>] = <a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[rval, e, esize];
            offs = offs + ebytes;
            tt = (tt + 1) MOD 32;

if wback then
    if m != 31 then
        offs = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[m];
    if n == 31 then
        <a href="shared_pseudocode.html#impl-aarch64.SP.write.0" title="accessor: SP[] = bits(width) value">SP</a>[] = address + offs;
    else
        <a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a>[n] = address + offs;</p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/ld1_advsimd_mult.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/ld1_advsimd_mult.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div></body></html>