

================================================================
== Vitis HLS Report for 'getShadows'
================================================================
* Date:           Sat Jul 27 22:49:42 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.612 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      334|      334|  1.670 us|  1.670 us|  334|  334|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- getShadows_settingtopArrays  |      304|      304|        76|          -|          -|     4|        no|
        |- getShadows_maxFinding_loop   |       27|       27|         9|          -|          -|     3|        no|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 87
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 78 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 2 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 79 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.49>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%topL_jL_V_3_1 = alloca i32 1"   --->   Operation 88 'alloca' 'topL_jL_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%topL_jL_V_3_2 = alloca i32 1"   --->   Operation 89 'alloca' 'topL_jL_V_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%topL_jL_V_3_4 = alloca i32 1"   --->   Operation 90 'alloca' 'topL_jL_V_3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%topL_jL_V_3_5 = alloca i32 1"   --->   Operation 91 'alloca' 'topL_jL_V_3_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%topL_jR_V_3 = alloca i32 1"   --->   Operation 92 'alloca' 'topL_jR_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%topL_jR_V_3_1 = alloca i32 1"   --->   Operation 93 'alloca' 'topL_jR_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%topL_jR_V_3_2 = alloca i32 1"   --->   Operation 94 'alloca' 'topL_jR_V_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%topL_jR_V_3_3 = alloca i32 1"   --->   Operation 95 'alloca' 'topL_jR_V_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%topR_jL_V_3 = alloca i32 1"   --->   Operation 96 'alloca' 'topR_jL_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%topR_jL_V_3_1 = alloca i32 1"   --->   Operation 97 'alloca' 'topR_jL_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%topR_jL_V_3_2 = alloca i32 1"   --->   Operation 98 'alloca' 'topR_jL_V_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%topR_jL_V_3_3 = alloca i32 1"   --->   Operation 99 'alloca' 'topR_jL_V_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%topR_jR_V_3 = alloca i32 1"   --->   Operation 100 'alloca' 'topR_jR_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%topR_jR_V_3_1 = alloca i32 1"   --->   Operation 101 'alloca' 'topR_jR_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%topR_jR_V_3_2 = alloca i32 1"   --->   Operation 102 'alloca' 'topR_jR_V_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%topR_jR_V_3_3 = alloca i32 1"   --->   Operation 103 'alloca' 'topR_jR_V_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zTopMax_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zTopMax" [patchMaker.cpp:205]   --->   Operation 104 'read' 'zTopMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zTopMin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zTopMin" [patchMaker.cpp:205]   --->   Operation 105 'read' 'zTopMin_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%wp_parameters_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %wp_parameters_offset" [patchMaker.cpp:205]   --->   Operation 106 'read' 'wp_parameters_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%wp_superpoints_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %wp_superpoints" [patchMaker.cpp:205]   --->   Operation 107 'read' 'wp_superpoints_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %wp_parameters_offset_read, i7 0" [patchMaker.cpp:205]   --->   Operation 108 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %wp_parameters_offset_read, i3 0" [patchMaker.cpp:205]   --->   Operation 109 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i8 %tmp_s" [patchMaker.cpp:205]   --->   Operation 110 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.74ns)   --->   "%sub_ln205 = sub i12 %tmp, i12 %zext_ln205" [patchMaker.cpp:205]   --->   Operation 111 'sub' 'sub_ln205' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.74ns)   --->   "%add_ln205 = add i12 %sub_ln205, i12 24" [patchMaker.cpp:205]   --->   Operation 112 'add' 'add_ln205' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln205_1 = zext i12 %add_ln205" [patchMaker.cpp:205]   --->   Operation 113 'zext' 'zext_ln205_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln205_1" [patchMaker.cpp:205]   --->   Operation 114 'getelementptr' 'wp_parameters_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.74ns)   --->   "%add_ln206 = add i12 %sub_ln205, i12 30" [patchMaker.cpp:206]   --->   Operation 115 'add' 'add_ln206' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i12 %add_ln206" [patchMaker.cpp:206]   --->   Operation 116 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%wp_parameters_addr_28 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln206" [patchMaker.cpp:206]   --->   Operation 117 'getelementptr' 'wp_parameters_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.74ns)   --->   "%add_ln207 = add i12 %sub_ln205, i12 36" [patchMaker.cpp:207]   --->   Operation 118 'add' 'add_ln207' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i12 %add_ln207" [patchMaker.cpp:207]   --->   Operation 119 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%wp_parameters_addr_29 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln207" [patchMaker.cpp:207]   --->   Operation 120 'getelementptr' 'wp_parameters_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.74ns)   --->   "%add_ln208 = add i12 %sub_ln205, i12 42" [patchMaker.cpp:208]   --->   Operation 121 'add' 'add_ln208' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i12 %add_ln208" [patchMaker.cpp:208]   --->   Operation 122 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%wp_parameters_addr_30 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln208" [patchMaker.cpp:208]   --->   Operation 123 'getelementptr' 'wp_parameters_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.85ns)   --->   "%icmp_ln878 = icmp_slt  i32 %zTopMin_read, i32 4244967196"   --->   Operation 125 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.22ns)   --->   "%select_ln185 = select i1 %icmp_ln878, i32 4244967196, i32 %zTopMin_read" [patchMaker.cpp:185]   --->   Operation 126 'select' 'select_ln185' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.85ns)   --->   "%icmp_ln878_11 = icmp_slt  i32 %zTopMax_read, i32 50000100"   --->   Operation 127 'icmp' 'icmp_ln878_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.22ns)   --->   "%select_ln186 = select i1 %icmp_ln878_11, i32 %zTopMax_read, i32 50000100" [patchMaker.cpp:186]   --->   Operation 128 'select' 'select_ln186' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln196_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %wp_superpoints_read, i9 0" [patchMaker.cpp:196]   --->   Operation 129 'bitconcatenate' 'shl_ln196_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln196 = sext i18 %shl_ln196_1" [patchMaker.cpp:196]   --->   Operation 130 'sext' 'sext_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln196_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %wp_superpoints_read, i7 0" [patchMaker.cpp:196]   --->   Operation 131 'bitconcatenate' 'shl_ln196_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln194 = sext i16 %shl_ln196_2" [patchMaker.cpp:194]   --->   Operation 132 'sext' 'sext_ln194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.38ns)   --->   "%br_ln194 = br void" [patchMaker.cpp:194]   --->   Operation 133 'br' 'br_ln194' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%i = phi i3 0, void, i3 %add_ln199, void %.split426476889" [patchMaker.cpp:199]   --->   Operation 134 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.57ns)   --->   "%add_ln199 = add i3 %i, i3 1" [patchMaker.cpp:199]   --->   Operation 135 'add' 'add_ln199' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.49ns)   --->   "%icmp_ln194 = icmp_eq  i3 %i, i3 4" [patchMaker.cpp:194]   --->   Operation 136 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 137 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln194, void %.split4, void" [patchMaker.cpp:194]   --->   Operation 138 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i3 %i" [patchMaker.cpp:196]   --->   Operation 139 'trunc' 'trunc_ln196' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln196, i7 0" [patchMaker.cpp:196]   --->   Operation 140 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i9 %shl_ln" [patchMaker.cpp:196]   --->   Operation 141 'zext' 'zext_ln196' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.78ns)   --->   "%add_ln196_1 = add i17 %sext_ln194, i17 %zext_ln196" [patchMaker.cpp:196]   --->   Operation 142 'add' 'add_ln196_1' <Predicate = (!icmp_ln194)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln196_1 = sext i17 %add_ln196_1" [patchMaker.cpp:196]   --->   Operation 143 'sext' 'sext_ln196_1' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.79ns)   --->   "%add_ln196 = add i19 %sext_ln196_1, i19 %sext_ln196" [patchMaker.cpp:196]   --->   Operation 144 'add' 'add_ln196' <Predicate = (!icmp_ln194)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %add_ln196, i32 7, i32 18" [patchMaker.cpp:196]   --->   Operation 145 'partselect' 'trunc_ln' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln196_3 = sext i12 %trunc_ln" [patchMaker.cpp:196]   --->   Operation 146 'sext' 'sext_ln196_3' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 147 [61/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 147 'urem' 'urem_ln196' <Predicate = (!icmp_ln194)> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%topL_jL_V_3_1_load = load i32 %topL_jL_V_3_1" [patchMaker.cpp:205]   --->   Operation 148 'load' 'topL_jL_V_3_1_load' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%topL_jR_V_3_load = load i32 %topL_jR_V_3" [patchMaker.cpp:206]   --->   Operation 149 'load' 'topL_jR_V_3_load' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.64ns)   --->   "%store_ln205 = store i32 %topL_jL_V_3_1_load, i12 %wp_parameters_addr" [patchMaker.cpp:205]   --->   Operation 150 'store' 'store_ln205' <Predicate = (icmp_ln194)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_2 : Operation 151 [1/1] (1.64ns)   --->   "%store_ln206 = store i32 %topL_jR_V_3_load, i12 %wp_parameters_addr_28" [patchMaker.cpp:206]   --->   Operation 151 'store' 'store_ln206' <Predicate = (icmp_ln194)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 3 <SV = 2> <Delay = 1.25>
ST_3 : Operation 152 [60/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 152 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.25>
ST_4 : Operation 153 [59/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 153 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.25>
ST_5 : Operation 154 [58/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 154 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.25>
ST_6 : Operation 155 [57/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 155 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.25>
ST_7 : Operation 156 [56/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 156 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.25>
ST_8 : Operation 157 [55/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 157 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.25>
ST_9 : Operation 158 [54/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 158 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.25>
ST_10 : Operation 159 [53/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 159 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.25>
ST_11 : Operation 160 [52/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 160 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.25>
ST_12 : Operation 161 [51/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 161 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.25>
ST_13 : Operation 162 [50/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 162 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.25>
ST_14 : Operation 163 [49/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 163 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.25>
ST_15 : Operation 164 [48/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 164 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.25>
ST_16 : Operation 165 [47/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 165 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.25>
ST_17 : Operation 166 [46/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 166 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.25>
ST_18 : Operation 167 [45/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 167 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.25>
ST_19 : Operation 168 [44/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 168 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.25>
ST_20 : Operation 169 [43/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 169 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.25>
ST_21 : Operation 170 [42/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 170 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.25>
ST_22 : Operation 171 [41/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 171 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.25>
ST_23 : Operation 172 [40/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 172 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.25>
ST_24 : Operation 173 [39/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 173 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.25>
ST_25 : Operation 174 [38/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 174 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.25>
ST_26 : Operation 175 [37/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 175 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.25>
ST_27 : Operation 176 [36/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 176 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.25>
ST_28 : Operation 177 [35/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 177 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.25>
ST_29 : Operation 178 [34/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 178 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.25>
ST_30 : Operation 179 [33/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 179 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.25>
ST_31 : Operation 180 [32/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 180 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.25>
ST_32 : Operation 181 [31/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 181 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.25>
ST_33 : Operation 182 [30/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 182 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.25>
ST_34 : Operation 183 [29/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 183 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.25>
ST_35 : Operation 184 [28/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 184 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.25>
ST_36 : Operation 185 [27/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 185 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.25>
ST_37 : Operation 186 [26/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 186 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.25>
ST_38 : Operation 187 [25/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 187 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.25>
ST_39 : Operation 188 [24/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 188 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.25>
ST_40 : Operation 189 [23/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 189 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.25>
ST_41 : Operation 190 [22/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 190 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.25>
ST_42 : Operation 191 [21/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 191 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.25>
ST_43 : Operation 192 [20/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 192 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.25>
ST_44 : Operation 193 [19/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 193 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.25>
ST_45 : Operation 194 [18/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 194 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.25>
ST_46 : Operation 195 [17/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 195 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.25>
ST_47 : Operation 196 [16/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 196 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.25>
ST_48 : Operation 197 [15/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 197 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.25>
ST_49 : Operation 198 [14/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 198 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.25>
ST_50 : Operation 199 [13/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 199 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.25>
ST_51 : Operation 200 [12/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 200 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.25>
ST_52 : Operation 201 [11/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 201 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.25>
ST_53 : Operation 202 [10/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 202 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.25>
ST_54 : Operation 203 [9/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 203 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.25>
ST_55 : Operation 204 [8/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 204 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.25>
ST_56 : Operation 205 [7/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 205 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.25>
ST_57 : Operation 206 [6/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 206 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.25>
ST_58 : Operation 207 [5/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 207 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.25>
ST_59 : Operation 208 [4/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 208 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.61>
ST_60 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln196_2 = sext i19 %add_ln196" [patchMaker.cpp:196]   --->   Operation 209 'sext' 'sext_ln196_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i64 %sext_ln196_2" [patchMaker.cpp:196]   --->   Operation 210 'zext' 'zext_ln196_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 211 [2/2] (3.61ns)   --->   "%mul_ln196 = mul i129 %zext_ln196_1, i129 29514790517935282586" [patchMaker.cpp:196]   --->   Operation 211 'mul' 'mul_ln196' <Predicate = true> <Delay = 3.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 212 [3/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 212 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 213 [1/1] (0.00ns)   --->   "%or_ln197 = or i19 %add_ln196, i19 120" [patchMaker.cpp:197]   --->   Operation 213 'or' 'or_ln197' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln197 = sext i19 %or_ln197" [patchMaker.cpp:197]   --->   Operation 214 'sext' 'sext_ln197' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i64 %sext_ln197" [patchMaker.cpp:197]   --->   Operation 215 'zext' 'zext_ln197' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 216 [2/2] (3.61ns)   --->   "%mul_ln197 = mul i129 %zext_ln197, i129 29514790517935282586" [patchMaker.cpp:197]   --->   Operation 216 'mul' 'mul_ln197' <Predicate = true> <Delay = 3.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.61>
ST_61 : Operation 217 [1/2] (3.61ns)   --->   "%mul_ln196 = mul i129 %zext_ln196_1, i129 29514790517935282586" [patchMaker.cpp:196]   --->   Operation 217 'mul' 'mul_ln196' <Predicate = true> <Delay = 3.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i55 @_ssdm_op_PartSelect.i55.i129.i32.i32, i129 %mul_ln196, i32 74, i32 128" [patchMaker.cpp:196]   --->   Operation 218 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 219 [2/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 219 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 220 [1/2] (3.61ns)   --->   "%mul_ln197 = mul i129 %zext_ln197, i129 29514790517935282586" [patchMaker.cpp:197]   --->   Operation 220 'mul' 'mul_ln197' <Predicate = true> <Delay = 3.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 221 [1/1] (0.00ns)   --->   "%udiv_ln2_cast = partselect i8 @_ssdm_op_PartSelect.i8.i129.i32.i32, i129 %mul_ln197, i32 74, i32 81" [patchMaker.cpp:197]   --->   Operation 221 'partselect' 'udiv_ln2_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i6 @_ssdm_op_PartSelect.i6.i129.i32.i32, i129 %mul_ln197, i32 74, i32 79" [patchMaker.cpp:197]   --->   Operation 222 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>

State 62 <SV = 61> <Delay = 2.09>
ST_62 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln196_2 = zext i55 %tmp_38" [patchMaker.cpp:196]   --->   Operation 223 'zext' 'zext_ln196_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i55.i2, i55 %tmp_38, i2 0" [patchMaker.cpp:196]   --->   Operation 224 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln196_3 = zext i57 %tmp_39" [patchMaker.cpp:196]   --->   Operation 225 'zext' 'zext_ln196_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196_2 = add i60 %zext_ln196_3, i60 %zext_ln196_2" [patchMaker.cpp:196]   --->   Operation 226 'add' 'add_ln196_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_62 : Operation 227 [1/61] (1.25ns)   --->   "%urem_ln196 = urem i57 %sext_ln196_3, i57 5" [patchMaker.cpp:196]   --->   Operation 227 'urem' 'urem_ln196' <Predicate = true> <Delay = 1.25> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 60> <II = 57> <Delay = 1.25> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln196_4 = zext i57 %urem_ln196" [patchMaker.cpp:196]   --->   Operation 228 'zext' 'zext_ln196_4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 229 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln196_3 = add i60 %add_ln196_2, i60 %zext_ln196_4" [patchMaker.cpp:196]   --->   Operation 229 'add' 'add_ln196_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_62 : Operation 230 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_40, i2 0" [patchMaker.cpp:197]   --->   Operation 230 'bitconcatenate' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln197 = add i8 %p_shl2_cast, i8 %udiv_ln2_cast" [patchMaker.cpp:197]   --->   Operation 231 'add' 'add_ln197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_62 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i57 %urem_ln196" [patchMaker.cpp:197]   --->   Operation 232 'trunc' 'trunc_ln197' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 233 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln197_1 = add i8 %add_ln197, i8 %trunc_ln197" [patchMaker.cpp:197]   --->   Operation 233 'add' 'add_ln197_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 63 <SV = 62> <Delay = 1.64>
ST_63 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 %add_ln196_3, i4 0" [patchMaker.cpp:196]   --->   Operation 234 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 235 [1/1] (0.00ns)   --->   "%patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %tmp_27" [patchMaker.cpp:196]   --->   Operation 235 'getelementptr' 'patches_superpoints_addr' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 236 [2/2] (1.64ns)   --->   "%packedCoordinates_V = load i12 %patches_superpoints_addr" [patchMaker.cpp:196]   --->   Operation 236 'load' 'packedCoordinates_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>

State 64 <SV = 63> <Delay = 1.64>
ST_64 : Operation 237 [1/2] (1.64ns)   --->   "%packedCoordinates_V = load i12 %patches_superpoints_addr" [patchMaker.cpp:196]   --->   Operation 237 'load' 'packedCoordinates_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_64 : Operation 238 [1/1] (0.00ns)   --->   "%z_j_min_V = trunc i64 %packedCoordinates_V"   --->   Operation 238 'trunc' 'z_j_min_V' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i2 %trunc_ln196" [patchMaker.cpp:199]   --->   Operation 239 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 240 [1/1] (0.43ns)   --->   "%add_ln199_1 = add i3 %zext_ln199, i3 1" [patchMaker.cpp:199]   --->   Operation 240 'add' 'add_ln199_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.40>
ST_65 : Operation 241 [4/4] (3.40ns)   --->   "%topL_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:199]   --->   Operation 241 'call' 'topL_jL_V_0' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 3.54>
ST_66 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_69_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln197_1, i4 0" [patchMaker.cpp:197]   --->   Operation 242 'bitconcatenate' 'tmp_69_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 243 [1/1] (0.00ns)   --->   "%or_ln197_1 = or i12 %tmp_69_cast, i12 15" [patchMaker.cpp:197]   --->   Operation 243 'or' 'or_ln197_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i12 %or_ln197_1" [patchMaker.cpp:197]   --->   Operation 244 'zext' 'zext_ln197_1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 245 [1/1] (0.00ns)   --->   "%patches_superpoints_addr_2 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln197_1" [patchMaker.cpp:197]   --->   Operation 245 'getelementptr' 'patches_superpoints_addr_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 246 [2/2] (1.64ns)   --->   "%packedCoordinates_V_2 = load i12 %patches_superpoints_addr_2" [patchMaker.cpp:197]   --->   Operation 246 'load' 'packedCoordinates_V_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_66 : Operation 247 [3/4] (3.54ns)   --->   "%topL_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:199]   --->   Operation 247 'call' 'topL_jL_V_0' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 3.54>
ST_67 : Operation 248 [1/2] (1.64ns)   --->   "%packedCoordinates_V_2 = load i12 %patches_superpoints_addr_2" [patchMaker.cpp:197]   --->   Operation 248 'load' 'packedCoordinates_V_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2560> <RAM>
ST_67 : Operation 249 [1/1] (0.00ns)   --->   "%z_j_max_V = trunc i64 %packedCoordinates_V_2"   --->   Operation 249 'trunc' 'z_j_max_V' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 250 [2/4] (3.54ns)   --->   "%topL_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:199]   --->   Operation 250 'call' 'topL_jL_V_0' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 3.40>
ST_68 : Operation 251 [1/1] (0.00ns)   --->   "%specloopname_ln194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [patchMaker.cpp:194]   --->   Operation 251 'specloopname' 'specloopname_ln194' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 252 [1/4] (1.10ns)   --->   "%topL_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:199]   --->   Operation 252 'call' 'topL_jL_V_0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 253 [1/1] (0.65ns)   --->   "%switch_ln199 = switch i2 %trunc_ln196, void %branch7, i2 0, void %.split4..split426_crit_edge, i2 1, void %branch5, i2 2, void %branch6" [patchMaker.cpp:199]   --->   Operation 253 'switch' 'switch_ln199' <Predicate = true> <Delay = 0.65>
ST_68 : Operation 254 [1/1] (0.00ns)   --->   "%store_ln199 = store i32 %topL_jL_V_0, i32 %topL_jL_V_3_4" [patchMaker.cpp:199]   --->   Operation 254 'store' 'store_ln199' <Predicate = (trunc_ln196 == 2)> <Delay = 0.00>
ST_68 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln199 = br void %.split426" [patchMaker.cpp:199]   --->   Operation 255 'br' 'br_ln199' <Predicate = (trunc_ln196 == 2)> <Delay = 0.00>
ST_68 : Operation 256 [1/1] (0.00ns)   --->   "%store_ln199 = store i32 %topL_jL_V_0, i32 %topL_jL_V_3_2" [patchMaker.cpp:199]   --->   Operation 256 'store' 'store_ln199' <Predicate = (trunc_ln196 == 1)> <Delay = 0.00>
ST_68 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln199 = br void %.split426" [patchMaker.cpp:199]   --->   Operation 257 'br' 'br_ln199' <Predicate = (trunc_ln196 == 1)> <Delay = 0.00>
ST_68 : Operation 258 [1/1] (0.00ns)   --->   "%store_ln199 = store i32 %topL_jL_V_0, i32 %topL_jL_V_3_1" [patchMaker.cpp:199]   --->   Operation 258 'store' 'store_ln199' <Predicate = (trunc_ln196 == 0)> <Delay = 0.00>
ST_68 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln199 = br void %.split426" [patchMaker.cpp:199]   --->   Operation 259 'br' 'br_ln199' <Predicate = (trunc_ln196 == 0)> <Delay = 0.00>
ST_68 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln199 = store i32 %topL_jL_V_0, i32 %topL_jL_V_3_5" [patchMaker.cpp:199]   --->   Operation 260 'store' 'store_ln199' <Predicate = (trunc_ln196 == 3)> <Delay = 0.00>
ST_68 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln199 = br void %.split426" [patchMaker.cpp:199]   --->   Operation 261 'br' 'br_ln199' <Predicate = (trunc_ln196 == 3)> <Delay = 0.00>
ST_68 : Operation 262 [4/4] (3.40ns)   --->   "%topL_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:200]   --->   Operation 262 'call' 'topL_jR_V_0' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 68> <Delay = 3.54>
ST_69 : Operation 263 [3/4] (3.54ns)   --->   "%topL_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:200]   --->   Operation 263 'call' 'topL_jR_V_0' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 69> <Delay = 3.54>
ST_70 : Operation 264 [2/4] (3.54ns)   --->   "%topL_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:200]   --->   Operation 264 'call' 'topL_jR_V_0' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 70> <Delay = 3.40>
ST_71 : Operation 265 [1/4] (1.10ns)   --->   "%topL_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln185, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:200]   --->   Operation 265 'call' 'topL_jR_V_0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_71 : Operation 266 [1/1] (0.65ns)   --->   "%switch_ln200 = switch i2 %trunc_ln196, void %branch15, i2 0, void %.split426..split42647_crit_edge, i2 1, void %branch13, i2 2, void %branch14" [patchMaker.cpp:200]   --->   Operation 266 'switch' 'switch_ln200' <Predicate = true> <Delay = 0.65>
ST_71 : Operation 267 [1/1] (0.00ns)   --->   "%store_ln200 = store i32 %topL_jR_V_0, i32 %topL_jR_V_3_2" [patchMaker.cpp:200]   --->   Operation 267 'store' 'store_ln200' <Predicate = (trunc_ln196 == 2)> <Delay = 0.00>
ST_71 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln200 = br void %.split42647" [patchMaker.cpp:200]   --->   Operation 268 'br' 'br_ln200' <Predicate = (trunc_ln196 == 2)> <Delay = 0.00>
ST_71 : Operation 269 [1/1] (0.00ns)   --->   "%store_ln200 = store i32 %topL_jR_V_0, i32 %topL_jR_V_3_1" [patchMaker.cpp:200]   --->   Operation 269 'store' 'store_ln200' <Predicate = (trunc_ln196 == 1)> <Delay = 0.00>
ST_71 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln200 = br void %.split42647" [patchMaker.cpp:200]   --->   Operation 270 'br' 'br_ln200' <Predicate = (trunc_ln196 == 1)> <Delay = 0.00>
ST_71 : Operation 271 [1/1] (0.00ns)   --->   "%store_ln200 = store i32 %topL_jR_V_0, i32 %topL_jR_V_3" [patchMaker.cpp:200]   --->   Operation 271 'store' 'store_ln200' <Predicate = (trunc_ln196 == 0)> <Delay = 0.00>
ST_71 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln200 = br void %.split42647" [patchMaker.cpp:200]   --->   Operation 272 'br' 'br_ln200' <Predicate = (trunc_ln196 == 0)> <Delay = 0.00>
ST_71 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln200 = store i32 %topL_jR_V_0, i32 %topL_jR_V_3_3" [patchMaker.cpp:200]   --->   Operation 273 'store' 'store_ln200' <Predicate = (trunc_ln196 == 3)> <Delay = 0.00>
ST_71 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln200 = br void %.split42647" [patchMaker.cpp:200]   --->   Operation 274 'br' 'br_ln200' <Predicate = (trunc_ln196 == 3)> <Delay = 0.00>
ST_71 : Operation 275 [4/4] (3.40ns)   --->   "%topR_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:201]   --->   Operation 275 'call' 'topR_jL_V_0' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 71> <Delay = 3.54>
ST_72 : Operation 276 [3/4] (3.54ns)   --->   "%topR_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:201]   --->   Operation 276 'call' 'topR_jL_V_0' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 3.54>
ST_73 : Operation 277 [2/4] (3.54ns)   --->   "%topR_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:201]   --->   Operation 277 'call' 'topR_jL_V_0' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 73> <Delay = 3.40>
ST_74 : Operation 278 [1/4] (1.10ns)   --->   "%topR_jL_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_min_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:201]   --->   Operation 278 'call' 'topR_jL_V_0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 279 [1/1] (0.65ns)   --->   "%switch_ln201 = switch i2 %trunc_ln196, void %branch23, i2 0, void %.split42647..split4264768_crit_edge, i2 1, void %branch21, i2 2, void %branch22" [patchMaker.cpp:201]   --->   Operation 279 'switch' 'switch_ln201' <Predicate = true> <Delay = 0.65>
ST_74 : Operation 280 [1/1] (0.00ns)   --->   "%store_ln201 = store i32 %topR_jL_V_0, i32 %topR_jL_V_3_2" [patchMaker.cpp:201]   --->   Operation 280 'store' 'store_ln201' <Predicate = (trunc_ln196 == 2)> <Delay = 0.00>
ST_74 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln201 = br void %.split4264768" [patchMaker.cpp:201]   --->   Operation 281 'br' 'br_ln201' <Predicate = (trunc_ln196 == 2)> <Delay = 0.00>
ST_74 : Operation 282 [1/1] (0.00ns)   --->   "%store_ln201 = store i32 %topR_jL_V_0, i32 %topR_jL_V_3_1" [patchMaker.cpp:201]   --->   Operation 282 'store' 'store_ln201' <Predicate = (trunc_ln196 == 1)> <Delay = 0.00>
ST_74 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln201 = br void %.split4264768" [patchMaker.cpp:201]   --->   Operation 283 'br' 'br_ln201' <Predicate = (trunc_ln196 == 1)> <Delay = 0.00>
ST_74 : Operation 284 [1/1] (0.00ns)   --->   "%store_ln201 = store i32 %topR_jL_V_0, i32 %topR_jL_V_3" [patchMaker.cpp:201]   --->   Operation 284 'store' 'store_ln201' <Predicate = (trunc_ln196 == 0)> <Delay = 0.00>
ST_74 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln201 = br void %.split4264768" [patchMaker.cpp:201]   --->   Operation 285 'br' 'br_ln201' <Predicate = (trunc_ln196 == 0)> <Delay = 0.00>
ST_74 : Operation 286 [1/1] (0.00ns)   --->   "%store_ln201 = store i32 %topR_jL_V_0, i32 %topR_jL_V_3_3" [patchMaker.cpp:201]   --->   Operation 286 'store' 'store_ln201' <Predicate = (trunc_ln196 == 3)> <Delay = 0.00>
ST_74 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln201 = br void %.split4264768" [patchMaker.cpp:201]   --->   Operation 287 'br' 'br_ln201' <Predicate = (trunc_ln196 == 3)> <Delay = 0.00>
ST_74 : Operation 288 [4/4] (3.40ns)   --->   "%topR_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:202]   --->   Operation 288 'call' 'topR_jR_V_0' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 74> <Delay = 3.54>
ST_75 : Operation 289 [3/4] (3.54ns)   --->   "%topR_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:202]   --->   Operation 289 'call' 'topR_jR_V_0' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 3.54>
ST_76 : Operation 290 [2/4] (3.54ns)   --->   "%topR_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:202]   --->   Operation 290 'call' 'topR_jR_V_0' <Predicate = true> <Delay = 3.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 1.10>
ST_77 : Operation 291 [1/4] (1.10ns)   --->   "%topR_jR_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %select_ln186, i32 %z_j_max_V, i3 5, i3 %add_ln199_1, i3 1, i35 %radiiDivisionList" [patchMaker.cpp:202]   --->   Operation 291 'call' 'topR_jR_V_0' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 292 [1/1] (0.65ns)   --->   "%switch_ln202 = switch i2 %trunc_ln196, void %branch31, i2 0, void %.split4264768..split426476889_crit_edge, i2 1, void %branch29, i2 2, void %branch30" [patchMaker.cpp:202]   --->   Operation 292 'switch' 'switch_ln202' <Predicate = true> <Delay = 0.65>
ST_77 : Operation 293 [1/1] (0.00ns)   --->   "%store_ln202 = store i32 %topR_jR_V_0, i32 %topR_jR_V_3_2" [patchMaker.cpp:202]   --->   Operation 293 'store' 'store_ln202' <Predicate = (trunc_ln196 == 2)> <Delay = 0.00>
ST_77 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln202 = br void %.split426476889" [patchMaker.cpp:202]   --->   Operation 294 'br' 'br_ln202' <Predicate = (trunc_ln196 == 2)> <Delay = 0.00>
ST_77 : Operation 295 [1/1] (0.00ns)   --->   "%store_ln202 = store i32 %topR_jR_V_0, i32 %topR_jR_V_3_1" [patchMaker.cpp:202]   --->   Operation 295 'store' 'store_ln202' <Predicate = (trunc_ln196 == 1)> <Delay = 0.00>
ST_77 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln202 = br void %.split426476889" [patchMaker.cpp:202]   --->   Operation 296 'br' 'br_ln202' <Predicate = (trunc_ln196 == 1)> <Delay = 0.00>
ST_77 : Operation 297 [1/1] (0.00ns)   --->   "%store_ln202 = store i32 %topR_jR_V_0, i32 %topR_jR_V_3" [patchMaker.cpp:202]   --->   Operation 297 'store' 'store_ln202' <Predicate = (trunc_ln196 == 0)> <Delay = 0.00>
ST_77 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln202 = br void %.split426476889" [patchMaker.cpp:202]   --->   Operation 298 'br' 'br_ln202' <Predicate = (trunc_ln196 == 0)> <Delay = 0.00>
ST_77 : Operation 299 [1/1] (0.00ns)   --->   "%store_ln202 = store i32 %topR_jR_V_0, i32 %topR_jR_V_3_3" [patchMaker.cpp:202]   --->   Operation 299 'store' 'store_ln202' <Predicate = (trunc_ln196 == 3)> <Delay = 0.00>
ST_77 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln202 = br void %.split426476889" [patchMaker.cpp:202]   --->   Operation 300 'br' 'br_ln202' <Predicate = (trunc_ln196 == 3)> <Delay = 0.00>
ST_77 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 301 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 78 <SV = 2> <Delay = 1.64>
ST_78 : Operation 302 [1/1] (0.00ns)   --->   "%topR_jL_V_3_load = load i32 %topR_jL_V_3" [patchMaker.cpp:207]   --->   Operation 302 'load' 'topR_jL_V_3_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 303 [1/1] (0.00ns)   --->   "%topR_jR_V_3_load = load i32 %topR_jR_V_3" [patchMaker.cpp:208]   --->   Operation 303 'load' 'topR_jR_V_3_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 304 [1/1] (1.64ns)   --->   "%store_ln207 = store i32 %topR_jL_V_3_load, i12 %wp_parameters_addr_29" [patchMaker.cpp:207]   --->   Operation 304 'store' 'store_ln207' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_78 : Operation 305 [1/1] (1.64ns)   --->   "%store_ln208 = store i32 %topR_jR_V_3_load, i12 %wp_parameters_addr_30" [patchMaker.cpp:208]   --->   Operation 305 'store' 'store_ln208' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_78 : Operation 306 [1/1] (0.38ns)   --->   "%br_ln212 = br void" [patchMaker.cpp:212]   --->   Operation 306 'br' 'br_ln212' <Predicate = true> <Delay = 0.38>

State 79 <SV = 3> <Delay = 1.64>
ST_79 : Operation 307 [1/1] (0.00ns)   --->   "%i_11 = phi i3 1, void, i3 %add_ln212, void %._crit_edge2" [patchMaker.cpp:212]   --->   Operation 307 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 308 [1/1] (0.49ns)   --->   "%icmp_ln212 = icmp_eq  i3 %i_11, i3 4" [patchMaker.cpp:212]   --->   Operation 308 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 309 [1/1] (0.00ns)   --->   "%empty_96 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 309 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %.split_ifconv, void" [patchMaker.cpp:212]   --->   Operation 310 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 311 [2/2] (1.64ns)   --->   "%wp_parameters_load = load i12 %wp_parameters_addr"   --->   Operation 311 'load' 'wp_parameters_load' <Predicate = (!icmp_ln212)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_79 : Operation 312 [1/1] (0.00ns)   --->   "%ret_ln231 = ret" [patchMaker.cpp:231]   --->   Operation 312 'ret' 'ret_ln231' <Predicate = (icmp_ln212)> <Delay = 0.00>

State 80 <SV = 4> <Delay = 1.64>
ST_80 : Operation 313 [1/2] (1.64ns)   --->   "%wp_parameters_load = load i12 %wp_parameters_addr"   --->   Operation 313 'load' 'wp_parameters_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 81 <SV = 5> <Delay = 3.07>
ST_81 : Operation 314 [1/1] (0.00ns)   --->   "%topL_jL_V_3_2_load = load i32 %topL_jL_V_3_2"   --->   Operation 314 'load' 'topL_jL_V_3_2_load' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 315 [1/1] (0.00ns)   --->   "%topL_jL_V_3_4_load = load i32 %topL_jL_V_3_4"   --->   Operation 315 'load' 'topL_jL_V_3_4_load' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 316 [1/1] (0.00ns)   --->   "%topL_jL_V_3_5_load = load i32 %topL_jL_V_3_5"   --->   Operation 316 'load' 'topL_jL_V_3_5_load' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 317 [1/1] (0.00ns)   --->   "%specloopname_ln212 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [patchMaker.cpp:212]   --->   Operation 317 'specloopname' 'specloopname_ln212' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln886 = trunc i3 %i_11"   --->   Operation 318 'trunc' 'trunc_ln886' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 319 [1/1] (0.34ns)   --->   "%icmp_ln886_9 = icmp_eq  i2 %trunc_ln886, i2 2"   --->   Operation 319 'icmp' 'icmp_ln886_9' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node topL_jL_V_3_7)   --->   "%topL_jL_V_3 = select i1 %icmp_ln886_9, i32 %topL_jL_V_3_4_load, i32 %topL_jL_V_3_5_load"   --->   Operation 320 'select' 'topL_jL_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 321 [1/1] (0.34ns)   --->   "%icmp_ln886_11 = icmp_eq  i2 %trunc_ln886, i2 1"   --->   Operation 321 'icmp' 'icmp_ln886_11' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 322 [1/1] (0.22ns) (out node of the LUT)   --->   "%topL_jL_V_3_7 = select i1 %icmp_ln886_11, i32 %topL_jL_V_3_2_load, i32 %topL_jL_V_3"   --->   Operation 322 'select' 'topL_jL_V_3_7' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 323 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %topL_jL_V_3_7, i32 %wp_parameters_load"   --->   Operation 323 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %icmp_ln886, void %.split._crit_edge, void" [patchMaker.cpp:214]   --->   Operation 324 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 325 [1/1] (1.64ns)   --->   "%store_ln216 = store i32 %topL_jL_V_3_7, i12 %wp_parameters_addr" [patchMaker.cpp:216]   --->   Operation 325 'store' 'store_ln216' <Predicate = (icmp_ln886)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_81 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln217 = br void %.split._crit_edge" [patchMaker.cpp:217]   --->   Operation 326 'br' 'br_ln217' <Predicate = (icmp_ln886)> <Delay = 0.00>
ST_81 : Operation 327 [2/2] (1.64ns)   --->   "%wp_parameters_load_11 = load i12 %wp_parameters_addr_28"   --->   Operation 327 'load' 'wp_parameters_load_11' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 82 <SV = 6> <Delay = 2.50>
ST_82 : Operation 328 [1/1] (0.00ns)   --->   "%topL_jR_V_3_1_load = load i32 %topL_jR_V_3_1"   --->   Operation 328 'load' 'topL_jR_V_3_1_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 329 [1/1] (0.00ns)   --->   "%topL_jR_V_3_2_load = load i32 %topL_jR_V_3_2"   --->   Operation 329 'load' 'topL_jR_V_3_2_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 330 [1/1] (0.00ns)   --->   "%topL_jR_V_3_3_load = load i32 %topL_jR_V_3_3"   --->   Operation 330 'load' 'topL_jR_V_3_3_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 331 [1/1] (0.45ns)   --->   "%phi_ln = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %topL_jR_V_3_3_load, i32 %topL_jR_V_3_1_load, i32 %topL_jR_V_3_2_load, i32 %topL_jR_V_3_3_load, i2 %trunc_ln886"   --->   Operation 331 'mux' 'phi_ln' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 332 [1/2] (1.64ns)   --->   "%wp_parameters_load_11 = load i12 %wp_parameters_addr_28"   --->   Operation 332 'load' 'wp_parameters_load_11' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_82 : Operation 333 [1/1] (0.85ns)   --->   "%icmp_ln878_12 = icmp_slt  i32 %phi_ln, i32 %wp_parameters_load_11"   --->   Operation 333 'icmp' 'icmp_ln878_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln218 = br i1 %icmp_ln878_12, void %._crit_edge, void" [patchMaker.cpp:218]   --->   Operation 334 'br' 'br_ln218' <Predicate = true> <Delay = 0.00>

State 83 <SV = 7> <Delay = 1.64>
ST_83 : Operation 335 [1/1] (1.64ns)   --->   "%store_ln220 = store i32 %phi_ln, i12 %wp_parameters_addr_28" [patchMaker.cpp:220]   --->   Operation 335 'store' 'store_ln220' <Predicate = (icmp_ln878_12)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_83 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln221 = br void %._crit_edge" [patchMaker.cpp:221]   --->   Operation 336 'br' 'br_ln221' <Predicate = (icmp_ln878_12)> <Delay = 0.00>
ST_83 : Operation 337 [2/2] (1.64ns)   --->   "%wp_parameters_load_12 = load i12 %wp_parameters_addr_29"   --->   Operation 337 'load' 'wp_parameters_load_12' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 84 <SV = 8> <Delay = 2.50>
ST_84 : Operation 338 [1/1] (0.00ns)   --->   "%topR_jL_V_3_1_load = load i32 %topR_jL_V_3_1"   --->   Operation 338 'load' 'topR_jL_V_3_1_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 339 [1/1] (0.00ns)   --->   "%topR_jL_V_3_2_load = load i32 %topR_jL_V_3_2"   --->   Operation 339 'load' 'topR_jL_V_3_2_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 340 [1/1] (0.00ns)   --->   "%topR_jL_V_3_3_load = load i32 %topR_jL_V_3_3"   --->   Operation 340 'load' 'topR_jL_V_3_3_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 341 [1/1] (0.45ns)   --->   "%phi_ln886_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %topR_jL_V_3_3_load, i32 %topR_jL_V_3_1_load, i32 %topR_jL_V_3_2_load, i32 %topR_jL_V_3_3_load, i2 %trunc_ln886"   --->   Operation 341 'mux' 'phi_ln886_1' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 342 [1/2] (1.64ns)   --->   "%wp_parameters_load_12 = load i12 %wp_parameters_addr_29"   --->   Operation 342 'load' 'wp_parameters_load_12' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_84 : Operation 343 [1/1] (0.85ns)   --->   "%icmp_ln886_10 = icmp_sgt  i32 %phi_ln886_1, i32 %wp_parameters_load_12"   --->   Operation 343 'icmp' 'icmp_ln886_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %icmp_ln886_10, void %._crit_edge1, void" [patchMaker.cpp:222]   --->   Operation 344 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>

State 85 <SV = 9> <Delay = 1.64>
ST_85 : Operation 345 [1/1] (1.64ns)   --->   "%store_ln224 = store i32 %phi_ln886_1, i12 %wp_parameters_addr_29" [patchMaker.cpp:224]   --->   Operation 345 'store' 'store_ln224' <Predicate = (icmp_ln886_10)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_85 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln225 = br void %._crit_edge1" [patchMaker.cpp:225]   --->   Operation 346 'br' 'br_ln225' <Predicate = (icmp_ln886_10)> <Delay = 0.00>
ST_85 : Operation 347 [2/2] (1.64ns)   --->   "%wp_parameters_load_13 = load i12 %wp_parameters_addr_30"   --->   Operation 347 'load' 'wp_parameters_load_13' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 86 <SV = 10> <Delay = 2.50>
ST_86 : Operation 348 [1/1] (0.00ns)   --->   "%topR_jR_V_3_1_load = load i32 %topR_jR_V_3_1"   --->   Operation 348 'load' 'topR_jR_V_3_1_load' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 349 [1/1] (0.00ns)   --->   "%topR_jR_V_3_2_load = load i32 %topR_jR_V_3_2"   --->   Operation 349 'load' 'topR_jR_V_3_2_load' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 350 [1/1] (0.00ns)   --->   "%topR_jR_V_3_3_load = load i32 %topR_jR_V_3_3"   --->   Operation 350 'load' 'topR_jR_V_3_3_load' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 351 [1/1] (0.45ns)   --->   "%phi_ln878_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %topR_jR_V_3_3_load, i32 %topR_jR_V_3_1_load, i32 %topR_jR_V_3_2_load, i32 %topR_jR_V_3_3_load, i2 %trunc_ln886"   --->   Operation 351 'mux' 'phi_ln878_1' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 352 [1/2] (1.64ns)   --->   "%wp_parameters_load_13 = load i12 %wp_parameters_addr_30"   --->   Operation 352 'load' 'wp_parameters_load_13' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_86 : Operation 353 [1/1] (0.85ns)   --->   "%icmp_ln878_13 = icmp_slt  i32 %phi_ln878_1, i32 %wp_parameters_load_13"   --->   Operation 353 'icmp' 'icmp_ln878_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln226 = br i1 %icmp_ln878_13, void %._crit_edge2, void" [patchMaker.cpp:226]   --->   Operation 354 'br' 'br_ln226' <Predicate = true> <Delay = 0.00>

State 87 <SV = 11> <Delay = 1.64>
ST_87 : Operation 355 [1/1] (1.64ns)   --->   "%store_ln228 = store i32 %phi_ln878_1, i12 %wp_parameters_addr_30" [patchMaker.cpp:228]   --->   Operation 355 'store' 'store_ln228' <Predicate = (icmp_ln878_13)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_87 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln229 = br void %._crit_edge2" [patchMaker.cpp:229]   --->   Operation 356 'br' 'br_ln229' <Predicate = (icmp_ln878_13)> <Delay = 0.00>
ST_87 : Operation 357 [1/1] (0.57ns)   --->   "%add_ln212 = add i3 %i_11, i3 1" [patchMaker.cpp:212]   --->   Operation 357 'add' 'add_ln212' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 358 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.49ns
The critical path consists of the following:
	wire read on port 'wp_parameters_offset' (patchMaker.cpp:205) [27]  (0 ns)
	'sub' operation ('sub_ln205', patchMaker.cpp:205) [32]  (0.745 ns)
	'add' operation ('add_ln205', patchMaker.cpp:205) [33]  (0.745 ns)

 <State 2>: 2.84ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:199) with incoming values : ('add_ln199', patchMaker.cpp:199) [56]  (0 ns)
	'add' operation ('add_ln196_1', patchMaker.cpp:196) [66]  (0.785 ns)
	'add' operation ('add_ln196', patchMaker.cpp:196) [68]  (0.797 ns)
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 3>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 4>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 5>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 6>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 7>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 8>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 9>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 10>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 11>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 12>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 13>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 14>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 15>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 16>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 17>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 18>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 19>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 20>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 21>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 22>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 23>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 24>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 25>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 26>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 27>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 28>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 29>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 30>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 31>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 32>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 33>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 34>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 35>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 36>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 37>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 38>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 39>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 40>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 41>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 42>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 43>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 44>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 45>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 46>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 47>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 48>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 49>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 50>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 51>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 52>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 53>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 54>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 55>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 56>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 57>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 58>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 59>: 1.26ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)

 <State 60>: 3.61ns
The critical path consists of the following:
	'mul' operation ('mul_ln196', patchMaker.cpp:196) [71]  (3.61 ns)

 <State 61>: 3.61ns
The critical path consists of the following:
	'mul' operation ('mul_ln196', patchMaker.cpp:196) [71]  (3.61 ns)

 <State 62>: 2.1ns
The critical path consists of the following:
	'urem' operation ('urem_ln196', patchMaker.cpp:196) [79]  (1.26 ns)
	'add' operation ('add_ln197_1', patchMaker.cpp:197) [95]  (0.838 ns)

 <State 63>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('patches_superpoints_addr', patchMaker.cpp:196) [83]  (0 ns)
	'load' operation ('packedCoordinates.V', patchMaker.cpp:196) on array 'patches_superpoints' [84]  (1.65 ns)

 <State 64>: 1.65ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V', patchMaker.cpp:196) on array 'patches_superpoints' [84]  (1.65 ns)

 <State 65>: 3.41ns
The critical path consists of the following:
	'call' operation ('topL_jL.V[0]', patchMaker.cpp:199) to 'straightLineProjectorFromLayerIJtoK' [104]  (3.41 ns)

 <State 66>: 3.55ns
The critical path consists of the following:
	'call' operation ('topL_jL.V[0]', patchMaker.cpp:199) to 'straightLineProjectorFromLayerIJtoK' [104]  (3.55 ns)

 <State 67>: 3.55ns
The critical path consists of the following:
	'call' operation ('topL_jL.V[0]', patchMaker.cpp:199) to 'straightLineProjectorFromLayerIJtoK' [104]  (3.55 ns)

 <State 68>: 3.41ns
The critical path consists of the following:
	'call' operation ('topL_jR.V[0]', patchMaker.cpp:200) to 'straightLineProjectorFromLayerIJtoK' [119]  (3.41 ns)

 <State 69>: 3.55ns
The critical path consists of the following:
	'call' operation ('topL_jR.V[0]', patchMaker.cpp:200) to 'straightLineProjectorFromLayerIJtoK' [119]  (3.55 ns)

 <State 70>: 3.55ns
The critical path consists of the following:
	'call' operation ('topL_jR.V[0]', patchMaker.cpp:200) to 'straightLineProjectorFromLayerIJtoK' [119]  (3.55 ns)

 <State 71>: 3.41ns
The critical path consists of the following:
	'call' operation ('topR_jL.V[0]', patchMaker.cpp:201) to 'straightLineProjectorFromLayerIJtoK' [134]  (3.41 ns)

 <State 72>: 3.55ns
The critical path consists of the following:
	'call' operation ('topR_jL.V[0]', patchMaker.cpp:201) to 'straightLineProjectorFromLayerIJtoK' [134]  (3.55 ns)

 <State 73>: 3.55ns
The critical path consists of the following:
	'call' operation ('topR_jL.V[0]', patchMaker.cpp:201) to 'straightLineProjectorFromLayerIJtoK' [134]  (3.55 ns)

 <State 74>: 3.41ns
The critical path consists of the following:
	'call' operation ('topR_jR.V[0]', patchMaker.cpp:202) to 'straightLineProjectorFromLayerIJtoK' [149]  (3.41 ns)

 <State 75>: 3.55ns
The critical path consists of the following:
	'call' operation ('topR_jR.V[0]', patchMaker.cpp:202) to 'straightLineProjectorFromLayerIJtoK' [149]  (3.55 ns)

 <State 76>: 3.55ns
The critical path consists of the following:
	'call' operation ('topR_jR.V[0]', patchMaker.cpp:202) to 'straightLineProjectorFromLayerIJtoK' [149]  (3.55 ns)

 <State 77>: 1.11ns
The critical path consists of the following:
	'call' operation ('topR_jR.V[0]', patchMaker.cpp:202) to 'straightLineProjectorFromLayerIJtoK' [149]  (1.11 ns)
	'store' operation ('store_ln202', patchMaker.cpp:202) of variable 'topR_jR.V[0]', patchMaker.cpp:202 on local variable 'topR_jR.V[3]' [152]  (0 ns)

 <State 78>: 1.65ns
The critical path consists of the following:
	'load' operation ('topR_jL_V_3_load', patchMaker.cpp:207) on local variable 'topR_jL.V[3]' [168]  (0 ns)
	'store' operation ('store_ln207', patchMaker.cpp:207) of variable 'topR_jL_V_3_load', patchMaker.cpp:207 on array 'wp_parameters' [172]  (1.65 ns)

 <State 79>: 1.65ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load') on array 'wp_parameters' [190]  (1.65 ns)

 <State 80>: 1.65ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load') on array 'wp_parameters' [190]  (1.65 ns)

 <State 81>: 3.07ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln886_9') [186]  (0.343 ns)
	'select' operation ('topL_jL.V[3]') [187]  (0 ns)
	'select' operation ('topL_jL.V[3]') [189]  (0.227 ns)
	'store' operation ('store_ln216', patchMaker.cpp:216) of variable 'topL_jL.V[3]' on array 'wp_parameters' [194]  (1.65 ns)
	blocking operation 0.859 ns on control path)

 <State 82>: 2.5ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load_11') on array 'wp_parameters' [201]  (1.65 ns)
	'icmp' operation ('icmp_ln878_12') [202]  (0.859 ns)

 <State 83>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln220', patchMaker.cpp:220) of variable 'phi_ln' on array 'wp_parameters' [205]  (1.65 ns)

 <State 84>: 2.5ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load_12') on array 'wp_parameters' [212]  (1.65 ns)
	'icmp' operation ('icmp_ln886_10') [213]  (0.859 ns)

 <State 85>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln224', patchMaker.cpp:224) of variable 'phi_ln886_1' on array 'wp_parameters' [216]  (1.65 ns)

 <State 86>: 2.5ns
The critical path consists of the following:
	'load' operation ('wp_parameters_load_13') on array 'wp_parameters' [223]  (1.65 ns)
	'icmp' operation ('icmp_ln878_13') [224]  (0.859 ns)

 <State 87>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln228', patchMaker.cpp:228) of variable 'phi_ln878_1' on array 'wp_parameters' [227]  (1.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
