Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "E:/Xilinx/Neural_FPGA_Project/Neural_XOR/Node_test_isim_beh.exe" -prj "E:/Xilinx/Neural_FPGA_Project/Neural_XOR/Node_test_beh.prj" "work.Node_test" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project/Neural_XOR/../Hardware_Neural_Net-master/Node/Node/WeightMult.vhd" into library work
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project/Neural_XOR/../Hardware_Neural_Net-master/Node/Node/Sigmoid.vhd" into library work
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project/Neural_XOR/../Hardware_Neural_Net-master/Node/Node/Node.vhd" into library work
Parsing VHDL file "E:/Xilinx/Neural_FPGA_Project/Neural_XOR/../Hardware_Neural_Net-master/Node/Node/Node_test.vhd" into library work
WARNING:HDLCompiler:946 - "E:/Xilinx/Neural_FPGA_Project/Neural_XOR/../Hardware_Neural_Net-master/Node/Node/Node_test.vhd" Line 49: Actual for formal port input is neither a static name nor a globally static expression
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity WeightMult [weightmult_default]
Compiling architecture behavioral of entity Sigmoid [sigmoid_default]
Compiling architecture behavioral of entity Node [\Node(2,('1','0','0','0','0','0'...]
Compiling architecture behavior of entity node_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable E:/Xilinx/Neural_FPGA_Project/Neural_XOR/Node_test_isim_beh.exe
Fuse Memory Usage: 36120 KB
Fuse CPU Usage: 998 ms
