{"Source Block": ["hdl/library/axi_adrv9001/axi_adrv9001_tx_channel.v@97:123@HdlStmIf", "  wire    [15:0]  pn7_data;\n  wire    [15:0]  pn15_data;\n  // dac iq correction\n\n  generate\n  if (DISABLE == 1 || IQCORRECTION_DISABLE == 1) begin\n\n  assign dac_data_out = dac_data_iq_out;\n  assign dac_data_in_req = dac_data_out_req;\n\n  end else begin\n  ad_iqcor #(.Q_OR_I_N (Q_OR_I_N)) i_ad_iqcor_0 (\n    .clk (dac_clk),\n    .valid (dac_data_out_req),\n    .data_in (dac_data_iq_out[15:0]),\n    .data_iq (dac_data_iq_in[15:0]),\n    .valid_out (dac_data_in_req),\n    .data_out (dac_data_out[15:0]),\n    .iqcor_enable (dac_iqcor_enb_s),\n    .iqcor_coeff_1 (dac_iqcor_coeff_1_s),\n    .iqcor_coeff_2 (dac_iqcor_coeff_2_s));\n  end\n\n  if (DISABLE == 1) begin\n    assign up_wack = 1'b0;\n    assign up_rdata =  32'b0;\n    assign up_rack = 1'b0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[108, "  ad_iqcor #(.Q_OR_I_N (Q_OR_I_N)) i_ad_iqcor_0 (\n"]], "Add": [[108, "  ad_iqcor #(\n"], [108, "    .Q_OR_I_N (Q_OR_I_N)\n"], [108, "  ) i_ad_iqcor_0 (\n"]]}}