<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>UotghsHstdma Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">UotghsHstdma Struct Reference<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo; <a class="el" href="group___s_a_m3_x_a___u_o_t_g_h_s.html">USB On-The-Go Interface</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_uotghs_hstdma.html" title="UotghsHstdma hardware registers. ">UotghsHstdma</a> hardware registers.  
 <a href="struct_uotghs_hstdma.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a166d8e268a89283f2fe41a1797fa5d90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs_hstdma.html#a166d8e268a89283f2fe41a1797fa5d90">UOTGHS_HSTDMANXTDSC</a></td></tr>
<tr class="memdesc:a166d8e268a89283f2fe41a1797fa5d90"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs_hstdma.html" title="UotghsHstdma hardware registers. ">UotghsHstdma</a> Offset: 0x0) Host DMA Channel Next Descriptor Address Register  <a href="#a166d8e268a89283f2fe41a1797fa5d90">More...</a><br /></td></tr>
<tr class="separator:a166d8e268a89283f2fe41a1797fa5d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad705016618b6f642d9044968fefe3b38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs_hstdma.html#ad705016618b6f642d9044968fefe3b38">UOTGHS_HSTDMAADDRESS</a></td></tr>
<tr class="memdesc:ad705016618b6f642d9044968fefe3b38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs_hstdma.html" title="UotghsHstdma hardware registers. ">UotghsHstdma</a> Offset: 0x4) Host DMA Channel Address Register  <a href="#ad705016618b6f642d9044968fefe3b38">More...</a><br /></td></tr>
<tr class="separator:ad705016618b6f642d9044968fefe3b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7766ff9093333cffe8099729ab95a517"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs_hstdma.html#a7766ff9093333cffe8099729ab95a517">UOTGHS_HSTDMACONTROL</a></td></tr>
<tr class="memdesc:a7766ff9093333cffe8099729ab95a517"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs_hstdma.html" title="UotghsHstdma hardware registers. ">UotghsHstdma</a> Offset: 0x8) Host DMA Channel Control Register  <a href="#a7766ff9093333cffe8099729ab95a517">More...</a><br /></td></tr>
<tr class="separator:a7766ff9093333cffe8099729ab95a517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73f946fa0e3f5f8fa1b2e627a2e8023d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_uotghs_hstdma.html#a73f946fa0e3f5f8fa1b2e627a2e8023d">UOTGHS_HSTDMASTATUS</a></td></tr>
<tr class="memdesc:a73f946fa0e3f5f8fa1b2e627a2e8023d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_uotghs_hstdma.html" title="UotghsHstdma hardware registers. ">UotghsHstdma</a> Offset: 0xC) Host DMA Channel Status Register  <a href="#a73f946fa0e3f5f8fa1b2e627a2e8023d">More...</a><br /></td></tr>
<tr class="separator:a73f946fa0e3f5f8fa1b2e627a2e8023d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_uotghs_hstdma.html" title="UotghsHstdma hardware registers. ">UotghsHstdma</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00053">53</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ad705016618b6f642d9044968fefe3b38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad705016618b6f642d9044968fefe3b38">&#9670;&nbsp;</a></span>UOTGHS_HSTDMAADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UOTGHS_HSTDMAADDRESS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs_hstdma.html" title="UotghsHstdma hardware registers. ">UotghsHstdma</a> Offset: 0x4) Host DMA Channel Address Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00055">55</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a7766ff9093333cffe8099729ab95a517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7766ff9093333cffe8099729ab95a517">&#9670;&nbsp;</a></span>UOTGHS_HSTDMACONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UOTGHS_HSTDMACONTROL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs_hstdma.html" title="UotghsHstdma hardware registers. ">UotghsHstdma</a> Offset: 0x8) Host DMA Channel Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00056">56</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a166d8e268a89283f2fe41a1797fa5d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a166d8e268a89283f2fe41a1797fa5d90">&#9670;&nbsp;</a></span>UOTGHS_HSTDMANXTDSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UOTGHS_HSTDMANXTDSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs_hstdma.html" title="UotghsHstdma hardware registers. ">UotghsHstdma</a> Offset: 0x0) Host DMA Channel Next Descriptor Address Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00054">54</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<a id="a73f946fa0e3f5f8fa1b2e627a2e8023d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73f946fa0e3f5f8fa1b2e627a2e8023d">&#9670;&nbsp;</a></span>UOTGHS_HSTDMASTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> UOTGHS_HSTDMASTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_uotghs_hstdma.html" title="UotghsHstdma hardware registers. ">UotghsHstdma</a> Offset: 0xC) Host DMA Channel Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__uotghs_8h_source.html#l00057">57</a> of file <a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__uotghs_8h_source.html">component_uotghs.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:22 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
