initSidebarItems({"enum":[["PLLP_A","Main PLL (PLL) division factor for main system clock"],["PLLSRC_A","Main PLL(PLL) and audio PLL (PLLI2S) entry clock source"]],"struct":[["PLLM_W","Write proxy for field `PLLM`"],["PLLN_W","Write proxy for field `PLLN`"],["PLLP_W","Write proxy for field `PLLP`"],["PLLQ_W","Write proxy for field `PLLQ`"],["PLLSRC_W","Write proxy for field `PLLSRC`"]],"type":[["PLLM_R","Reader of field `PLLM`"],["PLLN_R","Reader of field `PLLN`"],["PLLP_R","Reader of field `PLLP`"],["PLLQ_R","Reader of field `PLLQ`"],["PLLSRC_R","Reader of field `PLLSRC`"],["R","Reader of register PLLCFGR"],["W","Writer for register PLLCFGR"]]});