# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -O2 -mtriple=aie2 -run-pass=instruction-select %s -verify-machineinstrs -o - | FileCheck %s

---
name:            simple
tracksRegLiveness: true
legalized:       true
regBankSelected: true
body:             |
  ; CHECK-LABEL: name: simple
  ; CHECK: bb.0:
  ; CHECK-NEXT:   successors: %bb.0(0x40000000), %bb.1(0x40000000)
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT:   PseudoLoopEnd %bb.0, <mcsymbol .L_LEnd0>
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT: bb.1:
  ; CHECK-NEXT:   PseudoRET implicit $lr
  bb.0:
    successors: %bb.0, %bb.1
    %3:gprregbank(s32) = G_CONSTANT i32 1
    %19:gprregbank(s32) = G_INTRINSIC_W_SIDE_EFFECTS intrinsic(@llvm.loop.decrement), %3(s32)
    %20:gprregbank(s32) = G_ASSERT_ZEXT %19, 1
    G_BRCOND %20(s32), %bb.0

  bb.1:
    PseudoRET implicit $lr
...
