[*]
[*] GTKWave Analyzer v3.3.58 (w)1999-2014 BSI
[*] Tue Dec 23 15:39:57 2014
[*]
[dumpfile] "/home/stuart/VHDL/gbvhdl/testing/waves.ghw"
[dumpfile_mtime] "Tue Dec 23 15:34:07 2014"
[dumpfile_size] 77155548
[savefile] "/home/stuart/VHDL/gbvhdl/testing/memory.gtkw"
[timestart] 37783100000000
[size] 1920 1053
[pos] -1 -27
*-35.138504 37822000000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] top.
[treeopen] top.memory_tb.
[treeopen] top.memory_tb.memory_0.
[treeopen] top.memory_tb.memory_0.input.
[treeopen] top.memory_tb.output.
[sst_width] 196
[signals_width] 134
[sst_expanded] 1
[sst_vpaned_height] 368
@28
top.memory_tb.clk
top.memory_tb.reset
top.memory_tb.memory_0.index
@22
#{top.memory_tb.memory_0.rom[0][7:0]} top.memory_tb.memory_0.rom[0][7] top.memory_tb.memory_0.rom[0][6] top.memory_tb.memory_0.rom[0][5] top.memory_tb.memory_0.rom[0][4] top.memory_tb.memory_0.rom[0][3] top.memory_tb.memory_0.rom[0][2] top.memory_tb.memory_0.rom[0][1] top.memory_tb.memory_0.rom[0][0]
#{top.memory_tb.memory_0.rom[1][7:0]} top.memory_tb.memory_0.rom[1][7] top.memory_tb.memory_0.rom[1][6] top.memory_tb.memory_0.rom[1][5] top.memory_tb.memory_0.rom[1][4] top.memory_tb.memory_0.rom[1][3] top.memory_tb.memory_0.rom[1][2] top.memory_tb.memory_0.rom[1][1] top.memory_tb.memory_0.rom[1][0]
#{top.memory_tb.memory_0.rom[2][7:0]} top.memory_tb.memory_0.rom[2][7] top.memory_tb.memory_0.rom[2][6] top.memory_tb.memory_0.rom[2][5] top.memory_tb.memory_0.rom[2][4] top.memory_tb.memory_0.rom[2][3] top.memory_tb.memory_0.rom[2][2] top.memory_tb.memory_0.rom[2][1] top.memory_tb.memory_0.rom[2][0]
@28
top.memory_tb.lineno
@800200
-inputs
@28
top.memory_tb.memory_0.input.we
@23
#{top.memory_tb.memory_0.input.address[15:0]} top.memory_tb.memory_0.input.address[15] top.memory_tb.memory_0.input.address[14] top.memory_tb.memory_0.input.address[13] top.memory_tb.memory_0.input.address[12] top.memory_tb.memory_0.input.address[11] top.memory_tb.memory_0.input.address[10] top.memory_tb.memory_0.input.address[9] top.memory_tb.memory_0.input.address[8] top.memory_tb.memory_0.input.address[7] top.memory_tb.memory_0.input.address[6] top.memory_tb.memory_0.input.address[5] top.memory_tb.memory_0.input.address[4] top.memory_tb.memory_0.input.address[3] top.memory_tb.memory_0.input.address[2] top.memory_tb.memory_0.input.address[1] top.memory_tb.memory_0.input.address[0]
@22
#{top.memory_tb.memory_0.input.data[7:0]} top.memory_tb.memory_0.input.data[7] top.memory_tb.memory_0.input.data[6] top.memory_tb.memory_0.input.data[5] top.memory_tb.memory_0.input.data[4] top.memory_tb.memory_0.input.data[3] top.memory_tb.memory_0.input.data[2] top.memory_tb.memory_0.input.data[1] top.memory_tb.memory_0.input.data[0]
@1000200
-inputs
@800200
-outputs
@22
#{top.memory_tb.output.data[7:0]} top.memory_tb.output.data[7] top.memory_tb.output.data[6] top.memory_tb.output.data[5] top.memory_tb.output.data[4] top.memory_tb.output.data[3] top.memory_tb.output.data[2] top.memory_tb.output.data[1] top.memory_tb.output.data[0]
@1000200
-outputs
[pattern_trace] 1
[pattern_trace] 0
