// Seed: 1718154477
module module_0 (
    input wor id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    input uwire id_5,
    input uwire id_6
);
  wire id_8, id_9;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input tri1 id_2,
    input supply0 id_3,
    output wire id_4,
    output supply1 id_5,
    input uwire id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wire id_9,
    input wor id_10,
    input wire id_11,
    input tri id_12,
    input supply1 id_13
);
  logic [7:0] id_15, id_16, id_17;
  module_0(
      id_6, id_5, id_3, id_12, id_1, id_13, id_8
  );
  wire id_18;
  wire id_19;
  wire id_20;
  generate
    assign id_17[1] = (id_7);
  endgenerate
  nor (id_0, id_10, id_11, id_16, id_17, id_6, id_9, id_7, id_3, id_12, id_15, id_2, id_1);
endmodule
