=== Testbench: Insertion Sort ===
Input data: 
1 29 15 3 20 1 5 12 
Sorted output: 
1 1 3 5 12 15 20 29 
- tb_insertionSort.sv:79: Verilog $finish
