-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of main is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "main_main,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.442000,HLS_SYN_LAT=197125,HLS_SYN_TPT=none,HLS_SYN_MEM=10,HLS_SYN_DSP=0,HLS_SYN_FF=4046,HLS_SYN_LUT=4823,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv10_3E8 : STD_LOGIC_VECTOR (9 downto 0) := "1111101000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal A_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal A_ce0 : STD_LOGIC;
    signal A_we0 : STD_LOGIC;
    signal A_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal A_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal gold_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal gold_ce0 : STD_LOGIC;
    signal gold_we0 : STD_LOGIC;
    signal gold_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal gold_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal addr_out_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_out_ce0 : STD_LOGIC;
    signal addr_out_we0 : STD_LOGIC;
    signal addr_out_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_in_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_in_ce0 : STD_LOGIC;
    signal addr_in_we0 : STD_LOGIC;
    signal addr_in_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_A_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_A_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_A_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_A_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_gold_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_gold_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_gold_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_gold_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_out_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_out_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_out_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_out_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_in_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_in_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_in_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_in_d0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_102_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_102_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_102_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_102_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_106_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_106_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_106_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_addr_in_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_addr_in_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_A_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_A_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_A_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_A_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_addr_out_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_addr_out_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_102_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_102_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_102_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_102_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_106_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_106_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_106_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_110_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_110_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_110_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_110_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_addr_in_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_addr_in_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_gold_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_gold_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_gold_we0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_gold_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_addr_out_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_addr_out_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_102_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_102_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_102_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_102_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_106_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_106_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_106_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_110_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_110_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_110_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_110_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_start : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_done : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_idle : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_ready : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_gold_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_gold_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_A_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_A_ce0 : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_results_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_results_out_ap_vld : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_grp_fu_110_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_grp_fu_110_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_grp_fu_110_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_grp_fu_110_p_ce : STD_LOGIC;
    signal grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln46_fu_78_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_fu_84_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_102_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_102_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_102_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_102_ce : STD_LOGIC;
    signal grp_fu_106_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_106_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_106_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_106_ce : STD_LOGIC;
    signal grp_fu_110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_110_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_110_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_110_ce : STD_LOGIC;
    signal grp_fu_110_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_main_Pipeline_VITIS_LOOP_31_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        A_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_we0 : OUT STD_LOGIC;
        A_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        gold_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        gold_ce0 : OUT STD_LOGIC;
        gold_we0 : OUT STD_LOGIC;
        gold_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        addr_out_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        addr_out_ce0 : OUT STD_LOGIC;
        addr_out_we0 : OUT STD_LOGIC;
        addr_out_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        addr_in_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        addr_in_ce0 : OUT STD_LOGIC;
        addr_in_we0 : OUT STD_LOGIC;
        addr_in_d0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        grp_fu_102_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_102_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_102_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_102_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_102_p_ce : OUT STD_LOGIC;
        grp_fu_106_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_106_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_106_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_106_p_ce : OUT STD_LOGIC );
    end component;


    component main_main_Pipeline_VITIS_LOOP_17_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        addr_in_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        addr_in_ce0 : OUT STD_LOGIC;
        addr_in_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        A_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_we0 : OUT STD_LOGIC;
        A_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        A_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        addr_out_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        addr_out_ce0 : OUT STD_LOGIC;
        addr_out_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        grp_fu_102_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_102_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_102_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_102_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_102_p_ce : OUT STD_LOGIC;
        grp_fu_106_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_106_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_106_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_106_p_ce : OUT STD_LOGIC;
        grp_fu_110_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_110_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_110_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_110_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_110_p_ce : OUT STD_LOGIC );
    end component;


    component main_main_Pipeline_VITIS_LOOP_16_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        addr_in_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        addr_in_ce0 : OUT STD_LOGIC;
        addr_in_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        gold_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        gold_ce0 : OUT STD_LOGIC;
        gold_we0 : OUT STD_LOGIC;
        gold_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        gold_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        addr_out_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        addr_out_ce0 : OUT STD_LOGIC;
        addr_out_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
        grp_fu_102_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_102_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_102_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_102_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_102_p_ce : OUT STD_LOGIC;
        grp_fu_106_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_106_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_106_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_106_p_ce : OUT STD_LOGIC;
        grp_fu_110_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_110_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_110_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_110_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_110_p_ce : OUT STD_LOGIC );
    end component;


    component main_main_Pipeline_VITIS_LOOP_43_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        gold_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        gold_ce0 : OUT STD_LOGIC;
        gold_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        A_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_ce0 : OUT STD_LOGIC;
        A_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        results_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        results_out_ap_vld : OUT STD_LOGIC;
        grp_fu_110_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_110_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_110_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_110_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_110_p_ce : OUT STD_LOGIC );
    end component;


    component main_dadd_64ns_64ns_64_16_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component main_dmul_64ns_64ns_64_14_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component main_dcmp_64ns_64ns_1_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component main_A_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component main_addr_out_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (9 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;



begin
    A_U : component main_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_address0,
        ce0 => A_ce0,
        we0 => A_we0,
        d0 => A_d0,
        q0 => A_q0);

    gold_U : component main_A_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => gold_address0,
        ce0 => gold_ce0,
        we0 => gold_we0,
        d0 => gold_d0,
        q0 => gold_q0);

    addr_out_U : component main_addr_out_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => addr_out_address0,
        ce0 => addr_out_ce0,
        we0 => addr_out_we0,
        d0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_out_d0,
        q0 => addr_out_q0);

    addr_in_U : component main_addr_out_RAM_AUTO_1R1W
    generic map (
        DataWidth => 10,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => addr_in_address0,
        ce0 => addr_in_ce0,
        we0 => addr_in_we0,
        d0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_in_d0,
        q0 => addr_in_q0);

    grp_main_Pipeline_VITIS_LOOP_31_1_fu_42 : component main_main_Pipeline_VITIS_LOOP_31_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_ready,
        A_address0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_A_address0,
        A_ce0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_A_ce0,
        A_we0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_A_we0,
        A_d0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_A_d0,
        gold_address0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_gold_address0,
        gold_ce0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_gold_ce0,
        gold_we0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_gold_we0,
        gold_d0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_gold_d0,
        addr_out_address0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_out_address0,
        addr_out_ce0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_out_ce0,
        addr_out_we0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_out_we0,
        addr_out_d0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_out_d0,
        addr_in_address0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_in_address0,
        addr_in_ce0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_in_ce0,
        addr_in_we0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_in_we0,
        addr_in_d0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_in_d0,
        grp_fu_102_p_din0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_102_p_din0,
        grp_fu_102_p_din1 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_102_p_din1,
        grp_fu_102_p_opcode => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_102_p_opcode,
        grp_fu_102_p_dout0 => grp_fu_102_p2,
        grp_fu_102_p_ce => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_102_p_ce,
        grp_fu_106_p_din0 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_106_p_din0,
        grp_fu_106_p_din1 => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_106_p_din1,
        grp_fu_106_p_dout0 => grp_fu_106_p2,
        grp_fu_106_p_ce => grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_106_p_ce);

    grp_main_Pipeline_VITIS_LOOP_17_1_fu_54 : component main_main_Pipeline_VITIS_LOOP_17_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_ready,
        addr_in_address0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_addr_in_address0,
        addr_in_ce0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_addr_in_ce0,
        addr_in_q0 => addr_in_q0,
        A_address0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_A_address0,
        A_ce0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_A_ce0,
        A_we0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_A_we0,
        A_d0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_A_d0,
        A_q0 => A_q0,
        addr_out_address0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_addr_out_address0,
        addr_out_ce0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_addr_out_ce0,
        addr_out_q0 => addr_out_q0,
        grp_fu_102_p_din0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_102_p_din0,
        grp_fu_102_p_din1 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_102_p_din1,
        grp_fu_102_p_opcode => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_102_p_opcode,
        grp_fu_102_p_dout0 => grp_fu_102_p2,
        grp_fu_102_p_ce => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_102_p_ce,
        grp_fu_106_p_din0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_106_p_din0,
        grp_fu_106_p_din1 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_106_p_din1,
        grp_fu_106_p_dout0 => grp_fu_106_p2,
        grp_fu_106_p_ce => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_106_p_ce,
        grp_fu_110_p_din0 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_110_p_din0,
        grp_fu_110_p_din1 => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_110_p_din1,
        grp_fu_110_p_opcode => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_110_p_opcode,
        grp_fu_110_p_dout0 => grp_fu_110_p2,
        grp_fu_110_p_ce => grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_110_p_ce);

    grp_main_Pipeline_VITIS_LOOP_16_1_fu_61 : component main_main_Pipeline_VITIS_LOOP_16_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_ready,
        addr_in_address0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_addr_in_address0,
        addr_in_ce0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_addr_in_ce0,
        addr_in_q0 => addr_in_q0,
        gold_address0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_gold_address0,
        gold_ce0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_gold_ce0,
        gold_we0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_gold_we0,
        gold_d0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_gold_d0,
        gold_q0 => gold_q0,
        addr_out_address0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_addr_out_address0,
        addr_out_ce0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_addr_out_ce0,
        addr_out_q0 => addr_out_q0,
        grp_fu_102_p_din0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_102_p_din0,
        grp_fu_102_p_din1 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_102_p_din1,
        grp_fu_102_p_opcode => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_102_p_opcode,
        grp_fu_102_p_dout0 => grp_fu_102_p2,
        grp_fu_102_p_ce => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_102_p_ce,
        grp_fu_106_p_din0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_106_p_din0,
        grp_fu_106_p_din1 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_106_p_din1,
        grp_fu_106_p_dout0 => grp_fu_106_p2,
        grp_fu_106_p_ce => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_106_p_ce,
        grp_fu_110_p_din0 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_110_p_din0,
        grp_fu_110_p_din1 => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_110_p_din1,
        grp_fu_110_p_opcode => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_110_p_opcode,
        grp_fu_110_p_dout0 => grp_fu_110_p2,
        grp_fu_110_p_ce => grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_110_p_ce);

    grp_main_Pipeline_VITIS_LOOP_43_2_fu_68 : component main_main_Pipeline_VITIS_LOOP_43_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_start,
        ap_done => grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_done,
        ap_idle => grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_idle,
        ap_ready => grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_ready,
        gold_address0 => grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_gold_address0,
        gold_ce0 => grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_gold_ce0,
        gold_q0 => gold_q0,
        A_address0 => grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_A_address0,
        A_ce0 => grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_A_ce0,
        A_q0 => A_q0,
        results_out => grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_results_out,
        results_out_ap_vld => grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_results_out_ap_vld,
        grp_fu_110_p_din0 => grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_grp_fu_110_p_din0,
        grp_fu_110_p_din1 => grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_grp_fu_110_p_din1,
        grp_fu_110_p_opcode => grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_grp_fu_110_p_opcode,
        grp_fu_110_p_dout0 => grp_fu_110_p2,
        grp_fu_110_p_ce => grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_grp_fu_110_p_ce);

    dadd_64ns_64ns_64_16_full_dsp_1_U27 : component main_dadd_64ns_64ns_64_16_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_102_p0,
        din1 => grp_fu_102_p1,
        ce => grp_fu_102_ce,
        dout => grp_fu_102_p2);

    dmul_64ns_64ns_64_14_full_dsp_1_U28 : component main_dmul_64ns_64ns_64_14_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_106_p0,
        din1 => grp_fu_106_p1,
        ce => grp_fu_106_ce,
        dout => grp_fu_106_p2);

    dcmp_64ns_64ns_1_4_no_dsp_1_U29 : component main_dcmp_64ns_64ns_1_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_110_p0,
        din1 => grp_fu_110_p1,
        ce => grp_fu_110_ce,
        opcode => grp_fu_110_opcode,
        dout => grp_fu_110_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_ready = ap_const_logic_1)) then 
                    grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_done, grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_done, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_done, grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;

    A_address0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_A_address0, grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_A_address0, grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_A_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_address0 <= grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            A_address0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_address0 <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_A_address0;
        else 
            A_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    A_ce0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_A_ce0, grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_A_ce0, grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_A_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            A_ce0 <= grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            A_ce0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_ce0 <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_A_ce0;
        else 
            A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_d0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_A_d0, grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_A_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            A_d0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_A_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_d0 <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_A_d0;
        else 
            A_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    A_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_A_we0, grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_A_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            A_we0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_A_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            A_we0 <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_A_we0;
        else 
            A_we0 <= ap_const_logic_0;
        end if; 
    end process;


    addr_in_address0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_in_address0, grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_addr_in_address0, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_addr_in_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            addr_in_address0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_addr_in_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            addr_in_address0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_addr_in_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            addr_in_address0 <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_in_address0;
        else 
            addr_in_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    addr_in_ce0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_in_ce0, grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_addr_in_ce0, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_addr_in_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            addr_in_ce0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_addr_in_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            addr_in_ce0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_addr_in_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            addr_in_ce0 <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_in_ce0;
        else 
            addr_in_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    addr_in_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_in_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            addr_in_we0 <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_in_we0;
        else 
            addr_in_we0 <= ap_const_logic_0;
        end if; 
    end process;


    addr_out_address0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_out_address0, grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_addr_out_address0, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_addr_out_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            addr_out_address0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_addr_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            addr_out_address0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_addr_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            addr_out_address0 <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_out_address0;
        else 
            addr_out_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    addr_out_ce0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_out_ce0, grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_addr_out_ce0, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_addr_out_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            addr_out_ce0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_addr_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            addr_out_ce0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_addr_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            addr_out_ce0 <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_out_ce0;
        else 
            addr_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    addr_out_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_out_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            addr_out_we0 <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_addr_out_we0;
        else 
            addr_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_done)
    begin
        if ((grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_done)
    begin
        if ((grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_done)
    begin
        if ((grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_done)
    begin
        if ((grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_fu_84_p3),32));

    gold_address0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_gold_address0, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_gold_address0, grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_gold_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            gold_address0 <= grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_gold_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            gold_address0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_gold_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gold_address0 <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_gold_address0;
        else 
            gold_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    gold_ce0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_gold_ce0, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_gold_ce0, grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_gold_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            gold_ce0 <= grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_gold_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            gold_ce0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_gold_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gold_ce0 <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_gold_ce0;
        else 
            gold_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    gold_d0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_gold_d0, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_gold_d0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            gold_d0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_gold_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gold_d0 <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_gold_d0;
        else 
            gold_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gold_we0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_gold_we0, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_gold_we0, ap_CS_fsm_state2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            gold_we0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_gold_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gold_we0 <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_gold_we0;
        else 
            gold_we0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_102_ce_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_102_p_ce, grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_102_p_ce, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_102_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_102_ce <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_102_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_102_ce <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_102_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_102_ce <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_102_p_ce;
        else 
            grp_fu_102_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_102_p0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_102_p_din0, grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_102_p_din0, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_102_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_102_p0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_102_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_102_p0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_102_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_102_p0 <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_102_p_din0;
        else 
            grp_fu_102_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_102_p1_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_102_p_din1, grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_102_p_din1, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_102_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_102_p1 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_102_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_102_p1 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_102_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_102_p1 <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_102_p_din1;
        else 
            grp_fu_102_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_106_ce_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_106_p_ce, grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_106_p_ce, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_106_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_106_ce <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_106_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_106_ce <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_106_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_106_ce <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_106_p_ce;
        else 
            grp_fu_106_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_106_p0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_106_p_din0, grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_106_p_din0, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_106_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_106_p0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_106_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_106_p0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_106_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_106_p0 <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_106_p_din0;
        else 
            grp_fu_106_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_106_p1_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_106_p_din1, grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_106_p_din1, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_106_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_106_p1 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_106_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_106_p1 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_106_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_106_p1 <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_grp_fu_106_p_din1;
        else 
            grp_fu_106_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_110_ce_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_110_p_ce, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_110_p_ce, grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_grp_fu_110_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_110_ce <= grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_grp_fu_110_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_110_ce <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_110_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_110_ce <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_110_p_ce;
        else 
            grp_fu_110_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_110_opcode_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_110_p_opcode, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_110_p_opcode, grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_grp_fu_110_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_110_opcode <= grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_grp_fu_110_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_110_opcode <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_110_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_110_opcode <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_110_p_opcode;
        else 
            grp_fu_110_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_110_p0_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_110_p_din0, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_110_p_din0, grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_grp_fu_110_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_110_p0 <= grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_grp_fu_110_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_110_p0 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_110_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_110_p0 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_110_p_din0;
        else 
            grp_fu_110_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_110_p1_assign_proc : process(grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_110_p_din1, grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_110_p_din1, grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_grp_fu_110_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_110_p1 <= grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_grp_fu_110_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_110_p1 <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_grp_fu_110_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_110_p1 <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_grp_fu_110_p_din1;
        else 
            grp_fu_110_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_start <= grp_main_Pipeline_VITIS_LOOP_16_1_fu_61_ap_start_reg;
    grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_start <= grp_main_Pipeline_VITIS_LOOP_17_1_fu_54_ap_start_reg;
    grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_start <= grp_main_Pipeline_VITIS_LOOP_31_1_fu_42_ap_start_reg;
    grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_start <= grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_ap_start_reg;
    icmp_ln46_fu_78_p2 <= "1" when (grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_results_out = ap_const_lv10_3E8) else "0";
    select_ln46_fu_84_p3 <= 
        ap_const_lv10_0 when (icmp_ln46_fu_78_p2(0) = '1') else 
        grp_main_Pipeline_VITIS_LOOP_43_2_fu_68_results_out;
end behav;
