{
  "DESIGN_NAME": "state_machine",
  "VERILOG_FILES": ["dir::state_machine.v"],
  "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",

  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 50,

  "VDD_NETS": ["VDD"],
  "GND_NETS": ["VSS"],

  "FP_SIZING": "relative",
  "FP_ASPECT_RATIO": 1.0,
  "FP_CORE_UTIL": 55,
  "PL_TARGET_DENSITY": 0.62,

  "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
  "FP_IO_MIN_DISTANCE": 2,
  "FP_IO_VLENGTH": 3,
  "FP_IO_HLENGTH": 3,

  "FP_PDN_MULTILAYER": 1,
  "RT_MAX_LAYER": "Metal4",


  "DIODE_INSERTION_STRATEGY": 0,
  "RUN_HEURISTIC_DIODE_INSERTION": 0,
  "DIODE_ON_PORTS": "none",
  "GRT_REPAIR_ANTENNAS": 0
}

