Classic Timing Analyzer report for Display
Wed Apr 04 00:48:11 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                               ;
+------------------------------+-------+---------------+-------------+----------------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From           ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------------+----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 12.432 ns   ; Pis_demanat[7] ; PP_amunt ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;                ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------+
; tpd                                                                     ;
+-------+-------------------+-----------------+----------------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From           ; To       ;
+-------+-------------------+-----------------+----------------+----------+
; N/A   ; None              ; 12.432 ns       ; Pis_demanat[7] ; PP_amunt ;
; N/A   ; None              ; 12.123 ns       ; Pis_demanat[2] ; PP_avall ;
; N/A   ; None              ; 12.052 ns       ; Pis_demanat[6] ; PP_amunt ;
; N/A   ; None              ; 11.962 ns       ; Pis_demanat[5] ; PP_amunt ;
; N/A   ; None              ; 11.880 ns       ; Pis_demanat[3] ; PP_amunt ;
; N/A   ; None              ; 11.871 ns       ; Pis_demanat[3] ; PP_avall ;
; N/A   ; None              ; 11.850 ns       ; Pis_demanat[4] ; PP_amunt ;
; N/A   ; None              ; 11.781 ns       ; Pis_demanat[1] ; PP_amunt ;
; N/A   ; None              ; 11.673 ns       ; Pis_demanat[1] ; PP_avall ;
; N/A   ; None              ; 11.453 ns       ; Pis_demanat[0] ; PP_avall ;
; N/A   ; None              ; 11.348 ns       ; Pis_demanat[2] ; PP_amunt ;
; N/A   ; None              ; 11.242 ns       ; Pis_demanat[1] ; P        ;
; N/A   ; None              ; 11.141 ns       ; Pis_demanat[4] ; PP_avall ;
; N/A   ; None              ; 11.096 ns       ; Pis_demanat[7] ; P        ;
; N/A   ; None              ; 11.042 ns       ; Pis_demanat[2] ; P        ;
; N/A   ; None              ; 10.858 ns       ; Pis_demanat[3] ; P        ;
; N/A   ; None              ; 10.825 ns       ; Pis_demanat[5] ; PP_avall ;
; N/A   ; None              ; 10.742 ns       ; Pis_demanat[4] ; P        ;
; N/A   ; None              ; 10.731 ns       ; Pis_demanat[6] ; PP_avall ;
; N/A   ; None              ; 10.727 ns       ; Pis_demanat[5] ; P        ;
; N/A   ; None              ; 10.699 ns       ; Pis_demanat[6] ; P        ;
; N/A   ; None              ; 10.447 ns       ; Pis_demanat[0] ; P        ;
; N/A   ; None              ; 9.220 ns        ; Pis_actual[1]  ; PP_amunt ;
; N/A   ; None              ; 9.140 ns        ; Pis_actual[0]  ; PP_amunt ;
; N/A   ; None              ; 8.973 ns        ; Pis_actual[7]  ; PP_avall ;
; N/A   ; None              ; 8.433 ns        ; Pis_actual[2]  ; PP_amunt ;
; N/A   ; None              ; 8.412 ns        ; Pis_actual[4]  ; PP_amunt ;
; N/A   ; None              ; 8.393 ns        ; Pis_actual[3]  ; PP_amunt ;
; N/A   ; None              ; 8.169 ns        ; Pis_actual[3]  ; PP_avall ;
; N/A   ; None              ; 8.048 ns        ; Pis_actual[1]  ; P        ;
; N/A   ; None              ; 7.968 ns        ; Pis_actual[4]  ; PP_avall ;
; N/A   ; None              ; 7.961 ns        ; Pis_actual[6]  ; PP_avall ;
; N/A   ; None              ; 7.936 ns        ; Pis_actual[5]  ; PP_amunt ;
; N/A   ; None              ; 7.923 ns        ; Pis_actual[1]  ; PP_avall ;
; N/A   ; None              ; 7.851 ns        ; Pis_actual[2]  ; P        ;
; N/A   ; None              ; 7.850 ns        ; Pis_actual[0]  ; P        ;
; N/A   ; None              ; 7.737 ns        ; Pis_actual[7]  ; P        ;
; N/A   ; None              ; 7.538 ns        ; Pis_actual[2]  ; PP_avall ;
; N/A   ; None              ; 7.470 ns        ; Pis_actual[6]  ; PP_amunt ;
; N/A   ; None              ; 7.306 ns        ; Pis_actual[4]  ; P        ;
; N/A   ; None              ; 7.180 ns        ; Pis_actual[5]  ; PP_avall ;
; N/A   ; None              ; 7.179 ns        ; Pis_actual[6]  ; P        ;
; N/A   ; None              ; 6.874 ns        ; Pis_actual[5]  ; P        ;
; N/A   ; None              ; 6.805 ns        ; Pis_actual[3]  ; P        ;
+-------+-------------------+-----------------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Apr 04 00:48:10 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ControlAscensor -c Display --timing_analysis_only
Info: Longest tpd from source pin "Pis_demanat[7]" to destination pin "PP_amunt" is 12.432 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_AB26; Fanout = 4; PIN Node = 'Pis_demanat[7]'
    Info: 2: + IC(5.560 ns) + CELL(0.420 ns) = 6.842 ns; Loc. = LCCOMB_X36_Y7_N0; Fanout = 1; COMB Node = 'Senyals_UC_PP_amunt:inst1|inst13~0'
    Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 7.242 ns; Loc. = LCCOMB_X36_Y7_N28; Fanout = 1; COMB Node = 'Senyals_UC_PP_amunt:inst1|inst10~1'
    Info: 4: + IC(0.664 ns) + CELL(0.420 ns) = 8.326 ns; Loc. = LCCOMB_X33_Y7_N8; Fanout = 1; COMB Node = 'Senyals_UC_PP_amunt:inst1|inst10~7'
    Info: 5: + IC(1.308 ns) + CELL(2.798 ns) = 12.432 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'PP_amunt'
    Info: Total cell delay = 4.650 ns ( 37.40 % )
    Info: Total interconnect delay = 7.782 ns ( 62.60 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Wed Apr 04 00:48:11 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


