Sarita V. Adve , Mark D. Hill, Weak ordering—a new definition, Proceedings of the 17th annual international symposium on Computer Architecture, p.2-14, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325100]
ADVE, S. V. AND HILL, M. D. 1990b. Implementing sequential consistency in cachebased systems. In Proceedings of the 1990 International Conference on Parallel Processing, I47-I50.
S. V. Adve , J. K. Aggarwal, A Unified Formalization of Four Shared-Memory Models, IEEE Transactions on Parallel and Distributed Systems, v.4 n.6, p.613-624, June 1993[doi>10.1109/71.242161]
Y. Afek , G. Brown , M. Merritt, A lazy cache algorithm, Proceedings of the first annual ACM symposium on Parallel algorithms and architectures, p.209-222, June 18-21, 1989, Santa Fe, New Mexico, USA[doi>10.1145/72935.72958]
J. K. Archibald, The cache coherence problem in shared-memory multiprocessors, University of Washington, Seattle, WA, 1987
James Archibald , Jean-Loup Baer, Cache coherence protocols: evaluation using a multiprocessor simulation model, ACM Transactions on Computer Systems (TOCS), v.4 n.4, p.273-298, Nov. 1986[doi>10.1145/6513.6514]
BAER, J.-L. AND GIRAULT, C. 1985. A Petri net model for a solution to the cache coherence problem. In Proceedings of the First Conference on Supercomputing Systems, 680-689.
Luiz André Barroso , Sasan Iman , Jaeheon Jeong , Koray Öner , Michel Dubois , Krishnan Ramamurthy, RPM: A Rapid Prototyping Engine for Multiprocessor Systems, Computer, v.28 n.2, p.26-34, February 1995[doi>10.1109/2.347997]
BOCHMANN, G. V. AND SUNSHINE, C. A. 1980. Forfmal methods in communication protocol design. IEEE Trans. Commun. COM-28, 4 (April), 624-631.
BROWN, G. M. 1990. Asynchronous multicaches. Distrib. Comput. 4, 31-36.
M C Browne , E. M. Clarke , D L Dill , B Mishra, Automatic Verification of Sequential Circuits Using Temporal Logic, IEEE Transactions on Computers, v.35 n.12, p.1035-1044, December 1986[doi>10.1109/TC.1986.1676711]
M. C. Browne , E. M. Clarke , O. Grumberg, Reasoning about networks with many identical finite state processes, Information and Computation, v.81 n.1, p.13-31, April 1989[doi>10.1016/0890-5401(89)90026-6]
Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]
Randal E. Bryant, Symbolic Boolean manipulation with ordered binary-decision diagrams, ACM Computing Surveys (CSUR), v.24 n.3, p.293-318, Sept. 1992[doi>10.1145/136035.136043]
BURCH, J. R., CLARKE, E. M., AND LONG, D. E. 1991. Symbolic model checking with partitioned transition relations. In Proceedings of the International Conference on VLSI.
CENSIER, L. M. AND FEAUTRIER, P. 1978. A new solution to coherence problems in multicache systems. IEEE Trans. Comput. C-27, 12 (Dec.), 1112-1118.
Massimiliano Chiodo , Thomas R. Shiple , Alberto L. Sangiovanni-Vincentelli , Robert K. Brayton, Automatic compositional minimization in CTL model checking, Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, p.172-178, November 1992, Santa Clara, California, USA
E. M. Clarke , E. A. Emerson , A. P. Sistla, Automatic verification of finite-state concurrent systems using temporal logic specifications, ACM Transactions on Programming Languages and Systems (TOPLAS), v.8 n.2, p.244-263, April 1986[doi>10.1145/5397.5399]
Edmund M. Clarke , Thomas Filkorn , Somesh Jha, Exploiting Symmetry In Temporal Logic Model Checking, Proceedings of the 5th International Conference on Computer Aided Verification, p.450-462, June 28-July 01, 1993
Edmund M. Clarke , Orna Grumberg , Hiromi Hiraishi , Somesh Jha , David E. Long , Kenneth L. McMillan , Linda A. Ness, Verification of the Futurebus+ Cache Coherence Protocol, Proceedings of the 11th IFIP WG10.2 International Conference sponsored by IFIP WG10.2 and in cooperation with IEEE COMPSOC on Computer Hardware Description Languages and their Applications, p.15-30, April 26-28, 1993
William W. Collier, Reasoning about parallel architectures, Prentice-Hall, Inc., Upper Saddle River, NJ, 1992
O. Coudert , C. Berthet , J. C. Madre, Verification of synchronous sequential machines based on symbolic execution, Proceedings of the international workshop on Automatic verification methods for finite state systems, p.365-373, February 1990, Grenoble, France
Olivier Coudert , Jean Christophe Madre , Christian Berthet, Verifying Temporal Properties of Sequential Machines Without Building their State Diagrams, Proceedings of the 2nd International Workshop on Computer Aided Verification, p.23-32, June 18-21, 1990
COUSOT, P. AND COUSOT, R. 1992. Abstract interpretation frameworks. J. Logic Comput. 2, 4 (Aug.), 511-547.
F. Dahlgren , M. Dubois , P. Stenström, Combined performance gains of simple cache protocol extensions, Proceedings of the 21st annual international symposium on Computer architecture, p.187-197, April 18-21, 1994, Chicago, Illinois, USA[doi>10.1145/191995.192028]
DANTHINE, A. S. 1980. Protocol representation with finite-state models. IEEE Trans. Commun. COM-28, 4 (April), 632-642.
David L. Dill , Andreas J. Drexler , Alan J. Hu , C. Han Yang, Protocol Verification as a Hardware Design Aid, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.522-525, October 11-14, 1992
Michel Dubois , Christoph Scheurich, Memory Access Dependencies in Shared-Memory Multiprocessors, IEEE Transactions on Software Engineering, v.16 n.6, p.660-673, June 1990[doi>10.1109/32.55094]
M. Dubois , C. Scheurich , F. Briggs, Memory access buffering in multiprocessors, Proceedings of the 13th annual international symposium on Computer architecture, p.434-442, June 02-05, 1986, Tokyo, Japan
Michel Dubois , Jin Chin Wang , Luiz A. Barroso , Kangwoo Lee , Yung-Syau Chen, Delayed consistency and its effects on the miss rate of parallel programs, Proceedings of the 1991 ACM/IEEE conference on Supercomputing, p.197-206, November 18-22, 1991, Albuquerque, New Mexico, USA[doi>10.1145/125826.125941]
E. Allen Emerson , A. Prasad Sistla, Symmetry and Model Checking, Proceedings of the 5th International Conference on Computer Aided Verification, p.463-478, June 28-July 01, 1993
Reinhard Enders , Thomas Filkorn , Dirk Taubner, Generating BDDs for Symbolic Model Checking in CCS, Proceedings of the 3rd International Workshop on Computer Aided Verification, p.203-213, July 01-04, 1991
S. J. Friedman , K. J. Supowit, Finding the Optimal Variable Ordering for Binary Decision Diagrams, IEEE Transactions on Computers, v.39 n.5, p.710-713, May 1990[doi>10.1109/12.53586]
FUJITA, M., FUJISAWA, H. AND KAWATO, N. 1988. Evaluation and improvements of Boolean comparison method based on binary decision diagram. In Proceedings of the ICCAD, 2-5.
GALLES, M. AND WILLIAMS, E. 1994. Performance optimizations and verification methodology of the SGI challenge multiprocessor. In Hawaii International Conference on System Sciences, Vol. 1 (Jan.), 134-143.
Stein Gjessing , Stein Krogdahl , Ellen Munthe-Kaas, A Top Down Approach to the Formal Specification of SCI Cache Coherence, Proceedings of the 3rd International Workshop on Computer Aided Verification, p.83-91, July 01-04, 1991
Patrice Godefroid, Using Partial Orders to Improve Automatic Verification Methods, Proceedings of the 2nd International Workshop on Computer Aided Verification, p.176-185, June 18-21, 1990
Patrice Godefroid , Gerard J. Holzmann , Didier Pirottin, State-Space Caching Revisited, Proceedings of the Fourth International Workshop on Computer Aided Verification, p.178-191, June 29-July 01, 1992
Kourosh Gharachorloo , Anoop Gupta , John Hennessy, Performance evaluation of memory consistency models for shared-memory multiprocessors, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.245-257, April 08-11, 1991, Santa Clara, California, USA[doi>10.1145/106972.106997]
Kourosh Gharachorloo , Daniel Lenoski , James Laudon , Phillip Gibbons , Anoop Gupta , John Hennessy, Memory consistency and event ordering in scalable shared-memory multiprocessors, Proceedings of the 17th annual international symposium on Computer Architecture, p.15-26, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325102]
Phillip B. Gibbons , Michael Merritt , Kourosh Gharachorloo, Proving sequential consistency of high-performance shared memories (extended abstract), Proceedings of the third annual ACM symposium on Parallel algorithms and architectures, p.292-303, July 21-24, 1991, Hilton Head, South Carolina, USA[doi>10.1145/113379.113406]
Susanne Graf, Verification of a Distributed Cache Memory by Using Abstractions, Proceedings of the 6th International Conference on Computer Aided Verification, p.207-219, June 21-23, 1994
Susanne Graf , Claire Loiseaux, A Tool for Symbolic Program Verification and Abstration, Proceedings of the 5th International Conference on Computer Aided Verification, p.71-84, June 28-July 01, 1993
S. Graf , J. L. Richier , C. Rodriquez , J. Voiron, What are the limits of model checking methods for the verification of real life protocols?, Proceedings of the international workshop on Automatic verification methods for finite state systems, p.275-285, February 1990, Grenoble, France
Anoop Gupta , John Hennessy , Kourosh Gharachorloo , Todd Mowry , Wolf-Dietrich Weber, Comparative evaluation of latency reducing and tolerating techniques, Proceedings of the 18th annual international symposium on Computer architecture, p.254-263, May 27-30, 1991, Toronto, Ontario, Canada[doi>10.1145/115952.115978]
Seif Haridi , Erik Hagersten, The Cache Coherence Protocol of the Data Diffusion Machine, Proceedings of the Parallel Architectures and Languages Europe, Volume I: Parallel Architectures, p.1-18, June 12-16, 1989
HOLZMANN, G. J. 1985. Tracing protocols. AT&T Tech. J. 64, 12, 2413-2434.
HOLZMANN, G. J. 1990. Algorithms for automated protocol verification. AT&T Tech. J. (Jan./Feb.).
Gerard J. Holzmann, Design and validation of computer protocols, Prentice-Hall, Inc., Upper Saddle River, NJ, 1990
C. A. R. Hoare, Communicating sequential processes, Communications of the ACM, v.21 n.8, p.666-677, Aug. 1978[doi>10.1145/359576.359585]
Alan J. Hu , David L. Dill, Efficient Verification with BDDs using Implicitly Conjoined Invariants, Proceedings of the 5th International Conference on Computer Aided Verification, p.3-14, June 28-July 01, 1993
Alan J. Hu , David L. Dill, Reducing BDD size by exploiting functional dependencies, Proceedings of the 30th international Design Automation Conference, p.266-271, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164888]
Alan J. Hu , David L. Dill , Andreas Drexler , C. Han Yang, Higher-Level Specification and Verification with BDDs, Proceedings of the Fourth International Workshop on Computer Aided Verification, p.82-95, June 29-July 01, 1992
IP, C. N. AND DILL, D.L. 1993a. Efficient verification of symmetric concurrent systems. In International Conference on Computer Design: VLSI in Computers and Processors (Oct.).
C. Norris Ip , David L. Dill, Better Verification Through Symmetry, Proceedings of the 11th IFIP WG10.2 International Conference sponsored by IFIP WG10.2 and in cooperation with IEEE COMPSOC on Computer Hardware Description Languages and their Applications, p.97-111, April 26-28, 1993
Claude Jard , Thierry Jéron, Bounded-memory Algorithms for Verification On-the-fly, Proceedings of the 3rd International Workshop on Computer Aided Verification, p.192-202, July 01-04, 1991
David V. James , Anthony T. Laundrie , Stein Gjessing , Gurindar Sohi, Scalable coherent interface, Computer, v.23 n.6, p.74-77, June 1990[doi>10.1109/2.55503]
KUBIATOWICZ, J.D. 1993. Closing the window of vulnerability in multiphase memory transactions: The Alewife transaction store. M.S. Thesis, Dept. of Electrical Engineering and Computer Science, MIT, Feb.
R. P. Kurshan , K. McMillan, A structural induction theorem for processes, Proceedings of the eighth annual ACM Symposium on Principles of distributed computing, p.239-247, June 1989, Edmonton, Alberta, Canada[doi>10.1145/72981.72998]
LAMPORT, L. 1979. How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Trans. Comput. C-28, 9 (Sept.), 690-691.
Daniel Lenoski , James Laudon , Kourosh Gharachorloo , Anoop Gupta , John Hennessy, The directory-based cache coherence protocol for the DASH multiprocessor, ACM SIGARCH Computer Architecture News, v.18 n.2SI, p.148-159, June 1990[doi>10.1145/325096.325132]
Heh-Tyan Liaw , Chen-Shang Lin, On the OBDD-Representation of General Boolean Functions, IEEE Transactions on Computers, v.41 n.6, p.661-664, June 1992[doi>10.1109/12.144618]
Paul Loewenstein , David L. Dill, Verification of a Multiprocessor Cache Protocol Using Simulation Relations and Higher-Order Logic, Proceedings of the 2nd International Workshop on Computer Aided Verification, p.302-311, June 18-21, 1990
Jean-Christophe Madre , Jean-Paul Billon, Proving circuit correctness using formal comparison between expected and extracted behaviour, Proceedings of the 25th ACM/IEEE Design Automation Conference, p.205-210, June 12-15, 1988, Atlantic City, New Jersey, USA
MALIK, S., WANG, A. R., BRAYTON, R. K., AND SANGIOVANNI-VINCENTELLI, A. 1988. Logic verifcation using binary decision diagrams in a logic synthesis environment. In Proceedings of the ICCAD, 6-9.
Kenneth Lauchlin McMillan, Symbolic model checking: an approach to the state explosion problem, Carnegie Mellon University, Pittsburgh, PA, 1992
MCMILLAN, K. L. AND SCHWALBE, J. 1991. Formal verification of the Gigamax cache consistency protocol. In Proceedings of the ISSM International Conference on Parallel and Distributed Computing (Oct.).
NANDA, A. K. AND BHUYAN, L.N. 1992. A formal specification and verification technique for cache coherence protocols. In Proceedings of the 1992 International Conference on Parallel Processing, I22-I26.
NOWATZYK, A., AYBAY, G., BROWNE, M., KELLY, E., PARKIN, M., RADKE, B., AND VISHIN, S. 1994. The S3.mp scalable shared memory multiprocessor. HICCS.
PNUELI, A. 1977. The temporal logic of programs. In Proceedings of the 18th Symposium on Foundations of Computer Science, 46-57.
PNUELI, A. 1981. The temporal logic of concurrent programs. Theor. Comput. Sci., 45-60.
Fong Pong , Michel Dubois, The verification of cache coherence protocols, Proceedings of the fifth annual ACM symposium on Parallel algorithms and architectures, p.11-20, June 30-July 02, 1993, Velen, Germany[doi>10.1145/165231.165233]
PONG, F. AND DUBOIS, M. 1993b. Correctness of a directory-based cache coherence protocol: Early experience. In Proceedings of the Fifth Annual Symposium on Parallel and Distributed Processing (Dec.), 37-44.
PONG, F., STENSTROM, P., AND DUBOIS, M. 1994. An integrated methodology for the verification of directory-based cache protocols. In Proceedings of the 1994 International Conference on Parallel Processing, I158-I165.
Fong Pong , Michel Dubois, A New Approach for the Verification of Cache Coherence Protocols, IEEE Transactions on Parallel and Distributed Systems, v.6 n.8, p.773-787, August 1995[doi>10.1109/71.406955]
Fong Pong , Andreas Nowatzyk , Gunes Aybay , Michel Dubois, Verifying Distributed Directory-Based Cahce Coherence Protocols: S3.mp, a Case Study, Proceedings of the First International Euro-Par Conference on Parallel Processing, p.287-300, August 29-31, 1995
Pong Fong, Symbolic state model: a new approach for the verification of cache coherence protocols, University of Southern California, Los Angeles, CA, 1996
Fong Pong , Michel Dubois, Formal Verification of Delayed Consistency Protocols, Proceedings of the 10th International Parallel Processing Symposium, p.124-131, April 15-19, 1996
ROTHNIE, J. 1992. Overview of the KSR1 computer system. Kendall Square Res. Rep. TR 9202001, March.
Larry Rudolph , Zary Segall, Dynamic decentralized cache schemes for mimd parallel processors, Proceedings of the 11th annual international symposium on Computer architecture, p.340-347, January 1984[doi>10.1145/800015.808203]
C. E. Scheurich, Access ordering and coherence in shared memory multiprocessors, University of Southern California, Los Angeles, CA, 1989
C. Scheurich , M. Dubois, Correct memory operation of cache-based multiprocessors, Proceedings of the 14th annual international symposium on Computer architecture, p.234-243, June 02-05, 1987, Pittsburgh, Pennsylvania, USA[doi>10.1145/30350.30377]
C. Scheurich , M. Dubois, Lockup-free caches in high-performance multiprocessors, Journal of Parallel and Distributed Computing, v.11 n.1, p.25-36, Jan. 1991[doi>10.1016/0743-7315(91)90068-K]
Dennis Shasha , Marc Snir, Efficient and correct execution of parallel programs that share memory, ACM Transactions on Programming Languages and Systems (TOPLAS), v.10 n.2, p.282-312, April 1988[doi>10.1145/42190.42277]
Thomas R. Shiple , Massimiliano Chiodo , Alberto L. Sangiovanni-Vincentelli , Robert K. Brayton, Automatic Reduction in CTL Compositional Model Checking, Proceedings of the Fourth International Workshop on Computer Aided Verification, p.234-247, June 29-July 01, 1992
SINDHU, P. S., FRAILONG, J-M., AND CEKLEOV, M. 1992. Formal specification of memory models. In Scalable Shared Memory Multiprocessors, M. Dubois and S. Thakkar, Eds. Kluwer, Norwell, MA.
Per Stenström, A Survey of Cache Coherence Schemes for Multiprocessors, Computer, v.23 n.6, p.12-24, June 1990[doi>10.1109/2.55497]
P. Sweazey , A. J. Smith, A class of compatible cache consistency protocols and their support by the IEEE futurebus, Proceedings of the 13th annual international symposium on Computer architecture, p.414-423, June 02-05, 1986, Tokyo, Japan
Donald E. Thomas , Philip R. Moorby, The Verilog hardware description language (4th ed.), Kluwer Academic Publishers, Norwell, MA, 1998
Ingo Wegener, The Size of Reduced OBDD's and Optimal Read-Once Branching Programs for Almost all Boolean Functions, IEEE Transactions on Computers, v.43 n.11, p.1262-1269, November 1994[doi>10.1109/12.324559]
A. W. Wilson, Jr., Hierarchical cache/bus architecture for shared memory multiprocessors, Proceedings of the 14th annual international symposium on Computer architecture, p.244-252, June 02-05, 1987, Pittsburgh, Pennsylvania, USA[doi>10.1145/30350.30378]
Pierre Wolper , Denis Leroy, Reliable Hashing without Collosion Detection, Proceedings of the 5th International Conference on Computer Aided Verification, p.59-70, June 28-July 01, 1993
P. Wolper , V. Lovinfosse, Verifying properties of large sets of processes with network invariants, Proceedings of the international workshop on Automatic verification methods for finite state systems, p.68-80, February 1990, Grenoble, France
YEN, W. C., YEN, W. L., AND Fu, K.-S. 1985. Data coherence problem in a multicache system. IEEE Trans. Comput. C-34, 1 (Jan.).
YUANG, M.C. 1988. Survey of protocol verification techniques based on finite state machine models. In Proceedings of the Computer Networking Symposium (April), 164-172.
