	component div_sys is
		port (
			clk_clk       : in  std_logic                     := 'X'; -- clk
			ledg_export   : out std_logic_vector(7 downto 0);         -- export
			reset_reset_n : in  std_logic                     := 'X'; -- reset_n
			sseg_export   : out std_logic_vector(31 downto 0)         -- export
		);
	end component div_sys;

