# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /eda/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/b2cs/work/div {/home/b2cs/work/div/usr_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:06 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/b2cs/work/div" /home/b2cs/work/div/usr_dev.v 
# -- Compiling module div
# 
# Top level modules:
# 	div
# End time: 17:24:06 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/b2cs/work/div {/home/b2cs/work/div/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:06 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/b2cs/work/div" /home/b2cs/work/div/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:24:06 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/b2cs/work/div {/home/b2cs/work/div/io_dev.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:06 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/b2cs/work/div" /home/b2cs/work/div/io_dev.v 
# -- Compiling module io_psw
# -- Compiling module psw_pulse
# -- Compiling module psw_detecter
# -- Compiling module io_bz
# -- Compiling module bz_time
# -- Compiling module bz_pitch
# -- Compiling module io_seg
# -- Compiling module seg_selecter
# -- Compiling module seg_register
# -- Compiling module seg_decoder
# -- Compiling module io_rtsw
# -- Compiling module io_dipsw
# -- Compiling module io_led
# 
# Top level modules:
# 	io_psw
# 	io_bz
# 	io_seg
# 	io_rtsw
# 	io_dipsw
# 	io_led
# End time: 17:24:06 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/b2cs/work/div/top/.. {/home/b2cs/work/div/top/../sim.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:24:06 on Dec 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/b2cs/work/div/top/.." /home/b2cs/work/div/top/../sim.v 
# -- Compiling module sim
# 
# Top level modules:
# 	sim
# End time: 17:24:06 on Dec 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  sim
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" sim 
# Start time: 17:24:06 on Dec 13,2021
# Loading work.sim
# Loading work.div
# 
# add wave *
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# ** Error: Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# ** Error: Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: unknown  Hostname: cscad00  ProcessID: 3450
#           Attempting to use alternate WLF file "./wlftuporzi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftuporzi
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 240 ps
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# 
# stdin: <EOF>
# End time: 17:28:44 on Dec 13,2021, Elapsed time: 0:04:38
# Errors: 4, Warnings: 10
