// Seed: 1775710822
module module_0 (
    output supply1 id_0,
    input uwire id_1
    , id_13,
    input wire id_2,
    input wire id_3,
    output wire id_4,
    input uwire id_5,
    input supply1 id_6,
    input uwire id_7,
    output tri id_8,
    input wire id_9,
    input tri1 id_10,
    output tri1 id_11
    , id_14
);
  assign id_11 = -1'b0;
  wire id_15 = 1 - id_2;
  wire id_16 = id_6;
  wire id_17 = id_14[{"", -1}];
endmodule
module module_1 #(
    parameter id_3 = 32'd10,
    parameter id_5 = 32'd64
) (
    input wor id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri1 _id_3,
    input tri id_4,
    input wand _id_5,
    output supply0 id_6
);
  logic [id_5 : id_3] id_8;
  ;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_2,
      id_1,
      id_6,
      id_4,
      id_4,
      id_4,
      id_6,
      id_1,
      id_4,
      id_6
  );
endmodule
