/home/ICer/playground/processor_uart_system/logic_synthesis/scripts/alib-52/alib_analyze_libs.tcl.e
/home/ICer/playground/processor_uart_system/lib/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
/home/synopsys/syn/O-2018.06-SP1/libraries/syn/gtech.db
/home/synopsys/syn/O-2018.06-SP1/libraries/syn/standard.sldb
/home/ICer/playground/processor_uart_system/lib/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
/home/ICer/playground/processor_uart_system/logic_synthesis/scripts/alib-52/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db.alib
