==20460== Cachegrind, a cache and branch-prediction profiler
==20460== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20460== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20460== Command: ./srr-large
==20460== 
--20460-- warning: L3 cache found, using its data for the LL simulation.
--20460-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20460-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==20460== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20460== (see section Limitations in user manual)
==20460== NOTE: further instances of this message will not be shown
==20460== 
==20460== I   refs:      919,217,731,559
==20460== I1  misses:              1,716
==20460== LLi misses:              1,652
==20460== I1  miss rate:            0.00%
==20460== LLi miss rate:            0.00%
==20460== 
==20460== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20460== D1  misses:     13,581,715,926  ( 13,411,370,874 rd   +     170,345,052 wr)
==20460== LLd misses:            801,252  (        249,173 rd   +         552,079 wr)
==20460== D1  miss rate:             3.8% (            5.6%     +             0.1%  )
==20460== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20460== 
==20460== LL refs:        13,581,717,642  ( 13,411,372,590 rd   +     170,345,052 wr)
==20460== LL misses:             802,904  (        250,825 rd   +         552,079 wr)
==20460== LL miss rate:              0.0% (            0.0%     +             0.0%  )
