@inproceedings{conf/iwls/Fallah02,
  title = {Binary Time Frame Expansion},
  pages = {314-319},
  year = {2002},
  booktitle = {IWLS},
  author = {Farzan Fallah}
}
@inproceedings{conf/iwls/MishchenkoB02a,
  title = {Simplification of Non-Deterministic Multi-Valued Networks},
  pages = {333-338},
  year = {2002},
  booktitle = {IWLS},
  author = {Alan Mishchenko and Robert K. Brayton}
}
@inproceedings{conf/iwls/ShendePMH02,
  title = {Reversible Logic Circuit Synthesis},
  pages = {125-130},
  year = {2002},
  booktitle = {IWLS},
  author = {Vivek V. Shende and Aditya K. Prasad and Igor L. Markov and John P. Hayes}
}
@inproceedings{conf/iwls/SavoiuSG02,
  title = {Concurrency in System Level Design: Conflict Between Simulation and Synthesis Goals},
  pages = {407-411},
  year = {2002},
  booktitle = {IWLS},
  author = {Nick Savoiu and Sandeep K. Shukla and Rajesh K. Gupta}
}
@inproceedings{conf/iwls/VidalDB02,
  title = {Improving Static Ordering of BDDs for Reachability Analysis},
  pages = {73-77},
  year = {2002},
  booktitle = {IWLS},
  author = {Jorgiano Vidal and David Déharbe and Dominique Borrione}
}
@inproceedings{conf/iwls/DucFR02,
  title = {Synthesis of QDI Asynchronous Circuits from DTL-Style Petri-Net},
  pages = {191-196},
  year = {2002},
  booktitle = {IWLS},
  author = {Anh Vu Dihn Duc and Laurent Fesquet and Marc Renaudin}
}
@inproceedings{conf/iwls/ChelceaN02,
  title = {Resynthesis and Peephole Transformations for the Optimization of Large-Scale Asynchronous Systems},
  pages = {355-360},
  year = {2002},
  booktitle = {IWLS},
  author = {Tiberiu Chelcea and Steven M. Nowick}
}
@inproceedings{conf/iwls/MoB02,
  title = {Regular Fabrics in Deep Sub-Micron Integrated-Circuit Design},
  pages = {7-12},
  year = {2002},
  booktitle = {IWLS},
  author = {Fan Mo and Robert K. Brayton}
}
@inproceedings{conf/iwls/SchneiderCRR02,
  title = {Comparing Transistor-Level Implementations of 4-Input Logic Functions},
  pages = {361-365},
  year = {2002},
  booktitle = {IWLS},
  author = {Felipe Ribeiro Schneider and Vinícius P. Correia and Renato P. Ribas and André Inácio Reis}
}
@inproceedings{conf/iwls/SongBG02,
  title = {Timing Analysis for Full-Custom Circuits Using Symbolic DC Formulations},
  pages = {203-208},
  year = {2002},
  booktitle = {IWLS},
  author = {Hui-Yuan Song and R. Iris Bahar and Joel Grodstein}
}
@inproceedings{conf/iwls/JiangB02,
  title = {On the Verification of Sequential Equivalence},
  pages = {307-314},
  year = {2002},
  booktitle = {IWLS},
  author = {Jie-Hong Roland Jiang and Robert K. Brayton}
}
@inproceedings{conf/iwls/LagadecPVFD02,
  title = {A LUT based Approach for High Level Synthesis on FPGAs},
  pages = {167-172},
  year = {2002},
  booktitle = {IWLS},
  author = {Loïc Lagadec and Bernard Pottier and Oscar Villellas and Erwan Fabiani and Catherine Dezan}
}
@inproceedings{conf/iwls/YuanSHAA02,
  title = {A Method for Synthesizing Boolean Constrains},
  pages = {351-353},
  year = {2002},
  booktitle = {IWLS},
  author = {Jun Yuan and Kurt Shultz and John Havlicek and Ken Albin and Adnan Aziz}
}
@inproceedings{conf/iwls/VujkovicS02,
  title = {Optimized Power-Delay Curve Generation for Standard Cell ICs},
  pages = {413-418},
  year = {2002},
  booktitle = {IWLS},
  author = {Miodrag Vujkovic and Carl Sechen}
}
@inproceedings{conf/iwls/Cortadella02,
  title = {Bi-Decomposition and Tree-Height Reduction for Timing Optimization},
  pages = {233-238},
  year = {2002},
  booktitle = {IWLS},
  author = {Jordi Cortadella}
}
@inproceedings{conf/iwls/ChoC02,
  title = {On the Impact of Fanout Optimization and Redundant Buffer Removal for Mixed PTL Synthesis},
  pages = {289-294},
  year = {2002},
  booktitle = {IWLS},
  author = {Geun Rae Cho and Tom Chen}
}
@inproceedings{conf/iwls/BystrovY02,
  title = {Synthesis of Asynchronous Circuits with Predictable Latency},
  pages = {239-243},
  year = {2002},
  booktitle = {IWLS},
  author = {Alexandre V. Bystrov and Alexandre Yakovlev}
}
@inproceedings{conf/iwls/YanushkevichSMD02,
  title = {Linearity of World-Level Circuit Models: New Understanding},
  pages = {67-72},
  year = {2002},
  booktitle = {IWLS},
  author = {Svetlana N. Yanushkevich and Vlad P. Shmerko and V. D. Malyugin and Piotr Dziurzanski}
}
@inproceedings{conf/iwls/Kerntopf02,
  title = {An Approach to Designing Complex Reversible Logic Gates},
  pages = {31-36},
  year = {2002},
  booktitle = {IWLS},
  author = {Pawel Kerntopf}
}
@inproceedings{conf/iwls/MeinelSS02,
  title = {VisBDD - A Web-based Visualization Framework for OBDD Algorithms},
  pages = {385-390},
  year = {2002},
  booktitle = {IWLS},
  author = {Christoph Meinel and Harald Sack and Volker Schillings}
}
@inproceedings{conf/iwls/AloulMS02a,
  title = {Efficient Gate and Input Ordering for Circuit-to-BDD Conversion},
  pages = {137-142},
  year = {2002},
  booktitle = {IWLS},
  author = {Fadi A. Aloul and Igor L. Markov and Karem A. Sakallah}
}
@inproceedings{conf/iwls/JiangB02a,
  title = {Don't Care Computation in Minimizing Extended Finite State Machines with Presburger Arithmetic},
  pages = {327-332},
  year = {2002},
  booktitle = {IWLS},
  author = {Yunjian Jiang and Robert K. Brayton}
}
@inproceedings{conf/iwls/SasaoIM02,
  title = {Comparison of Decision Diagrams for Multiple-Output Logic Functions},
  pages = {379-384},
  year = {2002},
  booktitle = {IWLS},
  author = {Tsutomu Sasao and Yukihiro Iguchi and Munehiro Matsuura}
}
@inproceedings{conf/iwls/PrakashKMA02,
  title = {A Reconfigurable Architecture and Associated Synthesis Methodology for High Speed Packet Classification},
  pages = {97-102},
  year = {2002},
  booktitle = {IWLS},
  author = {Amit Prakash and Ramakrishna Kotla and Tanmoy Mandal and Adnan Aziz}
}
@inproceedings{conf/iwls/Al-Rabadi02,
  title = {Symmetry as a Base for a New Decomposition of Boolean Logic},
  pages = {273-278},
  year = {2002},
  booktitle = {IWLS},
  author = {Anas Al-Rabadi}
}
@inproceedings{conf/iwls/SaitoNFN02,
  title = {Logic Optimization for Asynchronous SI Controllers using Transduction Method},
  pages = {245-250},
  year = {2002},
  booktitle = {IWLS},
  author = {Hiroshi Saito and Hiroshi Nakamura and Masahiro Fujita and Takashi Nanya}
}
@inproceedings{conf/iwls/KhlopotinePK02,
  title = {Reversible Logic Synthesis by Iterative Compositions},
  pages = {261-266},
  year = {2002},
  booktitle = {IWLS},
  author = {Andrei B. Khlopotine and Marek A. Perkowski and Pawel Kerntopf}
}
@inproceedings{conf/iwls/ManikasK02,
  title = {Partitioning Effects on Estimated Wire Length for Mixed Macro and Standard Cell Placement},
  pages = {27-30},
  year = {2002},
  booktitle = {IWLS},
  author = {Theodore W. Manikas and Gerald R. Kane}
}
@inproceedings{conf/iwls/TandonP02,
  title = {Model Generation and Gate Level Abstraction of Complex CMOS Custom Design for Functional and DFT Validation},
  pages = {255-260},
  year = {2002},
  booktitle = {IWLS},
  author = {Amit Tandon and Federico Politi}
}
@inproceedings{conf/iwls/BernasconiCLP02,
  title = {Implicit Test of Regularity for Not Completely Specified Boolean Functions},
  pages = {345-350},
  year = {2002},
  booktitle = {IWLS},
  author = {Anna Bernasconi and Valentina Ciriani and Fabrizio Luccio and Linda Pagli}
}
@inproceedings{conf/iwls/ElgamelB02,
  title = {On Low Power High Level Synthesis Using Genetic Algorithms},
  pages = {37-40},
  year = {2002},
  booktitle = {IWLS},
  author = {Mohamed A. Elgamel and Magdy A. Bayoumi}
}
@inproceedings{conf/iwls/KrenzDK02,
  title = {Circuit-Based Evaluation of the Arithmetic Transform of Boolean Functions},
  pages = {321-326},
  year = {2002},
  booktitle = {IWLS},
  author = {René Krenz and Elena Dubrova and Andreas Kuehlmann}
}
@inproceedings{conf/iwls/KudvaSD02,
  title = {Metrics for Structural Logic Synthesis},
  pages = {1-6},
  year = {2002},
  booktitle = {IWLS},
  author = {Prabhakar Kudva and Andrew Sullivan and William E. Dougherty}
}
@inproceedings{conf/iwls/KangP02,
  title = {Technology Mapping for Low Leakage Power with Hot-Carrier Effect Consideration},
  pages = {295-300},
  year = {2002},
  booktitle = {IWLS},
  author = {Chang Woo Kang and Massoud Pedram}
}
@inproceedings{conf/iwls/ShelarS02,
  title = {Efficient Layout Synthesis Algorithm for Pass Transistor Logic Circuits},
  pages = {209-214},
  year = {2002},
  booktitle = {IWLS},
  author = {Rupesh S. Shelar and Sachin S. Sapatnekar}
}
@inproceedings{conf/iwls/ChiricescuSSG02,
  title = {Synthesis of Morphable Multipliers},
  pages = {109-113},
  year = {2002},
  booktitle = {IWLS},
  author = {Silviu M. S. A. Chiricescu and Michael A. Schuette and Herman Schmit and Robin Glinton}
}
@inproceedings{conf/iwls/YuanAAP02,
  title = {Simplifying Constraint Solving in Random Simulation Generation},
  pages = {185-190},
  year = {2002},
  booktitle = {IWLS},
  author = {Jun Yuan and Ken Albin and Adnan Aziz and Carl Pixley}
}
@inproceedings{conf/iwls/PrasadHJ02,
  title = {Improving Sequential ATPG Using SAT Methods},
  pages = {79-84},
  year = {2002},
  booktitle = {IWLS},
  author = {Mukul R. Prasad and Michael S. Hsiao and Jawahar Jain}
}
@inproceedings{conf/iwls/YevtushenkoVBPS02,
  title = {Equisolvability of Series vs. Controller's Topology in Synchronous Language Equations},
  pages = {45-50},
  year = {2002},
  booktitle = {IWLS},
  author = {Nina Yevtushenko and Tiziano Villa and Robert K. Brayton and Alexandre Petrenko and Alberto L. Sangiovanni-Vincentelli}
}
@inproceedings{conf/iwls/TownsendTL02,
  title = {On-line Error Detection in a Carry-free Adder},
  pages = {251-254},
  year = {2002},
  booktitle = {IWLS},
  author = {Whitney J. Townsend and Mitchell A. Thornton and Parag K. Lala}
}
@inproceedings{conf/iwls/NazhandaliS02,
  title = {Majority-Based Decomposition of Carry Logic in Binary Adders},
  pages = {179-184},
  year = {2002},
  booktitle = {IWLS},
  author = {Leyla Nazhandali and Karem A. Sakallah}
}
@inproceedings{conf/iwls/MishchenkoS02,
  title = {Encoding of Boolean Functions and its Application to LUT Cascade Synthesis},
  pages = {115-120},
  year = {2002},
  booktitle = {IWLS},
  author = {Alan Mishchenko and Tsutomu Sasao}
}
@inproceedings{conf/iwls/SinhaMB02,
  title = {Topologically Constrained Logic Synthesis},
  pages = {13-20},
  year = {2002},
  booktitle = {IWLS},
  author = {Subarnarekha Sinha and Alan Mishchenko and Robert K. Brayton}
}
@inproceedings{conf/iwls/YenCJ02,
  title = {A Practical Approach to Cycle Bound Estimation for Property Checking},
  pages = {149-154},
  year = {2002},
  booktitle = {IWLS},
  author = {Chia-Chih Yen and Kuang-Chien Chen and Jing-Yang Jou}
}
@inproceedings{conf/iwls/SrivastavaS02,
  title = {Predictability: Definition, Analysis and Optimization},
  pages = {267-272},
  year = {2002},
  booktitle = {IWLS},
  author = {Ankur Srivastava and Majid Sarrafzadeh}
}
@inproceedings{conf/iwls/CongLL02,
  title = {Enhanced SPFD Rewiring on Improving Rewiring Ability},
  pages = {91-96},
  year = {2002},
  booktitle = {IWLS},
  author = {Jason Cong and Joey Y. Lin and Wangning Long}
}
@inproceedings{conf/iwls/SzeW02,
  title = {Multi-Level Circuit Clustering for Delay Minimization},
  pages = {227-232},
  year = {2002},
  booktitle = {IWLS},
  author = {Cliff C. N. Sze and Ting-Chi Wang}
}
@inproceedings{conf/iwls/KerttuLDT02,
  title = {Low Power Optimization Techniques for BDD Mapped Finite State Machines},
  pages = {143-148},
  year = {2002},
  booktitle = {IWLS},
  author = {Mikael Kerttu and Per Lindgren and Rolf Drechsler and Mitchell A. Thornton}
}
@inproceedings{conf/iwls/KojimaSSKF02,
  title = {Field Modifiable Architecture and its Design Methodology: System Design Without Logic Synthesis},
  pages = {103-108},
  year = {2002},
  booktitle = {IWLS},
  author = {Yoshihisa Kojima and Hiroshi Saito and Kenshu Seto and Satoshi Komatsu and Masahiro Fujita}
}
@inproceedings{conf/iwls/AbdollahiF02,
  title = {Runtime Mechanisms for Leakage Current Reduction in CMOS VLSI Circuits},
  pages = {419-424},
  year = {2002},
  booktitle = {IWLS},
  author = {Afshin Abdollahi and Farzan Fallah}
}
@inproceedings{conf/iwls/Al-RabadiC02,
  title = {Optical Realizations of Reversible Logic},
  pages = {21-26},
  year = {2002},
  booktitle = {IWLS},
  author = {Anas Al-Rabadi and Lee W. Casperson}
}
@inproceedings{conf/iwls/TsukisakaIN02,
  title = {High Throughput Asynchronous Domino Using Dual output Buffer},
  pages = {279-282},
  year = {2002},
  booktitle = {IWLS},
  author = {Masayuki Tsukisaka and Masashi Imai and Takashi Nanya}
}
@inproceedings{conf/iwls/Roychowdhury02,
  title = {Optical Systems 101 for EDA Practitioners},
  pages = {397},
  year = {2002},
  booktitle = {IWLS},
  author = {Jaijeet S. Roychowdhury}
}
@inproceedings{conf/iwls/MeinelS02,
  title = {Modular Partitioning and Dynamic Conjunction Scheduling in Image Computation},
  pages = {391-396},
  year = {2002},
  booktitle = {IWLS},
  author = {Christoph Meinel and Christian Stangier}
}
@inproceedings{conf/iwls/Politi02,
  title = {Recognition of Transistor Level Complex Sequential and Dynamic Circuits using State Based BDD's},
  pages = {221-226},
  year = {2002},
  booktitle = {IWLS},
  author = {Federico Politi}
}
@inproceedings{conf/iwls/MadalinskiBY02,
  title = {Visualization of Coding Conflicts in Asynchronous Circuit Design},
  pages = {155-160},
  year = {2002},
  booktitle = {IWLS},
  author = {Agnes Madalinski and Alexandre V. Bystrov and Alexandre Yakovlev}
}
@inproceedings{conf/iwls/Levitan02,
  title = {Giga = 1/Nano: CAD Tools and Modeling Challenges for Giga-Scale Mixed Technology Micro-Systems},
  pages = {399},
  year = {2002},
  booktitle = {IWLS},
  author = {Steven P. Levitan}
}
@inproceedings{conf/iwls/ChangLR02,
  title = {An Efficient Two-Level Filter Scheme for Low Power Cache},
  pages = {61-66},
  year = {2002},
  booktitle = {IWLS},
  author = {Yen-Jen Chang and Feipei Lai and Shanq-Jang Ruan}
}
@inproceedings{conf/iwls/AloulMS02,
  title = {ZBDD-Based Backtrack Search SAT Solver},
  pages = {131-136},
  year = {2002},
  booktitle = {IWLS},
  author = {Fadi A. Aloul and Maher N. Mneimneh and Karem A. Sakallah}
}
@inproceedings{conf/iwls/HashimotoHO02,
  title = {Experimental Study on Cell-Base High-Performance Datapath Design},
  pages = {283-287},
  year = {2002},
  booktitle = {IWLS},
  author = {Masanori Hashimoto and Yashiteru Hayashi and Hidetoshi Onodera}
}
@inproceedings{conf/iwls/WangSC02,
  title = {A Constructive Matching Algorithm for Library-Based Domino Technology Mapping},
  pages = {215-220},
  year = {2002},
  booktitle = {IWLS},
  author = {Xinning Wang and Prashant Sawkar and Barbara A. Chappell}
}
@inproceedings{conf/iwls/ThepayasuwanD02,
  title = {A Methodology for Core Placement and Bus Synthesis under Time, Area and Energy Consumption Constraints},
  pages = {57-60},
  year = {2002},
  booktitle = {IWLS},
  author = {Nattawut Thepayasuwan and Alex Doboli}
}
@inproceedings{conf/iwls/MishchenkoP02,
  title = {Logic Synthesis of Reversible Wave Cascades},
  pages = {197-202},
  year = {2002},
  booktitle = {IWLS},
  author = {Alan Mishchenko and Marek A. Perkowski}
}
@inproceedings{conf/iwls/FarmD02,
  title = {Technology Mapping for Chemically Assembled Electronic Nanotechnology},
  pages = {121-124},
  year = {2002},
  booktitle = {IWLS},
  author = {Petra Färm and Elena Dubrova}
}
@inproceedings{conf/iwls/Kerntopf02a,
  title = {Nonlinear Sifting of Decision Diagrams},
  pages = {85-90},
  year = {2002},
  booktitle = {IWLS},
  author = {Pawel Kerntopf}
}
@inproceedings{conf/iwls/Edwards02,
  title = {High-Level Synthesis from the Synchronous Language Esterel},
  pages = {401-406},
  year = {2002},
  booktitle = {IWLS},
  author = {Stephen A. Edwards}
}
@inproceedings{conf/iwls/Murgai02,
  title = {Net Buffering in the Presence of Multiple Timing Views},
  pages = {367-372},
  year = {2002},
  booktitle = {IWLS},
  author = {Rajeev Murgai}
}
@inproceedings{conf/iwls/BengtssonMD02,
  title = {A Fast Heuristic Algorithm for Disjunctive},
  pages = {51-56},
  year = {2002},
  booktitle = {IWLS},
  author = {Tomas Bengtsson and Andrés Martinelli and Elena Dubrova}
}
@inproceedings{conf/iwls/MotterM02,
  title = {Overcoming Resolution-Based Lower Bounds for SAT Solvers},
  pages = {373-378},
  year = {2002},
  booktitle = {IWLS},
  author = {DoRon B. Motter and Igor L. Markov}
}
@inproceedings{conf/iwls/TangD02,
  title = {Layout-Aware Synthesis Methodology for Analog Systems Based on Combined Block Sizing, Floorplanning and Global Routing},
  pages = {41-44},
  year = {2002},
  booktitle = {IWLS},
  author = {Hua Tang and Alex Doboli}
}
@inproceedings{conf/iwls/GibbT02,
  title = {The Automatic Generation of Application Specific Processors},
  pages = {161-165},
  year = {2002},
  booktitle = {IWLS},
  author = {S. G. Gibb and Laurence E. Turner}
}
@inproceedings{conf/iwls/JiangMB02,
  title = {Reducing Multi-Valued Algebraic Operations to Binary},
  pages = {339-344},
  year = {2002},
  booktitle = {IWLS},
  author = {Jie-Hong Roland Jiang and Alan Mishchenko and Robert K. Brayton}
}
@inproceedings{conf/iwls/MishchenkoB02,
  title = {A Boolean Paradigm in Multi-Valued Logic Synthesis},
  pages = {173-177},
  year = {2002},
  booktitle = {IWLS},
  author = {Alan Mishchenko and Robert K. Brayton}
}
