requirements:
  -
    block: LPDDR
    category: FEAT
    index: 0
    description: The DDR module is used to connect the AIPU system to external DRAM memory.
    criticality: bronze
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: FEAT
    index: 1
    description: The DDR module uses the LPDDR5 at 6400MT/s
    criticality: bronze
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: FEAT
    index: 2
    description: The DDR module enables the usage of lower speed grades. A total of 4 speed grades training data can be stored. These can then be switched among without having to retrain the link.
    criticality: silver
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: CLK
    index: 3
    description: A DDR module receives a dedicated DDR clock to meet its requirements. This clock needs to scale to adapt the speed grade. The effective speed grade = DDR clock freq x 4 x 2. The default frequency (required to meet 6400MT/s) is 800MHz
    criticality: bronze
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: CLK
    index: 4
    description: Both the DDR controller (which interfaces with the NoC) and the DDR PHY run on the dedicated DDR clock.
    criticality: bronze
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: PERF
    index: 5
    description: The total bandwidth of a single DDR module is 25.6GB/s half-duplex
    criticality: silver
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: FEAT
    index: 6
    description: The maximum capacity per module is 8GB. (Dual-rank on dual channel PHY → 2x2x2GB)
    criticality: bronze
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: FEAT
    index: 6.1
    description: The DDR module support operating with half bus-width. This effectively reduces the BW and capacity with 2x. The unused addresses wrap around to start of the module’s address range.
    criticality: silver
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: CONN
    index: 7
    description: The memory of the DDR module can be reached by all NoC initiators as described by the NoC specifications and connectivity
    criticality: silver
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: CONN
    index: 8
    description: The DDR module exposes a 256b AXI plug as memory entry point for the system that operates at the dedicated DDR clock (800 MHz).
    criticality: bronze
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: CONN
    index: 9
    description: The DDR AXI interface is sync to the DDR core ctrl logic
    criticality: bronze
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: FEAT
    index: 10
    description: The DDR does not provide exclusive support by itself, the NoC has to provide it.
    criticality: silver
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: CONN
    index: 11
    description: The DDR needs a single NIU that supports both read and write. This means the NoC already does some arbitration between read and write, but still allows full duplex data (but not full duplex request + response).
    criticality: bronze
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: CONN
    index: 12
    description: At the top-level, the outputs of several DDR modules are interleaved in several address modes. 2x4 (2 groups west/east of 4 interleaved banks), 4x2 (4 groups of 2 interleaved banks), 8x1 (contiguously stacked banks, no interleaving)
    criticality: silver
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: FEAT
    index: 13
    description: A DDR module can provide inline ECC for specific address ranges. These ranges are programmable and ECC can also be disabled all together.
    criticality: silver
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: FEAT
    index: 14
    description: A DDR module can provide link ECC if the DRAM devices support it and it is enabled in SW
    criticality: silver
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: FEAT
    index: 15
    description: The DDR module should be able to accept a priority per request using AXQOS signals.
    criticality: silver
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: FEAT
    index: 16
    description: The DDR controller can buffer up to 32 read/write request command, 128 read/write data beats, and 64 write responses
    criticality: silver
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: FEAT
    index: 17
    description: The DDR module is wrapped with a similar strategy as our own IP blocks. This wrapper contains, interface pipelines on AXI and APB, OA CSRs for gating and reset control, PMMU for gating and reset control.
    criticality: bronze
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: PWR
    index: 18
    description: The DDR module supports several low power modes and can place the DRAM devices in to a low power state. These low power modes are inherently part of the SNPS IP.
    criticality: silver
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: FEAT
    index: 19
    description: The AO CSR register space is extended to have control over the DDR Low Power interface.
    criticality: silver
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: FEAT
    index: 20
    description: The DDR controller exposes performance logging signals. These should be linked to counters that can be read over APB at the DDR integration level.
    criticality: silver
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: FEAT
    index: 21
    description: The DDR module allows connecting a smaller DRAM device that does not fill its normal capacity of 8GB. This requirement is similar to DDR_006.1, unused addresses wrap around.
    criticality: silver
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: FEAT
    index: 22
    description: The DDR will no longer have the system address regions feature like it did in Alpha and Omega. This feature has never been used and the memory map does not provision for it.
    criticality: bronze
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: FEAT
    index: 100
    description: The DDR consist of a single DDR ctrl module that drives two x16 PHYs in lock step. Each PHY connects to one channel of a dual channel DRAM device.
    criticality: bronze
    owner: Roel Uytterhoeven
  -
    block: LPDDR
    category: PWR
    index: 101
    description: During IDLE periods (i.e., when no transactions are received for a set period), the DDR puts the DRAM devices in to a low power mode.
    criticality: silver
    owner: Roel Uytterhoeven
