Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/ngonidzashe/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 316f16fcca2c493a9feb1e0fb85cdaa2 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot XADCdemo_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.XADCdemo xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "XADCdemo_time_impl.sdf", for root module "XADCdemo".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "XADCdemo_time_impl.sdf", for root module "XADCdemo".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.XADC(INIT_40=16'b100000000000000...
Compiling module xil_defaultlib.xadc_wiz_0
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.chorus
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.distortion
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.pwm_module
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.mux4_4bus
Compiling module xil_defaultlib.segClkDevider
Compiling module xil_defaultlib.counter3bit
Compiling module xil_defaultlib.decoder_3_8
Compiling module xil_defaultlib.sevensegdecoder
Compiling module xil_defaultlib.DigitToSeg
Compiling module xil_defaultlib.XADCdemo
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3409] Failed to compile generated C file xsim.dir/XADCdemo_time_impl/obj/xsim_3.c.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
