# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7z020clg484-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/project.cache/wt [current_project]
set_property parent.project_path C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/project.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property vhdl_version vhdl_2k [current_fileset]
read_ip c:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/fft_config1_s_core.xci
set_property is_locked true [get_files c:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config1_s_core/fft_config1_s_core.xci]

read_ip c:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config2_s_core/fft_config2_s_core.xci
set_property is_locked true [get_files c:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/project.srcs/sources_1/ip/fft_config2_s_core/fft_config2_s_core.xci]

read_verilog -library xil_defaultlib {
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_imgOutTmpBlockRam_M_real_V_memcore.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc_consFilters_V.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc_limits.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_mul_mul_9ns_24s_32_3.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/fft_config1_s.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/fft_config2_s.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_fftPyrOut_M_imag_V.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_fftPyrOut_M_real_V.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_fft_config2_data_V.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_fft_config_data_V_channel.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_ifftPyrOut_channel.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_imgInTmp2_channel.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_imgInTmp_channel.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/FIFO_pyrconstuct_top_imgOutTmpFFTStream_channel.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Block_codeRepl20_proc.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Block_proc.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_imgOutTmpBlockRam_M_real_V.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_1_proc.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_2_proc.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_3_proc.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_4_proc.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top_Loop_5_proc.v
  C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top.v
}
read_xdc C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top.xdc
set_property used_in_implementation false [get_files C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
synth_design -top pyrconstuct_top -part xc7z020clg484-1 -no_iobuf -mode out_of_context
write_checkpoint -noxdef pyrconstuct_top.dcp
catch { report_utilization -file pyrconstuct_top_utilization_synth.rpt -pb pyrconstuct_top_utilization_synth.pb }
