LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY mux IS
	PORT (
		SEL    : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		OUTPUT : OUT STD_LOGIC_VECTOR(14 DOWNTO 0)
	);
END mux;

ARCHITECTURE Behavior OF mux IS

	CONSTANT W0 : STD_LOGIC_VECTOR(14 DOWNTO 0) := "000001010010011"; -- HELLO
	CONSTANT W1 : STD_LOGIC_VECTOR(14 DOWNTO 0) := "100001110110011"; -- CEPPO
	CONSTANT W2 : STD_LOGIC_VECTOR(14 DOWNTO 0) := "100001010010011"; -- CELLO
	CONSTANT W3 : STD_LOGIC_VECTOR(14 DOWNTO 0) := "101001110110011"; -- FEPPO

BEGIN
	OUTPUT <= W0 WHEN SEL = "00" ELSE
	          W1 WHEN SEL = "01" ELSE
	          W2 WHEN SEL = "10" ELSE
	          W3;
END Behavior;