read -sv run_verilog_mid/adder_32b_18_56_7b1f0bc0b1e70848281b7d1bc7d53ba6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_56_7b1f0bc0b1e70848281b7d1bc7d53ba6_yosys.v
