
#
# Wishbone FIFO componets
#

VERILOG_SOURCES += \
	$(PRJ_ROOT)/vrf/tb/wb_fifo/fifo_gav.sv \
	$(PRJ_ROOT)/vrf/tb/wb_fifo/simple_dpram_sclk.v \
	$(PRJ_ROOT)/vrf/tb/wb_fifo/wb_32bit_fifo_writer.sv \
	$(PRJ_ROOT)/vrf/tb/wb_fifo/wb_32bit_fifo_reader.sv \
	$(PRJ_ROOT)/vrf/tb/wb_fifo/wb_32bit_sfifo.sv \
	$(PRJ_ROOT)/vrf/tb/wb_fifo/wb_fifo.sv
