// Seed: 1469411052
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  buf primCall (id_3, id_2);
  assign id_1 = 1;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3
  );
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  assign module_0.id_1 = 0;
endmodule
