
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116513                       # Number of seconds simulated
sim_ticks                                116513448471                       # Number of ticks simulated
final_tick                               1171344066550                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90000                       # Simulator instruction rate (inst/s)
host_op_rate                                   116792                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3282611                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911432                       # Number of bytes of host memory used
host_seconds                                 35494.13                       # Real time elapsed on the host
sim_insts                                  3194457461                       # Number of instructions simulated
sim_ops                                    4145428961                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2137600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1556480                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4277760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1196416                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1196416                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16700                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12160                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33420                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9347                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9347                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4967804                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10986                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18346380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15380                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13358801                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36714732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15380                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10986                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15380                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41746                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10268480                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10268480                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10268480                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4967804                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10986                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18346380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13358801                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               46983212                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139872088                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23411246                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18992612                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1996918                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9690287                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9017031                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2521930                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92538                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102328351                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128005528                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23411246                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11538961                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28193846                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6503248                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2632944                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11951829                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1569249                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137635940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.138702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109442094     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1985391      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3647107      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3290320      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2102485      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1716269      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          997755      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1038243      0.75%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13416276      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137635940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167376                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.915161                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101282704                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3995515                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27829170                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        47967                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4480576                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4047930                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154962267                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1295                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4480576                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102100188                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1072072                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1759327                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27041857                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1181912                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153265037                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           33                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        225357                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       510444                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216775193                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713736545                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713736545                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45070624                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33812                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4245743                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14552541                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7209734                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82572                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1608601                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150392213                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139756987                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       156572                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26340135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57877198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    137635940                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.015411                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560597                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79091752     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24099713     17.51%     74.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12666973      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7319170      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8104308      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3011505      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2668190      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       512711      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161618      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137635940                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         559348     68.70%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        116957     14.36%     83.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137919     16.94%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117692764     84.21%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978169      1.42%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12896670      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7172478      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139756987                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.999177                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             814224                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005826                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418120710                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176766368                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136693791                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140571211                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       270587                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3359106                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          208                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       118692                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4480576                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         692374                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       107428                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150426025                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        60834                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14552541                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7209734                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         93152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          208                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1115108                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1119075                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234183                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137453556                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12387244                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2303431                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19559393                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19561319                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7172149                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.982709                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136819441                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136693791                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79784426                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224076030                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.977277                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356060                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27297028                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2022055                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133155364                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.924705                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694710                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82506813     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23464838     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11655454      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3959880      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4884990      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1707830      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1206165      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       997222      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2772172      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133155364                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2772172                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280809636                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305333632                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2236148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.398721                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.398721                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.714939                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.714939                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618911042                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191345687                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144348518                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139872088                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22459685                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18509945                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1869085                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8853100                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8382596                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2356265                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84587                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    101014331                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             124022743                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22459685                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10738861                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26343598                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6046602                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5530376                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11706313                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1521698                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137036541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.102547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.544788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110692943     80.78%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2696511      1.97%     82.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2310187      1.69%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2311529      1.69%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2181899      1.59%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1076249      0.79%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          748433      0.55%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1911977      1.40%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13106813      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137036541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.160573                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.886687                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        99893942                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6887649                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26005032                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       107947                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4141968                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3603920                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6269                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     149619372                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        49580                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4141968                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       100396178                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4439055                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1317305                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25599068                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1142964                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     148217660                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1450                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        399103                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       601816                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        13613                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    207431255                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    690814781                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    690814781                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163042167                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        44389075                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        31923                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16396                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3718352                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14705533                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7645513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       302805                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1670998                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         144443973                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31923                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134755694                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       102109                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24368810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     55572687                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          867                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137036541                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.983356                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.582520                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81503630     59.48%     59.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22962272     16.76%     76.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11556121      8.43%     84.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7557906      5.52%     90.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6692658      4.88%     95.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2616849      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2970157      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1083941      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        93007      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137036541                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         947455     74.86%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        152736     12.07%     86.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       165425     13.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111317098     82.61%     82.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1945562      1.44%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15527      0.01%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13882188     10.30%     94.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7595319      5.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134755694                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.963421                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1265616                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009392                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    407915651                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    168845364                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130780947                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136021310                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       192666                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2876067                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          926                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          672                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       146724                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4141968                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3755735                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       260005                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    144475896                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1177974                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14705533                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7645513                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16395                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        210129                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        12832                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          672                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1107882                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1053757                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2161639                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132464164                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13647869                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2291527                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21241728                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18681377                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7593859                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.947038                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             130786685                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130780947                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78904874                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        214186344                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.935004                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368394                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96894263                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118620842                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25864156                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31056                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1891572                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    132894573                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.892594                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.709791                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85323285     64.20%     64.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21809348     16.41%     80.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10465184      7.87%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4665213      3.51%     92.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3655591      2.75%     94.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1484768      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1516842      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1056505      0.79%     97.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2917837      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    132894573                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96894263                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118620842                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19328255                       # Number of memory references committed
system.switch_cpus1.commit.loads             11829466                       # Number of loads committed
system.switch_cpus1.commit.membars              15528                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17028616                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106726426                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2338719                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2917837                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           274461734                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          293112258                       # The number of ROB writes
system.switch_cpus1.timesIdled                  52552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2835547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96894263                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118620842                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96894263                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.443554                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.443554                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.692735                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.692735                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       598520898                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      180471541                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      141215566                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31056                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               139872088                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20594488                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18050387                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1605128                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10171632                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9941230                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1430325                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        49808                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    108599672                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             114468784                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20594488                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11371555                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23279125                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5254161                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1874116                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12378283                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1013066                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    137392575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.947535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.316819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114113450     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1168617      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2137851      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1798214      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3296511      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3567239      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          776340      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          609776      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         9924577      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    137392575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.147238                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.818382                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107750165                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2900165                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23083918                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23440                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3634879                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2208116                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4785                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     129176169                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1313                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3634879                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108182325                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1404208                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       724797                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22664242                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       782116                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     128256517                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         82468                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       472567                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    170298345                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    581894801                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    581894801                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    137319688                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        32978646                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18271                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9144                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2475076                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     21394130                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4137884                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        74718                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       922087                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         126750470                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18272                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        119046462                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        95328                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21052383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     45267910                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    137392575                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.866469                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.477714                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     87846727     63.94%     63.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20173314     14.68%     78.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10127153      7.37%     85.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6656478      4.84%     90.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6924069      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3585767      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1604729      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       398781      0.29%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75557      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    137392575                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         297940     59.79%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        126097     25.31%     85.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        74242     14.90%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     93955288     78.92%     78.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       995114      0.84%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9127      0.01%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     19978872     16.78%     96.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4108061      3.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     119046462                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.851109                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             498279                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004186                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    376079106                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    147821409                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    116360385                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     119544741                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       221539                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3885265                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          284                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       129155                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3634879                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         948851                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        47693                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    126768742                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        46157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     21394130                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4137884                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9144                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         31250                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          197                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          284                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       775208                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       956350                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1731558                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    117771159                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19672366                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1275303                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23780261                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18145505                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4107895                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.841992                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             116464637                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            116360385                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         67214957                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        159502760                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.831906                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.421403                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92296866                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    104817895                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21951711                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1609497                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    133757696                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.783640                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.660101                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     94838669     70.90%     70.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15098536     11.29%     82.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10921190      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2437222      1.82%     92.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2775332      2.07%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       980612      0.73%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4128893      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       830369      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1746873      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    133757696                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92296866                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     104817895                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21517593                       # Number of memory references committed
system.switch_cpus2.commit.loads             17508864                       # Number of loads committed
system.switch_cpus2.commit.membars               9128                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16417397                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         91491154                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1414395                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1746873                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           258780429                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          257174187                       # The number of ROB writes
system.switch_cpus2.timesIdled                  37059                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2479513                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92296866                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            104817895                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92296866                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.515459                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.515459                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.659866                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.659866                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       544896754                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      152834425                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      135522035                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18256                       # number of misc regfile writes
system.l20.replacements                          4537                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          370962                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.104013                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          315.762741                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.702200                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2124.822925                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7786.712134                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.030836                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001240                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.207502                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760421                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34325                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34325                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l20.Writeback_hits::total                10353                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34325                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34325                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34325                       # number of overall hits
system.l20.overall_hits::total                  34325                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4522                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4536                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3435554                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1290482790                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1293918344                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3435554                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1290482790                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1293918344                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3435554                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1290482790                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1293918344                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38847                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38861                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38847                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38861                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38847                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38861                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116405                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.116724                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116405                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.116724                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116405                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.116724                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 245396.714286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 285378.768244                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 285255.366843                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 245396.714286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 285378.768244                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 285255.366843                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 245396.714286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 285378.768244                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 285255.366843                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3247                       # number of writebacks
system.l20.writebacks::total                     3247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4522                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4536                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2568945                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1010468528                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1013037473                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2568945                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1010468528                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1013037473                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2568945                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1010468528                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1013037473                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116405                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.116724                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116405                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.116724                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116405                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.116724                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183496.071429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 223456.109686                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 223332.776235                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 183496.071429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 223456.109686                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 223332.776235                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 183496.071429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 223456.109686                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 223332.776235                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16710                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          673702                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26950                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.998219                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           13.906062                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.133080                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5817.889080                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4404.071779                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001358                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000404                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.568153                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.430085                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        78145                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  78145                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17746                       # number of Writeback hits
system.l21.Writeback_hits::total                17746                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        78145                       # number of demand (read+write) hits
system.l21.demand_hits::total                   78145                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        78145                       # number of overall hits
system.l21.overall_hits::total                  78145                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16700                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16710                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16700                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16710                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16700                       # number of overall misses
system.l21.overall_misses::total                16710                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2729981                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4758339713                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4761069694                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2729981                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4758339713                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4761069694                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2729981                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4758339713                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4761069694                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        94845                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              94855                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17746                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17746                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        94845                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               94855                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        94845                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              94855                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.176077                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.176164                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.176077                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.176164                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.176077                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.176164                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 272998.100000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 284930.521737                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 284923.380850                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 272998.100000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 284930.521737                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 284923.380850                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 272998.100000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 284930.521737                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 284923.380850                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4141                       # number of writebacks
system.l21.writebacks::total                     4141                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16700                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16710                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16700                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16710                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16700                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16710                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2110027                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3724324120                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3726434147                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2110027                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3724324120                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3726434147                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2110027                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3724324120                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3726434147                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.176077                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.176164                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.176077                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.176164                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.176077                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.176164                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 211002.700000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 223013.420359                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 223006.232615                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 211002.700000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 223013.420359                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 223006.232615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 211002.700000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 223013.420359                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 223006.232615                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12174                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          197246                       # Total number of references to valid blocks.
system.l22.sampled_refs                         24462                       # Sample count of references to valid blocks.
system.l22.avg_refs                          8.063364                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          421.598789                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.639724                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5456.004105                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6401.757382                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.034310                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000703                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.444011                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.520976                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        33476                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  33476                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9416                       # number of Writeback hits
system.l22.Writeback_hits::total                 9416                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        33476                       # number of demand (read+write) hits
system.l22.demand_hits::total                   33476                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        33476                       # number of overall hits
system.l22.overall_hits::total                  33476                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12160                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12174                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12160                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12174                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12160                       # number of overall misses
system.l22.overall_misses::total                12174                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3665456                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3379101270                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3382766726                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3665456                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3379101270                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3382766726                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3665456                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3379101270                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3382766726                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        45636                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              45650                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9416                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9416                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        45636                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               45650                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        45636                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              45650                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.266456                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.266681                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.266456                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.266681                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.266456                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.266681                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 261818.285714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 277886.617599                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 277868.139149                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 261818.285714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 277886.617599                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 277868.139149                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 261818.285714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 277886.617599                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 277868.139149                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                1959                       # number of writebacks
system.l22.writebacks::total                     1959                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12160                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12174                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12160                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12174                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12160                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12174                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2799239                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2625954054                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2628753293                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2799239                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2625954054                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2628753293                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2799239                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2625954054                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2628753293                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.266456                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.266681                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.266456                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.266681                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.266456                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.266681                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 199945.642857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 215950.168914                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 215931.763841                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 199945.642857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 215950.168914                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 215931.763841                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 199945.642857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 215950.168914                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 215931.763841                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996531                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011959462                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185657.585313                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996531                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11951813                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11951813                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11951813                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11951813                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11951813                       # number of overall hits
system.cpu0.icache.overall_hits::total       11951813                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4127096                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4127096                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4127096                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4127096                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4127096                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4127096                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11951829                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11951829                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11951829                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11951829                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11951829                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11951829                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 257943.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 257943.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 257943.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 257943.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 257943.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 257943.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3551754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3551754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3551754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3551754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3551754                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3551754                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 253696.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 253696.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 253696.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 253696.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 253696.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 253696.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38847                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168057741                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39103                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4297.822188                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.607627                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.392373                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904717                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095283                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9315865                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9315865                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16373642                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16373642                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16373642                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16373642                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117603                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117603                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117603                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117603                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117603                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117603                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13922667287                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13922667287                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13922667287                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13922667287                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13922667287                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13922667287                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9433468                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9433468                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16491245                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16491245                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16491245                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16491245                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012467                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012467                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007131                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007131                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007131                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007131                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 118387.007874                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 118387.007874                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 118387.007874                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 118387.007874                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 118387.007874                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 118387.007874                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu0.dcache.writebacks::total            10353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78756                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78756                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78756                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78756                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78756                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78756                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38847                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38847                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38847                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38847                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38847                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38847                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3560271119                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3560271119                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3560271119                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3560271119                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3560271119                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3560271119                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002356                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002356                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91648.547352                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91648.547352                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91648.547352                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91648.547352                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91648.547352                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91648.547352                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.887853                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008742865                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1834077.936364                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.887853                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015846                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881231                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11706302                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11706302                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11706302                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11706302                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11706302                       # number of overall hits
system.cpu1.icache.overall_hits::total       11706302                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.cpu1.icache.overall_misses::total           11                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3080469                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3080469                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3080469                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3080469                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3080469                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3080469                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11706313                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11706313                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11706313                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11706313                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11706313                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11706313                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 280042.636364                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 280042.636364                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 280042.636364                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 280042.636364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 280042.636364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 280042.636364                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2812981                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2812981                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2812981                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2812981                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2812981                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2812981                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 281298.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 281298.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 281298.100000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 281298.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 281298.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 281298.100000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 94845                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               190137920                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 95101                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1999.326190                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.872430                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.127570                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.917470                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.082530                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10593091                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10593091                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7467535                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7467535                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16174                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16174                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15528                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15528                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18060626                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18060626                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18060626                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18060626                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       396809                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       396809                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          100                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       396909                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        396909                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       396909                       # number of overall misses
system.cpu1.dcache.overall_misses::total       396909                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  43829042936                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  43829042936                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     13408005                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     13408005                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  43842450941                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  43842450941                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  43842450941                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  43842450941                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10989900                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10989900                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7467635                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7467635                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15528                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15528                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18457535                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18457535                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18457535                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18457535                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.036107                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036107                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021504                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021504                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021504                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021504                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110453.752148                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110453.752148                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 134080.050000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 134080.050000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110459.704721                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110459.704721                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110459.704721                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110459.704721                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17746                       # number of writebacks
system.cpu1.dcache.writebacks::total            17746                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       301964                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       301964                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          100                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       302064                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       302064                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       302064                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       302064                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        94845                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        94845                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        94845                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        94845                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        94845                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        94845                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10106251623                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10106251623                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10106251623                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10106251623                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10106251623                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10106251623                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008630                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008630                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005139                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005139                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005139                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005139                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106555.449660                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106555.449660                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 106555.449660                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106555.449660                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 106555.449660                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106555.449660                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.959154                       # Cycle average of tags in use
system.cpu2.icache.total_refs               920647808                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1701751.955638                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.959154                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022370                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866922                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12378267                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12378267                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12378267                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12378267                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12378267                       # number of overall hits
system.cpu2.icache.overall_hits::total       12378267                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4384984                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4384984                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4384984                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4384984                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4384984                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4384984                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12378283                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12378283                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12378283                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12378283                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12378283                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12378283                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 274061.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 274061.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 274061.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 274061.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 274061.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 274061.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3781656                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3781656                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3781656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3781656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3781656                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3781656                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 270118.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 270118.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 270118.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 270118.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 270118.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 270118.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 45636                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               226175841                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 45892                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4928.437222                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.579254                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.420746                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.830388                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.169612                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     17806294                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17806294                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3990459                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3990459                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9144                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9144                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9128                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9128                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     21796753                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21796753                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     21796753                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21796753                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       169295                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       169295                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       169295                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        169295                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       169295                       # number of overall misses
system.cpu2.dcache.overall_misses::total       169295                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  25540648556                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25540648556                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25540648556                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25540648556                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25540648556                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25540648556                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     17975589                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17975589                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3990459                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3990459                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9128                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9128                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     21966048                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     21966048                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     21966048                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     21966048                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009418                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009418                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007707                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007707                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007707                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007707                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 150864.754163                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 150864.754163                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 150864.754163                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 150864.754163                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 150864.754163                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 150864.754163                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9416                       # number of writebacks
system.cpu2.dcache.writebacks::total             9416                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       123659                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       123659                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       123659                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       123659                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       123659                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       123659                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        45636                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        45636                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        45636                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        45636                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        45636                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        45636                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5660504277                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5660504277                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5660504277                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5660504277                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5660504277                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5660504277                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002078                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002078                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 124035.942611                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 124035.942611                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 124035.942611                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 124035.942611                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 124035.942611                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 124035.942611                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
