{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1635977924284 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tta EP3C25F324C6 " "Selected device EP3C25F324C6 for design \"tta\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1635977924352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1635977924430 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1635977924431 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1635977924431 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1635977924861 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C6 " "Device EP3C40F324C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1635977925343 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1635977925343 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 16152 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1635977925380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 16154 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1635977925380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 16156 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1635977925380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 16158 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1635977925380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/user/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 16160 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1635977925380 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1635977925380 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1635977925386 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1635977925472 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1635977927804 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1635977927804 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1635977927804 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1635977927804 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tta.sdc " "Synopsys Design Constraints File file not found: 'tta.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1635977927897 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1635977927949 "|tta|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1635977928094 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1635977928094 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1635977928094 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1635977928096 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1635977928097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1635977928097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1635977928097 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1635977928097 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN V9 (CLK14, DIFFCLK_6n)) " "Automatically promoted node clk~input (placed in PIN V9 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1635977928987 ""}  } { { "tta.bdf" "" { Schematic "/home/user/ASSP_2021/fir/quartus/tta.bdf" { { 200 0 168 216 "clk" "" } } } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 16140 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635977928987 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1635977928988 ""}  } { { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 11648 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635977928988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN N2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset_n~input (placed in PIN N2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1635977928988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[6\] " "Destination node stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_n8b.tdf" "" { Text "/home/user/ASSP_2021/fir/quartus/db/cntr_n8b.tdf" 68 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 796 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635977928988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[5\] " "Destination node stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_n8b.tdf" "" { Text "/home/user/ASSP_2021/fir/quartus/db/cntr_n8b.tdf" 68 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 797 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635977928988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[4\] " "Destination node stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_n8b.tdf" "" { Text "/home/user/ASSP_2021/fir/quartus/db/cntr_n8b.tdf" 68 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 798 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635977928988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[3\] " "Destination node stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_n8b.tdf" "" { Text "/home/user/ASSP_2021/fir/quartus/db/cntr_n8b.tdf" 68 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 799 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635977928988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[2\] " "Destination node stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_n8b.tdf" "" { Text "/home/user/ASSP_2021/fir/quartus/db/cntr_n8b.tdf" 68 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 800 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635977928988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[1\] " "Destination node stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_n8b.tdf" "" { Text "/home/user/ASSP_2021/fir/quartus/db/cntr_n8b.tdf" 68 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 801 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635977928988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[0\] " "Destination node stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_n8b:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_n8b.tdf" "" { Text "/home/user/ASSP_2021/fir/quartus/db/cntr_n8b.tdf" 68 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_n8b:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 802 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635977928988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_397:usedw_counter\|counter_reg_bit\[6\] " "Destination node stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_397:usedw_counter\|counter_reg_bit\[6\]" {  } { { "db/cntr_397.tdf" "" { Text "/home/user/ASSP_2021/fir/quartus/db/cntr_397.tdf" 69 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_397:usedw_counter|counter_reg_bit[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 819 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635977928988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_397:usedw_counter\|counter_reg_bit\[5\] " "Destination node stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_397:usedw_counter\|counter_reg_bit\[5\]" {  } { { "db/cntr_397.tdf" "" { Text "/home/user/ASSP_2021/fir/quartus/db/cntr_397.tdf" 69 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_397:usedw_counter|counter_reg_bit[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 820 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635977928988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_397:usedw_counter\|counter_reg_bit\[4\] " "Destination node stream_source_1:inst7\|tiny_fifo:inst1\|scfifo:scfifo_component\|scfifo_6i61:auto_generated\|a_dpfifo_i431:dpfifo\|cntr_397:usedw_counter\|counter_reg_bit\[4\]" {  } { { "db/cntr_397.tdf" "" { Text "/home/user/ASSP_2021/fir/quartus/db/cntr_397.tdf" 69 17 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { stream_source_1:inst7|tiny_fifo:inst1|scfifo:scfifo_component|scfifo_6i61:auto_generated|a_dpfifo_i431:dpfifo|cntr_397:usedw_counter|counter_reg_bit[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 821 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635977928988 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1635977928988 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1635977928988 ""}  } { { "tta.bdf" "" { Schematic "/home/user/ASSP_2021/fir/quartus/tta.bdf" { { 216 0 168 232 "reset_n" "" } } } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 16141 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635977928988 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1635977928989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/user/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 14239 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635977928989 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/user/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 12210 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1635977928989 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1635977928989 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/user/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/user/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 0 { 0 ""} 0 13178 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635977928989 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1635977930751 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1635977930770 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1635977930772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1635977930800 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1635977930829 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1635977930894 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1635977931533 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "172 EC " "Packed 172 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1635977931556 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "46 Embedded multiplier block " "Packed 46 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1635977931556 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "18 " "Created 18 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1635977931556 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1635977931556 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635977932025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1635977934999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635977939381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1635977939610 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1635977943044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635977943044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1635977945008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "56 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "/home/user/ASSP_2021/fir/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1635977951150 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1635977951150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635977952803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1635977952806 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1635977952806 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1635977952806 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.26 " "Total time spent on timing analysis during the Fitter is 2.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1635977953127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1635977953199 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1635977955265 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1635977955302 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1635977957363 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635977959401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user/ASSP_2021/fir/quartus/output_files/tta.fit.smsg " "Generated suppressed messages file /home/user/ASSP_2021/fir/quartus/output_files/tta.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1635977960981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635977962640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  4 00:19:22 2021 " "Processing ended: Thu Nov  4 00:19:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635977962640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635977962640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635977962640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1635977962640 ""}
