
GraphicsDriver_STM32F411CEU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a28  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  08007bc8  08007bc8  00017bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000024  08007e48  08007e48  00017e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          000000c8  08007e6c  08007e6c  00017e6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f34  08007f34  00020174  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007f34  08007f34  00017f34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08007f3c  08007f3c  00017f3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000174  20000000  08007f44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e10  20000174  080080b8  00020174  2**2
                  ALLOC
 10 ._user_heap_stack 00008404  20000f84  080080b8  00020f84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020174  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001473b  00000000  00000000  000201a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003350  00000000  00000000  000348df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001050  00000000  00000000  00037c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f00  00000000  00000000  00038c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b157  00000000  00000000  00039b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011a0a  00000000  00000000  00054cd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000921f6  00000000  00000000  000666e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      0000009f  00000000  00000000  000f88d7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004de4  00000000  00000000  000f8978  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000174 	.word	0x20000174
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007bb0 	.word	0x08007bb0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000178 	.word	0x20000178
 80001dc:	08007bb0 	.word	0x08007bb0

080001e0 <_ZN7RequestC1Ev>:

#include "Protocol.h"
#include "Request.h"
#include <string.h>

Request::Request() {
 80001e0:	b480      	push	{r7}
 80001e2:	b083      	sub	sp, #12
 80001e4:	af00      	add	r7, sp, #0
 80001e6:	6078      	str	r0, [r7, #4]
 80001e8:	4a04      	ldr	r2, [pc, #16]	; (80001fc <_ZN7RequestC1Ev+0x1c>)
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	601a      	str	r2, [r3, #0]

}
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	4618      	mov	r0, r3
 80001f2:	370c      	adds	r7, #12
 80001f4:	46bd      	mov	sp, r7
 80001f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fa:	4770      	bx	lr
 80001fc:	08007c60 	.word	0x08007c60

08000200 <_ZN7RequestD1Ev>:

Request::~Request() {
 8000200:	b480      	push	{r7}
 8000202:	b083      	sub	sp, #12
 8000204:	af00      	add	r7, sp, #0
 8000206:	6078      	str	r0, [r7, #4]
 8000208:	4a04      	ldr	r2, [pc, #16]	; (800021c <_ZN7RequestD1Ev+0x1c>)
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	601a      	str	r2, [r3, #0]

}
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	4618      	mov	r0, r3
 8000212:	370c      	adds	r7, #12
 8000214:	46bd      	mov	sp, r7
 8000216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021a:	4770      	bx	lr
 800021c:	08007c60 	.word	0x08007c60

08000220 <_ZN7RequestD0Ev>:
Request::~Request() {
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
}
 8000228:	6878      	ldr	r0, [r7, #4]
 800022a:	f7ff ffe9 	bl	8000200 <_ZN7RequestD1Ev>
 800022e:	f44f 6181 	mov.w	r1, #1032	; 0x408
 8000232:	6878      	ldr	r0, [r7, #4]
 8000234:	f006 ff34 	bl	80070a0 <_ZdlPvj>
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	4618      	mov	r0, r3
 800023c:	3708      	adds	r7, #8
 800023e:	46bd      	mov	sp, r7
 8000240:	bd80      	pop	{r7, pc}

08000242 <_ZN7Request5ParseEPht>:

bool Request::Parse(uint8_t *data, uint16_t dataLength) {
 8000242:	b580      	push	{r7, lr}
 8000244:	b084      	sub	sp, #16
 8000246:	af00      	add	r7, sp, #0
 8000248:	60f8      	str	r0, [r7, #12]
 800024a:	60b9      	str	r1, [r7, #8]
 800024c:	4613      	mov	r3, r2
 800024e:	80fb      	strh	r3, [r7, #6]
	if (dataLength < 3 || data == 0) {
 8000250:	88fb      	ldrh	r3, [r7, #6]
 8000252:	2b02      	cmp	r3, #2
 8000254:	d902      	bls.n	800025c <_ZN7Request5ParseEPht+0x1a>
 8000256:	68bb      	ldr	r3, [r7, #8]
 8000258:	2b00      	cmp	r3, #0
 800025a:	d101      	bne.n	8000260 <_ZN7Request5ParseEPht+0x1e>
		return false;
 800025c:	2300      	movs	r3, #0
 800025e:	e025      	b.n	80002ac <_ZN7Request5ParseEPht+0x6a>
	}

	type = data[0];
 8000260:	68bb      	ldr	r3, [r7, #8]
 8000262:	781a      	ldrb	r2, [r3, #0]
 8000264:	68fb      	ldr	r3, [r7, #12]
 8000266:	711a      	strb	r2, [r3, #4]
	bodyLength = (data[1] << 8) | data[2];
 8000268:	68bb      	ldr	r3, [r7, #8]
 800026a:	3301      	adds	r3, #1
 800026c:	781b      	ldrb	r3, [r3, #0]
 800026e:	021b      	lsls	r3, r3, #8
 8000270:	b21a      	sxth	r2, r3
 8000272:	68bb      	ldr	r3, [r7, #8]
 8000274:	3302      	adds	r3, #2
 8000276:	781b      	ldrb	r3, [r3, #0]
 8000278:	b21b      	sxth	r3, r3
 800027a:	4313      	orrs	r3, r2
 800027c:	b21b      	sxth	r3, r3
 800027e:	b29a      	uxth	r2, r3
 8000280:	68fb      	ldr	r3, [r7, #12]
 8000282:	80da      	strh	r2, [r3, #6]

	memcpy(this->body, data + 3, bodyLength);
 8000284:	68fb      	ldr	r3, [r7, #12]
 8000286:	f103 0008 	add.w	r0, r3, #8
 800028a:	68bb      	ldr	r3, [r7, #8]
 800028c:	1cd9      	adds	r1, r3, #3
 800028e:	68fb      	ldr	r3, [r7, #12]
 8000290:	88db      	ldrh	r3, [r3, #6]
 8000292:	461a      	mov	r2, r3
 8000294:	f007 f812 	bl	80072bc <memcpy>

	switch (type) {
 8000298:	68fb      	ldr	r3, [r7, #12]
 800029a:	791b      	ldrb	r3, [r3, #4]
 800029c:	2b01      	cmp	r3, #1
 800029e:	d104      	bne.n	80002aa <_ZN7Request5ParseEPht+0x68>
	case RequestType::SetPixelData:
		return ParseSetPixelDataRequest();
 80002a0:	68f8      	ldr	r0, [r7, #12]
 80002a2:	f000 f807 	bl	80002b4 <_ZN7Request24ParseSetPixelDataRequestEv>
 80002a6:	4603      	mov	r3, r0
 80002a8:	e000      	b.n	80002ac <_ZN7Request5ParseEPht+0x6a>
	}

	return true;
 80002aa:	2301      	movs	r3, #1
}
 80002ac:	4618      	mov	r0, r3
 80002ae:	3710      	adds	r7, #16
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bd80      	pop	{r7, pc}

080002b4 <_ZN7Request24ParseSetPixelDataRequestEv>:

bool Request::ParseSetPixelDataRequest() {
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
	if (bodyLength % 4 != 0 || bodyLength == 4) {
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	88db      	ldrh	r3, [r3, #6]
 80002c0:	f003 0303 	and.w	r3, r3, #3
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d103      	bne.n	80002d0 <_ZN7Request24ParseSetPixelDataRequestEv+0x1c>
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	88db      	ldrh	r3, [r3, #6]
 80002cc:	2b04      	cmp	r3, #4
 80002ce:	d101      	bne.n	80002d4 <_ZN7Request24ParseSetPixelDataRequestEv+0x20>
		return false;
 80002d0:	2300      	movs	r3, #0
 80002d2:	e000      	b.n	80002d6 <_ZN7Request24ParseSetPixelDataRequestEv+0x22>
	}

	return true;
 80002d4:	2301      	movs	r3, #1
}
 80002d6:	4618      	mov	r0, r3
 80002d8:	370c      	adds	r7, #12
 80002da:	46bd      	mov	sp, r7
 80002dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e0:	4770      	bx	lr
 80002e2:	bf00      	nop

080002e4 <_ZN16CommandProcessorC1Ev>:
 *      Author: benvh
 */

#include "CommandProcessor.h"

CommandProcessor::CommandProcessor() {
 80002e4:	b480      	push	{r7}
 80002e6:	b083      	sub	sp, #12
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
 80002ec:	4a04      	ldr	r2, [pc, #16]	; (8000300 <_ZN16CommandProcessorC1Ev+0x1c>)
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	4618      	mov	r0, r3
 80002f6:	370c      	adds	r7, #12
 80002f8:	46bd      	mov	sp, r7
 80002fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fe:	4770      	bx	lr
 8000300:	08007c84 	.word	0x08007c84

08000304 <_ZN16CommandProcessorD1Ev>:

CommandProcessor::~CommandProcessor() {
 8000304:	b480      	push	{r7}
 8000306:	b083      	sub	sp, #12
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
 800030c:	4a04      	ldr	r2, [pc, #16]	; (8000320 <_ZN16CommandProcessorD1Ev+0x1c>)
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	4618      	mov	r0, r3
 8000316:	370c      	adds	r7, #12
 8000318:	46bd      	mov	sp, r7
 800031a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031e:	4770      	bx	lr
 8000320:	08007c84 	.word	0x08007c84

08000324 <_ZN16CommandProcessorD0Ev>:
CommandProcessor::~CommandProcessor() {
 8000324:	b580      	push	{r7, lr}
 8000326:	b082      	sub	sp, #8
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
}
 800032c:	6878      	ldr	r0, [r7, #4]
 800032e:	f7ff ffe9 	bl	8000304 <_ZN16CommandProcessorD1Ev>
 8000332:	2104      	movs	r1, #4
 8000334:	6878      	ldr	r0, [r7, #4]
 8000336:	f006 feb3 	bl	80070a0 <_ZdlPvj>
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	4618      	mov	r0, r3
 800033e:	3708      	adds	r7, #8
 8000340:	46bd      	mov	sp, r7
 8000342:	bd80      	pop	{r7, pc}

08000344 <_ZN16CommandProcessor14ProcessRequestEP7RequestP13DisplayDriver>:

void CommandProcessor::ProcessRequest(Request *request,
		DisplayDriver *display) {
 8000344:	b590      	push	{r4, r7, lr}
 8000346:	b08d      	sub	sp, #52	; 0x34
 8000348:	af04      	add	r7, sp, #16
 800034a:	60f8      	str	r0, [r7, #12]
 800034c:	60b9      	str	r1, [r7, #8]
 800034e:	607a      	str	r2, [r7, #4]
	switch (request->type) {
 8000350:	68bb      	ldr	r3, [r7, #8]
 8000352:	791b      	ldrb	r3, [r3, #4]
 8000354:	2b01      	cmp	r3, #1
 8000356:	d002      	beq.n	800035e <_ZN16CommandProcessor14ProcessRequestEP7RequestP13DisplayDriver+0x1a>
 8000358:	2b02      	cmp	r3, #2
 800035a:	d049      	beq.n	80003f0 <_ZN16CommandProcessor14ProcessRequestEP7RequestP13DisplayDriver+0xac>
	case RequestType::Commit: {
		display->SwapBuffer();
		break;
	}
	}
}
 800035c:	e050      	b.n	8000400 <_ZN16CommandProcessor14ProcessRequestEP7RequestP13DisplayDriver+0xbc>
		uint16_t x = request->body[0] << 8 | request->body[1];
 800035e:	68bb      	ldr	r3, [r7, #8]
 8000360:	7a1b      	ldrb	r3, [r3, #8]
 8000362:	021b      	lsls	r3, r3, #8
 8000364:	b21a      	sxth	r2, r3
 8000366:	68bb      	ldr	r3, [r7, #8]
 8000368:	7a5b      	ldrb	r3, [r3, #9]
 800036a:	b21b      	sxth	r3, r3
 800036c:	4313      	orrs	r3, r2
 800036e:	b21b      	sxth	r3, r3
 8000370:	83fb      	strh	r3, [r7, #30]
		uint16_t y = request->body[2] << 8 | request->body[3];
 8000372:	68bb      	ldr	r3, [r7, #8]
 8000374:	7a9b      	ldrb	r3, [r3, #10]
 8000376:	021b      	lsls	r3, r3, #8
 8000378:	b21a      	sxth	r2, r3
 800037a:	68bb      	ldr	r3, [r7, #8]
 800037c:	7adb      	ldrb	r3, [r3, #11]
 800037e:	b21b      	sxth	r3, r3
 8000380:	4313      	orrs	r3, r2
 8000382:	b21b      	sxth	r3, r3
 8000384:	837b      	strh	r3, [r7, #26]
		uint16_t pixelStart = 4;
 8000386:	2304      	movs	r3, #4
 8000388:	83bb      	strh	r3, [r7, #28]
		while (pixelStart < request->bodyLength) {
 800038a:	68bb      	ldr	r3, [r7, #8]
 800038c:	88db      	ldrh	r3, [r3, #6]
 800038e:	8bba      	ldrh	r2, [r7, #28]
 8000390:	429a      	cmp	r2, r3
 8000392:	d234      	bcs.n	80003fe <_ZN16CommandProcessor14ProcessRequestEP7RequestP13DisplayDriver+0xba>
			uint8_t r = request->body[pixelStart + 0];
 8000394:	8bbb      	ldrh	r3, [r7, #28]
 8000396:	68ba      	ldr	r2, [r7, #8]
 8000398:	4413      	add	r3, r2
 800039a:	7a1b      	ldrb	r3, [r3, #8]
 800039c:	767b      	strb	r3, [r7, #25]
			uint8_t g = request->body[pixelStart + 1];
 800039e:	8bbb      	ldrh	r3, [r7, #28]
 80003a0:	3301      	adds	r3, #1
 80003a2:	68ba      	ldr	r2, [r7, #8]
 80003a4:	4413      	add	r3, r2
 80003a6:	7a1b      	ldrb	r3, [r3, #8]
 80003a8:	763b      	strb	r3, [r7, #24]
			uint8_t b = request->body[pixelStart + 2];
 80003aa:	8bbb      	ldrh	r3, [r7, #28]
 80003ac:	3302      	adds	r3, #2
 80003ae:	68ba      	ldr	r2, [r7, #8]
 80003b0:	4413      	add	r3, r2
 80003b2:	7a1b      	ldrb	r3, [r3, #8]
 80003b4:	75fb      	strb	r3, [r7, #23]
			uint8_t w = request->body[pixelStart + 3];
 80003b6:	8bbb      	ldrh	r3, [r7, #28]
 80003b8:	3303      	adds	r3, #3
 80003ba:	68ba      	ldr	r2, [r7, #8]
 80003bc:	4413      	add	r3, r2
 80003be:	7a1b      	ldrb	r3, [r3, #8]
 80003c0:	75bb      	strb	r3, [r7, #22]
			display->SetPixel(x, y, r, g, b, w);
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	3308      	adds	r3, #8
 80003c8:	681c      	ldr	r4, [r3, #0]
 80003ca:	7e78      	ldrb	r0, [r7, #25]
 80003cc:	8b7a      	ldrh	r2, [r7, #26]
 80003ce:	8bf9      	ldrh	r1, [r7, #30]
 80003d0:	7dbb      	ldrb	r3, [r7, #22]
 80003d2:	9302      	str	r3, [sp, #8]
 80003d4:	7dfb      	ldrb	r3, [r7, #23]
 80003d6:	9301      	str	r3, [sp, #4]
 80003d8:	7e3b      	ldrb	r3, [r7, #24]
 80003da:	9300      	str	r3, [sp, #0]
 80003dc:	4603      	mov	r3, r0
 80003de:	6878      	ldr	r0, [r7, #4]
 80003e0:	47a0      	blx	r4
			pixelStart += 4;
 80003e2:	8bbb      	ldrh	r3, [r7, #28]
 80003e4:	3304      	adds	r3, #4
 80003e6:	83bb      	strh	r3, [r7, #28]
			x++;
 80003e8:	8bfb      	ldrh	r3, [r7, #30]
 80003ea:	3301      	adds	r3, #1
 80003ec:	83fb      	strh	r3, [r7, #30]
		while (pixelStart < request->bodyLength) {
 80003ee:	e7cc      	b.n	800038a <_ZN16CommandProcessor14ProcessRequestEP7RequestP13DisplayDriver+0x46>
		display->SwapBuffer();
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	330c      	adds	r3, #12
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	6878      	ldr	r0, [r7, #4]
 80003fa:	4798      	blx	r3
		break;
 80003fc:	e000      	b.n	8000400 <_ZN16CommandProcessor14ProcessRequestEP7RequestP13DisplayDriver+0xbc>
		break;
 80003fe:	bf00      	nop
}
 8000400:	bf00      	nop
 8000402:	3724      	adds	r7, #36	; 0x24
 8000404:	46bd      	mov	sp, r7
 8000406:	bd90      	pop	{r4, r7, pc}

08000408 <strcmp>:
 8000408:	f810 2b01 	ldrb.w	r2, [r0], #1
 800040c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000410:	2a01      	cmp	r2, #1
 8000412:	bf28      	it	cs
 8000414:	429a      	cmpcs	r2, r3
 8000416:	d0f7      	beq.n	8000408 <strcmp>
 8000418:	1ad0      	subs	r0, r2, r3
 800041a:	4770      	bx	lr

0800041c <strlen>:
 800041c:	4603      	mov	r3, r0
 800041e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000422:	2a00      	cmp	r2, #0
 8000424:	d1fb      	bne.n	800041e <strlen+0x2>
 8000426:	1a18      	subs	r0, r3, r0
 8000428:	3801      	subs	r0, #1
 800042a:	4770      	bx	lr
 800042c:	0000      	movs	r0, r0
	...

08000430 <memchr>:
 8000430:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000434:	2a10      	cmp	r2, #16
 8000436:	db2b      	blt.n	8000490 <memchr+0x60>
 8000438:	f010 0f07 	tst.w	r0, #7
 800043c:	d008      	beq.n	8000450 <memchr+0x20>
 800043e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000442:	3a01      	subs	r2, #1
 8000444:	428b      	cmp	r3, r1
 8000446:	d02d      	beq.n	80004a4 <memchr+0x74>
 8000448:	f010 0f07 	tst.w	r0, #7
 800044c:	b342      	cbz	r2, 80004a0 <memchr+0x70>
 800044e:	d1f6      	bne.n	800043e <memchr+0xe>
 8000450:	b4f0      	push	{r4, r5, r6, r7}
 8000452:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000456:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800045a:	f022 0407 	bic.w	r4, r2, #7
 800045e:	f07f 0700 	mvns.w	r7, #0
 8000462:	2300      	movs	r3, #0
 8000464:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000468:	3c08      	subs	r4, #8
 800046a:	ea85 0501 	eor.w	r5, r5, r1
 800046e:	ea86 0601 	eor.w	r6, r6, r1
 8000472:	fa85 f547 	uadd8	r5, r5, r7
 8000476:	faa3 f587 	sel	r5, r3, r7
 800047a:	fa86 f647 	uadd8	r6, r6, r7
 800047e:	faa5 f687 	sel	r6, r5, r7
 8000482:	b98e      	cbnz	r6, 80004a8 <memchr+0x78>
 8000484:	d1ee      	bne.n	8000464 <memchr+0x34>
 8000486:	bcf0      	pop	{r4, r5, r6, r7}
 8000488:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800048c:	f002 0207 	and.w	r2, r2, #7
 8000490:	b132      	cbz	r2, 80004a0 <memchr+0x70>
 8000492:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000496:	3a01      	subs	r2, #1
 8000498:	ea83 0301 	eor.w	r3, r3, r1
 800049c:	b113      	cbz	r3, 80004a4 <memchr+0x74>
 800049e:	d1f8      	bne.n	8000492 <memchr+0x62>
 80004a0:	2000      	movs	r0, #0
 80004a2:	4770      	bx	lr
 80004a4:	3801      	subs	r0, #1
 80004a6:	4770      	bx	lr
 80004a8:	2d00      	cmp	r5, #0
 80004aa:	bf06      	itte	eq
 80004ac:	4635      	moveq	r5, r6
 80004ae:	3803      	subeq	r0, #3
 80004b0:	3807      	subne	r0, #7
 80004b2:	f015 0f01 	tst.w	r5, #1
 80004b6:	d107      	bne.n	80004c8 <memchr+0x98>
 80004b8:	3001      	adds	r0, #1
 80004ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80004be:	bf02      	ittt	eq
 80004c0:	3001      	addeq	r0, #1
 80004c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80004c6:	3001      	addeq	r0, #1
 80004c8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ca:	3801      	subs	r0, #1
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <__aeabi_uldivmod>:
 80004d0:	b953      	cbnz	r3, 80004e8 <__aeabi_uldivmod+0x18>
 80004d2:	b94a      	cbnz	r2, 80004e8 <__aeabi_uldivmod+0x18>
 80004d4:	2900      	cmp	r1, #0
 80004d6:	bf08      	it	eq
 80004d8:	2800      	cmpeq	r0, #0
 80004da:	bf1c      	itt	ne
 80004dc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80004e0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80004e4:	f001 b8c0 	b.w	8001668 <__aeabi_idiv0>
 80004e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80004ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80004f0:	f000 f806 	bl	8000500 <__udivmoddi4>
 80004f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80004f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80004fc:	b004      	add	sp, #16
 80004fe:	4770      	bx	lr

08000500 <__udivmoddi4>:
 8000500:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000504:	9d08      	ldr	r5, [sp, #32]
 8000506:	4604      	mov	r4, r0
 8000508:	468c      	mov	ip, r1
 800050a:	2b00      	cmp	r3, #0
 800050c:	f040 8083 	bne.w	8000616 <__udivmoddi4+0x116>
 8000510:	428a      	cmp	r2, r1
 8000512:	4617      	mov	r7, r2
 8000514:	d947      	bls.n	80005a6 <__udivmoddi4+0xa6>
 8000516:	fab2 f282 	clz	r2, r2
 800051a:	b142      	cbz	r2, 800052e <__udivmoddi4+0x2e>
 800051c:	f1c2 0020 	rsb	r0, r2, #32
 8000520:	fa24 f000 	lsr.w	r0, r4, r0
 8000524:	4091      	lsls	r1, r2
 8000526:	4097      	lsls	r7, r2
 8000528:	ea40 0c01 	orr.w	ip, r0, r1
 800052c:	4094      	lsls	r4, r2
 800052e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000532:	0c23      	lsrs	r3, r4, #16
 8000534:	fbbc f6f8 	udiv	r6, ip, r8
 8000538:	fa1f fe87 	uxth.w	lr, r7
 800053c:	fb08 c116 	mls	r1, r8, r6, ip
 8000540:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000544:	fb06 f10e 	mul.w	r1, r6, lr
 8000548:	4299      	cmp	r1, r3
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x60>
 800054c:	18fb      	adds	r3, r7, r3
 800054e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000552:	f080 8119 	bcs.w	8000788 <__udivmoddi4+0x288>
 8000556:	4299      	cmp	r1, r3
 8000558:	f240 8116 	bls.w	8000788 <__udivmoddi4+0x288>
 800055c:	3e02      	subs	r6, #2
 800055e:	443b      	add	r3, r7
 8000560:	1a5b      	subs	r3, r3, r1
 8000562:	b2a4      	uxth	r4, r4
 8000564:	fbb3 f0f8 	udiv	r0, r3, r8
 8000568:	fb08 3310 	mls	r3, r8, r0, r3
 800056c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000570:	fb00 fe0e 	mul.w	lr, r0, lr
 8000574:	45a6      	cmp	lr, r4
 8000576:	d909      	bls.n	800058c <__udivmoddi4+0x8c>
 8000578:	193c      	adds	r4, r7, r4
 800057a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800057e:	f080 8105 	bcs.w	800078c <__udivmoddi4+0x28c>
 8000582:	45a6      	cmp	lr, r4
 8000584:	f240 8102 	bls.w	800078c <__udivmoddi4+0x28c>
 8000588:	3802      	subs	r0, #2
 800058a:	443c      	add	r4, r7
 800058c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000590:	eba4 040e 	sub.w	r4, r4, lr
 8000594:	2600      	movs	r6, #0
 8000596:	b11d      	cbz	r5, 80005a0 <__udivmoddi4+0xa0>
 8000598:	40d4      	lsrs	r4, r2
 800059a:	2300      	movs	r3, #0
 800059c:	e9c5 4300 	strd	r4, r3, [r5]
 80005a0:	4631      	mov	r1, r6
 80005a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005a6:	b902      	cbnz	r2, 80005aa <__udivmoddi4+0xaa>
 80005a8:	deff      	udf	#255	; 0xff
 80005aa:	fab2 f282 	clz	r2, r2
 80005ae:	2a00      	cmp	r2, #0
 80005b0:	d150      	bne.n	8000654 <__udivmoddi4+0x154>
 80005b2:	1bcb      	subs	r3, r1, r7
 80005b4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005b8:	fa1f f887 	uxth.w	r8, r7
 80005bc:	2601      	movs	r6, #1
 80005be:	fbb3 fcfe 	udiv	ip, r3, lr
 80005c2:	0c21      	lsrs	r1, r4, #16
 80005c4:	fb0e 331c 	mls	r3, lr, ip, r3
 80005c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005cc:	fb08 f30c 	mul.w	r3, r8, ip
 80005d0:	428b      	cmp	r3, r1
 80005d2:	d907      	bls.n	80005e4 <__udivmoddi4+0xe4>
 80005d4:	1879      	adds	r1, r7, r1
 80005d6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80005da:	d202      	bcs.n	80005e2 <__udivmoddi4+0xe2>
 80005dc:	428b      	cmp	r3, r1
 80005de:	f200 80e9 	bhi.w	80007b4 <__udivmoddi4+0x2b4>
 80005e2:	4684      	mov	ip, r0
 80005e4:	1ac9      	subs	r1, r1, r3
 80005e6:	b2a3      	uxth	r3, r4
 80005e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80005ec:	fb0e 1110 	mls	r1, lr, r0, r1
 80005f0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80005f4:	fb08 f800 	mul.w	r8, r8, r0
 80005f8:	45a0      	cmp	r8, r4
 80005fa:	d907      	bls.n	800060c <__udivmoddi4+0x10c>
 80005fc:	193c      	adds	r4, r7, r4
 80005fe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000602:	d202      	bcs.n	800060a <__udivmoddi4+0x10a>
 8000604:	45a0      	cmp	r8, r4
 8000606:	f200 80d9 	bhi.w	80007bc <__udivmoddi4+0x2bc>
 800060a:	4618      	mov	r0, r3
 800060c:	eba4 0408 	sub.w	r4, r4, r8
 8000610:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000614:	e7bf      	b.n	8000596 <__udivmoddi4+0x96>
 8000616:	428b      	cmp	r3, r1
 8000618:	d909      	bls.n	800062e <__udivmoddi4+0x12e>
 800061a:	2d00      	cmp	r5, #0
 800061c:	f000 80b1 	beq.w	8000782 <__udivmoddi4+0x282>
 8000620:	2600      	movs	r6, #0
 8000622:	e9c5 0100 	strd	r0, r1, [r5]
 8000626:	4630      	mov	r0, r6
 8000628:	4631      	mov	r1, r6
 800062a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800062e:	fab3 f683 	clz	r6, r3
 8000632:	2e00      	cmp	r6, #0
 8000634:	d14a      	bne.n	80006cc <__udivmoddi4+0x1cc>
 8000636:	428b      	cmp	r3, r1
 8000638:	d302      	bcc.n	8000640 <__udivmoddi4+0x140>
 800063a:	4282      	cmp	r2, r0
 800063c:	f200 80b8 	bhi.w	80007b0 <__udivmoddi4+0x2b0>
 8000640:	1a84      	subs	r4, r0, r2
 8000642:	eb61 0103 	sbc.w	r1, r1, r3
 8000646:	2001      	movs	r0, #1
 8000648:	468c      	mov	ip, r1
 800064a:	2d00      	cmp	r5, #0
 800064c:	d0a8      	beq.n	80005a0 <__udivmoddi4+0xa0>
 800064e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000652:	e7a5      	b.n	80005a0 <__udivmoddi4+0xa0>
 8000654:	f1c2 0320 	rsb	r3, r2, #32
 8000658:	fa20 f603 	lsr.w	r6, r0, r3
 800065c:	4097      	lsls	r7, r2
 800065e:	fa01 f002 	lsl.w	r0, r1, r2
 8000662:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000666:	40d9      	lsrs	r1, r3
 8000668:	4330      	orrs	r0, r6
 800066a:	0c03      	lsrs	r3, r0, #16
 800066c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000670:	fa1f f887 	uxth.w	r8, r7
 8000674:	fb0e 1116 	mls	r1, lr, r6, r1
 8000678:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800067c:	fb06 f108 	mul.w	r1, r6, r8
 8000680:	4299      	cmp	r1, r3
 8000682:	fa04 f402 	lsl.w	r4, r4, r2
 8000686:	d909      	bls.n	800069c <__udivmoddi4+0x19c>
 8000688:	18fb      	adds	r3, r7, r3
 800068a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800068e:	f080 808d 	bcs.w	80007ac <__udivmoddi4+0x2ac>
 8000692:	4299      	cmp	r1, r3
 8000694:	f240 808a 	bls.w	80007ac <__udivmoddi4+0x2ac>
 8000698:	3e02      	subs	r6, #2
 800069a:	443b      	add	r3, r7
 800069c:	1a5b      	subs	r3, r3, r1
 800069e:	b281      	uxth	r1, r0
 80006a0:	fbb3 f0fe 	udiv	r0, r3, lr
 80006a4:	fb0e 3310 	mls	r3, lr, r0, r3
 80006a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006ac:	fb00 f308 	mul.w	r3, r0, r8
 80006b0:	428b      	cmp	r3, r1
 80006b2:	d907      	bls.n	80006c4 <__udivmoddi4+0x1c4>
 80006b4:	1879      	adds	r1, r7, r1
 80006b6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80006ba:	d273      	bcs.n	80007a4 <__udivmoddi4+0x2a4>
 80006bc:	428b      	cmp	r3, r1
 80006be:	d971      	bls.n	80007a4 <__udivmoddi4+0x2a4>
 80006c0:	3802      	subs	r0, #2
 80006c2:	4439      	add	r1, r7
 80006c4:	1acb      	subs	r3, r1, r3
 80006c6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80006ca:	e778      	b.n	80005be <__udivmoddi4+0xbe>
 80006cc:	f1c6 0c20 	rsb	ip, r6, #32
 80006d0:	fa03 f406 	lsl.w	r4, r3, r6
 80006d4:	fa22 f30c 	lsr.w	r3, r2, ip
 80006d8:	431c      	orrs	r4, r3
 80006da:	fa20 f70c 	lsr.w	r7, r0, ip
 80006de:	fa01 f306 	lsl.w	r3, r1, r6
 80006e2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80006e6:	fa21 f10c 	lsr.w	r1, r1, ip
 80006ea:	431f      	orrs	r7, r3
 80006ec:	0c3b      	lsrs	r3, r7, #16
 80006ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80006f2:	fa1f f884 	uxth.w	r8, r4
 80006f6:	fb0e 1119 	mls	r1, lr, r9, r1
 80006fa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80006fe:	fb09 fa08 	mul.w	sl, r9, r8
 8000702:	458a      	cmp	sl, r1
 8000704:	fa02 f206 	lsl.w	r2, r2, r6
 8000708:	fa00 f306 	lsl.w	r3, r0, r6
 800070c:	d908      	bls.n	8000720 <__udivmoddi4+0x220>
 800070e:	1861      	adds	r1, r4, r1
 8000710:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000714:	d248      	bcs.n	80007a8 <__udivmoddi4+0x2a8>
 8000716:	458a      	cmp	sl, r1
 8000718:	d946      	bls.n	80007a8 <__udivmoddi4+0x2a8>
 800071a:	f1a9 0902 	sub.w	r9, r9, #2
 800071e:	4421      	add	r1, r4
 8000720:	eba1 010a 	sub.w	r1, r1, sl
 8000724:	b2bf      	uxth	r7, r7
 8000726:	fbb1 f0fe 	udiv	r0, r1, lr
 800072a:	fb0e 1110 	mls	r1, lr, r0, r1
 800072e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000732:	fb00 f808 	mul.w	r8, r0, r8
 8000736:	45b8      	cmp	r8, r7
 8000738:	d907      	bls.n	800074a <__udivmoddi4+0x24a>
 800073a:	19e7      	adds	r7, r4, r7
 800073c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000740:	d22e      	bcs.n	80007a0 <__udivmoddi4+0x2a0>
 8000742:	45b8      	cmp	r8, r7
 8000744:	d92c      	bls.n	80007a0 <__udivmoddi4+0x2a0>
 8000746:	3802      	subs	r0, #2
 8000748:	4427      	add	r7, r4
 800074a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800074e:	eba7 0708 	sub.w	r7, r7, r8
 8000752:	fba0 8902 	umull	r8, r9, r0, r2
 8000756:	454f      	cmp	r7, r9
 8000758:	46c6      	mov	lr, r8
 800075a:	4649      	mov	r1, r9
 800075c:	d31a      	bcc.n	8000794 <__udivmoddi4+0x294>
 800075e:	d017      	beq.n	8000790 <__udivmoddi4+0x290>
 8000760:	b15d      	cbz	r5, 800077a <__udivmoddi4+0x27a>
 8000762:	ebb3 020e 	subs.w	r2, r3, lr
 8000766:	eb67 0701 	sbc.w	r7, r7, r1
 800076a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800076e:	40f2      	lsrs	r2, r6
 8000770:	ea4c 0202 	orr.w	r2, ip, r2
 8000774:	40f7      	lsrs	r7, r6
 8000776:	e9c5 2700 	strd	r2, r7, [r5]
 800077a:	2600      	movs	r6, #0
 800077c:	4631      	mov	r1, r6
 800077e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000782:	462e      	mov	r6, r5
 8000784:	4628      	mov	r0, r5
 8000786:	e70b      	b.n	80005a0 <__udivmoddi4+0xa0>
 8000788:	4606      	mov	r6, r0
 800078a:	e6e9      	b.n	8000560 <__udivmoddi4+0x60>
 800078c:	4618      	mov	r0, r3
 800078e:	e6fd      	b.n	800058c <__udivmoddi4+0x8c>
 8000790:	4543      	cmp	r3, r8
 8000792:	d2e5      	bcs.n	8000760 <__udivmoddi4+0x260>
 8000794:	ebb8 0e02 	subs.w	lr, r8, r2
 8000798:	eb69 0104 	sbc.w	r1, r9, r4
 800079c:	3801      	subs	r0, #1
 800079e:	e7df      	b.n	8000760 <__udivmoddi4+0x260>
 80007a0:	4608      	mov	r0, r1
 80007a2:	e7d2      	b.n	800074a <__udivmoddi4+0x24a>
 80007a4:	4660      	mov	r0, ip
 80007a6:	e78d      	b.n	80006c4 <__udivmoddi4+0x1c4>
 80007a8:	4681      	mov	r9, r0
 80007aa:	e7b9      	b.n	8000720 <__udivmoddi4+0x220>
 80007ac:	4666      	mov	r6, ip
 80007ae:	e775      	b.n	800069c <__udivmoddi4+0x19c>
 80007b0:	4630      	mov	r0, r6
 80007b2:	e74a      	b.n	800064a <__udivmoddi4+0x14a>
 80007b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80007b8:	4439      	add	r1, r7
 80007ba:	e713      	b.n	80005e4 <__udivmoddi4+0xe4>
 80007bc:	3802      	subs	r0, #2
 80007be:	443c      	add	r4, r7
 80007c0:	e724      	b.n	800060c <__udivmoddi4+0x10c>
 80007c2:	bf00      	nop

080007c4 <selfrel_offset31>:
 80007c4:	6803      	ldr	r3, [r0, #0]
 80007c6:	005a      	lsls	r2, r3, #1
 80007c8:	bf4c      	ite	mi
 80007ca:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80007ce:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 80007d2:	4418      	add	r0, r3
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop

080007d8 <search_EIT_table>:
 80007d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80007dc:	b329      	cbz	r1, 800082a <search_EIT_table+0x52>
 80007de:	1e4f      	subs	r7, r1, #1
 80007e0:	4604      	mov	r4, r0
 80007e2:	4615      	mov	r5, r2
 80007e4:	463e      	mov	r6, r7
 80007e6:	f04f 0800 	mov.w	r8, #0
 80007ea:	eb08 0106 	add.w	r1, r8, r6
 80007ee:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 80007f2:	1049      	asrs	r1, r1, #1
 80007f4:	eb04 09c1 	add.w	r9, r4, r1, lsl #3
 80007f8:	4648      	mov	r0, r9
 80007fa:	f7ff ffe3 	bl	80007c4 <selfrel_offset31>
 80007fe:	4603      	mov	r3, r0
 8000800:	00c8      	lsls	r0, r1, #3
 8000802:	3008      	adds	r0, #8
 8000804:	428f      	cmp	r7, r1
 8000806:	4420      	add	r0, r4
 8000808:	d009      	beq.n	800081e <search_EIT_table+0x46>
 800080a:	42ab      	cmp	r3, r5
 800080c:	d809      	bhi.n	8000822 <search_EIT_table+0x4a>
 800080e:	f7ff ffd9 	bl	80007c4 <selfrel_offset31>
 8000812:	3801      	subs	r0, #1
 8000814:	42a8      	cmp	r0, r5
 8000816:	d20a      	bcs.n	800082e <search_EIT_table+0x56>
 8000818:	f101 0801 	add.w	r8, r1, #1
 800081c:	e7e5      	b.n	80007ea <search_EIT_table+0x12>
 800081e:	42ab      	cmp	r3, r5
 8000820:	d905      	bls.n	800082e <search_EIT_table+0x56>
 8000822:	4588      	cmp	r8, r1
 8000824:	d001      	beq.n	800082a <search_EIT_table+0x52>
 8000826:	1e4e      	subs	r6, r1, #1
 8000828:	e7df      	b.n	80007ea <search_EIT_table+0x12>
 800082a:	f04f 0900 	mov.w	r9, #0
 800082e:	4648      	mov	r0, r9
 8000830:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000834 <__gnu_unwind_get_pr_addr>:
 8000834:	2801      	cmp	r0, #1
 8000836:	d007      	beq.n	8000848 <__gnu_unwind_get_pr_addr+0x14>
 8000838:	2802      	cmp	r0, #2
 800083a:	d007      	beq.n	800084c <__gnu_unwind_get_pr_addr+0x18>
 800083c:	4b04      	ldr	r3, [pc, #16]	; (8000850 <__gnu_unwind_get_pr_addr+0x1c>)
 800083e:	2800      	cmp	r0, #0
 8000840:	bf0c      	ite	eq
 8000842:	4618      	moveq	r0, r3
 8000844:	2000      	movne	r0, #0
 8000846:	4770      	bx	lr
 8000848:	4802      	ldr	r0, [pc, #8]	; (8000854 <__gnu_unwind_get_pr_addr+0x20>)
 800084a:	4770      	bx	lr
 800084c:	4802      	ldr	r0, [pc, #8]	; (8000858 <__gnu_unwind_get_pr_addr+0x24>)
 800084e:	4770      	bx	lr
 8000850:	08000ef9 	.word	0x08000ef9
 8000854:	08000efd 	.word	0x08000efd
 8000858:	08000f01 	.word	0x08000f01

0800085c <get_eit_entry>:
 800085c:	b530      	push	{r4, r5, lr}
 800085e:	4b23      	ldr	r3, [pc, #140]	; (80008ec <get_eit_entry+0x90>)
 8000860:	b083      	sub	sp, #12
 8000862:	4604      	mov	r4, r0
 8000864:	1e8d      	subs	r5, r1, #2
 8000866:	b33b      	cbz	r3, 80008b8 <get_eit_entry+0x5c>
 8000868:	a901      	add	r1, sp, #4
 800086a:	4628      	mov	r0, r5
 800086c:	f3af 8000 	nop.w
 8000870:	b1e8      	cbz	r0, 80008ae <get_eit_entry+0x52>
 8000872:	9901      	ldr	r1, [sp, #4]
 8000874:	462a      	mov	r2, r5
 8000876:	f7ff ffaf 	bl	80007d8 <search_EIT_table>
 800087a:	4601      	mov	r1, r0
 800087c:	b1b8      	cbz	r0, 80008ae <get_eit_entry+0x52>
 800087e:	f7ff ffa1 	bl	80007c4 <selfrel_offset31>
 8000882:	684b      	ldr	r3, [r1, #4]
 8000884:	64a0      	str	r0, [r4, #72]	; 0x48
 8000886:	2b01      	cmp	r3, #1
 8000888:	d02b      	beq.n	80008e2 <get_eit_entry+0x86>
 800088a:	2b00      	cmp	r3, #0
 800088c:	f101 0004 	add.w	r0, r1, #4
 8000890:	db23      	blt.n	80008da <get_eit_entry+0x7e>
 8000892:	f7ff ff97 	bl	80007c4 <selfrel_offset31>
 8000896:	2300      	movs	r3, #0
 8000898:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 800089c:	6803      	ldr	r3, [r0, #0]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	db10      	blt.n	80008c4 <get_eit_entry+0x68>
 80008a2:	f7ff ff8f 	bl	80007c4 <selfrel_offset31>
 80008a6:	6120      	str	r0, [r4, #16]
 80008a8:	2000      	movs	r0, #0
 80008aa:	b003      	add	sp, #12
 80008ac:	bd30      	pop	{r4, r5, pc}
 80008ae:	2300      	movs	r3, #0
 80008b0:	2009      	movs	r0, #9
 80008b2:	6123      	str	r3, [r4, #16]
 80008b4:	b003      	add	sp, #12
 80008b6:	bd30      	pop	{r4, r5, pc}
 80008b8:	490d      	ldr	r1, [pc, #52]	; (80008f0 <get_eit_entry+0x94>)
 80008ba:	480e      	ldr	r0, [pc, #56]	; (80008f4 <get_eit_entry+0x98>)
 80008bc:	1a09      	subs	r1, r1, r0
 80008be:	10c9      	asrs	r1, r1, #3
 80008c0:	9101      	str	r1, [sp, #4]
 80008c2:	e7d7      	b.n	8000874 <get_eit_entry+0x18>
 80008c4:	f3c3 6003 	ubfx	r0, r3, #24, #4
 80008c8:	f7ff ffb4 	bl	8000834 <__gnu_unwind_get_pr_addr>
 80008cc:	2800      	cmp	r0, #0
 80008ce:	6120      	str	r0, [r4, #16]
 80008d0:	bf14      	ite	ne
 80008d2:	2000      	movne	r0, #0
 80008d4:	2009      	moveq	r0, #9
 80008d6:	b003      	add	sp, #12
 80008d8:	bd30      	pop	{r4, r5, pc}
 80008da:	2301      	movs	r3, #1
 80008dc:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 80008e0:	e7dc      	b.n	800089c <get_eit_entry+0x40>
 80008e2:	2300      	movs	r3, #0
 80008e4:	6123      	str	r3, [r4, #16]
 80008e6:	2005      	movs	r0, #5
 80008e8:	e7df      	b.n	80008aa <get_eit_entry+0x4e>
 80008ea:	bf00      	nop
 80008ec:	00000000 	.word	0x00000000
 80008f0:	08007f34 	.word	0x08007f34
 80008f4:	08007e6c 	.word	0x08007e6c

080008f8 <restore_non_core_regs>:
 80008f8:	6803      	ldr	r3, [r0, #0]
 80008fa:	07da      	lsls	r2, r3, #31
 80008fc:	b510      	push	{r4, lr}
 80008fe:	4604      	mov	r4, r0
 8000900:	d406      	bmi.n	8000910 <restore_non_core_regs+0x18>
 8000902:	079b      	lsls	r3, r3, #30
 8000904:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8000908:	d509      	bpl.n	800091e <restore_non_core_regs+0x26>
 800090a:	f000 fc4b 	bl	80011a4 <__gnu_Unwind_Restore_VFP_D>
 800090e:	6823      	ldr	r3, [r4, #0]
 8000910:	0759      	lsls	r1, r3, #29
 8000912:	d509      	bpl.n	8000928 <restore_non_core_regs+0x30>
 8000914:	071a      	lsls	r2, r3, #28
 8000916:	d50e      	bpl.n	8000936 <restore_non_core_regs+0x3e>
 8000918:	06db      	lsls	r3, r3, #27
 800091a:	d513      	bpl.n	8000944 <restore_non_core_regs+0x4c>
 800091c:	bd10      	pop	{r4, pc}
 800091e:	f000 fc39 	bl	8001194 <__gnu_Unwind_Restore_VFP>
 8000922:	6823      	ldr	r3, [r4, #0]
 8000924:	0759      	lsls	r1, r3, #29
 8000926:	d4f5      	bmi.n	8000914 <restore_non_core_regs+0x1c>
 8000928:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800092c:	f000 fc42 	bl	80011b4 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8000930:	6823      	ldr	r3, [r4, #0]
 8000932:	071a      	lsls	r2, r3, #28
 8000934:	d4f0      	bmi.n	8000918 <restore_non_core_regs+0x20>
 8000936:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800093a:	f000 fc43 	bl	80011c4 <__gnu_Unwind_Restore_WMMXD>
 800093e:	6823      	ldr	r3, [r4, #0]
 8000940:	06db      	lsls	r3, r3, #27
 8000942:	d4eb      	bmi.n	800091c <restore_non_core_regs+0x24>
 8000944:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8000948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800094c:	f000 bc7e 	b.w	800124c <__gnu_Unwind_Restore_WMMXC>

08000950 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8000950:	4603      	mov	r3, r0
 8000952:	6800      	ldr	r0, [r0, #0]
 8000954:	b100      	cbz	r0, 8000958 <_Unwind_decode_typeinfo_ptr.isra.0+0x8>
 8000956:	4418      	add	r0, r3
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop

0800095c <__gnu_unwind_24bit.isra.0>:
 800095c:	2009      	movs	r0, #9
 800095e:	4770      	bx	lr

08000960 <_Unwind_DebugHook>:
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop

08000964 <unwind_phase2>:
 8000964:	b570      	push	{r4, r5, r6, lr}
 8000966:	4604      	mov	r4, r0
 8000968:	460e      	mov	r6, r1
 800096a:	6c31      	ldr	r1, [r6, #64]	; 0x40
 800096c:	4620      	mov	r0, r4
 800096e:	f7ff ff75 	bl	800085c <get_eit_entry>
 8000972:	4605      	mov	r5, r0
 8000974:	b988      	cbnz	r0, 800099a <unwind_phase2+0x36>
 8000976:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8000978:	6163      	str	r3, [r4, #20]
 800097a:	4632      	mov	r2, r6
 800097c:	6923      	ldr	r3, [r4, #16]
 800097e:	4621      	mov	r1, r4
 8000980:	2001      	movs	r0, #1
 8000982:	4798      	blx	r3
 8000984:	2808      	cmp	r0, #8
 8000986:	d0f0      	beq.n	800096a <unwind_phase2+0x6>
 8000988:	2807      	cmp	r0, #7
 800098a:	d106      	bne.n	800099a <unwind_phase2+0x36>
 800098c:	4628      	mov	r0, r5
 800098e:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8000990:	f7ff ffe6 	bl	8000960 <_Unwind_DebugHook>
 8000994:	1d30      	adds	r0, r6, #4
 8000996:	f000 fbf1 	bl	800117c <__restore_core_regs>
 800099a:	f006 fc4d 	bl	8007238 <abort>
 800099e:	bf00      	nop

080009a0 <unwind_phase2_forced>:
 80009a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009a4:	1d0d      	adds	r5, r1, #4
 80009a6:	4606      	mov	r6, r0
 80009a8:	4614      	mov	r4, r2
 80009aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009ac:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80009b0:	f10d 0c0c 	add.w	ip, sp, #12
 80009b4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80009b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009ba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80009be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80009c0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80009c4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80009c8:	ad02      	add	r5, sp, #8
 80009ca:	68f7      	ldr	r7, [r6, #12]
 80009cc:	f8d6 8018 	ldr.w	r8, [r6, #24]
 80009d0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 80009d4:	2300      	movs	r3, #0
 80009d6:	602b      	str	r3, [r5, #0]
 80009d8:	e021      	b.n	8000a1e <unwind_phase2_forced+0x7e>
 80009da:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80009dc:	6173      	str	r3, [r6, #20]
 80009de:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80009e2:	4629      	mov	r1, r5
 80009e4:	a87a      	add	r0, sp, #488	; 0x1e8
 80009e6:	f006 fc69 	bl	80072bc <memcpy>
 80009ea:	6933      	ldr	r3, [r6, #16]
 80009ec:	aa7a      	add	r2, sp, #488	; 0x1e8
 80009ee:	4631      	mov	r1, r6
 80009f0:	4650      	mov	r0, sl
 80009f2:	4798      	blx	r3
 80009f4:	9b88      	ldr	r3, [sp, #544]	; 0x220
 80009f6:	e9cd 5800 	strd	r5, r8, [sp]
 80009fa:	4621      	mov	r1, r4
 80009fc:	646b      	str	r3, [r5, #68]	; 0x44
 80009fe:	4681      	mov	r9, r0
 8000a00:	4633      	mov	r3, r6
 8000a02:	4632      	mov	r2, r6
 8000a04:	2001      	movs	r0, #1
 8000a06:	47b8      	blx	r7
 8000a08:	4604      	mov	r4, r0
 8000a0a:	b9e8      	cbnz	r0, 8000a48 <unwind_phase2_forced+0xa8>
 8000a0c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000a10:	a97a      	add	r1, sp, #488	; 0x1e8
 8000a12:	4628      	mov	r0, r5
 8000a14:	f006 fc52 	bl	80072bc <memcpy>
 8000a18:	f1b9 0f08 	cmp.w	r9, #8
 8000a1c:	d11b      	bne.n	8000a56 <unwind_phase2_forced+0xb6>
 8000a1e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8000a20:	4630      	mov	r0, r6
 8000a22:	f7ff ff1b 	bl	800085c <get_eit_entry>
 8000a26:	3409      	adds	r4, #9
 8000a28:	fa5f fa84 	uxtb.w	sl, r4
 8000a2c:	4681      	mov	r9, r0
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	d0d3      	beq.n	80009da <unwind_phase2_forced+0x3a>
 8000a32:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8000a34:	f04a 0110 	orr.w	r1, sl, #16
 8000a38:	e9cd 5800 	strd	r5, r8, [sp]
 8000a3c:	4632      	mov	r2, r6
 8000a3e:	646b      	str	r3, [r5, #68]	; 0x44
 8000a40:	2001      	movs	r0, #1
 8000a42:	4633      	mov	r3, r6
 8000a44:	47b8      	blx	r7
 8000a46:	b108      	cbz	r0, 8000a4c <unwind_phase2_forced+0xac>
 8000a48:	f04f 0909 	mov.w	r9, #9
 8000a4c:	4648      	mov	r0, r9
 8000a4e:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8000a52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a56:	f1b9 0f07 	cmp.w	r9, #7
 8000a5a:	d1f5      	bne.n	8000a48 <unwind_phase2_forced+0xa8>
 8000a5c:	4620      	mov	r0, r4
 8000a5e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8000a60:	f7ff ff7e 	bl	8000960 <_Unwind_DebugHook>
 8000a64:	a803      	add	r0, sp, #12
 8000a66:	f000 fb89 	bl	800117c <__restore_core_regs>
 8000a6a:	bf00      	nop

08000a6c <_Unwind_GetCFA>:
 8000a6c:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8000a6e:	4770      	bx	lr

08000a70 <__gnu_Unwind_RaiseException>:
 8000a70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a72:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8000a74:	640b      	str	r3, [r1, #64]	; 0x40
 8000a76:	1d0e      	adds	r6, r1, #4
 8000a78:	460f      	mov	r7, r1
 8000a7a:	4605      	mov	r5, r0
 8000a7c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000a7e:	b0f9      	sub	sp, #484	; 0x1e4
 8000a80:	ac01      	add	r4, sp, #4
 8000a82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a84:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000a86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a88:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8000a8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000a8c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000a90:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8000a94:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000a98:	9600      	str	r6, [sp, #0]
 8000a9a:	e006      	b.n	8000aaa <__gnu_Unwind_RaiseException+0x3a>
 8000a9c:	692b      	ldr	r3, [r5, #16]
 8000a9e:	466a      	mov	r2, sp
 8000aa0:	4629      	mov	r1, r5
 8000aa2:	4798      	blx	r3
 8000aa4:	2808      	cmp	r0, #8
 8000aa6:	4604      	mov	r4, r0
 8000aa8:	d108      	bne.n	8000abc <__gnu_Unwind_RaiseException+0x4c>
 8000aaa:	9910      	ldr	r1, [sp, #64]	; 0x40
 8000aac:	4628      	mov	r0, r5
 8000aae:	f7ff fed5 	bl	800085c <get_eit_entry>
 8000ab2:	2800      	cmp	r0, #0
 8000ab4:	d0f2      	beq.n	8000a9c <__gnu_Unwind_RaiseException+0x2c>
 8000ab6:	2009      	movs	r0, #9
 8000ab8:	b079      	add	sp, #484	; 0x1e4
 8000aba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000abc:	4668      	mov	r0, sp
 8000abe:	f7ff ff1b 	bl	80008f8 <restore_non_core_regs>
 8000ac2:	2c06      	cmp	r4, #6
 8000ac4:	d1f7      	bne.n	8000ab6 <__gnu_Unwind_RaiseException+0x46>
 8000ac6:	4639      	mov	r1, r7
 8000ac8:	4628      	mov	r0, r5
 8000aca:	f7ff ff4b 	bl	8000964 <unwind_phase2>
 8000ace:	bf00      	nop

08000ad0 <__gnu_Unwind_ForcedUnwind>:
 8000ad0:	b430      	push	{r4, r5}
 8000ad2:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8000ad4:	60c1      	str	r1, [r0, #12]
 8000ad6:	6182      	str	r2, [r0, #24]
 8000ad8:	4619      	mov	r1, r3
 8000ada:	641d      	str	r5, [r3, #64]	; 0x40
 8000adc:	2200      	movs	r2, #0
 8000ade:	bc30      	pop	{r4, r5}
 8000ae0:	e75e      	b.n	80009a0 <unwind_phase2_forced>
 8000ae2:	bf00      	nop

08000ae4 <__gnu_Unwind_Resume>:
 8000ae4:	b570      	push	{r4, r5, r6, lr}
 8000ae6:	68c6      	ldr	r6, [r0, #12]
 8000ae8:	6943      	ldr	r3, [r0, #20]
 8000aea:	640b      	str	r3, [r1, #64]	; 0x40
 8000aec:	b9ae      	cbnz	r6, 8000b1a <__gnu_Unwind_Resume+0x36>
 8000aee:	6903      	ldr	r3, [r0, #16]
 8000af0:	460a      	mov	r2, r1
 8000af2:	4604      	mov	r4, r0
 8000af4:	460d      	mov	r5, r1
 8000af6:	4601      	mov	r1, r0
 8000af8:	2002      	movs	r0, #2
 8000afa:	4798      	blx	r3
 8000afc:	2807      	cmp	r0, #7
 8000afe:	d005      	beq.n	8000b0c <__gnu_Unwind_Resume+0x28>
 8000b00:	2808      	cmp	r0, #8
 8000b02:	d10f      	bne.n	8000b24 <__gnu_Unwind_Resume+0x40>
 8000b04:	4629      	mov	r1, r5
 8000b06:	4620      	mov	r0, r4
 8000b08:	f7ff ff2c 	bl	8000964 <unwind_phase2>
 8000b0c:	4630      	mov	r0, r6
 8000b0e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8000b10:	f7ff ff26 	bl	8000960 <_Unwind_DebugHook>
 8000b14:	1d28      	adds	r0, r5, #4
 8000b16:	f000 fb31 	bl	800117c <__restore_core_regs>
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	f7ff ff40 	bl	80009a0 <unwind_phase2_forced>
 8000b20:	f006 fb8a 	bl	8007238 <abort>
 8000b24:	f006 fb88 	bl	8007238 <abort>

08000b28 <__gnu_Unwind_Resume_or_Rethrow>:
 8000b28:	68c2      	ldr	r2, [r0, #12]
 8000b2a:	b11a      	cbz	r2, 8000b34 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 8000b2c:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 8000b2e:	640a      	str	r2, [r1, #64]	; 0x40
 8000b30:	2200      	movs	r2, #0
 8000b32:	e735      	b.n	80009a0 <unwind_phase2_forced>
 8000b34:	e79c      	b.n	8000a70 <__gnu_Unwind_RaiseException>
 8000b36:	bf00      	nop

08000b38 <_Unwind_Complete>:
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <_Unwind_DeleteException>:
 8000b3c:	6883      	ldr	r3, [r0, #8]
 8000b3e:	4601      	mov	r1, r0
 8000b40:	b10b      	cbz	r3, 8000b46 <_Unwind_DeleteException+0xa>
 8000b42:	2001      	movs	r0, #1
 8000b44:	4718      	bx	r3
 8000b46:	4770      	bx	lr

08000b48 <_Unwind_VRS_Get>:
 8000b48:	2901      	cmp	r1, #1
 8000b4a:	d012      	beq.n	8000b72 <_Unwind_VRS_Get+0x2a>
 8000b4c:	d809      	bhi.n	8000b62 <_Unwind_VRS_Get+0x1a>
 8000b4e:	b973      	cbnz	r3, 8000b6e <_Unwind_VRS_Get+0x26>
 8000b50:	2a0f      	cmp	r2, #15
 8000b52:	d80c      	bhi.n	8000b6e <_Unwind_VRS_Get+0x26>
 8000b54:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000b58:	4618      	mov	r0, r3
 8000b5a:	6853      	ldr	r3, [r2, #4]
 8000b5c:	9a00      	ldr	r2, [sp, #0]
 8000b5e:	6013      	str	r3, [r2, #0]
 8000b60:	4770      	bx	lr
 8000b62:	3903      	subs	r1, #3
 8000b64:	2901      	cmp	r1, #1
 8000b66:	bf94      	ite	ls
 8000b68:	2001      	movls	r0, #1
 8000b6a:	2002      	movhi	r0, #2
 8000b6c:	4770      	bx	lr
 8000b6e:	2002      	movs	r0, #2
 8000b70:	4770      	bx	lr
 8000b72:	4608      	mov	r0, r1
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <_Unwind_GetGR>:
 8000b78:	b510      	push	{r4, lr}
 8000b7a:	b084      	sub	sp, #16
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	ac03      	add	r4, sp, #12
 8000b80:	460a      	mov	r2, r1
 8000b82:	9400      	str	r4, [sp, #0]
 8000b84:	4619      	mov	r1, r3
 8000b86:	f7ff ffdf 	bl	8000b48 <_Unwind_VRS_Get>
 8000b8a:	9803      	ldr	r0, [sp, #12]
 8000b8c:	b004      	add	sp, #16
 8000b8e:	bd10      	pop	{r4, pc}

08000b90 <_Unwind_VRS_Set>:
 8000b90:	2901      	cmp	r1, #1
 8000b92:	d012      	beq.n	8000bba <_Unwind_VRS_Set+0x2a>
 8000b94:	d809      	bhi.n	8000baa <_Unwind_VRS_Set+0x1a>
 8000b96:	b973      	cbnz	r3, 8000bb6 <_Unwind_VRS_Set+0x26>
 8000b98:	2a0f      	cmp	r2, #15
 8000b9a:	d80c      	bhi.n	8000bb6 <_Unwind_VRS_Set+0x26>
 8000b9c:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8000ba0:	9a00      	ldr	r2, [sp, #0]
 8000ba2:	6812      	ldr	r2, [r2, #0]
 8000ba4:	6042      	str	r2, [r0, #4]
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	4770      	bx	lr
 8000baa:	3903      	subs	r1, #3
 8000bac:	2901      	cmp	r1, #1
 8000bae:	bf94      	ite	ls
 8000bb0:	2001      	movls	r0, #1
 8000bb2:	2002      	movhi	r0, #2
 8000bb4:	4770      	bx	lr
 8000bb6:	2002      	movs	r0, #2
 8000bb8:	4770      	bx	lr
 8000bba:	4608      	mov	r0, r1
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <_Unwind_SetGR>:
 8000bc0:	b510      	push	{r4, lr}
 8000bc2:	b084      	sub	sp, #16
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	ac03      	add	r4, sp, #12
 8000bc8:	9203      	str	r2, [sp, #12]
 8000bca:	9400      	str	r4, [sp, #0]
 8000bcc:	460a      	mov	r2, r1
 8000bce:	4619      	mov	r1, r3
 8000bd0:	f7ff ffde 	bl	8000b90 <_Unwind_VRS_Set>
 8000bd4:	b004      	add	sp, #16
 8000bd6:	bd10      	pop	{r4, pc}

08000bd8 <__gnu_Unwind_Backtrace>:
 8000bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bda:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8000bdc:	6413      	str	r3, [r2, #64]	; 0x40
 8000bde:	1d15      	adds	r5, r2, #4
 8000be0:	468c      	mov	ip, r1
 8000be2:	4606      	mov	r6, r0
 8000be4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000be6:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8000bea:	ac17      	add	r4, sp, #92	; 0x5c
 8000bec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bf0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bf2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bf4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bf6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000bfa:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8000bfe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000c02:	4665      	mov	r5, ip
 8000c04:	9716      	str	r7, [sp, #88]	; 0x58
 8000c06:	e010      	b.n	8000c2a <__gnu_Unwind_Backtrace+0x52>
 8000c08:	f7ff ffda 	bl	8000bc0 <_Unwind_SetGR>
 8000c0c:	4629      	mov	r1, r5
 8000c0e:	a816      	add	r0, sp, #88	; 0x58
 8000c10:	47b0      	blx	r6
 8000c12:	4603      	mov	r3, r0
 8000c14:	aa16      	add	r2, sp, #88	; 0x58
 8000c16:	4669      	mov	r1, sp
 8000c18:	2008      	movs	r0, #8
 8000c1a:	b983      	cbnz	r3, 8000c3e <__gnu_Unwind_Backtrace+0x66>
 8000c1c:	9b04      	ldr	r3, [sp, #16]
 8000c1e:	4798      	blx	r3
 8000c20:	2805      	cmp	r0, #5
 8000c22:	4604      	mov	r4, r0
 8000c24:	d00c      	beq.n	8000c40 <__gnu_Unwind_Backtrace+0x68>
 8000c26:	2809      	cmp	r0, #9
 8000c28:	d009      	beq.n	8000c3e <__gnu_Unwind_Backtrace+0x66>
 8000c2a:	9926      	ldr	r1, [sp, #152]	; 0x98
 8000c2c:	4668      	mov	r0, sp
 8000c2e:	f7ff fe15 	bl	800085c <get_eit_entry>
 8000c32:	4603      	mov	r3, r0
 8000c34:	466a      	mov	r2, sp
 8000c36:	210c      	movs	r1, #12
 8000c38:	a816      	add	r0, sp, #88	; 0x58
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d0e4      	beq.n	8000c08 <__gnu_Unwind_Backtrace+0x30>
 8000c3e:	2409      	movs	r4, #9
 8000c40:	a816      	add	r0, sp, #88	; 0x58
 8000c42:	f7ff fe59 	bl	80008f8 <restore_non_core_regs>
 8000c46:	4620      	mov	r0, r4
 8000c48:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8000c4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c4e:	bf00      	nop

08000c50 <__gnu_unwind_pr_common>:
 8000c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c54:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 8000c56:	b089      	sub	sp, #36	; 0x24
 8000c58:	460d      	mov	r5, r1
 8000c5a:	f854 1b04 	ldr.w	r1, [r4], #4
 8000c5e:	9406      	str	r4, [sp, #24]
 8000c60:	4617      	mov	r7, r2
 8000c62:	f000 0803 	and.w	r8, r0, #3
 8000c66:	461e      	mov	r6, r3
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d079      	beq.n	8000d60 <__gnu_unwind_pr_common+0x110>
 8000c6c:	0c0b      	lsrs	r3, r1, #16
 8000c6e:	b2da      	uxtb	r2, r3
 8000c70:	0409      	lsls	r1, r1, #16
 8000c72:	f88d 301d 	strb.w	r3, [sp, #29]
 8000c76:	2302      	movs	r3, #2
 8000c78:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8000c7c:	9105      	str	r1, [sp, #20]
 8000c7e:	f88d 301c 	strb.w	r3, [sp, #28]
 8000c82:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8000c84:	f1b8 0f02 	cmp.w	r8, #2
 8000c88:	bf08      	it	eq
 8000c8a:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 8000c8c:	f013 0301 	ands.w	r3, r3, #1
 8000c90:	d00c      	beq.n	8000cac <__gnu_unwind_pr_common+0x5c>
 8000c92:	4638      	mov	r0, r7
 8000c94:	a905      	add	r1, sp, #20
 8000c96:	f000 fb73 	bl	8001380 <__gnu_unwind_execute>
 8000c9a:	b918      	cbnz	r0, 8000ca4 <__gnu_unwind_pr_common+0x54>
 8000c9c:	2008      	movs	r0, #8
 8000c9e:	b009      	add	sp, #36	; 0x24
 8000ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000ca4:	2009      	movs	r0, #9
 8000ca6:	b009      	add	sp, #36	; 0x24
 8000ca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cac:	f8d4 a000 	ldr.w	sl, [r4]
 8000cb0:	f1ba 0f00 	cmp.w	sl, #0
 8000cb4:	d0ed      	beq.n	8000c92 <__gnu_unwind_pr_common+0x42>
 8000cb6:	9301      	str	r3, [sp, #4]
 8000cb8:	f000 0308 	and.w	r3, r0, #8
 8000cbc:	9302      	str	r3, [sp, #8]
 8000cbe:	2e02      	cmp	r6, #2
 8000cc0:	d04a      	beq.n	8000d58 <__gnu_unwind_pr_common+0x108>
 8000cc2:	f8b4 a000 	ldrh.w	sl, [r4]
 8000cc6:	f8b4 9002 	ldrh.w	r9, [r4, #2]
 8000cca:	3404      	adds	r4, #4
 8000ccc:	6caa      	ldr	r2, [r5, #72]	; 0x48
 8000cce:	f029 0b01 	bic.w	fp, r9, #1
 8000cd2:	210f      	movs	r1, #15
 8000cd4:	4638      	mov	r0, r7
 8000cd6:	4493      	add	fp, r2
 8000cd8:	f7ff ff4e 	bl	8000b78 <_Unwind_GetGR>
 8000cdc:	4583      	cmp	fp, r0
 8000cde:	d839      	bhi.n	8000d54 <__gnu_unwind_pr_common+0x104>
 8000ce0:	f02a 0201 	bic.w	r2, sl, #1
 8000ce4:	445a      	add	r2, fp
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	bf94      	ite	ls
 8000cea:	2000      	movls	r0, #0
 8000cec:	2001      	movhi	r0, #1
 8000cee:	ea4f 0349 	mov.w	r3, r9, lsl #1
 8000cf2:	f003 0302 	and.w	r3, r3, #2
 8000cf6:	f00a 0a01 	and.w	sl, sl, #1
 8000cfa:	ea43 030a 	orr.w	r3, r3, sl
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d049      	beq.n	8000d96 <__gnu_unwind_pr_common+0x146>
 8000d02:	2b02      	cmp	r3, #2
 8000d04:	d032      	beq.n	8000d6c <__gnu_unwind_pr_common+0x11c>
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d1cc      	bne.n	8000ca4 <__gnu_unwind_pr_common+0x54>
 8000d0a:	f1b8 0f00 	cmp.w	r8, #0
 8000d0e:	d002      	beq.n	8000d16 <__gnu_unwind_pr_common+0xc6>
 8000d10:	2800      	cmp	r0, #0
 8000d12:	f040 80cd 	bne.w	8000eb0 <__gnu_unwind_pr_common+0x260>
 8000d16:	3404      	adds	r4, #4
 8000d18:	f8d4 a000 	ldr.w	sl, [r4]
 8000d1c:	f1ba 0f00 	cmp.w	sl, #0
 8000d20:	d1cd      	bne.n	8000cbe <__gnu_unwind_pr_common+0x6e>
 8000d22:	a905      	add	r1, sp, #20
 8000d24:	4638      	mov	r0, r7
 8000d26:	f000 fb2b 	bl	8001380 <__gnu_unwind_execute>
 8000d2a:	2800      	cmp	r0, #0
 8000d2c:	d1ba      	bne.n	8000ca4 <__gnu_unwind_pr_common+0x54>
 8000d2e:	9b01      	ldr	r3, [sp, #4]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d0b3      	beq.n	8000c9c <__gnu_unwind_pr_common+0x4c>
 8000d34:	210f      	movs	r1, #15
 8000d36:	4638      	mov	r0, r7
 8000d38:	f7ff ff1e 	bl	8000b78 <_Unwind_GetGR>
 8000d3c:	210e      	movs	r1, #14
 8000d3e:	4602      	mov	r2, r0
 8000d40:	4638      	mov	r0, r7
 8000d42:	f7ff ff3d 	bl	8000bc0 <_Unwind_SetGR>
 8000d46:	4638      	mov	r0, r7
 8000d48:	4a6a      	ldr	r2, [pc, #424]	; (8000ef4 <__gnu_unwind_pr_common+0x2a4>)
 8000d4a:	210f      	movs	r1, #15
 8000d4c:	f7ff ff38 	bl	8000bc0 <_Unwind_SetGR>
 8000d50:	2007      	movs	r0, #7
 8000d52:	e7a8      	b.n	8000ca6 <__gnu_unwind_pr_common+0x56>
 8000d54:	2000      	movs	r0, #0
 8000d56:	e7ca      	b.n	8000cee <__gnu_unwind_pr_common+0x9e>
 8000d58:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8000d5c:	3408      	adds	r4, #8
 8000d5e:	e7b5      	b.n	8000ccc <__gnu_unwind_pr_common+0x7c>
 8000d60:	0209      	lsls	r1, r1, #8
 8000d62:	2303      	movs	r3, #3
 8000d64:	9105      	str	r1, [sp, #20]
 8000d66:	f8ad 301c 	strh.w	r3, [sp, #28]
 8000d6a:	e78a      	b.n	8000c82 <__gnu_unwind_pr_common+0x32>
 8000d6c:	6823      	ldr	r3, [r4, #0]
 8000d6e:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8000d72:	f1b8 0f00 	cmp.w	r8, #0
 8000d76:	d145      	bne.n	8000e04 <__gnu_unwind_pr_common+0x1b4>
 8000d78:	b128      	cbz	r0, 8000d86 <__gnu_unwind_pr_common+0x136>
 8000d7a:	9a02      	ldr	r2, [sp, #8]
 8000d7c:	2a00      	cmp	r2, #0
 8000d7e:	d05c      	beq.n	8000e3a <__gnu_unwind_pr_common+0x1ea>
 8000d80:	f1bb 0f00 	cmp.w	fp, #0
 8000d84:	d074      	beq.n	8000e70 <__gnu_unwind_pr_common+0x220>
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	da00      	bge.n	8000d8c <__gnu_unwind_pr_common+0x13c>
 8000d8a:	3404      	adds	r4, #4
 8000d8c:	f10b 0b01 	add.w	fp, fp, #1
 8000d90:	eb04 048b 	add.w	r4, r4, fp, lsl #2
 8000d94:	e7c0      	b.n	8000d18 <__gnu_unwind_pr_common+0xc8>
 8000d96:	f1b8 0f00 	cmp.w	r8, #0
 8000d9a:	d119      	bne.n	8000dd0 <__gnu_unwind_pr_common+0x180>
 8000d9c:	b1b0      	cbz	r0, 8000dcc <__gnu_unwind_pr_common+0x17c>
 8000d9e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8000da2:	1c99      	adds	r1, r3, #2
 8000da4:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8000da8:	f43f af7c 	beq.w	8000ca4 <__gnu_unwind_pr_common+0x54>
 8000dac:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8000db0:	3301      	adds	r3, #1
 8000db2:	9104      	str	r1, [sp, #16]
 8000db4:	f000 8090 	beq.w	8000ed8 <__gnu_unwind_pr_common+0x288>
 8000db8:	1d20      	adds	r0, r4, #4
 8000dba:	f7ff fdc9 	bl	8000950 <_Unwind_decode_typeinfo_ptr.isra.0>
 8000dbe:	ab04      	add	r3, sp, #16
 8000dc0:	4601      	mov	r1, r0
 8000dc2:	4628      	mov	r0, r5
 8000dc4:	f3af 8000 	nop.w
 8000dc8:	2800      	cmp	r0, #0
 8000dca:	d15b      	bne.n	8000e84 <__gnu_unwind_pr_common+0x234>
 8000dcc:	3408      	adds	r4, #8
 8000dce:	e7a3      	b.n	8000d18 <__gnu_unwind_pr_common+0xc8>
 8000dd0:	210d      	movs	r1, #13
 8000dd2:	4638      	mov	r0, r7
 8000dd4:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8000dd8:	f7ff fece 	bl	8000b78 <_Unwind_GetGR>
 8000ddc:	4581      	cmp	r9, r0
 8000dde:	d1f5      	bne.n	8000dcc <__gnu_unwind_pr_common+0x17c>
 8000de0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000de2:	429c      	cmp	r4, r3
 8000de4:	d1f2      	bne.n	8000dcc <__gnu_unwind_pr_common+0x17c>
 8000de6:	4620      	mov	r0, r4
 8000de8:	f7ff fcec 	bl	80007c4 <selfrel_offset31>
 8000dec:	210f      	movs	r1, #15
 8000dee:	4602      	mov	r2, r0
 8000df0:	4638      	mov	r0, r7
 8000df2:	f7ff fee5 	bl	8000bc0 <_Unwind_SetGR>
 8000df6:	4638      	mov	r0, r7
 8000df8:	462a      	mov	r2, r5
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	f7ff fee0 	bl	8000bc0 <_Unwind_SetGR>
 8000e00:	2007      	movs	r0, #7
 8000e02:	e750      	b.n	8000ca6 <__gnu_unwind_pr_common+0x56>
 8000e04:	210d      	movs	r1, #13
 8000e06:	4638      	mov	r0, r7
 8000e08:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8000e0c:	f7ff feb4 	bl	8000b78 <_Unwind_GetGR>
 8000e10:	4581      	cmp	r9, r0
 8000e12:	d001      	beq.n	8000e18 <__gnu_unwind_pr_common+0x1c8>
 8000e14:	6823      	ldr	r3, [r4, #0]
 8000e16:	e7b6      	b.n	8000d86 <__gnu_unwind_pr_common+0x136>
 8000e18:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000e1a:	429c      	cmp	r4, r3
 8000e1c:	d1fa      	bne.n	8000e14 <__gnu_unwind_pr_common+0x1c4>
 8000e1e:	2204      	movs	r2, #4
 8000e20:	2100      	movs	r1, #0
 8000e22:	e9c5 120b 	strd	r1, r2, [r5, #44]	; 0x2c
 8000e26:	18a3      	adds	r3, r4, r2
 8000e28:	f8c5 b028 	str.w	fp, [r5, #40]	; 0x28
 8000e2c:	636b      	str	r3, [r5, #52]	; 0x34
 8000e2e:	6823      	ldr	r3, [r4, #0]
 8000e30:	428b      	cmp	r3, r1
 8000e32:	db59      	blt.n	8000ee8 <__gnu_unwind_pr_common+0x298>
 8000e34:	2301      	movs	r3, #1
 8000e36:	9301      	str	r3, [sp, #4]
 8000e38:	e7a8      	b.n	8000d8c <__gnu_unwind_pr_common+0x13c>
 8000e3a:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8000e3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8000e42:	f104 0a04 	add.w	sl, r4, #4
 8000e46:	46b0      	mov	r8, r6
 8000e48:	4691      	mov	r9, r2
 8000e4a:	461e      	mov	r6, r3
 8000e4c:	e00d      	b.n	8000e6a <__gnu_unwind_pr_common+0x21a>
 8000e4e:	9604      	str	r6, [sp, #16]
 8000e50:	f7ff fd7e 	bl	8000950 <_Unwind_decode_typeinfo_ptr.isra.0>
 8000e54:	ab04      	add	r3, sp, #16
 8000e56:	4601      	mov	r1, r0
 8000e58:	2200      	movs	r2, #0
 8000e5a:	4628      	mov	r0, r5
 8000e5c:	f3af 8000 	nop.w
 8000e60:	f109 0901 	add.w	r9, r9, #1
 8000e64:	f10a 0a04 	add.w	sl, sl, #4
 8000e68:	b9e8      	cbnz	r0, 8000ea6 <__gnu_unwind_pr_common+0x256>
 8000e6a:	45d9      	cmp	r9, fp
 8000e6c:	4650      	mov	r0, sl
 8000e6e:	d1ee      	bne.n	8000e4e <__gnu_unwind_pr_common+0x1fe>
 8000e70:	4638      	mov	r0, r7
 8000e72:	210d      	movs	r1, #13
 8000e74:	f7ff fe80 	bl	8000b78 <_Unwind_GetGR>
 8000e78:	9b04      	ldr	r3, [sp, #16]
 8000e7a:	6228      	str	r0, [r5, #32]
 8000e7c:	e9c5 3409 	strd	r3, r4, [r5, #36]	; 0x24
 8000e80:	2006      	movs	r0, #6
 8000e82:	e710      	b.n	8000ca6 <__gnu_unwind_pr_common+0x56>
 8000e84:	4681      	mov	r9, r0
 8000e86:	210d      	movs	r1, #13
 8000e88:	4638      	mov	r0, r7
 8000e8a:	f7ff fe75 	bl	8000b78 <_Unwind_GetGR>
 8000e8e:	f1b9 0f02 	cmp.w	r9, #2
 8000e92:	6228      	str	r0, [r5, #32]
 8000e94:	d125      	bne.n	8000ee2 <__gnu_unwind_pr_common+0x292>
 8000e96:	462b      	mov	r3, r5
 8000e98:	9a04      	ldr	r2, [sp, #16]
 8000e9a:	f843 2f2c 	str.w	r2, [r3, #44]!
 8000e9e:	626b      	str	r3, [r5, #36]	; 0x24
 8000ea0:	62ac      	str	r4, [r5, #40]	; 0x28
 8000ea2:	2006      	movs	r0, #6
 8000ea4:	e6ff      	b.n	8000ca6 <__gnu_unwind_pr_common+0x56>
 8000ea6:	4646      	mov	r6, r8
 8000ea8:	6823      	ldr	r3, [r4, #0]
 8000eaa:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8000eae:	e76a      	b.n	8000d86 <__gnu_unwind_pr_common+0x136>
 8000eb0:	4620      	mov	r0, r4
 8000eb2:	f7ff fc87 	bl	80007c4 <selfrel_offset31>
 8000eb6:	3404      	adds	r4, #4
 8000eb8:	4602      	mov	r2, r0
 8000eba:	63ac      	str	r4, [r5, #56]	; 0x38
 8000ebc:	4628      	mov	r0, r5
 8000ebe:	4614      	mov	r4, r2
 8000ec0:	f3af 8000 	nop.w
 8000ec4:	2800      	cmp	r0, #0
 8000ec6:	f43f aeed 	beq.w	8000ca4 <__gnu_unwind_pr_common+0x54>
 8000eca:	4638      	mov	r0, r7
 8000ecc:	4622      	mov	r2, r4
 8000ece:	210f      	movs	r1, #15
 8000ed0:	f7ff fe76 	bl	8000bc0 <_Unwind_SetGR>
 8000ed4:	2007      	movs	r0, #7
 8000ed6:	e6e6      	b.n	8000ca6 <__gnu_unwind_pr_common+0x56>
 8000ed8:	4638      	mov	r0, r7
 8000eda:	210d      	movs	r1, #13
 8000edc:	f7ff fe4c 	bl	8000b78 <_Unwind_GetGR>
 8000ee0:	6228      	str	r0, [r5, #32]
 8000ee2:	9b04      	ldr	r3, [sp, #16]
 8000ee4:	626b      	str	r3, [r5, #36]	; 0x24
 8000ee6:	e7db      	b.n	8000ea0 <__gnu_unwind_pr_common+0x250>
 8000ee8:	f10b 0001 	add.w	r0, fp, #1
 8000eec:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8000ef0:	e77a      	b.n	8000de8 <__gnu_unwind_pr_common+0x198>
 8000ef2:	bf00      	nop
 8000ef4:	00000000 	.word	0x00000000

08000ef8 <__aeabi_unwind_cpp_pr0>:
 8000ef8:	2300      	movs	r3, #0
 8000efa:	e6a9      	b.n	8000c50 <__gnu_unwind_pr_common>

08000efc <__aeabi_unwind_cpp_pr1>:
 8000efc:	2301      	movs	r3, #1
 8000efe:	e6a7      	b.n	8000c50 <__gnu_unwind_pr_common>

08000f00 <__aeabi_unwind_cpp_pr2>:
 8000f00:	2302      	movs	r3, #2
 8000f02:	e6a5      	b.n	8000c50 <__gnu_unwind_pr_common>

08000f04 <_Unwind_VRS_Pop>:
 8000f04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000f08:	4606      	mov	r6, r0
 8000f0a:	b0c3      	sub	sp, #268	; 0x10c
 8000f0c:	4615      	mov	r5, r2
 8000f0e:	461c      	mov	r4, r3
 8000f10:	2904      	cmp	r1, #4
 8000f12:	f200 80b9 	bhi.w	8001088 <_Unwind_VRS_Pop+0x184>
 8000f16:	e8df f001 	tbb	[pc, r1]
 8000f1a:	539a      	.short	0x539a
 8000f1c:	29b7      	.short	0x29b7
 8000f1e:	03          	.byte	0x03
 8000f1f:	00          	.byte	0x00
 8000f20:	2c00      	cmp	r4, #0
 8000f22:	f040 80b1 	bne.w	8001088 <_Unwind_VRS_Pop+0x184>
 8000f26:	2a10      	cmp	r2, #16
 8000f28:	f200 80ae 	bhi.w	8001088 <_Unwind_VRS_Pop+0x184>
 8000f2c:	6803      	ldr	r3, [r0, #0]
 8000f2e:	06d8      	lsls	r0, r3, #27
 8000f30:	f100 80f3 	bmi.w	800111a <_Unwind_VRS_Pop+0x216>
 8000f34:	af20      	add	r7, sp, #128	; 0x80
 8000f36:	4638      	mov	r0, r7
 8000f38:	f000 f992 	bl	8001260 <__gnu_Unwind_Save_WMMXC>
 8000f3c:	6bb0      	ldr	r0, [r6, #56]	; 0x38
 8000f3e:	2300      	movs	r3, #0
 8000f40:	2401      	movs	r4, #1
 8000f42:	fa04 f203 	lsl.w	r2, r4, r3
 8000f46:	422a      	tst	r2, r5
 8000f48:	4601      	mov	r1, r0
 8000f4a:	d004      	beq.n	8000f56 <_Unwind_VRS_Pop+0x52>
 8000f4c:	f851 2b04 	ldr.w	r2, [r1], #4
 8000f50:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
 8000f54:	4608      	mov	r0, r1
 8000f56:	3301      	adds	r3, #1
 8000f58:	2b04      	cmp	r3, #4
 8000f5a:	d1f2      	bne.n	8000f42 <_Unwind_VRS_Pop+0x3e>
 8000f5c:	63b0      	str	r0, [r6, #56]	; 0x38
 8000f5e:	4638      	mov	r0, r7
 8000f60:	f000 f974 	bl	800124c <__gnu_Unwind_Restore_WMMXC>
 8000f64:	2000      	movs	r0, #0
 8000f66:	b043      	add	sp, #268	; 0x10c
 8000f68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000f6c:	2c03      	cmp	r4, #3
 8000f6e:	f040 808b 	bne.w	8001088 <_Unwind_VRS_Pop+0x184>
 8000f72:	b294      	uxth	r4, r2
 8000f74:	eb04 4312 	add.w	r3, r4, r2, lsr #16
 8000f78:	2b10      	cmp	r3, #16
 8000f7a:	ea4f 4512 	mov.w	r5, r2, lsr #16
 8000f7e:	f200 8083 	bhi.w	8001088 <_Unwind_VRS_Pop+0x184>
 8000f82:	6803      	ldr	r3, [r0, #0]
 8000f84:	071f      	lsls	r7, r3, #28
 8000f86:	f100 80d0 	bmi.w	800112a <_Unwind_VRS_Pop+0x226>
 8000f8a:	af20      	add	r7, sp, #128	; 0x80
 8000f8c:	4638      	mov	r0, r7
 8000f8e:	f000 f93b 	bl	8001208 <__gnu_Unwind_Save_WMMXD>
 8000f92:	eb07 01c5 	add.w	r1, r7, r5, lsl #3
 8000f96:	6bb5      	ldr	r5, [r6, #56]	; 0x38
 8000f98:	b154      	cbz	r4, 8000fb0 <_Unwind_VRS_Pop+0xac>
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	1ae8      	subs	r0, r5, r3
 8000f9e:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8000fa2:	00e4      	lsls	r4, r4, #3
 8000fa4:	581a      	ldr	r2, [r3, r0]
 8000fa6:	f843 2b04 	str.w	r2, [r3], #4
 8000faa:	428b      	cmp	r3, r1
 8000fac:	d1fa      	bne.n	8000fa4 <_Unwind_VRS_Pop+0xa0>
 8000fae:	4425      	add	r5, r4
 8000fb0:	4638      	mov	r0, r7
 8000fb2:	63b5      	str	r5, [r6, #56]	; 0x38
 8000fb4:	f000 f906 	bl	80011c4 <__gnu_Unwind_Restore_WMMXD>
 8000fb8:	2000      	movs	r0, #0
 8000fba:	b043      	add	sp, #268	; 0x10c
 8000fbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000fc0:	2c01      	cmp	r4, #1
 8000fc2:	ea4f 4812 	mov.w	r8, r2, lsr #16
 8000fc6:	b295      	uxth	r5, r2
 8000fc8:	d05a      	beq.n	8001080 <_Unwind_VRS_Pop+0x17c>
 8000fca:	2c05      	cmp	r4, #5
 8000fcc:	d15c      	bne.n	8001088 <_Unwind_VRS_Pop+0x184>
 8000fce:	eb08 0905 	add.w	r9, r8, r5
 8000fd2:	f1b9 0f20 	cmp.w	r9, #32
 8000fd6:	d857      	bhi.n	8001088 <_Unwind_VRS_Pop+0x184>
 8000fd8:	f1b8 0f0f 	cmp.w	r8, #15
 8000fdc:	d977      	bls.n	80010ce <_Unwind_VRS_Pop+0x1ca>
 8000fde:	46a9      	mov	r9, r5
 8000fe0:	2d00      	cmp	r5, #0
 8000fe2:	f040 8088 	bne.w	80010f6 <_Unwind_VRS_Pop+0x1f2>
 8000fe6:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8000fe8:	b36d      	cbz	r5, 8001046 <_Unwind_VRS_Pop+0x142>
 8000fea:	af20      	add	r7, sp, #128	; 0x80
 8000fec:	f04f 0900 	mov.w	r9, #0
 8000ff0:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 8000ff4:	3f04      	subs	r7, #4
 8000ff6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8000ffa:	f853 1b04 	ldr.w	r1, [r3], #4
 8000ffe:	f847 1f04 	str.w	r1, [r7, #4]!
 8001002:	42ab      	cmp	r3, r5
 8001004:	d1f9      	bne.n	8000ffa <_Unwind_VRS_Pop+0xf6>
 8001006:	f1b9 0f00 	cmp.w	r9, #0
 800100a:	d00f      	beq.n	800102c <_Unwind_VRS_Pop+0x128>
 800100c:	466f      	mov	r7, sp
 800100e:	4641      	mov	r1, r8
 8001010:	2910      	cmp	r1, #16
 8001012:	bf38      	it	cc
 8001014:	2110      	movcc	r1, #16
 8001016:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 800101a:	3984      	subs	r1, #132	; 0x84
 800101c:	eb03 05c9 	add.w	r5, r3, r9, lsl #3
 8001020:	f853 0b04 	ldr.w	r0, [r3], #4
 8001024:	f841 0f04 	str.w	r0, [r1, #4]!
 8001028:	42ab      	cmp	r3, r5
 800102a:	d1f9      	bne.n	8001020 <_Unwind_VRS_Pop+0x11c>
 800102c:	2c01      	cmp	r4, #1
 800102e:	f000 8084 	beq.w	800113a <_Unwind_VRS_Pop+0x236>
 8001032:	f1b8 0f0f 	cmp.w	r8, #15
 8001036:	63b5      	str	r5, [r6, #56]	; 0x38
 8001038:	d945      	bls.n	80010c6 <_Unwind_VRS_Pop+0x1c2>
 800103a:	f1b9 0f00 	cmp.w	r9, #0
 800103e:	d002      	beq.n	8001046 <_Unwind_VRS_Pop+0x142>
 8001040:	4668      	mov	r0, sp
 8001042:	f000 f8b7 	bl	80011b4 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001046:	2000      	movs	r0, #0
 8001048:	b043      	add	sp, #268	; 0x10c
 800104a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800104e:	b9dc      	cbnz	r4, 8001088 <_Unwind_VRS_Pop+0x184>
 8001050:	6b87      	ldr	r7, [r0, #56]	; 0x38
 8001052:	4623      	mov	r3, r4
 8001054:	2001      	movs	r0, #1
 8001056:	b294      	uxth	r4, r2
 8001058:	f106 0c04 	add.w	ip, r6, #4
 800105c:	fa00 f203 	lsl.w	r2, r0, r3
 8001060:	4222      	tst	r2, r4
 8001062:	4639      	mov	r1, r7
 8001064:	d004      	beq.n	8001070 <_Unwind_VRS_Pop+0x16c>
 8001066:	f851 2b04 	ldr.w	r2, [r1], #4
 800106a:	f84c 2023 	str.w	r2, [ip, r3, lsl #2]
 800106e:	460f      	mov	r7, r1
 8001070:	3301      	adds	r3, #1
 8001072:	2b10      	cmp	r3, #16
 8001074:	d1f2      	bne.n	800105c <_Unwind_VRS_Pop+0x158>
 8001076:	f415 5000 	ands.w	r0, r5, #8192	; 0x2000
 800107a:	d1e4      	bne.n	8001046 <_Unwind_VRS_Pop+0x142>
 800107c:	63b7      	str	r7, [r6, #56]	; 0x38
 800107e:	e004      	b.n	800108a <_Unwind_VRS_Pop+0x186>
 8001080:	eb08 0305 	add.w	r3, r8, r5
 8001084:	2b10      	cmp	r3, #16
 8001086:	d903      	bls.n	8001090 <_Unwind_VRS_Pop+0x18c>
 8001088:	2002      	movs	r0, #2
 800108a:	b043      	add	sp, #268	; 0x10c
 800108c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001090:	f1b8 0f0f 	cmp.w	r8, #15
 8001094:	d8f8      	bhi.n	8001088 <_Unwind_VRS_Pop+0x184>
 8001096:	6833      	ldr	r3, [r6, #0]
 8001098:	07da      	lsls	r2, r3, #31
 800109a:	d506      	bpl.n	80010aa <_Unwind_VRS_Pop+0x1a6>
 800109c:	4630      	mov	r0, r6
 800109e:	f023 0303 	bic.w	r3, r3, #3
 80010a2:	f840 3b48 	str.w	r3, [r0], #72
 80010a6:	f000 f879 	bl	800119c <__gnu_Unwind_Save_VFP>
 80010aa:	af20      	add	r7, sp, #128	; 0x80
 80010ac:	4638      	mov	r0, r7
 80010ae:	f000 f875 	bl	800119c <__gnu_Unwind_Save_VFP>
 80010b2:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80010b4:	2d00      	cmp	r5, #0
 80010b6:	d199      	bne.n	8000fec <_Unwind_VRS_Pop+0xe8>
 80010b8:	461d      	mov	r5, r3
 80010ba:	3504      	adds	r5, #4
 80010bc:	63b5      	str	r5, [r6, #56]	; 0x38
 80010be:	4638      	mov	r0, r7
 80010c0:	f000 f868 	bl	8001194 <__gnu_Unwind_Restore_VFP>
 80010c4:	e7bf      	b.n	8001046 <_Unwind_VRS_Pop+0x142>
 80010c6:	a820      	add	r0, sp, #128	; 0x80
 80010c8:	f000 f86c 	bl	80011a4 <__gnu_Unwind_Restore_VFP_D>
 80010cc:	e7b5      	b.n	800103a <_Unwind_VRS_Pop+0x136>
 80010ce:	f1b9 0f10 	cmp.w	r9, #16
 80010d2:	d940      	bls.n	8001156 <_Unwind_VRS_Pop+0x252>
 80010d4:	f1a9 0910 	sub.w	r9, r9, #16
 80010d8:	6833      	ldr	r3, [r6, #0]
 80010da:	07d9      	lsls	r1, r3, #31
 80010dc:	d508      	bpl.n	80010f0 <_Unwind_VRS_Pop+0x1ec>
 80010de:	f023 0301 	bic.w	r3, r3, #1
 80010e2:	4630      	mov	r0, r6
 80010e4:	f043 0302 	orr.w	r3, r3, #2
 80010e8:	f840 3b48 	str.w	r3, [r0], #72
 80010ec:	f000 f85e 	bl	80011ac <__gnu_Unwind_Save_VFP_D>
 80010f0:	f1b9 0f00 	cmp.w	r9, #0
 80010f4:	d032      	beq.n	800115c <_Unwind_VRS_Pop+0x258>
 80010f6:	6833      	ldr	r3, [r6, #0]
 80010f8:	075a      	lsls	r2, r3, #29
 80010fa:	d420      	bmi.n	800113e <_Unwind_VRS_Pop+0x23a>
 80010fc:	f1b8 0f0f 	cmp.w	r8, #15
 8001100:	d925      	bls.n	800114e <_Unwind_VRS_Pop+0x24a>
 8001102:	466f      	mov	r7, sp
 8001104:	4638      	mov	r0, r7
 8001106:	f1c8 0510 	rsb	r5, r8, #16
 800110a:	f000 f857 	bl	80011bc <__gnu_Unwind_Save_VFP_D_16_to_31>
 800110e:	2d00      	cmp	r5, #0
 8001110:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8001112:	f77f af7c 	ble.w	800100e <_Unwind_VRS_Pop+0x10a>
 8001116:	af20      	add	r7, sp, #128	; 0x80
 8001118:	e76a      	b.n	8000ff0 <_Unwind_VRS_Pop+0xec>
 800111a:	f023 0310 	bic.w	r3, r3, #16
 800111e:	6033      	str	r3, [r6, #0]
 8001120:	f506 70e8 	add.w	r0, r6, #464	; 0x1d0
 8001124:	f000 f89c 	bl	8001260 <__gnu_Unwind_Save_WMMXC>
 8001128:	e704      	b.n	8000f34 <_Unwind_VRS_Pop+0x30>
 800112a:	f023 0308 	bic.w	r3, r3, #8
 800112e:	6003      	str	r3, [r0, #0]
 8001130:	f500 70a8 	add.w	r0, r0, #336	; 0x150
 8001134:	f000 f868 	bl	8001208 <__gnu_Unwind_Save_WMMXD>
 8001138:	e727      	b.n	8000f8a <_Unwind_VRS_Pop+0x86>
 800113a:	af20      	add	r7, sp, #128	; 0x80
 800113c:	e7bd      	b.n	80010ba <_Unwind_VRS_Pop+0x1b6>
 800113e:	4630      	mov	r0, r6
 8001140:	f023 0304 	bic.w	r3, r3, #4
 8001144:	f840 3bd0 	str.w	r3, [r0], #208
 8001148:	f000 f838 	bl	80011bc <__gnu_Unwind_Save_VFP_D_16_to_31>
 800114c:	e7d6      	b.n	80010fc <_Unwind_VRS_Pop+0x1f8>
 800114e:	a820      	add	r0, sp, #128	; 0x80
 8001150:	f000 f82c 	bl	80011ac <__gnu_Unwind_Save_VFP_D>
 8001154:	e7d5      	b.n	8001102 <_Unwind_VRS_Pop+0x1fe>
 8001156:	f04f 0900 	mov.w	r9, #0
 800115a:	e7bd      	b.n	80010d8 <_Unwind_VRS_Pop+0x1d4>
 800115c:	f1b8 0f0f 	cmp.w	r8, #15
 8001160:	f63f af41 	bhi.w	8000fe6 <_Unwind_VRS_Pop+0xe2>
 8001164:	af20      	add	r7, sp, #128	; 0x80
 8001166:	4638      	mov	r0, r7
 8001168:	f000 f820 	bl	80011ac <__gnu_Unwind_Save_VFP_D>
 800116c:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 800116e:	2d00      	cmp	r5, #0
 8001170:	f47f af3c 	bne.w	8000fec <_Unwind_VRS_Pop+0xe8>
 8001174:	4638      	mov	r0, r7
 8001176:	f000 f815 	bl	80011a4 <__gnu_Unwind_Restore_VFP_D>
 800117a:	e764      	b.n	8001046 <_Unwind_VRS_Pop+0x142>

0800117c <__restore_core_regs>:
 800117c:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8001180:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8001184:	469c      	mov	ip, r3
 8001186:	46a6      	mov	lr, r4
 8001188:	f84c 5d04 	str.w	r5, [ip, #-4]!
 800118c:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8001190:	46e5      	mov	sp, ip
 8001192:	bd00      	pop	{pc}

08001194 <__gnu_Unwind_Restore_VFP>:
 8001194:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop

0800119c <__gnu_Unwind_Save_VFP>:
 800119c:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop

080011a4 <__gnu_Unwind_Restore_VFP_D>:
 80011a4:	ec90 0b20 	vldmia	r0, {d0-d15}
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop

080011ac <__gnu_Unwind_Save_VFP_D>:
 80011ac:	ec80 0b20 	vstmia	r0, {d0-d15}
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop

080011b4 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 80011b4:	ecd0 0b20 	vldmia	r0, {d16-d31}
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop

080011bc <__gnu_Unwind_Save_VFP_D_16_to_31>:
 80011bc:	ecc0 0b20 	vstmia	r0, {d16-d31}
 80011c0:	4770      	bx	lr
 80011c2:	bf00      	nop

080011c4 <__gnu_Unwind_Restore_WMMXD>:
 80011c4:	ecf0 0102 	ldfe	f0, [r0], #8
 80011c8:	ecf0 1102 	ldfe	f1, [r0], #8
 80011cc:	ecf0 2102 	ldfe	f2, [r0], #8
 80011d0:	ecf0 3102 	ldfe	f3, [r0], #8
 80011d4:	ecf0 4102 	ldfe	f4, [r0], #8
 80011d8:	ecf0 5102 	ldfe	f5, [r0], #8
 80011dc:	ecf0 6102 	ldfe	f6, [r0], #8
 80011e0:	ecf0 7102 	ldfe	f7, [r0], #8
 80011e4:	ecf0 8102 	ldfp	f0, [r0], #8
 80011e8:	ecf0 9102 	ldfp	f1, [r0], #8
 80011ec:	ecf0 a102 	ldfp	f2, [r0], #8
 80011f0:	ecf0 b102 	ldfp	f3, [r0], #8
 80011f4:	ecf0 c102 	ldfp	f4, [r0], #8
 80011f8:	ecf0 d102 	ldfp	f5, [r0], #8
 80011fc:	ecf0 e102 	ldfp	f6, [r0], #8
 8001200:	ecf0 f102 	ldfp	f7, [r0], #8
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop

08001208 <__gnu_Unwind_Save_WMMXD>:
 8001208:	ece0 0102 	stfe	f0, [r0], #8
 800120c:	ece0 1102 	stfe	f1, [r0], #8
 8001210:	ece0 2102 	stfe	f2, [r0], #8
 8001214:	ece0 3102 	stfe	f3, [r0], #8
 8001218:	ece0 4102 	stfe	f4, [r0], #8
 800121c:	ece0 5102 	stfe	f5, [r0], #8
 8001220:	ece0 6102 	stfe	f6, [r0], #8
 8001224:	ece0 7102 	stfe	f7, [r0], #8
 8001228:	ece0 8102 	stfp	f0, [r0], #8
 800122c:	ece0 9102 	stfp	f1, [r0], #8
 8001230:	ece0 a102 	stfp	f2, [r0], #8
 8001234:	ece0 b102 	stfp	f3, [r0], #8
 8001238:	ece0 c102 	stfp	f4, [r0], #8
 800123c:	ece0 d102 	stfp	f5, [r0], #8
 8001240:	ece0 e102 	stfp	f6, [r0], #8
 8001244:	ece0 f102 	stfp	f7, [r0], #8
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop

0800124c <__gnu_Unwind_Restore_WMMXC>:
 800124c:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8001250:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8001254:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001258:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop

08001260 <__gnu_Unwind_Save_WMMXC>:
 8001260:	fca0 8101 	stc2	1, cr8, [r0], #4
 8001264:	fca0 9101 	stc2	1, cr9, [r0], #4
 8001268:	fca0 a101 	stc2	1, cr10, [r0], #4
 800126c:	fca0 b101 	stc2	1, cr11, [r0], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop

08001274 <_Unwind_RaiseException>:
 8001274:	46ec      	mov	ip, sp
 8001276:	b500      	push	{lr}
 8001278:	e92d 5000 	stmdb	sp!, {ip, lr}
 800127c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001280:	f04f 0300 	mov.w	r3, #0
 8001284:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001288:	a901      	add	r1, sp, #4
 800128a:	f7ff fbf1 	bl	8000a70 <__gnu_Unwind_RaiseException>
 800128e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001292:	b012      	add	sp, #72	; 0x48
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop

08001298 <_Unwind_Resume>:
 8001298:	46ec      	mov	ip, sp
 800129a:	b500      	push	{lr}
 800129c:	e92d 5000 	stmdb	sp!, {ip, lr}
 80012a0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80012a4:	f04f 0300 	mov.w	r3, #0
 80012a8:	e92d 000c 	stmdb	sp!, {r2, r3}
 80012ac:	a901      	add	r1, sp, #4
 80012ae:	f7ff fc19 	bl	8000ae4 <__gnu_Unwind_Resume>
 80012b2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80012b6:	b012      	add	sp, #72	; 0x48
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop

080012bc <_Unwind_Resume_or_Rethrow>:
 80012bc:	46ec      	mov	ip, sp
 80012be:	b500      	push	{lr}
 80012c0:	e92d 5000 	stmdb	sp!, {ip, lr}
 80012c4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80012c8:	f04f 0300 	mov.w	r3, #0
 80012cc:	e92d 000c 	stmdb	sp!, {r2, r3}
 80012d0:	a901      	add	r1, sp, #4
 80012d2:	f7ff fc29 	bl	8000b28 <__gnu_Unwind_Resume_or_Rethrow>
 80012d6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80012da:	b012      	add	sp, #72	; 0x48
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop

080012e0 <_Unwind_ForcedUnwind>:
 80012e0:	46ec      	mov	ip, sp
 80012e2:	b500      	push	{lr}
 80012e4:	e92d 5000 	stmdb	sp!, {ip, lr}
 80012e8:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80012ec:	f04f 0300 	mov.w	r3, #0
 80012f0:	e92d 000c 	stmdb	sp!, {r2, r3}
 80012f4:	ab01      	add	r3, sp, #4
 80012f6:	f7ff fbeb 	bl	8000ad0 <__gnu_Unwind_ForcedUnwind>
 80012fa:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80012fe:	b012      	add	sp, #72	; 0x48
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop

08001304 <_Unwind_Backtrace>:
 8001304:	46ec      	mov	ip, sp
 8001306:	b500      	push	{lr}
 8001308:	e92d 5000 	stmdb	sp!, {ip, lr}
 800130c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001310:	f04f 0300 	mov.w	r3, #0
 8001314:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001318:	aa01      	add	r2, sp, #4
 800131a:	f7ff fc5d 	bl	8000bd8 <__gnu_Unwind_Backtrace>
 800131e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001322:	b012      	add	sp, #72	; 0x48
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop

08001328 <next_unwind_byte>:
 8001328:	7a02      	ldrb	r2, [r0, #8]
 800132a:	b97a      	cbnz	r2, 800134c <next_unwind_byte+0x24>
 800132c:	7a43      	ldrb	r3, [r0, #9]
 800132e:	b1a3      	cbz	r3, 800135a <next_unwind_byte+0x32>
 8001330:	6842      	ldr	r2, [r0, #4]
 8001332:	3b01      	subs	r3, #1
 8001334:	b410      	push	{r4}
 8001336:	7243      	strb	r3, [r0, #9]
 8001338:	6813      	ldr	r3, [r2, #0]
 800133a:	2103      	movs	r1, #3
 800133c:	1d14      	adds	r4, r2, #4
 800133e:	7201      	strb	r1, [r0, #8]
 8001340:	021a      	lsls	r2, r3, #8
 8001342:	6044      	str	r4, [r0, #4]
 8001344:	6002      	str	r2, [r0, #0]
 8001346:	bc10      	pop	{r4}
 8001348:	0e18      	lsrs	r0, r3, #24
 800134a:	4770      	bx	lr
 800134c:	6803      	ldr	r3, [r0, #0]
 800134e:	3a01      	subs	r2, #1
 8001350:	7202      	strb	r2, [r0, #8]
 8001352:	021a      	lsls	r2, r3, #8
 8001354:	6002      	str	r2, [r0, #0]
 8001356:	0e18      	lsrs	r0, r3, #24
 8001358:	4770      	bx	lr
 800135a:	20b0      	movs	r0, #176	; 0xb0
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop

08001360 <_Unwind_GetGR.constprop.0>:
 8001360:	b500      	push	{lr}
 8001362:	b085      	sub	sp, #20
 8001364:	aa03      	add	r2, sp, #12
 8001366:	2300      	movs	r3, #0
 8001368:	9200      	str	r2, [sp, #0]
 800136a:	4619      	mov	r1, r3
 800136c:	220c      	movs	r2, #12
 800136e:	f7ff fbeb 	bl	8000b48 <_Unwind_VRS_Get>
 8001372:	9803      	ldr	r0, [sp, #12]
 8001374:	b005      	add	sp, #20
 8001376:	f85d fb04 	ldr.w	pc, [sp], #4
 800137a:	bf00      	nop

0800137c <unwind_UCB_from_context>:
 800137c:	e7f0      	b.n	8001360 <_Unwind_GetGR.constprop.0>
 800137e:	bf00      	nop

08001380 <__gnu_unwind_execute>:
 8001380:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001384:	4605      	mov	r5, r0
 8001386:	b085      	sub	sp, #20
 8001388:	460e      	mov	r6, r1
 800138a:	f04f 0800 	mov.w	r8, #0
 800138e:	4630      	mov	r0, r6
 8001390:	f7ff ffca 	bl	8001328 <next_unwind_byte>
 8001394:	28b0      	cmp	r0, #176	; 0xb0
 8001396:	4604      	mov	r4, r0
 8001398:	f000 80b2 	beq.w	8001500 <__gnu_unwind_execute+0x180>
 800139c:	0607      	lsls	r7, r0, #24
 800139e:	d520      	bpl.n	80013e2 <__gnu_unwind_execute+0x62>
 80013a0:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 80013a4:	2b80      	cmp	r3, #128	; 0x80
 80013a6:	d04d      	beq.n	8001444 <__gnu_unwind_execute+0xc4>
 80013a8:	2b90      	cmp	r3, #144	; 0x90
 80013aa:	d036      	beq.n	800141a <__gnu_unwind_execute+0x9a>
 80013ac:	2ba0      	cmp	r3, #160	; 0xa0
 80013ae:	d060      	beq.n	8001472 <__gnu_unwind_execute+0xf2>
 80013b0:	2bb0      	cmp	r3, #176	; 0xb0
 80013b2:	d074      	beq.n	800149e <__gnu_unwind_execute+0x11e>
 80013b4:	2bc0      	cmp	r3, #192	; 0xc0
 80013b6:	f000 808b 	beq.w	80014d0 <__gnu_unwind_execute+0x150>
 80013ba:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 80013be:	2bd0      	cmp	r3, #208	; 0xd0
 80013c0:	d10b      	bne.n	80013da <__gnu_unwind_execute+0x5a>
 80013c2:	f000 0207 	and.w	r2, r0, #7
 80013c6:	3201      	adds	r2, #1
 80013c8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80013cc:	2305      	movs	r3, #5
 80013ce:	2101      	movs	r1, #1
 80013d0:	4628      	mov	r0, r5
 80013d2:	f7ff fd97 	bl	8000f04 <_Unwind_VRS_Pop>
 80013d6:	2800      	cmp	r0, #0
 80013d8:	d0d9      	beq.n	800138e <__gnu_unwind_execute+0xe>
 80013da:	2009      	movs	r0, #9
 80013dc:	b005      	add	sp, #20
 80013de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80013e2:	f10d 090c 	add.w	r9, sp, #12
 80013e6:	2300      	movs	r3, #0
 80013e8:	4619      	mov	r1, r3
 80013ea:	0087      	lsls	r7, r0, #2
 80013ec:	f8cd 9000 	str.w	r9, [sp]
 80013f0:	220d      	movs	r2, #13
 80013f2:	4628      	mov	r0, r5
 80013f4:	f7ff fba8 	bl	8000b48 <_Unwind_VRS_Get>
 80013f8:	b2ff      	uxtb	r7, r7
 80013fa:	9b03      	ldr	r3, [sp, #12]
 80013fc:	f8cd 9000 	str.w	r9, [sp]
 8001400:	3704      	adds	r7, #4
 8001402:	0660      	lsls	r0, r4, #25
 8001404:	bf4c      	ite	mi
 8001406:	1bdf      	submi	r7, r3, r7
 8001408:	18ff      	addpl	r7, r7, r3
 800140a:	2300      	movs	r3, #0
 800140c:	4619      	mov	r1, r3
 800140e:	220d      	movs	r2, #13
 8001410:	4628      	mov	r0, r5
 8001412:	9703      	str	r7, [sp, #12]
 8001414:	f7ff fbbc 	bl	8000b90 <_Unwind_VRS_Set>
 8001418:	e7b9      	b.n	800138e <__gnu_unwind_execute+0xe>
 800141a:	f000 030d 	and.w	r3, r0, #13
 800141e:	2b0d      	cmp	r3, #13
 8001420:	d0db      	beq.n	80013da <__gnu_unwind_execute+0x5a>
 8001422:	af03      	add	r7, sp, #12
 8001424:	2300      	movs	r3, #0
 8001426:	f000 020f 	and.w	r2, r0, #15
 800142a:	4619      	mov	r1, r3
 800142c:	9700      	str	r7, [sp, #0]
 800142e:	4628      	mov	r0, r5
 8001430:	f7ff fb8a 	bl	8000b48 <_Unwind_VRS_Get>
 8001434:	2300      	movs	r3, #0
 8001436:	9700      	str	r7, [sp, #0]
 8001438:	4619      	mov	r1, r3
 800143a:	220d      	movs	r2, #13
 800143c:	4628      	mov	r0, r5
 800143e:	f7ff fba7 	bl	8000b90 <_Unwind_VRS_Set>
 8001442:	e7a4      	b.n	800138e <__gnu_unwind_execute+0xe>
 8001444:	4630      	mov	r0, r6
 8001446:	f7ff ff6f 	bl	8001328 <next_unwind_byte>
 800144a:	0224      	lsls	r4, r4, #8
 800144c:	4320      	orrs	r0, r4
 800144e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8001452:	d0c2      	beq.n	80013da <__gnu_unwind_execute+0x5a>
 8001454:	0104      	lsls	r4, r0, #4
 8001456:	2300      	movs	r3, #0
 8001458:	b2a2      	uxth	r2, r4
 800145a:	4619      	mov	r1, r3
 800145c:	4628      	mov	r0, r5
 800145e:	f7ff fd51 	bl	8000f04 <_Unwind_VRS_Pop>
 8001462:	2800      	cmp	r0, #0
 8001464:	d1b9      	bne.n	80013da <__gnu_unwind_execute+0x5a>
 8001466:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 800146a:	bf18      	it	ne
 800146c:	f04f 0801 	movne.w	r8, #1
 8001470:	e78d      	b.n	800138e <__gnu_unwind_execute+0xe>
 8001472:	43c2      	mvns	r2, r0
 8001474:	f002 0307 	and.w	r3, r2, #7
 8001478:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 800147c:	411a      	asrs	r2, r3
 800147e:	0701      	lsls	r1, r0, #28
 8001480:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001484:	f04f 0300 	mov.w	r3, #0
 8001488:	bf48      	it	mi
 800148a:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 800148e:	4619      	mov	r1, r3
 8001490:	4628      	mov	r0, r5
 8001492:	f7ff fd37 	bl	8000f04 <_Unwind_VRS_Pop>
 8001496:	2800      	cmp	r0, #0
 8001498:	f43f af79 	beq.w	800138e <__gnu_unwind_execute+0xe>
 800149c:	e79d      	b.n	80013da <__gnu_unwind_execute+0x5a>
 800149e:	28b1      	cmp	r0, #177	; 0xb1
 80014a0:	d033      	beq.n	800150a <__gnu_unwind_execute+0x18a>
 80014a2:	28b2      	cmp	r0, #178	; 0xb2
 80014a4:	f000 808b 	beq.w	80015be <__gnu_unwind_execute+0x23e>
 80014a8:	28b3      	cmp	r0, #179	; 0xb3
 80014aa:	d039      	beq.n	8001520 <__gnu_unwind_execute+0x1a0>
 80014ac:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 80014b0:	2bb4      	cmp	r3, #180	; 0xb4
 80014b2:	d092      	beq.n	80013da <__gnu_unwind_execute+0x5a>
 80014b4:	f000 0207 	and.w	r2, r0, #7
 80014b8:	3201      	adds	r2, #1
 80014ba:	2301      	movs	r3, #1
 80014bc:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80014c0:	4619      	mov	r1, r3
 80014c2:	4628      	mov	r0, r5
 80014c4:	f7ff fd1e 	bl	8000f04 <_Unwind_VRS_Pop>
 80014c8:	2800      	cmp	r0, #0
 80014ca:	f43f af60 	beq.w	800138e <__gnu_unwind_execute+0xe>
 80014ce:	e784      	b.n	80013da <__gnu_unwind_execute+0x5a>
 80014d0:	28c6      	cmp	r0, #198	; 0xc6
 80014d2:	d042      	beq.n	800155a <__gnu_unwind_execute+0x1da>
 80014d4:	28c7      	cmp	r0, #199	; 0xc7
 80014d6:	d04c      	beq.n	8001572 <__gnu_unwind_execute+0x1f2>
 80014d8:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 80014dc:	2bc0      	cmp	r3, #192	; 0xc0
 80014de:	d05b      	beq.n	8001598 <__gnu_unwind_execute+0x218>
 80014e0:	28c8      	cmp	r0, #200	; 0xc8
 80014e2:	d060      	beq.n	80015a6 <__gnu_unwind_execute+0x226>
 80014e4:	28c9      	cmp	r0, #201	; 0xc9
 80014e6:	f47f af78 	bne.w	80013da <__gnu_unwind_execute+0x5a>
 80014ea:	4630      	mov	r0, r6
 80014ec:	f7ff ff1c 	bl	8001328 <next_unwind_byte>
 80014f0:	0302      	lsls	r2, r0, #12
 80014f2:	f000 000f 	and.w	r0, r0, #15
 80014f6:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 80014fa:	3001      	adds	r0, #1
 80014fc:	4302      	orrs	r2, r0
 80014fe:	e765      	b.n	80013cc <__gnu_unwind_execute+0x4c>
 8001500:	f1b8 0f00 	cmp.w	r8, #0
 8001504:	d018      	beq.n	8001538 <__gnu_unwind_execute+0x1b8>
 8001506:	2000      	movs	r0, #0
 8001508:	e768      	b.n	80013dc <__gnu_unwind_execute+0x5c>
 800150a:	4630      	mov	r0, r6
 800150c:	f7ff ff0c 	bl	8001328 <next_unwind_byte>
 8001510:	4602      	mov	r2, r0
 8001512:	2800      	cmp	r0, #0
 8001514:	f43f af61 	beq.w	80013da <__gnu_unwind_execute+0x5a>
 8001518:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 800151c:	d0d0      	beq.n	80014c0 <__gnu_unwind_execute+0x140>
 800151e:	e75c      	b.n	80013da <__gnu_unwind_execute+0x5a>
 8001520:	4630      	mov	r0, r6
 8001522:	f7ff ff01 	bl	8001328 <next_unwind_byte>
 8001526:	0301      	lsls	r1, r0, #12
 8001528:	f000 000f 	and.w	r0, r0, #15
 800152c:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001530:	1c42      	adds	r2, r0, #1
 8001532:	2301      	movs	r3, #1
 8001534:	430a      	orrs	r2, r1
 8001536:	e7c3      	b.n	80014c0 <__gnu_unwind_execute+0x140>
 8001538:	ac03      	add	r4, sp, #12
 800153a:	4643      	mov	r3, r8
 800153c:	220e      	movs	r2, #14
 800153e:	4641      	mov	r1, r8
 8001540:	9400      	str	r4, [sp, #0]
 8001542:	4628      	mov	r0, r5
 8001544:	f7ff fb00 	bl	8000b48 <_Unwind_VRS_Get>
 8001548:	9400      	str	r4, [sp, #0]
 800154a:	4628      	mov	r0, r5
 800154c:	4643      	mov	r3, r8
 800154e:	220f      	movs	r2, #15
 8001550:	4641      	mov	r1, r8
 8001552:	f7ff fb1d 	bl	8000b90 <_Unwind_VRS_Set>
 8001556:	4640      	mov	r0, r8
 8001558:	e740      	b.n	80013dc <__gnu_unwind_execute+0x5c>
 800155a:	4630      	mov	r0, r6
 800155c:	f7ff fee4 	bl	8001328 <next_unwind_byte>
 8001560:	0301      	lsls	r1, r0, #12
 8001562:	f000 000f 	and.w	r0, r0, #15
 8001566:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 800156a:	1c42      	adds	r2, r0, #1
 800156c:	2303      	movs	r3, #3
 800156e:	430a      	orrs	r2, r1
 8001570:	e7a6      	b.n	80014c0 <__gnu_unwind_execute+0x140>
 8001572:	4630      	mov	r0, r6
 8001574:	f7ff fed8 	bl	8001328 <next_unwind_byte>
 8001578:	4602      	mov	r2, r0
 800157a:	2800      	cmp	r0, #0
 800157c:	f43f af2d 	beq.w	80013da <__gnu_unwind_execute+0x5a>
 8001580:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001584:	f47f af29 	bne.w	80013da <__gnu_unwind_execute+0x5a>
 8001588:	2104      	movs	r1, #4
 800158a:	4628      	mov	r0, r5
 800158c:	f7ff fcba 	bl	8000f04 <_Unwind_VRS_Pop>
 8001590:	2800      	cmp	r0, #0
 8001592:	f43f aefc 	beq.w	800138e <__gnu_unwind_execute+0xe>
 8001596:	e720      	b.n	80013da <__gnu_unwind_execute+0x5a>
 8001598:	f000 020f 	and.w	r2, r0, #15
 800159c:	3201      	adds	r2, #1
 800159e:	2303      	movs	r3, #3
 80015a0:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 80015a4:	e78c      	b.n	80014c0 <__gnu_unwind_execute+0x140>
 80015a6:	4630      	mov	r0, r6
 80015a8:	f7ff febe 	bl	8001328 <next_unwind_byte>
 80015ac:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 80015b0:	f000 030f 	and.w	r3, r0, #15
 80015b4:	3210      	adds	r2, #16
 80015b6:	3301      	adds	r3, #1
 80015b8:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 80015bc:	e706      	b.n	80013cc <__gnu_unwind_execute+0x4c>
 80015be:	2300      	movs	r3, #0
 80015c0:	f10d 090c 	add.w	r9, sp, #12
 80015c4:	220d      	movs	r2, #13
 80015c6:	4619      	mov	r1, r3
 80015c8:	f8cd 9000 	str.w	r9, [sp]
 80015cc:	4628      	mov	r0, r5
 80015ce:	f7ff fabb 	bl	8000b48 <_Unwind_VRS_Get>
 80015d2:	4630      	mov	r0, r6
 80015d4:	f7ff fea8 	bl	8001328 <next_unwind_byte>
 80015d8:	0602      	lsls	r2, r0, #24
 80015da:	f04f 0702 	mov.w	r7, #2
 80015de:	d50c      	bpl.n	80015fa <__gnu_unwind_execute+0x27a>
 80015e0:	9b03      	ldr	r3, [sp, #12]
 80015e2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80015e6:	40b8      	lsls	r0, r7
 80015e8:	4403      	add	r3, r0
 80015ea:	4630      	mov	r0, r6
 80015ec:	9303      	str	r3, [sp, #12]
 80015ee:	f7ff fe9b 	bl	8001328 <next_unwind_byte>
 80015f2:	0603      	lsls	r3, r0, #24
 80015f4:	f107 0707 	add.w	r7, r7, #7
 80015f8:	d4f2      	bmi.n	80015e0 <__gnu_unwind_execute+0x260>
 80015fa:	9b03      	ldr	r3, [sp, #12]
 80015fc:	f8cd 9000 	str.w	r9, [sp]
 8001600:	f000 047f 	and.w	r4, r0, #127	; 0x7f
 8001604:	f503 7201 	add.w	r2, r3, #516	; 0x204
 8001608:	40bc      	lsls	r4, r7
 800160a:	2300      	movs	r3, #0
 800160c:	4414      	add	r4, r2
 800160e:	4619      	mov	r1, r3
 8001610:	220d      	movs	r2, #13
 8001612:	4628      	mov	r0, r5
 8001614:	9403      	str	r4, [sp, #12]
 8001616:	f7ff fabb 	bl	8000b90 <_Unwind_VRS_Set>
 800161a:	e6b8      	b.n	800138e <__gnu_unwind_execute+0xe>

0800161c <__gnu_unwind_frame>:
 800161c:	b510      	push	{r4, lr}
 800161e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8001620:	b084      	sub	sp, #16
 8001622:	6853      	ldr	r3, [r2, #4]
 8001624:	2403      	movs	r4, #3
 8001626:	f88d 400c 	strb.w	r4, [sp, #12]
 800162a:	021b      	lsls	r3, r3, #8
 800162c:	f102 0408 	add.w	r4, r2, #8
 8001630:	4608      	mov	r0, r1
 8001632:	79d2      	ldrb	r2, [r2, #7]
 8001634:	9301      	str	r3, [sp, #4]
 8001636:	a901      	add	r1, sp, #4
 8001638:	9402      	str	r4, [sp, #8]
 800163a:	f88d 200d 	strb.w	r2, [sp, #13]
 800163e:	f7ff fe9f 	bl	8001380 <__gnu_unwind_execute>
 8001642:	b004      	add	sp, #16
 8001644:	bd10      	pop	{r4, pc}
 8001646:	bf00      	nop

08001648 <_Unwind_GetRegionStart>:
 8001648:	b508      	push	{r3, lr}
 800164a:	f7ff fe97 	bl	800137c <unwind_UCB_from_context>
 800164e:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001650:	bd08      	pop	{r3, pc}
 8001652:	bf00      	nop

08001654 <_Unwind_GetLanguageSpecificData>:
 8001654:	b508      	push	{r3, lr}
 8001656:	f7ff fe91 	bl	800137c <unwind_UCB_from_context>
 800165a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 800165c:	79c3      	ldrb	r3, [r0, #7]
 800165e:	3302      	adds	r3, #2
 8001660:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001664:	bd08      	pop	{r3, pc}
 8001666:	bf00      	nop

08001668 <__aeabi_idiv0>:
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop

0800166c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	uint32_t reset_reason = RCC->CSR;
 8001672:	4b0b      	ldr	r3, [pc, #44]	; (80016a0 <main+0x34>)
 8001674:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001676:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001678:	f000 fca8 	bl	8001fcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800167c:	f000 f812 	bl	80016a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001680:	f000 f9ee 	bl	8001a60 <MX_GPIO_Init>
  MX_DMA_Init();
 8001684:	f000 f9cc 	bl	8001a20 <MX_DMA_Init>
  MX_TIM1_Init();
 8001688:	f000 f8a6 	bl	80017d8 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800168c:	f000 f99e 	bl	80019cc <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8001690:	f000 f870 	bl	8001774 <MX_SPI1_Init>
  MX_TIM3_Init();
 8001694:	f000 f93c 	bl	8001910 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  cpp_main();
 8001698:	f005 fbec 	bl	8006e74 <cpp_main>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800169c:	e7fe      	b.n	800169c <main+0x30>
 800169e:	bf00      	nop
 80016a0:	40023800 	.word	0x40023800

080016a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b094      	sub	sp, #80	; 0x50
 80016a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016aa:	f107 0320 	add.w	r3, r7, #32
 80016ae:	2230      	movs	r2, #48	; 0x30
 80016b0:	2100      	movs	r1, #0
 80016b2:	4618      	mov	r0, r3
 80016b4:	f005 fe10 	bl	80072d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016b8:	f107 030c 	add.w	r3, r7, #12
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
 80016c0:	605a      	str	r2, [r3, #4]
 80016c2:	609a      	str	r2, [r3, #8]
 80016c4:	60da      	str	r2, [r3, #12]
 80016c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016c8:	2300      	movs	r3, #0
 80016ca:	60bb      	str	r3, [r7, #8]
 80016cc:	4b27      	ldr	r3, [pc, #156]	; (800176c <SystemClock_Config+0xc8>)
 80016ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d0:	4a26      	ldr	r2, [pc, #152]	; (800176c <SystemClock_Config+0xc8>)
 80016d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016d6:	6413      	str	r3, [r2, #64]	; 0x40
 80016d8:	4b24      	ldr	r3, [pc, #144]	; (800176c <SystemClock_Config+0xc8>)
 80016da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016e0:	60bb      	str	r3, [r7, #8]
 80016e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016e4:	2300      	movs	r3, #0
 80016e6:	607b      	str	r3, [r7, #4]
 80016e8:	4b21      	ldr	r3, [pc, #132]	; (8001770 <SystemClock_Config+0xcc>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a20      	ldr	r2, [pc, #128]	; (8001770 <SystemClock_Config+0xcc>)
 80016ee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80016f2:	6013      	str	r3, [r2, #0]
 80016f4:	4b1e      	ldr	r3, [pc, #120]	; (8001770 <SystemClock_Config+0xcc>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016fc:	607b      	str	r3, [r7, #4]
 80016fe:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001700:	2301      	movs	r3, #1
 8001702:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001704:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001708:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800170a:	2302      	movs	r3, #2
 800170c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800170e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001712:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001714:	230c      	movs	r3, #12
 8001716:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001718:	2360      	movs	r3, #96	; 0x60
 800171a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800171c:	2304      	movs	r3, #4
 800171e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001720:	2304      	movs	r3, #4
 8001722:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001724:	f107 0320 	add.w	r3, r7, #32
 8001728:	4618      	mov	r0, r3
 800172a:	f001 fb1b 	bl	8002d64 <HAL_RCC_OscConfig>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001734:	f000 fa1a 	bl	8001b6c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001738:	230f      	movs	r3, #15
 800173a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800173c:	2302      	movs	r3, #2
 800173e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001740:	2300      	movs	r3, #0
 8001742:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001744:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001748:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800174a:	2300      	movs	r3, #0
 800174c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800174e:	f107 030c 	add.w	r3, r7, #12
 8001752:	2101      	movs	r1, #1
 8001754:	4618      	mov	r0, r3
 8001756:	f001 fd75 	bl	8003244 <HAL_RCC_ClockConfig>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001760:	f000 fa04 	bl	8001b6c <Error_Handler>
  }
}
 8001764:	bf00      	nop
 8001766:	3750      	adds	r7, #80	; 0x50
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	40023800 	.word	0x40023800
 8001770:	40007000 	.word	0x40007000

08001774 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001778:	4b15      	ldr	r3, [pc, #84]	; (80017d0 <MX_SPI1_Init+0x5c>)
 800177a:	4a16      	ldr	r2, [pc, #88]	; (80017d4 <MX_SPI1_Init+0x60>)
 800177c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800177e:	4b14      	ldr	r3, [pc, #80]	; (80017d0 <MX_SPI1_Init+0x5c>)
 8001780:	2200      	movs	r2, #0
 8001782:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001784:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <MX_SPI1_Init+0x5c>)
 8001786:	2200      	movs	r2, #0
 8001788:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800178a:	4b11      	ldr	r3, [pc, #68]	; (80017d0 <MX_SPI1_Init+0x5c>)
 800178c:	2200      	movs	r2, #0
 800178e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001790:	4b0f      	ldr	r3, [pc, #60]	; (80017d0 <MX_SPI1_Init+0x5c>)
 8001792:	2200      	movs	r2, #0
 8001794:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001796:	4b0e      	ldr	r3, [pc, #56]	; (80017d0 <MX_SPI1_Init+0x5c>)
 8001798:	2200      	movs	r2, #0
 800179a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800179c:	4b0c      	ldr	r3, [pc, #48]	; (80017d0 <MX_SPI1_Init+0x5c>)
 800179e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017a2:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017a4:	4b0a      	ldr	r3, [pc, #40]	; (80017d0 <MX_SPI1_Init+0x5c>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017aa:	4b09      	ldr	r3, [pc, #36]	; (80017d0 <MX_SPI1_Init+0x5c>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017b0:	4b07      	ldr	r3, [pc, #28]	; (80017d0 <MX_SPI1_Init+0x5c>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017b6:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <MX_SPI1_Init+0x5c>)
 80017b8:	220a      	movs	r2, #10
 80017ba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017bc:	4804      	ldr	r0, [pc, #16]	; (80017d0 <MX_SPI1_Init+0x5c>)
 80017be:	f001 ff11 	bl	80035e4 <HAL_SPI_Init>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <MX_SPI1_Init+0x58>
  {
    Error_Handler();
 80017c8:	f000 f9d0 	bl	8001b6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80017cc:	bf00      	nop
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20000ef0 	.word	0x20000ef0
 80017d4:	40013000 	.word	0x40013000

080017d8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b096      	sub	sp, #88	; 0x58
 80017dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017de:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	605a      	str	r2, [r3, #4]
 80017e8:	609a      	str	r2, [r3, #8]
 80017ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017ec:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	605a      	str	r2, [r3, #4]
 8001800:	609a      	str	r2, [r3, #8]
 8001802:	60da      	str	r2, [r3, #12]
 8001804:	611a      	str	r2, [r3, #16]
 8001806:	615a      	str	r2, [r3, #20]
 8001808:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800180a:	1d3b      	adds	r3, r7, #4
 800180c:	2220      	movs	r2, #32
 800180e:	2100      	movs	r1, #0
 8001810:	4618      	mov	r0, r3
 8001812:	f005 fd61 	bl	80072d8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001816:	4b3c      	ldr	r3, [pc, #240]	; (8001908 <MX_TIM1_Init+0x130>)
 8001818:	4a3c      	ldr	r2, [pc, #240]	; (800190c <MX_TIM1_Init+0x134>)
 800181a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800181c:	4b3a      	ldr	r3, [pc, #232]	; (8001908 <MX_TIM1_Init+0x130>)
 800181e:	2200      	movs	r2, #0
 8001820:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001822:	4b39      	ldr	r3, [pc, #228]	; (8001908 <MX_TIM1_Init+0x130>)
 8001824:	2200      	movs	r2, #0
 8001826:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1;
 8001828:	4b37      	ldr	r3, [pc, #220]	; (8001908 <MX_TIM1_Init+0x130>)
 800182a:	2201      	movs	r2, #1
 800182c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800182e:	4b36      	ldr	r3, [pc, #216]	; (8001908 <MX_TIM1_Init+0x130>)
 8001830:	2200      	movs	r2, #0
 8001832:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001834:	4b34      	ldr	r3, [pc, #208]	; (8001908 <MX_TIM1_Init+0x130>)
 8001836:	2200      	movs	r2, #0
 8001838:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800183a:	4b33      	ldr	r3, [pc, #204]	; (8001908 <MX_TIM1_Init+0x130>)
 800183c:	2200      	movs	r2, #0
 800183e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001840:	4831      	ldr	r0, [pc, #196]	; (8001908 <MX_TIM1_Init+0x130>)
 8001842:	f002 feef 	bl	8004624 <HAL_TIM_Base_Init>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 800184c:	f000 f98e 	bl	8001b6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001850:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001854:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001856:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800185a:	4619      	mov	r1, r3
 800185c:	482a      	ldr	r0, [pc, #168]	; (8001908 <MX_TIM1_Init+0x130>)
 800185e:	f003 f99b 	bl	8004b98 <HAL_TIM_ConfigClockSource>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001868:	f000 f980 	bl	8001b6c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800186c:	4826      	ldr	r0, [pc, #152]	; (8001908 <MX_TIM1_Init+0x130>)
 800186e:	f002 ff53 	bl	8004718 <HAL_TIM_PWM_Init>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001878:	f000 f978 	bl	8001b6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800187c:	2300      	movs	r3, #0
 800187e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001880:	2300      	movs	r3, #0
 8001882:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001884:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001888:	4619      	mov	r1, r3
 800188a:	481f      	ldr	r0, [pc, #124]	; (8001908 <MX_TIM1_Init+0x130>)
 800188c:	f003 fd3c 	bl	8005308 <HAL_TIMEx_MasterConfigSynchronization>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001896:	f000 f969 	bl	8001b6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800189a:	2360      	movs	r3, #96	; 0x60
 800189c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 1;
 800189e:	2301      	movs	r3, #1
 80018a0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018a2:	2300      	movs	r3, #0
 80018a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80018a6:	2300      	movs	r3, #0
 80018a8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018aa:	2300      	movs	r3, #0
 80018ac:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80018ae:	2300      	movs	r3, #0
 80018b0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80018b2:	2300      	movs	r3, #0
 80018b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018ba:	2200      	movs	r2, #0
 80018bc:	4619      	mov	r1, r3
 80018be:	4812      	ldr	r0, [pc, #72]	; (8001908 <MX_TIM1_Init+0x130>)
 80018c0:	f003 f8a4 	bl	8004a0c <HAL_TIM_PWM_ConfigChannel>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d001      	beq.n	80018ce <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80018ca:	f000 f94f 	bl	8001b6c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80018ce:	2300      	movs	r3, #0
 80018d0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80018d2:	2300      	movs	r3, #0
 80018d4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80018d6:	2300      	movs	r3, #0
 80018d8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80018da:	2300      	movs	r3, #0
 80018dc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80018de:	2300      	movs	r3, #0
 80018e0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018e6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018e8:	2300      	movs	r3, #0
 80018ea:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80018ec:	1d3b      	adds	r3, r7, #4
 80018ee:	4619      	mov	r1, r3
 80018f0:	4805      	ldr	r0, [pc, #20]	; (8001908 <MX_TIM1_Init+0x130>)
 80018f2:	f003 fd77 	bl	80053e4 <HAL_TIMEx_ConfigBreakDeadTime>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80018fc:	f000 f936 	bl	8001b6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001900:	bf00      	nop
 8001902:	3758      	adds	r7, #88	; 0x58
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20000eb0 	.word	0x20000eb0
 800190c:	40010000 	.word	0x40010000

08001910 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b08a      	sub	sp, #40	; 0x28
 8001914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001916:	f107 0320 	add.w	r3, r7, #32
 800191a:	2200      	movs	r2, #0
 800191c:	601a      	str	r2, [r3, #0]
 800191e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001920:	1d3b      	adds	r3, r7, #4
 8001922:	2200      	movs	r2, #0
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	605a      	str	r2, [r3, #4]
 8001928:	609a      	str	r2, [r3, #8]
 800192a:	60da      	str	r2, [r3, #12]
 800192c:	611a      	str	r2, [r3, #16]
 800192e:	615a      	str	r2, [r3, #20]
 8001930:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001932:	4b24      	ldr	r3, [pc, #144]	; (80019c4 <MX_TIM3_Init+0xb4>)
 8001934:	4a24      	ldr	r2, [pc, #144]	; (80019c8 <MX_TIM3_Init+0xb8>)
 8001936:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 200;
 8001938:	4b22      	ldr	r3, [pc, #136]	; (80019c4 <MX_TIM3_Init+0xb4>)
 800193a:	22c8      	movs	r2, #200	; 0xc8
 800193c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800193e:	4b21      	ldr	r3, [pc, #132]	; (80019c4 <MX_TIM3_Init+0xb4>)
 8001940:	2200      	movs	r2, #0
 8001942:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10;
 8001944:	4b1f      	ldr	r3, [pc, #124]	; (80019c4 <MX_TIM3_Init+0xb4>)
 8001946:	220a      	movs	r2, #10
 8001948:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800194a:	4b1e      	ldr	r3, [pc, #120]	; (80019c4 <MX_TIM3_Init+0xb4>)
 800194c:	2200      	movs	r2, #0
 800194e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001950:	4b1c      	ldr	r3, [pc, #112]	; (80019c4 <MX_TIM3_Init+0xb4>)
 8001952:	2200      	movs	r2, #0
 8001954:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001956:	481b      	ldr	r0, [pc, #108]	; (80019c4 <MX_TIM3_Init+0xb4>)
 8001958:	f002 fede 	bl	8004718 <HAL_TIM_PWM_Init>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001962:	f000 f903 	bl	8001b6c <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim3, TIM_OPMODE_SINGLE) != HAL_OK)
 8001966:	2108      	movs	r1, #8
 8001968:	4816      	ldr	r0, [pc, #88]	; (80019c4 <MX_TIM3_Init+0xb4>)
 800196a:	f002 ff00 	bl	800476e <HAL_TIM_OnePulse_Init>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001974:	f000 f8fa 	bl	8001b6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001978:	2300      	movs	r3, #0
 800197a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800197c:	2300      	movs	r3, #0
 800197e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001980:	f107 0320 	add.w	r3, r7, #32
 8001984:	4619      	mov	r1, r3
 8001986:	480f      	ldr	r0, [pc, #60]	; (80019c4 <MX_TIM3_Init+0xb4>)
 8001988:	f003 fcbe 	bl	8005308 <HAL_TIMEx_MasterConfigSynchronization>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8001992:	f000 f8eb 	bl	8001b6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001996:	2360      	movs	r3, #96	; 0x60
 8001998:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 4;
 800199a:	2304      	movs	r3, #4
 800199c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800199e:	2300      	movs	r3, #0
 80019a0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019a2:	2300      	movs	r3, #0
 80019a4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019a6:	1d3b      	adds	r3, r7, #4
 80019a8:	2200      	movs	r2, #0
 80019aa:	4619      	mov	r1, r3
 80019ac:	4805      	ldr	r0, [pc, #20]	; (80019c4 <MX_TIM3_Init+0xb4>)
 80019ae:	f003 f82d 	bl	8004a0c <HAL_TIM_PWM_ConfigChannel>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 80019b8:	f000 f8d8 	bl	8001b6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80019bc:	bf00      	nop
 80019be:	3728      	adds	r7, #40	; 0x28
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	20000e30 	.word	0x20000e30
 80019c8:	40000400 	.word	0x40000400

080019cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019d0:	4b11      	ldr	r3, [pc, #68]	; (8001a18 <MX_USART1_UART_Init+0x4c>)
 80019d2:	4a12      	ldr	r2, [pc, #72]	; (8001a1c <MX_USART1_UART_Init+0x50>)
 80019d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80019d6:	4b10      	ldr	r3, [pc, #64]	; (8001a18 <MX_USART1_UART_Init+0x4c>)
 80019d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80019dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019de:	4b0e      	ldr	r3, [pc, #56]	; (8001a18 <MX_USART1_UART_Init+0x4c>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019e4:	4b0c      	ldr	r3, [pc, #48]	; (8001a18 <MX_USART1_UART_Init+0x4c>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019ea:	4b0b      	ldr	r3, [pc, #44]	; (8001a18 <MX_USART1_UART_Init+0x4c>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019f0:	4b09      	ldr	r3, [pc, #36]	; (8001a18 <MX_USART1_UART_Init+0x4c>)
 80019f2:	220c      	movs	r2, #12
 80019f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019f6:	4b08      	ldr	r3, [pc, #32]	; (8001a18 <MX_USART1_UART_Init+0x4c>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019fc:	4b06      	ldr	r3, [pc, #24]	; (8001a18 <MX_USART1_UART_Init+0x4c>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a02:	4805      	ldr	r0, [pc, #20]	; (8001a18 <MX_USART1_UART_Init+0x4c>)
 8001a04:	f003 fd54 	bl	80054b0 <HAL_UART_Init>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a0e:	f000 f8ad 	bl	8001b6c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20000e70 	.word	0x20000e70
 8001a1c:	40011000 	.word	0x40011000

08001a20 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001a26:	2300      	movs	r3, #0
 8001a28:	607b      	str	r3, [r7, #4]
 8001a2a:	4b0c      	ldr	r3, [pc, #48]	; (8001a5c <MX_DMA_Init+0x3c>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2e:	4a0b      	ldr	r2, [pc, #44]	; (8001a5c <MX_DMA_Init+0x3c>)
 8001a30:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a34:	6313      	str	r3, [r2, #48]	; 0x30
 8001a36:	4b09      	ldr	r3, [pc, #36]	; (8001a5c <MX_DMA_Init+0x3c>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a3e:	607b      	str	r3, [r7, #4]
 8001a40:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001a42:	2200      	movs	r2, #0
 8001a44:	2100      	movs	r1, #0
 8001a46:	2039      	movs	r0, #57	; 0x39
 8001a48:	f000 fc0d 	bl	8002266 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001a4c:	2039      	movs	r0, #57	; 0x39
 8001a4e:	f000 fc26 	bl	800229e <HAL_NVIC_EnableIRQ>

}
 8001a52:	bf00      	nop
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	40023800 	.word	0x40023800

08001a60 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b088      	sub	sp, #32
 8001a64:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a66:	f107 030c 	add.w	r3, r7, #12
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	601a      	str	r2, [r3, #0]
 8001a6e:	605a      	str	r2, [r3, #4]
 8001a70:	609a      	str	r2, [r3, #8]
 8001a72:	60da      	str	r2, [r3, #12]
 8001a74:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	60bb      	str	r3, [r7, #8]
 8001a7a:	4b38      	ldr	r3, [pc, #224]	; (8001b5c <MX_GPIO_Init+0xfc>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7e:	4a37      	ldr	r2, [pc, #220]	; (8001b5c <MX_GPIO_Init+0xfc>)
 8001a80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a84:	6313      	str	r3, [r2, #48]	; 0x30
 8001a86:	4b35      	ldr	r3, [pc, #212]	; (8001b5c <MX_GPIO_Init+0xfc>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a8e:	60bb      	str	r3, [r7, #8]
 8001a90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a92:	2300      	movs	r3, #0
 8001a94:	607b      	str	r3, [r7, #4]
 8001a96:	4b31      	ldr	r3, [pc, #196]	; (8001b5c <MX_GPIO_Init+0xfc>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9a:	4a30      	ldr	r2, [pc, #192]	; (8001b5c <MX_GPIO_Init+0xfc>)
 8001a9c:	f043 0301 	orr.w	r3, r3, #1
 8001aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8001aa2:	4b2e      	ldr	r3, [pc, #184]	; (8001b5c <MX_GPIO_Init+0xfc>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa6:	f003 0301 	and.w	r3, r3, #1
 8001aaa:	607b      	str	r3, [r7, #4]
 8001aac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aae:	2300      	movs	r3, #0
 8001ab0:	603b      	str	r3, [r7, #0]
 8001ab2:	4b2a      	ldr	r3, [pc, #168]	; (8001b5c <MX_GPIO_Init+0xfc>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab6:	4a29      	ldr	r2, [pc, #164]	; (8001b5c <MX_GPIO_Init+0xfc>)
 8001ab8:	f043 0302 	orr.w	r3, r3, #2
 8001abc:	6313      	str	r3, [r2, #48]	; 0x30
 8001abe:	4b27      	ldr	r3, [pc, #156]	; (8001b5c <MX_GPIO_Init+0xfc>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	f003 0302 	and.w	r3, r3, #2
 8001ac6:	603b      	str	r3, [r7, #0]
 8001ac8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_CLK_Pin|LED_0_Pin|LED_1_Pin|DebugPin_Pin, GPIO_PIN_RESET);
 8001aca:	2200      	movs	r2, #0
 8001acc:	f640 0107 	movw	r1, #2055	; 0x807
 8001ad0:	4823      	ldr	r0, [pc, #140]	; (8001b60 <MX_GPIO_Init+0x100>)
 8001ad2:	f001 f915 	bl	8002d00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Matrix_R0_Pin|Matrix_G0_Pin|Matrix_B0_Pin|Matrix_D_Pin
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	f245 71ff 	movw	r1, #22527	; 0x57ff
 8001adc:	4821      	ldr	r0, [pc, #132]	; (8001b64 <MX_GPIO_Init+0x104>)
 8001ade:	f001 f90f 	bl	8002d00 <HAL_GPIO_WritePin>
                          |Matrix_CLK_Pin|Matrix_OE_Pin|Matrix_C_Pin|Matrix_B_Pin
                          |Matrix_A_Pin|Matrix_E_Pin|Matrix_B1_Pin|Matrix_G1_Pin
                          |Matrix_R1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Matrix_LAT_GPIO_Port, Matrix_LAT_Pin, GPIO_PIN_SET);
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ae8:	481e      	ldr	r0, [pc, #120]	; (8001b64 <MX_GPIO_Init+0x104>)
 8001aea:	f001 f909 	bl	8002d00 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_CLK_Pin LED_0_Pin LED_1_Pin DebugPin_Pin */
  GPIO_InitStruct.Pin = LED_CLK_Pin|LED_0_Pin|LED_1_Pin|DebugPin_Pin;
 8001aee:	f640 0307 	movw	r3, #2055	; 0x807
 8001af2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af4:	2301      	movs	r3, #1
 8001af6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afc:	2300      	movs	r3, #0
 8001afe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b00:	f107 030c 	add.w	r3, r7, #12
 8001b04:	4619      	mov	r1, r3
 8001b06:	4816      	ldr	r0, [pc, #88]	; (8001b60 <MX_GPIO_Init+0x100>)
 8001b08:	f000 ff76 	bl	80029f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IPS_NCS_Pin */
  GPIO_InitStruct.Pin = IPS_NCS_Pin;
 8001b0c:	2310      	movs	r3, #16
 8001b0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001b10:	4b15      	ldr	r3, [pc, #84]	; (8001b68 <MX_GPIO_Init+0x108>)
 8001b12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b14:	2301      	movs	r3, #1
 8001b16:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(IPS_NCS_GPIO_Port, &GPIO_InitStruct);
 8001b18:	f107 030c 	add.w	r3, r7, #12
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4810      	ldr	r0, [pc, #64]	; (8001b60 <MX_GPIO_Init+0x100>)
 8001b20:	f000 ff6a 	bl	80029f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Matrix_R0_Pin Matrix_G0_Pin Matrix_B0_Pin Matrix_D_Pin
                           Matrix_CLK_Pin Matrix_LAT_Pin Matrix_OE_Pin Matrix_C_Pin
                           Matrix_B_Pin Matrix_A_Pin Matrix_E_Pin Matrix_B1_Pin
                           Matrix_G1_Pin Matrix_R1_Pin */
  GPIO_InitStruct.Pin = Matrix_R0_Pin|Matrix_G0_Pin|Matrix_B0_Pin|Matrix_D_Pin
 8001b24:	f247 73ff 	movw	r3, #30719	; 0x77ff
 8001b28:	60fb      	str	r3, [r7, #12]
                          |Matrix_CLK_Pin|Matrix_LAT_Pin|Matrix_OE_Pin|Matrix_C_Pin
                          |Matrix_B_Pin|Matrix_A_Pin|Matrix_E_Pin|Matrix_B1_Pin
                          |Matrix_G1_Pin|Matrix_R1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b32:	2302      	movs	r3, #2
 8001b34:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b36:	f107 030c 	add.w	r3, r7, #12
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4809      	ldr	r0, [pc, #36]	; (8001b64 <MX_GPIO_Init+0x104>)
 8001b3e:	f000 ff5b 	bl	80029f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001b42:	2200      	movs	r2, #0
 8001b44:	2100      	movs	r1, #0
 8001b46:	200a      	movs	r0, #10
 8001b48:	f000 fb8d 	bl	8002266 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001b4c:	200a      	movs	r0, #10
 8001b4e:	f000 fba6 	bl	800229e <HAL_NVIC_EnableIRQ>

}
 8001b52:	bf00      	nop
 8001b54:	3720      	adds	r7, #32
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40023800 	.word	0x40023800
 8001b60:	40020000 	.word	0x40020000
 8001b64:	40020400 	.word	0x40020400
 8001b68:	10310000 	.word	0x10310000

08001b6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
	...

08001b7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b82:	2300      	movs	r3, #0
 8001b84:	607b      	str	r3, [r7, #4]
 8001b86:	4b10      	ldr	r3, [pc, #64]	; (8001bc8 <HAL_MspInit+0x4c>)
 8001b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8a:	4a0f      	ldr	r2, [pc, #60]	; (8001bc8 <HAL_MspInit+0x4c>)
 8001b8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b90:	6453      	str	r3, [r2, #68]	; 0x44
 8001b92:	4b0d      	ldr	r3, [pc, #52]	; (8001bc8 <HAL_MspInit+0x4c>)
 8001b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b9a:	607b      	str	r3, [r7, #4]
 8001b9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	603b      	str	r3, [r7, #0]
 8001ba2:	4b09      	ldr	r3, [pc, #36]	; (8001bc8 <HAL_MspInit+0x4c>)
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba6:	4a08      	ldr	r2, [pc, #32]	; (8001bc8 <HAL_MspInit+0x4c>)
 8001ba8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bac:	6413      	str	r3, [r2, #64]	; 0x40
 8001bae:	4b06      	ldr	r3, [pc, #24]	; (8001bc8 <HAL_MspInit+0x4c>)
 8001bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bb6:	603b      	str	r3, [r7, #0]
 8001bb8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	370c      	adds	r7, #12
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	40023800 	.word	0x40023800

08001bcc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b08a      	sub	sp, #40	; 0x28
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd4:	f107 0314 	add.w	r3, r7, #20
 8001bd8:	2200      	movs	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	605a      	str	r2, [r3, #4]
 8001bde:	609a      	str	r2, [r3, #8]
 8001be0:	60da      	str	r2, [r3, #12]
 8001be2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a1d      	ldr	r2, [pc, #116]	; (8001c60 <HAL_SPI_MspInit+0x94>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d133      	bne.n	8001c56 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	613b      	str	r3, [r7, #16]
 8001bf2:	4b1c      	ldr	r3, [pc, #112]	; (8001c64 <HAL_SPI_MspInit+0x98>)
 8001bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf6:	4a1b      	ldr	r2, [pc, #108]	; (8001c64 <HAL_SPI_MspInit+0x98>)
 8001bf8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001bfc:	6453      	str	r3, [r2, #68]	; 0x44
 8001bfe:	4b19      	ldr	r3, [pc, #100]	; (8001c64 <HAL_SPI_MspInit+0x98>)
 8001c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c02:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c06:	613b      	str	r3, [r7, #16]
 8001c08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60fb      	str	r3, [r7, #12]
 8001c0e:	4b15      	ldr	r3, [pc, #84]	; (8001c64 <HAL_SPI_MspInit+0x98>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c12:	4a14      	ldr	r2, [pc, #80]	; (8001c64 <HAL_SPI_MspInit+0x98>)
 8001c14:	f043 0301 	orr.w	r3, r3, #1
 8001c18:	6313      	str	r3, [r2, #48]	; 0x30
 8001c1a:	4b12      	ldr	r3, [pc, #72]	; (8001c64 <HAL_SPI_MspInit+0x98>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001c26:	23e0      	movs	r3, #224	; 0xe0
 8001c28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c32:	2303      	movs	r3, #3
 8001c34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c36:	2305      	movs	r3, #5
 8001c38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c3a:	f107 0314 	add.w	r3, r7, #20
 8001c3e:	4619      	mov	r1, r3
 8001c40:	4809      	ldr	r0, [pc, #36]	; (8001c68 <HAL_SPI_MspInit+0x9c>)
 8001c42:	f000 fed9 	bl	80029f8 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001c46:	2200      	movs	r2, #0
 8001c48:	2100      	movs	r1, #0
 8001c4a:	2023      	movs	r0, #35	; 0x23
 8001c4c:	f000 fb0b 	bl	8002266 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001c50:	2023      	movs	r0, #35	; 0x23
 8001c52:	f000 fb24 	bl	800229e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001c56:	bf00      	nop
 8001c58:	3728      	adds	r7, #40	; 0x28
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40013000 	.word	0x40013000
 8001c64:	40023800 	.word	0x40023800
 8001c68:	40020000 	.word	0x40020000

08001c6c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a22      	ldr	r2, [pc, #136]	; (8001d04 <HAL_TIM_Base_MspInit+0x98>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d13d      	bne.n	8001cfa <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60fb      	str	r3, [r7, #12]
 8001c82:	4b21      	ldr	r3, [pc, #132]	; (8001d08 <HAL_TIM_Base_MspInit+0x9c>)
 8001c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c86:	4a20      	ldr	r2, [pc, #128]	; (8001d08 <HAL_TIM_Base_MspInit+0x9c>)
 8001c88:	f043 0301 	orr.w	r3, r3, #1
 8001c8c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c8e:	4b1e      	ldr	r3, [pc, #120]	; (8001d08 <HAL_TIM_Base_MspInit+0x9c>)
 8001c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c92:	f003 0301 	and.w	r3, r3, #1
 8001c96:	60fb      	str	r3, [r7, #12]
 8001c98:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
 8001c9a:	4b1c      	ldr	r3, [pc, #112]	; (8001d0c <HAL_TIM_Base_MspInit+0xa0>)
 8001c9c:	4a1c      	ldr	r2, [pc, #112]	; (8001d10 <HAL_TIM_Base_MspInit+0xa4>)
 8001c9e:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8001ca0:	4b1a      	ldr	r3, [pc, #104]	; (8001d0c <HAL_TIM_Base_MspInit+0xa0>)
 8001ca2:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8001ca6:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ca8:	4b18      	ldr	r3, [pc, #96]	; (8001d0c <HAL_TIM_Base_MspInit+0xa0>)
 8001caa:	2240      	movs	r2, #64	; 0x40
 8001cac:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cae:	4b17      	ldr	r3, [pc, #92]	; (8001d0c <HAL_TIM_Base_MspInit+0xa0>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001cb4:	4b15      	ldr	r3, [pc, #84]	; (8001d0c <HAL_TIM_Base_MspInit+0xa0>)
 8001cb6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cba:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001cbc:	4b13      	ldr	r3, [pc, #76]	; (8001d0c <HAL_TIM_Base_MspInit+0xa0>)
 8001cbe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001cc2:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001cc4:	4b11      	ldr	r3, [pc, #68]	; (8001d0c <HAL_TIM_Base_MspInit+0xa0>)
 8001cc6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cca:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8001ccc:	4b0f      	ldr	r3, [pc, #60]	; (8001d0c <HAL_TIM_Base_MspInit+0xa0>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001cd2:	4b0e      	ldr	r3, [pc, #56]	; (8001d0c <HAL_TIM_Base_MspInit+0xa0>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001cd8:	4b0c      	ldr	r3, [pc, #48]	; (8001d0c <HAL_TIM_Base_MspInit+0xa0>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8001cde:	480b      	ldr	r0, [pc, #44]	; (8001d0c <HAL_TIM_Base_MspInit+0xa0>)
 8001ce0:	f000 faf8 	bl	80022d4 <HAL_DMA_Init>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 8001cea:	f7ff ff3f 	bl	8001b6c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a06      	ldr	r2, [pc, #24]	; (8001d0c <HAL_TIM_Base_MspInit+0xa0>)
 8001cf2:	625a      	str	r2, [r3, #36]	; 0x24
 8001cf4:	4a05      	ldr	r2, [pc, #20]	; (8001d0c <HAL_TIM_Base_MspInit+0xa0>)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001cfa:	bf00      	nop
 8001cfc:	3710      	adds	r7, #16
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	40010000 	.word	0x40010000
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	20000dd0 	.word	0x20000dd0
 8001d10:	40026428 	.word	0x40026428

08001d14 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a0e      	ldr	r2, [pc, #56]	; (8001d5c <HAL_TIM_PWM_MspInit+0x48>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d115      	bne.n	8001d52 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	60fb      	str	r3, [r7, #12]
 8001d2a:	4b0d      	ldr	r3, [pc, #52]	; (8001d60 <HAL_TIM_PWM_MspInit+0x4c>)
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2e:	4a0c      	ldr	r2, [pc, #48]	; (8001d60 <HAL_TIM_PWM_MspInit+0x4c>)
 8001d30:	f043 0302 	orr.w	r3, r3, #2
 8001d34:	6413      	str	r3, [r2, #64]	; 0x40
 8001d36:	4b0a      	ldr	r3, [pc, #40]	; (8001d60 <HAL_TIM_PWM_MspInit+0x4c>)
 8001d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001d42:	2200      	movs	r2, #0
 8001d44:	2100      	movs	r1, #0
 8001d46:	201d      	movs	r0, #29
 8001d48:	f000 fa8d 	bl	8002266 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d4c:	201d      	movs	r0, #29
 8001d4e:	f000 faa6 	bl	800229e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001d52:	bf00      	nop
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40000400 	.word	0x40000400
 8001d60:	40023800 	.word	0x40023800

08001d64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08a      	sub	sp, #40	; 0x28
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6c:	f107 0314 	add.w	r3, r7, #20
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	605a      	str	r2, [r3, #4]
 8001d76:	609a      	str	r2, [r3, #8]
 8001d78:	60da      	str	r2, [r3, #12]
 8001d7a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a19      	ldr	r2, [pc, #100]	; (8001de8 <HAL_UART_MspInit+0x84>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d12c      	bne.n	8001de0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	613b      	str	r3, [r7, #16]
 8001d8a:	4b18      	ldr	r3, [pc, #96]	; (8001dec <HAL_UART_MspInit+0x88>)
 8001d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8e:	4a17      	ldr	r2, [pc, #92]	; (8001dec <HAL_UART_MspInit+0x88>)
 8001d90:	f043 0310 	orr.w	r3, r3, #16
 8001d94:	6453      	str	r3, [r2, #68]	; 0x44
 8001d96:	4b15      	ldr	r3, [pc, #84]	; (8001dec <HAL_UART_MspInit+0x88>)
 8001d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d9a:	f003 0310 	and.w	r3, r3, #16
 8001d9e:	613b      	str	r3, [r7, #16]
 8001da0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	60fb      	str	r3, [r7, #12]
 8001da6:	4b11      	ldr	r3, [pc, #68]	; (8001dec <HAL_UART_MspInit+0x88>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	4a10      	ldr	r2, [pc, #64]	; (8001dec <HAL_UART_MspInit+0x88>)
 8001dac:	f043 0301 	orr.w	r3, r3, #1
 8001db0:	6313      	str	r3, [r2, #48]	; 0x30
 8001db2:	4b0e      	ldr	r3, [pc, #56]	; (8001dec <HAL_UART_MspInit+0x88>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db6:	f003 0301 	and.w	r3, r3, #1
 8001dba:	60fb      	str	r3, [r7, #12]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001dbe:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001dc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001dd0:	2307      	movs	r3, #7
 8001dd2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd4:	f107 0314 	add.w	r3, r7, #20
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4805      	ldr	r0, [pc, #20]	; (8001df0 <HAL_UART_MspInit+0x8c>)
 8001ddc:	f000 fe0c 	bl	80029f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001de0:	bf00      	nop
 8001de2:	3728      	adds	r7, #40	; 0x28
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	40011000 	.word	0x40011000
 8001dec:	40023800 	.word	0x40023800
 8001df0:	40020000 	.word	0x40020000

08001df4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr

08001e02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e02:	b480      	push	{r7}
 8001e04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e06:	e7fe      	b.n	8001e06 <HardFault_Handler+0x4>

08001e08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e0c:	e7fe      	b.n	8001e0c <MemManage_Handler+0x4>

08001e0e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e12:	e7fe      	b.n	8001e12 <BusFault_Handler+0x4>

08001e14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e18:	e7fe      	b.n	8001e18 <UsageFault_Handler+0x4>

08001e1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e1e:	bf00      	nop
 8001e20:	46bd      	mov	sp, r7
 8001e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e26:	4770      	bx	lr

08001e28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e2c:	bf00      	nop
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr

08001e36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e36:	b480      	push	{r7}
 8001e38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr

08001e44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e48:	f000 f912 	bl	8002070 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e4c:	bf00      	nop
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001e54:	2010      	movs	r0, #16
 8001e56:	f000 ff6d 	bl	8002d34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001e5a:	bf00      	nop
 8001e5c:	bd80      	pop	{r7, pc}
	...

08001e60 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001e64:	4802      	ldr	r0, [pc, #8]	; (8001e70 <TIM3_IRQHandler+0x10>)
 8001e66:	f002 fcc8 	bl	80047fa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	20000e30 	.word	0x20000e30

08001e74 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001e78:	4802      	ldr	r0, [pc, #8]	; (8001e84 <SPI1_IRQHandler+0x10>)
 8001e7a:	f001 fe6d 	bl	8003b58 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	20000ef0 	.word	0x20000ef0

08001e88 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8001e8c:	4802      	ldr	r0, [pc, #8]	; (8001e98 <DMA2_Stream1_IRQHandler+0x10>)
 8001e8e:	f000 fb49 	bl	8002524 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001e92:	bf00      	nop
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000dd0 	.word	0x20000dd0

08001e9c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
	return 1;
 8001ea0:	2301      	movs	r3, #1
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <_kill>:

int _kill(int pid, int sig)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001eb6:	f005 f9c7 	bl	8007248 <__errno>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2216      	movs	r2, #22
 8001ebe:	601a      	str	r2, [r3, #0]
	return -1;
 8001ec0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3708      	adds	r7, #8
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}

08001ecc <_exit>:

void _exit (int status)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ed4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f7ff ffe7 	bl	8001eac <_kill>
	while (1) {}		/* Make sure we hang here */
 8001ede:	e7fe      	b.n	8001ede <_exit+0x12>

08001ee0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b086      	sub	sp, #24
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ee8:	4a14      	ldr	r2, [pc, #80]	; (8001f3c <_sbrk+0x5c>)
 8001eea:	4b15      	ldr	r3, [pc, #84]	; (8001f40 <_sbrk+0x60>)
 8001eec:	1ad3      	subs	r3, r2, r3
 8001eee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ef4:	4b13      	ldr	r3, [pc, #76]	; (8001f44 <_sbrk+0x64>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d102      	bne.n	8001f02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001efc:	4b11      	ldr	r3, [pc, #68]	; (8001f44 <_sbrk+0x64>)
 8001efe:	4a12      	ldr	r2, [pc, #72]	; (8001f48 <_sbrk+0x68>)
 8001f00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f02:	4b10      	ldr	r3, [pc, #64]	; (8001f44 <_sbrk+0x64>)
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4413      	add	r3, r2
 8001f0a:	693a      	ldr	r2, [r7, #16]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d207      	bcs.n	8001f20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f10:	f005 f99a 	bl	8007248 <__errno>
 8001f14:	4603      	mov	r3, r0
 8001f16:	220c      	movs	r2, #12
 8001f18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f1e:	e009      	b.n	8001f34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f20:	4b08      	ldr	r3, [pc, #32]	; (8001f44 <_sbrk+0x64>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f26:	4b07      	ldr	r3, [pc, #28]	; (8001f44 <_sbrk+0x64>)
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4413      	add	r3, r2
 8001f2e:	4a05      	ldr	r2, [pc, #20]	; (8001f44 <_sbrk+0x64>)
 8001f30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f32:	68fb      	ldr	r3, [r7, #12]
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3718      	adds	r7, #24
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	20020000 	.word	0x20020000
 8001f40:	00000400 	.word	0x00000400
 8001f44:	20000190 	.word	0x20000190
 8001f48:	20000f88 	.word	0x20000f88

08001f4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f50:	4b08      	ldr	r3, [pc, #32]	; (8001f74 <SystemInit+0x28>)
 8001f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f56:	4a07      	ldr	r2, [pc, #28]	; (8001f74 <SystemInit+0x28>)
 8001f58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001f60:	4b04      	ldr	r3, [pc, #16]	; (8001f74 <SystemInit+0x28>)
 8001f62:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f66:	609a      	str	r2, [r3, #8]
#endif
}
 8001f68:	bf00      	nop
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	e000ed00 	.word	0xe000ed00

08001f78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001f78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fb0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001f7c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001f7e:	e003      	b.n	8001f88 <LoopCopyDataInit>

08001f80 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001f80:	4b0c      	ldr	r3, [pc, #48]	; (8001fb4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001f82:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001f84:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001f86:	3104      	adds	r1, #4

08001f88 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001f88:	480b      	ldr	r0, [pc, #44]	; (8001fb8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001f8a:	4b0c      	ldr	r3, [pc, #48]	; (8001fbc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001f8c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001f8e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001f90:	d3f6      	bcc.n	8001f80 <CopyDataInit>
  ldr  r2, =_sbss
 8001f92:	4a0b      	ldr	r2, [pc, #44]	; (8001fc0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001f94:	e002      	b.n	8001f9c <LoopFillZerobss>

08001f96 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001f96:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001f98:	f842 3b04 	str.w	r3, [r2], #4

08001f9c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001f9c:	4b09      	ldr	r3, [pc, #36]	; (8001fc4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001f9e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001fa0:	d3f9      	bcc.n	8001f96 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001fa2:	f7ff ffd3 	bl	8001f4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fa6:	f005 f955 	bl	8007254 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001faa:	f7ff fb5f 	bl	800166c <main>
  bx  lr    
 8001fae:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001fb0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001fb4:	08007f44 	.word	0x08007f44
  ldr  r0, =_sdata
 8001fb8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001fbc:	20000174 	.word	0x20000174
  ldr  r2, =_sbss
 8001fc0:	20000174 	.word	0x20000174
  ldr  r3, = _ebss
 8001fc4:	20000f84 	.word	0x20000f84

08001fc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fc8:	e7fe      	b.n	8001fc8 <ADC_IRQHandler>
	...

08001fcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fd0:	4b0e      	ldr	r3, [pc, #56]	; (800200c <HAL_Init+0x40>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a0d      	ldr	r2, [pc, #52]	; (800200c <HAL_Init+0x40>)
 8001fd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fdc:	4b0b      	ldr	r3, [pc, #44]	; (800200c <HAL_Init+0x40>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a0a      	ldr	r2, [pc, #40]	; (800200c <HAL_Init+0x40>)
 8001fe2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fe6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fe8:	4b08      	ldr	r3, [pc, #32]	; (800200c <HAL_Init+0x40>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a07      	ldr	r2, [pc, #28]	; (800200c <HAL_Init+0x40>)
 8001fee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ff2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ff4:	2003      	movs	r0, #3
 8001ff6:	f000 f92b 	bl	8002250 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ffa:	2000      	movs	r0, #0
 8001ffc:	f000 f808 	bl	8002010 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002000:	f7ff fdbc 	bl	8001b7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002004:	2300      	movs	r3, #0
}
 8002006:	4618      	mov	r0, r3
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	40023c00 	.word	0x40023c00

08002010 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002018:	4b12      	ldr	r3, [pc, #72]	; (8002064 <HAL_InitTick+0x54>)
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	4b12      	ldr	r3, [pc, #72]	; (8002068 <HAL_InitTick+0x58>)
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	4619      	mov	r1, r3
 8002022:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002026:	fbb3 f3f1 	udiv	r3, r3, r1
 800202a:	fbb2 f3f3 	udiv	r3, r2, r3
 800202e:	4618      	mov	r0, r3
 8002030:	f000 f943 	bl	80022ba <HAL_SYSTICK_Config>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d001      	beq.n	800203e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	e00e      	b.n	800205c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2b0f      	cmp	r3, #15
 8002042:	d80a      	bhi.n	800205a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002044:	2200      	movs	r2, #0
 8002046:	6879      	ldr	r1, [r7, #4]
 8002048:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800204c:	f000 f90b 	bl	8002266 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002050:	4a06      	ldr	r2, [pc, #24]	; (800206c <HAL_InitTick+0x5c>)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002056:	2300      	movs	r3, #0
 8002058:	e000      	b.n	800205c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
}
 800205c:	4618      	mov	r0, r3
 800205e:	3708      	adds	r7, #8
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	20000000 	.word	0x20000000
 8002068:	20000008 	.word	0x20000008
 800206c:	20000004 	.word	0x20000004

08002070 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002074:	4b06      	ldr	r3, [pc, #24]	; (8002090 <HAL_IncTick+0x20>)
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	461a      	mov	r2, r3
 800207a:	4b06      	ldr	r3, [pc, #24]	; (8002094 <HAL_IncTick+0x24>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4413      	add	r3, r2
 8002080:	4a04      	ldr	r2, [pc, #16]	; (8002094 <HAL_IncTick+0x24>)
 8002082:	6013      	str	r3, [r2, #0]
}
 8002084:	bf00      	nop
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	20000008 	.word	0x20000008
 8002094:	20000f70 	.word	0x20000f70

08002098 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  return uwTick;
 800209c:	4b03      	ldr	r3, [pc, #12]	; (80020ac <HAL_GetTick+0x14>)
 800209e:	681b      	ldr	r3, [r3, #0]
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	20000f70 	.word	0x20000f70

080020b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f003 0307 	and.w	r3, r3, #7
 80020be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020c0:	4b0c      	ldr	r3, [pc, #48]	; (80020f4 <__NVIC_SetPriorityGrouping+0x44>)
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020c6:	68ba      	ldr	r2, [r7, #8]
 80020c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020cc:	4013      	ands	r3, r2
 80020ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020e2:	4a04      	ldr	r2, [pc, #16]	; (80020f4 <__NVIC_SetPriorityGrouping+0x44>)
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	60d3      	str	r3, [r2, #12]
}
 80020e8:	bf00      	nop
 80020ea:	3714      	adds	r7, #20
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr
 80020f4:	e000ed00 	.word	0xe000ed00

080020f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020fc:	4b04      	ldr	r3, [pc, #16]	; (8002110 <__NVIC_GetPriorityGrouping+0x18>)
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	0a1b      	lsrs	r3, r3, #8
 8002102:	f003 0307 	and.w	r3, r3, #7
}
 8002106:	4618      	mov	r0, r3
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	e000ed00 	.word	0xe000ed00

08002114 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	4603      	mov	r3, r0
 800211c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800211e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002122:	2b00      	cmp	r3, #0
 8002124:	db0b      	blt.n	800213e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002126:	79fb      	ldrb	r3, [r7, #7]
 8002128:	f003 021f 	and.w	r2, r3, #31
 800212c:	4907      	ldr	r1, [pc, #28]	; (800214c <__NVIC_EnableIRQ+0x38>)
 800212e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002132:	095b      	lsrs	r3, r3, #5
 8002134:	2001      	movs	r0, #1
 8002136:	fa00 f202 	lsl.w	r2, r0, r2
 800213a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800213e:	bf00      	nop
 8002140:	370c      	adds	r7, #12
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	e000e100 	.word	0xe000e100

08002150 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	6039      	str	r1, [r7, #0]
 800215a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800215c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002160:	2b00      	cmp	r3, #0
 8002162:	db0a      	blt.n	800217a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	b2da      	uxtb	r2, r3
 8002168:	490c      	ldr	r1, [pc, #48]	; (800219c <__NVIC_SetPriority+0x4c>)
 800216a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216e:	0112      	lsls	r2, r2, #4
 8002170:	b2d2      	uxtb	r2, r2
 8002172:	440b      	add	r3, r1
 8002174:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002178:	e00a      	b.n	8002190 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	b2da      	uxtb	r2, r3
 800217e:	4908      	ldr	r1, [pc, #32]	; (80021a0 <__NVIC_SetPriority+0x50>)
 8002180:	79fb      	ldrb	r3, [r7, #7]
 8002182:	f003 030f 	and.w	r3, r3, #15
 8002186:	3b04      	subs	r3, #4
 8002188:	0112      	lsls	r2, r2, #4
 800218a:	b2d2      	uxtb	r2, r2
 800218c:	440b      	add	r3, r1
 800218e:	761a      	strb	r2, [r3, #24]
}
 8002190:	bf00      	nop
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr
 800219c:	e000e100 	.word	0xe000e100
 80021a0:	e000ed00 	.word	0xe000ed00

080021a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b089      	sub	sp, #36	; 0x24
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	60f8      	str	r0, [r7, #12]
 80021ac:	60b9      	str	r1, [r7, #8]
 80021ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	f1c3 0307 	rsb	r3, r3, #7
 80021be:	2b04      	cmp	r3, #4
 80021c0:	bf28      	it	cs
 80021c2:	2304      	movcs	r3, #4
 80021c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021c6:	69fb      	ldr	r3, [r7, #28]
 80021c8:	3304      	adds	r3, #4
 80021ca:	2b06      	cmp	r3, #6
 80021cc:	d902      	bls.n	80021d4 <NVIC_EncodePriority+0x30>
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	3b03      	subs	r3, #3
 80021d2:	e000      	b.n	80021d6 <NVIC_EncodePriority+0x32>
 80021d4:	2300      	movs	r3, #0
 80021d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	43da      	mvns	r2, r3
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	401a      	ands	r2, r3
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021ec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	fa01 f303 	lsl.w	r3, r1, r3
 80021f6:	43d9      	mvns	r1, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021fc:	4313      	orrs	r3, r2
         );
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3724      	adds	r7, #36	; 0x24
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
	...

0800220c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	3b01      	subs	r3, #1
 8002218:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800221c:	d301      	bcc.n	8002222 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800221e:	2301      	movs	r3, #1
 8002220:	e00f      	b.n	8002242 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002222:	4a0a      	ldr	r2, [pc, #40]	; (800224c <SysTick_Config+0x40>)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	3b01      	subs	r3, #1
 8002228:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800222a:	210f      	movs	r1, #15
 800222c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002230:	f7ff ff8e 	bl	8002150 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002234:	4b05      	ldr	r3, [pc, #20]	; (800224c <SysTick_Config+0x40>)
 8002236:	2200      	movs	r2, #0
 8002238:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800223a:	4b04      	ldr	r3, [pc, #16]	; (800224c <SysTick_Config+0x40>)
 800223c:	2207      	movs	r2, #7
 800223e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	e000e010 	.word	0xe000e010

08002250 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f7ff ff29 	bl	80020b0 <__NVIC_SetPriorityGrouping>
}
 800225e:	bf00      	nop
 8002260:	3708      	adds	r7, #8
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002266:	b580      	push	{r7, lr}
 8002268:	b086      	sub	sp, #24
 800226a:	af00      	add	r7, sp, #0
 800226c:	4603      	mov	r3, r0
 800226e:	60b9      	str	r1, [r7, #8]
 8002270:	607a      	str	r2, [r7, #4]
 8002272:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002274:	2300      	movs	r3, #0
 8002276:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002278:	f7ff ff3e 	bl	80020f8 <__NVIC_GetPriorityGrouping>
 800227c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	68b9      	ldr	r1, [r7, #8]
 8002282:	6978      	ldr	r0, [r7, #20]
 8002284:	f7ff ff8e 	bl	80021a4 <NVIC_EncodePriority>
 8002288:	4602      	mov	r2, r0
 800228a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800228e:	4611      	mov	r1, r2
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff ff5d 	bl	8002150 <__NVIC_SetPriority>
}
 8002296:	bf00      	nop
 8002298:	3718      	adds	r7, #24
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}

0800229e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800229e:	b580      	push	{r7, lr}
 80022a0:	b082      	sub	sp, #8
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	4603      	mov	r3, r0
 80022a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7ff ff31 	bl	8002114 <__NVIC_EnableIRQ>
}
 80022b2:	bf00      	nop
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b082      	sub	sp, #8
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f7ff ffa2 	bl	800220c <SysTick_Config>
 80022c8:	4603      	mov	r3, r0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
	...

080022d4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b086      	sub	sp, #24
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80022dc:	2300      	movs	r3, #0
 80022de:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80022e0:	f7ff feda 	bl	8002098 <HAL_GetTick>
 80022e4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d101      	bne.n	80022f0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e099      	b.n	8002424 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2200      	movs	r2, #0
 80022f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2202      	movs	r2, #2
 80022fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f022 0201 	bic.w	r2, r2, #1
 800230e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002310:	e00f      	b.n	8002332 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002312:	f7ff fec1 	bl	8002098 <HAL_GetTick>
 8002316:	4602      	mov	r2, r0
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	2b05      	cmp	r3, #5
 800231e:	d908      	bls.n	8002332 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2220      	movs	r2, #32
 8002324:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2203      	movs	r2, #3
 800232a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e078      	b.n	8002424 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0301 	and.w	r3, r3, #1
 800233c:	2b00      	cmp	r3, #0
 800233e:	d1e8      	bne.n	8002312 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002348:	697a      	ldr	r2, [r7, #20]
 800234a:	4b38      	ldr	r3, [pc, #224]	; (800242c <HAL_DMA_Init+0x158>)
 800234c:	4013      	ands	r3, r2
 800234e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	685a      	ldr	r2, [r3, #4]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800235e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	691b      	ldr	r3, [r3, #16]
 8002364:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800236a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	699b      	ldr	r3, [r3, #24]
 8002370:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002376:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6a1b      	ldr	r3, [r3, #32]
 800237c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800237e:	697a      	ldr	r2, [r7, #20]
 8002380:	4313      	orrs	r3, r2
 8002382:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002388:	2b04      	cmp	r3, #4
 800238a:	d107      	bne.n	800239c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002394:	4313      	orrs	r3, r2
 8002396:	697a      	ldr	r2, [r7, #20]
 8002398:	4313      	orrs	r3, r2
 800239a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	697a      	ldr	r2, [r7, #20]
 80023a2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	695b      	ldr	r3, [r3, #20]
 80023aa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	f023 0307 	bic.w	r3, r3, #7
 80023b2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b8:	697a      	ldr	r2, [r7, #20]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	d117      	bne.n	80023f6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ca:	697a      	ldr	r2, [r7, #20]
 80023cc:	4313      	orrs	r3, r2
 80023ce:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d00e      	beq.n	80023f6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f000 fa91 	bl	8002900 <DMA_CheckFifoParam>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d008      	beq.n	80023f6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2240      	movs	r2, #64	; 0x40
 80023e8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2201      	movs	r2, #1
 80023ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80023f2:	2301      	movs	r3, #1
 80023f4:	e016      	b.n	8002424 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	697a      	ldr	r2, [r7, #20]
 80023fc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f000 fa48 	bl	8002894 <DMA_CalcBaseAndBitshift>
 8002404:	4603      	mov	r3, r0
 8002406:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800240c:	223f      	movs	r2, #63	; 0x3f
 800240e:	409a      	lsls	r2, r3
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2201      	movs	r2, #1
 800241e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002422:	2300      	movs	r3, #0
}
 8002424:	4618      	mov	r0, r3
 8002426:	3718      	adds	r7, #24
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	f010803f 	.word	0xf010803f

08002430 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b086      	sub	sp, #24
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	60b9      	str	r1, [r7, #8]
 800243a:	607a      	str	r2, [r7, #4]
 800243c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800243e:	2300      	movs	r3, #0
 8002440:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002446:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800244e:	2b01      	cmp	r3, #1
 8002450:	d101      	bne.n	8002456 <HAL_DMA_Start_IT+0x26>
 8002452:	2302      	movs	r3, #2
 8002454:	e040      	b.n	80024d8 <HAL_DMA_Start_IT+0xa8>
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2201      	movs	r2, #1
 800245a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002464:	b2db      	uxtb	r3, r3
 8002466:	2b01      	cmp	r3, #1
 8002468:	d12f      	bne.n	80024ca <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2202      	movs	r2, #2
 800246e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2200      	movs	r2, #0
 8002476:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	68b9      	ldr	r1, [r7, #8]
 800247e:	68f8      	ldr	r0, [r7, #12]
 8002480:	f000 f9da 	bl	8002838 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002488:	223f      	movs	r2, #63	; 0x3f
 800248a:	409a      	lsls	r2, r3
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f042 0216 	orr.w	r2, r2, #22
 800249e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d007      	beq.n	80024b8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f042 0208 	orr.w	r2, r2, #8
 80024b6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f042 0201 	orr.w	r2, r2, #1
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	e005      	b.n	80024d6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80024d2:	2302      	movs	r3, #2
 80024d4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80024d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3718      	adds	r7, #24
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d004      	beq.n	80024fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2280      	movs	r2, #128	; 0x80
 80024f8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e00c      	b.n	8002518 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2205      	movs	r2, #5
 8002502:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f022 0201 	bic.w	r2, r2, #1
 8002514:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002516:	2300      	movs	r3, #0
}
 8002518:	4618      	mov	r0, r3
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800252c:	2300      	movs	r3, #0
 800252e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002530:	4b92      	ldr	r3, [pc, #584]	; (800277c <HAL_DMA_IRQHandler+0x258>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a92      	ldr	r2, [pc, #584]	; (8002780 <HAL_DMA_IRQHandler+0x25c>)
 8002536:	fba2 2303 	umull	r2, r3, r2, r3
 800253a:	0a9b      	lsrs	r3, r3, #10
 800253c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002542:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800254e:	2208      	movs	r2, #8
 8002550:	409a      	lsls	r2, r3
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	4013      	ands	r3, r2
 8002556:	2b00      	cmp	r3, #0
 8002558:	d01a      	beq.n	8002590 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0304 	and.w	r3, r3, #4
 8002564:	2b00      	cmp	r3, #0
 8002566:	d013      	beq.n	8002590 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f022 0204 	bic.w	r2, r2, #4
 8002576:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800257c:	2208      	movs	r2, #8
 800257e:	409a      	lsls	r2, r3
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002588:	f043 0201 	orr.w	r2, r3, #1
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002594:	2201      	movs	r2, #1
 8002596:	409a      	lsls	r2, r3
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	4013      	ands	r3, r2
 800259c:	2b00      	cmp	r3, #0
 800259e:	d012      	beq.n	80025c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	695b      	ldr	r3, [r3, #20]
 80025a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d00b      	beq.n	80025c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025b2:	2201      	movs	r2, #1
 80025b4:	409a      	lsls	r2, r3
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025be:	f043 0202 	orr.w	r2, r3, #2
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025ca:	2204      	movs	r2, #4
 80025cc:	409a      	lsls	r2, r3
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	4013      	ands	r3, r2
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d012      	beq.n	80025fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 0302 	and.w	r3, r3, #2
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d00b      	beq.n	80025fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025e8:	2204      	movs	r2, #4
 80025ea:	409a      	lsls	r2, r3
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025f4:	f043 0204 	orr.w	r2, r3, #4
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002600:	2210      	movs	r2, #16
 8002602:	409a      	lsls	r2, r3
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	4013      	ands	r3, r2
 8002608:	2b00      	cmp	r3, #0
 800260a:	d043      	beq.n	8002694 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0308 	and.w	r3, r3, #8
 8002616:	2b00      	cmp	r3, #0
 8002618:	d03c      	beq.n	8002694 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800261e:	2210      	movs	r2, #16
 8002620:	409a      	lsls	r2, r3
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d018      	beq.n	8002666 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800263e:	2b00      	cmp	r3, #0
 8002640:	d108      	bne.n	8002654 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002646:	2b00      	cmp	r3, #0
 8002648:	d024      	beq.n	8002694 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	4798      	blx	r3
 8002652:	e01f      	b.n	8002694 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002658:	2b00      	cmp	r3, #0
 800265a:	d01b      	beq.n	8002694 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	4798      	blx	r3
 8002664:	e016      	b.n	8002694 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002670:	2b00      	cmp	r3, #0
 8002672:	d107      	bne.n	8002684 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f022 0208 	bic.w	r2, r2, #8
 8002682:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002688:	2b00      	cmp	r3, #0
 800268a:	d003      	beq.n	8002694 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002698:	2220      	movs	r2, #32
 800269a:	409a      	lsls	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	4013      	ands	r3, r2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	f000 808e 	beq.w	80027c2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0310 	and.w	r3, r3, #16
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	f000 8086 	beq.w	80027c2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026ba:	2220      	movs	r2, #32
 80026bc:	409a      	lsls	r2, r3
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	2b05      	cmp	r3, #5
 80026cc:	d136      	bne.n	800273c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f022 0216 	bic.w	r2, r2, #22
 80026dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	695a      	ldr	r2, [r3, #20]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80026ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d103      	bne.n	80026fe <HAL_DMA_IRQHandler+0x1da>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d007      	beq.n	800270e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f022 0208 	bic.w	r2, r2, #8
 800270c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002712:	223f      	movs	r2, #63	; 0x3f
 8002714:	409a      	lsls	r2, r3
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2201      	movs	r2, #1
 8002726:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800272e:	2b00      	cmp	r3, #0
 8002730:	d07d      	beq.n	800282e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	4798      	blx	r3
        }
        return;
 800273a:	e078      	b.n	800282e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d01c      	beq.n	8002784 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d108      	bne.n	800276a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800275c:	2b00      	cmp	r3, #0
 800275e:	d030      	beq.n	80027c2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	4798      	blx	r3
 8002768:	e02b      	b.n	80027c2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800276e:	2b00      	cmp	r3, #0
 8002770:	d027      	beq.n	80027c2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	4798      	blx	r3
 800277a:	e022      	b.n	80027c2 <HAL_DMA_IRQHandler+0x29e>
 800277c:	20000000 	.word	0x20000000
 8002780:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800278e:	2b00      	cmp	r3, #0
 8002790:	d10f      	bne.n	80027b2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f022 0210 	bic.w	r2, r2, #16
 80027a0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2200      	movs	r2, #0
 80027a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2201      	movs	r2, #1
 80027ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d003      	beq.n	80027c2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d032      	beq.n	8002830 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027ce:	f003 0301 	and.w	r3, r3, #1
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d022      	beq.n	800281c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2205      	movs	r2, #5
 80027da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f022 0201 	bic.w	r2, r2, #1
 80027ec:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	3301      	adds	r3, #1
 80027f2:	60bb      	str	r3, [r7, #8]
 80027f4:	697a      	ldr	r2, [r7, #20]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d307      	bcc.n	800280a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0301 	and.w	r3, r3, #1
 8002804:	2b00      	cmp	r3, #0
 8002806:	d1f2      	bne.n	80027ee <HAL_DMA_IRQHandler+0x2ca>
 8002808:	e000      	b.n	800280c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800280a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002820:	2b00      	cmp	r3, #0
 8002822:	d005      	beq.n	8002830 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	4798      	blx	r3
 800282c:	e000      	b.n	8002830 <HAL_DMA_IRQHandler+0x30c>
        return;
 800282e:	bf00      	nop
    }
  }
}
 8002830:	3718      	adds	r7, #24
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop

08002838 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002838:	b480      	push	{r7}
 800283a:	b085      	sub	sp, #20
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	607a      	str	r2, [r7, #4]
 8002844:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002854:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	683a      	ldr	r2, [r7, #0]
 800285c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	2b40      	cmp	r3, #64	; 0x40
 8002864:	d108      	bne.n	8002878 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	68ba      	ldr	r2, [r7, #8]
 8002874:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002876:	e007      	b.n	8002888 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	68ba      	ldr	r2, [r7, #8]
 800287e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	60da      	str	r2, [r3, #12]
}
 8002888:	bf00      	nop
 800288a:	3714      	adds	r7, #20
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr

08002894 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002894:	b480      	push	{r7}
 8002896:	b085      	sub	sp, #20
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	3b10      	subs	r3, #16
 80028a4:	4a14      	ldr	r2, [pc, #80]	; (80028f8 <DMA_CalcBaseAndBitshift+0x64>)
 80028a6:	fba2 2303 	umull	r2, r3, r2, r3
 80028aa:	091b      	lsrs	r3, r3, #4
 80028ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80028ae:	4a13      	ldr	r2, [pc, #76]	; (80028fc <DMA_CalcBaseAndBitshift+0x68>)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	4413      	add	r3, r2
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	461a      	mov	r2, r3
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2b03      	cmp	r3, #3
 80028c0:	d909      	bls.n	80028d6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80028ca:	f023 0303 	bic.w	r3, r3, #3
 80028ce:	1d1a      	adds	r2, r3, #4
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	659a      	str	r2, [r3, #88]	; 0x58
 80028d4:	e007      	b.n	80028e6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80028de:	f023 0303 	bic.w	r3, r3, #3
 80028e2:	687a      	ldr	r2, [r7, #4]
 80028e4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3714      	adds	r7, #20
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	aaaaaaab 	.word	0xaaaaaaab
 80028fc:	08007cc0 	.word	0x08007cc0

08002900 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002900:	b480      	push	{r7}
 8002902:	b085      	sub	sp, #20
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002908:	2300      	movs	r3, #0
 800290a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002910:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	699b      	ldr	r3, [r3, #24]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d11f      	bne.n	800295a <DMA_CheckFifoParam+0x5a>
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	2b03      	cmp	r3, #3
 800291e:	d856      	bhi.n	80029ce <DMA_CheckFifoParam+0xce>
 8002920:	a201      	add	r2, pc, #4	; (adr r2, 8002928 <DMA_CheckFifoParam+0x28>)
 8002922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002926:	bf00      	nop
 8002928:	08002939 	.word	0x08002939
 800292c:	0800294b 	.word	0x0800294b
 8002930:	08002939 	.word	0x08002939
 8002934:	080029cf 	.word	0x080029cf
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800293c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d046      	beq.n	80029d2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002948:	e043      	b.n	80029d2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800294e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002952:	d140      	bne.n	80029d6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002958:	e03d      	b.n	80029d6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	699b      	ldr	r3, [r3, #24]
 800295e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002962:	d121      	bne.n	80029a8 <DMA_CheckFifoParam+0xa8>
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	2b03      	cmp	r3, #3
 8002968:	d837      	bhi.n	80029da <DMA_CheckFifoParam+0xda>
 800296a:	a201      	add	r2, pc, #4	; (adr r2, 8002970 <DMA_CheckFifoParam+0x70>)
 800296c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002970:	08002981 	.word	0x08002981
 8002974:	08002987 	.word	0x08002987
 8002978:	08002981 	.word	0x08002981
 800297c:	08002999 	.word	0x08002999
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	73fb      	strb	r3, [r7, #15]
      break;
 8002984:	e030      	b.n	80029e8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800298a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d025      	beq.n	80029de <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002996:	e022      	b.n	80029de <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800299c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80029a0:	d11f      	bne.n	80029e2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80029a6:	e01c      	b.n	80029e2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d903      	bls.n	80029b6 <DMA_CheckFifoParam+0xb6>
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	2b03      	cmp	r3, #3
 80029b2:	d003      	beq.n	80029bc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80029b4:	e018      	b.n	80029e8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	73fb      	strb	r3, [r7, #15]
      break;
 80029ba:	e015      	b.n	80029e8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d00e      	beq.n	80029e6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	73fb      	strb	r3, [r7, #15]
      break;
 80029cc:	e00b      	b.n	80029e6 <DMA_CheckFifoParam+0xe6>
      break;
 80029ce:	bf00      	nop
 80029d0:	e00a      	b.n	80029e8 <DMA_CheckFifoParam+0xe8>
      break;
 80029d2:	bf00      	nop
 80029d4:	e008      	b.n	80029e8 <DMA_CheckFifoParam+0xe8>
      break;
 80029d6:	bf00      	nop
 80029d8:	e006      	b.n	80029e8 <DMA_CheckFifoParam+0xe8>
      break;
 80029da:	bf00      	nop
 80029dc:	e004      	b.n	80029e8 <DMA_CheckFifoParam+0xe8>
      break;
 80029de:	bf00      	nop
 80029e0:	e002      	b.n	80029e8 <DMA_CheckFifoParam+0xe8>
      break;   
 80029e2:	bf00      	nop
 80029e4:	e000      	b.n	80029e8 <DMA_CheckFifoParam+0xe8>
      break;
 80029e6:	bf00      	nop
    }
  } 
  
  return status; 
 80029e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3714      	adds	r7, #20
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop

080029f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b089      	sub	sp, #36	; 0x24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a02:	2300      	movs	r3, #0
 8002a04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a06:	2300      	movs	r3, #0
 8002a08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a0e:	2300      	movs	r3, #0
 8002a10:	61fb      	str	r3, [r7, #28]
 8002a12:	e159      	b.n	8002cc8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a14:	2201      	movs	r2, #1
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	697a      	ldr	r2, [r7, #20]
 8002a24:	4013      	ands	r3, r2
 8002a26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a28:	693a      	ldr	r2, [r7, #16]
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	f040 8148 	bne.w	8002cc2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d00b      	beq.n	8002a52 <HAL_GPIO_Init+0x5a>
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d007      	beq.n	8002a52 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a46:	2b11      	cmp	r3, #17
 8002a48:	d003      	beq.n	8002a52 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	2b12      	cmp	r3, #18
 8002a50:	d130      	bne.n	8002ab4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	005b      	lsls	r3, r3, #1
 8002a5c:	2203      	movs	r2, #3
 8002a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a62:	43db      	mvns	r3, r3
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	4013      	ands	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	68da      	ldr	r2, [r3, #12]
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	fa02 f303 	lsl.w	r3, r2, r3
 8002a76:	69ba      	ldr	r2, [r7, #24]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	69ba      	ldr	r2, [r7, #24]
 8002a80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a88:	2201      	movs	r2, #1
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a90:	43db      	mvns	r3, r3
 8002a92:	69ba      	ldr	r2, [r7, #24]
 8002a94:	4013      	ands	r3, r2
 8002a96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	091b      	lsrs	r3, r3, #4
 8002a9e:	f003 0201 	and.w	r2, r3, #1
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	69ba      	ldr	r2, [r7, #24]
 8002ab2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	005b      	lsls	r3, r3, #1
 8002abe:	2203      	movs	r2, #3
 8002ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac4:	43db      	mvns	r3, r3
 8002ac6:	69ba      	ldr	r2, [r7, #24]
 8002ac8:	4013      	ands	r3, r2
 8002aca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	689a      	ldr	r2, [r3, #8]
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad8:	69ba      	ldr	r2, [r7, #24]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d003      	beq.n	8002af4 <HAL_GPIO_Init+0xfc>
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	2b12      	cmp	r3, #18
 8002af2:	d123      	bne.n	8002b3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002af4:	69fb      	ldr	r3, [r7, #28]
 8002af6:	08da      	lsrs	r2, r3, #3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	3208      	adds	r2, #8
 8002afc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	f003 0307 	and.w	r3, r3, #7
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	220f      	movs	r2, #15
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	43db      	mvns	r3, r3
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	4013      	ands	r3, r2
 8002b16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	691a      	ldr	r2, [r3, #16]
 8002b1c:	69fb      	ldr	r3, [r7, #28]
 8002b1e:	f003 0307 	and.w	r3, r3, #7
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	fa02 f303 	lsl.w	r3, r2, r3
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	08da      	lsrs	r2, r3, #3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	3208      	adds	r2, #8
 8002b36:	69b9      	ldr	r1, [r7, #24]
 8002b38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b42:	69fb      	ldr	r3, [r7, #28]
 8002b44:	005b      	lsls	r3, r3, #1
 8002b46:	2203      	movs	r2, #3
 8002b48:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4c:	43db      	mvns	r3, r3
 8002b4e:	69ba      	ldr	r2, [r7, #24]
 8002b50:	4013      	ands	r3, r2
 8002b52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	f003 0203 	and.w	r2, r3, #3
 8002b5c:	69fb      	ldr	r3, [r7, #28]
 8002b5e:	005b      	lsls	r3, r3, #1
 8002b60:	fa02 f303 	lsl.w	r3, r2, r3
 8002b64:	69ba      	ldr	r2, [r7, #24]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	f000 80a2 	beq.w	8002cc2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b7e:	2300      	movs	r3, #0
 8002b80:	60fb      	str	r3, [r7, #12]
 8002b82:	4b57      	ldr	r3, [pc, #348]	; (8002ce0 <HAL_GPIO_Init+0x2e8>)
 8002b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b86:	4a56      	ldr	r2, [pc, #344]	; (8002ce0 <HAL_GPIO_Init+0x2e8>)
 8002b88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b8c:	6453      	str	r3, [r2, #68]	; 0x44
 8002b8e:	4b54      	ldr	r3, [pc, #336]	; (8002ce0 <HAL_GPIO_Init+0x2e8>)
 8002b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b96:	60fb      	str	r3, [r7, #12]
 8002b98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b9a:	4a52      	ldr	r2, [pc, #328]	; (8002ce4 <HAL_GPIO_Init+0x2ec>)
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	089b      	lsrs	r3, r3, #2
 8002ba0:	3302      	adds	r3, #2
 8002ba2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	f003 0303 	and.w	r3, r3, #3
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	220f      	movs	r2, #15
 8002bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb6:	43db      	mvns	r3, r3
 8002bb8:	69ba      	ldr	r2, [r7, #24]
 8002bba:	4013      	ands	r3, r2
 8002bbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4a49      	ldr	r2, [pc, #292]	; (8002ce8 <HAL_GPIO_Init+0x2f0>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d019      	beq.n	8002bfa <HAL_GPIO_Init+0x202>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a48      	ldr	r2, [pc, #288]	; (8002cec <HAL_GPIO_Init+0x2f4>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d013      	beq.n	8002bf6 <HAL_GPIO_Init+0x1fe>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4a47      	ldr	r2, [pc, #284]	; (8002cf0 <HAL_GPIO_Init+0x2f8>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d00d      	beq.n	8002bf2 <HAL_GPIO_Init+0x1fa>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	4a46      	ldr	r2, [pc, #280]	; (8002cf4 <HAL_GPIO_Init+0x2fc>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d007      	beq.n	8002bee <HAL_GPIO_Init+0x1f6>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4a45      	ldr	r2, [pc, #276]	; (8002cf8 <HAL_GPIO_Init+0x300>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d101      	bne.n	8002bea <HAL_GPIO_Init+0x1f2>
 8002be6:	2304      	movs	r3, #4
 8002be8:	e008      	b.n	8002bfc <HAL_GPIO_Init+0x204>
 8002bea:	2307      	movs	r3, #7
 8002bec:	e006      	b.n	8002bfc <HAL_GPIO_Init+0x204>
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e004      	b.n	8002bfc <HAL_GPIO_Init+0x204>
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	e002      	b.n	8002bfc <HAL_GPIO_Init+0x204>
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e000      	b.n	8002bfc <HAL_GPIO_Init+0x204>
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	69fa      	ldr	r2, [r7, #28]
 8002bfe:	f002 0203 	and.w	r2, r2, #3
 8002c02:	0092      	lsls	r2, r2, #2
 8002c04:	4093      	lsls	r3, r2
 8002c06:	69ba      	ldr	r2, [r7, #24]
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c0c:	4935      	ldr	r1, [pc, #212]	; (8002ce4 <HAL_GPIO_Init+0x2ec>)
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	089b      	lsrs	r3, r3, #2
 8002c12:	3302      	adds	r3, #2
 8002c14:	69ba      	ldr	r2, [r7, #24]
 8002c16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c1a:	4b38      	ldr	r3, [pc, #224]	; (8002cfc <HAL_GPIO_Init+0x304>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	43db      	mvns	r3, r3
 8002c24:	69ba      	ldr	r2, [r7, #24]
 8002c26:	4013      	ands	r3, r2
 8002c28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d003      	beq.n	8002c3e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002c36:	69ba      	ldr	r2, [r7, #24]
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c3e:	4a2f      	ldr	r2, [pc, #188]	; (8002cfc <HAL_GPIO_Init+0x304>)
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002c44:	4b2d      	ldr	r3, [pc, #180]	; (8002cfc <HAL_GPIO_Init+0x304>)
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	43db      	mvns	r3, r3
 8002c4e:	69ba      	ldr	r2, [r7, #24]
 8002c50:	4013      	ands	r3, r2
 8002c52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d003      	beq.n	8002c68 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002c60:	69ba      	ldr	r2, [r7, #24]
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	4313      	orrs	r3, r2
 8002c66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c68:	4a24      	ldr	r2, [pc, #144]	; (8002cfc <HAL_GPIO_Init+0x304>)
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c6e:	4b23      	ldr	r3, [pc, #140]	; (8002cfc <HAL_GPIO_Init+0x304>)
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	43db      	mvns	r3, r3
 8002c78:	69ba      	ldr	r2, [r7, #24]
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d003      	beq.n	8002c92 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002c8a:	69ba      	ldr	r2, [r7, #24]
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c92:	4a1a      	ldr	r2, [pc, #104]	; (8002cfc <HAL_GPIO_Init+0x304>)
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c98:	4b18      	ldr	r3, [pc, #96]	; (8002cfc <HAL_GPIO_Init+0x304>)
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	43db      	mvns	r3, r3
 8002ca2:	69ba      	ldr	r2, [r7, #24]
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d003      	beq.n	8002cbc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002cb4:	69ba      	ldr	r2, [r7, #24]
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002cbc:	4a0f      	ldr	r2, [pc, #60]	; (8002cfc <HAL_GPIO_Init+0x304>)
 8002cbe:	69bb      	ldr	r3, [r7, #24]
 8002cc0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	3301      	adds	r3, #1
 8002cc6:	61fb      	str	r3, [r7, #28]
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	2b0f      	cmp	r3, #15
 8002ccc:	f67f aea2 	bls.w	8002a14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002cd0:	bf00      	nop
 8002cd2:	bf00      	nop
 8002cd4:	3724      	adds	r7, #36	; 0x24
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	40023800 	.word	0x40023800
 8002ce4:	40013800 	.word	0x40013800
 8002ce8:	40020000 	.word	0x40020000
 8002cec:	40020400 	.word	0x40020400
 8002cf0:	40020800 	.word	0x40020800
 8002cf4:	40020c00 	.word	0x40020c00
 8002cf8:	40021000 	.word	0x40021000
 8002cfc:	40013c00 	.word	0x40013c00

08002d00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	460b      	mov	r3, r1
 8002d0a:	807b      	strh	r3, [r7, #2]
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d10:	787b      	ldrb	r3, [r7, #1]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d003      	beq.n	8002d1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d16:	887a      	ldrh	r2, [r7, #2]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d1c:	e003      	b.n	8002d26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d1e:	887b      	ldrh	r3, [r7, #2]
 8002d20:	041a      	lsls	r2, r3, #16
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	619a      	str	r2, [r3, #24]
}
 8002d26:	bf00      	nop
 8002d28:	370c      	adds	r7, #12
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr
	...

08002d34 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002d3e:	4b08      	ldr	r3, [pc, #32]	; (8002d60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d40:	695a      	ldr	r2, [r3, #20]
 8002d42:	88fb      	ldrh	r3, [r7, #6]
 8002d44:	4013      	ands	r3, r2
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d006      	beq.n	8002d58 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d4a:	4a05      	ldr	r2, [pc, #20]	; (8002d60 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d4c:	88fb      	ldrh	r3, [r7, #6]
 8002d4e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d50:	88fb      	ldrh	r3, [r7, #6]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f004 f860 	bl	8006e18 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d58:	bf00      	nop
 8002d5a:	3708      	adds	r7, #8
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	40013c00 	.word	0x40013c00

08002d64 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b086      	sub	sp, #24
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d101      	bne.n	8002d76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e25b      	b.n	800322e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d075      	beq.n	8002e6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d82:	4ba3      	ldr	r3, [pc, #652]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f003 030c 	and.w	r3, r3, #12
 8002d8a:	2b04      	cmp	r3, #4
 8002d8c:	d00c      	beq.n	8002da8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d8e:	4ba0      	ldr	r3, [pc, #640]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d96:	2b08      	cmp	r3, #8
 8002d98:	d112      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d9a:	4b9d      	ldr	r3, [pc, #628]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002da2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002da6:	d10b      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002da8:	4b99      	ldr	r3, [pc, #612]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d05b      	beq.n	8002e6c <HAL_RCC_OscConfig+0x108>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d157      	bne.n	8002e6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e236      	b.n	800322e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dc8:	d106      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x74>
 8002dca:	4b91      	ldr	r3, [pc, #580]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a90      	ldr	r2, [pc, #576]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002dd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dd4:	6013      	str	r3, [r2, #0]
 8002dd6:	e01d      	b.n	8002e14 <HAL_RCC_OscConfig+0xb0>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002de0:	d10c      	bne.n	8002dfc <HAL_RCC_OscConfig+0x98>
 8002de2:	4b8b      	ldr	r3, [pc, #556]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a8a      	ldr	r2, [pc, #552]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002de8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dec:	6013      	str	r3, [r2, #0]
 8002dee:	4b88      	ldr	r3, [pc, #544]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a87      	ldr	r2, [pc, #540]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002df4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002df8:	6013      	str	r3, [r2, #0]
 8002dfa:	e00b      	b.n	8002e14 <HAL_RCC_OscConfig+0xb0>
 8002dfc:	4b84      	ldr	r3, [pc, #528]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a83      	ldr	r2, [pc, #524]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002e02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e06:	6013      	str	r3, [r2, #0]
 8002e08:	4b81      	ldr	r3, [pc, #516]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a80      	ldr	r2, [pc, #512]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002e0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d013      	beq.n	8002e44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e1c:	f7ff f93c 	bl	8002098 <HAL_GetTick>
 8002e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e22:	e008      	b.n	8002e36 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e24:	f7ff f938 	bl	8002098 <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	2b64      	cmp	r3, #100	; 0x64
 8002e30:	d901      	bls.n	8002e36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e32:	2303      	movs	r3, #3
 8002e34:	e1fb      	b.n	800322e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e36:	4b76      	ldr	r3, [pc, #472]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d0f0      	beq.n	8002e24 <HAL_RCC_OscConfig+0xc0>
 8002e42:	e014      	b.n	8002e6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e44:	f7ff f928 	bl	8002098 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e4c:	f7ff f924 	bl	8002098 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b64      	cmp	r3, #100	; 0x64
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e1e7      	b.n	800322e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e5e:	4b6c      	ldr	r3, [pc, #432]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1f0      	bne.n	8002e4c <HAL_RCC_OscConfig+0xe8>
 8002e6a:	e000      	b.n	8002e6e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d063      	beq.n	8002f42 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e7a:	4b65      	ldr	r3, [pc, #404]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002e7c:	689b      	ldr	r3, [r3, #8]
 8002e7e:	f003 030c 	and.w	r3, r3, #12
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d00b      	beq.n	8002e9e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e86:	4b62      	ldr	r3, [pc, #392]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e8e:	2b08      	cmp	r3, #8
 8002e90:	d11c      	bne.n	8002ecc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e92:	4b5f      	ldr	r3, [pc, #380]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d116      	bne.n	8002ecc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e9e:	4b5c      	ldr	r3, [pc, #368]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0302 	and.w	r3, r3, #2
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d005      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x152>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d001      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e1bb      	b.n	800322e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002eb6:	4b56      	ldr	r3, [pc, #344]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	691b      	ldr	r3, [r3, #16]
 8002ec2:	00db      	lsls	r3, r3, #3
 8002ec4:	4952      	ldr	r1, [pc, #328]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002eca:	e03a      	b.n	8002f42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d020      	beq.n	8002f16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ed4:	4b4f      	ldr	r3, [pc, #316]	; (8003014 <HAL_RCC_OscConfig+0x2b0>)
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eda:	f7ff f8dd 	bl	8002098 <HAL_GetTick>
 8002ede:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ee0:	e008      	b.n	8002ef4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ee2:	f7ff f8d9 	bl	8002098 <HAL_GetTick>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d901      	bls.n	8002ef4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002ef0:	2303      	movs	r3, #3
 8002ef2:	e19c      	b.n	800322e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ef4:	4b46      	ldr	r3, [pc, #280]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0302 	and.w	r3, r3, #2
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d0f0      	beq.n	8002ee2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f00:	4b43      	ldr	r3, [pc, #268]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	00db      	lsls	r3, r3, #3
 8002f0e:	4940      	ldr	r1, [pc, #256]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	600b      	str	r3, [r1, #0]
 8002f14:	e015      	b.n	8002f42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f16:	4b3f      	ldr	r3, [pc, #252]	; (8003014 <HAL_RCC_OscConfig+0x2b0>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f1c:	f7ff f8bc 	bl	8002098 <HAL_GetTick>
 8002f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f22:	e008      	b.n	8002f36 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f24:	f7ff f8b8 	bl	8002098 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e17b      	b.n	800322e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f36:	4b36      	ldr	r3, [pc, #216]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0302 	and.w	r3, r3, #2
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1f0      	bne.n	8002f24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0308 	and.w	r3, r3, #8
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d030      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d016      	beq.n	8002f84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f56:	4b30      	ldr	r3, [pc, #192]	; (8003018 <HAL_RCC_OscConfig+0x2b4>)
 8002f58:	2201      	movs	r2, #1
 8002f5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f5c:	f7ff f89c 	bl	8002098 <HAL_GetTick>
 8002f60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f62:	e008      	b.n	8002f76 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f64:	f7ff f898 	bl	8002098 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d901      	bls.n	8002f76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	e15b      	b.n	800322e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f76:	4b26      	ldr	r3, [pc, #152]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002f78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f7a:	f003 0302 	and.w	r3, r3, #2
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d0f0      	beq.n	8002f64 <HAL_RCC_OscConfig+0x200>
 8002f82:	e015      	b.n	8002fb0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f84:	4b24      	ldr	r3, [pc, #144]	; (8003018 <HAL_RCC_OscConfig+0x2b4>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f8a:	f7ff f885 	bl	8002098 <HAL_GetTick>
 8002f8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f90:	e008      	b.n	8002fa4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f92:	f7ff f881 	bl	8002098 <HAL_GetTick>
 8002f96:	4602      	mov	r2, r0
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	2b02      	cmp	r3, #2
 8002f9e:	d901      	bls.n	8002fa4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	e144      	b.n	800322e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002fa4:	4b1a      	ldr	r3, [pc, #104]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002fa6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fa8:	f003 0302 	and.w	r3, r3, #2
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d1f0      	bne.n	8002f92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0304 	and.w	r3, r3, #4
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	f000 80a0 	beq.w	80030fe <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fc2:	4b13      	ldr	r3, [pc, #76]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d10f      	bne.n	8002fee <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fce:	2300      	movs	r3, #0
 8002fd0:	60bb      	str	r3, [r7, #8]
 8002fd2:	4b0f      	ldr	r3, [pc, #60]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd6:	4a0e      	ldr	r2, [pc, #56]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002fd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fdc:	6413      	str	r3, [r2, #64]	; 0x40
 8002fde:	4b0c      	ldr	r3, [pc, #48]	; (8003010 <HAL_RCC_OscConfig+0x2ac>)
 8002fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fe6:	60bb      	str	r3, [r7, #8]
 8002fe8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fea:	2301      	movs	r3, #1
 8002fec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fee:	4b0b      	ldr	r3, [pc, #44]	; (800301c <HAL_RCC_OscConfig+0x2b8>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d121      	bne.n	800303e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ffa:	4b08      	ldr	r3, [pc, #32]	; (800301c <HAL_RCC_OscConfig+0x2b8>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a07      	ldr	r2, [pc, #28]	; (800301c <HAL_RCC_OscConfig+0x2b8>)
 8003000:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003004:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003006:	f7ff f847 	bl	8002098 <HAL_GetTick>
 800300a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800300c:	e011      	b.n	8003032 <HAL_RCC_OscConfig+0x2ce>
 800300e:	bf00      	nop
 8003010:	40023800 	.word	0x40023800
 8003014:	42470000 	.word	0x42470000
 8003018:	42470e80 	.word	0x42470e80
 800301c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003020:	f7ff f83a 	bl	8002098 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	2b02      	cmp	r3, #2
 800302c:	d901      	bls.n	8003032 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800302e:	2303      	movs	r3, #3
 8003030:	e0fd      	b.n	800322e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003032:	4b81      	ldr	r3, [pc, #516]	; (8003238 <HAL_RCC_OscConfig+0x4d4>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800303a:	2b00      	cmp	r3, #0
 800303c:	d0f0      	beq.n	8003020 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	2b01      	cmp	r3, #1
 8003044:	d106      	bne.n	8003054 <HAL_RCC_OscConfig+0x2f0>
 8003046:	4b7d      	ldr	r3, [pc, #500]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 8003048:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800304a:	4a7c      	ldr	r2, [pc, #496]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 800304c:	f043 0301 	orr.w	r3, r3, #1
 8003050:	6713      	str	r3, [r2, #112]	; 0x70
 8003052:	e01c      	b.n	800308e <HAL_RCC_OscConfig+0x32a>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	2b05      	cmp	r3, #5
 800305a:	d10c      	bne.n	8003076 <HAL_RCC_OscConfig+0x312>
 800305c:	4b77      	ldr	r3, [pc, #476]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 800305e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003060:	4a76      	ldr	r2, [pc, #472]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 8003062:	f043 0304 	orr.w	r3, r3, #4
 8003066:	6713      	str	r3, [r2, #112]	; 0x70
 8003068:	4b74      	ldr	r3, [pc, #464]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 800306a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800306c:	4a73      	ldr	r2, [pc, #460]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 800306e:	f043 0301 	orr.w	r3, r3, #1
 8003072:	6713      	str	r3, [r2, #112]	; 0x70
 8003074:	e00b      	b.n	800308e <HAL_RCC_OscConfig+0x32a>
 8003076:	4b71      	ldr	r3, [pc, #452]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 8003078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800307a:	4a70      	ldr	r2, [pc, #448]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 800307c:	f023 0301 	bic.w	r3, r3, #1
 8003080:	6713      	str	r3, [r2, #112]	; 0x70
 8003082:	4b6e      	ldr	r3, [pc, #440]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 8003084:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003086:	4a6d      	ldr	r2, [pc, #436]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 8003088:	f023 0304 	bic.w	r3, r3, #4
 800308c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d015      	beq.n	80030c2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003096:	f7fe ffff 	bl	8002098 <HAL_GetTick>
 800309a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800309c:	e00a      	b.n	80030b4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800309e:	f7fe fffb 	bl	8002098 <HAL_GetTick>
 80030a2:	4602      	mov	r2, r0
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d901      	bls.n	80030b4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80030b0:	2303      	movs	r3, #3
 80030b2:	e0bc      	b.n	800322e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030b4:	4b61      	ldr	r3, [pc, #388]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 80030b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030b8:	f003 0302 	and.w	r3, r3, #2
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d0ee      	beq.n	800309e <HAL_RCC_OscConfig+0x33a>
 80030c0:	e014      	b.n	80030ec <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030c2:	f7fe ffe9 	bl	8002098 <HAL_GetTick>
 80030c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030c8:	e00a      	b.n	80030e0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030ca:	f7fe ffe5 	bl	8002098 <HAL_GetTick>
 80030ce:	4602      	mov	r2, r0
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80030d8:	4293      	cmp	r3, r2
 80030da:	d901      	bls.n	80030e0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80030dc:	2303      	movs	r3, #3
 80030de:	e0a6      	b.n	800322e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030e0:	4b56      	ldr	r3, [pc, #344]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 80030e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030e4:	f003 0302 	and.w	r3, r3, #2
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d1ee      	bne.n	80030ca <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030ec:	7dfb      	ldrb	r3, [r7, #23]
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d105      	bne.n	80030fe <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030f2:	4b52      	ldr	r3, [pc, #328]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 80030f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f6:	4a51      	ldr	r2, [pc, #324]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 80030f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030fc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	699b      	ldr	r3, [r3, #24]
 8003102:	2b00      	cmp	r3, #0
 8003104:	f000 8092 	beq.w	800322c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003108:	4b4c      	ldr	r3, [pc, #304]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 800310a:	689b      	ldr	r3, [r3, #8]
 800310c:	f003 030c 	and.w	r3, r3, #12
 8003110:	2b08      	cmp	r3, #8
 8003112:	d05c      	beq.n	80031ce <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	2b02      	cmp	r3, #2
 800311a:	d141      	bne.n	80031a0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800311c:	4b48      	ldr	r3, [pc, #288]	; (8003240 <HAL_RCC_OscConfig+0x4dc>)
 800311e:	2200      	movs	r2, #0
 8003120:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003122:	f7fe ffb9 	bl	8002098 <HAL_GetTick>
 8003126:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003128:	e008      	b.n	800313c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800312a:	f7fe ffb5 	bl	8002098 <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	2b02      	cmp	r3, #2
 8003136:	d901      	bls.n	800313c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003138:	2303      	movs	r3, #3
 800313a:	e078      	b.n	800322e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800313c:	4b3f      	ldr	r3, [pc, #252]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003144:	2b00      	cmp	r3, #0
 8003146:	d1f0      	bne.n	800312a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	69da      	ldr	r2, [r3, #28]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6a1b      	ldr	r3, [r3, #32]
 8003150:	431a      	orrs	r2, r3
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003156:	019b      	lsls	r3, r3, #6
 8003158:	431a      	orrs	r2, r3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800315e:	085b      	lsrs	r3, r3, #1
 8003160:	3b01      	subs	r3, #1
 8003162:	041b      	lsls	r3, r3, #16
 8003164:	431a      	orrs	r2, r3
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800316a:	061b      	lsls	r3, r3, #24
 800316c:	4933      	ldr	r1, [pc, #204]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 800316e:	4313      	orrs	r3, r2
 8003170:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003172:	4b33      	ldr	r3, [pc, #204]	; (8003240 <HAL_RCC_OscConfig+0x4dc>)
 8003174:	2201      	movs	r2, #1
 8003176:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003178:	f7fe ff8e 	bl	8002098 <HAL_GetTick>
 800317c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800317e:	e008      	b.n	8003192 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003180:	f7fe ff8a 	bl	8002098 <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	2b02      	cmp	r3, #2
 800318c:	d901      	bls.n	8003192 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e04d      	b.n	800322e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003192:	4b2a      	ldr	r3, [pc, #168]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d0f0      	beq.n	8003180 <HAL_RCC_OscConfig+0x41c>
 800319e:	e045      	b.n	800322c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031a0:	4b27      	ldr	r3, [pc, #156]	; (8003240 <HAL_RCC_OscConfig+0x4dc>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031a6:	f7fe ff77 	bl	8002098 <HAL_GetTick>
 80031aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031ac:	e008      	b.n	80031c0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031ae:	f7fe ff73 	bl	8002098 <HAL_GetTick>
 80031b2:	4602      	mov	r2, r0
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d901      	bls.n	80031c0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80031bc:	2303      	movs	r3, #3
 80031be:	e036      	b.n	800322e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80031c0:	4b1e      	ldr	r3, [pc, #120]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d1f0      	bne.n	80031ae <HAL_RCC_OscConfig+0x44a>
 80031cc:	e02e      	b.n	800322c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	699b      	ldr	r3, [r3, #24]
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d101      	bne.n	80031da <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e029      	b.n	800322e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80031da:	4b18      	ldr	r3, [pc, #96]	; (800323c <HAL_RCC_OscConfig+0x4d8>)
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	69db      	ldr	r3, [r3, #28]
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d11c      	bne.n	8003228 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d115      	bne.n	8003228 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80031fc:	68fa      	ldr	r2, [r7, #12]
 80031fe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003202:	4013      	ands	r3, r2
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003208:	4293      	cmp	r3, r2
 800320a:	d10d      	bne.n	8003228 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003216:	429a      	cmp	r2, r3
 8003218:	d106      	bne.n	8003228 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003224:	429a      	cmp	r2, r3
 8003226:	d001      	beq.n	800322c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e000      	b.n	800322e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800322c:	2300      	movs	r3, #0
}
 800322e:	4618      	mov	r0, r3
 8003230:	3718      	adds	r7, #24
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	40007000 	.word	0x40007000
 800323c:	40023800 	.word	0x40023800
 8003240:	42470060 	.word	0x42470060

08003244 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b084      	sub	sp, #16
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d101      	bne.n	8003258 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e0cc      	b.n	80033f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003258:	4b68      	ldr	r3, [pc, #416]	; (80033fc <HAL_RCC_ClockConfig+0x1b8>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 030f 	and.w	r3, r3, #15
 8003260:	683a      	ldr	r2, [r7, #0]
 8003262:	429a      	cmp	r2, r3
 8003264:	d90c      	bls.n	8003280 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003266:	4b65      	ldr	r3, [pc, #404]	; (80033fc <HAL_RCC_ClockConfig+0x1b8>)
 8003268:	683a      	ldr	r2, [r7, #0]
 800326a:	b2d2      	uxtb	r2, r2
 800326c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800326e:	4b63      	ldr	r3, [pc, #396]	; (80033fc <HAL_RCC_ClockConfig+0x1b8>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 030f 	and.w	r3, r3, #15
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	429a      	cmp	r2, r3
 800327a:	d001      	beq.n	8003280 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e0b8      	b.n	80033f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0302 	and.w	r3, r3, #2
 8003288:	2b00      	cmp	r3, #0
 800328a:	d020      	beq.n	80032ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0304 	and.w	r3, r3, #4
 8003294:	2b00      	cmp	r3, #0
 8003296:	d005      	beq.n	80032a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003298:	4b59      	ldr	r3, [pc, #356]	; (8003400 <HAL_RCC_ClockConfig+0x1bc>)
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	4a58      	ldr	r2, [pc, #352]	; (8003400 <HAL_RCC_ClockConfig+0x1bc>)
 800329e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80032a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0308 	and.w	r3, r3, #8
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d005      	beq.n	80032bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032b0:	4b53      	ldr	r3, [pc, #332]	; (8003400 <HAL_RCC_ClockConfig+0x1bc>)
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	4a52      	ldr	r2, [pc, #328]	; (8003400 <HAL_RCC_ClockConfig+0x1bc>)
 80032b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80032ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032bc:	4b50      	ldr	r3, [pc, #320]	; (8003400 <HAL_RCC_ClockConfig+0x1bc>)
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	494d      	ldr	r1, [pc, #308]	; (8003400 <HAL_RCC_ClockConfig+0x1bc>)
 80032ca:	4313      	orrs	r3, r2
 80032cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 0301 	and.w	r3, r3, #1
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d044      	beq.n	8003364 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d107      	bne.n	80032f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032e2:	4b47      	ldr	r3, [pc, #284]	; (8003400 <HAL_RCC_ClockConfig+0x1bc>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d119      	bne.n	8003322 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e07f      	b.n	80033f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d003      	beq.n	8003302 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80032fe:	2b03      	cmp	r3, #3
 8003300:	d107      	bne.n	8003312 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003302:	4b3f      	ldr	r3, [pc, #252]	; (8003400 <HAL_RCC_ClockConfig+0x1bc>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d109      	bne.n	8003322 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e06f      	b.n	80033f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003312:	4b3b      	ldr	r3, [pc, #236]	; (8003400 <HAL_RCC_ClockConfig+0x1bc>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0302 	and.w	r3, r3, #2
 800331a:	2b00      	cmp	r3, #0
 800331c:	d101      	bne.n	8003322 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e067      	b.n	80033f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003322:	4b37      	ldr	r3, [pc, #220]	; (8003400 <HAL_RCC_ClockConfig+0x1bc>)
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f023 0203 	bic.w	r2, r3, #3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	4934      	ldr	r1, [pc, #208]	; (8003400 <HAL_RCC_ClockConfig+0x1bc>)
 8003330:	4313      	orrs	r3, r2
 8003332:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003334:	f7fe feb0 	bl	8002098 <HAL_GetTick>
 8003338:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800333a:	e00a      	b.n	8003352 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800333c:	f7fe feac 	bl	8002098 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	f241 3288 	movw	r2, #5000	; 0x1388
 800334a:	4293      	cmp	r3, r2
 800334c:	d901      	bls.n	8003352 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e04f      	b.n	80033f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003352:	4b2b      	ldr	r3, [pc, #172]	; (8003400 <HAL_RCC_ClockConfig+0x1bc>)
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	f003 020c 	and.w	r2, r3, #12
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	429a      	cmp	r2, r3
 8003362:	d1eb      	bne.n	800333c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003364:	4b25      	ldr	r3, [pc, #148]	; (80033fc <HAL_RCC_ClockConfig+0x1b8>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 030f 	and.w	r3, r3, #15
 800336c:	683a      	ldr	r2, [r7, #0]
 800336e:	429a      	cmp	r2, r3
 8003370:	d20c      	bcs.n	800338c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003372:	4b22      	ldr	r3, [pc, #136]	; (80033fc <HAL_RCC_ClockConfig+0x1b8>)
 8003374:	683a      	ldr	r2, [r7, #0]
 8003376:	b2d2      	uxtb	r2, r2
 8003378:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800337a:	4b20      	ldr	r3, [pc, #128]	; (80033fc <HAL_RCC_ClockConfig+0x1b8>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 030f 	and.w	r3, r3, #15
 8003382:	683a      	ldr	r2, [r7, #0]
 8003384:	429a      	cmp	r2, r3
 8003386:	d001      	beq.n	800338c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e032      	b.n	80033f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0304 	and.w	r3, r3, #4
 8003394:	2b00      	cmp	r3, #0
 8003396:	d008      	beq.n	80033aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003398:	4b19      	ldr	r3, [pc, #100]	; (8003400 <HAL_RCC_ClockConfig+0x1bc>)
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	4916      	ldr	r1, [pc, #88]	; (8003400 <HAL_RCC_ClockConfig+0x1bc>)
 80033a6:	4313      	orrs	r3, r2
 80033a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0308 	and.w	r3, r3, #8
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d009      	beq.n	80033ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033b6:	4b12      	ldr	r3, [pc, #72]	; (8003400 <HAL_RCC_ClockConfig+0x1bc>)
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	691b      	ldr	r3, [r3, #16]
 80033c2:	00db      	lsls	r3, r3, #3
 80033c4:	490e      	ldr	r1, [pc, #56]	; (8003400 <HAL_RCC_ClockConfig+0x1bc>)
 80033c6:	4313      	orrs	r3, r2
 80033c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80033ca:	f000 f821 	bl	8003410 <HAL_RCC_GetSysClockFreq>
 80033ce:	4602      	mov	r2, r0
 80033d0:	4b0b      	ldr	r3, [pc, #44]	; (8003400 <HAL_RCC_ClockConfig+0x1bc>)
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	091b      	lsrs	r3, r3, #4
 80033d6:	f003 030f 	and.w	r3, r3, #15
 80033da:	490a      	ldr	r1, [pc, #40]	; (8003404 <HAL_RCC_ClockConfig+0x1c0>)
 80033dc:	5ccb      	ldrb	r3, [r1, r3]
 80033de:	fa22 f303 	lsr.w	r3, r2, r3
 80033e2:	4a09      	ldr	r2, [pc, #36]	; (8003408 <HAL_RCC_ClockConfig+0x1c4>)
 80033e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80033e6:	4b09      	ldr	r3, [pc, #36]	; (800340c <HAL_RCC_ClockConfig+0x1c8>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4618      	mov	r0, r3
 80033ec:	f7fe fe10 	bl	8002010 <HAL_InitTick>

  return HAL_OK;
 80033f0:	2300      	movs	r3, #0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3710      	adds	r7, #16
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	40023c00 	.word	0x40023c00
 8003400:	40023800 	.word	0x40023800
 8003404:	08007ca8 	.word	0x08007ca8
 8003408:	20000000 	.word	0x20000000
 800340c:	20000004 	.word	0x20000004

08003410 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003410:	b5b0      	push	{r4, r5, r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003416:	2100      	movs	r1, #0
 8003418:	6079      	str	r1, [r7, #4]
 800341a:	2100      	movs	r1, #0
 800341c:	60f9      	str	r1, [r7, #12]
 800341e:	2100      	movs	r1, #0
 8003420:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003422:	2100      	movs	r1, #0
 8003424:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003426:	4952      	ldr	r1, [pc, #328]	; (8003570 <HAL_RCC_GetSysClockFreq+0x160>)
 8003428:	6889      	ldr	r1, [r1, #8]
 800342a:	f001 010c 	and.w	r1, r1, #12
 800342e:	2908      	cmp	r1, #8
 8003430:	d00d      	beq.n	800344e <HAL_RCC_GetSysClockFreq+0x3e>
 8003432:	2908      	cmp	r1, #8
 8003434:	f200 8094 	bhi.w	8003560 <HAL_RCC_GetSysClockFreq+0x150>
 8003438:	2900      	cmp	r1, #0
 800343a:	d002      	beq.n	8003442 <HAL_RCC_GetSysClockFreq+0x32>
 800343c:	2904      	cmp	r1, #4
 800343e:	d003      	beq.n	8003448 <HAL_RCC_GetSysClockFreq+0x38>
 8003440:	e08e      	b.n	8003560 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003442:	4b4c      	ldr	r3, [pc, #304]	; (8003574 <HAL_RCC_GetSysClockFreq+0x164>)
 8003444:	60bb      	str	r3, [r7, #8]
       break;
 8003446:	e08e      	b.n	8003566 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003448:	4b4b      	ldr	r3, [pc, #300]	; (8003578 <HAL_RCC_GetSysClockFreq+0x168>)
 800344a:	60bb      	str	r3, [r7, #8]
      break;
 800344c:	e08b      	b.n	8003566 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800344e:	4948      	ldr	r1, [pc, #288]	; (8003570 <HAL_RCC_GetSysClockFreq+0x160>)
 8003450:	6849      	ldr	r1, [r1, #4]
 8003452:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8003456:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003458:	4945      	ldr	r1, [pc, #276]	; (8003570 <HAL_RCC_GetSysClockFreq+0x160>)
 800345a:	6849      	ldr	r1, [r1, #4]
 800345c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8003460:	2900      	cmp	r1, #0
 8003462:	d024      	beq.n	80034ae <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003464:	4942      	ldr	r1, [pc, #264]	; (8003570 <HAL_RCC_GetSysClockFreq+0x160>)
 8003466:	6849      	ldr	r1, [r1, #4]
 8003468:	0989      	lsrs	r1, r1, #6
 800346a:	4608      	mov	r0, r1
 800346c:	f04f 0100 	mov.w	r1, #0
 8003470:	f240 14ff 	movw	r4, #511	; 0x1ff
 8003474:	f04f 0500 	mov.w	r5, #0
 8003478:	ea00 0204 	and.w	r2, r0, r4
 800347c:	ea01 0305 	and.w	r3, r1, r5
 8003480:	493d      	ldr	r1, [pc, #244]	; (8003578 <HAL_RCC_GetSysClockFreq+0x168>)
 8003482:	fb01 f003 	mul.w	r0, r1, r3
 8003486:	2100      	movs	r1, #0
 8003488:	fb01 f102 	mul.w	r1, r1, r2
 800348c:	1844      	adds	r4, r0, r1
 800348e:	493a      	ldr	r1, [pc, #232]	; (8003578 <HAL_RCC_GetSysClockFreq+0x168>)
 8003490:	fba2 0101 	umull	r0, r1, r2, r1
 8003494:	1863      	adds	r3, r4, r1
 8003496:	4619      	mov	r1, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	461a      	mov	r2, r3
 800349c:	f04f 0300 	mov.w	r3, #0
 80034a0:	f7fd f816 	bl	80004d0 <__aeabi_uldivmod>
 80034a4:	4602      	mov	r2, r0
 80034a6:	460b      	mov	r3, r1
 80034a8:	4613      	mov	r3, r2
 80034aa:	60fb      	str	r3, [r7, #12]
 80034ac:	e04a      	b.n	8003544 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034ae:	4b30      	ldr	r3, [pc, #192]	; (8003570 <HAL_RCC_GetSysClockFreq+0x160>)
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	099b      	lsrs	r3, r3, #6
 80034b4:	461a      	mov	r2, r3
 80034b6:	f04f 0300 	mov.w	r3, #0
 80034ba:	f240 10ff 	movw	r0, #511	; 0x1ff
 80034be:	f04f 0100 	mov.w	r1, #0
 80034c2:	ea02 0400 	and.w	r4, r2, r0
 80034c6:	ea03 0501 	and.w	r5, r3, r1
 80034ca:	4620      	mov	r0, r4
 80034cc:	4629      	mov	r1, r5
 80034ce:	f04f 0200 	mov.w	r2, #0
 80034d2:	f04f 0300 	mov.w	r3, #0
 80034d6:	014b      	lsls	r3, r1, #5
 80034d8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80034dc:	0142      	lsls	r2, r0, #5
 80034de:	4610      	mov	r0, r2
 80034e0:	4619      	mov	r1, r3
 80034e2:	1b00      	subs	r0, r0, r4
 80034e4:	eb61 0105 	sbc.w	r1, r1, r5
 80034e8:	f04f 0200 	mov.w	r2, #0
 80034ec:	f04f 0300 	mov.w	r3, #0
 80034f0:	018b      	lsls	r3, r1, #6
 80034f2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80034f6:	0182      	lsls	r2, r0, #6
 80034f8:	1a12      	subs	r2, r2, r0
 80034fa:	eb63 0301 	sbc.w	r3, r3, r1
 80034fe:	f04f 0000 	mov.w	r0, #0
 8003502:	f04f 0100 	mov.w	r1, #0
 8003506:	00d9      	lsls	r1, r3, #3
 8003508:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800350c:	00d0      	lsls	r0, r2, #3
 800350e:	4602      	mov	r2, r0
 8003510:	460b      	mov	r3, r1
 8003512:	1912      	adds	r2, r2, r4
 8003514:	eb45 0303 	adc.w	r3, r5, r3
 8003518:	f04f 0000 	mov.w	r0, #0
 800351c:	f04f 0100 	mov.w	r1, #0
 8003520:	0299      	lsls	r1, r3, #10
 8003522:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003526:	0290      	lsls	r0, r2, #10
 8003528:	4602      	mov	r2, r0
 800352a:	460b      	mov	r3, r1
 800352c:	4610      	mov	r0, r2
 800352e:	4619      	mov	r1, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	461a      	mov	r2, r3
 8003534:	f04f 0300 	mov.w	r3, #0
 8003538:	f7fc ffca 	bl	80004d0 <__aeabi_uldivmod>
 800353c:	4602      	mov	r2, r0
 800353e:	460b      	mov	r3, r1
 8003540:	4613      	mov	r3, r2
 8003542:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003544:	4b0a      	ldr	r3, [pc, #40]	; (8003570 <HAL_RCC_GetSysClockFreq+0x160>)
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	0c1b      	lsrs	r3, r3, #16
 800354a:	f003 0303 	and.w	r3, r3, #3
 800354e:	3301      	adds	r3, #1
 8003550:	005b      	lsls	r3, r3, #1
 8003552:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003554:	68fa      	ldr	r2, [r7, #12]
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	fbb2 f3f3 	udiv	r3, r2, r3
 800355c:	60bb      	str	r3, [r7, #8]
      break;
 800355e:	e002      	b.n	8003566 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003560:	4b04      	ldr	r3, [pc, #16]	; (8003574 <HAL_RCC_GetSysClockFreq+0x164>)
 8003562:	60bb      	str	r3, [r7, #8]
      break;
 8003564:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003566:	68bb      	ldr	r3, [r7, #8]
}
 8003568:	4618      	mov	r0, r3
 800356a:	3710      	adds	r7, #16
 800356c:	46bd      	mov	sp, r7
 800356e:	bdb0      	pop	{r4, r5, r7, pc}
 8003570:	40023800 	.word	0x40023800
 8003574:	00f42400 	.word	0x00f42400
 8003578:	017d7840 	.word	0x017d7840

0800357c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003580:	4b03      	ldr	r3, [pc, #12]	; (8003590 <HAL_RCC_GetHCLKFreq+0x14>)
 8003582:	681b      	ldr	r3, [r3, #0]
}
 8003584:	4618      	mov	r0, r3
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	20000000 	.word	0x20000000

08003594 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003598:	f7ff fff0 	bl	800357c <HAL_RCC_GetHCLKFreq>
 800359c:	4602      	mov	r2, r0
 800359e:	4b05      	ldr	r3, [pc, #20]	; (80035b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	0a9b      	lsrs	r3, r3, #10
 80035a4:	f003 0307 	and.w	r3, r3, #7
 80035a8:	4903      	ldr	r1, [pc, #12]	; (80035b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035aa:	5ccb      	ldrb	r3, [r1, r3]
 80035ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	40023800 	.word	0x40023800
 80035b8:	08007cb8 	.word	0x08007cb8

080035bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80035c0:	f7ff ffdc 	bl	800357c <HAL_RCC_GetHCLKFreq>
 80035c4:	4602      	mov	r2, r0
 80035c6:	4b05      	ldr	r3, [pc, #20]	; (80035dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	0b5b      	lsrs	r3, r3, #13
 80035cc:	f003 0307 	and.w	r3, r3, #7
 80035d0:	4903      	ldr	r1, [pc, #12]	; (80035e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035d2:	5ccb      	ldrb	r3, [r1, r3]
 80035d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035d8:	4618      	mov	r0, r3
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	40023800 	.word	0x40023800
 80035e0:	08007cb8 	.word	0x08007cb8

080035e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d101      	bne.n	80035f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e076      	b.n	80036e4 <HAL_SPI_Init+0x100>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003602:	b2db      	uxtb	r3, r3
 8003604:	2b00      	cmp	r3, #0
 8003606:	d126      	bne.n	8003656 <HAL_SPI_Init+0x72>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	4a36      	ldr	r2, [pc, #216]	; (80036ec <HAL_SPI_Init+0x108>)
 8003614:	659a      	str	r2, [r3, #88]	; 0x58
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a35      	ldr	r2, [pc, #212]	; (80036f0 <HAL_SPI_Init+0x10c>)
 800361a:	65da      	str	r2, [r3, #92]	; 0x5c
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a35      	ldr	r2, [pc, #212]	; (80036f4 <HAL_SPI_Init+0x110>)
 8003620:	661a      	str	r2, [r3, #96]	; 0x60
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a34      	ldr	r2, [pc, #208]	; (80036f8 <HAL_SPI_Init+0x114>)
 8003626:	665a      	str	r2, [r3, #100]	; 0x64
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	4a34      	ldr	r2, [pc, #208]	; (80036fc <HAL_SPI_Init+0x118>)
 800362c:	669a      	str	r2, [r3, #104]	; 0x68
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	4a33      	ldr	r2, [pc, #204]	; (8003700 <HAL_SPI_Init+0x11c>)
 8003632:	66da      	str	r2, [r3, #108]	; 0x6c
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4a33      	ldr	r2, [pc, #204]	; (8003704 <HAL_SPI_Init+0x120>)
 8003638:	671a      	str	r2, [r3, #112]	; 0x70
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a32      	ldr	r2, [pc, #200]	; (8003708 <HAL_SPI_Init+0x124>)
 800363e:	675a      	str	r2, [r3, #116]	; 0x74

    if (hspi->MspInitCallback == NULL)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003644:	2b00      	cmp	r3, #0
 8003646:	d102      	bne.n	800364e <HAL_SPI_Init+0x6a>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4a30      	ldr	r2, [pc, #192]	; (800370c <HAL_SPI_Init+0x128>)
 800364c:	679a      	str	r2, [r3, #120]	; 0x78
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2202      	movs	r2, #2
 800365a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800366c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685a      	ldr	r2, [r3, #4]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	431a      	orrs	r2, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	431a      	orrs	r2, r3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	691b      	ldr	r3, [r3, #16]
 8003682:	431a      	orrs	r2, r3
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	695b      	ldr	r3, [r3, #20]
 8003688:	431a      	orrs	r2, r3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	699b      	ldr	r3, [r3, #24]
 800368e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003692:	431a      	orrs	r2, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	69db      	ldr	r3, [r3, #28]
 8003698:	431a      	orrs	r2, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6a1b      	ldr	r3, [r3, #32]
 800369e:	ea42 0103 	orr.w	r1, r2, r3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	699b      	ldr	r3, [r3, #24]
 80036b2:	0c1b      	lsrs	r3, r3, #16
 80036b4:	f003 0104 	and.w	r1, r3, #4
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	430a      	orrs	r2, r1
 80036c2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	69da      	ldr	r2, [r3, #28]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036d2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2201      	movs	r2, #1
 80036de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80036e2:	2300      	movs	r3, #0
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3708      	adds	r7, #8
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}
 80036ec:	08003d59 	.word	0x08003d59
 80036f0:	08003d6d 	.word	0x08003d6d
 80036f4:	08003d81 	.word	0x08003d81
 80036f8:	08003d95 	.word	0x08003d95
 80036fc:	08003da9 	.word	0x08003da9
 8003700:	08003dbd 	.word	0x08003dbd
 8003704:	08003dd1 	.word	0x08003dd1
 8003708:	08003de5 	.word	0x08003de5
 800370c:	08001bcd 	.word	0x08001bcd

08003710 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b086      	sub	sp, #24
 8003714:	af00      	add	r7, sp, #0
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	4613      	mov	r3, r2
 800371c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800371e:	2300      	movs	r3, #0
 8003720:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d110      	bne.n	800374c <HAL_SPI_Receive_IT+0x3c>
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003732:	d10b      	bne.n	800374c <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	2204      	movs	r2, #4
 8003738:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800373c:	88fb      	ldrh	r3, [r7, #6]
 800373e:	68ba      	ldr	r2, [r7, #8]
 8003740:	68b9      	ldr	r1, [r7, #8]
 8003742:	68f8      	ldr	r0, [r7, #12]
 8003744:	f000 f87a 	bl	800383c <HAL_SPI_TransmitReceive_IT>
 8003748:	4603      	mov	r3, r0
 800374a:	e06e      	b.n	800382a <HAL_SPI_Receive_IT+0x11a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003752:	2b01      	cmp	r3, #1
 8003754:	d101      	bne.n	800375a <HAL_SPI_Receive_IT+0x4a>
 8003756:	2302      	movs	r3, #2
 8003758:	e067      	b.n	800382a <HAL_SPI_Receive_IT+0x11a>
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2201      	movs	r2, #1
 800375e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003768:	b2db      	uxtb	r3, r3
 800376a:	2b01      	cmp	r3, #1
 800376c:	d002      	beq.n	8003774 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800376e:	2302      	movs	r3, #2
 8003770:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003772:	e055      	b.n	8003820 <HAL_SPI_Receive_IT+0x110>
  }

  if ((pData == NULL) || (Size == 0U))
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d002      	beq.n	8003780 <HAL_SPI_Receive_IT+0x70>
 800377a:	88fb      	ldrh	r3, [r7, #6]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d102      	bne.n	8003786 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003784:	e04c      	b.n	8003820 <HAL_SPI_Receive_IT+0x110>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2204      	movs	r2, #4
 800378a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2200      	movs	r2, #0
 8003792:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	68ba      	ldr	r2, [r7, #8]
 8003798:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	88fa      	ldrh	r2, [r7, #6]
 800379e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	88fa      	ldrh	r2, [r7, #6]
 80037a4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2200      	movs	r2, #0
 80037aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2200      	movs	r2, #0
 80037b0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2200      	movs	r2, #0
 80037b6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2200      	movs	r2, #0
 80037bc:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	68db      	ldr	r3, [r3, #12]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d003      	beq.n	80037ce <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	4a1a      	ldr	r2, [pc, #104]	; (8003834 <HAL_SPI_Receive_IT+0x124>)
 80037ca:	641a      	str	r2, [r3, #64]	; 0x40
 80037cc:	e002      	b.n	80037d4 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	4a19      	ldr	r2, [pc, #100]	; (8003838 <HAL_SPI_Receive_IT+0x128>)
 80037d2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037dc:	d107      	bne.n	80037ee <HAL_SPI_Receive_IT+0xde>
  {
    SPI_1LINE_RX(hspi);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80037ec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	685a      	ldr	r2, [r3, #4]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80037fc:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003808:	2b40      	cmp	r3, #64	; 0x40
 800380a:	d008      	beq.n	800381e <HAL_SPI_Receive_IT+0x10e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800381a:	601a      	str	r2, [r3, #0]
 800381c:	e000      	b.n	8003820 <HAL_SPI_Receive_IT+0x110>
  }

error :
 800381e:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003828:	7dfb      	ldrb	r3, [r7, #23]
}
 800382a:	4618      	mov	r0, r3
 800382c:	3718      	adds	r7, #24
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	08004187 	.word	0x08004187
 8003838:	0800413d 	.word	0x0800413d

0800383c <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 800383c:	b480      	push	{r7}
 800383e:	b087      	sub	sp, #28
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	607a      	str	r2, [r7, #4]
 8003848:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800384a:	2300      	movs	r3, #0
 800384c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003854:	2b01      	cmp	r3, #1
 8003856:	d101      	bne.n	800385c <HAL_SPI_TransmitReceive_IT+0x20>
 8003858:	2302      	movs	r3, #2
 800385a:	e075      	b.n	8003948 <HAL_SPI_TransmitReceive_IT+0x10c>
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2201      	movs	r2, #1
 8003860:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800386a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003872:	7dbb      	ldrb	r3, [r7, #22]
 8003874:	2b01      	cmp	r3, #1
 8003876:	d00d      	beq.n	8003894 <HAL_SPI_TransmitReceive_IT+0x58>
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800387e:	d106      	bne.n	800388e <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d102      	bne.n	800388e <HAL_SPI_TransmitReceive_IT+0x52>
 8003888:	7dbb      	ldrb	r3, [r7, #22]
 800388a:	2b04      	cmp	r3, #4
 800388c:	d002      	beq.n	8003894 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800388e:	2302      	movs	r3, #2
 8003890:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003892:	e054      	b.n	800393e <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d005      	beq.n	80038a6 <HAL_SPI_TransmitReceive_IT+0x6a>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d002      	beq.n	80038a6 <HAL_SPI_TransmitReceive_IT+0x6a>
 80038a0:	887b      	ldrh	r3, [r7, #2]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d102      	bne.n	80038ac <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80038aa:	e048      	b.n	800393e <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	2b04      	cmp	r3, #4
 80038b6:	d003      	beq.n	80038c0 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2205      	movs	r2, #5
 80038bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2200      	movs	r2, #0
 80038c4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	68ba      	ldr	r2, [r7, #8]
 80038ca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	887a      	ldrh	r2, [r7, #2]
 80038d0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	887a      	ldrh	r2, [r7, #2]
 80038d6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	887a      	ldrh	r2, [r7, #2]
 80038e2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	887a      	ldrh	r2, [r7, #2]
 80038e8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	68db      	ldr	r3, [r3, #12]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d006      	beq.n	8003900 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	4a17      	ldr	r2, [pc, #92]	; (8003954 <HAL_SPI_TransmitReceive_IT+0x118>)
 80038f6:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	4a17      	ldr	r2, [pc, #92]	; (8003958 <HAL_SPI_TransmitReceive_IT+0x11c>)
 80038fc:	645a      	str	r2, [r3, #68]	; 0x44
 80038fe:	e005      	b.n	800390c <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	4a16      	ldr	r2, [pc, #88]	; (800395c <HAL_SPI_TransmitReceive_IT+0x120>)
 8003904:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	4a15      	ldr	r2, [pc, #84]	; (8003960 <HAL_SPI_TransmitReceive_IT+0x124>)
 800390a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	685a      	ldr	r2, [r3, #4]
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800391a:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003926:	2b40      	cmp	r3, #64	; 0x40
 8003928:	d008      	beq.n	800393c <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003938:	601a      	str	r2, [r3, #0]
 800393a:	e000      	b.n	800393e <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 800393c:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2200      	movs	r2, #0
 8003942:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003946:	7dfb      	ldrb	r3, [r7, #23]
}
 8003948:	4618      	mov	r0, r3
 800394a:	371c      	adds	r7, #28
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr
 8003954:	0800407f 	.word	0x0800407f
 8003958:	080040df 	.word	0x080040df
 800395c:	08003fbb 	.word	0x08003fbb
 8003960:	0800401f 	.word	0x0800401f

08003964 <HAL_SPI_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b088      	sub	sp, #32
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  uint32_t abortcplt ;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 800396c:	2300      	movs	r3, #0
 800396e:	77fb      	strb	r3, [r7, #31]
  abortcplt = 1U;
 8003970:	2301      	movs	r3, #1
 8003972:	61bb      	str	r3, [r7, #24]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003974:	4b72      	ldr	r3, [pc, #456]	; (8003b40 <HAL_SPI_Abort_IT+0x1dc>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a72      	ldr	r2, [pc, #456]	; (8003b44 <HAL_SPI_Abort_IT+0x1e0>)
 800397a:	fba2 2303 	umull	r2, r3, r2, r3
 800397e:	0a5b      	lsrs	r3, r3, #9
 8003980:	2264      	movs	r2, #100	; 0x64
 8003982:	fb02 f303 	mul.w	r3, r2, r3
 8003986:	613b      	str	r3, [r7, #16]
  count = resetcount;
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	617b      	str	r3, [r7, #20]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	685a      	ldr	r2, [r3, #4]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f022 0220 	bic.w	r2, r2, #32
 800399a:	605a      	str	r2, [r3, #4]

  /* Change Rx and Tx Irq Handler to Disable TXEIE, RXNEIE and ERRIE interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039a6:	2b80      	cmp	r3, #128	; 0x80
 80039a8:	d117      	bne.n	80039da <HAL_SPI_Abort_IT+0x76>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a66      	ldr	r2, [pc, #408]	; (8003b48 <HAL_SPI_Abort_IT+0x1e4>)
 80039ae:	645a      	str	r2, [r3, #68]	; 0x44
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d106      	bne.n	80039c4 <HAL_SPI_Abort_IT+0x60>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039ba:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 80039c2:	e008      	b.n	80039d6 <HAL_SPI_Abort_IT+0x72>
      }
      count--;
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	3b01      	subs	r3, #1
 80039c8:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	2b07      	cmp	r3, #7
 80039d4:	d1ec      	bne.n	80039b0 <HAL_SPI_Abort_IT+0x4c>
    /* Reset Timeout Counter */
    count = resetcount;
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	617b      	str	r3, [r7, #20]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039e4:	2b40      	cmp	r3, #64	; 0x40
 80039e6:	d117      	bne.n	8003a18 <HAL_SPI_Abort_IT+0xb4>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	4a58      	ldr	r2, [pc, #352]	; (8003b4c <HAL_SPI_Abort_IT+0x1e8>)
 80039ec:	641a      	str	r2, [r3, #64]	; 0x40
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d106      	bne.n	8003a02 <HAL_SPI_Abort_IT+0x9e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8003a00:	e008      	b.n	8003a14 <HAL_SPI_Abort_IT+0xb0>
      }
      count--;
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	3b01      	subs	r3, #1
 8003a06:	617b      	str	r3, [r7, #20]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	2b07      	cmp	r3, #7
 8003a12:	d1ec      	bne.n	80039ee <HAL_SPI_Abort_IT+0x8a>
    /* Reset Timeout Counter */
    count = resetcount;
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	617b      	str	r3, [r7, #20]
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to SPI Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (hspi->hdmatx != NULL)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d00f      	beq.n	8003a40 <HAL_SPI_Abort_IT+0xdc>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	f003 0302 	and.w	r3, r3, #2
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	d104      	bne.n	8003a38 <HAL_SPI_Abort_IT+0xd4>
    {
      hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a32:	4a47      	ldr	r2, [pc, #284]	; (8003b50 <HAL_SPI_Abort_IT+0x1ec>)
 8003a34:	651a      	str	r2, [r3, #80]	; 0x50
 8003a36:	e003      	b.n	8003a40 <HAL_SPI_Abort_IT+0xdc>
    }
    else
    {
      hspi->hdmatx->XferAbortCallback = NULL;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (hspi->hdmarx != NULL)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d00f      	beq.n	8003a68 <HAL_SPI_Abort_IT+0x104>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f003 0301 	and.w	r3, r3, #1
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d104      	bne.n	8003a60 <HAL_SPI_Abort_IT+0xfc>
    {
      hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a5a:	4a3e      	ldr	r2, [pc, #248]	; (8003b54 <HAL_SPI_Abort_IT+0x1f0>)
 8003a5c:	651a      	str	r2, [r3, #80]	; 0x50
 8003a5e:	e003      	b.n	8003a68 <HAL_SPI_Abort_IT+0x104>
    }
    else
    {
      hspi->hdmarx->XferAbortCallback = NULL;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a64:	2200      	movs	r2, #0
 8003a66:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d115      	bne.n	8003aa2 <HAL_SPI_Abort_IT+0x13e>
  {
    /* Abort the SPI DMA Tx Stream/Channel */
    if (hspi->hdmatx != NULL)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d011      	beq.n	8003aa2 <HAL_SPI_Abort_IT+0x13e>
    {
      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a82:	4618      	mov	r0, r3
 8003a84:	f7fe fd2c 	bl	80024e0 <HAL_DMA_Abort_IT>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d007      	beq.n	8003a9e <HAL_SPI_Abort_IT+0x13a>
      {
        hspi->hdmatx->XferAbortCallback = NULL;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a92:	2200      	movs	r2, #0
 8003a94:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2240      	movs	r2, #64	; 0x40
 8003a9a:	655a      	str	r2, [r3, #84]	; 0x54
 8003a9c:	e001      	b.n	8003aa2 <HAL_SPI_Abort_IT+0x13e>
      }
      else
      {
        abortcplt = 0U;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	61bb      	str	r3, [r7, #24]
      }
    }
  }
  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f003 0301 	and.w	r3, r3, #1
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d115      	bne.n	8003adc <HAL_SPI_Abort_IT+0x178>
  {
    /* Abort the SPI DMA Rx Stream/Channel */
    if (hspi->hdmarx != NULL)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d011      	beq.n	8003adc <HAL_SPI_Abort_IT+0x178>
    {
      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort_IT(hspi->hdmarx) !=  HAL_OK)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003abc:	4618      	mov	r0, r3
 8003abe:	f7fe fd0f 	bl	80024e0 <HAL_DMA_Abort_IT>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d007      	beq.n	8003ad8 <HAL_SPI_Abort_IT+0x174>
      {
        hspi->hdmarx->XferAbortCallback = NULL;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003acc:	2200      	movs	r2, #0
 8003ace:	651a      	str	r2, [r3, #80]	; 0x50
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2240      	movs	r2, #64	; 0x40
 8003ad4:	655a      	str	r2, [r3, #84]	; 0x54
 8003ad6:	e001      	b.n	8003adc <HAL_SPI_Abort_IT+0x178>
      }
      else
      {
        abortcplt = 0U;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	61bb      	str	r3, [r7, #24]
      }
    }
  }

  if (abortcplt == 1U)
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d129      	bne.n	8003b36 <HAL_SPI_Abort_IT+0x1d2>
  {
    /* Reset Tx and Rx transfer counters */
    hspi->RxXferCount = 0U;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->TxXferCount = 0U;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	86da      	strh	r2, [r3, #54]	; 0x36

    /* Check error during Abort procedure */
    if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003af2:	2b40      	cmp	r3, #64	; 0x40
 8003af4:	d102      	bne.n	8003afc <HAL_SPI_Abort_IT+0x198>
    {
      /* return HAL_Error in case of error during Abort procedure */
      errorcode = HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	77fb      	strb	r3, [r7, #31]
 8003afa:	e002      	b.n	8003b02 <HAL_SPI_Abort_IT+0x19e>
    }
    else
    {
      /* Reset errorCode */
      hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear the Error flags in the SR register */
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b02:	2300      	movs	r3, #0
 8003b04:	60fb      	str	r3, [r7, #12]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	60fb      	str	r3, [r7, #12]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	60fb      	str	r3, [r7, #12]
 8003b16:	68fb      	ldr	r3, [r7, #12]
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003b18:	2300      	movs	r3, #0
 8003b1a:	60bb      	str	r3, [r7, #8]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	60bb      	str	r3, [r7, #8]
 8003b24:	68bb      	ldr	r3, [r7, #8]

    /* Restore hspi->State to Ready */
    hspi->State = HAL_SPI_STATE_READY;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2201      	movs	r2, #1
 8003b2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* As no DMA to be aborted, call directly user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->AbortCpltCallback(hspi);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	4798      	blx	r3
#else
    HAL_SPI_AbortCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  return errorcode;
 8003b36:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	3720      	adds	r7, #32
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	20000000 	.word	0x20000000
 8003b44:	057619f1 	.word	0x057619f1
 8003b48:	080045e9 	.word	0x080045e9
 8003b4c:	08004561 	.word	0x08004561
 8003b50:	08003e25 	.word	0x08003e25
 8003b54:	08003ef9 	.word	0x08003ef9

08003b58 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b088      	sub	sp, #32
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	099b      	lsrs	r3, r3, #6
 8003b74:	f003 0301 	and.w	r3, r3, #1
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d10f      	bne.n	8003b9c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00a      	beq.n	8003b9c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003b86:	69fb      	ldr	r3, [r7, #28]
 8003b88:	099b      	lsrs	r3, r3, #6
 8003b8a:	f003 0301 	and.w	r3, r3, #1
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d004      	beq.n	8003b9c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	4798      	blx	r3
    return;
 8003b9a:	e0d8      	b.n	8003d4e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003b9c:	69bb      	ldr	r3, [r7, #24]
 8003b9e:	085b      	lsrs	r3, r3, #1
 8003ba0:	f003 0301 	and.w	r3, r3, #1
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d00a      	beq.n	8003bbe <HAL_SPI_IRQHandler+0x66>
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	09db      	lsrs	r3, r3, #7
 8003bac:	f003 0301 	and.w	r3, r3, #1
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d004      	beq.n	8003bbe <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	4798      	blx	r3
    return;
 8003bbc:	e0c7      	b.n	8003d4e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	095b      	lsrs	r3, r3, #5
 8003bc2:	f003 0301 	and.w	r3, r3, #1
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d10c      	bne.n	8003be4 <HAL_SPI_IRQHandler+0x8c>
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	099b      	lsrs	r3, r3, #6
 8003bce:	f003 0301 	and.w	r3, r3, #1
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d106      	bne.n	8003be4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003bd6:	69bb      	ldr	r3, [r7, #24]
 8003bd8:	0a1b      	lsrs	r3, r3, #8
 8003bda:	f003 0301 	and.w	r3, r3, #1
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	f000 80b5 	beq.w	8003d4e <HAL_SPI_IRQHandler+0x1f6>
 8003be4:	69fb      	ldr	r3, [r7, #28]
 8003be6:	095b      	lsrs	r3, r3, #5
 8003be8:	f003 0301 	and.w	r3, r3, #1
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	f000 80ae 	beq.w	8003d4e <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	099b      	lsrs	r3, r3, #6
 8003bf6:	f003 0301 	and.w	r3, r3, #1
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d023      	beq.n	8003c46 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	2b03      	cmp	r3, #3
 8003c08:	d011      	beq.n	8003c2e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c0e:	f043 0204 	orr.w	r2, r3, #4
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c16:	2300      	movs	r3, #0
 8003c18:	617b      	str	r3, [r7, #20]
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	617b      	str	r3, [r7, #20]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	617b      	str	r3, [r7, #20]
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	e00b      	b.n	8003c46 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c2e:	2300      	movs	r3, #0
 8003c30:	613b      	str	r3, [r7, #16]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	613b      	str	r3, [r7, #16]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	613b      	str	r3, [r7, #16]
 8003c42:	693b      	ldr	r3, [r7, #16]
        return;
 8003c44:	e083      	b.n	8003d4e <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003c46:	69bb      	ldr	r3, [r7, #24]
 8003c48:	095b      	lsrs	r3, r3, #5
 8003c4a:	f003 0301 	and.w	r3, r3, #1
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d014      	beq.n	8003c7c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c56:	f043 0201 	orr.w	r2, r3, #1
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003c5e:	2300      	movs	r3, #0
 8003c60:	60fb      	str	r3, [r7, #12]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	60fb      	str	r3, [r7, #12]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c78:	601a      	str	r2, [r3, #0]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	0a1b      	lsrs	r3, r3, #8
 8003c80:	f003 0301 	and.w	r3, r3, #1
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d00c      	beq.n	8003ca2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c8c:	f043 0208 	orr.w	r2, r3, #8
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003c94:	2300      	movs	r3, #0
 8003c96:	60bb      	str	r3, [r7, #8]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	60bb      	str	r3, [r7, #8]
 8003ca0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d050      	beq.n	8003d4c <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	685a      	ldr	r2, [r3, #4]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003cb8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003cc2:	69fb      	ldr	r3, [r7, #28]
 8003cc4:	f003 0302 	and.w	r3, r3, #2
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d104      	bne.n	8003cd6 <HAL_SPI_IRQHandler+0x17e>
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	f003 0301 	and.w	r3, r3, #1
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d034      	beq.n	8003d40 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	685a      	ldr	r2, [r3, #4]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f022 0203 	bic.w	r2, r2, #3
 8003ce4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d011      	beq.n	8003d12 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cf2:	4a18      	ldr	r2, [pc, #96]	; (8003d54 <HAL_SPI_IRQHandler+0x1fc>)
 8003cf4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f7fe fbf0 	bl	80024e0 <HAL_DMA_Abort_IT>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d005      	beq.n	8003d12 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d0a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d017      	beq.n	8003d4a <HAL_SPI_IRQHandler+0x1f2>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d1e:	4a0d      	ldr	r2, [pc, #52]	; (8003d54 <HAL_SPI_IRQHandler+0x1fc>)
 8003d20:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d26:	4618      	mov	r0, r3
 8003d28:	f7fe fbda 	bl	80024e0 <HAL_DMA_Abort_IT>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00b      	beq.n	8003d4a <HAL_SPI_IRQHandler+0x1f2>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d36:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8003d3e:	e004      	b.n	8003d4a <HAL_SPI_IRQHandler+0x1f2>
      }
      else
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	4798      	blx	r3
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003d48:	e000      	b.n	8003d4c <HAL_SPI_IRQHandler+0x1f4>
        if (hspi->hdmatx != NULL)
 8003d4a:	bf00      	nop
    return;
 8003d4c:	bf00      	nop
  }
}
 8003d4e:	3720      	adds	r7, #32
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	08003df9 	.word	0x08003df9

08003d58 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8003d60:	bf00      	nop
 8003d62:	370c      	adds	r7, #12
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr

08003d6c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8003d74:	bf00      	nop
 8003d76:	370c      	adds	r7, #12
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7e:	4770      	bx	lr

08003d80 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b083      	sub	sp, #12
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8003d88:	bf00      	nop
 8003d8a:	370c      	adds	r7, #12
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8003d9c:	bf00      	nop
 8003d9e:	370c      	adds	r7, #12
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr

08003da8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b083      	sub	sp, #12
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8003db0:	bf00      	nop
 8003db2:	370c      	adds	r7, #12
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr

08003dbc <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b083      	sub	sp, #12
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8003dc4:	bf00      	nop
 8003dc6:	370c      	adds	r7, #12
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr

08003dd0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b083      	sub	sp, #12
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003dd8:	bf00      	nop
 8003dda:	370c      	adds	r7, #12
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr

08003de4 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 8003dec:	bf00      	nop
 8003dee:	370c      	adds	r7, #12
 8003df0:	46bd      	mov	sp, r7
 8003df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df6:	4770      	bx	lr

08003df8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e04:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e16:	68f8      	ldr	r0, [r7, #12]
 8003e18:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003e1a:	bf00      	nop
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
	...

08003e24 <SPI_DMATxAbortCallback>:
  *         Abort still ongoing for Rx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b086      	sub	sp, #24
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e30:	617b      	str	r3, [r7, #20]
  __IO uint32_t count;

  hspi->hdmatx->XferAbortCallback = NULL;
 8003e32:	697b      	ldr	r3, [r7, #20]
 8003e34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e36:	2200      	movs	r2, #0
 8003e38:	651a      	str	r2, [r3, #80]	; 0x50
  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003e3a:	4b2d      	ldr	r3, [pc, #180]	; (8003ef0 <SPI_DMATxAbortCallback+0xcc>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a2d      	ldr	r2, [pc, #180]	; (8003ef4 <SPI_DMATxAbortCallback+0xd0>)
 8003e40:	fba2 2303 	umull	r2, r3, r2, r3
 8003e44:	0a5b      	lsrs	r3, r3, #9
 8003e46:	2264      	movs	r2, #100	; 0x64
 8003e48:	fb02 f303 	mul.w	r3, r2, r3
 8003e4c:	613b      	str	r3, [r7, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	685a      	ldr	r2, [r3, #4]
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f022 0202 	bic.w	r2, r2, #2
 8003e5c:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d106      	bne.n	8003e72 <SPI_DMATxAbortCallback+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e68:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003e70:	e009      	b.n	8003e86 <SPI_DMATxAbortCallback+0x62>
    }
    count--;
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	3b01      	subs	r3, #1
 8003e76:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d0eb      	beq.n	8003e5e <SPI_DMATxAbortCallback+0x3a>

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmarx != NULL)
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d004      	beq.n	8003e98 <SPI_DMATxAbortCallback+0x74>
  {
    if (hspi->hdmarx->XferAbortCallback != NULL)
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d127      	bne.n	8003ee8 <SPI_DMATxAbortCallback+0xc4>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ea8:	2b40      	cmp	r3, #64	; 0x40
 8003eaa:	d002      	beq.n	8003eb2 <SPI_DMATxAbortCallback+0x8e>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	60fb      	str	r3, [r7, #12]
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	60fb      	str	r3, [r7, #12]
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	60fb      	str	r3, [r7, #12]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003ec8:	2300      	movs	r3, #0
 8003eca:	60bb      	str	r3, [r7, #8]
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	60bb      	str	r3, [r7, #8]
 8003ed4:	68bb      	ldr	r3, [r7, #8]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ee2:	6978      	ldr	r0, [r7, #20]
 8003ee4:	4798      	blx	r3
 8003ee6:	e000      	b.n	8003eea <SPI_DMATxAbortCallback+0xc6>
      return;
 8003ee8:	bf00      	nop
#else
  HAL_SPI_AbortCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003eea:	3718      	adds	r7, #24
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	20000000 	.word	0x20000000
 8003ef4:	057619f1 	.word	0x057619f1

08003ef8 <SPI_DMARxAbortCallback>:
  *         Abort still ongoing for Tx DMA Handle.
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b086      	sub	sp, #24
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f04:	617b      	str	r3, [r7, #20]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f14:	601a      	str	r2, [r3, #0]

  hspi->hdmarx->XferAbortCallback = NULL;
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Disable Rx DMA Request */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	685a      	ldr	r2, [r3, #4]
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f022 0201 	bic.w	r2, r2, #1
 8003f2c:	605a      	str	r2, [r3, #4]

  /* Check Busy flag */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003f2e:	f7fe f8b3 	bl	8002098 <HAL_GetTick>
 8003f32:	4603      	mov	r3, r0
 8003f34:	461a      	mov	r2, r3
 8003f36:	2164      	movs	r1, #100	; 0x64
 8003f38:	6978      	ldr	r0, [r7, #20]
 8003f3a:	f000 fa17 	bl	800436c <SPI_EndRxTxTransaction>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d005      	beq.n	8003f50 <SPI_DMARxAbortCallback+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f48:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Check if an Abort process is still ongoing */
  if (hspi->hdmatx != NULL)
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d004      	beq.n	8003f62 <SPI_DMARxAbortCallback+0x6a>
  {
    if (hspi->hdmatx->XferAbortCallback != NULL)
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d127      	bne.n	8003fb2 <SPI_DMARxAbortCallback+0xba>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */
  hspi->RxXferCount = 0U;
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	2200      	movs	r2, #0
 8003f66:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check no error during Abort procedure */
  if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT)
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f72:	2b40      	cmp	r3, #64	; 0x40
 8003f74:	d002      	beq.n	8003f7c <SPI_DMARxAbortCallback+0x84>
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	613b      	str	r3, [r7, #16]
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	613b      	str	r3, [r7, #16]
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	613b      	str	r3, [r7, #16]
 8003f90:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003f92:	2300      	movs	r3, #0
 8003f94:	60fb      	str	r3, [r7, #12]
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	60fb      	str	r3, [r7, #12]
 8003f9e:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->State to Ready */
  hspi->State  = HAL_SPI_STATE_READY;
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Call user Abort complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->AbortCpltCallback(hspi);
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fac:	6978      	ldr	r0, [r7, #20]
 8003fae:	4798      	blx	r3
 8003fb0:	e000      	b.n	8003fb4 <SPI_DMARxAbortCallback+0xbc>
      return;
 8003fb2:	bf00      	nop
#else
  HAL_SPI_AbortCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003fb4:	3718      	adds	r7, #24
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	b082      	sub	sp, #8
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f103 020c 	add.w	r2, r3, #12
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fce:	7812      	ldrb	r2, [r2, #0]
 8003fd0:	b2d2      	uxtb	r2, r2
 8003fd2:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fd8:	1c5a      	adds	r2, r3, #1
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	3b01      	subs	r3, #1
 8003fe6:	b29a      	uxth	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d10f      	bne.n	8004016 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	685a      	ldr	r2, [r3, #4]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004004:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800400a:	b29b      	uxth	r3, r3
 800400c:	2b00      	cmp	r3, #0
 800400e:	d102      	bne.n	8004016 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f000 f9ed 	bl	80043f0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004016:	bf00      	nop
 8004018:	3708      	adds	r7, #8
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}

0800401e <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800401e:	b580      	push	{r7, lr}
 8004020:	b082      	sub	sp, #8
 8004022:	af00      	add	r7, sp, #0
 8004024:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	330c      	adds	r3, #12
 8004030:	7812      	ldrb	r2, [r2, #0]
 8004032:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004038:	1c5a      	adds	r2, r3, #1
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004042:	b29b      	uxth	r3, r3
 8004044:	3b01      	subs	r3, #1
 8004046:	b29a      	uxth	r2, r3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004050:	b29b      	uxth	r3, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d10f      	bne.n	8004076 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	685a      	ldr	r2, [r3, #4]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004064:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800406a:	b29b      	uxth	r3, r3
 800406c:	2b00      	cmp	r3, #0
 800406e:	d102      	bne.n	8004076 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f000 f9bd 	bl	80043f0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004076:	bf00      	nop
 8004078:	3708      	adds	r7, #8
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800407e:	b580      	push	{r7, lr}
 8004080:	b082      	sub	sp, #8
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	68da      	ldr	r2, [r3, #12]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004090:	b292      	uxth	r2, r2
 8004092:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004098:	1c9a      	adds	r2, r3, #2
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	3b01      	subs	r3, #1
 80040a6:	b29a      	uxth	r2, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d10f      	bne.n	80040d6 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	685a      	ldr	r2, [r3, #4]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040c4:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040ca:	b29b      	uxth	r3, r3
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d102      	bne.n	80040d6 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f000 f98d 	bl	80043f0 <SPI_CloseRxTx_ISR>
    }
  }
}
 80040d6:	bf00      	nop
 80040d8:	3708      	adds	r7, #8
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}

080040de <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80040de:	b580      	push	{r7, lr}
 80040e0:	b082      	sub	sp, #8
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ea:	881a      	ldrh	r2, [r3, #0]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f6:	1c9a      	adds	r2, r3, #2
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004100:	b29b      	uxth	r3, r3
 8004102:	3b01      	subs	r3, #1
 8004104:	b29a      	uxth	r2, r3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800410e:	b29b      	uxth	r3, r3
 8004110:	2b00      	cmp	r3, #0
 8004112:	d10f      	bne.n	8004134 <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	685a      	ldr	r2, [r3, #4]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004122:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004128:	b29b      	uxth	r3, r3
 800412a:	2b00      	cmp	r3, #0
 800412c:	d102      	bne.n	8004134 <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 f95e 	bl	80043f0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8004134:	bf00      	nop
 8004136:	3708      	adds	r7, #8
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f103 020c 	add.w	r2, r3, #12
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004150:	7812      	ldrb	r2, [r2, #0]
 8004152:	b2d2      	uxtb	r2, r2
 8004154:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800415a:	1c5a      	adds	r2, r3, #1
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004164:	b29b      	uxth	r3, r3
 8004166:	3b01      	subs	r3, #1
 8004168:	b29a      	uxth	r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004172:	b29b      	uxth	r3, r3
 8004174:	2b00      	cmp	r3, #0
 8004176:	d102      	bne.n	800417e <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	f000 f9af 	bl	80044dc <SPI_CloseRx_ISR>
  }
}
 800417e:	bf00      	nop
 8004180:	3708      	adds	r7, #8
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}

08004186 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8004186:	b580      	push	{r7, lr}
 8004188:	b082      	sub	sp, #8
 800418a:	af00      	add	r7, sp, #0
 800418c:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	68da      	ldr	r2, [r3, #12]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004198:	b292      	uxth	r2, r2
 800419a:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041a0:	1c9a      	adds	r2, r3, #2
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	3b01      	subs	r3, #1
 80041ae:	b29a      	uxth	r2, r3
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d102      	bne.n	80041c4 <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f000 f98c 	bl	80044dc <SPI_CloseRx_ISR>
  }
}
 80041c4:	bf00      	nop
 80041c6:	3708      	adds	r7, #8
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}

080041cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b084      	sub	sp, #16
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	60f8      	str	r0, [r7, #12]
 80041d4:	60b9      	str	r1, [r7, #8]
 80041d6:	603b      	str	r3, [r7, #0]
 80041d8:	4613      	mov	r3, r2
 80041da:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80041dc:	e04c      	b.n	8004278 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041e4:	d048      	beq.n	8004278 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80041e6:	f7fd ff57 	bl	8002098 <HAL_GetTick>
 80041ea:	4602      	mov	r2, r0
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	683a      	ldr	r2, [r7, #0]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d902      	bls.n	80041fc <SPI_WaitFlagStateUntilTimeout+0x30>
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d13d      	bne.n	8004278 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	685a      	ldr	r2, [r3, #4]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800420a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004214:	d111      	bne.n	800423a <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800421e:	d004      	beq.n	800422a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004228:	d107      	bne.n	800423a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004238:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800423e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004242:	d10f      	bne.n	8004264 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004252:	601a      	str	r2, [r3, #0]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004262:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2200      	movs	r2, #0
 8004270:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e00f      	b.n	8004298 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	689a      	ldr	r2, [r3, #8]
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	4013      	ands	r3, r2
 8004282:	68ba      	ldr	r2, [r7, #8]
 8004284:	429a      	cmp	r2, r3
 8004286:	bf0c      	ite	eq
 8004288:	2301      	moveq	r3, #1
 800428a:	2300      	movne	r3, #0
 800428c:	b2db      	uxtb	r3, r3
 800428e:	461a      	mov	r2, r3
 8004290:	79fb      	ldrb	r3, [r7, #7]
 8004292:	429a      	cmp	r2, r3
 8004294:	d1a3      	bne.n	80041de <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004296:	2300      	movs	r3, #0
}
 8004298:	4618      	mov	r0, r3
 800429a:	3710      	adds	r7, #16
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}

080042a0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b086      	sub	sp, #24
 80042a4:	af02      	add	r7, sp, #8
 80042a6:	60f8      	str	r0, [r7, #12]
 80042a8:	60b9      	str	r1, [r7, #8]
 80042aa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042b4:	d111      	bne.n	80042da <SPI_EndRxTransaction+0x3a>
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042be:	d004      	beq.n	80042ca <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042c8:	d107      	bne.n	80042da <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042d8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042e2:	d12a      	bne.n	800433a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042ec:	d012      	beq.n	8004314 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	9300      	str	r3, [sp, #0]
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	2200      	movs	r2, #0
 80042f6:	2180      	movs	r1, #128	; 0x80
 80042f8:	68f8      	ldr	r0, [r7, #12]
 80042fa:	f7ff ff67 	bl	80041cc <SPI_WaitFlagStateUntilTimeout>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d02d      	beq.n	8004360 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004308:	f043 0220 	orr.w	r2, r3, #32
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	e026      	b.n	8004362 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	9300      	str	r3, [sp, #0]
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	2200      	movs	r2, #0
 800431c:	2101      	movs	r1, #1
 800431e:	68f8      	ldr	r0, [r7, #12]
 8004320:	f7ff ff54 	bl	80041cc <SPI_WaitFlagStateUntilTimeout>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d01a      	beq.n	8004360 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800432e:	f043 0220 	orr.w	r2, r3, #32
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e013      	b.n	8004362 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	9300      	str	r3, [sp, #0]
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	2200      	movs	r2, #0
 8004342:	2101      	movs	r1, #1
 8004344:	68f8      	ldr	r0, [r7, #12]
 8004346:	f7ff ff41 	bl	80041cc <SPI_WaitFlagStateUntilTimeout>
 800434a:	4603      	mov	r3, r0
 800434c:	2b00      	cmp	r3, #0
 800434e:	d007      	beq.n	8004360 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004354:	f043 0220 	orr.w	r2, r3, #32
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800435c:	2303      	movs	r3, #3
 800435e:	e000      	b.n	8004362 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004360:	2300      	movs	r3, #0
}
 8004362:	4618      	mov	r0, r3
 8004364:	3710      	adds	r7, #16
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
	...

0800436c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b088      	sub	sp, #32
 8004370:	af02      	add	r7, sp, #8
 8004372:	60f8      	str	r0, [r7, #12]
 8004374:	60b9      	str	r1, [r7, #8]
 8004376:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004378:	4b1b      	ldr	r3, [pc, #108]	; (80043e8 <SPI_EndRxTxTransaction+0x7c>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a1b      	ldr	r2, [pc, #108]	; (80043ec <SPI_EndRxTxTransaction+0x80>)
 800437e:	fba2 2303 	umull	r2, r3, r2, r3
 8004382:	0d5b      	lsrs	r3, r3, #21
 8004384:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004388:	fb02 f303 	mul.w	r3, r2, r3
 800438c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004396:	d112      	bne.n	80043be <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	9300      	str	r3, [sp, #0]
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	2200      	movs	r2, #0
 80043a0:	2180      	movs	r1, #128	; 0x80
 80043a2:	68f8      	ldr	r0, [r7, #12]
 80043a4:	f7ff ff12 	bl	80041cc <SPI_WaitFlagStateUntilTimeout>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d016      	beq.n	80043dc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043b2:	f043 0220 	orr.w	r2, r3, #32
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e00f      	b.n	80043de <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d00a      	beq.n	80043da <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	3b01      	subs	r3, #1
 80043c8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043d4:	2b80      	cmp	r3, #128	; 0x80
 80043d6:	d0f2      	beq.n	80043be <SPI_EndRxTxTransaction+0x52>
 80043d8:	e000      	b.n	80043dc <SPI_EndRxTxTransaction+0x70>
        break;
 80043da:	bf00      	nop
  }

  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3718      	adds	r7, #24
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	20000000 	.word	0x20000000
 80043ec:	165e9f81 	.word	0x165e9f81

080043f0 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b086      	sub	sp, #24
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80043f8:	4b36      	ldr	r3, [pc, #216]	; (80044d4 <SPI_CloseRxTx_ISR+0xe4>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a36      	ldr	r2, [pc, #216]	; (80044d8 <SPI_CloseRxTx_ISR+0xe8>)
 80043fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004402:	0a5b      	lsrs	r3, r3, #9
 8004404:	2264      	movs	r2, #100	; 0x64
 8004406:	fb02 f303 	mul.w	r3, r2, r3
 800440a:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800440c:	f7fd fe44 	bl	8002098 <HAL_GetTick>
 8004410:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	685a      	ldr	r2, [r3, #4]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f022 0220 	bic.w	r2, r2, #32
 8004420:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d106      	bne.n	8004436 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800442c:	f043 0220 	orr.w	r2, r3, #32
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004434:	e009      	b.n	800444a <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	3b01      	subs	r3, #1
 800443a:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	f003 0302 	and.w	r3, r3, #2
 8004446:	2b00      	cmp	r3, #0
 8004448:	d0eb      	beq.n	8004422 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800444a:	697a      	ldr	r2, [r7, #20]
 800444c:	2164      	movs	r1, #100	; 0x64
 800444e:	6878      	ldr	r0, [r7, #4]
 8004450:	f7ff ff8c 	bl	800436c <SPI_EndRxTxTransaction>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d005      	beq.n	8004466 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800445e:	f043 0220 	orr.w	r2, r3, #32
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d10a      	bne.n	8004484 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800446e:	2300      	movs	r3, #0
 8004470:	60fb      	str	r3, [r7, #12]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	68db      	ldr	r3, [r3, #12]
 8004478:	60fb      	str	r3, [r7, #12]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	60fb      	str	r3, [r7, #12]
 8004482:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004488:	2b00      	cmp	r3, #0
 800448a:	d117      	bne.n	80044bc <SPI_CloseRxTx_ISR+0xcc>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004492:	b2db      	uxtb	r3, r3
 8004494:	2b04      	cmp	r3, #4
 8004496:	d108      	bne.n	80044aa <SPI_CloseRxTx_ISR+0xba>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	4798      	blx	r3
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80044a8:	e010      	b.n	80044cc <SPI_CloseRxTx_ISR+0xdc>
        hspi->State = HAL_SPI_STATE_READY;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2201      	movs	r2, #1
 80044ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        hspi->TxRxCpltCallback(hspi);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	4798      	blx	r3
}
 80044ba:	e007      	b.n	80044cc <SPI_CloseRxTx_ISR+0xdc>
      hspi->State = HAL_SPI_STATE_READY;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      hspi->ErrorCallback(hspi);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	4798      	blx	r3
}
 80044cc:	bf00      	nop
 80044ce:	3718      	adds	r7, #24
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}
 80044d4:	20000000 	.word	0x20000000
 80044d8:	057619f1 	.word	0x057619f1

080044dc <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	685a      	ldr	r2, [r3, #4]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80044f2:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80044f4:	f7fd fdd0 	bl	8002098 <HAL_GetTick>
 80044f8:	4603      	mov	r3, r0
 80044fa:	461a      	mov	r2, r3
 80044fc:	2164      	movs	r1, #100	; 0x64
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f7ff fece 	bl	80042a0 <SPI_EndRxTransaction>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d005      	beq.n	8004516 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800450e:	f043 0220 	orr.w	r2, r3, #32
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d10a      	bne.n	8004534 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800451e:	2300      	movs	r3, #0
 8004520:	60fb      	str	r3, [r7, #12]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	60fb      	str	r3, [r7, #12]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	60fb      	str	r3, [r7, #12]
 8004532:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004540:	2b00      	cmp	r3, #0
 8004542:	d104      	bne.n	800454e <SPI_CloseRx_ISR+0x72>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	4798      	blx	r3
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800454c:	e003      	b.n	8004556 <SPI_CloseRx_ISR+0x7a>
      hspi->ErrorCallback(hspi);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	4798      	blx	r3
}
 8004556:	bf00      	nop
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
	...

08004560 <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8004568:	4b1d      	ldr	r3, [pc, #116]	; (80045e0 <SPI_AbortRx_ISR+0x80>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a1d      	ldr	r2, [pc, #116]	; (80045e4 <SPI_AbortRx_ISR+0x84>)
 800456e:	fba2 2303 	umull	r2, r3, r2, r3
 8004572:	0a5b      	lsrs	r3, r3, #9
 8004574:	2264      	movs	r2, #100	; 0x64
 8004576:	fb02 f303 	mul.w	r3, r2, r3
 800457a:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d106      	bne.n	8004590 <SPI_AbortRx_ISR+0x30>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004586:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800458e:	e009      	b.n	80045a4 <SPI_AbortRx_ISR+0x44>
    }
    count--;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	3b01      	subs	r3, #1
 8004594:	60fb      	str	r3, [r7, #12]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f003 0302 	and.w	r3, r3, #2
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d0eb      	beq.n	800457c <SPI_AbortRx_ISR+0x1c>

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045b2:	601a      	str	r2, [r3, #0]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE));
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	685a      	ldr	r2, [r3, #4]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80045c2:	605a      	str	r2, [r3, #4]

  /* Read CRC to flush Data Register */
  READ_REG(hspi->Instance->DR);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68db      	ldr	r3, [r3, #12]

  hspi->State = HAL_SPI_STATE_ABORT;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2207      	movs	r2, #7
 80045ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 80045d2:	bf00      	nop
 80045d4:	3714      	adds	r7, #20
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop
 80045e0:	20000000 	.word	0x20000000
 80045e4:	057619f1 	.word	0x057619f1

080045e8 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b083      	sub	sp, #12
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	685a      	ldr	r2, [r3, #4]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045fe:	605a      	str	r2, [r3, #4]

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800460e:	601a      	str	r2, [r3, #0]

  hspi->State = HAL_SPI_STATE_ABORT;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2207      	movs	r2, #7
 8004614:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 8004618:	bf00      	nop
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d101      	bne.n	8004636 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e01d      	b.n	8004672 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800463c:	b2db      	uxtb	r3, r3
 800463e:	2b00      	cmp	r3, #0
 8004640:	d106      	bne.n	8004650 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2200      	movs	r2, #0
 8004646:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f7fd fb0e 	bl	8001c6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2202      	movs	r2, #2
 8004654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	3304      	adds	r3, #4
 8004660:	4619      	mov	r1, r3
 8004662:	4610      	mov	r0, r2
 8004664:	f000 fb84 	bl	8004d70 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2201      	movs	r2, #1
 800466c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004670:	2300      	movs	r3, #0
}
 8004672:	4618      	mov	r0, r3
 8004674:	3708      	adds	r7, #8
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}

0800467a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800467a:	b480      	push	{r7}
 800467c:	b085      	sub	sp, #20
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	68da      	ldr	r2, [r3, #12]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f042 0201 	orr.w	r2, r2, #1
 8004690:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	f003 0307 	and.w	r3, r3, #7
 800469c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2b06      	cmp	r3, #6
 80046a2:	d007      	beq.n	80046b4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f042 0201 	orr.w	r2, r2, #1
 80046b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3714      	adds	r7, #20
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr

080046c2 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80046c2:	b480      	push	{r7}
 80046c4:	b083      	sub	sp, #12
 80046c6:	af00      	add	r7, sp, #0
 80046c8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	68da      	ldr	r2, [r3, #12]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f022 0201 	bic.w	r2, r2, #1
 80046d8:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	6a1a      	ldr	r2, [r3, #32]
 80046e0:	f241 1311 	movw	r3, #4369	; 0x1111
 80046e4:	4013      	ands	r3, r2
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d10f      	bne.n	800470a <HAL_TIM_Base_Stop_IT+0x48>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	6a1a      	ldr	r2, [r3, #32]
 80046f0:	f240 4344 	movw	r3, #1092	; 0x444
 80046f4:	4013      	ands	r3, r2
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d107      	bne.n	800470a <HAL_TIM_Base_Stop_IT+0x48>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f022 0201 	bic.w	r2, r2, #1
 8004708:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b082      	sub	sp, #8
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d101      	bne.n	800472a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e01d      	b.n	8004766 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004730:	b2db      	uxtb	r3, r3
 8004732:	2b00      	cmp	r3, #0
 8004734:	d106      	bne.n	8004744 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800473e:	6878      	ldr	r0, [r7, #4]
 8004740:	f7fd fae8 	bl	8001d14 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2202      	movs	r2, #2
 8004748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	3304      	adds	r3, #4
 8004754:	4619      	mov	r1, r3
 8004756:	4610      	mov	r0, r2
 8004758:	f000 fb0a 	bl	8004d70 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004764:	2300      	movs	r3, #0
}
 8004766:	4618      	mov	r0, r3
 8004768:	3708      	adds	r7, #8
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800476e:	b580      	push	{r7, lr}
 8004770:	b082      	sub	sp, #8
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
 8004776:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d101      	bne.n	8004782 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e02d      	b.n	80047de <HAL_TIM_OnePulse_Init+0x70>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004788:	b2db      	uxtb	r3, r3
 800478a:	2b00      	cmp	r3, #0
 800478c:	d106      	bne.n	800479c <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f000 f825 	bl	80047e6 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2202      	movs	r2, #2
 80047a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	3304      	adds	r3, #4
 80047ac:	4619      	mov	r1, r3
 80047ae:	4610      	mov	r0, r2
 80047b0:	f000 fade 	bl	8004d70 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f022 0208 	bic.w	r2, r2, #8
 80047c2:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	6819      	ldr	r1, [r3, #0]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	683a      	ldr	r2, [r7, #0]
 80047d0:	430a      	orrs	r2, r1
 80047d2:	601a      	str	r2, [r3, #0]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047dc:	2300      	movs	r3, #0
}
 80047de:	4618      	mov	r0, r3
 80047e0:	3708      	adds	r7, #8
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}

080047e6 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80047e6:	b480      	push	{r7}
 80047e8:	b083      	sub	sp, #12
 80047ea:	af00      	add	r7, sp, #0
 80047ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80047ee:	bf00      	nop
 80047f0:	370c      	adds	r7, #12
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr

080047fa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047fa:	b580      	push	{r7, lr}
 80047fc:	b082      	sub	sp, #8
 80047fe:	af00      	add	r7, sp, #0
 8004800:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	691b      	ldr	r3, [r3, #16]
 8004808:	f003 0302 	and.w	r3, r3, #2
 800480c:	2b02      	cmp	r3, #2
 800480e:	d122      	bne.n	8004856 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68db      	ldr	r3, [r3, #12]
 8004816:	f003 0302 	and.w	r3, r3, #2
 800481a:	2b02      	cmp	r3, #2
 800481c:	d11b      	bne.n	8004856 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f06f 0202 	mvn.w	r2, #2
 8004826:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	699b      	ldr	r3, [r3, #24]
 8004834:	f003 0303 	and.w	r3, r3, #3
 8004838:	2b00      	cmp	r3, #0
 800483a:	d003      	beq.n	8004844 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f000 fa79 	bl	8004d34 <HAL_TIM_IC_CaptureCallback>
 8004842:	e005      	b.n	8004850 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f001 faff 	bl	8005e48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f000 fa7c 	bl	8004d48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	f003 0304 	and.w	r3, r3, #4
 8004860:	2b04      	cmp	r3, #4
 8004862:	d122      	bne.n	80048aa <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	68db      	ldr	r3, [r3, #12]
 800486a:	f003 0304 	and.w	r3, r3, #4
 800486e:	2b04      	cmp	r3, #4
 8004870:	d11b      	bne.n	80048aa <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f06f 0204 	mvn.w	r2, #4
 800487a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2202      	movs	r2, #2
 8004880:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	699b      	ldr	r3, [r3, #24]
 8004888:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800488c:	2b00      	cmp	r3, #0
 800488e:	d003      	beq.n	8004898 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f000 fa4f 	bl	8004d34 <HAL_TIM_IC_CaptureCallback>
 8004896:	e005      	b.n	80048a4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f001 fad5 	bl	8005e48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800489e:	6878      	ldr	r0, [r7, #4]
 80048a0:	f000 fa52 	bl	8004d48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2200      	movs	r2, #0
 80048a8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	691b      	ldr	r3, [r3, #16]
 80048b0:	f003 0308 	and.w	r3, r3, #8
 80048b4:	2b08      	cmp	r3, #8
 80048b6:	d122      	bne.n	80048fe <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	f003 0308 	and.w	r3, r3, #8
 80048c2:	2b08      	cmp	r3, #8
 80048c4:	d11b      	bne.n	80048fe <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f06f 0208 	mvn.w	r2, #8
 80048ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2204      	movs	r2, #4
 80048d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	69db      	ldr	r3, [r3, #28]
 80048dc:	f003 0303 	and.w	r3, r3, #3
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d003      	beq.n	80048ec <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048e4:	6878      	ldr	r0, [r7, #4]
 80048e6:	f000 fa25 	bl	8004d34 <HAL_TIM_IC_CaptureCallback>
 80048ea:	e005      	b.n	80048f8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f001 faab 	bl	8005e48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f000 fa28 	bl	8004d48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	691b      	ldr	r3, [r3, #16]
 8004904:	f003 0310 	and.w	r3, r3, #16
 8004908:	2b10      	cmp	r3, #16
 800490a:	d122      	bne.n	8004952 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	f003 0310 	and.w	r3, r3, #16
 8004916:	2b10      	cmp	r3, #16
 8004918:	d11b      	bne.n	8004952 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f06f 0210 	mvn.w	r2, #16
 8004922:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2208      	movs	r2, #8
 8004928:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	69db      	ldr	r3, [r3, #28]
 8004930:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004934:	2b00      	cmp	r3, #0
 8004936:	d003      	beq.n	8004940 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f000 f9fb 	bl	8004d34 <HAL_TIM_IC_CaptureCallback>
 800493e:	e005      	b.n	800494c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f001 fa81 	bl	8005e48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f000 f9fe 	bl	8004d48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	691b      	ldr	r3, [r3, #16]
 8004958:	f003 0301 	and.w	r3, r3, #1
 800495c:	2b01      	cmp	r3, #1
 800495e:	d10e      	bne.n	800497e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	68db      	ldr	r3, [r3, #12]
 8004966:	f003 0301 	and.w	r3, r3, #1
 800496a:	2b01      	cmp	r3, #1
 800496c:	d107      	bne.n	800497e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f06f 0201 	mvn.w	r2, #1
 8004976:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 f9d1 	bl	8004d20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	691b      	ldr	r3, [r3, #16]
 8004984:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004988:	2b80      	cmp	r3, #128	; 0x80
 800498a:	d10e      	bne.n	80049aa <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	68db      	ldr	r3, [r3, #12]
 8004992:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004996:	2b80      	cmp	r3, #128	; 0x80
 8004998:	d107      	bne.n	80049aa <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80049a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f000 fd79 	bl	800549c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	691b      	ldr	r3, [r3, #16]
 80049b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049b4:	2b40      	cmp	r3, #64	; 0x40
 80049b6:	d10e      	bne.n	80049d6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049c2:	2b40      	cmp	r3, #64	; 0x40
 80049c4:	d107      	bne.n	80049d6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80049ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049d0:	6878      	ldr	r0, [r7, #4]
 80049d2:	f000 f9c3 	bl	8004d5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	691b      	ldr	r3, [r3, #16]
 80049dc:	f003 0320 	and.w	r3, r3, #32
 80049e0:	2b20      	cmp	r3, #32
 80049e2:	d10e      	bne.n	8004a02 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	f003 0320 	and.w	r3, r3, #32
 80049ee:	2b20      	cmp	r3, #32
 80049f0:	d107      	bne.n	8004a02 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f06f 0220 	mvn.w	r2, #32
 80049fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f000 fd43 	bl	8005488 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a02:	bf00      	nop
 8004a04:	3708      	adds	r7, #8
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
	...

08004a0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b084      	sub	sp, #16
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d101      	bne.n	8004a26 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004a22:	2302      	movs	r3, #2
 8004a24:	e0b4      	b.n	8004b90 <HAL_TIM_PWM_ConfigChannel+0x184>
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2201      	movs	r2, #1
 8004a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2202      	movs	r2, #2
 8004a32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2b0c      	cmp	r3, #12
 8004a3a:	f200 809f 	bhi.w	8004b7c <HAL_TIM_PWM_ConfigChannel+0x170>
 8004a3e:	a201      	add	r2, pc, #4	; (adr r2, 8004a44 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a44:	08004a79 	.word	0x08004a79
 8004a48:	08004b7d 	.word	0x08004b7d
 8004a4c:	08004b7d 	.word	0x08004b7d
 8004a50:	08004b7d 	.word	0x08004b7d
 8004a54:	08004ab9 	.word	0x08004ab9
 8004a58:	08004b7d 	.word	0x08004b7d
 8004a5c:	08004b7d 	.word	0x08004b7d
 8004a60:	08004b7d 	.word	0x08004b7d
 8004a64:	08004afb 	.word	0x08004afb
 8004a68:	08004b7d 	.word	0x08004b7d
 8004a6c:	08004b7d 	.word	0x08004b7d
 8004a70:	08004b7d 	.word	0x08004b7d
 8004a74:	08004b3b 	.word	0x08004b3b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	68b9      	ldr	r1, [r7, #8]
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f000 f9f6 	bl	8004e70 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	699a      	ldr	r2, [r3, #24]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f042 0208 	orr.w	r2, r2, #8
 8004a92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	699a      	ldr	r2, [r3, #24]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f022 0204 	bic.w	r2, r2, #4
 8004aa2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	6999      	ldr	r1, [r3, #24]
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	691a      	ldr	r2, [r3, #16]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	430a      	orrs	r2, r1
 8004ab4:	619a      	str	r2, [r3, #24]
      break;
 8004ab6:	e062      	b.n	8004b7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68b9      	ldr	r1, [r7, #8]
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f000 fa3c 	bl	8004f3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	699a      	ldr	r2, [r3, #24]
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ad2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	699a      	ldr	r2, [r3, #24]
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ae2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	6999      	ldr	r1, [r3, #24]
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	691b      	ldr	r3, [r3, #16]
 8004aee:	021a      	lsls	r2, r3, #8
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	430a      	orrs	r2, r1
 8004af6:	619a      	str	r2, [r3, #24]
      break;
 8004af8:	e041      	b.n	8004b7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	68b9      	ldr	r1, [r7, #8]
 8004b00:	4618      	mov	r0, r3
 8004b02:	f000 fa87 	bl	8005014 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	69da      	ldr	r2, [r3, #28]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f042 0208 	orr.w	r2, r2, #8
 8004b14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	69da      	ldr	r2, [r3, #28]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f022 0204 	bic.w	r2, r2, #4
 8004b24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	69d9      	ldr	r1, [r3, #28]
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	691a      	ldr	r2, [r3, #16]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	430a      	orrs	r2, r1
 8004b36:	61da      	str	r2, [r3, #28]
      break;
 8004b38:	e021      	b.n	8004b7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	68b9      	ldr	r1, [r7, #8]
 8004b40:	4618      	mov	r0, r3
 8004b42:	f000 fad1 	bl	80050e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	69da      	ldr	r2, [r3, #28]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	69da      	ldr	r2, [r3, #28]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	69d9      	ldr	r1, [r3, #28]
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	691b      	ldr	r3, [r3, #16]
 8004b70:	021a      	lsls	r2, r3, #8
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	430a      	orrs	r2, r1
 8004b78:	61da      	str	r2, [r3, #28]
      break;
 8004b7a:	e000      	b.n	8004b7e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8004b7c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2201      	movs	r2, #1
 8004b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b8e:	2300      	movs	r3, #0
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	3710      	adds	r7, #16
 8004b94:	46bd      	mov	sp, r7
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d101      	bne.n	8004bb0 <HAL_TIM_ConfigClockSource+0x18>
 8004bac:	2302      	movs	r3, #2
 8004bae:	e0b3      	b.n	8004d18 <HAL_TIM_ConfigClockSource+0x180>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2202      	movs	r2, #2
 8004bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004bce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004bd6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	68fa      	ldr	r2, [r7, #12]
 8004bde:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004be8:	d03e      	beq.n	8004c68 <HAL_TIM_ConfigClockSource+0xd0>
 8004bea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bee:	f200 8087 	bhi.w	8004d00 <HAL_TIM_ConfigClockSource+0x168>
 8004bf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bf6:	f000 8085 	beq.w	8004d04 <HAL_TIM_ConfigClockSource+0x16c>
 8004bfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bfe:	d87f      	bhi.n	8004d00 <HAL_TIM_ConfigClockSource+0x168>
 8004c00:	2b70      	cmp	r3, #112	; 0x70
 8004c02:	d01a      	beq.n	8004c3a <HAL_TIM_ConfigClockSource+0xa2>
 8004c04:	2b70      	cmp	r3, #112	; 0x70
 8004c06:	d87b      	bhi.n	8004d00 <HAL_TIM_ConfigClockSource+0x168>
 8004c08:	2b60      	cmp	r3, #96	; 0x60
 8004c0a:	d050      	beq.n	8004cae <HAL_TIM_ConfigClockSource+0x116>
 8004c0c:	2b60      	cmp	r3, #96	; 0x60
 8004c0e:	d877      	bhi.n	8004d00 <HAL_TIM_ConfigClockSource+0x168>
 8004c10:	2b50      	cmp	r3, #80	; 0x50
 8004c12:	d03c      	beq.n	8004c8e <HAL_TIM_ConfigClockSource+0xf6>
 8004c14:	2b50      	cmp	r3, #80	; 0x50
 8004c16:	d873      	bhi.n	8004d00 <HAL_TIM_ConfigClockSource+0x168>
 8004c18:	2b40      	cmp	r3, #64	; 0x40
 8004c1a:	d058      	beq.n	8004cce <HAL_TIM_ConfigClockSource+0x136>
 8004c1c:	2b40      	cmp	r3, #64	; 0x40
 8004c1e:	d86f      	bhi.n	8004d00 <HAL_TIM_ConfigClockSource+0x168>
 8004c20:	2b30      	cmp	r3, #48	; 0x30
 8004c22:	d064      	beq.n	8004cee <HAL_TIM_ConfigClockSource+0x156>
 8004c24:	2b30      	cmp	r3, #48	; 0x30
 8004c26:	d86b      	bhi.n	8004d00 <HAL_TIM_ConfigClockSource+0x168>
 8004c28:	2b20      	cmp	r3, #32
 8004c2a:	d060      	beq.n	8004cee <HAL_TIM_ConfigClockSource+0x156>
 8004c2c:	2b20      	cmp	r3, #32
 8004c2e:	d867      	bhi.n	8004d00 <HAL_TIM_ConfigClockSource+0x168>
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d05c      	beq.n	8004cee <HAL_TIM_ConfigClockSource+0x156>
 8004c34:	2b10      	cmp	r3, #16
 8004c36:	d05a      	beq.n	8004cee <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004c38:	e062      	b.n	8004d00 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6818      	ldr	r0, [r3, #0]
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	6899      	ldr	r1, [r3, #8]
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	685a      	ldr	r2, [r3, #4]
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	f000 fb17 	bl	800527c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004c5c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	609a      	str	r2, [r3, #8]
      break;
 8004c66:	e04e      	b.n	8004d06 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6818      	ldr	r0, [r3, #0]
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	6899      	ldr	r1, [r3, #8]
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	685a      	ldr	r2, [r3, #4]
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	f000 fb00 	bl	800527c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	689a      	ldr	r2, [r3, #8]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c8a:	609a      	str	r2, [r3, #8]
      break;
 8004c8c:	e03b      	b.n	8004d06 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6818      	ldr	r0, [r3, #0]
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	6859      	ldr	r1, [r3, #4]
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	461a      	mov	r2, r3
 8004c9c:	f000 fa74 	bl	8005188 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	2150      	movs	r1, #80	; 0x50
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f000 facd 	bl	8005246 <TIM_ITRx_SetConfig>
      break;
 8004cac:	e02b      	b.n	8004d06 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6818      	ldr	r0, [r3, #0]
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	6859      	ldr	r1, [r3, #4]
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	68db      	ldr	r3, [r3, #12]
 8004cba:	461a      	mov	r2, r3
 8004cbc:	f000 fa93 	bl	80051e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	2160      	movs	r1, #96	; 0x60
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f000 fabd 	bl	8005246 <TIM_ITRx_SetConfig>
      break;
 8004ccc:	e01b      	b.n	8004d06 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6818      	ldr	r0, [r3, #0]
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	6859      	ldr	r1, [r3, #4]
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	461a      	mov	r2, r3
 8004cdc:	f000 fa54 	bl	8005188 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	2140      	movs	r1, #64	; 0x40
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	f000 faad 	bl	8005246 <TIM_ITRx_SetConfig>
      break;
 8004cec:	e00b      	b.n	8004d06 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	4610      	mov	r0, r2
 8004cfa:	f000 faa4 	bl	8005246 <TIM_ITRx_SetConfig>
      break;
 8004cfe:	e002      	b.n	8004d06 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004d00:	bf00      	nop
 8004d02:	e000      	b.n	8004d06 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004d04:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2201      	movs	r2, #1
 8004d0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d16:	2300      	movs	r3, #0
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3710      	adds	r7, #16
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b083      	sub	sp, #12
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004d28:	bf00      	nop
 8004d2a:	370c      	adds	r7, #12
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b083      	sub	sp, #12
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d3c:	bf00      	nop
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b083      	sub	sp, #12
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d50:	bf00      	nop
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr

08004d5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b083      	sub	sp, #12
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d64:	bf00      	nop
 8004d66:	370c      	adds	r7, #12
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr

08004d70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b085      	sub	sp, #20
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	4a34      	ldr	r2, [pc, #208]	; (8004e54 <TIM_Base_SetConfig+0xe4>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d00f      	beq.n	8004da8 <TIM_Base_SetConfig+0x38>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d8e:	d00b      	beq.n	8004da8 <TIM_Base_SetConfig+0x38>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	4a31      	ldr	r2, [pc, #196]	; (8004e58 <TIM_Base_SetConfig+0xe8>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d007      	beq.n	8004da8 <TIM_Base_SetConfig+0x38>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	4a30      	ldr	r2, [pc, #192]	; (8004e5c <TIM_Base_SetConfig+0xec>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d003      	beq.n	8004da8 <TIM_Base_SetConfig+0x38>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	4a2f      	ldr	r2, [pc, #188]	; (8004e60 <TIM_Base_SetConfig+0xf0>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d108      	bne.n	8004dba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	68fa      	ldr	r2, [r7, #12]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4a25      	ldr	r2, [pc, #148]	; (8004e54 <TIM_Base_SetConfig+0xe4>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d01b      	beq.n	8004dfa <TIM_Base_SetConfig+0x8a>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dc8:	d017      	beq.n	8004dfa <TIM_Base_SetConfig+0x8a>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a22      	ldr	r2, [pc, #136]	; (8004e58 <TIM_Base_SetConfig+0xe8>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d013      	beq.n	8004dfa <TIM_Base_SetConfig+0x8a>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a21      	ldr	r2, [pc, #132]	; (8004e5c <TIM_Base_SetConfig+0xec>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d00f      	beq.n	8004dfa <TIM_Base_SetConfig+0x8a>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a20      	ldr	r2, [pc, #128]	; (8004e60 <TIM_Base_SetConfig+0xf0>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d00b      	beq.n	8004dfa <TIM_Base_SetConfig+0x8a>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a1f      	ldr	r2, [pc, #124]	; (8004e64 <TIM_Base_SetConfig+0xf4>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d007      	beq.n	8004dfa <TIM_Base_SetConfig+0x8a>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a1e      	ldr	r2, [pc, #120]	; (8004e68 <TIM_Base_SetConfig+0xf8>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d003      	beq.n	8004dfa <TIM_Base_SetConfig+0x8a>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a1d      	ldr	r2, [pc, #116]	; (8004e6c <TIM_Base_SetConfig+0xfc>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d108      	bne.n	8004e0c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	695b      	ldr	r3, [r3, #20]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	68fa      	ldr	r2, [r7, #12]
 8004e1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	689a      	ldr	r2, [r3, #8]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	4a08      	ldr	r2, [pc, #32]	; (8004e54 <TIM_Base_SetConfig+0xe4>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d103      	bne.n	8004e40 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	691a      	ldr	r2, [r3, #16]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	615a      	str	r2, [r3, #20]
}
 8004e46:	bf00      	nop
 8004e48:	3714      	adds	r7, #20
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr
 8004e52:	bf00      	nop
 8004e54:	40010000 	.word	0x40010000
 8004e58:	40000400 	.word	0x40000400
 8004e5c:	40000800 	.word	0x40000800
 8004e60:	40000c00 	.word	0x40000c00
 8004e64:	40014000 	.word	0x40014000
 8004e68:	40014400 	.word	0x40014400
 8004e6c:	40014800 	.word	0x40014800

08004e70 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b087      	sub	sp, #28
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6a1b      	ldr	r3, [r3, #32]
 8004e7e:	f023 0201 	bic.w	r2, r3, #1
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6a1b      	ldr	r3, [r3, #32]
 8004e8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	699b      	ldr	r3, [r3, #24]
 8004e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f023 0303 	bic.w	r3, r3, #3
 8004ea6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	68fa      	ldr	r2, [r7, #12]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	f023 0302 	bic.w	r3, r3, #2
 8004eb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	697a      	ldr	r2, [r7, #20]
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	4a1c      	ldr	r2, [pc, #112]	; (8004f38 <TIM_OC1_SetConfig+0xc8>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d10c      	bne.n	8004ee6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	f023 0308 	bic.w	r3, r3, #8
 8004ed2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	697a      	ldr	r2, [r7, #20]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	f023 0304 	bic.w	r3, r3, #4
 8004ee4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a13      	ldr	r2, [pc, #76]	; (8004f38 <TIM_OC1_SetConfig+0xc8>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d111      	bne.n	8004f12 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ef4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004efc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	695b      	ldr	r3, [r3, #20]
 8004f02:	693a      	ldr	r2, [r7, #16]
 8004f04:	4313      	orrs	r3, r2
 8004f06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	699b      	ldr	r3, [r3, #24]
 8004f0c:	693a      	ldr	r2, [r7, #16]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	693a      	ldr	r2, [r7, #16]
 8004f16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	68fa      	ldr	r2, [r7, #12]
 8004f1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	685a      	ldr	r2, [r3, #4]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	697a      	ldr	r2, [r7, #20]
 8004f2a:	621a      	str	r2, [r3, #32]
}
 8004f2c:	bf00      	nop
 8004f2e:	371c      	adds	r7, #28
 8004f30:	46bd      	mov	sp, r7
 8004f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f36:	4770      	bx	lr
 8004f38:	40010000 	.word	0x40010000

08004f3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b087      	sub	sp, #28
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
 8004f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a1b      	ldr	r3, [r3, #32]
 8004f4a:	f023 0210 	bic.w	r2, r3, #16
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a1b      	ldr	r3, [r3, #32]
 8004f56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	699b      	ldr	r3, [r3, #24]
 8004f62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	021b      	lsls	r3, r3, #8
 8004f7a:	68fa      	ldr	r2, [r7, #12]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	f023 0320 	bic.w	r3, r3, #32
 8004f86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	011b      	lsls	r3, r3, #4
 8004f8e:	697a      	ldr	r2, [r7, #20]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	4a1e      	ldr	r2, [pc, #120]	; (8005010 <TIM_OC2_SetConfig+0xd4>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d10d      	bne.n	8004fb8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fa2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	68db      	ldr	r3, [r3, #12]
 8004fa8:	011b      	lsls	r3, r3, #4
 8004faa:	697a      	ldr	r2, [r7, #20]
 8004fac:	4313      	orrs	r3, r2
 8004fae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004fb6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	4a15      	ldr	r2, [pc, #84]	; (8005010 <TIM_OC2_SetConfig+0xd4>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d113      	bne.n	8004fe8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004fc6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004fce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	695b      	ldr	r3, [r3, #20]
 8004fd4:	009b      	lsls	r3, r3, #2
 8004fd6:	693a      	ldr	r2, [r7, #16]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	699b      	ldr	r3, [r3, #24]
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	693a      	ldr	r2, [r7, #16]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	693a      	ldr	r2, [r7, #16]
 8004fec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	68fa      	ldr	r2, [r7, #12]
 8004ff2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	685a      	ldr	r2, [r3, #4]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	697a      	ldr	r2, [r7, #20]
 8005000:	621a      	str	r2, [r3, #32]
}
 8005002:	bf00      	nop
 8005004:	371c      	adds	r7, #28
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	40010000 	.word	0x40010000

08005014 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005014:	b480      	push	{r7}
 8005016:	b087      	sub	sp, #28
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6a1b      	ldr	r3, [r3, #32]
 800502e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	69db      	ldr	r3, [r3, #28]
 800503a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005042:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f023 0303 	bic.w	r3, r3, #3
 800504a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	68fa      	ldr	r2, [r7, #12]
 8005052:	4313      	orrs	r3, r2
 8005054:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800505c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	021b      	lsls	r3, r3, #8
 8005064:	697a      	ldr	r2, [r7, #20]
 8005066:	4313      	orrs	r3, r2
 8005068:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a1d      	ldr	r2, [pc, #116]	; (80050e4 <TIM_OC3_SetConfig+0xd0>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d10d      	bne.n	800508e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005078:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	68db      	ldr	r3, [r3, #12]
 800507e:	021b      	lsls	r3, r3, #8
 8005080:	697a      	ldr	r2, [r7, #20]
 8005082:	4313      	orrs	r3, r2
 8005084:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800508c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a14      	ldr	r2, [pc, #80]	; (80050e4 <TIM_OC3_SetConfig+0xd0>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d113      	bne.n	80050be <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800509c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80050a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	695b      	ldr	r3, [r3, #20]
 80050aa:	011b      	lsls	r3, r3, #4
 80050ac:	693a      	ldr	r2, [r7, #16]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	699b      	ldr	r3, [r3, #24]
 80050b6:	011b      	lsls	r3, r3, #4
 80050b8:	693a      	ldr	r2, [r7, #16]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	693a      	ldr	r2, [r7, #16]
 80050c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	68fa      	ldr	r2, [r7, #12]
 80050c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	685a      	ldr	r2, [r3, #4]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	697a      	ldr	r2, [r7, #20]
 80050d6:	621a      	str	r2, [r3, #32]
}
 80050d8:	bf00      	nop
 80050da:	371c      	adds	r7, #28
 80050dc:	46bd      	mov	sp, r7
 80050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e2:	4770      	bx	lr
 80050e4:	40010000 	.word	0x40010000

080050e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b087      	sub	sp, #28
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6a1b      	ldr	r3, [r3, #32]
 80050f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a1b      	ldr	r3, [r3, #32]
 8005102:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	69db      	ldr	r3, [r3, #28]
 800510e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005116:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800511e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	021b      	lsls	r3, r3, #8
 8005126:	68fa      	ldr	r2, [r7, #12]
 8005128:	4313      	orrs	r3, r2
 800512a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005132:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	031b      	lsls	r3, r3, #12
 800513a:	693a      	ldr	r2, [r7, #16]
 800513c:	4313      	orrs	r3, r2
 800513e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	4a10      	ldr	r2, [pc, #64]	; (8005184 <TIM_OC4_SetConfig+0x9c>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d109      	bne.n	800515c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800514e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	695b      	ldr	r3, [r3, #20]
 8005154:	019b      	lsls	r3, r3, #6
 8005156:	697a      	ldr	r2, [r7, #20]
 8005158:	4313      	orrs	r3, r2
 800515a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	697a      	ldr	r2, [r7, #20]
 8005160:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	68fa      	ldr	r2, [r7, #12]
 8005166:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	685a      	ldr	r2, [r3, #4]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	693a      	ldr	r2, [r7, #16]
 8005174:	621a      	str	r2, [r3, #32]
}
 8005176:	bf00      	nop
 8005178:	371c      	adds	r7, #28
 800517a:	46bd      	mov	sp, r7
 800517c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005180:	4770      	bx	lr
 8005182:	bf00      	nop
 8005184:	40010000 	.word	0x40010000

08005188 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005188:	b480      	push	{r7}
 800518a:	b087      	sub	sp, #28
 800518c:	af00      	add	r7, sp, #0
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	60b9      	str	r1, [r7, #8]
 8005192:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6a1b      	ldr	r3, [r3, #32]
 8005198:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	6a1b      	ldr	r3, [r3, #32]
 800519e:	f023 0201 	bic.w	r2, r3, #1
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	699b      	ldr	r3, [r3, #24]
 80051aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80051b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	011b      	lsls	r3, r3, #4
 80051b8:	693a      	ldr	r2, [r7, #16]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	f023 030a 	bic.w	r3, r3, #10
 80051c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	697a      	ldr	r2, [r7, #20]
 80051d8:	621a      	str	r2, [r3, #32]
}
 80051da:	bf00      	nop
 80051dc:	371c      	adds	r7, #28
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr

080051e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051e6:	b480      	push	{r7}
 80051e8:	b087      	sub	sp, #28
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	60f8      	str	r0, [r7, #12]
 80051ee:	60b9      	str	r1, [r7, #8]
 80051f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	6a1b      	ldr	r3, [r3, #32]
 80051f6:	f023 0210 	bic.w	r2, r3, #16
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	699b      	ldr	r3, [r3, #24]
 8005202:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6a1b      	ldr	r3, [r3, #32]
 8005208:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005210:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	031b      	lsls	r3, r3, #12
 8005216:	697a      	ldr	r2, [r7, #20]
 8005218:	4313      	orrs	r3, r2
 800521a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005222:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	011b      	lsls	r3, r3, #4
 8005228:	693a      	ldr	r2, [r7, #16]
 800522a:	4313      	orrs	r3, r2
 800522c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	697a      	ldr	r2, [r7, #20]
 8005232:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	693a      	ldr	r2, [r7, #16]
 8005238:	621a      	str	r2, [r3, #32]
}
 800523a:	bf00      	nop
 800523c:	371c      	adds	r7, #28
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr

08005246 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005246:	b480      	push	{r7}
 8005248:	b085      	sub	sp, #20
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
 800524e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800525c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800525e:	683a      	ldr	r2, [r7, #0]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	4313      	orrs	r3, r2
 8005264:	f043 0307 	orr.w	r3, r3, #7
 8005268:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	68fa      	ldr	r2, [r7, #12]
 800526e:	609a      	str	r2, [r3, #8]
}
 8005270:	bf00      	nop
 8005272:	3714      	adds	r7, #20
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr

0800527c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800527c:	b480      	push	{r7}
 800527e:	b087      	sub	sp, #28
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	607a      	str	r2, [r7, #4]
 8005288:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005296:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	021a      	lsls	r2, r3, #8
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	431a      	orrs	r2, r3
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	4313      	orrs	r3, r2
 80052a4:	697a      	ldr	r2, [r7, #20]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	697a      	ldr	r2, [r7, #20]
 80052ae:	609a      	str	r2, [r3, #8]
}
 80052b0:	bf00      	nop
 80052b2:	371c      	adds	r7, #28
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80052bc:	b480      	push	{r7}
 80052be:	b087      	sub	sp, #28
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	60f8      	str	r0, [r7, #12]
 80052c4:	60b9      	str	r1, [r7, #8]
 80052c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	f003 031f 	and.w	r3, r3, #31
 80052ce:	2201      	movs	r2, #1
 80052d0:	fa02 f303 	lsl.w	r3, r2, r3
 80052d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6a1a      	ldr	r2, [r3, #32]
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	43db      	mvns	r3, r3
 80052de:	401a      	ands	r2, r3
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6a1a      	ldr	r2, [r3, #32]
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	f003 031f 	and.w	r3, r3, #31
 80052ee:	6879      	ldr	r1, [r7, #4]
 80052f0:	fa01 f303 	lsl.w	r3, r1, r3
 80052f4:	431a      	orrs	r2, r3
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	621a      	str	r2, [r3, #32]
}
 80052fa:	bf00      	nop
 80052fc:	371c      	adds	r7, #28
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr
	...

08005308 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005308:	b480      	push	{r7}
 800530a:	b085      	sub	sp, #20
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005318:	2b01      	cmp	r3, #1
 800531a:	d101      	bne.n	8005320 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800531c:	2302      	movs	r3, #2
 800531e:	e050      	b.n	80053c2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2202      	movs	r2, #2
 800532c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005346:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	68fa      	ldr	r2, [r7, #12]
 800534e:	4313      	orrs	r3, r2
 8005350:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68fa      	ldr	r2, [r7, #12]
 8005358:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	4a1c      	ldr	r2, [pc, #112]	; (80053d0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d018      	beq.n	8005396 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800536c:	d013      	beq.n	8005396 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a18      	ldr	r2, [pc, #96]	; (80053d4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d00e      	beq.n	8005396 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a16      	ldr	r2, [pc, #88]	; (80053d8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d009      	beq.n	8005396 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a15      	ldr	r2, [pc, #84]	; (80053dc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d004      	beq.n	8005396 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a13      	ldr	r2, [pc, #76]	; (80053e0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d10c      	bne.n	80053b0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800539c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	68ba      	ldr	r2, [r7, #8]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	68ba      	ldr	r2, [r7, #8]
 80053ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3714      	adds	r7, #20
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr
 80053ce:	bf00      	nop
 80053d0:	40010000 	.word	0x40010000
 80053d4:	40000400 	.word	0x40000400
 80053d8:	40000800 	.word	0x40000800
 80053dc:	40000c00 	.word	0x40000c00
 80053e0:	40014000 	.word	0x40014000

080053e4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b085      	sub	sp, #20
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80053ee:	2300      	movs	r3, #0
 80053f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d101      	bne.n	8005400 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80053fc:	2302      	movs	r3, #2
 80053fe:	e03d      	b.n	800547c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	4313      	orrs	r3, r2
 8005414:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	4313      	orrs	r3, r2
 8005422:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	4313      	orrs	r3, r2
 8005430:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4313      	orrs	r3, r2
 800543e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	691b      	ldr	r3, [r3, #16]
 800544a:	4313      	orrs	r3, r2
 800544c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	695b      	ldr	r3, [r3, #20]
 8005458:	4313      	orrs	r3, r2
 800545a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	69db      	ldr	r3, [r3, #28]
 8005466:	4313      	orrs	r3, r2
 8005468:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2200      	movs	r2, #0
 8005476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800547a:	2300      	movs	r3, #0
}
 800547c:	4618      	mov	r0, r3
 800547e:	3714      	adds	r7, #20
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005488:	b480      	push	{r7}
 800548a:	b083      	sub	sp, #12
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005490:	bf00      	nop
 8005492:	370c      	adds	r7, #12
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr

0800549c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80054a4:	bf00      	nop
 80054a6:	370c      	adds	r7, #12
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr

080054b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b082      	sub	sp, #8
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d101      	bne.n	80054c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e03f      	b.n	8005542 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80054c8:	b2db      	uxtb	r3, r3
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d106      	bne.n	80054dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f7fc fc44 	bl	8001d64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2224      	movs	r2, #36	; 0x24
 80054e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	68da      	ldr	r2, [r3, #12]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80054f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80054f4:	6878      	ldr	r0, [r7, #4]
 80054f6:	f000 f90b 	bl	8005710 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	691a      	ldr	r2, [r3, #16]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005508:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	695a      	ldr	r2, [r3, #20]
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005518:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	68da      	ldr	r2, [r3, #12]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005528:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2200      	movs	r2, #0
 800552e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2220      	movs	r2, #32
 8005534:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2220      	movs	r2, #32
 800553c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	3708      	adds	r7, #8
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}

0800554a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800554a:	b580      	push	{r7, lr}
 800554c:	b088      	sub	sp, #32
 800554e:	af02      	add	r7, sp, #8
 8005550:	60f8      	str	r0, [r7, #12]
 8005552:	60b9      	str	r1, [r7, #8]
 8005554:	603b      	str	r3, [r7, #0]
 8005556:	4613      	mov	r3, r2
 8005558:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800555a:	2300      	movs	r3, #0
 800555c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005564:	b2db      	uxtb	r3, r3
 8005566:	2b20      	cmp	r3, #32
 8005568:	f040 8083 	bne.w	8005672 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d002      	beq.n	8005578 <HAL_UART_Transmit+0x2e>
 8005572:	88fb      	ldrh	r3, [r7, #6]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d101      	bne.n	800557c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	e07b      	b.n	8005674 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005582:	2b01      	cmp	r3, #1
 8005584:	d101      	bne.n	800558a <HAL_UART_Transmit+0x40>
 8005586:	2302      	movs	r3, #2
 8005588:	e074      	b.n	8005674 <HAL_UART_Transmit+0x12a>
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2201      	movs	r2, #1
 800558e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2200      	movs	r2, #0
 8005596:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2221      	movs	r2, #33	; 0x21
 800559c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80055a0:	f7fc fd7a 	bl	8002098 <HAL_GetTick>
 80055a4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	88fa      	ldrh	r2, [r7, #6]
 80055aa:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	88fa      	ldrh	r2, [r7, #6]
 80055b0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80055ba:	e042      	b.n	8005642 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	3b01      	subs	r3, #1
 80055c4:	b29a      	uxth	r2, r3
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055d2:	d122      	bne.n	800561a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	9300      	str	r3, [sp, #0]
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	2200      	movs	r2, #0
 80055dc:	2180      	movs	r1, #128	; 0x80
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f000 f84c 	bl	800567c <UART_WaitOnFlagUntilTimeout>
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d001      	beq.n	80055ee <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80055ea:	2303      	movs	r3, #3
 80055ec:	e042      	b.n	8005674 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	881b      	ldrh	r3, [r3, #0]
 80055f6:	461a      	mov	r2, r3
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005600:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d103      	bne.n	8005612 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	3302      	adds	r3, #2
 800560e:	60bb      	str	r3, [r7, #8]
 8005610:	e017      	b.n	8005642 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	3301      	adds	r3, #1
 8005616:	60bb      	str	r3, [r7, #8]
 8005618:	e013      	b.n	8005642 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	9300      	str	r3, [sp, #0]
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	2200      	movs	r2, #0
 8005622:	2180      	movs	r1, #128	; 0x80
 8005624:	68f8      	ldr	r0, [r7, #12]
 8005626:	f000 f829 	bl	800567c <UART_WaitOnFlagUntilTimeout>
 800562a:	4603      	mov	r3, r0
 800562c:	2b00      	cmp	r3, #0
 800562e:	d001      	beq.n	8005634 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8005630:	2303      	movs	r3, #3
 8005632:	e01f      	b.n	8005674 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	1c5a      	adds	r2, r3, #1
 8005638:	60ba      	str	r2, [r7, #8]
 800563a:	781a      	ldrb	r2, [r3, #0]
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005646:	b29b      	uxth	r3, r3
 8005648:	2b00      	cmp	r3, #0
 800564a:	d1b7      	bne.n	80055bc <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	9300      	str	r3, [sp, #0]
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	2200      	movs	r2, #0
 8005654:	2140      	movs	r1, #64	; 0x40
 8005656:	68f8      	ldr	r0, [r7, #12]
 8005658:	f000 f810 	bl	800567c <UART_WaitOnFlagUntilTimeout>
 800565c:	4603      	mov	r3, r0
 800565e:	2b00      	cmp	r3, #0
 8005660:	d001      	beq.n	8005666 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8005662:	2303      	movs	r3, #3
 8005664:	e006      	b.n	8005674 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2220      	movs	r2, #32
 800566a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800566e:	2300      	movs	r3, #0
 8005670:	e000      	b.n	8005674 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8005672:	2302      	movs	r3, #2
  }
}
 8005674:	4618      	mov	r0, r3
 8005676:	3718      	adds	r7, #24
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}

0800567c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b084      	sub	sp, #16
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	603b      	str	r3, [r7, #0]
 8005688:	4613      	mov	r3, r2
 800568a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800568c:	e02c      	b.n	80056e8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800568e:	69bb      	ldr	r3, [r7, #24]
 8005690:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005694:	d028      	beq.n	80056e8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005696:	69bb      	ldr	r3, [r7, #24]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d007      	beq.n	80056ac <UART_WaitOnFlagUntilTimeout+0x30>
 800569c:	f7fc fcfc 	bl	8002098 <HAL_GetTick>
 80056a0:	4602      	mov	r2, r0
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	69ba      	ldr	r2, [r7, #24]
 80056a8:	429a      	cmp	r2, r3
 80056aa:	d21d      	bcs.n	80056e8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	68da      	ldr	r2, [r3, #12]
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80056ba:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	695a      	ldr	r2, [r3, #20]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f022 0201 	bic.w	r2, r2, #1
 80056ca:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2220      	movs	r2, #32
 80056d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2220      	movs	r2, #32
 80056d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2200      	movs	r2, #0
 80056e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80056e4:	2303      	movs	r3, #3
 80056e6:	e00f      	b.n	8005708 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	4013      	ands	r3, r2
 80056f2:	68ba      	ldr	r2, [r7, #8]
 80056f4:	429a      	cmp	r2, r3
 80056f6:	bf0c      	ite	eq
 80056f8:	2301      	moveq	r3, #1
 80056fa:	2300      	movne	r3, #0
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	461a      	mov	r2, r3
 8005700:	79fb      	ldrb	r3, [r7, #7]
 8005702:	429a      	cmp	r2, r3
 8005704:	d0c3      	beq.n	800568e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005706:	2300      	movs	r3, #0
}
 8005708:	4618      	mov	r0, r3
 800570a:	3710      	adds	r7, #16
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}

08005710 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005714:	b0bd      	sub	sp, #244	; 0xf4
 8005716:	af00      	add	r7, sp, #0
 8005718:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800571c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	691b      	ldr	r3, [r3, #16]
 8005724:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005728:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800572c:	68d9      	ldr	r1, [r3, #12]
 800572e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	ea40 0301 	orr.w	r3, r0, r1
 8005738:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800573a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800573e:	689a      	ldr	r2, [r3, #8]
 8005740:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	431a      	orrs	r2, r3
 8005748:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800574c:	695b      	ldr	r3, [r3, #20]
 800574e:	431a      	orrs	r2, r3
 8005750:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005754:	69db      	ldr	r3, [r3, #28]
 8005756:	4313      	orrs	r3, r2
 8005758:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 800575c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005768:	f021 010c 	bic.w	r1, r1, #12
 800576c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8005776:	430b      	orrs	r3, r1
 8005778:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800577a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	695b      	ldr	r3, [r3, #20]
 8005782:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005786:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800578a:	6999      	ldr	r1, [r3, #24]
 800578c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	ea40 0301 	orr.w	r3, r0, r1
 8005796:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005798:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800579c:	69db      	ldr	r3, [r3, #28]
 800579e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80057a2:	f040 81a5 	bne.w	8005af0 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80057a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	4bcd      	ldr	r3, [pc, #820]	; (8005ae4 <UART_SetConfig+0x3d4>)
 80057ae:	429a      	cmp	r2, r3
 80057b0:	d006      	beq.n	80057c0 <UART_SetConfig+0xb0>
 80057b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	4bcb      	ldr	r3, [pc, #812]	; (8005ae8 <UART_SetConfig+0x3d8>)
 80057ba:	429a      	cmp	r2, r3
 80057bc:	f040 80cb 	bne.w	8005956 <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80057c0:	f7fd fefc 	bl	80035bc <HAL_RCC_GetPCLK2Freq>
 80057c4:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80057c8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80057cc:	461c      	mov	r4, r3
 80057ce:	f04f 0500 	mov.w	r5, #0
 80057d2:	4622      	mov	r2, r4
 80057d4:	462b      	mov	r3, r5
 80057d6:	1891      	adds	r1, r2, r2
 80057d8:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 80057dc:	415b      	adcs	r3, r3
 80057de:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80057e2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80057e6:	1912      	adds	r2, r2, r4
 80057e8:	eb45 0303 	adc.w	r3, r5, r3
 80057ec:	f04f 0000 	mov.w	r0, #0
 80057f0:	f04f 0100 	mov.w	r1, #0
 80057f4:	00d9      	lsls	r1, r3, #3
 80057f6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80057fa:	00d0      	lsls	r0, r2, #3
 80057fc:	4602      	mov	r2, r0
 80057fe:	460b      	mov	r3, r1
 8005800:	1911      	adds	r1, r2, r4
 8005802:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 8005806:	416b      	adcs	r3, r5
 8005808:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800580c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	461a      	mov	r2, r3
 8005814:	f04f 0300 	mov.w	r3, #0
 8005818:	1891      	adds	r1, r2, r2
 800581a:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800581e:	415b      	adcs	r3, r3
 8005820:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005824:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8005828:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800582c:	f7fa fe50 	bl	80004d0 <__aeabi_uldivmod>
 8005830:	4602      	mov	r2, r0
 8005832:	460b      	mov	r3, r1
 8005834:	4bad      	ldr	r3, [pc, #692]	; (8005aec <UART_SetConfig+0x3dc>)
 8005836:	fba3 2302 	umull	r2, r3, r3, r2
 800583a:	095b      	lsrs	r3, r3, #5
 800583c:	011e      	lsls	r6, r3, #4
 800583e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005842:	461c      	mov	r4, r3
 8005844:	f04f 0500 	mov.w	r5, #0
 8005848:	4622      	mov	r2, r4
 800584a:	462b      	mov	r3, r5
 800584c:	1891      	adds	r1, r2, r2
 800584e:	67b9      	str	r1, [r7, #120]	; 0x78
 8005850:	415b      	adcs	r3, r3
 8005852:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005854:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8005858:	1912      	adds	r2, r2, r4
 800585a:	eb45 0303 	adc.w	r3, r5, r3
 800585e:	f04f 0000 	mov.w	r0, #0
 8005862:	f04f 0100 	mov.w	r1, #0
 8005866:	00d9      	lsls	r1, r3, #3
 8005868:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800586c:	00d0      	lsls	r0, r2, #3
 800586e:	4602      	mov	r2, r0
 8005870:	460b      	mov	r3, r1
 8005872:	1911      	adds	r1, r2, r4
 8005874:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8005878:	416b      	adcs	r3, r5
 800587a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800587e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	461a      	mov	r2, r3
 8005886:	f04f 0300 	mov.w	r3, #0
 800588a:	1891      	adds	r1, r2, r2
 800588c:	6739      	str	r1, [r7, #112]	; 0x70
 800588e:	415b      	adcs	r3, r3
 8005890:	677b      	str	r3, [r7, #116]	; 0x74
 8005892:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8005896:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800589a:	f7fa fe19 	bl	80004d0 <__aeabi_uldivmod>
 800589e:	4602      	mov	r2, r0
 80058a0:	460b      	mov	r3, r1
 80058a2:	4b92      	ldr	r3, [pc, #584]	; (8005aec <UART_SetConfig+0x3dc>)
 80058a4:	fba3 1302 	umull	r1, r3, r3, r2
 80058a8:	095b      	lsrs	r3, r3, #5
 80058aa:	2164      	movs	r1, #100	; 0x64
 80058ac:	fb01 f303 	mul.w	r3, r1, r3
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	00db      	lsls	r3, r3, #3
 80058b4:	3332      	adds	r3, #50	; 0x32
 80058b6:	4a8d      	ldr	r2, [pc, #564]	; (8005aec <UART_SetConfig+0x3dc>)
 80058b8:	fba2 2303 	umull	r2, r3, r2, r3
 80058bc:	095b      	lsrs	r3, r3, #5
 80058be:	005b      	lsls	r3, r3, #1
 80058c0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80058c4:	441e      	add	r6, r3
 80058c6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80058ca:	4618      	mov	r0, r3
 80058cc:	f04f 0100 	mov.w	r1, #0
 80058d0:	4602      	mov	r2, r0
 80058d2:	460b      	mov	r3, r1
 80058d4:	1894      	adds	r4, r2, r2
 80058d6:	66bc      	str	r4, [r7, #104]	; 0x68
 80058d8:	415b      	adcs	r3, r3
 80058da:	66fb      	str	r3, [r7, #108]	; 0x6c
 80058dc:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80058e0:	1812      	adds	r2, r2, r0
 80058e2:	eb41 0303 	adc.w	r3, r1, r3
 80058e6:	f04f 0400 	mov.w	r4, #0
 80058ea:	f04f 0500 	mov.w	r5, #0
 80058ee:	00dd      	lsls	r5, r3, #3
 80058f0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80058f4:	00d4      	lsls	r4, r2, #3
 80058f6:	4622      	mov	r2, r4
 80058f8:	462b      	mov	r3, r5
 80058fa:	1814      	adds	r4, r2, r0
 80058fc:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 8005900:	414b      	adcs	r3, r1
 8005902:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005906:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	461a      	mov	r2, r3
 800590e:	f04f 0300 	mov.w	r3, #0
 8005912:	1891      	adds	r1, r2, r2
 8005914:	6639      	str	r1, [r7, #96]	; 0x60
 8005916:	415b      	adcs	r3, r3
 8005918:	667b      	str	r3, [r7, #100]	; 0x64
 800591a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800591e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005922:	f7fa fdd5 	bl	80004d0 <__aeabi_uldivmod>
 8005926:	4602      	mov	r2, r0
 8005928:	460b      	mov	r3, r1
 800592a:	4b70      	ldr	r3, [pc, #448]	; (8005aec <UART_SetConfig+0x3dc>)
 800592c:	fba3 1302 	umull	r1, r3, r3, r2
 8005930:	095b      	lsrs	r3, r3, #5
 8005932:	2164      	movs	r1, #100	; 0x64
 8005934:	fb01 f303 	mul.w	r3, r1, r3
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	00db      	lsls	r3, r3, #3
 800593c:	3332      	adds	r3, #50	; 0x32
 800593e:	4a6b      	ldr	r2, [pc, #428]	; (8005aec <UART_SetConfig+0x3dc>)
 8005940:	fba2 2303 	umull	r2, r3, r2, r3
 8005944:	095b      	lsrs	r3, r3, #5
 8005946:	f003 0207 	and.w	r2, r3, #7
 800594a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4432      	add	r2, r6
 8005952:	609a      	str	r2, [r3, #8]
 8005954:	e26d      	b.n	8005e32 <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005956:	f7fd fe1d 	bl	8003594 <HAL_RCC_GetPCLK1Freq>
 800595a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800595e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005962:	461c      	mov	r4, r3
 8005964:	f04f 0500 	mov.w	r5, #0
 8005968:	4622      	mov	r2, r4
 800596a:	462b      	mov	r3, r5
 800596c:	1891      	adds	r1, r2, r2
 800596e:	65b9      	str	r1, [r7, #88]	; 0x58
 8005970:	415b      	adcs	r3, r3
 8005972:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005974:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005978:	1912      	adds	r2, r2, r4
 800597a:	eb45 0303 	adc.w	r3, r5, r3
 800597e:	f04f 0000 	mov.w	r0, #0
 8005982:	f04f 0100 	mov.w	r1, #0
 8005986:	00d9      	lsls	r1, r3, #3
 8005988:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800598c:	00d0      	lsls	r0, r2, #3
 800598e:	4602      	mov	r2, r0
 8005990:	460b      	mov	r3, r1
 8005992:	1911      	adds	r1, r2, r4
 8005994:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 8005998:	416b      	adcs	r3, r5
 800599a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800599e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	461a      	mov	r2, r3
 80059a6:	f04f 0300 	mov.w	r3, #0
 80059aa:	1891      	adds	r1, r2, r2
 80059ac:	6539      	str	r1, [r7, #80]	; 0x50
 80059ae:	415b      	adcs	r3, r3
 80059b0:	657b      	str	r3, [r7, #84]	; 0x54
 80059b2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80059b6:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80059ba:	f7fa fd89 	bl	80004d0 <__aeabi_uldivmod>
 80059be:	4602      	mov	r2, r0
 80059c0:	460b      	mov	r3, r1
 80059c2:	4b4a      	ldr	r3, [pc, #296]	; (8005aec <UART_SetConfig+0x3dc>)
 80059c4:	fba3 2302 	umull	r2, r3, r3, r2
 80059c8:	095b      	lsrs	r3, r3, #5
 80059ca:	011e      	lsls	r6, r3, #4
 80059cc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80059d0:	461c      	mov	r4, r3
 80059d2:	f04f 0500 	mov.w	r5, #0
 80059d6:	4622      	mov	r2, r4
 80059d8:	462b      	mov	r3, r5
 80059da:	1891      	adds	r1, r2, r2
 80059dc:	64b9      	str	r1, [r7, #72]	; 0x48
 80059de:	415b      	adcs	r3, r3
 80059e0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059e2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80059e6:	1912      	adds	r2, r2, r4
 80059e8:	eb45 0303 	adc.w	r3, r5, r3
 80059ec:	f04f 0000 	mov.w	r0, #0
 80059f0:	f04f 0100 	mov.w	r1, #0
 80059f4:	00d9      	lsls	r1, r3, #3
 80059f6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80059fa:	00d0      	lsls	r0, r2, #3
 80059fc:	4602      	mov	r2, r0
 80059fe:	460b      	mov	r3, r1
 8005a00:	1911      	adds	r1, r2, r4
 8005a02:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8005a06:	416b      	adcs	r3, r5
 8005a08:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8005a0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	461a      	mov	r2, r3
 8005a14:	f04f 0300 	mov.w	r3, #0
 8005a18:	1891      	adds	r1, r2, r2
 8005a1a:	6439      	str	r1, [r7, #64]	; 0x40
 8005a1c:	415b      	adcs	r3, r3
 8005a1e:	647b      	str	r3, [r7, #68]	; 0x44
 8005a20:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005a24:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8005a28:	f7fa fd52 	bl	80004d0 <__aeabi_uldivmod>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	460b      	mov	r3, r1
 8005a30:	4b2e      	ldr	r3, [pc, #184]	; (8005aec <UART_SetConfig+0x3dc>)
 8005a32:	fba3 1302 	umull	r1, r3, r3, r2
 8005a36:	095b      	lsrs	r3, r3, #5
 8005a38:	2164      	movs	r1, #100	; 0x64
 8005a3a:	fb01 f303 	mul.w	r3, r1, r3
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	00db      	lsls	r3, r3, #3
 8005a42:	3332      	adds	r3, #50	; 0x32
 8005a44:	4a29      	ldr	r2, [pc, #164]	; (8005aec <UART_SetConfig+0x3dc>)
 8005a46:	fba2 2303 	umull	r2, r3, r2, r3
 8005a4a:	095b      	lsrs	r3, r3, #5
 8005a4c:	005b      	lsls	r3, r3, #1
 8005a4e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005a52:	441e      	add	r6, r3
 8005a54:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f04f 0100 	mov.w	r1, #0
 8005a5e:	4602      	mov	r2, r0
 8005a60:	460b      	mov	r3, r1
 8005a62:	1894      	adds	r4, r2, r2
 8005a64:	63bc      	str	r4, [r7, #56]	; 0x38
 8005a66:	415b      	adcs	r3, r3
 8005a68:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a6a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005a6e:	1812      	adds	r2, r2, r0
 8005a70:	eb41 0303 	adc.w	r3, r1, r3
 8005a74:	f04f 0400 	mov.w	r4, #0
 8005a78:	f04f 0500 	mov.w	r5, #0
 8005a7c:	00dd      	lsls	r5, r3, #3
 8005a7e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005a82:	00d4      	lsls	r4, r2, #3
 8005a84:	4622      	mov	r2, r4
 8005a86:	462b      	mov	r3, r5
 8005a88:	1814      	adds	r4, r2, r0
 8005a8a:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 8005a8e:	414b      	adcs	r3, r1
 8005a90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005a94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	f04f 0300 	mov.w	r3, #0
 8005aa0:	1891      	adds	r1, r2, r2
 8005aa2:	6339      	str	r1, [r7, #48]	; 0x30
 8005aa4:	415b      	adcs	r3, r3
 8005aa6:	637b      	str	r3, [r7, #52]	; 0x34
 8005aa8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005aac:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005ab0:	f7fa fd0e 	bl	80004d0 <__aeabi_uldivmod>
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	460b      	mov	r3, r1
 8005ab8:	4b0c      	ldr	r3, [pc, #48]	; (8005aec <UART_SetConfig+0x3dc>)
 8005aba:	fba3 1302 	umull	r1, r3, r3, r2
 8005abe:	095b      	lsrs	r3, r3, #5
 8005ac0:	2164      	movs	r1, #100	; 0x64
 8005ac2:	fb01 f303 	mul.w	r3, r1, r3
 8005ac6:	1ad3      	subs	r3, r2, r3
 8005ac8:	00db      	lsls	r3, r3, #3
 8005aca:	3332      	adds	r3, #50	; 0x32
 8005acc:	4a07      	ldr	r2, [pc, #28]	; (8005aec <UART_SetConfig+0x3dc>)
 8005ace:	fba2 2303 	umull	r2, r3, r2, r3
 8005ad2:	095b      	lsrs	r3, r3, #5
 8005ad4:	f003 0207 	and.w	r2, r3, #7
 8005ad8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4432      	add	r2, r6
 8005ae0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005ae2:	e1a6      	b.n	8005e32 <UART_SetConfig+0x722>
 8005ae4:	40011000 	.word	0x40011000
 8005ae8:	40011400 	.word	0x40011400
 8005aec:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005af0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	4bd1      	ldr	r3, [pc, #836]	; (8005e3c <UART_SetConfig+0x72c>)
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d006      	beq.n	8005b0a <UART_SetConfig+0x3fa>
 8005afc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	4bcf      	ldr	r3, [pc, #828]	; (8005e40 <UART_SetConfig+0x730>)
 8005b04:	429a      	cmp	r2, r3
 8005b06:	f040 80ca 	bne.w	8005c9e <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b0a:	f7fd fd57 	bl	80035bc <HAL_RCC_GetPCLK2Freq>
 8005b0e:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b12:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005b16:	461c      	mov	r4, r3
 8005b18:	f04f 0500 	mov.w	r5, #0
 8005b1c:	4622      	mov	r2, r4
 8005b1e:	462b      	mov	r3, r5
 8005b20:	1891      	adds	r1, r2, r2
 8005b22:	62b9      	str	r1, [r7, #40]	; 0x28
 8005b24:	415b      	adcs	r3, r3
 8005b26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b28:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005b2c:	1912      	adds	r2, r2, r4
 8005b2e:	eb45 0303 	adc.w	r3, r5, r3
 8005b32:	f04f 0000 	mov.w	r0, #0
 8005b36:	f04f 0100 	mov.w	r1, #0
 8005b3a:	00d9      	lsls	r1, r3, #3
 8005b3c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005b40:	00d0      	lsls	r0, r2, #3
 8005b42:	4602      	mov	r2, r0
 8005b44:	460b      	mov	r3, r1
 8005b46:	eb12 0a04 	adds.w	sl, r2, r4
 8005b4a:	eb43 0b05 	adc.w	fp, r3, r5
 8005b4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	4618      	mov	r0, r3
 8005b56:	f04f 0100 	mov.w	r1, #0
 8005b5a:	f04f 0200 	mov.w	r2, #0
 8005b5e:	f04f 0300 	mov.w	r3, #0
 8005b62:	008b      	lsls	r3, r1, #2
 8005b64:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005b68:	0082      	lsls	r2, r0, #2
 8005b6a:	4650      	mov	r0, sl
 8005b6c:	4659      	mov	r1, fp
 8005b6e:	f7fa fcaf 	bl	80004d0 <__aeabi_uldivmod>
 8005b72:	4602      	mov	r2, r0
 8005b74:	460b      	mov	r3, r1
 8005b76:	4bb3      	ldr	r3, [pc, #716]	; (8005e44 <UART_SetConfig+0x734>)
 8005b78:	fba3 2302 	umull	r2, r3, r3, r2
 8005b7c:	095b      	lsrs	r3, r3, #5
 8005b7e:	011e      	lsls	r6, r3, #4
 8005b80:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005b84:	4618      	mov	r0, r3
 8005b86:	f04f 0100 	mov.w	r1, #0
 8005b8a:	4602      	mov	r2, r0
 8005b8c:	460b      	mov	r3, r1
 8005b8e:	1894      	adds	r4, r2, r2
 8005b90:	623c      	str	r4, [r7, #32]
 8005b92:	415b      	adcs	r3, r3
 8005b94:	627b      	str	r3, [r7, #36]	; 0x24
 8005b96:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005b9a:	1812      	adds	r2, r2, r0
 8005b9c:	eb41 0303 	adc.w	r3, r1, r3
 8005ba0:	f04f 0400 	mov.w	r4, #0
 8005ba4:	f04f 0500 	mov.w	r5, #0
 8005ba8:	00dd      	lsls	r5, r3, #3
 8005baa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005bae:	00d4      	lsls	r4, r2, #3
 8005bb0:	4622      	mov	r2, r4
 8005bb2:	462b      	mov	r3, r5
 8005bb4:	1814      	adds	r4, r2, r0
 8005bb6:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8005bba:	414b      	adcs	r3, r1
 8005bbc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005bc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f04f 0100 	mov.w	r1, #0
 8005bcc:	f04f 0200 	mov.w	r2, #0
 8005bd0:	f04f 0300 	mov.w	r3, #0
 8005bd4:	008b      	lsls	r3, r1, #2
 8005bd6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005bda:	0082      	lsls	r2, r0, #2
 8005bdc:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8005be0:	f7fa fc76 	bl	80004d0 <__aeabi_uldivmod>
 8005be4:	4602      	mov	r2, r0
 8005be6:	460b      	mov	r3, r1
 8005be8:	4b96      	ldr	r3, [pc, #600]	; (8005e44 <UART_SetConfig+0x734>)
 8005bea:	fba3 1302 	umull	r1, r3, r3, r2
 8005bee:	095b      	lsrs	r3, r3, #5
 8005bf0:	2164      	movs	r1, #100	; 0x64
 8005bf2:	fb01 f303 	mul.w	r3, r1, r3
 8005bf6:	1ad3      	subs	r3, r2, r3
 8005bf8:	011b      	lsls	r3, r3, #4
 8005bfa:	3332      	adds	r3, #50	; 0x32
 8005bfc:	4a91      	ldr	r2, [pc, #580]	; (8005e44 <UART_SetConfig+0x734>)
 8005bfe:	fba2 2303 	umull	r2, r3, r2, r3
 8005c02:	095b      	lsrs	r3, r3, #5
 8005c04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c08:	441e      	add	r6, r3
 8005c0a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f04f 0100 	mov.w	r1, #0
 8005c14:	4602      	mov	r2, r0
 8005c16:	460b      	mov	r3, r1
 8005c18:	1894      	adds	r4, r2, r2
 8005c1a:	61bc      	str	r4, [r7, #24]
 8005c1c:	415b      	adcs	r3, r3
 8005c1e:	61fb      	str	r3, [r7, #28]
 8005c20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c24:	1812      	adds	r2, r2, r0
 8005c26:	eb41 0303 	adc.w	r3, r1, r3
 8005c2a:	f04f 0400 	mov.w	r4, #0
 8005c2e:	f04f 0500 	mov.w	r5, #0
 8005c32:	00dd      	lsls	r5, r3, #3
 8005c34:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005c38:	00d4      	lsls	r4, r2, #3
 8005c3a:	4622      	mov	r2, r4
 8005c3c:	462b      	mov	r3, r5
 8005c3e:	1814      	adds	r4, r2, r0
 8005c40:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 8005c44:	414b      	adcs	r3, r1
 8005c46:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8005c4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	4618      	mov	r0, r3
 8005c52:	f04f 0100 	mov.w	r1, #0
 8005c56:	f04f 0200 	mov.w	r2, #0
 8005c5a:	f04f 0300 	mov.w	r3, #0
 8005c5e:	008b      	lsls	r3, r1, #2
 8005c60:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005c64:	0082      	lsls	r2, r0, #2
 8005c66:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8005c6a:	f7fa fc31 	bl	80004d0 <__aeabi_uldivmod>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	460b      	mov	r3, r1
 8005c72:	4b74      	ldr	r3, [pc, #464]	; (8005e44 <UART_SetConfig+0x734>)
 8005c74:	fba3 1302 	umull	r1, r3, r3, r2
 8005c78:	095b      	lsrs	r3, r3, #5
 8005c7a:	2164      	movs	r1, #100	; 0x64
 8005c7c:	fb01 f303 	mul.w	r3, r1, r3
 8005c80:	1ad3      	subs	r3, r2, r3
 8005c82:	011b      	lsls	r3, r3, #4
 8005c84:	3332      	adds	r3, #50	; 0x32
 8005c86:	4a6f      	ldr	r2, [pc, #444]	; (8005e44 <UART_SetConfig+0x734>)
 8005c88:	fba2 2303 	umull	r2, r3, r2, r3
 8005c8c:	095b      	lsrs	r3, r3, #5
 8005c8e:	f003 020f 	and.w	r2, r3, #15
 8005c92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4432      	add	r2, r6
 8005c9a:	609a      	str	r2, [r3, #8]
 8005c9c:	e0c9      	b.n	8005e32 <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c9e:	f7fd fc79 	bl	8003594 <HAL_RCC_GetPCLK1Freq>
 8005ca2:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ca6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005caa:	461c      	mov	r4, r3
 8005cac:	f04f 0500 	mov.w	r5, #0
 8005cb0:	4622      	mov	r2, r4
 8005cb2:	462b      	mov	r3, r5
 8005cb4:	1891      	adds	r1, r2, r2
 8005cb6:	6139      	str	r1, [r7, #16]
 8005cb8:	415b      	adcs	r3, r3
 8005cba:	617b      	str	r3, [r7, #20]
 8005cbc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005cc0:	1912      	adds	r2, r2, r4
 8005cc2:	eb45 0303 	adc.w	r3, r5, r3
 8005cc6:	f04f 0000 	mov.w	r0, #0
 8005cca:	f04f 0100 	mov.w	r1, #0
 8005cce:	00d9      	lsls	r1, r3, #3
 8005cd0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005cd4:	00d0      	lsls	r0, r2, #3
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	460b      	mov	r3, r1
 8005cda:	eb12 0804 	adds.w	r8, r2, r4
 8005cde:	eb43 0905 	adc.w	r9, r3, r5
 8005ce2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f04f 0100 	mov.w	r1, #0
 8005cee:	f04f 0200 	mov.w	r2, #0
 8005cf2:	f04f 0300 	mov.w	r3, #0
 8005cf6:	008b      	lsls	r3, r1, #2
 8005cf8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005cfc:	0082      	lsls	r2, r0, #2
 8005cfe:	4640      	mov	r0, r8
 8005d00:	4649      	mov	r1, r9
 8005d02:	f7fa fbe5 	bl	80004d0 <__aeabi_uldivmod>
 8005d06:	4602      	mov	r2, r0
 8005d08:	460b      	mov	r3, r1
 8005d0a:	4b4e      	ldr	r3, [pc, #312]	; (8005e44 <UART_SetConfig+0x734>)
 8005d0c:	fba3 2302 	umull	r2, r3, r3, r2
 8005d10:	095b      	lsrs	r3, r3, #5
 8005d12:	011e      	lsls	r6, r3, #4
 8005d14:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f04f 0100 	mov.w	r1, #0
 8005d1e:	4602      	mov	r2, r0
 8005d20:	460b      	mov	r3, r1
 8005d22:	1894      	adds	r4, r2, r2
 8005d24:	60bc      	str	r4, [r7, #8]
 8005d26:	415b      	adcs	r3, r3
 8005d28:	60fb      	str	r3, [r7, #12]
 8005d2a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005d2e:	1812      	adds	r2, r2, r0
 8005d30:	eb41 0303 	adc.w	r3, r1, r3
 8005d34:	f04f 0400 	mov.w	r4, #0
 8005d38:	f04f 0500 	mov.w	r5, #0
 8005d3c:	00dd      	lsls	r5, r3, #3
 8005d3e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005d42:	00d4      	lsls	r4, r2, #3
 8005d44:	4622      	mov	r2, r4
 8005d46:	462b      	mov	r3, r5
 8005d48:	1814      	adds	r4, r2, r0
 8005d4a:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8005d4e:	414b      	adcs	r3, r1
 8005d50:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005d54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f04f 0100 	mov.w	r1, #0
 8005d60:	f04f 0200 	mov.w	r2, #0
 8005d64:	f04f 0300 	mov.w	r3, #0
 8005d68:	008b      	lsls	r3, r1, #2
 8005d6a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005d6e:	0082      	lsls	r2, r0, #2
 8005d70:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005d74:	f7fa fbac 	bl	80004d0 <__aeabi_uldivmod>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	460b      	mov	r3, r1
 8005d7c:	4b31      	ldr	r3, [pc, #196]	; (8005e44 <UART_SetConfig+0x734>)
 8005d7e:	fba3 1302 	umull	r1, r3, r3, r2
 8005d82:	095b      	lsrs	r3, r3, #5
 8005d84:	2164      	movs	r1, #100	; 0x64
 8005d86:	fb01 f303 	mul.w	r3, r1, r3
 8005d8a:	1ad3      	subs	r3, r2, r3
 8005d8c:	011b      	lsls	r3, r3, #4
 8005d8e:	3332      	adds	r3, #50	; 0x32
 8005d90:	4a2c      	ldr	r2, [pc, #176]	; (8005e44 <UART_SetConfig+0x734>)
 8005d92:	fba2 2303 	umull	r2, r3, r2, r3
 8005d96:	095b      	lsrs	r3, r3, #5
 8005d98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d9c:	441e      	add	r6, r3
 8005d9e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005da2:	4618      	mov	r0, r3
 8005da4:	f04f 0100 	mov.w	r1, #0
 8005da8:	4602      	mov	r2, r0
 8005daa:	460b      	mov	r3, r1
 8005dac:	1894      	adds	r4, r2, r2
 8005dae:	603c      	str	r4, [r7, #0]
 8005db0:	415b      	adcs	r3, r3
 8005db2:	607b      	str	r3, [r7, #4]
 8005db4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005db8:	1812      	adds	r2, r2, r0
 8005dba:	eb41 0303 	adc.w	r3, r1, r3
 8005dbe:	f04f 0400 	mov.w	r4, #0
 8005dc2:	f04f 0500 	mov.w	r5, #0
 8005dc6:	00dd      	lsls	r5, r3, #3
 8005dc8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005dcc:	00d4      	lsls	r4, r2, #3
 8005dce:	4622      	mov	r2, r4
 8005dd0:	462b      	mov	r3, r5
 8005dd2:	1814      	adds	r4, r2, r0
 8005dd4:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 8005dd8:	414b      	adcs	r3, r1
 8005dda:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005dde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	4618      	mov	r0, r3
 8005de6:	f04f 0100 	mov.w	r1, #0
 8005dea:	f04f 0200 	mov.w	r2, #0
 8005dee:	f04f 0300 	mov.w	r3, #0
 8005df2:	008b      	lsls	r3, r1, #2
 8005df4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005df8:	0082      	lsls	r2, r0, #2
 8005dfa:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8005dfe:	f7fa fb67 	bl	80004d0 <__aeabi_uldivmod>
 8005e02:	4602      	mov	r2, r0
 8005e04:	460b      	mov	r3, r1
 8005e06:	4b0f      	ldr	r3, [pc, #60]	; (8005e44 <UART_SetConfig+0x734>)
 8005e08:	fba3 1302 	umull	r1, r3, r3, r2
 8005e0c:	095b      	lsrs	r3, r3, #5
 8005e0e:	2164      	movs	r1, #100	; 0x64
 8005e10:	fb01 f303 	mul.w	r3, r1, r3
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	011b      	lsls	r3, r3, #4
 8005e18:	3332      	adds	r3, #50	; 0x32
 8005e1a:	4a0a      	ldr	r2, [pc, #40]	; (8005e44 <UART_SetConfig+0x734>)
 8005e1c:	fba2 2303 	umull	r2, r3, r2, r3
 8005e20:	095b      	lsrs	r3, r3, #5
 8005e22:	f003 020f 	and.w	r2, r3, #15
 8005e26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4432      	add	r2, r6
 8005e2e:	609a      	str	r2, [r3, #8]
}
 8005e30:	e7ff      	b.n	8005e32 <UART_SetConfig+0x722>
 8005e32:	bf00      	nop
 8005e34:	37f4      	adds	r7, #244	; 0xf4
 8005e36:	46bd      	mov	sp, r7
 8005e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e3c:	40011000 	.word	0x40011000
 8005e40:	40011400 	.word	0x40011400
 8005e44:	51eb851f 	.word	0x51eb851f

08005e48 <HAL_TIM_OC_DelayElapsedCallback>:
#define LEAD_IN 4
#define LEAD_OUT 4

LedSingleWire *instance;

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b082      	sub	sp, #8
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
	instance->StartNextDma();
 8005e50:	4b04      	ldr	r3, [pc, #16]	; (8005e64 <HAL_TIM_OC_DelayElapsedCallback+0x1c>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4618      	mov	r0, r3
 8005e56:	f000 f9d7 	bl	8006208 <_ZN13LedSingleWire12StartNextDmaEv>
}
 8005e5a:	bf00      	nop
 8005e5c:	3708      	adds	r7, #8
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	20000194 	.word	0x20000194

08005e68 <_ZN13DisplayDriverC1Ev>:
#ifndef INC_DISPLAYDRIVER_H_
#define INC_DISPLAYDRIVER_H_

#include <stdint.h>

class DisplayDriver {
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	4a04      	ldr	r2, [pc, #16]	; (8005e84 <_ZN13DisplayDriverC1Ev+0x1c>)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	601a      	str	r2, [r3, #0]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	4618      	mov	r0, r3
 8005e7a:	370c      	adds	r7, #12
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr
 8005e84:	08007ce8 	.word	0x08007ce8

08005e88 <_ZN13LedSingleWireC1ENS_6FormatEht>:

LedSingleWire::LedSingleWire(Format format, uint8_t strandCount,
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b082      	sub	sp, #8
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	4608      	mov	r0, r1
 8005e92:	4611      	mov	r1, r2
 8005e94:	461a      	mov	r2, r3
 8005e96:	4603      	mov	r3, r0
 8005e98:	70fb      	strb	r3, [r7, #3]
 8005e9a:	460b      	mov	r3, r1
 8005e9c:	70bb      	strb	r3, [r7, #2]
 8005e9e:	4613      	mov	r3, r2
 8005ea0:	803b      	strh	r3, [r7, #0]
		uint16_t pixelCount) {
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f7ff ffdf 	bl	8005e68 <_ZN13DisplayDriverC1Ev>
 8005eaa:	4a14      	ldr	r2, [pc, #80]	; (8005efc <_ZN13LedSingleWireC1ENS_6FormatEht+0x74>)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	601a      	str	r2, [r3, #0]
	this->format = format;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	78fa      	ldrb	r2, [r7, #3]
 8005eb4:	711a      	strb	r2, [r3, #4]
	this->strandCount = strandCount;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	78ba      	ldrb	r2, [r7, #2]
 8005eba:	719a      	strb	r2, [r3, #6]

	switch (this->format) {
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	791b      	ldrb	r3, [r3, #4]
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d803      	bhi.n	8005ecc <_ZN13LedSingleWireC1ENS_6FormatEht+0x44>
	case RGBW:
	case GRBW:
		this->bytesPerPixel = 4;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2204      	movs	r2, #4
 8005ec8:	715a      	strb	r2, [r3, #5]
		break;
 8005eca:	bf00      	nop
	}

	//Each time division will be ~ 0.3uS.  0 looks like 0.3us/0.9us.  1 looks like 0.6us/0.6us so
	//each bit requires 4 time divisions
	this->pixelCount = pixelCount;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	883a      	ldrh	r2, [r7, #0]
 8005ed0:	811a      	strh	r2, [r3, #8]
	this->bufferLength = (SLOTS_PER_BIT * bytesPerPixel * 8 * pixelCount)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	795b      	ldrb	r3, [r3, #5]
			+ LEAD_IN + LEAD_OUT;
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	883a      	ldrh	r2, [r7, #0]
 8005eda:	fb12 f303 	smulbb	r3, r2, r3
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	015b      	lsls	r3, r3, #5
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	3308      	adds	r3, #8
 8005ee6:	b29a      	uxth	r2, r3
	this->bufferLength = (SLOTS_PER_BIT * bytesPerPixel * 8 * pixelCount)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	815a      	strh	r2, [r3, #10]

	instance = this;
 8005eec:	4a04      	ldr	r2, [pc, #16]	; (8005f00 <_ZN13LedSingleWireC1ENS_6FormatEht+0x78>)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6013      	str	r3, [r2, #0]
}
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	3708      	adds	r7, #8
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}
 8005efc:	08007cd0 	.word	0x08007cd0
 8005f00:	20000194 	.word	0x20000194

08005f04 <_ZN13LedSingleWire4OpenEv>:

void LedSingleWire::Open() {
 8005f04:	b590      	push	{r4, r7, lr}
 8005f06:	b089      	sub	sp, #36	; 0x24
 8005f08:	af04      	add	r7, sp, #16
 8005f0a:	6078      	str	r0, [r7, #4]
	buffer = new uint16_t[this->bufferLength];
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	895b      	ldrh	r3, [r3, #10]
 8005f10:	4a3a      	ldr	r2, [pc, #232]	; (8005ffc <_ZN13LedSingleWire4OpenEv+0xf8>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d801      	bhi.n	8005f1a <_ZN13LedSingleWire4OpenEv+0x16>
 8005f16:	005b      	lsls	r3, r3, #1
 8005f18:	e001      	b.n	8005f1e <_ZN13LedSingleWire4OpenEv+0x1a>
 8005f1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f001 f8d1 	bl	80070c6 <_Znaj>
 8005f24:	4603      	mov	r3, r0
 8005f26:	461a      	mov	r2, r3
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	60da      	str	r2, [r3, #12]

	//Blanks the string

	for (uint16_t offset = 0; offset < bufferLength; offset++) {
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	81fb      	strh	r3, [r7, #14]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	895b      	ldrh	r3, [r3, #10]
 8005f34:	89fa      	ldrh	r2, [r7, #14]
 8005f36:	429a      	cmp	r2, r3
 8005f38:	d219      	bcs.n	8005f6e <_ZN13LedSingleWire4OpenEv+0x6a>
		if (offset < LEAD_IN || offset > LEAD_OUT) {
 8005f3a:	89fb      	ldrh	r3, [r7, #14]
 8005f3c:	2b03      	cmp	r3, #3
 8005f3e:	d902      	bls.n	8005f46 <_ZN13LedSingleWire4OpenEv+0x42>
 8005f40:	89fb      	ldrh	r3, [r7, #14]
 8005f42:	2b04      	cmp	r3, #4
 8005f44:	d907      	bls.n	8005f56 <_ZN13LedSingleWire4OpenEv+0x52>
			buffer[offset] = 0x0000;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	68da      	ldr	r2, [r3, #12]
 8005f4a:	89fb      	ldrh	r3, [r7, #14]
 8005f4c:	005b      	lsls	r3, r3, #1
 8005f4e:	4413      	add	r3, r2
 8005f50:	2200      	movs	r2, #0
 8005f52:	801a      	strh	r2, [r3, #0]
 8005f54:	e007      	b.n	8005f66 <_ZN13LedSingleWire4OpenEv+0x62>
		} else {
			buffer[offset] = 0xFFFF;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	68da      	ldr	r2, [r3, #12]
 8005f5a:	89fb      	ldrh	r3, [r7, #14]
 8005f5c:	005b      	lsls	r3, r3, #1
 8005f5e:	4413      	add	r3, r2
 8005f60:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005f64:	801a      	strh	r2, [r3, #0]
	for (uint16_t offset = 0; offset < bufferLength; offset++) {
 8005f66:	89fb      	ldrh	r3, [r7, #14]
 8005f68:	3301      	adds	r3, #1
 8005f6a:	81fb      	strh	r3, [r7, #14]
 8005f6c:	e7e0      	b.n	8005f30 <_ZN13LedSingleWire4OpenEv+0x2c>
		}
	}

	for (uint8_t strand = 0; strand < strandCount; strand++) {
 8005f6e:	2300      	movs	r3, #0
 8005f70:	737b      	strb	r3, [r7, #13]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	799b      	ldrb	r3, [r3, #6]
 8005f76:	7b7a      	ldrb	r2, [r7, #13]
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d21e      	bcs.n	8005fba <_ZN13LedSingleWire4OpenEv+0xb6>
		for (uint16_t pixel = 0; pixel < pixelCount; pixel++) {
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	817b      	strh	r3, [r7, #10]
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	891b      	ldrh	r3, [r3, #8]
 8005f84:	897a      	ldrh	r2, [r7, #10]
 8005f86:	429a      	cmp	r2, r3
 8005f88:	d213      	bcs.n	8005fb2 <_ZN13LedSingleWire4OpenEv+0xae>
			SetPixel(pixel, strand, 0, 0, 0, 0);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	3308      	adds	r3, #8
 8005f90:	681c      	ldr	r4, [r3, #0]
 8005f92:	7b7b      	ldrb	r3, [r7, #13]
 8005f94:	b29a      	uxth	r2, r3
 8005f96:	8979      	ldrh	r1, [r7, #10]
 8005f98:	2300      	movs	r3, #0
 8005f9a:	9302      	str	r3, [sp, #8]
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	9301      	str	r3, [sp, #4]
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	9300      	str	r3, [sp, #0]
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	47a0      	blx	r4
		for (uint16_t pixel = 0; pixel < pixelCount; pixel++) {
 8005faa:	897b      	ldrh	r3, [r7, #10]
 8005fac:	3301      	adds	r3, #1
 8005fae:	817b      	strh	r3, [r7, #10]
 8005fb0:	e7e6      	b.n	8005f80 <_ZN13LedSingleWire4OpenEv+0x7c>
	for (uint8_t strand = 0; strand < strandCount; strand++) {
 8005fb2:	7b7b      	ldrb	r3, [r7, #13]
 8005fb4:	3301      	adds	r3, #1
 8005fb6:	737b      	strb	r3, [r7, #13]
 8005fb8:	e7db      	b.n	8005f72 <_ZN13LedSingleWire4OpenEv+0x6e>
		}
	}

	__HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_CC1);
 8005fba:	4b11      	ldr	r3, [pc, #68]	; (8006000 <_ZN13LedSingleWire4OpenEv+0xfc>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	68da      	ldr	r2, [r3, #12]
 8005fc0:	4b0f      	ldr	r3, [pc, #60]	; (8006000 <_ZN13LedSingleWire4OpenEv+0xfc>)
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fc8:	60da      	str	r2, [r3, #12]

	TIM_CCxChannelCmd(htim1.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005fca:	4b0d      	ldr	r3, [pc, #52]	; (8006000 <_ZN13LedSingleWire4OpenEv+0xfc>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	2100      	movs	r1, #0
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f7ff f972 	bl	80052bc <TIM_CCxChannelCmd>

	__HAL_TIM_ENABLE_IT(&htim3, TIM_IT_CC1);
 8005fd8:	4b0a      	ldr	r3, [pc, #40]	; (8006004 <_ZN13LedSingleWire4OpenEv+0x100>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	68da      	ldr	r2, [r3, #12]
 8005fde:	4b09      	ldr	r3, [pc, #36]	; (8006004 <_ZN13LedSingleWire4OpenEv+0x100>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f042 0202 	orr.w	r2, r2, #2
 8005fe6:	60da      	str	r2, [r3, #12]

//	htim3.OC_DelayElapsedCallback = ResetDelayElapsed;

	HAL_TIM_Base_Start_IT(&htim1);
 8005fe8:	4805      	ldr	r0, [pc, #20]	; (8006000 <_ZN13LedSingleWire4OpenEv+0xfc>)
 8005fea:	f7fe fb46 	bl	800467a <HAL_TIM_Base_Start_IT>

	SendStands();
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f000 f8f4 	bl	80061dc <_ZN13LedSingleWire10SendStandsEv>
}
 8005ff4:	bf00      	nop
 8005ff6:	3714      	adds	r7, #20
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd90      	pop	{r4, r7, pc}
 8005ffc:	3ffffffc 	.word	0x3ffffffc
 8006000:	20000eb0 	.word	0x20000eb0
 8006004:	20000e30 	.word	0x20000e30

08006008 <_ZN13LedSingleWire5CloseEv>:

void LedSingleWire::Close() {
 8006008:	b580      	push	{r7, lr}
 800600a:	b082      	sub	sp, #8
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
	delete buffer;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	68db      	ldr	r3, [r3, #12]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d003      	beq.n	8006020 <_ZN13LedSingleWire5CloseEv+0x18>
 8006018:	2102      	movs	r1, #2
 800601a:	4618      	mov	r0, r3
 800601c:	f001 f840 	bl	80070a0 <_ZdlPvj>
}
 8006020:	bf00      	nop
 8006022:	3708      	adds	r7, #8
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}

08006028 <_ZN13LedSingleWire8SetPixelEtthhhh>:

void LedSingleWire::SetPixel(uint16_t pixel, uint16_t strand, uint8_t r,
		uint8_t g, uint8_t b, uint8_t w) {
 8006028:	b480      	push	{r7}
 800602a:	b089      	sub	sp, #36	; 0x24
 800602c:	af00      	add	r7, sp, #0
 800602e:	60f8      	str	r0, [r7, #12]
 8006030:	4608      	mov	r0, r1
 8006032:	4611      	mov	r1, r2
 8006034:	461a      	mov	r2, r3
 8006036:	4603      	mov	r3, r0
 8006038:	817b      	strh	r3, [r7, #10]
 800603a:	460b      	mov	r3, r1
 800603c:	813b      	strh	r3, [r7, #8]
 800603e:	4613      	mov	r3, r2
 8006040:	71fb      	strb	r3, [r7, #7]
	uint16_t strandMask = 0x00;
 8006042:	2300      	movs	r3, #0
 8006044:	82bb      	strh	r3, [r7, #20]

	uint16_t offset = (SLOTS_PER_BIT * bytesPerPixel * 8 * pixel) + LEAD_IN;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	795b      	ldrb	r3, [r3, #5]
 800604a:	b29b      	uxth	r3, r3
 800604c:	897a      	ldrh	r2, [r7, #10]
 800604e:	fb12 f303 	smulbb	r3, r2, r3
 8006052:	b29b      	uxth	r3, r3
 8006054:	015b      	lsls	r3, r3, #5
 8006056:	b29b      	uxth	r3, r3
 8006058:	3304      	adds	r3, #4
 800605a:	83fb      	strh	r3, [r7, #30]

	switch (strand) {
 800605c:	893b      	ldrh	r3, [r7, #8]
 800605e:	2b00      	cmp	r3, #0
 8006060:	f040 80ab 	bne.w	80061ba <_ZN13LedSingleWire8SetPixelEtthhhh+0x192>
	case 0:
		strandMask = LED_0_Pin;
 8006064:	2302      	movs	r3, #2
 8006066:	82bb      	strh	r3, [r7, #20]
		break;
 8006068:	bf00      	nop
	default:
		//Strand is not configured
		return;
	}

	uint32_t data = 0;
 800606a:	2300      	movs	r3, #0
 800606c:	61bb      	str	r3, [r7, #24]

	switch (format) {
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	791b      	ldrb	r3, [r3, #4]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d002      	beq.n	800607c <_ZN13LedSingleWire8SetPixelEtthhhh+0x54>
 8006076:	2b01      	cmp	r3, #1
 8006078:	d00f      	beq.n	800609a <_ZN13LedSingleWire8SetPixelEtthhhh+0x72>
 800607a:	e01d      	b.n	80060b8 <_ZN13LedSingleWire8SetPixelEtthhhh+0x90>
	case RGBW:
		data = r << 24 | g << 16 | b << 8 | w;
 800607c:	79fb      	ldrb	r3, [r7, #7]
 800607e:	061a      	lsls	r2, r3, #24
 8006080:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006084:	041b      	lsls	r3, r3, #16
 8006086:	431a      	orrs	r2, r3
 8006088:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800608c:	021b      	lsls	r3, r3, #8
 800608e:	431a      	orrs	r2, r3
 8006090:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8006094:	4313      	orrs	r3, r2
 8006096:	61bb      	str	r3, [r7, #24]
		break;
 8006098:	e00e      	b.n	80060b8 <_ZN13LedSingleWire8SetPixelEtthhhh+0x90>
	case GRBW:
		data = g << 24 | r << 16 | b << 8 | w;
 800609a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800609e:	061a      	lsls	r2, r3, #24
 80060a0:	79fb      	ldrb	r3, [r7, #7]
 80060a2:	041b      	lsls	r3, r3, #16
 80060a4:	431a      	orrs	r2, r3
 80060a6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80060aa:	021b      	lsls	r3, r3, #8
 80060ac:	431a      	orrs	r2, r3
 80060ae:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80060b2:	4313      	orrs	r3, r2
 80060b4:	61bb      	str	r3, [r7, #24]
		break;
 80060b6:	bf00      	nop
	}

	for (int8_t bit = 31; bit >= 0; bit--) {
 80060b8:	231f      	movs	r3, #31
 80060ba:	75fb      	strb	r3, [r7, #23]
 80060bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	db7b      	blt.n	80061bc <_ZN13LedSingleWire8SetPixelEtthhhh+0x194>
		buffer[offset] = buffer[offset] | strandMask;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	68da      	ldr	r2, [r3, #12]
 80060c8:	8bfb      	ldrh	r3, [r7, #30]
 80060ca:	005b      	lsls	r3, r3, #1
 80060cc:	4413      	add	r3, r2
 80060ce:	8819      	ldrh	r1, [r3, #0]
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	68da      	ldr	r2, [r3, #12]
 80060d4:	8bfb      	ldrh	r3, [r7, #30]
 80060d6:	005b      	lsls	r3, r3, #1
 80060d8:	4413      	add	r3, r2
 80060da:	8aba      	ldrh	r2, [r7, #20]
 80060dc:	430a      	orrs	r2, r1
 80060de:	b292      	uxth	r2, r2
 80060e0:	801a      	strh	r2, [r3, #0]
		offset++;
 80060e2:	8bfb      	ldrh	r3, [r7, #30]
 80060e4:	3301      	adds	r3, #1
 80060e6:	83fb      	strh	r3, [r7, #30]
		if (data & (0x01 << bit)) {
 80060e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80060ec:	2201      	movs	r2, #1
 80060ee:	fa02 f303 	lsl.w	r3, r2, r3
 80060f2:	461a      	mov	r2, r3
 80060f4:	69bb      	ldr	r3, [r7, #24]
 80060f6:	4013      	ands	r3, r2
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d012      	beq.n	8006122 <_ZN13LedSingleWire8SetPixelEtthhhh+0xfa>
			buffer[offset] = buffer[offset] | strandMask;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	68da      	ldr	r2, [r3, #12]
 8006100:	8bfb      	ldrh	r3, [r7, #30]
 8006102:	005b      	lsls	r3, r3, #1
 8006104:	4413      	add	r3, r2
 8006106:	8819      	ldrh	r1, [r3, #0]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	68da      	ldr	r2, [r3, #12]
 800610c:	8bfb      	ldrh	r3, [r7, #30]
 800610e:	005b      	lsls	r3, r3, #1
 8006110:	4413      	add	r3, r2
 8006112:	8aba      	ldrh	r2, [r7, #20]
 8006114:	430a      	orrs	r2, r1
 8006116:	b292      	uxth	r2, r2
 8006118:	801a      	strh	r2, [r3, #0]
			offset++;
 800611a:	8bfb      	ldrh	r3, [r7, #30]
 800611c:	3301      	adds	r3, #1
 800611e:	83fb      	strh	r3, [r7, #30]
 8006120:	e016      	b.n	8006150 <_ZN13LedSingleWire8SetPixelEtthhhh+0x128>
		} else {
			buffer[offset] = buffer[offset] & ~strandMask;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	68da      	ldr	r2, [r3, #12]
 8006126:	8bfb      	ldrh	r3, [r7, #30]
 8006128:	005b      	lsls	r3, r3, #1
 800612a:	4413      	add	r3, r2
 800612c:	881b      	ldrh	r3, [r3, #0]
 800612e:	b21a      	sxth	r2, r3
 8006130:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006134:	43db      	mvns	r3, r3
 8006136:	b21b      	sxth	r3, r3
 8006138:	4013      	ands	r3, r2
 800613a:	b219      	sxth	r1, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	68da      	ldr	r2, [r3, #12]
 8006140:	8bfb      	ldrh	r3, [r7, #30]
 8006142:	005b      	lsls	r3, r3, #1
 8006144:	4413      	add	r3, r2
 8006146:	b28a      	uxth	r2, r1
 8006148:	801a      	strh	r2, [r3, #0]
			offset++;
 800614a:	8bfb      	ldrh	r3, [r7, #30]
 800614c:	3301      	adds	r3, #1
 800614e:	83fb      	strh	r3, [r7, #30]
		}
		buffer[offset] = buffer[offset] & ~strandMask;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	68da      	ldr	r2, [r3, #12]
 8006154:	8bfb      	ldrh	r3, [r7, #30]
 8006156:	005b      	lsls	r3, r3, #1
 8006158:	4413      	add	r3, r2
 800615a:	881b      	ldrh	r3, [r3, #0]
 800615c:	b21a      	sxth	r2, r3
 800615e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006162:	43db      	mvns	r3, r3
 8006164:	b21b      	sxth	r3, r3
 8006166:	4013      	ands	r3, r2
 8006168:	b219      	sxth	r1, r3
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	68da      	ldr	r2, [r3, #12]
 800616e:	8bfb      	ldrh	r3, [r7, #30]
 8006170:	005b      	lsls	r3, r3, #1
 8006172:	4413      	add	r3, r2
 8006174:	b28a      	uxth	r2, r1
 8006176:	801a      	strh	r2, [r3, #0]
		offset++;
 8006178:	8bfb      	ldrh	r3, [r7, #30]
 800617a:	3301      	adds	r3, #1
 800617c:	83fb      	strh	r3, [r7, #30]
		buffer[offset] = buffer[offset] & ~strandMask;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	68da      	ldr	r2, [r3, #12]
 8006182:	8bfb      	ldrh	r3, [r7, #30]
 8006184:	005b      	lsls	r3, r3, #1
 8006186:	4413      	add	r3, r2
 8006188:	881b      	ldrh	r3, [r3, #0]
 800618a:	b21a      	sxth	r2, r3
 800618c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006190:	43db      	mvns	r3, r3
 8006192:	b21b      	sxth	r3, r3
 8006194:	4013      	ands	r3, r2
 8006196:	b219      	sxth	r1, r3
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	68da      	ldr	r2, [r3, #12]
 800619c:	8bfb      	ldrh	r3, [r7, #30]
 800619e:	005b      	lsls	r3, r3, #1
 80061a0:	4413      	add	r3, r2
 80061a2:	b28a      	uxth	r2, r1
 80061a4:	801a      	strh	r2, [r3, #0]
		offset++;
 80061a6:	8bfb      	ldrh	r3, [r7, #30]
 80061a8:	3301      	adds	r3, #1
 80061aa:	83fb      	strh	r3, [r7, #30]
	for (int8_t bit = 31; bit >= 0; bit--) {
 80061ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	3b01      	subs	r3, #1
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	75fb      	strb	r3, [r7, #23]
 80061b8:	e780      	b.n	80060bc <_ZN13LedSingleWire8SetPixelEtthhhh+0x94>
		return;
 80061ba:	bf00      	nop
	}
}
 80061bc:	3724      	adds	r7, #36	; 0x24
 80061be:	46bd      	mov	sp, r7
 80061c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c4:	4770      	bx	lr

080061c6 <_ZN13LedSingleWire10SwapBufferEv>:

void LedSingleWire::SwapBuffer() {
 80061c6:	b580      	push	{r7, lr}
 80061c8:	b082      	sub	sp, #8
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	6078      	str	r0, [r7, #4]
	SendStands();
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 f804 	bl	80061dc <_ZN13LedSingleWire10SendStandsEv>
}
 80061d4:	bf00      	nop
 80061d6:	3708      	adds	r7, #8
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}

080061dc <_ZN13LedSingleWire10SendStandsEv>:

void LedSingleWire::SendStands() {
 80061dc:	b580      	push	{r7, lr}
 80061de:	b082      	sub	sp, #8
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
	//Reset signal
	LED_CLK_GPIO_Port->ODR = 0x00;
 80061e4:	4b06      	ldr	r3, [pc, #24]	; (8006200 <_ZN13LedSingleWire10SendStandsEv+0x24>)
 80061e6:	2200      	movs	r2, #0
 80061e8:	615a      	str	r2, [r3, #20]

	htim3.Instance->EGR = TIM_EGR_UG;
 80061ea:	4b06      	ldr	r3, [pc, #24]	; (8006204 <_ZN13LedSingleWire10SendStandsEv+0x28>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	2201      	movs	r2, #1
 80061f0:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Start_IT(&htim3);
 80061f2:	4804      	ldr	r0, [pc, #16]	; (8006204 <_ZN13LedSingleWire10SendStandsEv+0x28>)
 80061f4:	f7fe fa41 	bl	800467a <HAL_TIM_Base_Start_IT>
}
 80061f8:	bf00      	nop
 80061fa:	3708      	adds	r7, #8
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}
 8006200:	40020000 	.word	0x40020000
 8006204:	20000e30 	.word	0x20000e30

08006208 <_ZN13LedSingleWire12StartNextDmaEv>:

void LedSingleWire::StartNextDma() {
 8006208:	b580      	push	{r7, lr}
 800620a:	b082      	sub	sp, #8
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
	//14 is 300nS
	htim1.Instance->ARR = 18;
 8006210:	4b0a      	ldr	r3, [pc, #40]	; (800623c <_ZN13LedSingleWire12StartNextDmaEv+0x34>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	2212      	movs	r2, #18
 8006216:	62da      	str	r2, [r3, #44]	; 0x2c
	htim1.Instance->EGR = TIM_EGR_UG;
 8006218:	4b08      	ldr	r3, [pc, #32]	; (800623c <_ZN13LedSingleWire12StartNextDmaEv+0x34>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	2201      	movs	r2, #1
 800621e:	615a      	str	r2, [r3, #20]

	HAL_DMA_Start_IT(&hdma_tim1_ch1, (uint32_t) buffer,
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	68db      	ldr	r3, [r3, #12]
 8006224:	4619      	mov	r1, r3
			(uint32_t) &(LED_CLK_GPIO_Port->ODR), bufferLength);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	895b      	ldrh	r3, [r3, #10]
	HAL_DMA_Start_IT(&hdma_tim1_ch1, (uint32_t) buffer,
 800622a:	4a05      	ldr	r2, [pc, #20]	; (8006240 <_ZN13LedSingleWire12StartNextDmaEv+0x38>)
 800622c:	4805      	ldr	r0, [pc, #20]	; (8006244 <_ZN13LedSingleWire12StartNextDmaEv+0x3c>)
 800622e:	f7fc f8ff 	bl	8002430 <HAL_DMA_Start_IT>
}
 8006232:	bf00      	nop
 8006234:	3708      	adds	r7, #8
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}
 800623a:	bf00      	nop
 800623c:	20000eb0 	.word	0x20000eb0
 8006240:	40020014 	.word	0x40020014
 8006244:	20000dd0 	.word	0x20000dd0

08006248 <_Z12DMA_CompleteP19__DMA_HandleTypeDef>:
//		instance->handleNeeded = true;
//		instance->Handle();
//	}
//}

void DMA_Complete(DMA_HandleTypeDef *hdma) {
 8006248:	b580      	push	{r7, lr}
 800624a:	b082      	sub	sp, #8
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
	instance->Handle();
 8006250:	4b04      	ldr	r3, [pc, #16]	; (8006264 <_Z12DMA_CompleteP19__DMA_HandleTypeDef+0x1c>)
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4618      	mov	r0, r3
 8006256:	f000 fb5f 	bl	8006918 <_ZN12MatrixDriver6HandleEv>
}
 800625a:	bf00      	nop
 800625c:	3708      	adds	r7, #8
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
 8006262:	bf00      	nop
 8006264:	20000198 	.word	0x20000198

08006268 <_Z9DMA_AbortP19__DMA_HandleTypeDef>:

void DMA_Abort(DMA_HandleTypeDef *hdma) {
 8006268:	b580      	push	{r7, lr}
 800626a:	b082      	sub	sp, #8
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
	instance->Handle();
 8006270:	4b04      	ldr	r3, [pc, #16]	; (8006284 <_Z9DMA_AbortP19__DMA_HandleTypeDef+0x1c>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	4618      	mov	r0, r3
 8006276:	f000 fb4f 	bl	8006918 <_ZN12MatrixDriver6HandleEv>
}
 800627a:	bf00      	nop
 800627c:	3708      	adds	r7, #8
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}
 8006282:	bf00      	nop
 8006284:	20000198 	.word	0x20000198

08006288 <_Z9DMA_ErrorP19__DMA_HandleTypeDef>:

void DMA_Error(DMA_HandleTypeDef *hdma) {
 8006288:	b580      	push	{r7, lr}
 800628a:	b082      	sub	sp, #8
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
#ifdef DEBUG_LOGGING
	sprintf(buffer, "DE - %d %d\n", hdma_tim1_ch1.State,
			hdma_tim1_ch1.ErrorCode);
#endif

	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 10);
 8006290:	4806      	ldr	r0, [pc, #24]	; (80062ac <_Z9DMA_ErrorP19__DMA_HandleTypeDef+0x24>)
 8006292:	f7fa f8c3 	bl	800041c <strlen>
 8006296:	4603      	mov	r3, r0
 8006298:	b29a      	uxth	r2, r3
 800629a:	230a      	movs	r3, #10
 800629c:	4903      	ldr	r1, [pc, #12]	; (80062ac <_Z9DMA_ErrorP19__DMA_HandleTypeDef+0x24>)
 800629e:	4804      	ldr	r0, [pc, #16]	; (80062b0 <_Z9DMA_ErrorP19__DMA_HandleTypeDef+0x28>)
 80062a0:	f7ff f953 	bl	800554a <HAL_UART_Transmit>
}
 80062a4:	bf00      	nop
 80062a6:	3708      	adds	r7, #8
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}
 80062ac:	2000019c 	.word	0x2000019c
 80062b0:	20000e70 	.word	0x20000e70

080062b4 <_ZN12MatrixDriver12BufferOffsetEtth>:
// -- Row - y % (height / 2) - Top and bottom half of the panel are in the same output cycle
// ---- Pixel - 0 and 1 data lines, select lines for previously sent row (to keep it displaying while new data is clocked in to the shift registers)
// ------ Offset - Set data
// ------ Offset + 1 - Clock data
// ---- OE & Latch
uint16_t MatrixDriver::BufferOffset(uint16_t x, uint16_t y, uint8_t plane) {
 80062b4:	b480      	push	{r7}
 80062b6:	b087      	sub	sp, #28
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	60f8      	str	r0, [r7, #12]
 80062bc:	4608      	mov	r0, r1
 80062be:	4611      	mov	r1, r2
 80062c0:	461a      	mov	r2, r3
 80062c2:	4603      	mov	r3, r0
 80062c4:	817b      	strh	r3, [r7, #10]
 80062c6:	460b      	mov	r3, r1
 80062c8:	813b      	strh	r3, [r7, #8]
 80062ca:	4613      	mov	r3, r2
 80062cc:	71fb      	strb	r3, [r7, #7]
	uint16_t rowEntry = y % (height / 2);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	88db      	ldrh	r3, [r3, #6]
 80062d2:	085b      	lsrs	r3, r3, #1
 80062d4:	b29a      	uxth	r2, r3
 80062d6:	893b      	ldrh	r3, [r7, #8]
 80062d8:	fbb3 f1f2 	udiv	r1, r3, r2
 80062dc:	fb02 f201 	mul.w	r2, r2, r1
 80062e0:	1a9b      	subs	r3, r3, r2
 80062e2:	82fb      	strh	r3, [r7, #22]
	uint16_t rowOffset = rowEntry
			* ((width * CYCLES_PER_PIXEL) + ROW_END_CYCLES);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	889b      	ldrh	r3, [r3, #4]
	uint16_t rowOffset = rowEntry
 80062e8:	3302      	adds	r3, #2
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	8afa      	ldrh	r2, [r7, #22]
 80062ee:	fb12 f303 	smulbb	r3, r2, r3
 80062f2:	b29b      	uxth	r3, r3
 80062f4:	005b      	lsls	r3, r3, #1
 80062f6:	82bb      	strh	r3, [r7, #20]
	uint16_t offsetInRow = ((width - 1) - x) * CYCLES_PER_PIXEL;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	889b      	ldrh	r3, [r3, #4]
 80062fc:	1e5a      	subs	r2, r3, #1
 80062fe:	897b      	ldrh	r3, [r7, #10]
 8006300:	1ad3      	subs	r3, r2, r3
 8006302:	b29b      	uxth	r3, r3
 8006304:	005b      	lsls	r3, r3, #1
 8006306:	827b      	strh	r3, [r7, #18]

	return (plane * planeSize) + rowOffset + offsetInRow;
 8006308:	79fb      	ldrb	r3, [r7, #7]
 800630a:	b29a      	uxth	r2, r3
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	899b      	ldrh	r3, [r3, #12]
 8006310:	fb12 f303 	smulbb	r3, r2, r3
 8006314:	b29a      	uxth	r2, r3
 8006316:	8abb      	ldrh	r3, [r7, #20]
 8006318:	4413      	add	r3, r2
 800631a:	b29a      	uxth	r2, r3
 800631c:	8a7b      	ldrh	r3, [r7, #18]
 800631e:	4413      	add	r3, r2
 8006320:	b29b      	uxth	r3, r3
}
 8006322:	4618      	mov	r0, r3
 8006324:	371c      	adds	r7, #28
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr
	...

08006330 <_ZN12MatrixDriverC1EttNS_8ScanTypeE>:

#define MIN(a,b) (((a)<(b))?(a):(b))

MatrixDriver::MatrixDriver(uint16_t width, uint16_t height, ScanType scanType) {
 8006330:	b580      	push	{r7, lr}
 8006332:	b084      	sub	sp, #16
 8006334:	af00      	add	r7, sp, #0
 8006336:	60f8      	str	r0, [r7, #12]
 8006338:	4608      	mov	r0, r1
 800633a:	4611      	mov	r1, r2
 800633c:	461a      	mov	r2, r3
 800633e:	4603      	mov	r3, r0
 8006340:	817b      	strh	r3, [r7, #10]
 8006342:	460b      	mov	r3, r1
 8006344:	813b      	strh	r3, [r7, #8]
 8006346:	4613      	mov	r3, r2
 8006348:	71fb      	strb	r3, [r7, #7]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	4618      	mov	r0, r3
 800634e:	f7ff fd8b 	bl	8005e68 <_ZN13DisplayDriverC1Ev>
 8006352:	4a1a      	ldr	r2, [pc, #104]	; (80063bc <_ZN12MatrixDriverC1EttNS_8ScanTypeE+0x8c>)
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	601a      	str	r2, [r3, #0]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2200      	movs	r2, #0
 800635c:	72da      	strb	r2, [r3, #11]
	this->width = width;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	897a      	ldrh	r2, [r7, #10]
 8006362:	809a      	strh	r2, [r3, #4]
	this->height = height;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	893a      	ldrh	r2, [r7, #8]
 8006368:	80da      	strh	r2, [r3, #6]
	this->scanType = scanType;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	79fa      	ldrb	r2, [r7, #7]
 800636e:	725a      	strb	r2, [r3, #9]
	this->planes = PLANES;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	2204      	movs	r2, #4
 8006374:	721a      	strb	r2, [r3, #8]

	this->planeSize = ((width * CYCLES_PER_PIXEL) + ROW_END_CYCLES)
 8006376:	897b      	ldrh	r3, [r7, #10]
 8006378:	3302      	adds	r3, #2
 800637a:	b29a      	uxth	r2, r3
			* (height / 2);
 800637c:	893b      	ldrh	r3, [r7, #8]
 800637e:	085b      	lsrs	r3, r3, #1
 8006380:	b29b      	uxth	r3, r3
	this->planeSize = ((width * CYCLES_PER_PIXEL) + ROW_END_CYCLES)
 8006382:	fb12 f303 	smulbb	r3, r2, r3
 8006386:	b29b      	uxth	r3, r3
 8006388:	005b      	lsls	r3, r3, #1
 800638a:	b29a      	uxth	r2, r3
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	819a      	strh	r2, [r3, #12]
	this->bufferSize = planeSize * planes;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	899a      	ldrh	r2, [r3, #12]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	7a1b      	ldrb	r3, [r3, #8]
 8006398:	b29b      	uxth	r3, r3
 800639a:	fb12 f303 	smulbb	r3, r2, r3
 800639e:	b29a      	uxth	r2, r3
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	81da      	strh	r2, [r3, #14]

	this->sendBufferA = true;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2201      	movs	r2, #1
 80063a8:	729a      	strb	r2, [r3, #10]

	instance = this;
 80063aa:	4a05      	ldr	r2, [pc, #20]	; (80063c0 <_ZN12MatrixDriverC1EttNS_8ScanTypeE+0x90>)
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	6013      	str	r3, [r2, #0]
}
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	4618      	mov	r0, r3
 80063b4:	3710      	adds	r7, #16
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}
 80063ba:	bf00      	nop
 80063bc:	08007d04 	.word	0x08007d04
 80063c0:	20000198 	.word	0x20000198

080063c4 <_ZN12MatrixDriver4OpenEv>:

void MatrixDriver::Open() {
 80063c4:	b590      	push	{r4, r7, lr}
 80063c6:	b08b      	sub	sp, #44	; 0x2c
 80063c8:	af04      	add	r7, sp, #16
 80063ca:	6078      	str	r0, [r7, #4]
	this->bufferA = new uint16_t[bufferSize];
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	89db      	ldrh	r3, [r3, #14]
 80063d0:	4a8f      	ldr	r2, [pc, #572]	; (8006610 <_ZN12MatrixDriver4OpenEv+0x24c>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d801      	bhi.n	80063da <_ZN12MatrixDriver4OpenEv+0x16>
 80063d6:	005b      	lsls	r3, r3, #1
 80063d8:	e001      	b.n	80063de <_ZN12MatrixDriver4OpenEv+0x1a>
 80063da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80063de:	4618      	mov	r0, r3
 80063e0:	f000 fe71 	bl	80070c6 <_Znaj>
 80063e4:	4603      	mov	r3, r0
 80063e6:	461a      	mov	r2, r3
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	611a      	str	r2, [r3, #16]
	this->bufferB = new uint16_t[bufferSize];
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	89db      	ldrh	r3, [r3, #14]
 80063f0:	4a87      	ldr	r2, [pc, #540]	; (8006610 <_ZN12MatrixDriver4OpenEv+0x24c>)
 80063f2:	4293      	cmp	r3, r2
 80063f4:	d801      	bhi.n	80063fa <_ZN12MatrixDriver4OpenEv+0x36>
 80063f6:	005b      	lsls	r3, r3, #1
 80063f8:	e001      	b.n	80063fe <_ZN12MatrixDriver4OpenEv+0x3a>
 80063fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80063fe:	4618      	mov	r0, r3
 8006400:	f000 fe61 	bl	80070c6 <_Znaj>
 8006404:	4603      	mov	r3, r0
 8006406:	461a      	mov	r2, r3
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	615a      	str	r2, [r3, #20]

	for (uint8_t y = 0; y < height / 2; y++) {
 800640c:	2300      	movs	r3, #0
 800640e:	75fb      	strb	r3, [r7, #23]
 8006410:	7dfb      	ldrb	r3, [r7, #23]
 8006412:	687a      	ldr	r2, [r7, #4]
 8006414:	88d2      	ldrh	r2, [r2, #6]
 8006416:	0852      	lsrs	r2, r2, #1
 8006418:	b292      	uxth	r2, r2
 800641a:	4293      	cmp	r3, r2
 800641c:	f280 80fa 	bge.w	8006614 <_ZN12MatrixDriver4OpenEv+0x250>

		uint8_t previousRow = y == 0 ? (height / 2) - 1 : y - 1;
 8006420:	7dfb      	ldrb	r3, [r7, #23]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d107      	bne.n	8006436 <_ZN12MatrixDriver4OpenEv+0x72>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	88db      	ldrh	r3, [r3, #6]
 800642a:	085b      	lsrs	r3, r3, #1
 800642c:	b29b      	uxth	r3, r3
 800642e:	b2db      	uxtb	r3, r3
 8006430:	3b01      	subs	r3, #1
 8006432:	b2db      	uxtb	r3, r3
 8006434:	e002      	b.n	800643c <_ZN12MatrixDriver4OpenEv+0x78>
 8006436:	7dfb      	ldrb	r3, [r7, #23]
 8006438:	3b01      	subs	r3, #1
 800643a:	b2db      	uxtb	r3, r3
 800643c:	753b      	strb	r3, [r7, #20]

		uint16_t rowSelects =
		SET_IF(previousRow & 0x01,
 800643e:	7d3b      	ldrb	r3, [r7, #20]
 8006440:	015b      	lsls	r3, r3, #5
 8006442:	b21b      	sxth	r3, r3
 8006444:	f003 0320 	and.w	r3, r3, #32
 8006448:	b21a      	sxth	r2, r3
				Matrix_A_Pin) |SET_IF(previousRow & 0x02, Matrix_B_Pin)
 800644a:	7d3b      	ldrb	r3, [r7, #20]
 800644c:	00db      	lsls	r3, r3, #3
 800644e:	b21b      	sxth	r3, r3
 8006450:	f003 0310 	and.w	r3, r3, #16
 8006454:	b21b      	sxth	r3, r3
 8006456:	4313      	orrs	r3, r2
 8006458:	b21a      	sxth	r2, r3
				|SET_IF(previousRow & 0x04, Matrix_C_Pin)
 800645a:	7d3b      	ldrb	r3, [r7, #20]
 800645c:	005b      	lsls	r3, r3, #1
 800645e:	b21b      	sxth	r3, r3
 8006460:	f003 0308 	and.w	r3, r3, #8
 8006464:	b21b      	sxth	r3, r3
 8006466:	4313      	orrs	r3, r2
 8006468:	b21a      	sxth	r2, r3
				|SET_IF(previousRow & 0x08, Matrix_D_Pin)
 800646a:	7d3b      	ldrb	r3, [r7, #20]
 800646c:	01db      	lsls	r3, r3, #7
 800646e:	b21b      	sxth	r3, r3
 8006470:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006474:	b21b      	sxth	r3, r3
 8006476:	4313      	orrs	r3, r2
 8006478:	b21a      	sxth	r2, r3
				|SET_IF(previousRow & 0x10, Matrix_E_Pin);
 800647a:	7d3b      	ldrb	r3, [r7, #20]
 800647c:	009b      	lsls	r3, r3, #2
 800647e:	b21b      	sxth	r3, r3
 8006480:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006484:	b21b      	sxth	r3, r3
 8006486:	4313      	orrs	r3, r2
 8006488:	b21b      	sxth	r3, r3
		uint16_t rowSelects =
 800648a:	827b      	strh	r3, [r7, #18]

		for (uint8_t plane = 0; plane < planes; plane++) {
 800648c:	2300      	movs	r3, #0
 800648e:	75bb      	strb	r3, [r7, #22]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	7a1b      	ldrb	r3, [r3, #8]
 8006494:	7dba      	ldrb	r2, [r7, #22]
 8006496:	429a      	cmp	r2, r3
 8006498:	f080 80b5 	bcs.w	8006606 <_ZN12MatrixDriver4OpenEv+0x242>
			for (uint8_t x = 0; x < width; x++) {
 800649c:	2300      	movs	r3, #0
 800649e:	757b      	strb	r3, [r7, #21]
 80064a0:	7d7b      	ldrb	r3, [r7, #21]
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	8892      	ldrh	r2, [r2, #4]
 80064a6:	4293      	cmp	r3, r2
 80064a8:	da31      	bge.n	800650e <_ZN12MatrixDriver4OpenEv+0x14a>

				uint16_t offset = BufferOffset(x, y, plane);
 80064aa:	7d7b      	ldrb	r3, [r7, #21]
 80064ac:	b299      	uxth	r1, r3
 80064ae:	7dfb      	ldrb	r3, [r7, #23]
 80064b0:	b29a      	uxth	r2, r3
 80064b2:	7dbb      	ldrb	r3, [r7, #22]
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f7ff fefd 	bl	80062b4 <_ZN12MatrixDriver12BufferOffsetEtth>
 80064ba:	4603      	mov	r3, r0
 80064bc:	823b      	strh	r3, [r7, #16]

				bufferA[offset] = rowSelects;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	691a      	ldr	r2, [r3, #16]
 80064c2:	8a3b      	ldrh	r3, [r7, #16]
 80064c4:	005b      	lsls	r3, r3, #1
 80064c6:	4413      	add	r3, r2
 80064c8:	8a7a      	ldrh	r2, [r7, #18]
 80064ca:	801a      	strh	r2, [r3, #0]
				bufferB[offset] = rowSelects;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	695a      	ldr	r2, [r3, #20]
 80064d0:	8a3b      	ldrh	r3, [r7, #16]
 80064d2:	005b      	lsls	r3, r3, #1
 80064d4:	4413      	add	r3, r2
 80064d6:	8a7a      	ldrh	r2, [r7, #18]
 80064d8:	801a      	strh	r2, [r3, #0]
				bufferA[offset + 1] = rowSelects | Matrix_CLK_Pin;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	691a      	ldr	r2, [r3, #16]
 80064de:	8a3b      	ldrh	r3, [r7, #16]
 80064e0:	3301      	adds	r3, #1
 80064e2:	005b      	lsls	r3, r3, #1
 80064e4:	4413      	add	r3, r2
 80064e6:	8a7a      	ldrh	r2, [r7, #18]
 80064e8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80064ec:	b292      	uxth	r2, r2
 80064ee:	801a      	strh	r2, [r3, #0]
				bufferB[offset + 1] = rowSelects | Matrix_CLK_Pin;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	695a      	ldr	r2, [r3, #20]
 80064f4:	8a3b      	ldrh	r3, [r7, #16]
 80064f6:	3301      	adds	r3, #1
 80064f8:	005b      	lsls	r3, r3, #1
 80064fa:	4413      	add	r3, r2
 80064fc:	8a7a      	ldrh	r2, [r7, #18]
 80064fe:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006502:	b292      	uxth	r2, r2
 8006504:	801a      	strh	r2, [r3, #0]
			for (uint8_t x = 0; x < width; x++) {
 8006506:	7d7b      	ldrb	r3, [r7, #21]
 8006508:	3301      	adds	r3, #1
 800650a:	757b      	strb	r3, [r7, #21]
 800650c:	e7c8      	b.n	80064a0 <_ZN12MatrixDriver4OpenEv+0xdc>
			}

			//Setup the final bytes for the row, staring with the output after the last pixel on the current row & plane
			//Disable outputs
			uint16_t offset = BufferOffset(0, y,
 800650e:	7dfb      	ldrb	r3, [r7, #23]
 8006510:	b29a      	uxth	r2, r3
 8006512:	7dbb      	ldrb	r3, [r7, #22]
 8006514:	2100      	movs	r1, #0
 8006516:	6878      	ldr	r0, [r7, #4]
 8006518:	f7ff fecc 	bl	80062b4 <_ZN12MatrixDriver12BufferOffsetEtth>
 800651c:	4603      	mov	r3, r0
					plane) + CYCLES_PER_PIXEL;
 800651e:	3302      	adds	r3, #2
 8006520:	81fb      	strh	r3, [r7, #14]

			bufferA[offset] = bufferB[offset] = Matrix_OE_Pin | rowSelects;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	695a      	ldr	r2, [r3, #20]
 8006526:	89fb      	ldrh	r3, [r7, #14]
 8006528:	005b      	lsls	r3, r3, #1
 800652a:	4413      	add	r3, r2
 800652c:	8a7a      	ldrh	r2, [r7, #18]
 800652e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006532:	b292      	uxth	r2, r2
 8006534:	801a      	strh	r2, [r3, #0]
 8006536:	687a      	ldr	r2, [r7, #4]
 8006538:	6911      	ldr	r1, [r2, #16]
 800653a:	89fa      	ldrh	r2, [r7, #14]
 800653c:	0052      	lsls	r2, r2, #1
 800653e:	440a      	add	r2, r1
 8006540:	881b      	ldrh	r3, [r3, #0]
 8006542:	8013      	strh	r3, [r2, #0]
			offset++;
 8006544:	89fb      	ldrh	r3, [r7, #14]
 8006546:	3301      	adds	r3, #1
 8006548:	81fb      	strh	r3, [r7, #14]

			uint16_t currentRowSelects =
			SET_IF(y & 0x01, Matrix_A_Pin) |SET_IF(y & 0x02, Matrix_B_Pin)
 800654a:	7dfb      	ldrb	r3, [r7, #23]
 800654c:	015b      	lsls	r3, r3, #5
 800654e:	b21b      	sxth	r3, r3
 8006550:	f003 0320 	and.w	r3, r3, #32
 8006554:	b21a      	sxth	r2, r3
 8006556:	7dfb      	ldrb	r3, [r7, #23]
 8006558:	00db      	lsls	r3, r3, #3
 800655a:	b21b      	sxth	r3, r3
 800655c:	f003 0310 	and.w	r3, r3, #16
 8006560:	b21b      	sxth	r3, r3
 8006562:	4313      	orrs	r3, r2
 8006564:	b21a      	sxth	r2, r3
			|SET_IF(y & 0x04, Matrix_C_Pin)
 8006566:	7dfb      	ldrb	r3, [r7, #23]
 8006568:	005b      	lsls	r3, r3, #1
 800656a:	b21b      	sxth	r3, r3
 800656c:	f003 0308 	and.w	r3, r3, #8
 8006570:	b21b      	sxth	r3, r3
 8006572:	4313      	orrs	r3, r2
 8006574:	b21a      	sxth	r2, r3
			|SET_IF(y & 0x08, Matrix_D_Pin)
 8006576:	7dfb      	ldrb	r3, [r7, #23]
 8006578:	01db      	lsls	r3, r3, #7
 800657a:	b21b      	sxth	r3, r3
 800657c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006580:	b21b      	sxth	r3, r3
 8006582:	4313      	orrs	r3, r2
 8006584:	b21a      	sxth	r2, r3
			|SET_IF(y & 0x10, Matrix_E_Pin);
 8006586:	7dfb      	ldrb	r3, [r7, #23]
 8006588:	009b      	lsls	r3, r3, #2
 800658a:	b21b      	sxth	r3, r3
 800658c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006590:	b21b      	sxth	r3, r3
 8006592:	4313      	orrs	r3, r2
 8006594:	b21b      	sxth	r3, r3
			uint16_t currentRowSelects =
 8006596:	81bb      	strh	r3, [r7, #12]

			//Latch data, select next row, outputs still off
			bufferA[offset] = bufferB[offset] = Matrix_LAT_Pin | Matrix_OE_Pin
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	695a      	ldr	r2, [r3, #20]
 800659c:	89fb      	ldrh	r3, [r7, #14]
 800659e:	005b      	lsls	r3, r3, #1
 80065a0:	4413      	add	r3, r2
					| currentRowSelects;
 80065a2:	89ba      	ldrh	r2, [r7, #12]
 80065a4:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 80065a8:	b292      	uxth	r2, r2
			bufferA[offset] = bufferB[offset] = Matrix_LAT_Pin | Matrix_OE_Pin
 80065aa:	801a      	strh	r2, [r3, #0]
 80065ac:	687a      	ldr	r2, [r7, #4]
 80065ae:	6911      	ldr	r1, [r2, #16]
 80065b0:	89fa      	ldrh	r2, [r7, #14]
 80065b2:	0052      	lsls	r2, r2, #1
 80065b4:	440a      	add	r2, r1
 80065b6:	881b      	ldrh	r3, [r3, #0]
 80065b8:	8013      	strh	r3, [r2, #0]

			offset++;
 80065ba:	89fb      	ldrh	r3, [r7, #14]
 80065bc:	3301      	adds	r3, #1
 80065be:	81fb      	strh	r3, [r7, #14]
			bufferA[offset] = bufferB[offset] = currentRowSelects;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	695a      	ldr	r2, [r3, #20]
 80065c4:	89fb      	ldrh	r3, [r7, #14]
 80065c6:	005b      	lsls	r3, r3, #1
 80065c8:	4413      	add	r3, r2
 80065ca:	89ba      	ldrh	r2, [r7, #12]
 80065cc:	801a      	strh	r2, [r3, #0]
 80065ce:	687a      	ldr	r2, [r7, #4]
 80065d0:	6911      	ldr	r1, [r2, #16]
 80065d2:	89fa      	ldrh	r2, [r7, #14]
 80065d4:	0052      	lsls	r2, r2, #1
 80065d6:	440a      	add	r2, r1
 80065d8:	881b      	ldrh	r3, [r3, #0]
 80065da:	8013      	strh	r3, [r2, #0]

			//Bonus cycle to settle.  Probably not necessary but 3 trailing cycles feels odd
			offset++;
 80065dc:	89fb      	ldrh	r3, [r7, #14]
 80065de:	3301      	adds	r3, #1
 80065e0:	81fb      	strh	r3, [r7, #14]
			bufferA[offset] = bufferB[offset] = currentRowSelects;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	695a      	ldr	r2, [r3, #20]
 80065e6:	89fb      	ldrh	r3, [r7, #14]
 80065e8:	005b      	lsls	r3, r3, #1
 80065ea:	4413      	add	r3, r2
 80065ec:	89ba      	ldrh	r2, [r7, #12]
 80065ee:	801a      	strh	r2, [r3, #0]
 80065f0:	687a      	ldr	r2, [r7, #4]
 80065f2:	6911      	ldr	r1, [r2, #16]
 80065f4:	89fa      	ldrh	r2, [r7, #14]
 80065f6:	0052      	lsls	r2, r2, #1
 80065f8:	440a      	add	r2, r1
 80065fa:	881b      	ldrh	r3, [r3, #0]
 80065fc:	8013      	strh	r3, [r2, #0]
		for (uint8_t plane = 0; plane < planes; plane++) {
 80065fe:	7dbb      	ldrb	r3, [r7, #22]
 8006600:	3301      	adds	r3, #1
 8006602:	75bb      	strb	r3, [r7, #22]
 8006604:	e744      	b.n	8006490 <_ZN12MatrixDriver4OpenEv+0xcc>
	for (uint8_t y = 0; y < height / 2; y++) {
 8006606:	7dfb      	ldrb	r3, [r7, #23]
 8006608:	3301      	adds	r3, #1
 800660a:	75fb      	strb	r3, [r7, #23]
 800660c:	e700      	b.n	8006410 <_ZN12MatrixDriver4OpenEv+0x4c>
 800660e:	bf00      	nop
 8006610:	3ffffffc 	.word	0x3ffffffc
		}
	}

	sprintf(buffer, "CFG: %ux%u Buffers: %u Planes: %u@%u \n", width, height,
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	889b      	ldrh	r3, [r3, #4]
 8006618:	4618      	mov	r0, r3
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	88db      	ldrh	r3, [r3, #6]
 800661e:	461c      	mov	r4, r3
			bufferSize, planes, planeSize);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	89db      	ldrh	r3, [r3, #14]
	sprintf(buffer, "CFG: %ux%u Buffers: %u Planes: %u@%u \n", width, height,
 8006624:	461a      	mov	r2, r3
			bufferSize, planes, planeSize);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	7a1b      	ldrb	r3, [r3, #8]
	sprintf(buffer, "CFG: %ux%u Buffers: %u Planes: %u@%u \n", width, height,
 800662a:	4619      	mov	r1, r3
			bufferSize, planes, planeSize);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	899b      	ldrh	r3, [r3, #12]
	sprintf(buffer, "CFG: %ux%u Buffers: %u Planes: %u@%u \n", width, height,
 8006630:	9302      	str	r3, [sp, #8]
 8006632:	9101      	str	r1, [sp, #4]
 8006634:	9200      	str	r2, [sp, #0]
 8006636:	4623      	mov	r3, r4
 8006638:	4602      	mov	r2, r0
 800663a:	4919      	ldr	r1, [pc, #100]	; (80066a0 <_ZN12MatrixDriver4OpenEv+0x2dc>)
 800663c:	4819      	ldr	r0, [pc, #100]	; (80066a4 <_ZN12MatrixDriver4OpenEv+0x2e0>)
 800663e:	f000 ff51 	bl	80074e4 <siprintf>

	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 10);
 8006642:	4818      	ldr	r0, [pc, #96]	; (80066a4 <_ZN12MatrixDriver4OpenEv+0x2e0>)
 8006644:	f7f9 feea 	bl	800041c <strlen>
 8006648:	4603      	mov	r3, r0
 800664a:	b29a      	uxth	r2, r3
 800664c:	230a      	movs	r3, #10
 800664e:	4915      	ldr	r1, [pc, #84]	; (80066a4 <_ZN12MatrixDriver4OpenEv+0x2e0>)
 8006650:	4815      	ldr	r0, [pc, #84]	; (80066a8 <_ZN12MatrixDriver4OpenEv+0x2e4>)
 8006652:	f7fe ff7a 	bl	800554a <HAL_UART_Transmit>

	hdma_tim1_ch1.XferAbortCallback = DMA_Abort;
 8006656:	4b15      	ldr	r3, [pc, #84]	; (80066ac <_ZN12MatrixDriver4OpenEv+0x2e8>)
 8006658:	4a15      	ldr	r2, [pc, #84]	; (80066b0 <_ZN12MatrixDriver4OpenEv+0x2ec>)
 800665a:	651a      	str	r2, [r3, #80]	; 0x50
	hdma_tim1_ch1.XferCpltCallback = DMA_Complete;
 800665c:	4b13      	ldr	r3, [pc, #76]	; (80066ac <_ZN12MatrixDriver4OpenEv+0x2e8>)
 800665e:	4a15      	ldr	r2, [pc, #84]	; (80066b4 <_ZN12MatrixDriver4OpenEv+0x2f0>)
 8006660:	63da      	str	r2, [r3, #60]	; 0x3c
	hdma_tim1_ch1.XferErrorCallback = DMA_Error;
 8006662:	4b12      	ldr	r3, [pc, #72]	; (80066ac <_ZN12MatrixDriver4OpenEv+0x2e8>)
 8006664:	4a14      	ldr	r2, [pc, #80]	; (80066b8 <_ZN12MatrixDriver4OpenEv+0x2f4>)
 8006666:	64da      	str	r2, [r3, #76]	; 0x4c

	__HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_CC1);
 8006668:	4b14      	ldr	r3, [pc, #80]	; (80066bc <_ZN12MatrixDriver4OpenEv+0x2f8>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	68da      	ldr	r2, [r3, #12]
 800666e:	4b13      	ldr	r3, [pc, #76]	; (80066bc <_ZN12MatrixDriver4OpenEv+0x2f8>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006676:	60da      	str	r2, [r3, #12]

	TIM_CCxChannelCmd(htim1.Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006678:	4b10      	ldr	r3, [pc, #64]	; (80066bc <_ZN12MatrixDriver4OpenEv+0x2f8>)
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	2201      	movs	r2, #1
 800667e:	2100      	movs	r1, #0
 8006680:	4618      	mov	r0, r3
 8006682:	f7fe fe1b 	bl	80052bc <TIM_CCxChannelCmd>

	HAL_TIM_Base_Start_IT(&htim1);
 8006686:	480d      	ldr	r0, [pc, #52]	; (80066bc <_ZN12MatrixDriver4OpenEv+0x2f8>)
 8006688:	f7fd fff7 	bl	800467a <HAL_TIM_Base_Start_IT>

	nextDmaOffset = 0;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2200      	movs	r2, #0
 8006690:	831a      	strh	r2, [r3, #24]

	StartNextDma();
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f000 f95c 	bl	8006950 <_ZN12MatrixDriver12StartNextDmaEv>
}
 8006698:	bf00      	nop
 800669a:	371c      	adds	r7, #28
 800669c:	46bd      	mov	sp, r7
 800669e:	bd90      	pop	{r4, r7, pc}
 80066a0:	08007bc8 	.word	0x08007bc8
 80066a4:	2000019c 	.word	0x2000019c
 80066a8:	20000e70 	.word	0x20000e70
 80066ac:	20000dd0 	.word	0x20000dd0
 80066b0:	08006269 	.word	0x08006269
 80066b4:	08006249 	.word	0x08006249
 80066b8:	08006289 	.word	0x08006289
 80066bc:	20000eb0 	.word	0x20000eb0

080066c0 <_ZN12MatrixDriver5CloseEv>:

void MatrixDriver::Close() {
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b082      	sub	sp, #8
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
	HAL_DMA_Abort_IT(&hdma_tim1_ch1);
 80066c8:	480e      	ldr	r0, [pc, #56]	; (8006704 <_ZN12MatrixDriver5CloseEv+0x44>)
 80066ca:	f7fb ff09 	bl	80024e0 <HAL_DMA_Abort_IT>

	HAL_TIM_Base_Stop_IT(&htim1);
 80066ce:	480e      	ldr	r0, [pc, #56]	; (8006708 <_ZN12MatrixDriver5CloseEv+0x48>)
 80066d0:	f7fd fff7 	bl	80046c2 <HAL_TIM_Base_Stop_IT>

	nextDmaOffset = 0;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2200      	movs	r2, #0
 80066d8:	831a      	strh	r2, [r3, #24]

	delete this->bufferA;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	691b      	ldr	r3, [r3, #16]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d003      	beq.n	80066ea <_ZN12MatrixDriver5CloseEv+0x2a>
 80066e2:	2102      	movs	r1, #2
 80066e4:	4618      	mov	r0, r3
 80066e6:	f000 fcdb 	bl	80070a0 <_ZdlPvj>
	delete this->bufferB;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	695b      	ldr	r3, [r3, #20]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d003      	beq.n	80066fa <_ZN12MatrixDriver5CloseEv+0x3a>
 80066f2:	2102      	movs	r1, #2
 80066f4:	4618      	mov	r0, r3
 80066f6:	f000 fcd3 	bl	80070a0 <_ZdlPvj>
}
 80066fa:	bf00      	nop
 80066fc:	3708      	adds	r7, #8
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}
 8006702:	bf00      	nop
 8006704:	20000dd0 	.word	0x20000dd0
 8006708:	20000eb0 	.word	0x20000eb0

0800670c <_ZN12MatrixDriver9PlaneBitsEh>:
  115,117,119,120,122,124,126,127,129,131,133,135,137,138,140,142,
  144,146,148,150,152,154,156,158,160,162,164,167,169,171,173,175,
  177,180,182,184,186,189,191,193,196,198,200,203,205,208,210,213,
  215,218,220,223,225,228,231,233,236,239,241,244,247,249,252,255 };

uint8_t MatrixDriver::PlaneBits(uint8_t value) {
 800670c:	b480      	push	{r7}
 800670e:	b085      	sub	sp, #20
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
 8006714:	460b      	mov	r3, r1
 8006716:	70fb      	strb	r3, [r7, #3]
	value = gamma8[value];
 8006718:	78fb      	ldrb	r3, [r7, #3]
 800671a:	4a18      	ldr	r2, [pc, #96]	; (800677c <_ZN12MatrixDriver9PlaneBitsEh+0x70>)
 800671c:	5cd3      	ldrb	r3, [r2, r3]
 800671e:	70fb      	strb	r3, [r7, #3]

#if PLANES == 8
	return value;
#elif PLANES == 4
	uint8_t result = 0;
 8006720:	2300      	movs	r3, #0
 8006722:	73fb      	strb	r3, [r7, #15]

	if(value > 128) {
 8006724:	78fb      	ldrb	r3, [r7, #3]
 8006726:	2b80      	cmp	r3, #128	; 0x80
 8006728:	d906      	bls.n	8006738 <_ZN12MatrixDriver9PlaneBitsEh+0x2c>
		result |= 0x08;
 800672a:	7bfb      	ldrb	r3, [r7, #15]
 800672c:	f043 0308 	orr.w	r3, r3, #8
 8006730:	73fb      	strb	r3, [r7, #15]
		value -=128;
 8006732:	78fb      	ldrb	r3, [r7, #3]
 8006734:	3b80      	subs	r3, #128	; 0x80
 8006736:	70fb      	strb	r3, [r7, #3]
	}

	if(value > 64) {
 8006738:	78fb      	ldrb	r3, [r7, #3]
 800673a:	2b40      	cmp	r3, #64	; 0x40
 800673c:	d906      	bls.n	800674c <_ZN12MatrixDriver9PlaneBitsEh+0x40>
		result |= 0x03;
 800673e:	7bfb      	ldrb	r3, [r7, #15]
 8006740:	f043 0303 	orr.w	r3, r3, #3
 8006744:	73fb      	strb	r3, [r7, #15]
		value -=128;
 8006746:	78fb      	ldrb	r3, [r7, #3]
 8006748:	3b80      	subs	r3, #128	; 0x80
 800674a:	70fb      	strb	r3, [r7, #3]
	}

	if(value > 32) {
 800674c:	78fb      	ldrb	r3, [r7, #3]
 800674e:	2b20      	cmp	r3, #32
 8006750:	d906      	bls.n	8006760 <_ZN12MatrixDriver9PlaneBitsEh+0x54>
		result |= 0x02;
 8006752:	7bfb      	ldrb	r3, [r7, #15]
 8006754:	f043 0302 	orr.w	r3, r3, #2
 8006758:	73fb      	strb	r3, [r7, #15]
		value -=128;
 800675a:	78fb      	ldrb	r3, [r7, #3]
 800675c:	3b80      	subs	r3, #128	; 0x80
 800675e:	70fb      	strb	r3, [r7, #3]
	}

	if(value > 8) {
 8006760:	78fb      	ldrb	r3, [r7, #3]
 8006762:	2b08      	cmp	r3, #8
 8006764:	d903      	bls.n	800676e <_ZN12MatrixDriver9PlaneBitsEh+0x62>
		result |= 0x01;
 8006766:	7bfb      	ldrb	r3, [r7, #15]
 8006768:	f043 0301 	orr.w	r3, r3, #1
 800676c:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 800676e:	7bfb      	ldrb	r3, [r7, #15]

	return result;
#elif PLANES == 1
	return value > 0 ? 0x01 : 0x00;
#endif
}
 8006770:	4618      	mov	r0, r3
 8006772:	3714      	adds	r7, #20
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr
 800677c:	2000000c 	.word	0x2000000c

08006780 <_ZN12MatrixDriver8SetPixelEtthhhh>:
//
//		}
//	}
}

void MatrixDriver::SetPixel(uint16_t x, uint16_t y, uint8_t r, uint8_t g, uint8_t b, uint8_t w) {
 8006780:	b580      	push	{r7, lr}
 8006782:	b08c      	sub	sp, #48	; 0x30
 8006784:	af00      	add	r7, sp, #0
 8006786:	60f8      	str	r0, [r7, #12]
 8006788:	4608      	mov	r0, r1
 800678a:	4611      	mov	r1, r2
 800678c:	461a      	mov	r2, r3
 800678e:	4603      	mov	r3, r0
 8006790:	817b      	strh	r3, [r7, #10]
 8006792:	460b      	mov	r3, r1
 8006794:	813b      	strh	r3, [r7, #8]
 8006796:	4613      	mov	r3, r2
 8006798:	71fb      	strb	r3, [r7, #7]
	uint16_t rBit, gBit, bBit;

//Set data into the buffer we aren't sending at the moment
	uint16_t *outputBuffer = sendBufferA ? bufferB : bufferA;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	7a9b      	ldrb	r3, [r3, #10]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d002      	beq.n	80067a8 <_ZN12MatrixDriver8SetPixelEtthhhh+0x28>
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	695b      	ldr	r3, [r3, #20]
 80067a6:	e001      	b.n	80067ac <_ZN12MatrixDriver8SetPixelEtthhhh+0x2c>
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	691b      	ldr	r3, [r3, #16]
 80067ac:	623b      	str	r3, [r7, #32]

	if (y < (height / 2)) {
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	88db      	ldrh	r3, [r3, #6]
 80067b2:	085b      	lsrs	r3, r3, #1
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	893a      	ldrh	r2, [r7, #8]
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d206      	bcs.n	80067ca <_ZN12MatrixDriver8SetPixelEtthhhh+0x4a>
		rBit = Matrix_R0_Pin;
 80067bc:	2301      	movs	r3, #1
 80067be:	85fb      	strh	r3, [r7, #46]	; 0x2e
		gBit = Matrix_G0_Pin;
 80067c0:	2302      	movs	r3, #2
 80067c2:	85bb      	strh	r3, [r7, #44]	; 0x2c
		bBit = Matrix_B0_Pin;
 80067c4:	2304      	movs	r3, #4
 80067c6:	857b      	strh	r3, [r7, #42]	; 0x2a
 80067c8:	e007      	b.n	80067da <_ZN12MatrixDriver8SetPixelEtthhhh+0x5a>
	} else {
		rBit = Matrix_R1_Pin;
 80067ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067ce:	85fb      	strh	r3, [r7, #46]	; 0x2e
		gBit = Matrix_G1_Pin;
 80067d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80067d4:	85bb      	strh	r3, [r7, #44]	; 0x2c
		bBit = Matrix_B1_Pin;
 80067d6:	2380      	movs	r3, #128	; 0x80
 80067d8:	857b      	strh	r3, [r7, #42]	; 0x2a
	}

	uint16_t pixelMask = rBit | gBit | bBit;
 80067da:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80067dc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80067de:	4313      	orrs	r3, r2
 80067e0:	b29a      	uxth	r2, r3
 80067e2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80067e4:	4313      	orrs	r3, r2
 80067e6:	83fb      	strh	r3, [r7, #30]

	uint8_t rPlanes = PlaneBits(r);
 80067e8:	79fb      	ldrb	r3, [r7, #7]
 80067ea:	4619      	mov	r1, r3
 80067ec:	68f8      	ldr	r0, [r7, #12]
 80067ee:	f7ff ff8d 	bl	800670c <_ZN12MatrixDriver9PlaneBitsEh>
 80067f2:	4603      	mov	r3, r0
 80067f4:	777b      	strb	r3, [r7, #29]
	uint8_t gPlanes = PlaneBits(g);
 80067f6:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80067fa:	4619      	mov	r1, r3
 80067fc:	68f8      	ldr	r0, [r7, #12]
 80067fe:	f7ff ff85 	bl	800670c <_ZN12MatrixDriver9PlaneBitsEh>
 8006802:	4603      	mov	r3, r0
 8006804:	773b      	strb	r3, [r7, #28]
	uint8_t bPlanes = PlaneBits(b);
 8006806:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800680a:	4619      	mov	r1, r3
 800680c:	68f8      	ldr	r0, [r7, #12]
 800680e:	f7ff ff7d 	bl	800670c <_ZN12MatrixDriver9PlaneBitsEh>
 8006812:	4603      	mov	r3, r0
 8006814:	76fb      	strb	r3, [r7, #27]

	HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer),
			10);
#endif

	for (int plane = 0; plane < planes; plane++) {
 8006816:	2300      	movs	r3, #0
 8006818:	627b      	str	r3, [r7, #36]	; 0x24
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	7a1b      	ldrb	r3, [r3, #8]
 800681e:	461a      	mov	r2, r3
 8006820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006822:	4293      	cmp	r3, r2
 8006824:	da63      	bge.n	80068ee <_ZN12MatrixDriver8SetPixelEtthhhh+0x16e>
		uint16_t planePixelBits = ((rPlanes & (0x01 << plane)) ? rBit : 0)
 8006826:	7f7a      	ldrb	r2, [r7, #29]
 8006828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800682a:	fa42 f303 	asr.w	r3, r2, r3
 800682e:	f003 0301 	and.w	r3, r3, #1
				| ((gPlanes & (0x01 << plane)) ? gBit : 0)
 8006832:	2b00      	cmp	r3, #0
 8006834:	d002      	beq.n	800683c <_ZN12MatrixDriver8SetPixelEtthhhh+0xbc>
 8006836:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 800683a:	e000      	b.n	800683e <_ZN12MatrixDriver8SetPixelEtthhhh+0xbe>
 800683c:	2200      	movs	r2, #0
 800683e:	7f39      	ldrb	r1, [r7, #28]
 8006840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006842:	fa41 f303 	asr.w	r3, r1, r3
 8006846:	f003 0301 	and.w	r3, r3, #1
 800684a:	2b00      	cmp	r3, #0
 800684c:	d002      	beq.n	8006854 <_ZN12MatrixDriver8SetPixelEtthhhh+0xd4>
 800684e:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8006852:	e000      	b.n	8006856 <_ZN12MatrixDriver8SetPixelEtthhhh+0xd6>
 8006854:	2300      	movs	r3, #0
 8006856:	4313      	orrs	r3, r2
 8006858:	b21a      	sxth	r2, r3
				| ((bPlanes & (0x01 << plane)) ? bBit : 0);
 800685a:	7ef9      	ldrb	r1, [r7, #27]
 800685c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800685e:	fa41 f303 	asr.w	r3, r1, r3
 8006862:	f003 0301 	and.w	r3, r3, #1
 8006866:	2b00      	cmp	r3, #0
 8006868:	d002      	beq.n	8006870 <_ZN12MatrixDriver8SetPixelEtthhhh+0xf0>
 800686a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800686e:	e000      	b.n	8006872 <_ZN12MatrixDriver8SetPixelEtthhhh+0xf2>
 8006870:	2300      	movs	r3, #0
 8006872:	4313      	orrs	r3, r2
 8006874:	b21b      	sxth	r3, r3
		uint16_t planePixelBits = ((rPlanes & (0x01 << plane)) ? rBit : 0)
 8006876:	833b      	strh	r3, [r7, #24]

		uint16_t offset = BufferOffset(x, y, plane);
 8006878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800687a:	b2db      	uxtb	r3, r3
 800687c:	893a      	ldrh	r2, [r7, #8]
 800687e:	8979      	ldrh	r1, [r7, #10]
 8006880:	68f8      	ldr	r0, [r7, #12]
 8006882:	f7ff fd17 	bl	80062b4 <_ZN12MatrixDriver12BufferOffsetEtth>
 8006886:	4603      	mov	r3, r0
 8006888:	82fb      	strh	r3, [r7, #22]

		outputBuffer[offset] = (outputBuffer[offset] & ~pixelMask)
 800688a:	8afb      	ldrh	r3, [r7, #22]
 800688c:	005b      	lsls	r3, r3, #1
 800688e:	6a3a      	ldr	r2, [r7, #32]
 8006890:	4413      	add	r3, r2
 8006892:	881b      	ldrh	r3, [r3, #0]
 8006894:	b21a      	sxth	r2, r3
 8006896:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800689a:	43db      	mvns	r3, r3
 800689c:	b21b      	sxth	r3, r3
 800689e:	4013      	ands	r3, r2
 80068a0:	b21a      	sxth	r2, r3
				| planePixelBits;
 80068a2:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80068a6:	4313      	orrs	r3, r2
 80068a8:	b219      	sxth	r1, r3
		outputBuffer[offset] = (outputBuffer[offset] & ~pixelMask)
 80068aa:	8afb      	ldrh	r3, [r7, #22]
 80068ac:	005b      	lsls	r3, r3, #1
 80068ae:	6a3a      	ldr	r2, [r7, #32]
 80068b0:	4413      	add	r3, r2
				| planePixelBits;
 80068b2:	b28a      	uxth	r2, r1
		outputBuffer[offset] = (outputBuffer[offset] & ~pixelMask)
 80068b4:	801a      	strh	r2, [r3, #0]
		outputBuffer[offset + 1] = (outputBuffer[offset + 1] & ~pixelMask)
 80068b6:	8afb      	ldrh	r3, [r7, #22]
 80068b8:	3301      	adds	r3, #1
 80068ba:	005b      	lsls	r3, r3, #1
 80068bc:	6a3a      	ldr	r2, [r7, #32]
 80068be:	4413      	add	r3, r2
 80068c0:	881b      	ldrh	r3, [r3, #0]
 80068c2:	b21a      	sxth	r2, r3
 80068c4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80068c8:	43db      	mvns	r3, r3
 80068ca:	b21b      	sxth	r3, r3
 80068cc:	4013      	ands	r3, r2
 80068ce:	b21a      	sxth	r2, r3
				| planePixelBits;
 80068d0:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	b219      	sxth	r1, r3
		outputBuffer[offset + 1] = (outputBuffer[offset + 1] & ~pixelMask)
 80068d8:	8afb      	ldrh	r3, [r7, #22]
 80068da:	3301      	adds	r3, #1
 80068dc:	005b      	lsls	r3, r3, #1
 80068de:	6a3a      	ldr	r2, [r7, #32]
 80068e0:	4413      	add	r3, r2
				| planePixelBits;
 80068e2:	b28a      	uxth	r2, r1
		outputBuffer[offset + 1] = (outputBuffer[offset + 1] & ~pixelMask)
 80068e4:	801a      	strh	r2, [r3, #0]
	for (int plane = 0; plane < planes; plane++) {
 80068e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e8:	3301      	adds	r3, #1
 80068ea:	627b      	str	r3, [r7, #36]	; 0x24
 80068ec:	e795      	b.n	800681a <_ZN12MatrixDriver8SetPixelEtthhhh+0x9a>
	}
}
 80068ee:	bf00      	nop
 80068f0:	3730      	adds	r7, #48	; 0x30
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}
	...

080068f8 <_ZN12MatrixDriver10SwapBufferEv>:

void MatrixDriver::SwapBuffer() {
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b082      	sub	sp, #8
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
	completeSwap = true;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2201      	movs	r2, #1
 8006904:	72da      	strb	r2, [r3, #11]

	HAL_DMA_Abort_IT(&hdma_tim1_ch1);
 8006906:	4803      	ldr	r0, [pc, #12]	; (8006914 <_ZN12MatrixDriver10SwapBufferEv+0x1c>)
 8006908:	f7fb fdea 	bl	80024e0 <HAL_DMA_Abort_IT>
}
 800690c:	bf00      	nop
 800690e:	3708      	adds	r7, #8
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}
 8006914:	20000dd0 	.word	0x20000dd0

08006918 <_ZN12MatrixDriver6HandleEv>:

void MatrixDriver::Handle() {
 8006918:	b580      	push	{r7, lr}
 800691a:	b082      	sub	sp, #8
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
	if (completeSwap) {
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	7adb      	ldrb	r3, [r3, #11]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d00c      	beq.n	8006942 <_ZN12MatrixDriver6HandleEv+0x2a>
		completeSwap = false;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2200      	movs	r2, #0
 800692c:	72da      	strb	r2, [r3, #11]
		sendBufferA = !sendBufferA;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	7a9b      	ldrb	r3, [r3, #10]
 8006932:	f083 0301 	eor.w	r3, r3, #1
 8006936:	b2da      	uxtb	r2, r3
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	729a      	strb	r2, [r3, #10]
		nextDmaOffset = 0;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	831a      	strh	r2, [r3, #24]
	}

	StartNextDma();
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 f804 	bl	8006950 <_ZN12MatrixDriver12StartNextDmaEv>
}
 8006948:	bf00      	nop
 800694a:	3708      	adds	r7, #8
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}

08006950 <_ZN12MatrixDriver12StartNextDmaEv>:
uint8_t const AAR_BY_PLANE[] = { 1, 2, 4, 8, 16, 32, 64 };
#elif PLANES == 4
uint8_t const AAR_BY_PLANE[] = { 1, 8, 16, 28 };
#endif

void MatrixDriver::StartNextDma() {
 8006950:	b580      	push	{r7, lr}
 8006952:	b086      	sub	sp, #24
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
	uint16_t plane = nextDmaOffset / planeSize;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	8b1a      	ldrh	r2, [r3, #24]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	899b      	ldrh	r3, [r3, #12]
 8006960:	fbb2 f3f3 	udiv	r3, r2, r3
 8006964:	82fb      	strh	r3, [r7, #22]
	uint16_t *outputBuffer = (sendBufferA ? bufferA : bufferB);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	7a9b      	ldrb	r3, [r3, #10]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d002      	beq.n	8006974 <_ZN12MatrixDriver12StartNextDmaEv+0x24>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	691b      	ldr	r3, [r3, #16]
 8006972:	e001      	b.n	8006978 <_ZN12MatrixDriver12StartNextDmaEv+0x28>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	695b      	ldr	r3, [r3, #20]
 8006978:	613b      	str	r3, [r7, #16]
	uint16_t *ouputOffset = outputBuffer + (plane * planeSize);
 800697a:	8afb      	ldrh	r3, [r7, #22]
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	8992      	ldrh	r2, [r2, #12]
 8006980:	fb02 f303 	mul.w	r3, r2, r3
 8006984:	005b      	lsls	r3, r3, #1
 8006986:	693a      	ldr	r2, [r7, #16]
 8006988:	4413      	add	r3, r2
 800698a:	60fb      	str	r3, [r7, #12]

	htim1.Instance->ARR = AAR_BY_PLANE[plane];
 800698c:	8afb      	ldrh	r3, [r7, #22]
 800698e:	4a18      	ldr	r2, [pc, #96]	; (80069f0 <_ZN12MatrixDriver12StartNextDmaEv+0xa0>)
 8006990:	5cd2      	ldrb	r2, [r2, r3]
 8006992:	4b18      	ldr	r3, [pc, #96]	; (80069f4 <_ZN12MatrixDriver12StartNextDmaEv+0xa4>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	62da      	str	r2, [r3, #44]	; 0x2c
	htim1.Instance->EGR = TIM_EGR_UG;
 8006998:	4b16      	ldr	r3, [pc, #88]	; (80069f4 <_ZN12MatrixDriver12StartNextDmaEv+0xa4>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	2201      	movs	r2, #1
 800699e:	615a      	str	r2, [r3, #20]

		HAL_UART_Transmit(&huart1, (uint8_t*) buffer, strlen(buffer), 10);
	}
#endif

	HAL_DMA_Start_IT(&hdma_tim1_ch1, (uint32_t) ouputOffset,
 80069a0:	68f9      	ldr	r1, [r7, #12]
			(uint32_t) &(GPIOB->ODR), planeSize);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	899b      	ldrh	r3, [r3, #12]
	HAL_DMA_Start_IT(&hdma_tim1_ch1, (uint32_t) ouputOffset,
 80069a6:	4a14      	ldr	r2, [pc, #80]	; (80069f8 <_ZN12MatrixDriver12StartNextDmaEv+0xa8>)
 80069a8:	4814      	ldr	r0, [pc, #80]	; (80069fc <_ZN12MatrixDriver12StartNextDmaEv+0xac>)
 80069aa:	f7fb fd41 	bl	8002430 <HAL_DMA_Start_IT>

	nextDmaOffset += planeSize;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	8b1a      	ldrh	r2, [r3, #24]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	899b      	ldrh	r3, [r3, #12]
 80069b6:	4413      	add	r3, r2
 80069b8:	b29a      	uxth	r2, r3
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	831a      	strh	r2, [r3, #24]

	if (nextDmaOffset >= bufferSize) {
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	8b1a      	ldrh	r2, [r3, #24]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	89db      	ldrh	r3, [r3, #14]
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d302      	bcc.n	80069d0 <_ZN12MatrixDriver12StartNextDmaEv+0x80>
		nextDmaOffset = 0;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2200      	movs	r2, #0
 80069ce:	831a      	strh	r2, [r3, #24]
	}

#ifdef DebugPin_GPIO_Port
	HAL_GPIO_WritePin(DebugPin_GPIO_Port, DebugPin_Pin,
			plane & 0x01 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80069d0:	8afb      	ldrh	r3, [r7, #22]
 80069d2:	b2db      	uxtb	r3, r3
	HAL_GPIO_WritePin(DebugPin_GPIO_Port, DebugPin_Pin,
 80069d4:	f003 0301 	and.w	r3, r3, #1
 80069d8:	b2db      	uxtb	r3, r3
 80069da:	461a      	mov	r2, r3
 80069dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80069e0:	4807      	ldr	r0, [pc, #28]	; (8006a00 <_ZN12MatrixDriver12StartNextDmaEv+0xb0>)
 80069e2:	f7fc f98d 	bl	8002d00 <HAL_GPIO_WritePin>
#endif
}
 80069e6:	bf00      	nop
 80069e8:	3718      	adds	r7, #24
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}
 80069ee:	bf00      	nop
 80069f0:	08007cf8 	.word	0x08007cf8
 80069f4:	20000eb0 	.word	0x20000eb0
 80069f8:	40020414 	.word	0x40020414
 80069fc:	20000dd0 	.word	0x20000dd0
 8006a00:	40020000 	.word	0x40020000

08006a04 <_ZN12PixelMapping5PixelC1Ett>:
#define INC_PIXELMAPPING_H_

class PixelMapping {
public:
	struct Pixel {
		Pixel(uint16_t x, uint16_t y) {
 8006a04:	b480      	push	{r7}
 8006a06:	b083      	sub	sp, #12
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
 8006a0c:	460b      	mov	r3, r1
 8006a0e:	807b      	strh	r3, [r7, #2]
 8006a10:	4613      	mov	r3, r2
 8006a12:	803b      	strh	r3, [r7, #0]
			this->x = x;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	887a      	ldrh	r2, [r7, #2]
 8006a18:	801a      	strh	r2, [r3, #0]
			this->y = y;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	883a      	ldrh	r2, [r7, #0]
 8006a1e:	805a      	strh	r2, [r3, #2]
		}
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	4618      	mov	r0, r3
 8006a24:	370c      	adds	r7, #12
 8006a26:	46bd      	mov	sp, r7
 8006a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2c:	4770      	bx	lr

08006a2e <_ZN18SimplePixelMapping30mapVirtualPixelToPhysicalPixelEN12PixelMapping5PixelE>:
	virtual Pixel	mapVirtualPixelToPhysicalPixel(Pixel input) = 0;
};

class SimplePixelMapping : public PixelMapping {
public:
	Pixel	mapVirtualPixelToPhysicalPixel(Pixel input) {
 8006a2e:	b480      	push	{r7}
 8006a30:	b085      	sub	sp, #20
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6078      	str	r0, [r7, #4]
 8006a36:	6039      	str	r1, [r7, #0]
		return input;
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	60fb      	str	r3, [r7, #12]
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	89ba      	ldrh	r2, [r7, #12]
 8006a40:	f362 030f 	bfi	r3, r2, #0, #16
 8006a44:	89fa      	ldrh	r2, [r7, #14]
 8006a46:	f362 431f 	bfi	r3, r2, #16, #16
	}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3714      	adds	r7, #20
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a54:	4770      	bx	lr
	...

08006a58 <_ZN12PixelMappingC1Ev>:
class PixelMapping {
 8006a58:	b480      	push	{r7}
 8006a5a:	b083      	sub	sp, #12
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	4a04      	ldr	r2, [pc, #16]	; (8006a74 <_ZN12PixelMappingC1Ev+0x1c>)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	601a      	str	r2, [r3, #0]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	4618      	mov	r0, r3
 8006a6a:	370c      	adds	r7, #12
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr
 8006a74:	08007d40 	.word	0x08007d40

08006a78 <_ZN23LeftToRightPixelMappingC1Ehtt>:
};

class LeftToRightPixelMapping : public PixelMapping {
public:
	LeftToRightPixelMapping(uint8_t panelCount, uint16_t panelWidth, uint16_t panelHeight) {
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b084      	sub	sp, #16
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	4608      	mov	r0, r1
 8006a82:	4611      	mov	r1, r2
 8006a84:	461a      	mov	r2, r3
 8006a86:	4603      	mov	r3, r0
 8006a88:	72fb      	strb	r3, [r7, #11]
 8006a8a:	460b      	mov	r3, r1
 8006a8c:	813b      	strh	r3, [r7, #8]
 8006a8e:	4613      	mov	r3, r2
 8006a90:	80fb      	strh	r3, [r7, #6]
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	4618      	mov	r0, r3
 8006a96:	f7ff ffdf 	bl	8006a58 <_ZN12PixelMappingC1Ev>
 8006a9a:	4a08      	ldr	r2, [pc, #32]	; (8006abc <_ZN23LeftToRightPixelMappingC1Ehtt+0x44>)
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	601a      	str	r2, [r3, #0]
		this->panelCount = panelCount;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	7afa      	ldrb	r2, [r7, #11]
 8006aa4:	711a      	strb	r2, [r3, #4]
		this->panelWidth = panelWidth;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	893a      	ldrh	r2, [r7, #8]
 8006aaa:	80da      	strh	r2, [r3, #6]
		this->panelHeight = panelHeight;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	88fa      	ldrh	r2, [r7, #6]
 8006ab0:	811a      	strh	r2, [r3, #8]
	}
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	3710      	adds	r7, #16
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}
 8006abc:	08007d28 	.word	0x08007d28

08006ac0 <_ZN23LeftToRightPixelMapping30mapVirtualPixelToPhysicalPixelEN12PixelMapping5PixelE>:

	Pixel	mapVirtualPixelToPhysicalPixel(Pixel input) {
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b086      	sub	sp, #24
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
 8006ac8:	6039      	str	r1, [r7, #0]
		//Panel counted from top-left
		uint16_t panel = input.y / panelHeight;
 8006aca:	887a      	ldrh	r2, [r7, #2]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	891b      	ldrh	r3, [r3, #8]
 8006ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ad4:	82bb      	strh	r3, [r7, #20]
		uint16_t lineOnPanel = input.y % panelHeight;
 8006ad6:	887b      	ldrh	r3, [r7, #2]
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	8912      	ldrh	r2, [r2, #8]
 8006adc:	fbb3 f1f2 	udiv	r1, r3, r2
 8006ae0:	fb02 f201 	mul.w	r2, r2, r1
 8006ae4:	1a9b      	subs	r3, r3, r2
 8006ae6:	82fb      	strh	r3, [r7, #22]

		if(panel % 2 == 1) {
 8006ae8:	8abb      	ldrh	r3, [r7, #20]
 8006aea:	f003 0301 	and.w	r3, r3, #1
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d004      	beq.n	8006afc <_ZN23LeftToRightPixelMapping30mapVirtualPixelToPhysicalPixelEN12PixelMapping5PixelE+0x3c>
			//Odd panels are vertically reversed
			lineOnPanel = panelHeight - lineOnPanel;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	891a      	ldrh	r2, [r3, #8]
 8006af6:	8afb      	ldrh	r3, [r7, #22]
 8006af8:	1ad3      	subs	r3, r2, r3
 8006afa:	82fb      	strh	r3, [r7, #22]
		}

		uint16_t xOffset = (panelCount - 1) - panel * panelWidth;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	791b      	ldrb	r3, [r3, #4]
 8006b00:	b29a      	uxth	r2, r3
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	88db      	ldrh	r3, [r3, #6]
 8006b06:	8ab9      	ldrh	r1, [r7, #20]
 8006b08:	fb11 f303 	smulbb	r3, r1, r3
 8006b0c:	b29b      	uxth	r3, r3
 8006b0e:	1ad3      	subs	r3, r2, r3
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	3b01      	subs	r3, #1
 8006b14:	827b      	strh	r3, [r7, #18]

		PixelMapping::Pixel output {
			.x= xOffset + input.x,
 8006b16:	883a      	ldrh	r2, [r7, #0]
			.y = lineOnPanel
		};
 8006b18:	8a7b      	ldrh	r3, [r7, #18]
 8006b1a:	4413      	add	r3, r2
 8006b1c:	b299      	uxth	r1, r3
 8006b1e:	8afa      	ldrh	r2, [r7, #22]
 8006b20:	f107 0308 	add.w	r3, r7, #8
 8006b24:	4618      	mov	r0, r3
 8006b26:	f7ff ff6d 	bl	8006a04 <_ZN12PixelMapping5PixelC1Ett>

		return output;
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	60fb      	str	r3, [r7, #12]
 8006b2e:	2300      	movs	r3, #0
 8006b30:	89ba      	ldrh	r2, [r7, #12]
 8006b32:	f362 030f 	bfi	r3, r2, #0, #16
 8006b36:	89fa      	ldrh	r2, [r7, #14]
 8006b38:	f362 431f 	bfi	r3, r2, #16, #16
	}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	3718      	adds	r7, #24
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}

08006b44 <_ZN31SnakePixelMappingFedBottomRightC1Ehtt>:
	uint16_t panelHeight;
};

class SnakePixelMappingFedBottomRight : public PixelMapping {
public:
	SnakePixelMappingFedBottomRight(uint8_t panelCount, uint16_t panelWidth, uint16_t panelHeight) {
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b084      	sub	sp, #16
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	60f8      	str	r0, [r7, #12]
 8006b4c:	4608      	mov	r0, r1
 8006b4e:	4611      	mov	r1, r2
 8006b50:	461a      	mov	r2, r3
 8006b52:	4603      	mov	r3, r0
 8006b54:	72fb      	strb	r3, [r7, #11]
 8006b56:	460b      	mov	r3, r1
 8006b58:	813b      	strh	r3, [r7, #8]
 8006b5a:	4613      	mov	r3, r2
 8006b5c:	80fb      	strh	r3, [r7, #6]
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	4618      	mov	r0, r3
 8006b62:	f7ff ff79 	bl	8006a58 <_ZN12PixelMappingC1Ev>
 8006b66:	4a08      	ldr	r2, [pc, #32]	; (8006b88 <_ZN31SnakePixelMappingFedBottomRightC1Ehtt+0x44>)
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	601a      	str	r2, [r3, #0]
		this->panelCount = panelCount;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	7afa      	ldrb	r2, [r7, #11]
 8006b70:	711a      	strb	r2, [r3, #4]
		this->panelWidth = panelWidth;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	893a      	ldrh	r2, [r7, #8]
 8006b76:	80da      	strh	r2, [r3, #6]
		this->panelHeight = panelHeight;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	88fa      	ldrh	r2, [r7, #6]
 8006b7c:	811a      	strh	r2, [r3, #8]
	}
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	4618      	mov	r0, r3
 8006b82:	3710      	adds	r7, #16
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}
 8006b88:	08007d1c 	.word	0x08007d1c

08006b8c <_ZN31SnakePixelMappingFedBottomRight30mapVirtualPixelToPhysicalPixelEN12PixelMapping5PixelE>:

	Pixel	mapVirtualPixelToPhysicalPixel(Pixel input) {
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b086      	sub	sp, #24
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
 8006b94:	6039      	str	r1, [r7, #0]
		//Panel counted from top-left
		uint16_t panel = input.y / panelHeight;
 8006b96:	887a      	ldrh	r2, [r7, #2]
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	891b      	ldrh	r3, [r3, #8]
 8006b9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ba0:	827b      	strh	r3, [r7, #18]
		uint16_t lineOnPanel = input.y % panelHeight;
 8006ba2:	887b      	ldrh	r3, [r7, #2]
 8006ba4:	687a      	ldr	r2, [r7, #4]
 8006ba6:	8912      	ldrh	r2, [r2, #8]
 8006ba8:	fbb3 f1f2 	udiv	r1, r3, r2
 8006bac:	fb02 f201 	mul.w	r2, r2, r1
 8006bb0:	1a9b      	subs	r3, r3, r2
 8006bb2:	82fb      	strh	r3, [r7, #22]

		uint16_t xOffset = ((panelCount - 1) - panel) * panelWidth;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	791b      	ldrb	r3, [r3, #4]
 8006bb8:	1e5a      	subs	r2, r3, #1
 8006bba:	8a7b      	ldrh	r3, [r7, #18]
 8006bbc:	1ad3      	subs	r3, r2, r3
 8006bbe:	b29a      	uxth	r2, r3
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	88db      	ldrh	r3, [r3, #6]
 8006bc4:	fb12 f303 	smulbb	r3, r2, r3
 8006bc8:	823b      	strh	r3, [r7, #16]
		uint16_t x;

		if(((panelCount - 1) - panel) % 2 == 1) {
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	791b      	ldrb	r3, [r3, #4]
 8006bce:	1e5a      	subs	r2, r3, #1
 8006bd0:	8a7b      	ldrh	r3, [r7, #18]
 8006bd2:	1ad3      	subs	r3, r2, r3
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	f003 0301 	and.w	r3, r3, #1
 8006bda:	bfb8      	it	lt
 8006bdc:	425b      	neglt	r3, r3
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	d10b      	bne.n	8006bfa <_ZN31SnakePixelMappingFedBottomRight30mapVirtualPixelToPhysicalPixelEN12PixelMapping5PixelE+0x6e>
			//Even panels (from feedpoint) are vertically reversed
			lineOnPanel = (panelHeight - 1) - lineOnPanel;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	891a      	ldrh	r2, [r3, #8]
 8006be6:	8afb      	ldrh	r3, [r7, #22]
 8006be8:	1ad3      	subs	r3, r2, r3
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	3b01      	subs	r3, #1
 8006bee:	82fb      	strh	r3, [r7, #22]
			x = xOffset + input.x;
 8006bf0:	883a      	ldrh	r2, [r7, #0]
 8006bf2:	8a3b      	ldrh	r3, [r7, #16]
 8006bf4:	4413      	add	r3, r2
 8006bf6:	82bb      	strh	r3, [r7, #20]
 8006bf8:	e009      	b.n	8006c0e <_ZN31SnakePixelMappingFedBottomRight30mapVirtualPixelToPhysicalPixelEN12PixelMapping5PixelE+0x82>
		} else {
			x= xOffset + ((panelWidth -1) - input.x);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	88da      	ldrh	r2, [r3, #6]
 8006bfe:	883b      	ldrh	r3, [r7, #0]
 8006c00:	1ad3      	subs	r3, r2, r3
 8006c02:	b29a      	uxth	r2, r3
 8006c04:	8a3b      	ldrh	r3, [r7, #16]
 8006c06:	4413      	add	r3, r2
 8006c08:	b29b      	uxth	r3, r3
 8006c0a:	3b01      	subs	r3, #1
 8006c0c:	82bb      	strh	r3, [r7, #20]
		}

		Pixel output {
			.x= x,
			.y = lineOnPanel
		};
 8006c0e:	8afa      	ldrh	r2, [r7, #22]
 8006c10:	8ab9      	ldrh	r1, [r7, #20]
 8006c12:	f107 0308 	add.w	r3, r7, #8
 8006c16:	4618      	mov	r0, r3
 8006c18:	f7ff fef4 	bl	8006a04 <_ZN12PixelMapping5PixelC1Ett>

		return output;
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	60fb      	str	r3, [r7, #12]
 8006c20:	2300      	movs	r3, #0
 8006c22:	89ba      	ldrh	r2, [r7, #12]
 8006c24:	f362 030f 	bfi	r3, r2, #0, #16
 8006c28:	89fa      	ldrh	r2, [r7, #14]
 8006c2a:	f362 431f 	bfi	r3, r2, #16, #16
	}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3718      	adds	r7, #24
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}

08006c36 <_ZN13ConfigurationC1Ev>:
 */

#ifndef INC_CONFIGURATION_H_
#define INC_CONFIGURATION_H_

struct Configuration {
 8006c36:	b480      	push	{r7}
 8006c38:	b083      	sub	sp, #12
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	6078      	str	r0, [r7, #4]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2200      	movs	r2, #0
 8006c42:	729a      	strb	r2, [r3, #10]
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2200      	movs	r2, #0
 8006c48:	72da      	strb	r2, [r3, #11]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	370c      	adds	r7, #12
 8006c50:	46bd      	mov	sp, r7
 8006c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c56:	4770      	bx	lr

08006c58 <_Z17readConfigurationv>:
DisplayDriver *display = NULL;

Configuration configuration;
PixelMapping *pixelMapping = NULL;

void readConfiguration() {
 8006c58:	b480      	push	{r7}
 8006c5a:	af00      	add	r7, sp, #0
	configuration.useMatrix = false;
 8006c5c:	4b17      	ldr	r3, [pc, #92]	; (8006cbc <_Z17readConfigurationv+0x64>)
 8006c5e:	2200      	movs	r2, #0
 8006c60:	701a      	strb	r2, [r3, #0]
	configuration.useStrands = true;
 8006c62:	4b16      	ldr	r3, [pc, #88]	; (8006cbc <_Z17readConfigurationv+0x64>)
 8006c64:	2201      	movs	r2, #1
 8006c66:	709a      	strb	r2, [r3, #2]

	if (configuration.useMatrix) {
 8006c68:	4b14      	ldr	r3, [pc, #80]	; (8006cbc <_Z17readConfigurationv+0x64>)
 8006c6a:	781b      	ldrb	r3, [r3, #0]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d00c      	beq.n	8006c8a <_Z17readConfigurationv+0x32>
		configuration.matrixFormat = MatrixDriver::SCAN_16;
 8006c70:	4b12      	ldr	r3, [pc, #72]	; (8006cbc <_Z17readConfigurationv+0x64>)
 8006c72:	2200      	movs	r2, #0
 8006c74:	705a      	strb	r2, [r3, #1]
		configuration.elementWidth = PANEL_WIDTH;
 8006c76:	4b11      	ldr	r3, [pc, #68]	; (8006cbc <_Z17readConfigurationv+0x64>)
 8006c78:	2240      	movs	r2, #64	; 0x40
 8006c7a:	80da      	strh	r2, [r3, #6]
		configuration.elementHeight = PANEL_HEIGHT;
 8006c7c:	4b0f      	ldr	r3, [pc, #60]	; (8006cbc <_Z17readConfigurationv+0x64>)
 8006c7e:	2220      	movs	r2, #32
 8006c80:	811a      	strh	r2, [r3, #8]
		configuration.elementCount = 2;
 8006c82:	4b0e      	ldr	r3, [pc, #56]	; (8006cbc <_Z17readConfigurationv+0x64>)
 8006c84:	2202      	movs	r2, #2
 8006c86:	809a      	strh	r2, [r3, #4]
 8006c88:	e010      	b.n	8006cac <_Z17readConfigurationv+0x54>
	} else if (configuration.useStrands) {
 8006c8a:	4b0c      	ldr	r3, [pc, #48]	; (8006cbc <_Z17readConfigurationv+0x64>)
 8006c8c:	789b      	ldrb	r3, [r3, #2]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d00c      	beq.n	8006cac <_Z17readConfigurationv+0x54>
		configuration.strandFormat = LedSingleWire::GRBW;
 8006c92:	4b0a      	ldr	r3, [pc, #40]	; (8006cbc <_Z17readConfigurationv+0x64>)
 8006c94:	2201      	movs	r2, #1
 8006c96:	70da      	strb	r2, [r3, #3]
		configuration.elementWidth = 300;
 8006c98:	4b08      	ldr	r3, [pc, #32]	; (8006cbc <_Z17readConfigurationv+0x64>)
 8006c9a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006c9e:	80da      	strh	r2, [r3, #6]
		configuration.elementHeight = 1;
 8006ca0:	4b06      	ldr	r3, [pc, #24]	; (8006cbc <_Z17readConfigurationv+0x64>)
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	811a      	strh	r2, [r3, #8]
		configuration.elementCount = 1;
 8006ca6:	4b05      	ldr	r3, [pc, #20]	; (8006cbc <_Z17readConfigurationv+0x64>)
 8006ca8:	2201      	movs	r2, #1
 8006caa:	809a      	strh	r2, [r3, #4]
	}

	configuration.pixelConfiguration =
 8006cac:	4b03      	ldr	r3, [pc, #12]	; (8006cbc <_Z17readConfigurationv+0x64>)
 8006cae:	2202      	movs	r2, #2
 8006cb0:	729a      	strb	r2, [r3, #10]
			Configuration::PixelConfiguration::SnakeStartBottomRight;
}
 8006cb2:	bf00      	nop
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr
 8006cbc:	200005a4 	.word	0x200005a4

08006cc0 <_ZN18SimplePixelMappingC1Ev>:
class SimplePixelMapping : public PixelMapping {
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b082      	sub	sp, #8
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	4618      	mov	r0, r3
 8006ccc:	f7ff fec4 	bl	8006a58 <_ZN12PixelMappingC1Ev>
 8006cd0:	4a03      	ldr	r2, [pc, #12]	; (8006ce0 <_ZN18SimplePixelMappingC1Ev+0x20>)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	601a      	str	r2, [r3, #0]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3708      	adds	r7, #8
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}
 8006ce0:	08007d34 	.word	0x08007d34

08006ce4 <_Z9configurev>:

void configure() {
 8006ce4:	b598      	push	{r3, r4, r7, lr}
 8006ce6:	af00      	add	r7, sp, #0
	if (configuration.useMatrix) {
 8006ce8:	4b34      	ldr	r3, [pc, #208]	; (8006dbc <_Z9configurev+0xd8>)
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d015      	beq.n	8006d1c <_Z9configurev+0x38>
		display = new MatrixDriver(
				configuration.elementWidth * configuration.elementCount,
				configuration.elementHeight,
				(MatrixDriver::ScanType) configuration.matrixFormat);
 8006cf0:	201c      	movs	r0, #28
 8006cf2:	f000 f9d7 	bl	80070a4 <_Znwj>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	461c      	mov	r4, r3
				configuration.elementWidth * configuration.elementCount,
 8006cfa:	4b30      	ldr	r3, [pc, #192]	; (8006dbc <_Z9configurev+0xd8>)
 8006cfc:	88da      	ldrh	r2, [r3, #6]
 8006cfe:	4b2f      	ldr	r3, [pc, #188]	; (8006dbc <_Z9configurev+0xd8>)
 8006d00:	889b      	ldrh	r3, [r3, #4]
				(MatrixDriver::ScanType) configuration.matrixFormat);
 8006d02:	fb12 f303 	smulbb	r3, r2, r3
 8006d06:	b299      	uxth	r1, r3
 8006d08:	4b2c      	ldr	r3, [pc, #176]	; (8006dbc <_Z9configurev+0xd8>)
 8006d0a:	891a      	ldrh	r2, [r3, #8]
 8006d0c:	4b2b      	ldr	r3, [pc, #172]	; (8006dbc <_Z9configurev+0xd8>)
 8006d0e:	785b      	ldrb	r3, [r3, #1]
 8006d10:	4620      	mov	r0, r4
 8006d12:	f7ff fb0d 	bl	8006330 <_ZN12MatrixDriverC1EttNS_8ScanTypeE>
		display = new MatrixDriver(
 8006d16:	4b2a      	ldr	r3, [pc, #168]	; (8006dc0 <_Z9configurev+0xdc>)
 8006d18:	601c      	str	r4, [r3, #0]
 8006d1a:	e014      	b.n	8006d46 <_Z9configurev+0x62>
	} else if (configuration.useStrands) {
 8006d1c:	4b27      	ldr	r3, [pc, #156]	; (8006dbc <_Z9configurev+0xd8>)
 8006d1e:	789b      	ldrb	r3, [r3, #2]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d010      	beq.n	8006d46 <_Z9configurev+0x62>

		display = new LedSingleWire(
				(LedSingleWire::Format) configuration.strandFormat,
				configuration.elementCount, configuration.elementWidth);
 8006d24:	2010      	movs	r0, #16
 8006d26:	f000 f9bd 	bl	80070a4 <_Znwj>
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	461c      	mov	r4, r3
				(LedSingleWire::Format) configuration.strandFormat,
 8006d2e:	4b23      	ldr	r3, [pc, #140]	; (8006dbc <_Z9configurev+0xd8>)
 8006d30:	78d9      	ldrb	r1, [r3, #3]
				configuration.elementCount, configuration.elementWidth);
 8006d32:	4b22      	ldr	r3, [pc, #136]	; (8006dbc <_Z9configurev+0xd8>)
 8006d34:	889b      	ldrh	r3, [r3, #4]
 8006d36:	b2da      	uxtb	r2, r3
 8006d38:	4b20      	ldr	r3, [pc, #128]	; (8006dbc <_Z9configurev+0xd8>)
 8006d3a:	88db      	ldrh	r3, [r3, #6]
 8006d3c:	4620      	mov	r0, r4
 8006d3e:	f7ff f8a3 	bl	8005e88 <_ZN13LedSingleWireC1ENS_6FormatEht>
		display = new LedSingleWire(
 8006d42:	4b1f      	ldr	r3, [pc, #124]	; (8006dc0 <_Z9configurev+0xdc>)
 8006d44:	601c      	str	r4, [r3, #0]
	}

	switch (configuration.pixelConfiguration) {
 8006d46:	4b1d      	ldr	r3, [pc, #116]	; (8006dbc <_Z9configurev+0xd8>)
 8006d48:	7a9b      	ldrb	r3, [r3, #10]
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d002      	beq.n	8006d54 <_Z9configurev+0x70>
 8006d4e:	2b02      	cmp	r3, #2
 8006d50:	d012      	beq.n	8006d78 <_Z9configurev+0x94>
 8006d52:	e023      	b.n	8006d9c <_Z9configurev+0xb8>
	case Configuration::PixelConfiguration::LeftToRight:
		pixelMapping = new LeftToRightPixelMapping(configuration.elementCount,
				configuration.elementWidth, configuration.elementHeight);
 8006d54:	200c      	movs	r0, #12
 8006d56:	f000 f9a5 	bl	80070a4 <_Znwj>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	461c      	mov	r4, r3
		pixelMapping = new LeftToRightPixelMapping(configuration.elementCount,
 8006d5e:	4b17      	ldr	r3, [pc, #92]	; (8006dbc <_Z9configurev+0xd8>)
 8006d60:	889b      	ldrh	r3, [r3, #4]
				configuration.elementWidth, configuration.elementHeight);
 8006d62:	b2d9      	uxtb	r1, r3
 8006d64:	4b15      	ldr	r3, [pc, #84]	; (8006dbc <_Z9configurev+0xd8>)
 8006d66:	88da      	ldrh	r2, [r3, #6]
 8006d68:	4b14      	ldr	r3, [pc, #80]	; (8006dbc <_Z9configurev+0xd8>)
 8006d6a:	891b      	ldrh	r3, [r3, #8]
 8006d6c:	4620      	mov	r0, r4
 8006d6e:	f7ff fe83 	bl	8006a78 <_ZN23LeftToRightPixelMappingC1Ehtt>
		pixelMapping = new LeftToRightPixelMapping(configuration.elementCount,
 8006d72:	4b14      	ldr	r3, [pc, #80]	; (8006dc4 <_Z9configurev+0xe0>)
 8006d74:	601c      	str	r4, [r3, #0]
		break;
 8006d76:	e01e      	b.n	8006db6 <_Z9configurev+0xd2>
	case Configuration::PixelConfiguration::SnakeStartBottomRight:
		pixelMapping = new SnakePixelMappingFedBottomRight(
				configuration.elementCount, configuration.elementWidth,
				configuration.elementHeight);
 8006d78:	200c      	movs	r0, #12
 8006d7a:	f000 f993 	bl	80070a4 <_Znwj>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	461c      	mov	r4, r3
				configuration.elementCount, configuration.elementWidth,
 8006d82:	4b0e      	ldr	r3, [pc, #56]	; (8006dbc <_Z9configurev+0xd8>)
 8006d84:	889b      	ldrh	r3, [r3, #4]
				configuration.elementHeight);
 8006d86:	b2d9      	uxtb	r1, r3
 8006d88:	4b0c      	ldr	r3, [pc, #48]	; (8006dbc <_Z9configurev+0xd8>)
 8006d8a:	88da      	ldrh	r2, [r3, #6]
 8006d8c:	4b0b      	ldr	r3, [pc, #44]	; (8006dbc <_Z9configurev+0xd8>)
 8006d8e:	891b      	ldrh	r3, [r3, #8]
 8006d90:	4620      	mov	r0, r4
 8006d92:	f7ff fed7 	bl	8006b44 <_ZN31SnakePixelMappingFedBottomRightC1Ehtt>
		pixelMapping = new SnakePixelMappingFedBottomRight(
 8006d96:	4b0b      	ldr	r3, [pc, #44]	; (8006dc4 <_Z9configurev+0xe0>)
 8006d98:	601c      	str	r4, [r3, #0]
		break;
 8006d9a:	e00c      	b.n	8006db6 <_Z9configurev+0xd2>
	default:
		pixelMapping = new SimplePixelMapping();
 8006d9c:	2004      	movs	r0, #4
 8006d9e:	f000 f981 	bl	80070a4 <_Znwj>
 8006da2:	4603      	mov	r3, r0
 8006da4:	461c      	mov	r4, r3
 8006da6:	2300      	movs	r3, #0
 8006da8:	6023      	str	r3, [r4, #0]
 8006daa:	4620      	mov	r0, r4
 8006dac:	f7ff ff88 	bl	8006cc0 <_ZN18SimplePixelMappingC1Ev>
 8006db0:	4b04      	ldr	r3, [pc, #16]	; (8006dc4 <_Z9configurev+0xe0>)
 8006db2:	601c      	str	r4, [r3, #0]
		break;
 8006db4:	bf00      	nop
	}
}
 8006db6:	bf00      	nop
 8006db8:	bd98      	pop	{r3, r4, r7, pc}
 8006dba:	bf00      	nop
 8006dbc:	200005a4 	.word	0x200005a4
 8006dc0:	200005a0 	.word	0x200005a0
 8006dc4:	200005b0 	.word	0x200005b0

08006dc8 <_Z4openv>:

void open() {
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	af00      	add	r7, sp, #0
	if (display != NULL) {
 8006dcc:	4b08      	ldr	r3, [pc, #32]	; (8006df0 <_Z4openv+0x28>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d007      	beq.n	8006de4 <_Z4openv+0x1c>
		display->Open();
 8006dd4:	4b06      	ldr	r3, [pc, #24]	; (8006df0 <_Z4openv+0x28>)
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	4b05      	ldr	r3, [pc, #20]	; (8006df0 <_Z4openv+0x28>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4610      	mov	r0, r2
 8006de2:	4798      	blx	r3
	}

	configuration.status = Configuration::Status::Ready;
 8006de4:	4b03      	ldr	r3, [pc, #12]	; (8006df4 <_Z4openv+0x2c>)
 8006de6:	2201      	movs	r2, #1
 8006de8:	72da      	strb	r2, [r3, #11]
}
 8006dea:	bf00      	nop
 8006dec:	bd80      	pop	{r7, pc}
 8006dee:	bf00      	nop
 8006df0:	200005a0 	.word	0x200005a0
 8006df4:	200005a4 	.word	0x200005a4

08006df8 <_Z14RxCpltCallbackP19__SPI_HandleTypeDef>:

bool parseSpi = false;

//uint8_t state = 0;

void RxCpltCallback(SPI_HandleTypeDef *hspi) {
 8006df8:	b480      	push	{r7}
 8006dfa:	b083      	sub	sp, #12
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
//			HAL_SPI_Receive_IT(&hspi1, spi_buffer, 2);
//
//			commandProcessor.ProcessRequest(&request, display);
//		}
//	} else {
	parseSpi = true;
 8006e00:	4b04      	ldr	r3, [pc, #16]	; (8006e14 <_Z14RxCpltCallbackP19__SPI_HandleTypeDef+0x1c>)
 8006e02:	2201      	movs	r2, #1
 8006e04:	701a      	strb	r2, [r3, #0]
//	}
}
 8006e06:	bf00      	nop
 8006e08:	370c      	adds	r7, #12
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e10:	4770      	bx	lr
 8006e12:	bf00      	nop
 8006e14:	20000dc0 	.word	0x20000dc0

08006e18 <HAL_GPIO_EXTI_Callback>:
	sprintf((char *)buffer, "ERROR\n");

	HAL_UART_Transmit(&huart1, buffer, strlen((char *)buffer), 2000);
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b082      	sub	sp, #8
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	4603      	mov	r3, r0
 8006e20:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == IPS_NCS_Pin) {
 8006e22:	88fb      	ldrh	r3, [r7, #6]
 8006e24:	2b10      	cmp	r3, #16
 8006e26:	d119      	bne.n	8006e5c <HAL_GPIO_EXTI_Callback+0x44>
		if (IPS_NCS_GPIO_Port->IDR & IPS_NCS_Pin) {
 8006e28:	4b0e      	ldr	r3, [pc, #56]	; (8006e64 <HAL_GPIO_EXTI_Callback+0x4c>)
 8006e2a:	691b      	ldr	r3, [r3, #16]
 8006e2c:	f003 0310 	and.w	r3, r3, #16
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	bf14      	ite	ne
 8006e34:	2301      	movne	r3, #1
 8006e36:	2300      	moveq	r3, #0
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d00e      	beq.n	8006e5c <HAL_GPIO_EXTI_Callback+0x44>
			HAL_SPI_Abort_IT(&hspi1);
 8006e3e:	480a      	ldr	r0, [pc, #40]	; (8006e68 <HAL_GPIO_EXTI_Callback+0x50>)
 8006e40:	f7fc fd90 	bl	8003964 <HAL_SPI_Abort_IT>

			hspi1.RxCpltCallback = RxCpltCallback;
 8006e44:	4b08      	ldr	r3, [pc, #32]	; (8006e68 <HAL_GPIO_EXTI_Callback+0x50>)
 8006e46:	4a09      	ldr	r2, [pc, #36]	; (8006e6c <HAL_GPIO_EXTI_Callback+0x54>)
 8006e48:	65da      	str	r2, [r3, #92]	; 0x5c
			hspi1.AbortCpltCallback = RxCpltCallback;
 8006e4a:	4b07      	ldr	r3, [pc, #28]	; (8006e68 <HAL_GPIO_EXTI_Callback+0x50>)
 8006e4c:	4a07      	ldr	r2, [pc, #28]	; (8006e6c <HAL_GPIO_EXTI_Callback+0x54>)
 8006e4e:	675a      	str	r2, [r3, #116]	; 0x74

			HAL_SPI_Receive_IT(&hspi1, spi_buffer, 1024);
 8006e50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006e54:	4906      	ldr	r1, [pc, #24]	; (8006e70 <HAL_GPIO_EXTI_Callback+0x58>)
 8006e56:	4804      	ldr	r0, [pc, #16]	; (8006e68 <HAL_GPIO_EXTI_Callback+0x50>)
 8006e58:	f7fc fc5a 	bl	8003710 <HAL_SPI_Receive_IT>
				//We're running ahead of our ability to parse.  Asplode?
			}

		}
	}
}
 8006e5c:	bf00      	nop
 8006e5e:	3708      	adds	r7, #8
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}
 8006e64:	40020000 	.word	0x40020000
 8006e68:	20000ef0 	.word	0x20000ef0
 8006e6c:	08006df9 	.word	0x08006df9
 8006e70:	200009c0 	.word	0x200009c0

08006e74 <cpp_main>:

extern "C" int cpp_main(void) {
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b084      	sub	sp, #16
 8006e78:	af00      	add	r7, sp, #0
	__HAL_DBGMCU_FREEZE_IWDG();
 8006e7a:	4b26      	ldr	r3, [pc, #152]	; (8006f14 <cpp_main+0xa0>)
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	4a25      	ldr	r2, [pc, #148]	; (8006f14 <cpp_main+0xa0>)
 8006e80:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006e84:	6093      	str	r3, [r2, #8]

	readConfiguration();
 8006e86:	f7ff fee7 	bl	8006c58 <_Z17readConfigurationv>

	configure();
 8006e8a:	f7ff ff2b 	bl	8006ce4 <_Z9configurev>

	open();
 8006e8e:	f7ff ff9b 	bl	8006dc8 <_Z4openv>

	HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8006e92:	2023      	movs	r0, #35	; 0x23
 8006e94:	f7fb fa03 	bl	800229e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8006e98:	200a      	movs	r0, #10
 8006e9a:	f7fb fa00 	bl	800229e <HAL_NVIC_EnableIRQ>

	uint16_t color_shift = 1;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	81fb      	strh	r3, [r7, #14]

	uint32_t start = HAL_GetTick();
 8006ea2:	f7fb f8f9 	bl	8002098 <HAL_GetTick>
 8006ea6:	60b8      	str	r0, [r7, #8]

	uint16_t pos = 0;
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	80fb      	strh	r3, [r7, #6]
	input.bodyLength = 0;

	commandProcessor.ProcessRequest(&input, display);
#endif

	lastUpdate = HAL_GetTick();
 8006eac:	f7fb f8f4 	bl	8002098 <HAL_GetTick>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	4a19      	ldr	r2, [pc, #100]	; (8006f18 <cpp_main+0xa4>)
 8006eb4:	6013      	str	r3, [r2, #0]

	color_shift++;
 8006eb6:	89fb      	ldrh	r3, [r7, #14]
 8006eb8:	3301      	adds	r3, #1
 8006eba:	81fb      	strh	r3, [r7, #14]

	uint32_t duration = HAL_GetTick() - start;
 8006ebc:	f7fb f8ec 	bl	8002098 <HAL_GetTick>
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	1ad3      	subs	r3, r2, r3
 8006ec6:	603b      	str	r3, [r7, #0]

	sprintf((char *)buffer, "Setup Duration: %lu\n", duration);
 8006ec8:	683a      	ldr	r2, [r7, #0]
 8006eca:	4914      	ldr	r1, [pc, #80]	; (8006f1c <cpp_main+0xa8>)
 8006ecc:	4814      	ldr	r0, [pc, #80]	; (8006f20 <cpp_main+0xac>)
 8006ece:	f000 fb09 	bl	80074e4 <siprintf>

	HAL_UART_Transmit(&huart1, buffer, strlen((char *)buffer), 500);
 8006ed2:	4813      	ldr	r0, [pc, #76]	; (8006f20 <cpp_main+0xac>)
 8006ed4:	f7f9 faa2 	bl	800041c <strlen>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	b29a      	uxth	r2, r3
 8006edc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8006ee0:	490f      	ldr	r1, [pc, #60]	; (8006f20 <cpp_main+0xac>)
 8006ee2:	4810      	ldr	r0, [pc, #64]	; (8006f24 <cpp_main+0xb0>)
 8006ee4:	f7fe fb31 	bl	800554a <HAL_UART_Transmit>

	while (1) {

		if(parseSpi) {
 8006ee8:	4b0f      	ldr	r3, [pc, #60]	; (8006f28 <cpp_main+0xb4>)
 8006eea:	781b      	ldrb	r3, [r3, #0]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d0fb      	beq.n	8006ee8 <cpp_main+0x74>
			request.Parse(spi_buffer, 1024);
 8006ef0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006ef4:	490d      	ldr	r1, [pc, #52]	; (8006f2c <cpp_main+0xb8>)
 8006ef6:	480e      	ldr	r0, [pc, #56]	; (8006f30 <cpp_main+0xbc>)
 8006ef8:	f7f9 f9a3 	bl	8000242 <_ZN7Request5ParseEPht>

			parseSpi = false;
 8006efc:	4b0a      	ldr	r3, [pc, #40]	; (8006f28 <cpp_main+0xb4>)
 8006efe:	2200      	movs	r2, #0
 8006f00:	701a      	strb	r2, [r3, #0]

			commandProcessor.ProcessRequest(&request, display);
 8006f02:	4b0c      	ldr	r3, [pc, #48]	; (8006f34 <cpp_main+0xc0>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	461a      	mov	r2, r3
 8006f08:	4909      	ldr	r1, [pc, #36]	; (8006f30 <cpp_main+0xbc>)
 8006f0a:	480b      	ldr	r0, [pc, #44]	; (8006f38 <cpp_main+0xc4>)
 8006f0c:	f7f9 fa1a 	bl	8000344 <_ZN16CommandProcessor14ProcessRequestEP7RequestP13DisplayDriver>
		if(parseSpi) {
 8006f10:	e7ea      	b.n	8006ee8 <cpp_main+0x74>
 8006f12:	bf00      	nop
 8006f14:	e0042000 	.word	0xe0042000
 8006f18:	2000059c 	.word	0x2000059c
 8006f1c:	08007c40 	.word	0x08007c40
 8006f20:	2000019c 	.word	0x2000019c
 8006f24:	20000e70 	.word	0x20000e70
 8006f28:	20000dc0 	.word	0x20000dc0
 8006f2c:	200009c0 	.word	0x200009c0
 8006f30:	200005b4 	.word	0x200005b4
 8006f34:	200005a0 	.word	0x200005a0
 8006f38:	200009bc 	.word	0x200009bc

08006f3c <_Z41__static_initialization_and_destruction_0ii>:
//
//					matrix.SetPixel(col, row, r, g, b);
//				}
//			}
	}
}
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b082      	sub	sp, #8
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
 8006f44:	6039      	str	r1, [r7, #0]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d10d      	bne.n	8006f68 <_Z41__static_initialization_and_destruction_0ii+0x2c>
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d108      	bne.n	8006f68 <_Z41__static_initialization_and_destruction_0ii+0x2c>
Configuration configuration;
 8006f56:	480d      	ldr	r0, [pc, #52]	; (8006f8c <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8006f58:	f7ff fe6d 	bl	8006c36 <_ZN13ConfigurationC1Ev>
Request request;
 8006f5c:	480c      	ldr	r0, [pc, #48]	; (8006f90 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8006f5e:	f7f9 f93f 	bl	80001e0 <_ZN7RequestC1Ev>
CommandProcessor commandProcessor;
 8006f62:	480c      	ldr	r0, [pc, #48]	; (8006f94 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8006f64:	f7f9 f9be 	bl	80002e4 <_ZN16CommandProcessorC1Ev>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d10a      	bne.n	8006f84 <_Z41__static_initialization_and_destruction_0ii+0x48>
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d105      	bne.n	8006f84 <_Z41__static_initialization_and_destruction_0ii+0x48>
 8006f78:	4806      	ldr	r0, [pc, #24]	; (8006f94 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8006f7a:	f7f9 f9c3 	bl	8000304 <_ZN16CommandProcessorD1Ev>
Request request;
 8006f7e:	4804      	ldr	r0, [pc, #16]	; (8006f90 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8006f80:	f7f9 f93e 	bl	8000200 <_ZN7RequestD1Ev>
}
 8006f84:	bf00      	nop
 8006f86:	3708      	adds	r7, #8
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}
 8006f8c:	200005a4 	.word	0x200005a4
 8006f90:	200005b4 	.word	0x200005b4
 8006f94:	200009bc 	.word	0x200009bc

08006f98 <_GLOBAL__sub_I_buffer>:
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	af00      	add	r7, sp, #0
 8006f9c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006fa0:	2001      	movs	r0, #1
 8006fa2:	f7ff ffcb 	bl	8006f3c <_Z41__static_initialization_and_destruction_0ii>
 8006fa6:	bd80      	pop	{r7, pc}

08006fa8 <_GLOBAL__sub_D_buffer>:
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	af00      	add	r7, sp, #0
 8006fac:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006fb0:	2000      	movs	r0, #0
 8006fb2:	f7ff ffc3 	bl	8006f3c <_Z41__static_initialization_and_destruction_0ii>
 8006fb6:	bd80      	pop	{r7, pc}

08006fb8 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 8006fb8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8006fba:	2400      	movs	r4, #0
 8006fbc:	2310      	movs	r3, #16
 8006fbe:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006fc2:	6803      	ldr	r3, [r0, #0]
 8006fc4:	9400      	str	r4, [sp, #0]
 8006fc6:	699e      	ldr	r6, [r3, #24]
 8006fc8:	f88d 4004 	strb.w	r4, [sp, #4]
 8006fcc:	4615      	mov	r5, r2
 8006fce:	466b      	mov	r3, sp
 8006fd0:	6812      	ldr	r2, [r2, #0]
 8006fd2:	47b0      	blx	r6
 8006fd4:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8006fd8:	f003 0306 	and.w	r3, r3, #6
 8006fdc:	2b06      	cmp	r3, #6
 8006fde:	bf03      	ittte	eq
 8006fe0:	9b00      	ldreq	r3, [sp, #0]
 8006fe2:	602b      	streq	r3, [r5, #0]
 8006fe4:	2001      	moveq	r0, #1
 8006fe6:	4620      	movne	r0, r4
 8006fe8:	b004      	add	sp, #16
 8006fea:	bd70      	pop	{r4, r5, r6, pc}

08006fec <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 8006fec:	9800      	ldr	r0, [sp, #0]
 8006fee:	4290      	cmp	r0, r2
 8006ff0:	bf14      	ite	ne
 8006ff2:	2001      	movne	r0, #1
 8006ff4:	2006      	moveq	r0, #6
 8006ff6:	4770      	bx	lr

08006ff8 <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 8006ff8:	b510      	push	{r4, lr}
 8006ffa:	4b03      	ldr	r3, [pc, #12]	; (8007008 <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 8006ffc:	6003      	str	r3, [r0, #0]
 8006ffe:	4604      	mov	r4, r0
 8007000:	f000 f8e5 	bl	80071ce <_ZNSt9type_infoD1Ev>
 8007004:	4620      	mov	r0, r4
 8007006:	bd10      	pop	{r4, pc}
 8007008:	08007d7c 	.word	0x08007d7c

0800700c <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 800700c:	b510      	push	{r4, lr}
 800700e:	4604      	mov	r4, r0
 8007010:	f7ff fff2 	bl	8006ff8 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8007014:	4620      	mov	r0, r4
 8007016:	2108      	movs	r1, #8
 8007018:	f000 f842 	bl	80070a0 <_ZdlPvj>
 800701c:	4620      	mov	r0, r4
 800701e:	bd10      	pop	{r4, pc}

08007020 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 8007020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007024:	461f      	mov	r7, r3
 8007026:	e9dd 3408 	ldrd	r3, r4, [sp, #32]
 800702a:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800702e:	4598      	cmp	r8, r3
 8007030:	4606      	mov	r6, r0
 8007032:	4615      	mov	r5, r2
 8007034:	d107      	bne.n	8007046 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x26>
 8007036:	9907      	ldr	r1, [sp, #28]
 8007038:	f000 f8cc 	bl	80071d4 <_ZNKSt9type_infoeqERKS_>
 800703c:	b118      	cbz	r0, 8007046 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x26>
 800703e:	7165      	strb	r5, [r4, #5]
 8007040:	2000      	movs	r0, #0
 8007042:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007046:	4639      	mov	r1, r7
 8007048:	4630      	mov	r0, r6
 800704a:	f000 f8c3 	bl	80071d4 <_ZNKSt9type_infoeqERKS_>
 800704e:	2800      	cmp	r0, #0
 8007050:	d0f6      	beq.n	8007040 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x20>
 8007052:	2301      	movs	r3, #1
 8007054:	f8c4 8000 	str.w	r8, [r4]
 8007058:	7125      	strb	r5, [r4, #4]
 800705a:	71a3      	strb	r3, [r4, #6]
 800705c:	e7f0      	b.n	8007040 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x20>

0800705e <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 800705e:	b538      	push	{r3, r4, r5, lr}
 8007060:	4615      	mov	r5, r2
 8007062:	461c      	mov	r4, r3
 8007064:	f000 f8b6 	bl	80071d4 <_ZNKSt9type_infoeqERKS_>
 8007068:	b120      	cbz	r0, 8007074 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0x16>
 800706a:	2308      	movs	r3, #8
 800706c:	60e3      	str	r3, [r4, #12]
 800706e:	2306      	movs	r3, #6
 8007070:	6025      	str	r5, [r4, #0]
 8007072:	7123      	strb	r3, [r4, #4]
 8007074:	bd38      	pop	{r3, r4, r5, pc}

08007076 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 8007076:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007078:	4605      	mov	r5, r0
 800707a:	460c      	mov	r4, r1
 800707c:	9201      	str	r2, [sp, #4]
 800707e:	461e      	mov	r6, r3
 8007080:	f000 f8a8 	bl	80071d4 <_ZNKSt9type_infoeqERKS_>
 8007084:	b950      	cbnz	r0, 800709c <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8007086:	2e03      	cmp	r6, #3
 8007088:	d808      	bhi.n	800709c <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 800708a:	6823      	ldr	r3, [r4, #0]
 800708c:	9a01      	ldr	r2, [sp, #4]
 800708e:	695b      	ldr	r3, [r3, #20]
 8007090:	4629      	mov	r1, r5
 8007092:	4620      	mov	r0, r4
 8007094:	b002      	add	sp, #8
 8007096:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800709a:	4718      	bx	r3
 800709c:	b002      	add	sp, #8
 800709e:	bd70      	pop	{r4, r5, r6, pc}

080070a0 <_ZdlPvj>:
 80070a0:	f000 b8ae 	b.w	8007200 <_ZdlPv>

080070a4 <_Znwj>:
 80070a4:	2801      	cmp	r0, #1
 80070a6:	bf38      	it	cc
 80070a8:	2001      	movcc	r0, #1
 80070aa:	b510      	push	{r4, lr}
 80070ac:	4604      	mov	r4, r0
 80070ae:	4620      	mov	r0, r4
 80070b0:	f000 f8f4 	bl	800729c <malloc>
 80070b4:	b930      	cbnz	r0, 80070c4 <_Znwj+0x20>
 80070b6:	f000 f8b7 	bl	8007228 <_ZSt15get_new_handlerv>
 80070ba:	b908      	cbnz	r0, 80070c0 <_Znwj+0x1c>
 80070bc:	f000 f8bc 	bl	8007238 <abort>
 80070c0:	4780      	blx	r0
 80070c2:	e7f4      	b.n	80070ae <_Znwj+0xa>
 80070c4:	bd10      	pop	{r4, pc}

080070c6 <_Znaj>:
 80070c6:	f7ff bfed 	b.w	80070a4 <_Znwj>

080070ca <__cxa_pure_virtual>:
 80070ca:	b508      	push	{r3, lr}
 80070cc:	f000 f8a6 	bl	800721c <_ZSt9terminatev>

080070d0 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 80070d0:	b510      	push	{r4, lr}
 80070d2:	4b03      	ldr	r3, [pc, #12]	; (80070e0 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 80070d4:	6003      	str	r3, [r0, #0]
 80070d6:	4604      	mov	r4, r0
 80070d8:	f7ff ff8e 	bl	8006ff8 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 80070dc:	4620      	mov	r0, r4
 80070de:	bd10      	pop	{r4, pc}
 80070e0:	08007ddc 	.word	0x08007ddc

080070e4 <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 80070e4:	b510      	push	{r4, lr}
 80070e6:	4604      	mov	r4, r0
 80070e8:	f7ff fff2 	bl	80070d0 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>
 80070ec:	4620      	mov	r0, r4
 80070ee:	210c      	movs	r1, #12
 80070f0:	f7ff ffd6 	bl	80070a0 <_ZdlPvj>
 80070f4:	4620      	mov	r0, r4
 80070f6:	bd10      	pop	{r4, pc}

080070f8 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 80070f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80070fa:	9f08      	ldr	r7, [sp, #32]
 80070fc:	4297      	cmp	r7, r2
 80070fe:	4605      	mov	r5, r0
 8007100:	460e      	mov	r6, r1
 8007102:	4614      	mov	r4, r2
 8007104:	d00a      	beq.n	800711c <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x24>
 8007106:	68a8      	ldr	r0, [r5, #8]
 8007108:	6802      	ldr	r2, [r0, #0]
 800710a:	9708      	str	r7, [sp, #32]
 800710c:	6a15      	ldr	r5, [r2, #32]
 800710e:	4631      	mov	r1, r6
 8007110:	4622      	mov	r2, r4
 8007112:	46ac      	mov	ip, r5
 8007114:	b003      	add	sp, #12
 8007116:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800711a:	4760      	bx	ip
 800711c:	4619      	mov	r1, r3
 800711e:	9301      	str	r3, [sp, #4]
 8007120:	f000 f858 	bl	80071d4 <_ZNKSt9type_infoeqERKS_>
 8007124:	9b01      	ldr	r3, [sp, #4]
 8007126:	2800      	cmp	r0, #0
 8007128:	d0ed      	beq.n	8007106 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0xe>
 800712a:	2006      	movs	r0, #6
 800712c:	b003      	add	sp, #12
 800712e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007130 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 8007130:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007134:	460d      	mov	r5, r1
 8007136:	4619      	mov	r1, r3
 8007138:	e9dd 4b0a 	ldrd	r4, fp, [sp, #40]	; 0x28
 800713c:	e9dd a60c 	ldrd	sl, r6, [sp, #48]	; 0x30
 8007140:	4681      	mov	r9, r0
 8007142:	4617      	mov	r7, r2
 8007144:	4698      	mov	r8, r3
 8007146:	f000 f845 	bl	80071d4 <_ZNKSt9type_infoeqERKS_>
 800714a:	b190      	cbz	r0, 8007172 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x42>
 800714c:	2d00      	cmp	r5, #0
 800714e:	6034      	str	r4, [r6, #0]
 8007150:	7137      	strb	r7, [r6, #4]
 8007152:	db09      	blt.n	8007168 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x38>
 8007154:	1961      	adds	r1, r4, r5
 8007156:	458a      	cmp	sl, r1
 8007158:	bf0c      	ite	eq
 800715a:	2106      	moveq	r1, #6
 800715c:	2101      	movne	r1, #1
 800715e:	71b1      	strb	r1, [r6, #6]
 8007160:	2000      	movs	r0, #0
 8007162:	b001      	add	sp, #4
 8007164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007168:	3502      	adds	r5, #2
 800716a:	d1f9      	bne.n	8007160 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 800716c:	2301      	movs	r3, #1
 800716e:	71b3      	strb	r3, [r6, #6]
 8007170:	e7f6      	b.n	8007160 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 8007172:	4554      	cmp	r4, sl
 8007174:	d106      	bne.n	8007184 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 8007176:	4659      	mov	r1, fp
 8007178:	4648      	mov	r0, r9
 800717a:	f000 f82b 	bl	80071d4 <_ZNKSt9type_infoeqERKS_>
 800717e:	b108      	cbz	r0, 8007184 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x54>
 8007180:	7177      	strb	r7, [r6, #5]
 8007182:	e7ed      	b.n	8007160 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x30>
 8007184:	f8d9 0008 	ldr.w	r0, [r9, #8]
 8007188:	6803      	ldr	r3, [r0, #0]
 800718a:	e9cd a60c 	strd	sl, r6, [sp, #48]	; 0x30
 800718e:	e9cd 4b0a 	strd	r4, fp, [sp, #40]	; 0x28
 8007192:	69dc      	ldr	r4, [r3, #28]
 8007194:	463a      	mov	r2, r7
 8007196:	4643      	mov	r3, r8
 8007198:	4629      	mov	r1, r5
 800719a:	46a4      	mov	ip, r4
 800719c:	b001      	add	sp, #4
 800719e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071a2:	4760      	bx	ip

080071a4 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 80071a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071a8:	4607      	mov	r7, r0
 80071aa:	460c      	mov	r4, r1
 80071ac:	4615      	mov	r5, r2
 80071ae:	461e      	mov	r6, r3
 80071b0:	f7ff ff55 	bl	800705e <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 80071b4:	b948      	cbnz	r0, 80071ca <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x26>
 80071b6:	68b8      	ldr	r0, [r7, #8]
 80071b8:	6803      	ldr	r3, [r0, #0]
 80071ba:	699f      	ldr	r7, [r3, #24]
 80071bc:	462a      	mov	r2, r5
 80071be:	4633      	mov	r3, r6
 80071c0:	4621      	mov	r1, r4
 80071c2:	46bc      	mov	ip, r7
 80071c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071c8:	4760      	bx	ip
 80071ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080071ce <_ZNSt9type_infoD1Ev>:
 80071ce:	4770      	bx	lr

080071d0 <_ZNKSt9type_info14__is_pointer_pEv>:
 80071d0:	2000      	movs	r0, #0
 80071d2:	4770      	bx	lr

080071d4 <_ZNKSt9type_infoeqERKS_>:
 80071d4:	4281      	cmp	r1, r0
 80071d6:	b508      	push	{r3, lr}
 80071d8:	d00e      	beq.n	80071f8 <_ZNKSt9type_infoeqERKS_+0x24>
 80071da:	6840      	ldr	r0, [r0, #4]
 80071dc:	7803      	ldrb	r3, [r0, #0]
 80071de:	2b2a      	cmp	r3, #42	; 0x2a
 80071e0:	d00c      	beq.n	80071fc <_ZNKSt9type_infoeqERKS_+0x28>
 80071e2:	6849      	ldr	r1, [r1, #4]
 80071e4:	780b      	ldrb	r3, [r1, #0]
 80071e6:	2b2a      	cmp	r3, #42	; 0x2a
 80071e8:	bf08      	it	eq
 80071ea:	3101      	addeq	r1, #1
 80071ec:	f7f9 f90c 	bl	8000408 <strcmp>
 80071f0:	fab0 f080 	clz	r0, r0
 80071f4:	0940      	lsrs	r0, r0, #5
 80071f6:	bd08      	pop	{r3, pc}
 80071f8:	2001      	movs	r0, #1
 80071fa:	e7fc      	b.n	80071f6 <_ZNKSt9type_infoeqERKS_+0x22>
 80071fc:	2000      	movs	r0, #0
 80071fe:	e7fa      	b.n	80071f6 <_ZNKSt9type_infoeqERKS_+0x22>

08007200 <_ZdlPv>:
 8007200:	f000 b854 	b.w	80072ac <free>

08007204 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8007204:	b508      	push	{r3, lr}
 8007206:	4780      	blx	r0
 8007208:	f000 f816 	bl	8007238 <abort>

0800720c <_ZSt13get_terminatev>:
 800720c:	4b02      	ldr	r3, [pc, #8]	; (8007218 <_ZSt13get_terminatev+0xc>)
 800720e:	6818      	ldr	r0, [r3, #0]
 8007210:	f3bf 8f5b 	dmb	ish
 8007214:	4770      	bx	lr
 8007216:	bf00      	nop
 8007218:	2000010c 	.word	0x2000010c

0800721c <_ZSt9terminatev>:
 800721c:	b508      	push	{r3, lr}
 800721e:	f7ff fff5 	bl	800720c <_ZSt13get_terminatev>
 8007222:	f7ff ffef 	bl	8007204 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

08007228 <_ZSt15get_new_handlerv>:
 8007228:	4b02      	ldr	r3, [pc, #8]	; (8007234 <_ZSt15get_new_handlerv+0xc>)
 800722a:	6818      	ldr	r0, [r3, #0]
 800722c:	f3bf 8f5b 	dmb	ish
 8007230:	4770      	bx	lr
 8007232:	bf00      	nop
 8007234:	20000dc4 	.word	0x20000dc4

08007238 <abort>:
 8007238:	b508      	push	{r3, lr}
 800723a:	2006      	movs	r0, #6
 800723c:	f000 f936 	bl	80074ac <raise>
 8007240:	2001      	movs	r0, #1
 8007242:	f7fa fe43 	bl	8001ecc <_exit>
	...

08007248 <__errno>:
 8007248:	4b01      	ldr	r3, [pc, #4]	; (8007250 <__errno+0x8>)
 800724a:	6818      	ldr	r0, [r3, #0]
 800724c:	4770      	bx	lr
 800724e:	bf00      	nop
 8007250:	20000110 	.word	0x20000110

08007254 <__libc_init_array>:
 8007254:	b570      	push	{r4, r5, r6, lr}
 8007256:	4d0d      	ldr	r5, [pc, #52]	; (800728c <__libc_init_array+0x38>)
 8007258:	4c0d      	ldr	r4, [pc, #52]	; (8007290 <__libc_init_array+0x3c>)
 800725a:	1b64      	subs	r4, r4, r5
 800725c:	10a4      	asrs	r4, r4, #2
 800725e:	2600      	movs	r6, #0
 8007260:	42a6      	cmp	r6, r4
 8007262:	d109      	bne.n	8007278 <__libc_init_array+0x24>
 8007264:	4d0b      	ldr	r5, [pc, #44]	; (8007294 <__libc_init_array+0x40>)
 8007266:	4c0c      	ldr	r4, [pc, #48]	; (8007298 <__libc_init_array+0x44>)
 8007268:	f000 fca2 	bl	8007bb0 <_init>
 800726c:	1b64      	subs	r4, r4, r5
 800726e:	10a4      	asrs	r4, r4, #2
 8007270:	2600      	movs	r6, #0
 8007272:	42a6      	cmp	r6, r4
 8007274:	d105      	bne.n	8007282 <__libc_init_array+0x2e>
 8007276:	bd70      	pop	{r4, r5, r6, pc}
 8007278:	f855 3b04 	ldr.w	r3, [r5], #4
 800727c:	4798      	blx	r3
 800727e:	3601      	adds	r6, #1
 8007280:	e7ee      	b.n	8007260 <__libc_init_array+0xc>
 8007282:	f855 3b04 	ldr.w	r3, [r5], #4
 8007286:	4798      	blx	r3
 8007288:	3601      	adds	r6, #1
 800728a:	e7f2      	b.n	8007272 <__libc_init_array+0x1e>
 800728c:	08007f34 	.word	0x08007f34
 8007290:	08007f34 	.word	0x08007f34
 8007294:	08007f34 	.word	0x08007f34
 8007298:	08007f3c 	.word	0x08007f3c

0800729c <malloc>:
 800729c:	4b02      	ldr	r3, [pc, #8]	; (80072a8 <malloc+0xc>)
 800729e:	4601      	mov	r1, r0
 80072a0:	6818      	ldr	r0, [r3, #0]
 80072a2:	f000 b871 	b.w	8007388 <_malloc_r>
 80072a6:	bf00      	nop
 80072a8:	20000110 	.word	0x20000110

080072ac <free>:
 80072ac:	4b02      	ldr	r3, [pc, #8]	; (80072b8 <free+0xc>)
 80072ae:	4601      	mov	r1, r0
 80072b0:	6818      	ldr	r0, [r3, #0]
 80072b2:	f000 b819 	b.w	80072e8 <_free_r>
 80072b6:	bf00      	nop
 80072b8:	20000110 	.word	0x20000110

080072bc <memcpy>:
 80072bc:	440a      	add	r2, r1
 80072be:	4291      	cmp	r1, r2
 80072c0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80072c4:	d100      	bne.n	80072c8 <memcpy+0xc>
 80072c6:	4770      	bx	lr
 80072c8:	b510      	push	{r4, lr}
 80072ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072d2:	4291      	cmp	r1, r2
 80072d4:	d1f9      	bne.n	80072ca <memcpy+0xe>
 80072d6:	bd10      	pop	{r4, pc}

080072d8 <memset>:
 80072d8:	4402      	add	r2, r0
 80072da:	4603      	mov	r3, r0
 80072dc:	4293      	cmp	r3, r2
 80072de:	d100      	bne.n	80072e2 <memset+0xa>
 80072e0:	4770      	bx	lr
 80072e2:	f803 1b01 	strb.w	r1, [r3], #1
 80072e6:	e7f9      	b.n	80072dc <memset+0x4>

080072e8 <_free_r>:
 80072e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80072ea:	2900      	cmp	r1, #0
 80072ec:	d048      	beq.n	8007380 <_free_r+0x98>
 80072ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072f2:	9001      	str	r0, [sp, #4]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	f1a1 0404 	sub.w	r4, r1, #4
 80072fa:	bfb8      	it	lt
 80072fc:	18e4      	addlt	r4, r4, r3
 80072fe:	f000 f911 	bl	8007524 <__malloc_lock>
 8007302:	4a20      	ldr	r2, [pc, #128]	; (8007384 <_free_r+0x9c>)
 8007304:	9801      	ldr	r0, [sp, #4]
 8007306:	6813      	ldr	r3, [r2, #0]
 8007308:	4615      	mov	r5, r2
 800730a:	b933      	cbnz	r3, 800731a <_free_r+0x32>
 800730c:	6063      	str	r3, [r4, #4]
 800730e:	6014      	str	r4, [r2, #0]
 8007310:	b003      	add	sp, #12
 8007312:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007316:	f000 b90b 	b.w	8007530 <__malloc_unlock>
 800731a:	42a3      	cmp	r3, r4
 800731c:	d90b      	bls.n	8007336 <_free_r+0x4e>
 800731e:	6821      	ldr	r1, [r4, #0]
 8007320:	1862      	adds	r2, r4, r1
 8007322:	4293      	cmp	r3, r2
 8007324:	bf04      	itt	eq
 8007326:	681a      	ldreq	r2, [r3, #0]
 8007328:	685b      	ldreq	r3, [r3, #4]
 800732a:	6063      	str	r3, [r4, #4]
 800732c:	bf04      	itt	eq
 800732e:	1852      	addeq	r2, r2, r1
 8007330:	6022      	streq	r2, [r4, #0]
 8007332:	602c      	str	r4, [r5, #0]
 8007334:	e7ec      	b.n	8007310 <_free_r+0x28>
 8007336:	461a      	mov	r2, r3
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	b10b      	cbz	r3, 8007340 <_free_r+0x58>
 800733c:	42a3      	cmp	r3, r4
 800733e:	d9fa      	bls.n	8007336 <_free_r+0x4e>
 8007340:	6811      	ldr	r1, [r2, #0]
 8007342:	1855      	adds	r5, r2, r1
 8007344:	42a5      	cmp	r5, r4
 8007346:	d10b      	bne.n	8007360 <_free_r+0x78>
 8007348:	6824      	ldr	r4, [r4, #0]
 800734a:	4421      	add	r1, r4
 800734c:	1854      	adds	r4, r2, r1
 800734e:	42a3      	cmp	r3, r4
 8007350:	6011      	str	r1, [r2, #0]
 8007352:	d1dd      	bne.n	8007310 <_free_r+0x28>
 8007354:	681c      	ldr	r4, [r3, #0]
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	6053      	str	r3, [r2, #4]
 800735a:	4421      	add	r1, r4
 800735c:	6011      	str	r1, [r2, #0]
 800735e:	e7d7      	b.n	8007310 <_free_r+0x28>
 8007360:	d902      	bls.n	8007368 <_free_r+0x80>
 8007362:	230c      	movs	r3, #12
 8007364:	6003      	str	r3, [r0, #0]
 8007366:	e7d3      	b.n	8007310 <_free_r+0x28>
 8007368:	6825      	ldr	r5, [r4, #0]
 800736a:	1961      	adds	r1, r4, r5
 800736c:	428b      	cmp	r3, r1
 800736e:	bf04      	itt	eq
 8007370:	6819      	ldreq	r1, [r3, #0]
 8007372:	685b      	ldreq	r3, [r3, #4]
 8007374:	6063      	str	r3, [r4, #4]
 8007376:	bf04      	itt	eq
 8007378:	1949      	addeq	r1, r1, r5
 800737a:	6021      	streq	r1, [r4, #0]
 800737c:	6054      	str	r4, [r2, #4]
 800737e:	e7c7      	b.n	8007310 <_free_r+0x28>
 8007380:	b003      	add	sp, #12
 8007382:	bd30      	pop	{r4, r5, pc}
 8007384:	20000dc8 	.word	0x20000dc8

08007388 <_malloc_r>:
 8007388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800738a:	1ccd      	adds	r5, r1, #3
 800738c:	f025 0503 	bic.w	r5, r5, #3
 8007390:	3508      	adds	r5, #8
 8007392:	2d0c      	cmp	r5, #12
 8007394:	bf38      	it	cc
 8007396:	250c      	movcc	r5, #12
 8007398:	2d00      	cmp	r5, #0
 800739a:	4606      	mov	r6, r0
 800739c:	db01      	blt.n	80073a2 <_malloc_r+0x1a>
 800739e:	42a9      	cmp	r1, r5
 80073a0:	d903      	bls.n	80073aa <_malloc_r+0x22>
 80073a2:	230c      	movs	r3, #12
 80073a4:	6033      	str	r3, [r6, #0]
 80073a6:	2000      	movs	r0, #0
 80073a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80073aa:	f000 f8bb 	bl	8007524 <__malloc_lock>
 80073ae:	4921      	ldr	r1, [pc, #132]	; (8007434 <_malloc_r+0xac>)
 80073b0:	680a      	ldr	r2, [r1, #0]
 80073b2:	4614      	mov	r4, r2
 80073b4:	b99c      	cbnz	r4, 80073de <_malloc_r+0x56>
 80073b6:	4f20      	ldr	r7, [pc, #128]	; (8007438 <_malloc_r+0xb0>)
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	b923      	cbnz	r3, 80073c6 <_malloc_r+0x3e>
 80073bc:	4621      	mov	r1, r4
 80073be:	4630      	mov	r0, r6
 80073c0:	f000 f83c 	bl	800743c <_sbrk_r>
 80073c4:	6038      	str	r0, [r7, #0]
 80073c6:	4629      	mov	r1, r5
 80073c8:	4630      	mov	r0, r6
 80073ca:	f000 f837 	bl	800743c <_sbrk_r>
 80073ce:	1c43      	adds	r3, r0, #1
 80073d0:	d123      	bne.n	800741a <_malloc_r+0x92>
 80073d2:	230c      	movs	r3, #12
 80073d4:	6033      	str	r3, [r6, #0]
 80073d6:	4630      	mov	r0, r6
 80073d8:	f000 f8aa 	bl	8007530 <__malloc_unlock>
 80073dc:	e7e3      	b.n	80073a6 <_malloc_r+0x1e>
 80073de:	6823      	ldr	r3, [r4, #0]
 80073e0:	1b5b      	subs	r3, r3, r5
 80073e2:	d417      	bmi.n	8007414 <_malloc_r+0x8c>
 80073e4:	2b0b      	cmp	r3, #11
 80073e6:	d903      	bls.n	80073f0 <_malloc_r+0x68>
 80073e8:	6023      	str	r3, [r4, #0]
 80073ea:	441c      	add	r4, r3
 80073ec:	6025      	str	r5, [r4, #0]
 80073ee:	e004      	b.n	80073fa <_malloc_r+0x72>
 80073f0:	6863      	ldr	r3, [r4, #4]
 80073f2:	42a2      	cmp	r2, r4
 80073f4:	bf0c      	ite	eq
 80073f6:	600b      	streq	r3, [r1, #0]
 80073f8:	6053      	strne	r3, [r2, #4]
 80073fa:	4630      	mov	r0, r6
 80073fc:	f000 f898 	bl	8007530 <__malloc_unlock>
 8007400:	f104 000b 	add.w	r0, r4, #11
 8007404:	1d23      	adds	r3, r4, #4
 8007406:	f020 0007 	bic.w	r0, r0, #7
 800740a:	1ac2      	subs	r2, r0, r3
 800740c:	d0cc      	beq.n	80073a8 <_malloc_r+0x20>
 800740e:	1a1b      	subs	r3, r3, r0
 8007410:	50a3      	str	r3, [r4, r2]
 8007412:	e7c9      	b.n	80073a8 <_malloc_r+0x20>
 8007414:	4622      	mov	r2, r4
 8007416:	6864      	ldr	r4, [r4, #4]
 8007418:	e7cc      	b.n	80073b4 <_malloc_r+0x2c>
 800741a:	1cc4      	adds	r4, r0, #3
 800741c:	f024 0403 	bic.w	r4, r4, #3
 8007420:	42a0      	cmp	r0, r4
 8007422:	d0e3      	beq.n	80073ec <_malloc_r+0x64>
 8007424:	1a21      	subs	r1, r4, r0
 8007426:	4630      	mov	r0, r6
 8007428:	f000 f808 	bl	800743c <_sbrk_r>
 800742c:	3001      	adds	r0, #1
 800742e:	d1dd      	bne.n	80073ec <_malloc_r+0x64>
 8007430:	e7cf      	b.n	80073d2 <_malloc_r+0x4a>
 8007432:	bf00      	nop
 8007434:	20000dc8 	.word	0x20000dc8
 8007438:	20000dcc 	.word	0x20000dcc

0800743c <_sbrk_r>:
 800743c:	b538      	push	{r3, r4, r5, lr}
 800743e:	4d06      	ldr	r5, [pc, #24]	; (8007458 <_sbrk_r+0x1c>)
 8007440:	2300      	movs	r3, #0
 8007442:	4604      	mov	r4, r0
 8007444:	4608      	mov	r0, r1
 8007446:	602b      	str	r3, [r5, #0]
 8007448:	f7fa fd4a 	bl	8001ee0 <_sbrk>
 800744c:	1c43      	adds	r3, r0, #1
 800744e:	d102      	bne.n	8007456 <_sbrk_r+0x1a>
 8007450:	682b      	ldr	r3, [r5, #0]
 8007452:	b103      	cbz	r3, 8007456 <_sbrk_r+0x1a>
 8007454:	6023      	str	r3, [r4, #0]
 8007456:	bd38      	pop	{r3, r4, r5, pc}
 8007458:	20000f74 	.word	0x20000f74

0800745c <_raise_r>:
 800745c:	291f      	cmp	r1, #31
 800745e:	b538      	push	{r3, r4, r5, lr}
 8007460:	4604      	mov	r4, r0
 8007462:	460d      	mov	r5, r1
 8007464:	d904      	bls.n	8007470 <_raise_r+0x14>
 8007466:	2316      	movs	r3, #22
 8007468:	6003      	str	r3, [r0, #0]
 800746a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800746e:	bd38      	pop	{r3, r4, r5, pc}
 8007470:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007472:	b112      	cbz	r2, 800747a <_raise_r+0x1e>
 8007474:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007478:	b94b      	cbnz	r3, 800748e <_raise_r+0x32>
 800747a:	4620      	mov	r0, r4
 800747c:	f000 f830 	bl	80074e0 <_getpid_r>
 8007480:	462a      	mov	r2, r5
 8007482:	4601      	mov	r1, r0
 8007484:	4620      	mov	r0, r4
 8007486:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800748a:	f000 b817 	b.w	80074bc <_kill_r>
 800748e:	2b01      	cmp	r3, #1
 8007490:	d00a      	beq.n	80074a8 <_raise_r+0x4c>
 8007492:	1c59      	adds	r1, r3, #1
 8007494:	d103      	bne.n	800749e <_raise_r+0x42>
 8007496:	2316      	movs	r3, #22
 8007498:	6003      	str	r3, [r0, #0]
 800749a:	2001      	movs	r0, #1
 800749c:	e7e7      	b.n	800746e <_raise_r+0x12>
 800749e:	2400      	movs	r4, #0
 80074a0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80074a4:	4628      	mov	r0, r5
 80074a6:	4798      	blx	r3
 80074a8:	2000      	movs	r0, #0
 80074aa:	e7e0      	b.n	800746e <_raise_r+0x12>

080074ac <raise>:
 80074ac:	4b02      	ldr	r3, [pc, #8]	; (80074b8 <raise+0xc>)
 80074ae:	4601      	mov	r1, r0
 80074b0:	6818      	ldr	r0, [r3, #0]
 80074b2:	f7ff bfd3 	b.w	800745c <_raise_r>
 80074b6:	bf00      	nop
 80074b8:	20000110 	.word	0x20000110

080074bc <_kill_r>:
 80074bc:	b538      	push	{r3, r4, r5, lr}
 80074be:	4d07      	ldr	r5, [pc, #28]	; (80074dc <_kill_r+0x20>)
 80074c0:	2300      	movs	r3, #0
 80074c2:	4604      	mov	r4, r0
 80074c4:	4608      	mov	r0, r1
 80074c6:	4611      	mov	r1, r2
 80074c8:	602b      	str	r3, [r5, #0]
 80074ca:	f7fa fcef 	bl	8001eac <_kill>
 80074ce:	1c43      	adds	r3, r0, #1
 80074d0:	d102      	bne.n	80074d8 <_kill_r+0x1c>
 80074d2:	682b      	ldr	r3, [r5, #0]
 80074d4:	b103      	cbz	r3, 80074d8 <_kill_r+0x1c>
 80074d6:	6023      	str	r3, [r4, #0]
 80074d8:	bd38      	pop	{r3, r4, r5, pc}
 80074da:	bf00      	nop
 80074dc:	20000f74 	.word	0x20000f74

080074e0 <_getpid_r>:
 80074e0:	f7fa bcdc 	b.w	8001e9c <_getpid>

080074e4 <siprintf>:
 80074e4:	b40e      	push	{r1, r2, r3}
 80074e6:	b500      	push	{lr}
 80074e8:	b09c      	sub	sp, #112	; 0x70
 80074ea:	ab1d      	add	r3, sp, #116	; 0x74
 80074ec:	9002      	str	r0, [sp, #8]
 80074ee:	9006      	str	r0, [sp, #24]
 80074f0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80074f4:	4809      	ldr	r0, [pc, #36]	; (800751c <siprintf+0x38>)
 80074f6:	9107      	str	r1, [sp, #28]
 80074f8:	9104      	str	r1, [sp, #16]
 80074fa:	4909      	ldr	r1, [pc, #36]	; (8007520 <siprintf+0x3c>)
 80074fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007500:	9105      	str	r1, [sp, #20]
 8007502:	6800      	ldr	r0, [r0, #0]
 8007504:	9301      	str	r3, [sp, #4]
 8007506:	a902      	add	r1, sp, #8
 8007508:	f000 f874 	bl	80075f4 <_svfiprintf_r>
 800750c:	9b02      	ldr	r3, [sp, #8]
 800750e:	2200      	movs	r2, #0
 8007510:	701a      	strb	r2, [r3, #0]
 8007512:	b01c      	add	sp, #112	; 0x70
 8007514:	f85d eb04 	ldr.w	lr, [sp], #4
 8007518:	b003      	add	sp, #12
 800751a:	4770      	bx	lr
 800751c:	20000110 	.word	0x20000110
 8007520:	ffff0208 	.word	0xffff0208

08007524 <__malloc_lock>:
 8007524:	4801      	ldr	r0, [pc, #4]	; (800752c <__malloc_lock+0x8>)
 8007526:	f000 baf9 	b.w	8007b1c <__retarget_lock_acquire_recursive>
 800752a:	bf00      	nop
 800752c:	20000f7c 	.word	0x20000f7c

08007530 <__malloc_unlock>:
 8007530:	4801      	ldr	r0, [pc, #4]	; (8007538 <__malloc_unlock+0x8>)
 8007532:	f000 baf4 	b.w	8007b1e <__retarget_lock_release_recursive>
 8007536:	bf00      	nop
 8007538:	20000f7c 	.word	0x20000f7c

0800753c <__ssputs_r>:
 800753c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007540:	688e      	ldr	r6, [r1, #8]
 8007542:	429e      	cmp	r6, r3
 8007544:	4682      	mov	sl, r0
 8007546:	460c      	mov	r4, r1
 8007548:	4690      	mov	r8, r2
 800754a:	461f      	mov	r7, r3
 800754c:	d838      	bhi.n	80075c0 <__ssputs_r+0x84>
 800754e:	898a      	ldrh	r2, [r1, #12]
 8007550:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007554:	d032      	beq.n	80075bc <__ssputs_r+0x80>
 8007556:	6825      	ldr	r5, [r4, #0]
 8007558:	6909      	ldr	r1, [r1, #16]
 800755a:	eba5 0901 	sub.w	r9, r5, r1
 800755e:	6965      	ldr	r5, [r4, #20]
 8007560:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007564:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007568:	3301      	adds	r3, #1
 800756a:	444b      	add	r3, r9
 800756c:	106d      	asrs	r5, r5, #1
 800756e:	429d      	cmp	r5, r3
 8007570:	bf38      	it	cc
 8007572:	461d      	movcc	r5, r3
 8007574:	0553      	lsls	r3, r2, #21
 8007576:	d531      	bpl.n	80075dc <__ssputs_r+0xa0>
 8007578:	4629      	mov	r1, r5
 800757a:	f7ff ff05 	bl	8007388 <_malloc_r>
 800757e:	4606      	mov	r6, r0
 8007580:	b950      	cbnz	r0, 8007598 <__ssputs_r+0x5c>
 8007582:	230c      	movs	r3, #12
 8007584:	f8ca 3000 	str.w	r3, [sl]
 8007588:	89a3      	ldrh	r3, [r4, #12]
 800758a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800758e:	81a3      	strh	r3, [r4, #12]
 8007590:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007594:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007598:	6921      	ldr	r1, [r4, #16]
 800759a:	464a      	mov	r2, r9
 800759c:	f7ff fe8e 	bl	80072bc <memcpy>
 80075a0:	89a3      	ldrh	r3, [r4, #12]
 80075a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80075a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075aa:	81a3      	strh	r3, [r4, #12]
 80075ac:	6126      	str	r6, [r4, #16]
 80075ae:	6165      	str	r5, [r4, #20]
 80075b0:	444e      	add	r6, r9
 80075b2:	eba5 0509 	sub.w	r5, r5, r9
 80075b6:	6026      	str	r6, [r4, #0]
 80075b8:	60a5      	str	r5, [r4, #8]
 80075ba:	463e      	mov	r6, r7
 80075bc:	42be      	cmp	r6, r7
 80075be:	d900      	bls.n	80075c2 <__ssputs_r+0x86>
 80075c0:	463e      	mov	r6, r7
 80075c2:	4632      	mov	r2, r6
 80075c4:	6820      	ldr	r0, [r4, #0]
 80075c6:	4641      	mov	r1, r8
 80075c8:	f000 faaa 	bl	8007b20 <memmove>
 80075cc:	68a3      	ldr	r3, [r4, #8]
 80075ce:	6822      	ldr	r2, [r4, #0]
 80075d0:	1b9b      	subs	r3, r3, r6
 80075d2:	4432      	add	r2, r6
 80075d4:	60a3      	str	r3, [r4, #8]
 80075d6:	6022      	str	r2, [r4, #0]
 80075d8:	2000      	movs	r0, #0
 80075da:	e7db      	b.n	8007594 <__ssputs_r+0x58>
 80075dc:	462a      	mov	r2, r5
 80075de:	f000 fab9 	bl	8007b54 <_realloc_r>
 80075e2:	4606      	mov	r6, r0
 80075e4:	2800      	cmp	r0, #0
 80075e6:	d1e1      	bne.n	80075ac <__ssputs_r+0x70>
 80075e8:	6921      	ldr	r1, [r4, #16]
 80075ea:	4650      	mov	r0, sl
 80075ec:	f7ff fe7c 	bl	80072e8 <_free_r>
 80075f0:	e7c7      	b.n	8007582 <__ssputs_r+0x46>
	...

080075f4 <_svfiprintf_r>:
 80075f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075f8:	4698      	mov	r8, r3
 80075fa:	898b      	ldrh	r3, [r1, #12]
 80075fc:	061b      	lsls	r3, r3, #24
 80075fe:	b09d      	sub	sp, #116	; 0x74
 8007600:	4607      	mov	r7, r0
 8007602:	460d      	mov	r5, r1
 8007604:	4614      	mov	r4, r2
 8007606:	d50e      	bpl.n	8007626 <_svfiprintf_r+0x32>
 8007608:	690b      	ldr	r3, [r1, #16]
 800760a:	b963      	cbnz	r3, 8007626 <_svfiprintf_r+0x32>
 800760c:	2140      	movs	r1, #64	; 0x40
 800760e:	f7ff febb 	bl	8007388 <_malloc_r>
 8007612:	6028      	str	r0, [r5, #0]
 8007614:	6128      	str	r0, [r5, #16]
 8007616:	b920      	cbnz	r0, 8007622 <_svfiprintf_r+0x2e>
 8007618:	230c      	movs	r3, #12
 800761a:	603b      	str	r3, [r7, #0]
 800761c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007620:	e0d1      	b.n	80077c6 <_svfiprintf_r+0x1d2>
 8007622:	2340      	movs	r3, #64	; 0x40
 8007624:	616b      	str	r3, [r5, #20]
 8007626:	2300      	movs	r3, #0
 8007628:	9309      	str	r3, [sp, #36]	; 0x24
 800762a:	2320      	movs	r3, #32
 800762c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007630:	f8cd 800c 	str.w	r8, [sp, #12]
 8007634:	2330      	movs	r3, #48	; 0x30
 8007636:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80077e0 <_svfiprintf_r+0x1ec>
 800763a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800763e:	f04f 0901 	mov.w	r9, #1
 8007642:	4623      	mov	r3, r4
 8007644:	469a      	mov	sl, r3
 8007646:	f813 2b01 	ldrb.w	r2, [r3], #1
 800764a:	b10a      	cbz	r2, 8007650 <_svfiprintf_r+0x5c>
 800764c:	2a25      	cmp	r2, #37	; 0x25
 800764e:	d1f9      	bne.n	8007644 <_svfiprintf_r+0x50>
 8007650:	ebba 0b04 	subs.w	fp, sl, r4
 8007654:	d00b      	beq.n	800766e <_svfiprintf_r+0x7a>
 8007656:	465b      	mov	r3, fp
 8007658:	4622      	mov	r2, r4
 800765a:	4629      	mov	r1, r5
 800765c:	4638      	mov	r0, r7
 800765e:	f7ff ff6d 	bl	800753c <__ssputs_r>
 8007662:	3001      	adds	r0, #1
 8007664:	f000 80aa 	beq.w	80077bc <_svfiprintf_r+0x1c8>
 8007668:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800766a:	445a      	add	r2, fp
 800766c:	9209      	str	r2, [sp, #36]	; 0x24
 800766e:	f89a 3000 	ldrb.w	r3, [sl]
 8007672:	2b00      	cmp	r3, #0
 8007674:	f000 80a2 	beq.w	80077bc <_svfiprintf_r+0x1c8>
 8007678:	2300      	movs	r3, #0
 800767a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800767e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007682:	f10a 0a01 	add.w	sl, sl, #1
 8007686:	9304      	str	r3, [sp, #16]
 8007688:	9307      	str	r3, [sp, #28]
 800768a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800768e:	931a      	str	r3, [sp, #104]	; 0x68
 8007690:	4654      	mov	r4, sl
 8007692:	2205      	movs	r2, #5
 8007694:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007698:	4851      	ldr	r0, [pc, #324]	; (80077e0 <_svfiprintf_r+0x1ec>)
 800769a:	f7f8 fec9 	bl	8000430 <memchr>
 800769e:	9a04      	ldr	r2, [sp, #16]
 80076a0:	b9d8      	cbnz	r0, 80076da <_svfiprintf_r+0xe6>
 80076a2:	06d0      	lsls	r0, r2, #27
 80076a4:	bf44      	itt	mi
 80076a6:	2320      	movmi	r3, #32
 80076a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80076ac:	0711      	lsls	r1, r2, #28
 80076ae:	bf44      	itt	mi
 80076b0:	232b      	movmi	r3, #43	; 0x2b
 80076b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80076b6:	f89a 3000 	ldrb.w	r3, [sl]
 80076ba:	2b2a      	cmp	r3, #42	; 0x2a
 80076bc:	d015      	beq.n	80076ea <_svfiprintf_r+0xf6>
 80076be:	9a07      	ldr	r2, [sp, #28]
 80076c0:	4654      	mov	r4, sl
 80076c2:	2000      	movs	r0, #0
 80076c4:	f04f 0c0a 	mov.w	ip, #10
 80076c8:	4621      	mov	r1, r4
 80076ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076ce:	3b30      	subs	r3, #48	; 0x30
 80076d0:	2b09      	cmp	r3, #9
 80076d2:	d94e      	bls.n	8007772 <_svfiprintf_r+0x17e>
 80076d4:	b1b0      	cbz	r0, 8007704 <_svfiprintf_r+0x110>
 80076d6:	9207      	str	r2, [sp, #28]
 80076d8:	e014      	b.n	8007704 <_svfiprintf_r+0x110>
 80076da:	eba0 0308 	sub.w	r3, r0, r8
 80076de:	fa09 f303 	lsl.w	r3, r9, r3
 80076e2:	4313      	orrs	r3, r2
 80076e4:	9304      	str	r3, [sp, #16]
 80076e6:	46a2      	mov	sl, r4
 80076e8:	e7d2      	b.n	8007690 <_svfiprintf_r+0x9c>
 80076ea:	9b03      	ldr	r3, [sp, #12]
 80076ec:	1d19      	adds	r1, r3, #4
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	9103      	str	r1, [sp, #12]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	bfbb      	ittet	lt
 80076f6:	425b      	neglt	r3, r3
 80076f8:	f042 0202 	orrlt.w	r2, r2, #2
 80076fc:	9307      	strge	r3, [sp, #28]
 80076fe:	9307      	strlt	r3, [sp, #28]
 8007700:	bfb8      	it	lt
 8007702:	9204      	strlt	r2, [sp, #16]
 8007704:	7823      	ldrb	r3, [r4, #0]
 8007706:	2b2e      	cmp	r3, #46	; 0x2e
 8007708:	d10c      	bne.n	8007724 <_svfiprintf_r+0x130>
 800770a:	7863      	ldrb	r3, [r4, #1]
 800770c:	2b2a      	cmp	r3, #42	; 0x2a
 800770e:	d135      	bne.n	800777c <_svfiprintf_r+0x188>
 8007710:	9b03      	ldr	r3, [sp, #12]
 8007712:	1d1a      	adds	r2, r3, #4
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	9203      	str	r2, [sp, #12]
 8007718:	2b00      	cmp	r3, #0
 800771a:	bfb8      	it	lt
 800771c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007720:	3402      	adds	r4, #2
 8007722:	9305      	str	r3, [sp, #20]
 8007724:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80077f0 <_svfiprintf_r+0x1fc>
 8007728:	7821      	ldrb	r1, [r4, #0]
 800772a:	2203      	movs	r2, #3
 800772c:	4650      	mov	r0, sl
 800772e:	f7f8 fe7f 	bl	8000430 <memchr>
 8007732:	b140      	cbz	r0, 8007746 <_svfiprintf_r+0x152>
 8007734:	2340      	movs	r3, #64	; 0x40
 8007736:	eba0 000a 	sub.w	r0, r0, sl
 800773a:	fa03 f000 	lsl.w	r0, r3, r0
 800773e:	9b04      	ldr	r3, [sp, #16]
 8007740:	4303      	orrs	r3, r0
 8007742:	3401      	adds	r4, #1
 8007744:	9304      	str	r3, [sp, #16]
 8007746:	f814 1b01 	ldrb.w	r1, [r4], #1
 800774a:	4826      	ldr	r0, [pc, #152]	; (80077e4 <_svfiprintf_r+0x1f0>)
 800774c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007750:	2206      	movs	r2, #6
 8007752:	f7f8 fe6d 	bl	8000430 <memchr>
 8007756:	2800      	cmp	r0, #0
 8007758:	d038      	beq.n	80077cc <_svfiprintf_r+0x1d8>
 800775a:	4b23      	ldr	r3, [pc, #140]	; (80077e8 <_svfiprintf_r+0x1f4>)
 800775c:	bb1b      	cbnz	r3, 80077a6 <_svfiprintf_r+0x1b2>
 800775e:	9b03      	ldr	r3, [sp, #12]
 8007760:	3307      	adds	r3, #7
 8007762:	f023 0307 	bic.w	r3, r3, #7
 8007766:	3308      	adds	r3, #8
 8007768:	9303      	str	r3, [sp, #12]
 800776a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800776c:	4433      	add	r3, r6
 800776e:	9309      	str	r3, [sp, #36]	; 0x24
 8007770:	e767      	b.n	8007642 <_svfiprintf_r+0x4e>
 8007772:	fb0c 3202 	mla	r2, ip, r2, r3
 8007776:	460c      	mov	r4, r1
 8007778:	2001      	movs	r0, #1
 800777a:	e7a5      	b.n	80076c8 <_svfiprintf_r+0xd4>
 800777c:	2300      	movs	r3, #0
 800777e:	3401      	adds	r4, #1
 8007780:	9305      	str	r3, [sp, #20]
 8007782:	4619      	mov	r1, r3
 8007784:	f04f 0c0a 	mov.w	ip, #10
 8007788:	4620      	mov	r0, r4
 800778a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800778e:	3a30      	subs	r2, #48	; 0x30
 8007790:	2a09      	cmp	r2, #9
 8007792:	d903      	bls.n	800779c <_svfiprintf_r+0x1a8>
 8007794:	2b00      	cmp	r3, #0
 8007796:	d0c5      	beq.n	8007724 <_svfiprintf_r+0x130>
 8007798:	9105      	str	r1, [sp, #20]
 800779a:	e7c3      	b.n	8007724 <_svfiprintf_r+0x130>
 800779c:	fb0c 2101 	mla	r1, ip, r1, r2
 80077a0:	4604      	mov	r4, r0
 80077a2:	2301      	movs	r3, #1
 80077a4:	e7f0      	b.n	8007788 <_svfiprintf_r+0x194>
 80077a6:	ab03      	add	r3, sp, #12
 80077a8:	9300      	str	r3, [sp, #0]
 80077aa:	462a      	mov	r2, r5
 80077ac:	4b0f      	ldr	r3, [pc, #60]	; (80077ec <_svfiprintf_r+0x1f8>)
 80077ae:	a904      	add	r1, sp, #16
 80077b0:	4638      	mov	r0, r7
 80077b2:	f3af 8000 	nop.w
 80077b6:	1c42      	adds	r2, r0, #1
 80077b8:	4606      	mov	r6, r0
 80077ba:	d1d6      	bne.n	800776a <_svfiprintf_r+0x176>
 80077bc:	89ab      	ldrh	r3, [r5, #12]
 80077be:	065b      	lsls	r3, r3, #25
 80077c0:	f53f af2c 	bmi.w	800761c <_svfiprintf_r+0x28>
 80077c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80077c6:	b01d      	add	sp, #116	; 0x74
 80077c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077cc:	ab03      	add	r3, sp, #12
 80077ce:	9300      	str	r3, [sp, #0]
 80077d0:	462a      	mov	r2, r5
 80077d2:	4b06      	ldr	r3, [pc, #24]	; (80077ec <_svfiprintf_r+0x1f8>)
 80077d4:	a904      	add	r1, sp, #16
 80077d6:	4638      	mov	r0, r7
 80077d8:	f000 f87a 	bl	80078d0 <_printf_i>
 80077dc:	e7eb      	b.n	80077b6 <_svfiprintf_r+0x1c2>
 80077de:	bf00      	nop
 80077e0:	08007e15 	.word	0x08007e15
 80077e4:	08007e1f 	.word	0x08007e1f
 80077e8:	00000000 	.word	0x00000000
 80077ec:	0800753d 	.word	0x0800753d
 80077f0:	08007e1b 	.word	0x08007e1b

080077f4 <_printf_common>:
 80077f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077f8:	4616      	mov	r6, r2
 80077fa:	4699      	mov	r9, r3
 80077fc:	688a      	ldr	r2, [r1, #8]
 80077fe:	690b      	ldr	r3, [r1, #16]
 8007800:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007804:	4293      	cmp	r3, r2
 8007806:	bfb8      	it	lt
 8007808:	4613      	movlt	r3, r2
 800780a:	6033      	str	r3, [r6, #0]
 800780c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007810:	4607      	mov	r7, r0
 8007812:	460c      	mov	r4, r1
 8007814:	b10a      	cbz	r2, 800781a <_printf_common+0x26>
 8007816:	3301      	adds	r3, #1
 8007818:	6033      	str	r3, [r6, #0]
 800781a:	6823      	ldr	r3, [r4, #0]
 800781c:	0699      	lsls	r1, r3, #26
 800781e:	bf42      	ittt	mi
 8007820:	6833      	ldrmi	r3, [r6, #0]
 8007822:	3302      	addmi	r3, #2
 8007824:	6033      	strmi	r3, [r6, #0]
 8007826:	6825      	ldr	r5, [r4, #0]
 8007828:	f015 0506 	ands.w	r5, r5, #6
 800782c:	d106      	bne.n	800783c <_printf_common+0x48>
 800782e:	f104 0a19 	add.w	sl, r4, #25
 8007832:	68e3      	ldr	r3, [r4, #12]
 8007834:	6832      	ldr	r2, [r6, #0]
 8007836:	1a9b      	subs	r3, r3, r2
 8007838:	42ab      	cmp	r3, r5
 800783a:	dc26      	bgt.n	800788a <_printf_common+0x96>
 800783c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007840:	1e13      	subs	r3, r2, #0
 8007842:	6822      	ldr	r2, [r4, #0]
 8007844:	bf18      	it	ne
 8007846:	2301      	movne	r3, #1
 8007848:	0692      	lsls	r2, r2, #26
 800784a:	d42b      	bmi.n	80078a4 <_printf_common+0xb0>
 800784c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007850:	4649      	mov	r1, r9
 8007852:	4638      	mov	r0, r7
 8007854:	47c0      	blx	r8
 8007856:	3001      	adds	r0, #1
 8007858:	d01e      	beq.n	8007898 <_printf_common+0xa4>
 800785a:	6823      	ldr	r3, [r4, #0]
 800785c:	68e5      	ldr	r5, [r4, #12]
 800785e:	6832      	ldr	r2, [r6, #0]
 8007860:	f003 0306 	and.w	r3, r3, #6
 8007864:	2b04      	cmp	r3, #4
 8007866:	bf08      	it	eq
 8007868:	1aad      	subeq	r5, r5, r2
 800786a:	68a3      	ldr	r3, [r4, #8]
 800786c:	6922      	ldr	r2, [r4, #16]
 800786e:	bf0c      	ite	eq
 8007870:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007874:	2500      	movne	r5, #0
 8007876:	4293      	cmp	r3, r2
 8007878:	bfc4      	itt	gt
 800787a:	1a9b      	subgt	r3, r3, r2
 800787c:	18ed      	addgt	r5, r5, r3
 800787e:	2600      	movs	r6, #0
 8007880:	341a      	adds	r4, #26
 8007882:	42b5      	cmp	r5, r6
 8007884:	d11a      	bne.n	80078bc <_printf_common+0xc8>
 8007886:	2000      	movs	r0, #0
 8007888:	e008      	b.n	800789c <_printf_common+0xa8>
 800788a:	2301      	movs	r3, #1
 800788c:	4652      	mov	r2, sl
 800788e:	4649      	mov	r1, r9
 8007890:	4638      	mov	r0, r7
 8007892:	47c0      	blx	r8
 8007894:	3001      	adds	r0, #1
 8007896:	d103      	bne.n	80078a0 <_printf_common+0xac>
 8007898:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800789c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078a0:	3501      	adds	r5, #1
 80078a2:	e7c6      	b.n	8007832 <_printf_common+0x3e>
 80078a4:	18e1      	adds	r1, r4, r3
 80078a6:	1c5a      	adds	r2, r3, #1
 80078a8:	2030      	movs	r0, #48	; 0x30
 80078aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80078ae:	4422      	add	r2, r4
 80078b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80078b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80078b8:	3302      	adds	r3, #2
 80078ba:	e7c7      	b.n	800784c <_printf_common+0x58>
 80078bc:	2301      	movs	r3, #1
 80078be:	4622      	mov	r2, r4
 80078c0:	4649      	mov	r1, r9
 80078c2:	4638      	mov	r0, r7
 80078c4:	47c0      	blx	r8
 80078c6:	3001      	adds	r0, #1
 80078c8:	d0e6      	beq.n	8007898 <_printf_common+0xa4>
 80078ca:	3601      	adds	r6, #1
 80078cc:	e7d9      	b.n	8007882 <_printf_common+0x8e>
	...

080078d0 <_printf_i>:
 80078d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80078d4:	460c      	mov	r4, r1
 80078d6:	4691      	mov	r9, r2
 80078d8:	7e27      	ldrb	r7, [r4, #24]
 80078da:	990c      	ldr	r1, [sp, #48]	; 0x30
 80078dc:	2f78      	cmp	r7, #120	; 0x78
 80078de:	4680      	mov	r8, r0
 80078e0:	469a      	mov	sl, r3
 80078e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80078e6:	d807      	bhi.n	80078f8 <_printf_i+0x28>
 80078e8:	2f62      	cmp	r7, #98	; 0x62
 80078ea:	d80a      	bhi.n	8007902 <_printf_i+0x32>
 80078ec:	2f00      	cmp	r7, #0
 80078ee:	f000 80d8 	beq.w	8007aa2 <_printf_i+0x1d2>
 80078f2:	2f58      	cmp	r7, #88	; 0x58
 80078f4:	f000 80a3 	beq.w	8007a3e <_printf_i+0x16e>
 80078f8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80078fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007900:	e03a      	b.n	8007978 <_printf_i+0xa8>
 8007902:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007906:	2b15      	cmp	r3, #21
 8007908:	d8f6      	bhi.n	80078f8 <_printf_i+0x28>
 800790a:	a001      	add	r0, pc, #4	; (adr r0, 8007910 <_printf_i+0x40>)
 800790c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007910:	08007969 	.word	0x08007969
 8007914:	0800797d 	.word	0x0800797d
 8007918:	080078f9 	.word	0x080078f9
 800791c:	080078f9 	.word	0x080078f9
 8007920:	080078f9 	.word	0x080078f9
 8007924:	080078f9 	.word	0x080078f9
 8007928:	0800797d 	.word	0x0800797d
 800792c:	080078f9 	.word	0x080078f9
 8007930:	080078f9 	.word	0x080078f9
 8007934:	080078f9 	.word	0x080078f9
 8007938:	080078f9 	.word	0x080078f9
 800793c:	08007a89 	.word	0x08007a89
 8007940:	080079ad 	.word	0x080079ad
 8007944:	08007a6b 	.word	0x08007a6b
 8007948:	080078f9 	.word	0x080078f9
 800794c:	080078f9 	.word	0x080078f9
 8007950:	08007aab 	.word	0x08007aab
 8007954:	080078f9 	.word	0x080078f9
 8007958:	080079ad 	.word	0x080079ad
 800795c:	080078f9 	.word	0x080078f9
 8007960:	080078f9 	.word	0x080078f9
 8007964:	08007a73 	.word	0x08007a73
 8007968:	680b      	ldr	r3, [r1, #0]
 800796a:	1d1a      	adds	r2, r3, #4
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	600a      	str	r2, [r1, #0]
 8007970:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007974:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007978:	2301      	movs	r3, #1
 800797a:	e0a3      	b.n	8007ac4 <_printf_i+0x1f4>
 800797c:	6825      	ldr	r5, [r4, #0]
 800797e:	6808      	ldr	r0, [r1, #0]
 8007980:	062e      	lsls	r6, r5, #24
 8007982:	f100 0304 	add.w	r3, r0, #4
 8007986:	d50a      	bpl.n	800799e <_printf_i+0xce>
 8007988:	6805      	ldr	r5, [r0, #0]
 800798a:	600b      	str	r3, [r1, #0]
 800798c:	2d00      	cmp	r5, #0
 800798e:	da03      	bge.n	8007998 <_printf_i+0xc8>
 8007990:	232d      	movs	r3, #45	; 0x2d
 8007992:	426d      	negs	r5, r5
 8007994:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007998:	485e      	ldr	r0, [pc, #376]	; (8007b14 <_printf_i+0x244>)
 800799a:	230a      	movs	r3, #10
 800799c:	e019      	b.n	80079d2 <_printf_i+0x102>
 800799e:	f015 0f40 	tst.w	r5, #64	; 0x40
 80079a2:	6805      	ldr	r5, [r0, #0]
 80079a4:	600b      	str	r3, [r1, #0]
 80079a6:	bf18      	it	ne
 80079a8:	b22d      	sxthne	r5, r5
 80079aa:	e7ef      	b.n	800798c <_printf_i+0xbc>
 80079ac:	680b      	ldr	r3, [r1, #0]
 80079ae:	6825      	ldr	r5, [r4, #0]
 80079b0:	1d18      	adds	r0, r3, #4
 80079b2:	6008      	str	r0, [r1, #0]
 80079b4:	0628      	lsls	r0, r5, #24
 80079b6:	d501      	bpl.n	80079bc <_printf_i+0xec>
 80079b8:	681d      	ldr	r5, [r3, #0]
 80079ba:	e002      	b.n	80079c2 <_printf_i+0xf2>
 80079bc:	0669      	lsls	r1, r5, #25
 80079be:	d5fb      	bpl.n	80079b8 <_printf_i+0xe8>
 80079c0:	881d      	ldrh	r5, [r3, #0]
 80079c2:	4854      	ldr	r0, [pc, #336]	; (8007b14 <_printf_i+0x244>)
 80079c4:	2f6f      	cmp	r7, #111	; 0x6f
 80079c6:	bf0c      	ite	eq
 80079c8:	2308      	moveq	r3, #8
 80079ca:	230a      	movne	r3, #10
 80079cc:	2100      	movs	r1, #0
 80079ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80079d2:	6866      	ldr	r6, [r4, #4]
 80079d4:	60a6      	str	r6, [r4, #8]
 80079d6:	2e00      	cmp	r6, #0
 80079d8:	bfa2      	ittt	ge
 80079da:	6821      	ldrge	r1, [r4, #0]
 80079dc:	f021 0104 	bicge.w	r1, r1, #4
 80079e0:	6021      	strge	r1, [r4, #0]
 80079e2:	b90d      	cbnz	r5, 80079e8 <_printf_i+0x118>
 80079e4:	2e00      	cmp	r6, #0
 80079e6:	d04d      	beq.n	8007a84 <_printf_i+0x1b4>
 80079e8:	4616      	mov	r6, r2
 80079ea:	fbb5 f1f3 	udiv	r1, r5, r3
 80079ee:	fb03 5711 	mls	r7, r3, r1, r5
 80079f2:	5dc7      	ldrb	r7, [r0, r7]
 80079f4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80079f8:	462f      	mov	r7, r5
 80079fa:	42bb      	cmp	r3, r7
 80079fc:	460d      	mov	r5, r1
 80079fe:	d9f4      	bls.n	80079ea <_printf_i+0x11a>
 8007a00:	2b08      	cmp	r3, #8
 8007a02:	d10b      	bne.n	8007a1c <_printf_i+0x14c>
 8007a04:	6823      	ldr	r3, [r4, #0]
 8007a06:	07df      	lsls	r7, r3, #31
 8007a08:	d508      	bpl.n	8007a1c <_printf_i+0x14c>
 8007a0a:	6923      	ldr	r3, [r4, #16]
 8007a0c:	6861      	ldr	r1, [r4, #4]
 8007a0e:	4299      	cmp	r1, r3
 8007a10:	bfde      	ittt	le
 8007a12:	2330      	movle	r3, #48	; 0x30
 8007a14:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007a18:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8007a1c:	1b92      	subs	r2, r2, r6
 8007a1e:	6122      	str	r2, [r4, #16]
 8007a20:	f8cd a000 	str.w	sl, [sp]
 8007a24:	464b      	mov	r3, r9
 8007a26:	aa03      	add	r2, sp, #12
 8007a28:	4621      	mov	r1, r4
 8007a2a:	4640      	mov	r0, r8
 8007a2c:	f7ff fee2 	bl	80077f4 <_printf_common>
 8007a30:	3001      	adds	r0, #1
 8007a32:	d14c      	bne.n	8007ace <_printf_i+0x1fe>
 8007a34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a38:	b004      	add	sp, #16
 8007a3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a3e:	4835      	ldr	r0, [pc, #212]	; (8007b14 <_printf_i+0x244>)
 8007a40:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007a44:	6823      	ldr	r3, [r4, #0]
 8007a46:	680e      	ldr	r6, [r1, #0]
 8007a48:	061f      	lsls	r7, r3, #24
 8007a4a:	f856 5b04 	ldr.w	r5, [r6], #4
 8007a4e:	600e      	str	r6, [r1, #0]
 8007a50:	d514      	bpl.n	8007a7c <_printf_i+0x1ac>
 8007a52:	07d9      	lsls	r1, r3, #31
 8007a54:	bf44      	itt	mi
 8007a56:	f043 0320 	orrmi.w	r3, r3, #32
 8007a5a:	6023      	strmi	r3, [r4, #0]
 8007a5c:	b91d      	cbnz	r5, 8007a66 <_printf_i+0x196>
 8007a5e:	6823      	ldr	r3, [r4, #0]
 8007a60:	f023 0320 	bic.w	r3, r3, #32
 8007a64:	6023      	str	r3, [r4, #0]
 8007a66:	2310      	movs	r3, #16
 8007a68:	e7b0      	b.n	80079cc <_printf_i+0xfc>
 8007a6a:	6823      	ldr	r3, [r4, #0]
 8007a6c:	f043 0320 	orr.w	r3, r3, #32
 8007a70:	6023      	str	r3, [r4, #0]
 8007a72:	2378      	movs	r3, #120	; 0x78
 8007a74:	4828      	ldr	r0, [pc, #160]	; (8007b18 <_printf_i+0x248>)
 8007a76:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007a7a:	e7e3      	b.n	8007a44 <_printf_i+0x174>
 8007a7c:	065e      	lsls	r6, r3, #25
 8007a7e:	bf48      	it	mi
 8007a80:	b2ad      	uxthmi	r5, r5
 8007a82:	e7e6      	b.n	8007a52 <_printf_i+0x182>
 8007a84:	4616      	mov	r6, r2
 8007a86:	e7bb      	b.n	8007a00 <_printf_i+0x130>
 8007a88:	680b      	ldr	r3, [r1, #0]
 8007a8a:	6826      	ldr	r6, [r4, #0]
 8007a8c:	6960      	ldr	r0, [r4, #20]
 8007a8e:	1d1d      	adds	r5, r3, #4
 8007a90:	600d      	str	r5, [r1, #0]
 8007a92:	0635      	lsls	r5, r6, #24
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	d501      	bpl.n	8007a9c <_printf_i+0x1cc>
 8007a98:	6018      	str	r0, [r3, #0]
 8007a9a:	e002      	b.n	8007aa2 <_printf_i+0x1d2>
 8007a9c:	0671      	lsls	r1, r6, #25
 8007a9e:	d5fb      	bpl.n	8007a98 <_printf_i+0x1c8>
 8007aa0:	8018      	strh	r0, [r3, #0]
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	6123      	str	r3, [r4, #16]
 8007aa6:	4616      	mov	r6, r2
 8007aa8:	e7ba      	b.n	8007a20 <_printf_i+0x150>
 8007aaa:	680b      	ldr	r3, [r1, #0]
 8007aac:	1d1a      	adds	r2, r3, #4
 8007aae:	600a      	str	r2, [r1, #0]
 8007ab0:	681e      	ldr	r6, [r3, #0]
 8007ab2:	6862      	ldr	r2, [r4, #4]
 8007ab4:	2100      	movs	r1, #0
 8007ab6:	4630      	mov	r0, r6
 8007ab8:	f7f8 fcba 	bl	8000430 <memchr>
 8007abc:	b108      	cbz	r0, 8007ac2 <_printf_i+0x1f2>
 8007abe:	1b80      	subs	r0, r0, r6
 8007ac0:	6060      	str	r0, [r4, #4]
 8007ac2:	6863      	ldr	r3, [r4, #4]
 8007ac4:	6123      	str	r3, [r4, #16]
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007acc:	e7a8      	b.n	8007a20 <_printf_i+0x150>
 8007ace:	6923      	ldr	r3, [r4, #16]
 8007ad0:	4632      	mov	r2, r6
 8007ad2:	4649      	mov	r1, r9
 8007ad4:	4640      	mov	r0, r8
 8007ad6:	47d0      	blx	sl
 8007ad8:	3001      	adds	r0, #1
 8007ada:	d0ab      	beq.n	8007a34 <_printf_i+0x164>
 8007adc:	6823      	ldr	r3, [r4, #0]
 8007ade:	079b      	lsls	r3, r3, #30
 8007ae0:	d413      	bmi.n	8007b0a <_printf_i+0x23a>
 8007ae2:	68e0      	ldr	r0, [r4, #12]
 8007ae4:	9b03      	ldr	r3, [sp, #12]
 8007ae6:	4298      	cmp	r0, r3
 8007ae8:	bfb8      	it	lt
 8007aea:	4618      	movlt	r0, r3
 8007aec:	e7a4      	b.n	8007a38 <_printf_i+0x168>
 8007aee:	2301      	movs	r3, #1
 8007af0:	4632      	mov	r2, r6
 8007af2:	4649      	mov	r1, r9
 8007af4:	4640      	mov	r0, r8
 8007af6:	47d0      	blx	sl
 8007af8:	3001      	adds	r0, #1
 8007afa:	d09b      	beq.n	8007a34 <_printf_i+0x164>
 8007afc:	3501      	adds	r5, #1
 8007afe:	68e3      	ldr	r3, [r4, #12]
 8007b00:	9903      	ldr	r1, [sp, #12]
 8007b02:	1a5b      	subs	r3, r3, r1
 8007b04:	42ab      	cmp	r3, r5
 8007b06:	dcf2      	bgt.n	8007aee <_printf_i+0x21e>
 8007b08:	e7eb      	b.n	8007ae2 <_printf_i+0x212>
 8007b0a:	2500      	movs	r5, #0
 8007b0c:	f104 0619 	add.w	r6, r4, #25
 8007b10:	e7f5      	b.n	8007afe <_printf_i+0x22e>
 8007b12:	bf00      	nop
 8007b14:	08007e26 	.word	0x08007e26
 8007b18:	08007e37 	.word	0x08007e37

08007b1c <__retarget_lock_acquire_recursive>:
 8007b1c:	4770      	bx	lr

08007b1e <__retarget_lock_release_recursive>:
 8007b1e:	4770      	bx	lr

08007b20 <memmove>:
 8007b20:	4288      	cmp	r0, r1
 8007b22:	b510      	push	{r4, lr}
 8007b24:	eb01 0402 	add.w	r4, r1, r2
 8007b28:	d902      	bls.n	8007b30 <memmove+0x10>
 8007b2a:	4284      	cmp	r4, r0
 8007b2c:	4623      	mov	r3, r4
 8007b2e:	d807      	bhi.n	8007b40 <memmove+0x20>
 8007b30:	1e43      	subs	r3, r0, #1
 8007b32:	42a1      	cmp	r1, r4
 8007b34:	d008      	beq.n	8007b48 <memmove+0x28>
 8007b36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b3e:	e7f8      	b.n	8007b32 <memmove+0x12>
 8007b40:	4402      	add	r2, r0
 8007b42:	4601      	mov	r1, r0
 8007b44:	428a      	cmp	r2, r1
 8007b46:	d100      	bne.n	8007b4a <memmove+0x2a>
 8007b48:	bd10      	pop	{r4, pc}
 8007b4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007b4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007b52:	e7f7      	b.n	8007b44 <memmove+0x24>

08007b54 <_realloc_r>:
 8007b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b56:	4607      	mov	r7, r0
 8007b58:	4614      	mov	r4, r2
 8007b5a:	460e      	mov	r6, r1
 8007b5c:	b921      	cbnz	r1, 8007b68 <_realloc_r+0x14>
 8007b5e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007b62:	4611      	mov	r1, r2
 8007b64:	f7ff bc10 	b.w	8007388 <_malloc_r>
 8007b68:	b922      	cbnz	r2, 8007b74 <_realloc_r+0x20>
 8007b6a:	f7ff fbbd 	bl	80072e8 <_free_r>
 8007b6e:	4625      	mov	r5, r4
 8007b70:	4628      	mov	r0, r5
 8007b72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b74:	f000 f814 	bl	8007ba0 <_malloc_usable_size_r>
 8007b78:	42a0      	cmp	r0, r4
 8007b7a:	d20f      	bcs.n	8007b9c <_realloc_r+0x48>
 8007b7c:	4621      	mov	r1, r4
 8007b7e:	4638      	mov	r0, r7
 8007b80:	f7ff fc02 	bl	8007388 <_malloc_r>
 8007b84:	4605      	mov	r5, r0
 8007b86:	2800      	cmp	r0, #0
 8007b88:	d0f2      	beq.n	8007b70 <_realloc_r+0x1c>
 8007b8a:	4631      	mov	r1, r6
 8007b8c:	4622      	mov	r2, r4
 8007b8e:	f7ff fb95 	bl	80072bc <memcpy>
 8007b92:	4631      	mov	r1, r6
 8007b94:	4638      	mov	r0, r7
 8007b96:	f7ff fba7 	bl	80072e8 <_free_r>
 8007b9a:	e7e9      	b.n	8007b70 <_realloc_r+0x1c>
 8007b9c:	4635      	mov	r5, r6
 8007b9e:	e7e7      	b.n	8007b70 <_realloc_r+0x1c>

08007ba0 <_malloc_usable_size_r>:
 8007ba0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ba4:	1f18      	subs	r0, r3, #4
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	bfbc      	itt	lt
 8007baa:	580b      	ldrlt	r3, [r1, r0]
 8007bac:	18c0      	addlt	r0, r0, r3
 8007bae:	4770      	bx	lr

08007bb0 <_init>:
 8007bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bb2:	bf00      	nop
 8007bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bb6:	bc08      	pop	{r3}
 8007bb8:	469e      	mov	lr, r3
 8007bba:	4770      	bx	lr

08007bbc <_fini>:
 8007bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bbe:	bf00      	nop
 8007bc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007bc2:	bc08      	pop	{r3}
 8007bc4:	469e      	mov	lr, r3
 8007bc6:	4770      	bx	lr
