LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY regB IS
	GENERIC(	N	: INTEGER := 8);
	PORT(	multiplier	: IN STD_LOGIC_VECTOR (N-1 DOWNTO 0);
			loadreg		: IN STD_LOGIC;
			shiftreg		: IN STD_LOGIC;
			sel_b			: OUT STD_LOGIC_VECTOR (2 DOWNTO O);
			product_b	: OUT STD_LOGIC_VECTOR (N-1 DOWNTO 0)
	);