;redcode
;assert 1
	SPL 0, <402
	CMP -209, <-120
	MOV -1, <-20
	MOV -9, <-20
	DJN -1, @-20
	DJN 0, 600
	SUB 0, 903
	SUB 12, 0
	MOV -1, <-20
	CMP @131, @106
	JMZ 0, 902
	SUB @121, 106
	JMZ @300, 90
	SUB 0, 903
	SUB @0, 2
	DJN -0, 600
	SPL @300, 90
	SUB @-129, 100
	SUB #0, -40
	CMP @121, 106
	SUB @121, 106
	SUB 300, 90
	SUB 300, 90
	SUB @-125, -100
	SUB @-125, -100
	SUB #0, -40
	SUB @0, 30
	JMZ -9, @-20
	SUB @121, 103
	MOV -7, <-20
	SUB @121, 103
	SUB 62, @0
	MOV -9, <-20
	SUB -0, 4
	SUB @0, 2
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	MOV -9, <-20
	SUB 100, -100
	SPL -0, 4
	JMZ 0, 900
	SUB @129, 106
	SUB 12, 0
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	ADD 30, 9
	SPL -900, -600
	SUB @121, 103
	SPL -900, -600
