<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.1" vendor="digilentinc.com" name="gzu_5ev" display_name="Genesys ZU-5EV" url="https://www.digilentinc.com" preset_file="preset.xml">
<compatible_board_revisions>
	<revision id="0">C.0</revision>
</compatible_board_revisions>
<file_version>1.0</file_version>
<description>Genesys ZU-5EV</description>

<components>
	<!-- Defines BD interfaces that can be used to connect the FPGA to a particular <component> -->
	<component name="part0" display_name="Genesys ZU-5EV" type="fpga" part_name="xczu5ev-sfvc784-1-e" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.digilentinc.com">
		<interfaces>
			<interface mode="master" name="ps8_fixedio" type="xilinx.com:zynq_ultra_ps_e:fixedio_rtl:1.0" of_component="ps8_fixedio" preset_proc="zynq_ultra_ps_e_preset"> 
				<preferred_ips>
					<preferred_ip vendor="xilinx.com" library="ip" name="zynq_ultra_ps_e" order="0"/>
				</preferred_ips>
			</interface>
		</interfaces>
	</component>
	
	<!-- Descriptions of components that will appear in the IPI Board tab -->
	<component name="ps8_fixedio" display_name="PS8 Fixed IO" type="chip" sub_type="fixed_io" major_group=""/>
</components>

<jtag_chains>
	<jtag_chain name="chain1">
		<position name="0" component="part0"/>
	</jtag_chain>
</jtag_chains>

<connections> <!-- Defines index alignment between <port_map> (above) and <pins> (part0_pins.xml) -->
</connections>

</board>