\hypertarget{group___r_c_c_ex___exported___macros}{}\section{R\+C\+C\+Ex Exported Macros}
\label{group___r_c_c_ex___exported___macros}\index{R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___r_c_c_ex___a_h_b1___clock___enable___disable}{A\+H\+B1 Peripheral Clock Enable Disable}
\begin{DoxyCompactList}\small\item\em Enables or disables the A\+H\+B1 peripheral clock. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+K\+P\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+E\+N\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+D\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+E\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+D\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+D\+EN))\hypertarget{group___r_c_c_ex___exported___macros_gaeaefe364dafdc0c22353969595421422}{}\label{group___r_c_c_ex___exported___macros_gaeaefe364dafdc0c22353969595421422}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+E\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+E\+EN))\hypertarget{group___r_c_c_ex___exported___macros_gad8982750e98b22493ae0677b3021b01b}{}\label{group___r_c_c_ex___exported___macros_gad8982750e98b22493ae0677b3021b01b}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+F\+EN))\hypertarget{group___r_c_c_ex___exported___macros_ga84c2248eab0a30bd8f4912233abbf34a}{}\label{group___r_c_c_ex___exported___macros_ga84c2248eab0a30bd8f4912233abbf34a}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+G\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+G\+P\+I\+O\+G\+EN))\hypertarget{group___r_c_c_ex___exported___macros_ga9d4578e9566823639e049fe69cbaba69}{}\label{group___r_c_c_ex___exported___macros_ga9d4578e9566823639e049fe69cbaba69}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+O\+T\+G\+H\+S\+EN))\hypertarget{group___r_c_c_ex___exported___macros_ga222a9bad41499b041c5dbd0e64e78a2d}{}\label{group___r_c_c_ex___exported___macros_ga222a9bad41499b041c5dbd0e64e78a2d}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+P\+I\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+O\+T\+G\+H\+S\+U\+L\+P\+I\+EN))\hypertarget{group___r_c_c_ex___exported___macros_ga0dab1b49a8c36801028f0d7dccd9aedd}{}\label{group___r_c_c_ex___exported___macros_ga0dab1b49a8c36801028f0d7dccd9aedd}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+K\+P\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+B\+K\+P\+S\+R\+A\+M\+EN))\hypertarget{group___r_c_c_ex___exported___macros_ga99d6bde82e92bd4b7f45fde7fd0a6760}{}\label{group___r_c_c_ex___exported___macros_ga99d6bde82e92bd4b7f45fde7fd0a6760}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+E\+N\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+EN))\hypertarget{group___r_c_c_ex___exported___macros_ga37131287a1b1df836252787835787d65}{}\label{group___r_c_c_ex___exported___macros_ga37131287a1b1df836252787835787d65}

\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+H\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+H\+B1\+E\+N\+R\+\_\+\+C\+R\+C\+EN))\hypertarget{group___r_c_c_ex___exported___macros_ga170a30954a78a81a8f9b381378e0c9af}{}\label{group___r_c_c_ex___exported___macros_ga170a30954a78a81a8f9b381378e0c9af}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+K\+P\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+K\+P\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+K\+P\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+K\+P\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+K\+P\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_BKPSRAM_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+K\+P\+S\+R\+A\+M\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c_ex___exported___macros_ga0e00f0ad54ffe188998d9fa4dbc211f2}{}\label{group___r_c_c_ex___exported___macros_ga0e00f0ad54ffe188998d9fa4dbc211f2}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_BKPSRAMEN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                        \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+E\+N\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+E\+N\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+E\+N\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+E\+N\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+E\+N\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_CCMDATARAMEN_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+C\+M\+D\+A\+T\+A\+R\+A\+M\+E\+N\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c_ex___exported___macros_ga5d2807ea5a77aae78716d5ee90fdda46}{}\label{group___r_c_c_ex___exported___macros_ga5d2807ea5a77aae78716d5ee90fdda46}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_CCMDATARAMEN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                        \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_CRC_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+C\+R\+C\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c_ex___exported___macros_ga5222bac3ebfec517c93055ae065303da}{}\label{group___r_c_c_ex___exported___macros_ga5222bac3ebfec517c93055ae065303da}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_CRCEN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                        \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+D\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+D\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+D\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+D\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+D\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_GPIOD_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+D\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c_ex___exported___macros_ga74340ce0f556e370aafc2b8ecdf2dd31}{}\label{group___r_c_c_ex___exported___macros_ga74340ce0f556e370aafc2b8ecdf2dd31}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIODEN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIODEN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                    \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+E\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+E\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+E\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+E\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+E\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_GPIOE_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+E\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c_ex___exported___macros_ga2cba7d47b6aee57d469f1d8972d442f1}{}\label{group___r_c_c_ex___exported___macros_ga2cba7d47b6aee57d469f1d8972d442f1}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOEEN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                    \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_GPIOF_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+F\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c_ex___exported___macros_ga84098c3c8735d401024a1fb762e9527f}{}\label{group___r_c_c_ex___exported___macros_ga84098c3c8735d401024a1fb762e9527f}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOFEN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_GPIOG_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+P\+I\+O\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c_ex___exported___macros_gaf0816a01f8153700ff758c8783e84e9e}{}\label{group___r_c_c_ex___exported___macros_gaf0816a01f8153700ff758c8783e84e9e}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_GPIOGEN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_USB_OTG_HS_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c_ex___exported___macros_ga6cd90a27bee2a971a2d4db353eeef8bb}{}\label{group___r_c_c_ex___exported___macros_ga6cd90a27bee2a971a2d4db353eeef8bb}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_OTGHSEN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\index{R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!R\+C\+C\+Ex Exported Macros@{R\+C\+C\+Ex Exported Macros}}
\subsubsection[{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{__HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+H\+S\+\_\+\+U\+L\+P\+I\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group___r_c_c_ex___exported___macros_ga8405636136663e172da7d578d8e861b4}{}\label{group___r_c_c_ex___exported___macros_ga8405636136663e172da7d578d8e861b4}
{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__ca9_8h_aec43007d9998a0a0e01faede4133d6be}{                                      \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                      SET\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)
                                      \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                      tmpreg = READ\_BIT(RCC->AHB1ENR, RCC\_AHB1ENR\_OTGHSULPIEN);\(\backslash\)
                                      UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
