 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
        -sort_by slack
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Sep 26 05:57:25 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (DFFRX1M)       0.00       0.00 r
  U0_ClkDiv/div_clk_reg/QN (DFFRX1M)       0.34       0.34 r
  U0_ClkDiv/U19/Y (MXI2X1M)                0.09       0.43 f
  U0_ClkDiv/div_clk_reg/D (DFFRX1M)        0.00       0.43 f
  data arrival time                                   0.43

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (DFFRX1M)       0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: U1_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1_ClkDiv/div_clk_reg/CK (DFFRX1M)       0.00       0.00 r
  U1_ClkDiv/div_clk_reg/QN (DFFRX1M)       0.34       0.34 r
  U1_ClkDiv/U19/Y (MXI2X1M)                0.09       0.43 f
  U1_ClkDiv/div_clk_reg/D (DFFRX1M)        0.00       0.43 f
  data arrival time                                   0.43

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1_ClkDiv/div_clk_reg/CK (DFFRX1M)       0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: U0_UART/TX_UNIT/SER/counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/TX_UNIT/SER/ser_done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UNIT/SER/counter_reg[2]/CK (DFFRX1M)         0.00       0.00 r
  U0_UART/TX_UNIT/SER/counter_reg[2]/QN (DFFRX1M)         0.37       0.37 r
  U0_UART/TX_UNIT/SER/U23/Y (NOR3X2M)                     0.06       0.43 f
  U0_UART/TX_UNIT/SER/ser_done_reg/D (DFFRQX2M)           0.00       0.43 f
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/TX_UNIT/SER/ser_done_reg/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/RX_P_DATA_reg_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/RX_P_DATA_reg_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/RX_P_DATA_reg_reg[5]/CK (DFFRX1M)           0.00       0.00 r
  U0_SYS_CTRL/RX_P_DATA_reg_reg[5]/QN (DFFRX1M)           0.35       0.35 r
  U0_SYS_CTRL/U117/Y (OAI22X1M)                           0.09       0.44 f
  U0_SYS_CTRL/RX_P_DATA_reg_reg[5]/D (DFFRX1M)            0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/RX_P_DATA_reg_reg[5]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/RX_P_DATA_reg_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/RX_P_DATA_reg_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/RX_P_DATA_reg_reg[6]/CK (DFFRX1M)           0.00       0.00 r
  U0_SYS_CTRL/RX_P_DATA_reg_reg[6]/QN (DFFRX1M)           0.35       0.35 r
  U0_SYS_CTRL/U118/Y (OAI22X1M)                           0.09       0.44 f
  U0_SYS_CTRL/RX_P_DATA_reg_reg[6]/D (DFFRX1M)            0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/RX_P_DATA_reg_reg[6]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/RX_P_DATA_reg_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/RX_P_DATA_reg_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/RX_P_DATA_reg_reg[4]/CK (DFFRX1M)           0.00       0.00 r
  U0_SYS_CTRL/RX_P_DATA_reg_reg[4]/QN (DFFRX1M)           0.35       0.35 r
  U0_SYS_CTRL/U116/Y (OAI22X1M)                           0.09       0.44 f
  U0_SYS_CTRL/RX_P_DATA_reg_reg[4]/D (DFFRX1M)            0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/RX_P_DATA_reg_reg[4]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/RX_P_DATA_reg_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/RX_P_DATA_reg_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/RX_P_DATA_reg_reg[7]/CK (DFFRX1M)           0.00       0.00 r
  U0_SYS_CTRL/RX_P_DATA_reg_reg[7]/QN (DFFRX1M)           0.35       0.35 r
  U0_SYS_CTRL/U119/Y (OAI22X1M)                           0.09       0.44 f
  U0_SYS_CTRL/RX_P_DATA_reg_reg[7]/D (DFFRX1M)            0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/RX_P_DATA_reg_reg[7]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/RX_P_DATA_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/RX_P_DATA_reg_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/RX_P_DATA_reg_reg[3]/CK (DFFRX1M)           0.00       0.00 r
  U0_SYS_CTRL/RX_P_DATA_reg_reg[3]/QN (DFFRX1M)           0.35       0.35 r
  U0_SYS_CTRL/U115/Y (OAI22X1M)                           0.09       0.44 f
  U0_SYS_CTRL/RX_P_DATA_reg_reg[3]/D (DFFRX1M)            0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/RX_P_DATA_reg_reg[3]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/RX_P_DATA_reg_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/RX_P_DATA_reg_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/RX_P_DATA_reg_reg[2]/CK (DFFRX1M)           0.00       0.00 r
  U0_SYS_CTRL/RX_P_DATA_reg_reg[2]/QN (DFFRX1M)           0.35       0.35 r
  U0_SYS_CTRL/U114/Y (OAI22X1M)                           0.09       0.44 f
  U0_SYS_CTRL/RX_P_DATA_reg_reg[2]/D (DFFRX1M)            0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/RX_P_DATA_reg_reg[2]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/RX_P_DATA_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/RX_P_DATA_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/RX_P_DATA_reg_reg[1]/CK (DFFRX1M)           0.00       0.00 r
  U0_SYS_CTRL/RX_P_DATA_reg_reg[1]/QN (DFFRX1M)           0.35       0.35 r
  U0_SYS_CTRL/U113/Y (OAI22X1M)                           0.09       0.44 f
  U0_SYS_CTRL/RX_P_DATA_reg_reg[1]/D (DFFRX1M)            0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/RX_P_DATA_reg_reg[1]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/RX_P_DATA_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/RX_P_DATA_reg_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/RX_P_DATA_reg_reg[0]/CK (DFFRX1M)           0.00       0.00 r
  U0_SYS_CTRL/RX_P_DATA_reg_reg[0]/QN (DFFRX1M)           0.35       0.35 r
  U0_SYS_CTRL/U112/Y (OAI22X1M)                           0.09       0.44 f
  U0_SYS_CTRL/RX_P_DATA_reg_reg[0]/D (DFFRX1M)            0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/RX_P_DATA_reg_reg[0]/CK (DFFRX1M)           0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/W_add_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/W_add_reg_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/W_add_reg_reg[0]/CK (DFFRX1M)               0.00       0.00 r
  U0_SYS_CTRL/W_add_reg_reg[0]/QN (DFFRX1M)               0.35       0.35 r
  U0_SYS_CTRL/U49/Y (OAI22X1M)                            0.09       0.44 f
  U0_SYS_CTRL/W_add_reg_reg[0]/D (DFFRX1M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/W_add_reg_reg[0]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART/TX_UNIT/SER/ser_done_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/TX_UNIT/FSM/Current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UNIT/SER/ser_done_reg/CK (DFFRQX2M)          0.00       0.00 r
  U0_UART/TX_UNIT/SER/ser_done_reg/Q (DFFRQX2M)           0.37       0.37 r
  U0_UART/TX_UNIT/SER/ser_done (UART_Serializer)          0.00       0.37 r
  U0_UART/TX_UNIT/FSM/ser_done (UART_FSM)                 0.00       0.37 r
  U0_UART/TX_UNIT/FSM/U12/Y (OAI2B2X1M)                   0.06       0.43 f
  U0_UART/TX_UNIT/FSM/Current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.43 f
  data arrival time                                                  0.43

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/TX_UNIT/FSM/Current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_SYS_CTRL/W_add_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/W_add_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/W_add_reg_reg[1]/CK (DFFRX1M)               0.00       0.00 r
  U0_SYS_CTRL/W_add_reg_reg[1]/QN (DFFRX1M)               0.35       0.35 r
  U0_SYS_CTRL/U50/Y (OAI22X1M)                            0.09       0.44 f
  U0_SYS_CTRL/W_add_reg_reg[1]/D (DFFRX1M)                0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/W_add_reg_reg[1]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_UART/TX_UNIT/SER/counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/TX_UNIT/SER/counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UNIT/SER/counter_reg[2]/CK (DFFRX1M)         0.00       0.00 r
  U0_UART/TX_UNIT/SER/counter_reg[2]/QN (DFFRX1M)         0.37       0.37 r
  U0_UART/TX_UNIT/SER/U5/Y (OAI32X1M)                     0.07       0.44 f
  U0_UART/TX_UNIT/SER/counter_reg[2]/D (DFFRX1M)          0.00       0.44 f
  data arrival time                                                  0.44

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/TX_UNIT/SER/counter_reg[2]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_SYS_CTRL/W_add_reg_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/W_add_reg_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/W_add_reg_reg[2]/CK (DFFRX1M)               0.00       0.00 r
  U0_SYS_CTRL/W_add_reg_reg[2]/QN (DFFRX1M)               0.36       0.36 r
  U0_SYS_CTRL/U51/Y (OAI22X1M)                            0.10       0.46 f
  U0_SYS_CTRL/W_add_reg_reg[2]/D (DFFRX1M)                0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/W_add_reg_reg[2]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[3][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[3][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[2][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[2][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[1][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[0][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[0][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_W2R_SYNC/SYNC_reg_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_RST_SYNC/RST_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/RST_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/RST_reg_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U0_RST_SYNC/RST_reg_reg[0]/Q (DFFRQX2M)                 0.46       0.46 f
  U0_RST_SYNC/RST_reg_reg[1]/D (DFFRQX2M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/RST_reg_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U1_RST_SYNC/RST_reg_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: U1_RST_SYNC/RST_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC/RST_reg_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  U1_RST_SYNC/RST_reg_reg[0]/Q (DFFRQX2M)                 0.46       0.46 f
  U1_RST_SYNC/RST_reg_reg[1]/D (DFFRQX2M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/RST_reg_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ref_Data_sync/en_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_Data_sync/U_PULSE_GEN/reg_SIG_0_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_Data_sync/en_reg_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_Data_sync/en_reg_reg[1]/Q (DFFRQX2M)             0.46       0.46 f
  U0_ref_Data_sync/U_PULSE_GEN/LVL_SIG (PULSE_GEN_1)      0.00       0.46 f
  U0_ref_Data_sync/U_PULSE_GEN/reg_SIG_0_reg/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_Data_sync/U_PULSE_GEN/reg_SIG_0_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[1][0]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[0][0]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[0][1]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[3][0]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[3][1]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[2][0]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[2][1]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_R2W_SYNC/SYNC_reg_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ref_Data_sync/en_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_Data_sync/en_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_Data_sync/en_reg_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_Data_sync/en_reg_reg[0]/Q (DFFRQX2M)             0.46       0.46 f
  U0_ref_Data_sync/en_reg_reg[1]/D (DFFRQX2M)             0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_Data_sync/en_reg_reg[1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ref_Data_sync/U_PULSE_GEN/reg_SIG_1_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_Data_sync/enable_pulse_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_Data_sync/U_PULSE_GEN/reg_SIG_1_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ref_Data_sync/U_PULSE_GEN/reg_SIG_1_reg/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_ref_Data_sync/U_PULSE_GEN/U3/Y (NOR2BX2M)            0.08       0.46 f
  U0_ref_Data_sync/U_PULSE_GEN/PULSE_SIG (PULSE_GEN_1)
                                                          0.00       0.46 f
  U0_ref_Data_sync/enable_pulse_reg/D (DFFRQX2M)          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_Data_sync/enable_pulse_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_PULSE_GEN/reg_SIG_0_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_PULSE_GEN/reg_SIG_1_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/reg_SIG_0_reg/CK (DFFRQX2M)                0.00       0.00 r
  U0_PULSE_GEN/reg_SIG_0_reg/Q (DFFRQX2M)                 0.46       0.46 f
  U0_PULSE_GEN/reg_SIG_1_reg/D (DFFRQX2M)                 0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/reg_SIG_1_reg/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART/TX_UNIT/FSM/Current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/TX_UNIT/FSM/Current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UNIT/FSM/Current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_UNIT/FSM/Current_state_reg[2]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART/TX_UNIT/FSM/U15/Y (NOR3X2M)                     0.06       0.46 f
  U0_UART/TX_UNIT/FSM/Current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/TX_UNIT/FSM/Current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_ref_Data_sync/U_PULSE_GEN/reg_SIG_0_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_Data_sync/U_PULSE_GEN/reg_SIG_1_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_Data_sync/U_PULSE_GEN/reg_SIG_0_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ref_Data_sync/U_PULSE_GEN/reg_SIG_0_reg/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_ref_Data_sync/U_PULSE_GEN/reg_SIG_1_reg/D (DFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_Data_sync/U_PULSE_GEN/reg_SIG_1_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[3]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U0_ASYNC_FIFO/U_FIFO_WR/U15/Y (XNOR2X2M)                0.06       0.48 f
  U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[3]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  U0_ASYNC_FIFO/U_FIFO_RD/U14/Y (XNOR2X2M)                0.06       0.47 f
  U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_ASYNC_FIFO/U_FIFO_RD/G_rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[0]/QN (DFFRX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U_FIFO_RD/U5/Y (XNOR2X2M)                 0.08       0.48 f
  U0_ASYNC_FIFO/U_FIFO_RD/G_rptr_reg[0]/D (DFFRQX2M)      0.00       0.48 f
  data arrival time                                                  0.48

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_FIFO_RD/G_rptr_reg[0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U_FIFO_WR/G_wptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[0]/QN (DFFRX1M)
                                                          0.40       0.40 r
  U0_ASYNC_FIFO/U_FIFO_WR/U6/Y (XNOR2X2M)                 0.08       0.49 f
  U0_ASYNC_FIFO/U_FIFO_WR/G_wptr_reg[0]/D (DFFRQX2M)      0.00       0.49 f
  data arrival time                                                  0.49

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_FIFO_WR/G_wptr_reg[0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART/RX_UNIT/U_desrial/counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/counter_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U0_UART/RX_UNIT/U_desrial/U29/Y (OAI22X1M)              0.07       0.49 f
  U0_UART/RX_UNIT/U_desrial/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART/RX_UNIT/U_sampler/counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_sampler/counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_sampler/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_sampler/counter_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART/RX_UNIT/U_sampler/U27/Y (OAI22X1M)              0.09       0.49 f
  U0_UART/RX_UNIT/U_sampler/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_sampler/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_SYS_CTRL/W_add_reg_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/W_add_reg_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/W_add_reg_reg[3]/CK (DFFRX1M)               0.00       0.00 r
  U0_SYS_CTRL/W_add_reg_reg[3]/QN (DFFRX1M)               0.39       0.39 r
  U0_SYS_CTRL/U52/Y (OAI22X1M)                            0.11       0.50 f
  U0_SYS_CTRL/W_add_reg_reg[3]/D (DFFRX1M)                0.00       0.50 f
  data arrival time                                                  0.50

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/W_add_reg_reg[3]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART/RX_UNIT/U_sampler/counter_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_sampler/counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_sampler/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_sampler/counter_reg[1]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART/RX_UNIT/U_sampler/U19/Y (OAI32X1M)              0.10       0.49 f
  U0_UART/RX_UNIT/U_sampler/counter_reg[1]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_sampler/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[2]/Q (DFFRQX2M)
                                                          0.45       0.45 r
  U0_ASYNC_FIFO/U_FIFO_WR/U14/Y (XNOR2X2M)                0.06       0.51 f
  U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_ASYNC_FIFO/U_FIFO_RD/G_rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[3]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_ASYNC_FIFO/U_FIFO_RD/G_rptr_reg[3]/D (DFFRQX2M)      0.00       0.50 f
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_FIFO_RD/G_rptr_reg[3]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U_FIFO_WR/G_wptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[3]/Q (DFFRQX2M)
                                                          0.50       0.50 f
  U0_ASYNC_FIFO/U_FIFO_WR/G_wptr_reg[3]/D (DFFRQX2M)      0.00       0.50 f
  data arrival time                                                  0.50

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_FIFO_WR/G_wptr_reg[3]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART/RX_UNIT/U_FSM/Current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_FSM/Current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_FSM/Current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_FSM/Current_state_reg[2]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/RX_UNIT/U_FSM/U54/Y (MXI2X1M)                   0.07       0.51 f
  U0_UART/RX_UNIT/U_FSM/Current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_FSM/Current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U0_UART/RX_UNIT/U_desrial/counter_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/counter_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/counter_reg[2]/Q (DFFRQX2M)
                                                          0.43       0.43 r
  U0_UART/RX_UNIT/U_desrial/U27/Y (OAI32X1M)              0.10       0.53 f
  U0_UART/RX_UNIT/U_desrial/counter_reg[2]/D (DFFRQX2M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/counter_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_UART/RX_UNIT/U_sampler/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_stop_chk/stop_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_sampler/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_sampler/sampled_bit_reg/Q (DFFRQX2M)
                                                          0.43       0.43 r
  U0_UART/RX_UNIT/U_sampler/sampled_bit (UART_RX_sampler)
                                                          0.00       0.43 r
  U0_UART/RX_UNIT/U_stop_chk/serial_data (UART_RX_stop_check)
                                                          0.00       0.43 r
  U0_UART/RX_UNIT/U_stop_chk/U3/Y (OAI21BX1M)             0.10       0.53 f
  U0_UART/RX_UNIT/U_stop_chk/stop_error_reg/D (DFFRQX2M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_stop_chk/stop_error_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_UART/RX_UNIT/U_edge_counter/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_edge_counter/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_edge_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_edge_counter/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART/RX_UNIT/U_edge_counter/U21/Y (NOR2X2M)          0.06       0.54 f
  U0_UART/RX_UNIT/U_edge_counter/edge_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_edge_counter/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[0]/QN (DFFRX1M)
                                                          0.37       0.37 f
  U0_ASYNC_FIFO/U_FIFO_RD/U19/Y (CLKXOR2X2M)              0.18       0.55 f
  U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[0]/D (DFFRX1M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[0]/QN (DFFRX1M)
                                                          0.38       0.38 f
  U0_ASYNC_FIFO/U_FIFO_WR/U19/Y (CLKXOR2X2M)              0.18       0.56 f
  U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[0]/D (DFFRX1M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[0]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/TX_UNIT/SER/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/TX_UNIT/SER/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UNIT/SER/counter_reg[0]/CK (DFFRQX2M)        0.00       0.00 r
  U0_UART/TX_UNIT/SER/counter_reg[0]/Q (DFFRQX2M)         0.51       0.51 r
  U0_UART/TX_UNIT/SER/U6/Y (NOR2X2M)                      0.06       0.57 f
  U0_UART/TX_UNIT/SER/counter_reg[0]/D (DFFRQX2M)         0.00       0.57 f
  data arrival time                                                  0.57

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/TX_UNIT/SER/counter_reg[0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.46       0.46 r
  U0_UART/RX_UNIT/U_edge_counter/U12/Y (OAI2B2X1M)        0.11       0.58 f
  U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       0.58 f
  data arrival time                                                  0.58

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_UART/RX_UNIT/U_FSM/Current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_FSM/Current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_FSM/Current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_FSM/Current_state_reg[2]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/RX_UNIT/U_FSM/U51/Y (OAI2B11X1M)                0.14       0.57 f
  U0_UART/RX_UNIT/U_FSM/Current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_FSM/Current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[3]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART/RX_UNIT/U_edge_counter/U18/Y (INVX2M)           0.06       0.46 f
  U0_UART/RX_UNIT/U_edge_counter/U16/Y (NAND2X2M)         0.06       0.52 r
  U0_UART/RX_UNIT/U_edge_counter/U15/Y (OAI32X1M)         0.07       0.59 f
  U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[5]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/RX_UNIT/U_desrial/U59/Y (INVX2M)                0.06       0.52 r
  U0_UART/RX_UNIT/U_desrial/U22/Y (OAI22X1M)              0.08       0.60 f
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[5]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[6]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/RX_UNIT/U_desrial/U54/Y (INVX2M)                0.06       0.52 r
  U0_UART/RX_UNIT/U_desrial/U12/Y (OAI22X1M)              0.08       0.60 f
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[6]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[4]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/RX_UNIT/U_desrial/U58/Y (INVX2M)                0.06       0.52 r
  U0_UART/RX_UNIT/U_desrial/U20/Y (OAI22X1M)              0.08       0.60 f
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[4]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[0]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/RX_UNIT/U_desrial/U56/Y (INVX2M)                0.06       0.52 r
  U0_UART/RX_UNIT/U_desrial/U16/Y (OAI22X1M)              0.08       0.60 f
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[0]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[1]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/RX_UNIT/U_desrial/U57/Y (INVX2M)                0.06       0.52 r
  U0_UART/RX_UNIT/U_desrial/U18/Y (OAI22X1M)              0.08       0.60 f
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[1]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/RX_UNIT/U_desrial/U52/Y (INVX2M)                0.06       0.52 r
  U0_UART/RX_UNIT/U_desrial/U8/Y (OAI22X1M)               0.08       0.60 f
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[2]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[7]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/RX_UNIT/U_desrial/U55/Y (INVX2M)                0.06       0.52 r
  U0_UART/RX_UNIT/U_desrial/U14/Y (OAI22X1M)              0.08       0.60 f
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[7]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[3]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/RX_UNIT/U_desrial/U53/Y (INVX2M)                0.06       0.52 r
  U0_UART/RX_UNIT/U_desrial/U10/Y (OAI22X1M)              0.08       0.60 f
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[3]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/RX_UNIT/U_desrial/counter_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/counter_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/counter_reg[3]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/RX_UNIT/U_desrial/U47/Y (INVX2M)                0.08       0.46 f
  U0_UART/RX_UNIT/U_desrial/U33/Y (NAND4X2M)              0.10       0.56 r
  U0_UART/RX_UNIT/U_desrial/U32/Y (OAI21X2M)              0.04       0.61 f
  U0_UART/RX_UNIT/U_desrial/counter_reg[3]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/counter_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_ClkDiv/CLK_FLAG_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/CLK_FLAG_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/CLK_FLAG_reg/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/CLK_FLAG_reg/Q (DFFRQX2M)                     0.41       0.41 r
  U0_ClkDiv/U17/Y (CLKXOR2X2M)                            0.21       0.62 f
  U0_ClkDiv/CLK_FLAG_reg/D (DFFRQX2M)                     0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/CLK_FLAG_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U1_ClkDiv/CLK_FLAG_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/CLK_FLAG_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/CLK_FLAG_reg/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/CLK_FLAG_reg/Q (DFFRQX2M)                     0.41       0.41 r
  U1_ClkDiv/U17/Y (CLKXOR2X2M)                            0.21       0.62 f
  U1_ClkDiv/CLK_FLAG_reg/D (DFFRQX2M)                     0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/CLK_FLAG_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[5]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/RX_UNIT/U_desrial/U59/Y (INVX2M)                0.06       0.52 r
  U0_UART/RX_UNIT/U_desrial/U45/Y (OAI2BB2X1M)            0.09       0.61 f
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[1]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/RX_UNIT/U_desrial/U57/Y (INVX2M)                0.06       0.52 r
  U0_UART/RX_UNIT/U_desrial/U43/Y (OAI2BB2X1M)            0.09       0.61 f
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[4]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/RX_UNIT/U_desrial/U58/Y (INVX2M)                0.06       0.52 r
  U0_UART/RX_UNIT/U_desrial/U44/Y (OAI2BB2X1M)            0.09       0.61 f
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[0]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/RX_UNIT/U_desrial/U56/Y (INVX2M)                0.06       0.52 r
  U0_UART/RX_UNIT/U_desrial/U42/Y (OAI2BB2X1M)            0.09       0.61 f
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[7]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/RX_UNIT/U_desrial/U55/Y (INVX2M)                0.06       0.52 r
  U0_UART/RX_UNIT/U_desrial/U41/Y (OAI2BB2X1M)            0.09       0.61 f
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[3]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/RX_UNIT/U_desrial/U53/Y (INVX2M)                0.06       0.52 r
  U0_UART/RX_UNIT/U_desrial/U39/Y (OAI2BB2X1M)            0.09       0.61 f
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[6]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/RX_UNIT/U_desrial/U54/Y (INVX2M)                0.06       0.52 r
  U0_UART/RX_UNIT/U_desrial/U40/Y (OAI2BB2X1M)            0.09       0.61 f
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_desrial/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/RX_UNIT/U_desrial/U52/Y (INVX2M)                0.06       0.52 r
  U0_UART/RX_UNIT/U_desrial/U38/Y (OAI2BB2X1M)            0.09       0.61 f
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_desrial/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/TX_UNIT/SER/counter_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/TX_UNIT/SER/counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UNIT/SER/counter_reg[1]/CK (DFFRX1M)         0.00       0.00 r
  U0_UART/TX_UNIT/SER/counter_reg[1]/QN (DFFRX1M)         0.40       0.40 r
  U0_UART/TX_UNIT/SER/U8/Y (CLKXOR2X2M)                   0.19       0.59 r
  U0_UART/TX_UNIT/SER/U7/Y (NOR2X2M)                      0.04       0.62 f
  U0_UART/TX_UNIT/SER/counter_reg[1]/D (DFFRX1M)          0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/TX_UNIT/SER/counter_reg[1]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/RX_UNIT/U_start_chk/start_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_start_chk/start_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_start_chk/start_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_start_chk/start_glitch_reg/Q (DFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/RX_UNIT/U_start_chk/U3/Y (AO21XLM)              0.11       0.47 r
  U0_UART/RX_UNIT/U_start_chk/start_glitch_reg/D (DFFRQX2M)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_start_chk/start_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[0]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[0]/QN (DFFRX1M)
                                                          0.39       0.39 r
  U0_ASYNC_FIFO/U_FIFO_RD/U6/Y (NOR2X2M)                  0.08       0.47 f
  U0_ASYNC_FIFO/U_FIFO_RD/U12/Y (NAND2X2M)                0.07       0.54 r
  U0_ASYNC_FIFO/U_FIFO_RD/U7/Y (XNOR2X2M)                 0.09       0.63 f
  U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.42       0.42 r
  U0_ClkDiv/r72/A[0] (Clk_Divider_0_DW01_inc_0)           0.00       0.42 r
  U0_ClkDiv/r72/U1_1_1/S (ADDHX1M)                        0.06       0.49 f
  U0_ClkDiv/r72/SUM[1] (Clk_Divider_0_DW01_inc_0)         0.00       0.49 f
  U0_ClkDiv/U28/Y (NOR2BX1M)                              0.15       0.64 f
  U0_ClkDiv/counter_reg[1]/D (DFFRQX2M)                   0.00       0.64 f
  data arrival time                                                  0.64

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.42       0.42 r
  U1_ClkDiv/r72/A[0] (Clk_Divider_1_DW01_inc_0)           0.00       0.42 r
  U1_ClkDiv/r72/U1_1_1/S (ADDHX1M)                        0.06       0.49 f
  U1_ClkDiv/r72/SUM[1] (Clk_Divider_1_DW01_inc_0)         0.00       0.49 f
  U1_ClkDiv/U28/Y (NOR2BX1M)                              0.15       0.64 f
  U1_ClkDiv/counter_reg[1]/D (DFFRQX2M)                   0.00       0.64 f
  data arrival time                                                  0.64

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.42       0.42 r
  U0_ClkDiv/r72/A[0] (Clk_Divider_0_DW01_inc_0)           0.00       0.42 r
  U0_ClkDiv/r72/U2/Y (CLKINVX1M)                          0.07       0.49 f
  U0_ClkDiv/r72/SUM[0] (Clk_Divider_0_DW01_inc_0)         0.00       0.49 f
  U0_ClkDiv/U29/Y (NOR2BX1M)                              0.16       0.65 f
  U0_ClkDiv/counter_reg[0]/D (DFFRQX2M)                   0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U1_ClkDiv/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[0]/Q (DFFRQX2M)                   0.42       0.42 r
  U1_ClkDiv/r72/A[0] (Clk_Divider_1_DW01_inc_0)           0.00       0.42 r
  U1_ClkDiv/r72/U2/Y (CLKINVX1M)                          0.07       0.49 f
  U1_ClkDiv/r72/SUM[0] (Clk_Divider_1_DW01_inc_0)         0.00       0.49 f
  U1_ClkDiv/U29/Y (NOR2BX1M)                              0.16       0.65 f
  U1_ClkDiv/counter_reg[0]/D (DFFRQX2M)                   0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U0_RegFile/REG_FILE_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[3][5]/CK (DFFSQX2M)             0.00       0.00 r
  U0_RegFile/REG_FILE_reg[3][5]/Q (DFFSQX2M)              0.46       0.46 r
  U0_RegFile/U188/Y (OAI2BB2X1M)                          0.16       0.62 r
  U0_RegFile/REG_FILE_reg[3][5]/D (DFFSQX2M)              0.00       0.62 r
  data arrival time                                                  0.62

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/REG_FILE_reg[3][5]/CK (DFFSQX2M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART/RX_UNIT/U_sampler/counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_sampler/sampled_data_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_sampler/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_sampler/counter_reg[0]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART/RX_UNIT/U_sampler/U33/Y (INVX2M)                0.08       0.48 f
  U0_UART/RX_UNIT/U_sampler/U12/Y (NAND2X2M)              0.07       0.55 r
  U0_UART/RX_UNIT/U_sampler/U11/Y (OAI2BB2X1M)            0.09       0.64 f
  U0_UART/RX_UNIT/U_sampler/sampled_data_reg[0]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_sampler/sampled_data_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[1]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U0_UART/RX_UNIT/U_edge_counter/U26/Y (INVX2M)           0.07       0.49 f
  U0_UART/RX_UNIT/U_edge_counter/U25/Y (NAND2X2M)         0.08       0.57 r
  U0_UART/RX_UNIT/U_edge_counter/U14/Y (OAI2BB2X1M)       0.08       0.65 f
  U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ASYNC_FIFO/U_FIFO_WR/G_wptr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_WR/inter_addr_reg[3]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U0_ASYNC_FIFO/U_FIFO_WR/U11/Y (CLKXOR2X2M)              0.23       0.65 f
  U0_ASYNC_FIFO/U_FIFO_WR/G_wptr_reg[2]/D (DFFRQX2M)      0.00       0.65 f
  data arrival time                                                  0.65

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_FIFO_WR/G_wptr_reg[2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART/RX_UNIT/U_Par_check/parity_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_Par_check/parity_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_Par_check/parity_error_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_Par_check/parity_error_reg/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/RX_UNIT/U_Par_check/U6/Y (AO21XLM)              0.12       0.50 r
  U0_UART/RX_UNIT/U_Par_check/parity_error_reg/D (DFFRQX2M)
                                                          0.00       0.50 r
  data arrival time                                                  0.50

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_Par_check/parity_error_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_FSM/Current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_edge_counter/bit_cnt_reg[2]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART/RX_UNIT/U_edge_counter/bit_cnt[2] (UART_RX_edge_counter)
                                                          0.00       0.40 r
  U0_UART/RX_UNIT/U_FSM/bit_cnt[2] (UART_RX_FSM)          0.00       0.40 r
  U0_UART/RX_UNIT/U_FSM/U74/Y (NOR2X1M)                   0.06       0.47 f
  U0_UART/RX_UNIT/U_FSM/U73/Y (NAND3BX1M)                 0.09       0.56 r
  U0_UART/RX_UNIT/U_FSM/U48/Y (OAI31X1M)                  0.10       0.65 f
  U0_UART/RX_UNIT/U_FSM/Current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_FSM/Current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/TX_UNIT/FSM/Current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/TX_UNIT/FSM/Current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UNIT/FSM/Current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_UNIT/FSM/Current_state_reg[2]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART/TX_UNIT/FSM/U8/Y (NOR2X2M)                      0.09       0.50 f
  U0_UART/TX_UNIT/FSM/U9/Y (AOI21X2M)                     0.11       0.61 r
  U0_UART/TX_UNIT/FSM/U5/Y (INVX2M)                       0.04       0.65 f
  U0_UART/TX_UNIT/FSM/Current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/TX_UNIT/FSM/Current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/RX_UNIT/U_sampler/counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/RX_UNIT/U_sampler/sampled_data_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UNIT/U_sampler/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UNIT/U_sampler/counter_reg[0]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  U0_UART/RX_UNIT/U_sampler/U14/Y (NAND2X2M)              0.07       0.56 r
  U0_UART/RX_UNIT/U_sampler/U13/Y (OAI2BB2X1M)            0.09       0.65 f
  U0_UART/RX_UNIT/U_sampler/sampled_data_reg[1]/D (DFFRQX2M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UNIT/U_sampler/sampled_data_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART/TX_UNIT/parity_calc/Par_bit_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/TX_UNIT/parity_calc/Par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/TX_UNIT/parity_calc/Par_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/TX_UNIT/parity_calc/Par_bit_reg/Q (DFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/TX_UNIT/parity_calc/U5/Y (OAI2BB2X1M)           0.15       0.51 r
  U0_UART/TX_UNIT/parity_calc/Par_bit_reg/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/TX_UNIT/parity_calc/Par_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   0.42       0.42 r
  U0_ClkDiv/r72/A[2] (Clk_Divider_0_DW01_inc_0)           0.00       0.42 r
  U0_ClkDiv/r72/U1_1_2/S (ADDHX1M)                        0.10       0.51 f
  U0_ClkDiv/r72/SUM[2] (Clk_Divider_0_DW01_inc_0)         0.00       0.51 f
  U0_ClkDiv/U27/Y (NOR2BX1M)                              0.15       0.66 f
  U0_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_ClkDiv/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[3]/Q (DFFRQX2M)                   0.42       0.42 r
  U0_ClkDiv/r72/A[3] (Clk_Divider_0_DW01_inc_0)           0.00       0.42 r
  U0_ClkDiv/r72/U1_1_3/S (ADDHX1M)                        0.10       0.51 f
  U0_ClkDiv/r72/SUM[3] (Clk_Divider_0_DW01_inc_0)         0.00       0.51 f
  U0_ClkDiv/U26/Y (NOR2BX1M)                              0.15       0.66 f
  U0_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_ClkDiv/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[4]/Q (DFFRQX2M)                   0.42       0.42 r
  U0_ClkDiv/r72/A[4] (Clk_Divider_0_DW01_inc_0)           0.00       0.42 r
  U0_ClkDiv/r72/U1_1_4/S (ADDHX1M)                        0.10       0.51 f
  U0_ClkDiv/r72/SUM[4] (Clk_Divider_0_DW01_inc_0)         0.00       0.51 f
  U0_ClkDiv/U25/Y (NOR2BX1M)                              0.15       0.66 f
  U0_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_ClkDiv/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[5]/Q (DFFRQX2M)                   0.42       0.42 r
  U0_ClkDiv/r72/A[5] (Clk_Divider_0_DW01_inc_0)           0.00       0.42 r
  U0_ClkDiv/r72/U1_1_5/S (ADDHX1M)                        0.10       0.51 f
  U0_ClkDiv/r72/SUM[5] (Clk_Divider_0_DW01_inc_0)         0.00       0.51 f
  U0_ClkDiv/U24/Y (NOR2BX1M)                              0.15       0.66 f
  U0_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.42       0.42 r
  U0_ClkDiv/r72/A[6] (Clk_Divider_0_DW01_inc_0)           0.00       0.42 r
  U0_ClkDiv/r72/U1_1_6/S (ADDHX1M)                        0.10       0.51 f
  U0_ClkDiv/r72/SUM[6] (Clk_Divider_0_DW01_inc_0)         0.00       0.51 f
  U0_ClkDiv/U23/Y (NOR2BX1M)                              0.15       0.66 f
  U0_ClkDiv/counter_reg[6]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U1_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   0.42       0.42 r
  U1_ClkDiv/r72/A[2] (Clk_Divider_1_DW01_inc_0)           0.00       0.42 r
  U1_ClkDiv/r72/U1_1_2/S (ADDHX1M)                        0.10       0.51 f
  U1_ClkDiv/r72/SUM[2] (Clk_Divider_1_DW01_inc_0)         0.00       0.51 f
  U1_ClkDiv/U27/Y (NOR2BX1M)                              0.15       0.66 f
  U1_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U1_ClkDiv/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[3]/Q (DFFRQX2M)                   0.42       0.42 r
  U1_ClkDiv/r72/A[3] (Clk_Divider_1_DW01_inc_0)           0.00       0.42 r
  U1_ClkDiv/r72/U1_1_3/S (ADDHX1M)                        0.10       0.51 f
  U1_ClkDiv/r72/SUM[3] (Clk_Divider_1_DW01_inc_0)         0.00       0.51 f
  U1_ClkDiv/U26/Y (NOR2BX1M)                              0.15       0.66 f
  U1_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U1_ClkDiv/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[4]/Q (DFFRQX2M)                   0.42       0.42 r
  U1_ClkDiv/r72/A[4] (Clk_Divider_1_DW01_inc_0)           0.00       0.42 r
  U1_ClkDiv/r72/U1_1_4/S (ADDHX1M)                        0.10       0.51 f
  U1_ClkDiv/r72/SUM[4] (Clk_Divider_1_DW01_inc_0)         0.00       0.51 f
  U1_ClkDiv/U25/Y (NOR2BX1M)                              0.15       0.66 f
  U1_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U1_ClkDiv/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[5]/Q (DFFRQX2M)                   0.42       0.42 r
  U1_ClkDiv/r72/A[5] (Clk_Divider_1_DW01_inc_0)           0.00       0.42 r
  U1_ClkDiv/r72/U1_1_5/S (ADDHX1M)                        0.10       0.51 f
  U1_ClkDiv/r72/SUM[5] (Clk_Divider_1_DW01_inc_0)         0.00       0.51 f
  U1_ClkDiv/U24/Y (NOR2BX1M)                              0.15       0.66 f
  U1_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U1_ClkDiv/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[6]/Q (DFFRQX2M)                   0.42       0.42 r
  U1_ClkDiv/r72/A[6] (Clk_Divider_1_DW01_inc_0)           0.00       0.42 r
  U1_ClkDiv/r72/U1_1_6/S (ADDHX1M)                        0.10       0.51 f
  U1_ClkDiv/r72/SUM[6] (Clk_Divider_1_DW01_inc_0)         0.00       0.51 f
  U1_ClkDiv/U23/Y (NOR2BX1M)                              0.15       0.66 f
  U1_ClkDiv/counter_reg[6]/D (DFFRQX2M)                   0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_RegFile/REG_FILE_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/REG_FILE_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/REG_FILE_reg[2][0]/CK (DFFSQX2M)             0.00       0.00 r
  U0_RegFile/REG_FILE_reg[2][0]/Q (DFFSQX2M)              0.47       0.47 r
  U0_RegFile/U186/Y (OAI2BB2X1M)                          0.16       0.63 r
  U0_RegFile/REG_FILE_reg[2][0]/D (DFFSQX2M)              0.00       0.63 r
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RegFile/REG_FILE_reg[2][0]/CK (DFFSQX2M)             0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_ASYNC_FIFO/U_FIFO_RD/G_rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_ASYNC_FIFO/U_FIFO_RD/inter_addr_reg[3]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  U0_ASYNC_FIFO/U_FIFO_RD/U17/Y (CLKXOR2X2M)              0.24       0.65 f
  U0_ASYNC_FIFO/U_FIFO_RD/G_rptr_reg[2]/D (DFFRQX2M)      0.00       0.65 f
  data arrival time                                                  0.65

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ASYNC_FIFO/U_FIFO_RD/G_rptr_reg[2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


1
