xpm_cdc.sv,systemverilog,xil_defaultlib,D:/setup/Vivado/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_fifo.sv,systemverilog,xil_defaultlib,D:/setup/Vivado/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,D:/setup/Vivado/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/setup/Vivado/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
jesd204_tx_phy_gt_tx_startup_fsm.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_tx_startup_fsm.v,
jesd204_tx_phy_gt_rx_startup_fsm.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_rx_startup_fsm.v,
jesd204_tx_phy_gt_init.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt_init.v,
jesd204_tx_phy_gt_gt.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt_gt.v,
jesd204_tx_phy_gt_multi_gt.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt_multi_gt.v,
jesd204_tx_phy_gt_gtrxreset_seq.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_gtrxreset_seq.v,
jesd204_tx_phy_gt_rxpmarst_seq.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_rxpmarst_seq.v,
jesd204_tx_phy_gt_rxrate_seq.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_rxrate_seq.v,
jesd204_tx_phy_gt_sync_block.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt/example_design/jesd204_tx_phy_gt_sync_block.v,
jesd204_tx_phy_gt.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/ip_0/jesd204_tx_phy_gt.v,
jesd204_tx_phy_block.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_block.v,
jesd204_tx_phy_sync_block.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_sync_block.v,
jesd204_tx_phy_support.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_support.v,
jesd204_tx_phy_gt_common_wrapper.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_gt_common_wrapper.v,
jesd204_tx_phy_gtwizard_0_common.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy_gtwizard_0_common.v,
jesd204_tx_phy.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/jesd204_tx_phy/synth/jesd204_tx_phy.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
