# ALU
This project is a digital verification model built using SystemVerilog (UVM). It includes a reference model with mailboxes for sequence items.
