                                                                                                                                                                                                                                                                                                                                                   CYUSB302x
                                                                                                                                                                                          SD3™ USB and Mass Storage
                                                                                                                                                                                                 Peripheral Controller
SD3™ USB and Mass Storage Peripheral Controller
Features                                                                                                                                                                                ■           Independent power domains for core and I/O
                                                                                                                                                                                        ■           10 × 10 mm, 0.8-mm pitch ball grid array (BGA) package
■      Latest-generation storage support
       ❐ SD3.0/SDXC – UHS1 SDR50 / DDR50 Master                                                                                                                                         ■           5.099 mm × 4.695 mm × 0.55 mm, with 0.4 mm pitch small
       ❐ eMMC 4.4 Master                                                                                                                                                                            footprint wafer-level chip scale package (WLCSP)
       ❐ SDIO 3.0 Master
                                                                                                                                                                                        Applications
■      USB integration
       ❐ Certified USB 3.0 and USB 2.0 peripheral: SuperSpeed (SS),                                                                                                                     ■           USB thumb drives
         Hi-Speed (HS), and Full-Speed (FS) only)
                                                                                                                                                                                        ■           Card readers
       ❐ Thirty-two physical endpoints
       ❐ Integrated transceiver                                                                                                                                                         ■           Laptop with SD slots
       ❐ Accessory charger adaptor (ACA) support
                                                                                                                                                                                        ■           SD slot in TV/STB
■      Ultra low-power in core power-down mode
                                                                                                                                                                                        ■           WIFI Dongles
       ❐ Less than 60 µA with VBATT on and 20 µA with VBATT off
                                                                                                                                                                                        ■           USB SDIO Bridge
■      I2C master controller at 1 MHz
                                                                                                                                                                                        ■           Raid on-Chip Controller
■      Selectable input clock frequencies
       ❐ 19.2, 26, 38.4, and 52 MHz
       ❐ 19.2-MHz crystal input support
    Logic Block Diagram
                                                                                                   TDI                TRST#           TMS            TCK         TDO
                                                                                                                                   JTAG
                                                                                                                                                                                                   Embedded
                                                                                                                                                                                                     SRAm
                                                                                                                    ARM926EJ-S                                                                      (512 kB/
                                                                                                                                                                                                    256 KB)
                                                                                                                                                                                                                                                                                                                                           SSRX-
                                                                                                                                                                                                                                                                                                                           USB INTERFACE
                                                                                                                                                                                                                                                                                                                                           SSRX+
                                                                                                                                                                                                                                                                                                       SS
                                                                                                                                                                                                                                                                                                   Peripheral                              SSTX-
                                                                                                                                                                                                                                USB
                                                                       GPIOs
                                                                                                                                                                                                                                EPs                                                                                                        SSTX+
                                                                                                                                                                                                                                                                                                   HS/FS
                                                                                                                                                                                                                                                                                                   Peripheral                              D+
                                                   FSLC[0]
                                                   FSLC[1]                                                                                                                                                                                                                                                                                 D-
                                                   FSLC[2]
                                                                                       UART
                                                   CLKIN                                                                                                   SDIO/SD/MMC Controller
                                                  CLKIN_32
                                                  XTALIN                               SPI
                                                  XTALOUT
                                                                       I2C              I 2S                                            S0-PORT                                                                                                        S1-PORT
                                                                                                                                                                                                   MMC0_RST_OUT                                                                                             MMC1_RST_OUT
                                                                         I2C_SDA               S0_SD0   S0_SD1   S0_SD2   S0_SD3   S0_SD4   S0_SD5            S0_CMD   S0_CLK           S0S1_INS                                                                                 S1_CMD   S1_CLK
                                                                                                                                                     S0_SD6
                                                                                                                                                                                                                           S1_SD1   S1_SD2   S1_SD3   S1_SD4   S1_SD5
                                                                                                                                                                                                                                                                        S1_SD6
                                                             I2C_SCL                                                                                 S0_SD7                     S0_WP                             S1_SD0                                                S1_SD7                      S1_WP
 Errata: For information on silicon errata, see “Errata” on page 30. Details include trigger conditions, devices affected, and proposed workaround.
Cypress Semiconductor Corporation                                                  •     198 Champion Court                                                                                                                   •                            San Jose, CA 95134-1709                                                                 •    408-943-2600
Document Number: 001-55190 Rev. *L                                                                                                                                                                                                                                                                                                              Revised June 15, 2017


                                                                                                                                                        CYUSB302x
Contents
Functional Overview ........................................................ 3               I2C Interface Timing .................................................. 18
    USB Interface (U-Port) ................................................ 3            Absolute Maximum Ratings .......................................... 23
    Mass-Storage Support (S-Port) ................................... 3                  Operating Conditions ..................................................... 23
    I2C Interface ................................................................ 3     DC Specifications ........................................................... 24
    UART Interface ............................................................ 3        Reset Sequence .............................................................. 26
    I2S Interface ................................................................ 3     Package Diagrams .......................................................... 27
    SPI Interface ................................................................ 3     Ordering Information ...................................................... 28
    Boot Options ................................................................ 4          Ordering Code Definitions ......................................... 28
    Reset ........................................................................... 4  Acronyms ........................................................................ 29
    Clocking ....................................................................... 4   Document Conventions ................................................. 29
    Power .......................................................................... 5       Units of Measure ....................................................... 29
    Configuration Fuse ...................................................... 7          Errata ............................................................................... 30
    Digital I/Os ................................................................... 7   Document History Page ................................................. 32
    EMI .............................................................................. 7 Sales, Solutions, and Legal Information ...................... 34
    System Level ESD ...................................................... 7                Worldwide Sales and Design Support ....................... 34
Pinout for BGA .................................................................. 7          Products .................................................................... 34
Pin Description for BGA .................................................. 8                 PSoC® Solutions ...................................................... 34
Pinout for WLCSP ........................................................... 11              Cypress Developer Community ................................. 34
Pin Description for WLCSP ........................................... 12                     Technical Support ..................................................... 34
AC Timing Parameters ................................................... 15
    Storage Port Timing .................................................. 15
Document Number: 001-55190 Rev. *L                                                                                                                                  Page 2 of 34


                                                                                                                   CYUSB302x
Functional Overview                                                  I2C Interface
SD3™ is a USB 3.0 SuperSpeed mass-storage controller                 SD3 has an I2C interface compatible with the I2C Bus
providing the latest SD/MMC support. SD3 complies with the SD        Specification Revision 3. Because SD3’s I2C interface is capable
Specification, Version 3.0, and the MMC Specification, Version       of operating only as I2C master, it may be used to communicate
4.41.                                                                with other I2C slave devices. For example, SD3 may boot from
                                                                     an EEPROM connected to the I2C interface, as a selectable boot
SD3 offers the following access paths among USB and mass             option.
storage ports:
                                                                     SD3’s I2C master controller also supports multi-master mode
■   A USB-port (U-Port) supporting USB 3.0 peripheral                functionality.
■ Two mass-storage ports (S0-Port and S1-Port) supporting            The power supply for the I2C interface is VIO5, which is a
  mass-storage devices. Following are the possible                   separate power domain from the other serial peripherals. This is
  configurations for the two mass-storage ports:                     to allow the I2C interface the flexibility to operate at a different
  ❐ SD and MMC                                                       voltage than the other serial interfaces.
  ❐ SD and SD
                                                                     The I2C controller supports bus frequencies of 100 kHz,
  ❐ MMC and MMC
                                                                     400 kHz, and 1 MHz. When VIO5 is 1.2 V, the maximum
  ❐ SD and SDIO                                                      operating frequency supported is 100 kHz. When VIO5 is 1.8 V,
  ❐ MMC and SDIO                                                     2.5 V, or 3.3 V, the operating frequencies supported are 400 kHz
  ❐ SDIO and SDIO                                                    and 1 MHz. The I2C controller supports the clock stretching
Combinations of these accesses can happen independently or           feature to enable slower devices to exercise flow control.
in an interleaved manner.                                            Both SCL and SDA signals of the I2C interface require external
The SD3 complies with the USB 3.0 v1.0 specification and is also     pull-up resistors. These resistors must be connected to VIO5.
backward compatible with USB 2.0.                                    UART Interface
USB Interface (U-Port)                                               The UART interface of SD3 supports full-duplex communication.
                                                                     It includes the signals noted in Table 1.
SD3 offers the following features:
■   Supports USB peripheral functionality compliant with the USB     Table 1. UART Interface Signals
    3.0 Specification Revision 1.0 and is backward-compatible with
                                                                                  Signal                         Description
    the USB 2.0 Specification
                                                                                    TX                           Output signal
■   Supports up to 16 IN and 16 OUT endpoints.
                                                                                    RX                            Input signal
■   Supports the USB 3.0 Streams feature. It also supports USB
    Attached SCSI (UAS) device class to optimize mass-storage                      CTS                           Flow control
    access performance.                                                            RTS                           Flow control
■   As a USB peripheral, SD3 supports UAS and Mass Storage
    Class (MSC) peripheral classes.                                  The UART is capable of generating a range of baud rates, from
                                                                     300 bps to 4608 Kbps, selectable by the firmware. If flow control
■   When the USB port is not in use, the PHY and transceiver may     is enabled, then SD3's UART only transmits data when the CTS
    be disabled for power savings.                                   input is asserted. In addition to this, SD3's UART asserts the RTS
Figure 1. USB Interface Signals                                      output signal, when it is ready to receive data.
                                                 SD3                 I2S Interface
                                                                     SD3 has an I2S port to support external audio codec devices.
                                                                     SD3 functions as I2S Master as transmitter only. The I2S
                         VBATT
                          VBUS
                                 USB Interface
                                                                     interface consists of four signals: clock line (I2S_CLK), serial
                         SSRX-
                         SSRX+
                                                                     data line (I2S_SD), word select line (I2S_WS), and master
                         SSTX-                                       system clock (I2S_MCLK). SD3 can generate the system clock
                         SSTX+                                       as an output on I2S_MCLK or accept an external system clock
                          D-                                         input on I2S_MCLK.
                          D+
                                                                     The sampling frequencies supported by the I2S interface are
                                                                     32 kHz, 44.1 kHz, and 48 kHz.
Mass-Storage Support (S-Port)
                                                                     SPI Interface
The SD3 storage interface port supports the following
specifications:                                                      SD3 supports an SPI Master interface on the Serial Peripherals
                                                                     port. The maximum operation frequency is 33 MHz.
■ SD Specification, Version 3.0
                                                                     The SPI controller supports four modes of SPI communication
■ Multimedia Card-System Specification, MMCA Technical               (see SPI Timing Specification on page 21 for details on the
  Committee, Version 4.4                                             modes) with the Start-Stop clock. This controller is a
■ SDIO Host controller compliant with SDIO Specification             single-master controller with a single automated SSN control. It
  Version 3.00                                                       supports transaction sizes ranging from 4 bits to 32 bits.
Document Number: 001-55190 Rev. *L                                                                                         Page 3 of 34


                                                                                                               CYUSB302x
Boot Options
                                                                   Table 3. Crystal/Clock Frequency Selection
SD3 can load boot images from various sources, selected by the
configuration of the PMODE pins. The boot options for the SD3                                                  Crystal/Clock
                                                                     FSLC[2]        FSLC[1]    FSLC[0]
are as follows:                                                                                                 Frequency
■  Boot from USB                                                          0            0          0           19.2-MHz crystal
                                                                          1            0          0         19.2-MHz input CLK
■  Boot from I2C
                                                                          1            0          1          26-MHz input CLK
■  Boot from eMMC on S0-Port
                                                                          1            1          0         38.4-MHz input CLK
■  Boot from SPI                                                          1            1          1          52-MHz input CLK
Table 2. Booting Options for SD3
     PMODE[2:0] [1]                      Boot From                 Table 4. Input Clock Specifications for SD3
                           S0-Port: eMMC                                                                   Specification
             FF0
                           On failure, USB boot enabled                 Parameter          Description                       Units
                                                                                                            Min      Max
             FF1           USB Boot
                                                                   Phase noise           100-Hz offset       –        –75     dB
                           I2C
             FFF                                                                         1-kHz offset        –       –104     dB
                           On Failure, USB Boot is enabled
             0FF           I2C only                                                      10-kHz offset       –       –120     dB
                           SPI                                                           100-kHz offset      –       –128     dB
             0F1
                           On Failure, USB Boot is enabled                               1-MHz offset        –       –130     dB
                                                                   Maximum frequency            –            –        150    ppm
Reset                                                              deviation
A reset is initiated by asserting the Reset# pin on SD3. The       Duty cycle                   –           30        70      %
specific reset sequence and timing requirements are detailed in
Figure 4 on page 18 and Table 14 on page 26. All I/Os are          Overshoot                    –            –          3     %
tristated during a hard reset.                                     Undershoot                   –            –         –3     %
Clocking                                                           Rise time/fall time          –            –         3      ns
SD3 allows either a crystal to be connected between the XTALIN
and XTALOUT pins or an external clock to be connected at the       32-kHz Watchdog Timer Clock Input
CLKIN pin. The XTALIN, XTALOUT, CLKIN, and CLKIN_32 pins           SD3 includes a watchdog timer that can be used to interrupt the
can be left unconnected if not used.                               core, automatically wake up SD3 in Standby mode, and reset the
Crystal frequency supported is 19.2 MHz, while the external        core. The watchdog timer runs off a 32-kHz clock, which may
clock frequencies supported are 19.2, 26, 38.4, and 52 MHz.        optionally be supplied from an external source on a dedicated
                                                                   pin of SD3.
SD3 has an on-chip oscillator circuit that uses an external
19.2 MHz (±100 ppm) crystal (when the crystal option is used).     The watchdog timer can be disabled by firmware.
An appropriate load capacitance is required with a crystal. Refer  Requirements for the optional 32-kHZ clock input are listed in
to the specification of the crystal used to determine the appro-   Table 5.
priate load capacitance. The FSLC[2:0] pins must be configured
                                                                   Table 5. 32-kHz Clock Input Requirements
appropriately to select the crystal option/clock frequency option.
The configuration options are shown in Table 3.                               Parameter               Min        Max      Units
Clock inputs to SD3 must meet the phase noise and jitter           Duty cycle                          40         60        %
requirements specified in Table 4.
                                                                   Frequency deviation                 –        ±200       ppm
The input clock frequency is independent of the clock/data rate
                                                                   Rise Time/fall Time                 –         200        ns
of SD3 core or any of the device interfaces. The internal PLL
applies the appropriate clock multiply option depending on the
input frequency.
 Note
  1. F indicates Floating.
Document Number: 001-55190 Rev. *L                                                                                     Page 4 of 34


                                                                                                                           CYUSB302x
Power
SD3 has the following main groups of power supply domains:                   Power Modes
■ IO_VDDQ: This refers to a group of independent supply                      SD3 supports the following power modes:
  domains for digital I/Os. The voltage level on these supplies              ■  Normal mode: This is the full-functional operating mode. In this
  are 1.8 V to 3.3 V. SD3 provides six independent supply                       mode the internal CPU clock and the internal PLLs are enabled.
  domains for digital I/Os listed as follows:
  ❐ S0VDDQ: S0-Port (for SD/MMC) I/O Power Supply Domain
                                                                             Normal operating power consumption does not exceed the sum
                                                                             of ICC_CORE max and ICC_USB max (see Table 9 on page 15
  ❐ S1VDDQ: S1-Port (for SD/MMC) I/O Power Supply Domain
                                                                             for current consumption specifications).
  ❐ S2VDDQ: S2-Port (GPIO) Power Supply Domain
  ❐ VIO4: S1-Port GPIO[53:57]/O Power Supply Domain (these                   The I/O power supplies (S0VDDQ, S1VDDQ, VIO4, and VIO5)
     pins support MMC’s high nibble data line - D[7:4] on S1-Port)           may be turned off when the corresponding interface is not in use.
  ❐ VIO5: I2C Power Supply Domain (supports 1.2 V to 3.3 V)                  S2VDDQ cannot be turned off at any time if the S2-Port is used
  ❐ CVDDQ: Clock Power Supply Domain
                                                                             in the application.
■ VDD: This is the supply voltage for the logic core. The nominal            ■  SD3 supports four low-power modes (see Table 6 on page 5):
  supply voltage level is 1.2 V. This supplies the core logic                   ❐ Suspend mode with USB 3.0 PHY enabled (L1 mode)
  circuits. The same supply must also be used for the following:                ❐ Suspend mode with USB 3.0 PHY disabled (L2 mode)
  ❐ AVDD: This is the 1.2-V supply for the PLL, crystal oscillator              ❐ Standby mode (L3 mode)
     and other core analog circuits                                             ❐ Core power-down mode (L4 mode)
  ❐ U3TXVDDQ/U3RXVDDQ: These are the 1.2-V supply volt-
     ages for the USB 3.0 interface.
■ VBATT/VBUS: This is the 3.2-V to 6-V battery power supply
  for the USB I/O and analog circuits. This supply powers the
  USB transceiver through SD3’s internal voltage regulator.
  VBATT is internally regulated to 3.3 V.
Table 6. Entry and Exit Methods for Low-Power Modes
  Low Power Mode                      Characteristics                              Methods of Entry                      Methods of Exit
Suspend mode with     ■ The power consumption in this mode does ■ Firmware executing on the core can put         ■ D+ transitioning to low or high
USB 3.0 PHY Enabled      not exceed ISB1                                  SD3 into suspend mode. For example,
(L1 mode)                                                                 on USB suspend condition, firmware     ■ D– transitioning to low or high
                      ■ USB 3.0 PHY is enabled and is in U3 mode          may decide to put SD3 into suspend
                         (one of the suspend modes defined by the                                                ■ Resume condition on SSRX +/-
                                                                          mode
                         USB 3.0 specification). This one block alone                                            ■ Detection of VBUS
                         operates with its internal clock while all other
                         clocks are shut down                                                                    ■ Assertion of GPIO[17]
                      ■ All I/Os maintain their previous state                                                   ■ Assertion of RESET#
                      ■ Power supply for the wakeup source and
                         core power must be retained. All other
                         power domains can be turned on/off individ-
                         ually
                      ■ The states of the configuration registers,
                         buffer memory and all internal RAM are
                         maintained
                      ■ All transactions must be completed before
                         SD3 enters Suspend mode (state of
                         outstanding transactions are not preserved)
                      ■ The firmware resumes operation from
                         where it was suspended (except when
                         woken up by RESET# assertion) because
                         the program counter does not reset
Document Number: 001-55190 Rev. *L                                                                                                   Page 5 of 34


                                                                                                                       CYUSB302x
Table 6. Entry and Exit Methods for Low-Power Modes (continued)
  Low Power Mode                     Characteristics                          Methods of Entry                       Methods of Exit
Suspend mode with    ■ The power consumption in this mode does ■ Firmware executing on the core can put      ■ D+ transitioning to low or high
USB 3.0 PHY disabled   not exceed ISB2                              SD3 into suspend mode. For example,
(L2 mode)                                                           on USB suspend condition, firmware       ■ D– transitioning to low or high
                     ■ USB 3.0 PHY is disabled and the USB          may decide to put SD3 into suspend
                       interface is in suspend mode                                                          ■ Resume condition on SSRX +/-
                                                                    mode
                     ■ The clocks are shut off. The PLLs are                                                 ■ Detection of VBUS
                       disabled                                                                              ■ Assertion of GPIO[17]
                     ■ All I/Os maintain their previous state                                                ■ Assertion of RESET#
                     ■ USB interface maintains the previous state
                     ■ Power supply for the wakeup source and
                       core power must be retained. All other
                       power domains can be turned on/off individ-
                       ually
                     ■ The states of the configuration registers,
                       buffer memory, and all internal RAM are
                       maintained
                     ■ All transactions must be completed before
                       SD3 enters Suspend mode (state of
                       outstanding transactions are not preserved)
                     ■ The firmware resumes operation from
                       where it was suspended (except when
                       woken up by RESET# assertion) because
                       the program counter does not reset
Standby Mode (L3     ■ The power consumption in this mode does ■ Firmware executing on the core or           ■ Detection of VBUS
mode)                  not exceed ISB3                              external processor configures the appro-
                                                                    priate register                          ■ Assertion of GPIO[17]
                     ■ All configuration register settings and
                       program/data RAM contents are preserved.                                              ■ Assertion of RESET#
                       However, data in the buffers or other parts
                       of the data path, if any, is not guaranteed.
                       Therefore, the external processor should
                       take care that needed data is read before
                       putting SD3 into this Standby Mode
                     ■ The program counter is reset after waking
                       up from Standby
                     ■ GPIO pins maintain their configuration
                     ■ Crystal oscillator is turned off
                     ■ Internal PLL is turned off
                     ■ USB transceiver is turned off
                     ■ Core is powered down. Upon wakeup, the
                       core re-starts and runs the program stored
                       in the program/data RAM
                     ■ Power supply for the wakeup source and
                       core power must be retained. All other
                       power domains can be turned on/off individ-
                       ually
Core Power Down      ■ The power consumption in this mode does ■ Turn off VDD                                ■ Reapply VDD
Mode (L4 mode)         not exceed ISB4
                                                                                                             ■ Assertion of RESET#
                     ■ Core power is turned off
                     ■ All buffer memory, configuration registers
                       and the program RAM do not maintain state.
                       It is necessary to reload the firmware on
                       exiting from this mode
                     ■ In this mode, all other power domains can
                       be turned on/off individually
Document Number: 001-55190 Rev. *L                                                                                               Page 6 of 34


                                                                                                                       CYUSB302x
Configuration Fuse                                                      EMI
Fuse options are available for specific usage models. Contact           SD3 meets EMI requirements outlined by FCC 15B (USA) and
Cypress Applications/Marketing for details.                             EN55022 (Europe) for consumer electronics. SD3 can tolerate
                                                                        reasonable EMI, conducted by aggressor, outlined by these
Digital I/Os                                                            specifications and continue to function as expected.
SD3 provides firmware controlled pull-up or pull-down resistors
internally on all digital I/O pins. The pins can be pulled high         System Level ESD
through an internal 50-k resistor or can be pulled low through         SD3 has built-in ESD protection on the D+, D–, GND pins on the
an internal 10-k resistor to prevent the pins from floating. The       USB interface. The ESD protection levels provided on these
I/O pins may have the following states:                                 ports are:
■ Tristated (High-Z)                                                    ■  ±2.2-KV human body model (HBM) based on JESD22-A114
                                                                           Specification
■ Weak pull-up (through internal 50 k)
                                                                        ■  ±6-KV contact discharge and ±8-KV air gap discharge based
■ Pull down (through internal 10 k)                                       on IEC61000-4-2 level 3A
■ Hold (I/O hold its value) when in low power modes                     ■  ±8-KV contact discharge and ±15-KV air gap discharge based
All unused I/Os should be pulled high by using the internal                on IEC61000-4-2 level 4C.
pull-up resistors. All unused outputs should be left floating. All      This protection ensures the device continues to function after
I/Os can be driven at full-strength, three-quarter strength,            ESD events up to the levels stated.
half-strength, or quarter-strength. These drive strengths are
configured based on each interface.                                     The SuperSpeed USB signals (SSRX+, SSRX-, SSTX+, SSTX-)
                                                                        and S0/S1_INS have up to ±2.2 KV HBM internal ESD
                                                                        protection.
Pinout for BGA
                                                Figure 2. SD3 BGA Ball Map (Top View)
                 1            2          3          4          5         6            7         8          9             10           11
       A     U3VSSQ      U3RXVDDQ      SSRXM     SSRXP       SSTXP    SSTXM        AVDD        VSS         DP           DM           NC
       B      VIO4         FSLC[0]    R_USB3     FSLC[1]   U3TXVDDQ   CVDDQ        A V SS     V SS        VSS          V DD          NC
       C     GPIO[54]      GPIO[55]     VDD      GPIO[57]   RESET#    XTALIN      XTALOUT    R_USB2      OTG_ID         NC          VIO5
       D     GPIO[50]      GPIO[51]   GPIO[52]   GPIO[53]   GPIO[56] CLKIN_32       CLKIN      VSS    I2C_GPIO[58] I2C_GPIO[59]     O[60]
       E     GPIO[47]        VSS      S1VDDQ    GPIO[49]    GPIO[48]  FSLC[2]        NC        NC         VDD        V BATT        V BUS
       F     S0VDDQ        GPIO[45]   GPIO[44]   GPIO[41]   GPIO[46]    NC         GPIO[2]   GPIO[5]     GPIO[1]      GPIO[0]       VDD
       G       VSS         GPIO[42]   GPIO[43]  GPIO[30]    GPIO[25] GPIO[22]      GPIO[21]  GPIO[15]    GPIO[4]      GPIO[3]       VSS
       H       VDD         GPIO[39]   GPIO[40]   GPIO[31]   GPIO[29] GPIO[26]     GPIO[20]   GPIO[24]    GPIO[7]      GPIO[6]     S2VDDQ
       J     GPIO[38]      GPIO[36]   GPIO[37]  GPIO[34]    GPIO[28] GPIO[16]      GPIO[19]  GPIO[14]    GPIO[9]      GPIO[8]       VDD
       K     GPIO[35]      GPIO[33]     VSS        VSS      GPIO[27] GPIO[23]      GPIO[18]  GPIO[17]   GPIO[13]     GPIO[12]     GPIO[10]
       L       VSS           VSS        VSS     GPIO[32]      VDD       VSS         VDD        NC       S2VDDQ       GPIO[11]       VSS
Document Number: 001-55190 Rev. *L                                                                                              Page 7 of 34


                                                                                      CYUSB302x
Pin Description for BGA
Table 7. Pin List
  Pin    Power    I/O      Name                                   Description
  No.    Domain
                                           S2-PORT (GPIO)
 F10      VI01    I/O     GPIO[0]                                    GPIO
  F9      VI01    I/O     GPIO[1]                                    GPIO
  F7      VI01    I/O     GPIO[2]                                    GPIO
 G10      VI01    I/O     GPIO[3]                                    GPIO
  G9      VI01    I/O     GPIO[4]                                    GPIO
  F8      VI01    I/O     GPIO[5]                                    GPIO
 H10      VI01    I/O     GPIO[6]                                    GPIO
  H9      VI01    I/O     GPIO[7]                                    GPIO
  J10     VI01    I/O     GPIO[8]                                    GPIO
   J9     VI01    I/O     GPIO[9]                                    GPIO
  K11     VI01    I/O     GPIO[10]                                   GPIO
  L10     VI01    I/O     GPIO[11]                                   GPIO
 K10      VI01    I/O     GPIO[12]                                   GPIO
  K9      VI01    I/O     GPIO[13]                                   GPIO
   J8     VI01    I/O     GPIO[14]                                   GPIO
  G8      VI01    I/O     GPIO[15]                                   GPIO
   J6     VI01    I/O     GPIO[16]                                   GPIO
  K8      VI01    I/O     GPIO[17]                                   GPIO
  K7      VI01    I/O     GPIO[18]                                   GPIO
   J7     VI01    I/O     GPIO[19]                                   GPIO
  H7      VI01    I/O     GPIO[20]                                   GPIO
  G7      VI01    I/O     GPIO[21]                                   GPIO
  G6      VI01    I/O     GPIO[22]                                   GPIO
  K6      VI01    I/O     GPIO[23]                                   GPIO
  H8      VI01    I/O     GPIO[24]                                   GPIO
  G5      VI01    I/O     GPIO[25]                                   GPIO
  H6      VI01    I/O     GPIO[26]                                   GPIO
  K5      VI01    I/O     GPIO[27]                                   GPIO
   J5     VI01    I/O     GPIO[28]                                   GPIO
  H5      VI01    I/O     GPIO[29]                                   GPIO
  G4      VI01    I/O     GPIO[30]                                 PMODE[0]
  H4      VI01    I/O     GPIO[31]                                 PMODE[1]
  L4      VI01    I/O     GPIO[32]                                 PMODE[2]
  L8                        NC                                    No Connect
  C5     CVDDQ      I     RESET#                          Active Low. Hardware Reset.
                                     8b MMC                              SD+GPIO          GPIO
                                   Configuration                       Configuration   Configuration
  K2      VI02    I/O     GPIO[33]   S0_SD0                               S0_SD0          GPIO
   J4     VI02    I/O     GPIO[34]   S0_SD1                               S0_SD1          GPIO
  K1      VI02    I/O     GPIO[35]   S0_SD2                               S0_SD2          GPIO
   J2     VI02    I/O     GPIO[36]   S0_SD3                               S0_SD3          GPIO
   J3     VI02    I/O     GPIO[37]   S0_SD4                                GPIO           GPIO
   J1     VI02    I/O     GPIO[38]   S0_SD5                                GPIO           GPIO
  H2      VI02    I/O     GPIO[39]   S0_SD6                                GPIO           GPIO
  H3      VI02    I/O     GPIO[40]   S0_SD7                                GPIO           GPIO
  F4      VI02    I/O     GPIO[41]   S0_CMD                               S0_CMD          GPIO
  G2      VI02    I/O     GPIO[42]   S0_CLK                               S0_CLK          GPIO
Document Number: 001-55190 Rev. *L                                                           Page 8 of 34


                                                                                                                  CYUSB302x
Table 7. Pin List (continued)
  Pin    Power        I/O        Name                                           Description
  No.    Domain
  G3       VI02       I/O      GPIO[43]             S0_WP                                 S0_WP                        GPIO
  F3       VI02       I/O      GPIO[44]           S0S1_INS                              S0S1_INS                       GPIO
  F2       VI02       I/O      GPIO[45]         MMC0_RST_OUT                               GPIO                        GPIO
                                                                                                        GPIO+                 UART+
                                         8b MMC   SD+UART     SD+SPI     SD+GPIO          GPIO                  SD+I2S
                                                                                                     UART+I2S                SPI+I2S
  F5       VI03       I/O      GPIO[46]  S1_SD0    S1_SD0     S1_SD0      S1_SD0          GPIO           GPIO  S1_SD0     UART_RTS
  E1       VI03       I/O      GPIO[47]  S1_SD1    S1_SD1     S1_SD1      S1_SD1          GPIO           GPIO  S1_SD1     UART_CTS
  E5       VI03       I/O      GPIO[48]  S1_SD2    S1_SD2     S1_SD2      S1_SD2          GPIO           GPIO  S1_SD2       UART_TX
  E4       VI03       I/O      GPIO[49]  S1_SD3    S1_SD3     S1_SD3      S1_SD3          GPIO           GPIO  S1_SD3      UART_RX
  D1       VI03       I/O      GPIO[50] S1_CMD     S1_CMD     S1_CMD     S1_CMD           GPIO        I2S_CLK  S1_CMD       I2S_CLK
  D2       VI03       I/O      GPIO[51]  S1_CLK    S1_CLK     S1_CLK      S1_CLK          GPIO         I2S_SD   S1_CLK       I2S_SD
  D3       VI03       I/O      GPIO[52]  S1_WP     S1_WP      S1_WP       S1_WP           GPIO         I2S_WS   S1_WP        I2S_WS
  D4      VIO4        I/O      GPIO[53]  S1_SD4  UART_RTS    SPI_SCK       GPIO           GPIO       UART_RTS     GPIO      SPI_SCK
  C1      VIO4        I/O      GPIO[54]  S1_SD5  UART_CTS    SPI_SSN       GPIO           GPIO       UART_CTS  I2S_CLK      SPI_SSN
  C2      VIO4        I/O      GPIO[55]  S1_SD6   UART_TX    SPI_MISO      GPIO           GPIO        UART_TX   I2S_SD     SPI_MISO
  D5      VIO4        I/O      GPIO[56]  S1_SD7   UART_RX    SPI_MOSI      GPIO           GPIO       UART_RX    I2S_WS     SPI_MOSI
                                        MMC1_RS
  C4      VIO4        I/O      GPIO[57]             GPIO       GPIO        GPIO           GPIO       I2S_MCLK I2S_MCLK     I2S_MCLK
                                         T_OUT
  C9                              NC                                            No Connect
  A3   U3RXVDDQ         I      SSRXM                                USB 3.0 SuperSpeed Receive Minus
  A4   U3RXVDDQ         I       SSRXP                                USB 3.0 SuperSpeed Receive Plus
  A6   U3TXVDDQ        O        SSTXM                               USB 3.0 SuperSpeed Transmit Minus
  A5   U3TXVDDQ        O        SSTXP                               USB 3.0 SuperSpeed Transmit Plus
         VBATT/
  A9      VBUS        I/O          D+                                     USB (HS/FS) Data Plus
         VBATT/
 A10      VBUS        I/O          D-                                    USB (HS/FS) Data Minus
  A11                             NC                                            No Connect
  B2     CVDDQ          I      FSLC[0]                                            FSLC[0]
  C6      AVDD        I/O       XTALIN                                            XTALIN
  C7      AVDD        I/O     XTALOUT                                            XTALOUT
  B4     CVDDQ          I      FSLC[1]                                            FSLC[1]
  E6     CVDDQ          I      FSLC[2]                                            FSLC[2]
  D7     CVDDQ          I       CLKIN                                              CLKIN
  D6     CVDDQ          I     CLKIN_32                                           CLKIN_32
                             I2C_GPIO[5
  D9      VIO5        I/O                                          SCL (Serial Clock) for I2C Bus Interface
                                   8]
                             I2C_GPIO[5
 D10      VIO5        I/O                                          SDA (Serial Data) for I2C Bus Interface
                                   9]
  E7                              NC                                            No Connect
 C10                              NC                                            No Connect
  B11                             NC                                            No Connect
  E8                              NC                                            No Connect
  F6                              NC                                            No Connect
 D11      VIO5         O         O[60]                                           Output only
 E10                 PWR        VBATT
 B10                 PWR         VDD
  A1                 PWR       U3VSSQ
  E11                PWR         VBUS
  D8                 PWR          VSS
 H11                 PWR       S2VDDQ
  E2                 PWR          VSS
Document Number: 001-55190 Rev. *L                                                                                      Page 9 of 34


                                                                                                                    CYUSB302x
Table 7. Pin List (continued)
  Pin    Power        I/O      Name                                          Description
  No.    Domain
  L9                 PWR      S2VDDQ
  G1                 PWR         VSS
  F1                 PWR      S0VDDQ
 G11                 PWR         VSS
  E3                 PWR      S1VDDQ
  L1                 PWR         VSS
  B1                 PWR        VIO4
  L6                 PWR         VSS
  B6                 PWR      CVDDQ
  B5                 PWR     U3TXVDDQ
  A2                 PWR    U3RXVDDQ
 C11                 PWR        VIO5
  L11                PWR         VSS
  A7                 PWR        AVDD
  B7                 PWR        AVSS
  C3                 PWR         VDD
  B8                 PWR         VSS
  E9                 PWR         VDD
  B9                 PWR         VSS
  F11                PWR         VDD
  H1                 PWR         VDD
  L7                 PWR         VDD
  J11                PWR         VDD
  L5                 PWR         VDD
  K4                 PWR         VSS
  L3                 PWR         VSS
  K3                 PWR         VSS
  L2                 PWR         VSS
  A8                 PWR         VSS
                                                                         Precision Resistors
       VBUS/VBAT
  C8       T          I/O      R_usb2 Precision resistor for USB 2.0 (Connect a 6.04 k+/-1% resistor between this pin and GND)
  B3   U3TXVDDQ       I/O      R_usb3  Precision resistor for USB 3.0 (Connect a 200 +/-1% resistor between this pin and GND)
Document Number: 001-55190 Rev. *L                                                                                          Page 10 of 34


                                                                                                                                      CYUSB302x
Pinout for WLCSP
                                                  Figure 3. SD3 WLCSP Ball Map (Bottom View)[2]
            12            11             10          9            8         7            6          5             4         3            2             1
   A       VSS           VSS          SSRXM                    SSTXM     FSLC[0]      A V SS      AV DD          DP    U2AFEVSSQ        DM           V DD
   B   L_GPIO[55]      LVDDQ          SSRXP       R_USB3       SSTXP     FSLC[2]      XTALIN     XTALOUT       SWDP      R_USB2        SWDM          V DD
                                                                                                           U 2 PLLV SS
       L_GPIO[56]      S1VDDQ       U3RXVDDQ      U3VSSQ    U3TXVDDQ      CVDDQ      CLKIN_32     CLKIN                  OTG_ID         TDO         TRST#
   C                                                                                                              Q
      S1_GPIO[49]    S1_GPIO[50]    L_GPIO[53]   L_GPIO[54]                VDD     I2C_GPIO[58]    TM S      I2CVDDQ      TCK      I2C_GPIO[59]       VSS
   D                                                          RESET#
   E   L_GPIO[57]    S1_GPIO[48]    S1_GPIO[51] S1_GPIO[52]  I2C_O[60]     VSS         VSS         VSS           VSS    P_GPIO[3]     V BATT        V BUS
   F       VSS       S1_GPIO[46]    S1_GPIO[47]    FSLC[1]       TDI       VDD         VDD         VDD          VDD     P_GPIO[4]    P_GPIO[1]     P_GPIO[0]
   G    S0VDDQ       S0_GPIO[43]   S0_GPIO[44]  S0_GPIO[45]     VSS        VSS         VDD         VSS      P_GPIO[9]   P_GPIO[7]    P_GPIO[6]     P_GPIO[2]
           VSS       S0_GPIO[40]    S0_GPIO[41] S0_GPIO[42] S0_GPIO[39]    VSS      P_GPIO[20]  P_GPIO[18]  P_GPIO[14]  P_GPIO[12]   P_GPIO[8]      PVDDQ
   H
   J    S0VDDQ       S0_GPIO[38]   S0_GPIO[37]  S0_GPIO[36]  P_GPIO[31] P_GPIO[27]  P_GPIO[25]  P_GPIO[22]  P_GPIO[19]  P_GPIO[15]  P_GPIO[10]     P_GPIO[5]
   K  S0_GPIO[35]    S0_GPIO[34]   S0_GPIO[33]   P_GPIO[32] P_GPIO[28]  P_GPIO[26]  P_GPIO[16]  P_GPIO[21]      INT#   P_GPIO[24]    P_GPIO[11]       VSS
   L      VDD            VSS           VDD       P_GPIO[30] P_GPIO[29]    PVDDQ     P_GPIO[23]     VSS        PVDDQ     P_GPIO[17]  P_GPIO[13]       VSS
Note
 2. No ball is populated at location A9.
Document Number: 001-55190 Rev. *L                                                                                                              Page 11 of 34


                                                           CYUSB302x
Pin Description for WLCSP
Table 8. Pin List
  Pin     Power    I/O     Name                Description
          Domain
                                                  P-Port
                                                  GPIO
  F1       VI01    I/O    GPIO[0]                 GPIO
  F2       VI01    I/O    GPIO[1]                 GPIO
  G1       VI01    I/O    GPIO[2]                 GPIO
  E3       VI01    I/O    GPIO[3]                 GPIO
  F3       VI01    I/O    GPIO[4]                 GPIO
   J1      VI01    I/O    GPIO[5]                 GPIO
  G2       VI01    I/O    GPIO[6]                 GPIO
  G3       VI01    I/O    GPIO[7]                 GPIO
  H2       VI01    I/O    GPIO[8]                 GPIO
  G4       VI01    I/O    GPIO[9]                 GPIO
   J2      VI01    I/O   GPIO[10]                 GPIO
  K2       VI01    I/O   GPIO[11]                 GPIO
  H3       VI01    I/O   GPIO[12]                 GPIO
   L2      VI01    I/O   GPIO[13]                 GPIO
  H4       VI01    I/O   GPIO[14]                 GPIO
   J3      VI01    I/O   GPIO[15]                 GPIO
  K6       VI01    I/O   GPIO[16]                 GPIO
   L3      VI01    I/O   GPIO[17]                 GPIO
  H5       VI01    I/O   GPIO[18]                 GPIO
   J4      VI01    I/O   GPIO[19]                 GPIO
  H6       VI01    I/O   GPIO[20]                 GPIO
  K5       VI01    I/O   GPIO[21]                 GPIO
   J5      VI01    I/O   GPIO[22]                 GPIO
   L6      VI01    I/O   GPIO[23]                 GPIO
  K3       VI01    I/O   GPIO[24]                 GPIO
   J6      VI01    I/O   GPIO[25]                 GPIO
  K7       VI01    I/O   GPIO[26]                 GPIO
   J7      VI01    I/O   GPIO[27]                 GPIO
  K8       VI01    I/O   GPIO[28]                 GPIO
   L8      VI01    I/O   GPIO[29]                 GPIO
   L9      VI01    I/O   GPIO[30]              PMODE[0]
   J8      VI01    I/O   GPIO[31]              PMODE[1]
  K9       VI01    I/O   GPIO[32]              PMODE[2]
  K4       VI01     O      INT#                    INT#
  D8      CVDDQ      I    RESET#                 RESET#
                                                 S0-Port
                                   8b MMC SD+GPIO          GPIO
  K10      VI02    I/O   GPIO[33]  S0_SD0  S0_SD0          GPIO
  K11      VI02    I/O   GPIO[34]  S0_SD1  S0_SD1          GPIO
  K12      VI02    I/O   GPIO[35]  S0_SD2  S0_SD2          GPIO
   J9      VI02    I/O   GPIO[36]  S0_SD3  S0_SD3          GPIO
  J10      VI02    I/O   GPIO[37]  S0_SD4   GPIO           GPIO
  J11      VI02    I/O   GPIO[38]  S0_SD5   GPIO           GPIO
  H8       VI02    I/O   GPIO[39]  S0_SD6   GPIO           GPIO
  H11      VI02    I/O   GPIO[40]  S0_SD7   GPIO           GPIO
Document Number: 001-55190 Rev. *L                              Page 12 of 34


                                                                                                                    CYUSB302x
Table 8. Pin List (continued)
  Pin      Power      I/O       Name                                             Description
           Domain
  H10        VI02     I/O     GPIO[41]         S0_CMD                       S0_CMD                                    GPIO
  H9         VI02     I/O     GPIO[42]          S0_CLK                      S0_CLK                                    GPIO
  G11        VI02     I/O     GPIO[43]          S0_WP                        S0_WP                                    GPIO
  G10        VI02     I/O     GPIO[44]         S0S1_INS                    S0S1_INS                                   GPIO
  G9         VI02     I/O     GPIO[45]      MMC0_RST_OUT                      GPIO                                    GPIO
                                                                                    S1-Port
                                                                                                        GPIO+UART            UART+SPI+I
                                          8b MMC     SD+UART  SD+SPI       SD+GPIO           GPIO                   SD+I2S
                                                                                                             +I2S                  2S
  F11        VI03     I/O     GPIO[46]    S1_SD0      S1_SD0  S1_SD0        S1_SD0           GPIO            GPIO   S1_SD0   UART_RTS
  F10        VI03     I/O     GPIO[47]    S1_SD1      S1_SD1  S1_SD1        S1_SD1           GPIO            GPIO   S1_SD1   UART_CTS
  E11        VI03     I/O     GPIO[48]    S1_SD2      S1_SD2  S1_SD2        S1_SD2           GPIO            GPIO  S1_SD2      UART_TX
  D12        VI03     I/O     GPIO[49]    S1_SD3      S1_SD3  S1_SD3        S1_SD3           GPIO            GPIO   S1_SD3    UART_RX
  D11        VI03     I/O     GPIO[50]    S1_CMD      S1_CMD  S1_CMD        S1_CMD           GPIO         I2S_CLK  S1_CMD      I2S_CLK
  E10        VI03     I/O     GPIO[51]    S1_CLK      S1_CLK  S1_CLK        S1_CLK           GPIO          I2S_SD  S1_CLK       I2S_SD
  E9         VI03     I/O     GPIO[52]    S1_WP       S1_WP    S1_WP         S1_WP           GPIO          I2S_WS    S1_WP      I2S_WS
  D10        VI04     I/O     GPIO[53]    S1_SD4    UART_RTS SPI_SCK          GPIO           GPIO        UART_RTS     GPIO     SPI_SCK
  D9         VI04     I/O     GPIO[54]    S1_SD5    UART_CTS SPI_SSN          GPIO           GPIO       UART_CTS   I2S_CLK     SPI_SSN
  B12        VI04     I/O     GPIO[55]    S1_SD6     UART_TX SPI_MISO         GPIO           GPIO         UART_TX   I2S_SD    SPI_MISO
  C12        VI04     I/O     GPIO[56]    S1_SD7     UART_RX SPI_MOSI         GPIO           GPIO        UART_RX    I2S_WS    SPI_MOSI
  E12        VI04     I/O     GPIO[57]   MMC1_RST      GPIO     GPIO          GPIO           GPIO        I2S_MCLK I2S_MCLK    I2S_MCLK
                                           _OUT
                                                                                    U-Port
  C3    VBUS/VBATT      I      OTG_ID                                       USB OTG Identification
  A10    U3RXVDDQ       I      SSRXM                                 USB 3.0 SuperSpeed Receive Minus
  B10    U3RXVDDQ       I      SSRXP                                  USB 3.0 SuperSpeed Receive Plus
  A8     U3TXVDDQ      O       SSTXM                                 USB 3.0 SuperSpeed Transmit Minus
  B8     U3TXVDDQ      O       SSTXP                                  USB 3.0 SuperSpeed Transmit Plus
  A4    VBUS/VBATT    I/O         DP                                        USB (HS/FS) Data Plus
  A2    VBUS/VBATT    I/O        DM                                        USB (HS/FS) Data Minus
  B4    VBUS/VBATT    I/O       SWDP                               USB (HS/FS) Switch Interface Data Plus
  B2    VBUS/VBATT    I/O      SWDM                               USB (HS/FS) Switch Interface Data Minus
                                                                                Crystal/Clocks
  A7       CVDDQ        I      FSLC[0]                                        Frequency Select 0
  B6        AVDD      I/O      XTALIN                                       Crystal Oscillator Input
  B5        AVDD      I/O     XTALOUT                                      Crystal Oscillator Output
  F9       CVDDQ        I      FSLC[1]                                        Frequency Select 1
  B7       CVDDQ        I      FSLC[2]                                        Frequency Select 2
  C5       CVDDQ        I       CLKIN                                         External Clock Input
  C6       CVDDQ        I     CLKIN_32                            32.76-kHz Clock Input for Watchdog Timer
                                                                                     Other
  D6     I2C_VDDQ     I/O   I2C_GPIO[58]                            SCL (Serial Clock) for I2C Bus Interface
  D2     I2C_VDDQ     I/O   I2C_GPIO[59]                            SDA (Serial Data) for I2C Bus Interface
  F8     I2C_VDDQ       I        TDI                                 TDI (Test Data In) for JTAG Interface
  C2     I2C_VDDQ      O         TDO                                TDO (Test Data Out) for JTAG Interface
  C1     I2C_VDDQ      O       TRST#                                 TRST (Test Reset) for JTAG Interface
  D5     I2C_VDDQ      O         TMS                              TMS (Test Mode Select) for JTAG Interface
  D3     I2C_VDDQ      O         TCK                                  TCK (Test Clock) for JTAG Interface
  E8     I2C_VDDQ      O        O[60]                                       Charger Detect Output
                                                                                    Power
Document Number: 001-55190 Rev. *L                                                                                         Page 13 of 34


                                                                                                                   CYUSB302x
Table 8. Pin List (continued)
  Pin      Power      I/O       Name                                          Description
          Domain
  E2                 PWR        VBATT                                  USB Supply Voltage Input
  B1                 PWR         VDD
  A1                 PWR         VDD
  C9                 PWR      U3VSSQ                                             GND
  E1                 PWR        VBUS                                   USB Supply Voltage Input
  C4                 PWR    U2PLLVSSQ                                    USB2 Regulator GND
  H1                 PWR       PVDDQ                                  P-Port Supply Voltage Input
  K1                 PWR         VSS                                             GND
   L4                PWR       PVDDQ                                  P-Port Supply Voltage Input
   L5                PWR         VSS                                             GND
   L7                PWR       PVDDQ                                  P-Port Supply Voltage Input
   L1                PWR         VSS                                             GND
  J12                PWR      S0VDDQ                                  S0-Port Supply Voltage Input
  H12                PWR         VSS                                             GND
  G12                PWR      S0VDDQ                                 S0- Port Supply Voltage Input
  C11                PWR      S1VDDQ                                  S1-Port Supply Voltage Input
  F12                PWR         VSS                                             GND
  B11                PWR       LVDDQ                       Low Performance Peripherals Supply Voltage Input
  A11                PWR         VSS                                             GND
  A12                PWR         VSS                                             GND
  C7                 PWR       CVDDQ                                   Clock Supply Voltage Input
  C8                 PWR    U3TXVDDQ                                   USB3 1.2V Supply Voltage
  C10                PWR    U3RXVDDQ                                   USB3 1.2V Supply Voltage
  D4                 PWR     I2C_VDDQ                             I2C and JTAG Supply Voltage Input
  A3                 PWR    U2AFEVSSQ                                            GND
  A5                 PWR        AVDD                                  Analog Supply Voltage Input
  A6                 PWR        AVSS                                          Analog GND
  F4                 PWR         VDD                                   Core Supply Voltage Input
  D1                 PWR         VSS                                             GND
  F5                 PWR         VDD                                   Core Supply Voltage Input
  E4                 PWR         VSS                                             GND
  F6                 PWR         VDD                                   Core Supply Voltage Input
  E5                 PWR         VSS                                             GND
  F7                 PWR         VDD                                   Core Supply Voltage Input
  E6                 PWR         VSS                                             GND
  D7                 PWR         VDD                                   Core Supply Voltage Input
  E7                 PWR         VSS                                             GND
  G6                 PWR         VDD                                   Core Supply Voltage Input
  L10                PWR         VDD                                   Core Supply Voltage Input
  L12                PWR         VDD                                   Core Supply Voltage Input
  H7                 PWR         VSS                                             GND
  G7                 PWR         VSS                                             GND
  L11                PWR         VSS                                             GND
  G8                 PWR         VSS                                             GND
  G5                 PWR         VSS                                             GND
  B3    VBUS/VBATT    I/O      R_USB2 Precision Resistor for USB 2.0 (Connect a 6.04 k ± 1% resistor between this pin and GND)
  B9     U3TXVDDQ     I/O      R_USB3  Precision Resistor for USB 3.0 (Connect a 200 ± 1% resistor between this pin and GND)
Document Number: 001-55190 Rev. *L                                                                                         Page 14 of 34


                                                                                                        CYUSB302x
AC Timing Parameters
Storage Port Timing
The S0-Port and S1-Port support the MMC Specification Version 4.4 and SD Specification Version 3.0.
Table 9 lists the timing parameters for S0-Port and S1-Port of SD3.
Table 9. S-Port Timing Parameters[3]
       Parameter                                 Description                        Min             Max      Units
                                                              MMC-20
tSDIS CMD                   Host input setup time for CMD                            4.8             –        ns
tSDIS DAT                   Host input setup time for DAT                            4.8             –        ns
tSDIH CMD                   Host input hold time for CMD                             4.4             –        ns
tSDIH DAT                   Host input hold time for DAT                             4.4             –        ns
tSDOS CMD                   Host output setup time for CMD                            5              –        ns
tSDOS DAT                   Host output setup time for DAT                            5              –        ns
tSDOH CMD                   Host output hold time for CMD                             5              –        ns
tSDOH DAT                   Host output hold time for DAT                             5              –        ns
tSCLKR                      Clock rise time                                           –              2        ns
tSCLKF                      Clock fall time                                           –              2        ns
tSDCK                       Clock cycle time                                         50              –        ns
SDFREQ                      Clock frequency                                                          20      MHz
tSDCLKOD                    Clock duty cycle                                         40              60        %
                                                              MMC-26
tSDIS CMD                   Host input setup time for CMD                            10              –        ns
tSDIS DAT                   Host input setup time for DAT                            10              –        ns
tSDIH CMD                   Host input hold time for CMD                              9              –        ns
tSDIH DAT                   Host input hold time for DAT                              9              –        ns
tSDOS CMD                   Host output setup time for CMD                            3              –        ns
tSDOS DAT                   Host output setup time for DAT                            3              –        ns
tSDOH CMD                   Host output hold time for CMD                             3              –        ns
tSDOH DAT                   Host output hold time for DAT                             3              –        ns
tSCLKR                      Clock rise time                                           –              2        ns
tSCLKF                      Clock fall time                                           –              2        ns
tSDCK                       Clock cycle time                                        38.5             –        ns
SDFREQ                      Clock frequency                                                          26      MHz
tSDCLKOD                    Clock duty cycle                                         40              60        %
                                                               MC-HS
tSDIS CMD                   Host input setup time for CMD                             4              –        ns
tSDIS DAT                   Host input setup time for DAT                             4              –        ns
tSDIH CMD                   Host input hold time for CMD                              3              –        ns
tSDIH DAT                   Host input hold time for DAT                              3              –        ns
tSDOS CMD                   Host output setup time for CMD                            3              –        ns
tSDOS DAT                   Host output setup time for DAT                            3              –        ns
Document Number: 001-55190 Rev. *L                                                                         Page 15 of 34


                                                                                    CYUSB302x
Table 9. S-Port Timing Parameters[3] (continued)
       Parameter                             Description                   Min  Max      Units
tSDOH CMD               Host output hold time for CMD                        3   –        ns
tSDOH DAT               Host output hold time for DAT                        3   –        ns
tSCLKR                  Clock rise time                                      –   2        ns
tSCLKF                  Clock fall time                                      –   2        ns
tSDCK                   Clock cycle time                                   19.2  –        ns
SDFREQ                  Clock frequency                                      –   52      MHz
tSDCLKOD                Clock duty cycle                                    40   60        %
                                                        MMC-DDR52
tSDIS CMD               Host input setup time for CMD                        4   –        ns
tSDIS DAT               Host input setup time for DAT                      0.56  –        ns
tSDIH CMD               Host input hold time for CMD                         3   –        ns
tSDIH DAT               Host input hold time for DAT                       2.58  –        ns
tSDOS CMD               Host output setup time for CMD                       3   –        ns
tSDOS DAT               Host output setup time for DAT                     2.5   –        ns
tSDOH CMD               Host output hold time for CMD                        3   –        ns
tSDOH DAT               Host output hold time for DAT                      2.5   –        ns
tSCLKR                  Clock rise time                                      –   2        ns
tSCLKF                  Clock fall time                                      –   2        ns
tSDCK                   Clock cycle time                                   19.2  –        ns
SDFREQ                  Clock frequency                                          52      MHz
tSDCLKOD                Clock duty cycle                                    45   55        %
                                                  SD-Default Speed (SDR12)
tSDIS CMD               Host input setup time for CMD                       24   –        ns
tSDIS DAT               Host input setup time for DAT                       24   –        ns
tSDIH CMD               Host input hold time for CMD                       2.5   –        ns
tSDIH DAT               Host input hold time for DAT                       2.5   –        ns
tSDOS CMD               Host output setup time for CMD                       5   –        ns
tSDOS DAT               Host output setup time for DAT                       5   –        ns
tSDOH CMD               Host output hold time for CMD                        5   –        ns
tSDOH DAT               Host output hold time for DAT                        5   –        ns
tSCLKR                  Clock rise time                                      –   2        ns
tSCLKF                  Clock fall time                                      –   2        ns
tSDCK                   Clock cycle time                                    40   –        ns
SDFREQ                  Clock frequency                                          25      MHz
tSDCLKOD                Clock duty cycle                                    40   60        %
                                                   SD-High-Speed(SDR25)
tSDIS CMD               Host input setup time for CMD                        4   –        ns
tSDIS DAT               Host input setup time for DAT                        4   –        ns
tSDIH CMD               Host input hold time for CMD                       2.5   –        ns
tSDIH DAT               Host input hold time for DAT                       2.5   –        ns
Document Number: 001-55190 Rev. *L                                                     Page 16 of 34


                                                                                             CYUSB302x
Table 9. S-Port Timing Parameters[3] (continued)
          Parameter                                        Description              Min  Max      Units
tSDOS CMD                       Host output setup time for CMD                        6   –        ns
tSDOS DAT                       Host output setup time for DAT                        6   –        ns
tSDOH CMD                       Host output hold time for CMD                         2   –        ns
tSDOH DAT                       Host output hold time for DAT                         2   –        ns
tSCLKR                          Clock rise time                                       –   2        ns
tSCLKF                          Clock fall time                                       –   2        ns
tSDCK                           Clock cycle time                                     20   –        ns
SDFREQ                          Clock frequency                                       –   50      MHz
tSDCLKOD                        Clock duty cycle                                     40   60        %
                                                                           SD-SDR50
tSDIS CMD                       Host input setup time for CMD                       1.5   –        ns
tSDIS DAT                       Host input setup time for DAT                       1.5   –        ns
tSDIH CMD                       Host input hold time for CMD                        2.5   –        ns
tSDIH DAT                       Host input hold time for DAT                        2.5   –        ns
tSDOS CMD                       Host output setup time for CMD                        3   –        ns
tSDOS DAT                       Host output setup time for DAT                        3   –        ns
tSDOH CMD                       Host output hold time for CMD                       0.8   –        ns
tSDOH DAT                       Host output hold time for DAT                       0.8   –        ns
tSCLKR                          Clock rise time                                       –   2        ns
tSCLKF                          Clock fall time                                       –   2        ns
tSDCK                           Clock cycle time                                     10   –        ns
SDFREQ                          Clock frequency                                          100      MHz
tSDCLKOD                        Clock duty cycle                                     40   60        %
                                                                          SD-DDR50
tSDIS CMD                       Host input setup time for CMD                         4   –        ns
tSDIS DAT                       Host input setup time for DAT                       0.92  –        ns
tSDIH CMD                       Host input hold time for CMD                        2.5   –        ns
tSDIH DAT                       Host input hold time for DAT                        2.5   –        ns
tSDOS CMD                       Host output setup time for CMD                        6   –        ns
tSDOS DAT                       Host output setup time for DAT                        3   –        ns
tSDOH CMD                       Host output hold time for CMD                       0.8   –        ns
tSDOH DAT                       Host output hold time for DAT                       0.8   –        ns
tSCLKR                          Clock rise time                                       –   2        ns
tSCLKF                          Clock fall time                                       –   2        ns
tSDCK                           Clock cycle time                                     20   –        ns
SDFREQ                          Clock frequency                                           50      MHz
tSDCLKOD                        Clock duty cycle                                     45   55        %
 Note
  3. All parameters guaranteed by design and validated through characterization.
Document Number: 001-55190 Rev. *L                                                              Page 17 of 34


                                                                                                  CYUSB302x
I2C Interface Timing
I2C Timing
                                                              Figure 4. I2C Timing Definition
Table 10. I2C Timing Parameters[4]
      Parameter                                                  Description                  Min Max      Units
                                                              I2C Standard Mode Parameters
 fSCL                     SCL clock frequency                                                  0   100      kHz
 tHD:STA                  Hold time START condition                                            4    –        µs
 tLOW                     LOW period of the SCL                                               4.7   –        µs
 tHIGH                    HIGH period of the SCL                                               4    –        µs
 tSU:STA                  Setup time for a repeated START condition                           4.7   –        µs
 tHD:DAT                  Data hold time                                                       0    –        µs
 tSU:DAT                  Data setup time                                                     250   –        ns
 tr                       Rise time of both SDA and SCL signals                                –  1000       ns
 tf                       Fall time of both SDA and SCL signals                                –   300       ns
 tSU:STO                  Setup time for STOP condition                                        4    –        µs
 tBUF                     Bus free time between a STOP and START condition                    4.7   –        µs
 tVD:DAT                  Data valid time                                                      –  3.45       µs
 tVD:ACK                  Data valid ACK                                                       –  3.45       µs
 tSP                      Pulse width of spikes that must be suppressed by input filter       n/a  n/a
  Note
   4. All parameters guaranteed by design and validated through characterization.
Document Number: 001-55190 Rev. *L                                                                     Page 18 of 34


                                                                                                CYUSB302x
Table 10. I2C Timing Parameters[4] (continued)
    Parameter                                     Description                              Min  Max      Units
                                                  I2C Fast Mode Parameters
fSCL               SCL clock frequency                                                       0   400      kHz
tHD:STA            Hold time START condition                                                0.6   –        µs
tLOW               LOW period of the SCL                                                    1.3   –        µs
tHIGH              HIGH period of the SCL                                                   0.6   –        µs
tSU:STA            Setup time for a repeated START condition                                0.6   –        µs
tHD:DAT            Data hold time                                                            0    –        µs
tSU:DAT            Data setup time                                                         100    –        ns
tr                 Rise time of both SDA and SCL signals                                     –   300       ns
tf                 Fall time of both SDA and SCL signals                                     –   300       ns
tSU:STO            Setup time for STOP condition                                            0.6   –        µs
tBUF               Bus-free time between a STOP and START condition                         1.3   –        µs
tVD:DAT            Data valid time                                                           –   0.9       µs
tVD:ACK            Data valid ACK                                                            –   0.9       µs
tSP                Pulse width of spikes that must be suppressed by input filter             0   50        ns
                             I2C Fast Mode Plus Parameters (Not supported at I2C_VDDQ = 1.2V)
fSCL               SCL clock frequency                                                       0  1000      kHz
tHD:STA            Hold time START condition                                               0.26   –        µs
tLOW               LOW period of the SCL                                                    0.5   –        µs
tHIGH              HIGH period of the SCL                                                  0.26   –        µs
tSU:STA            Setup time for a repeated START condition                               0.26   –        µs
tHD:DAT            Data hold time                                                            0    –        µs
tSU:DAT            Data setup time                                                          50    –        µs
tr                 Rise time of both SDA and SCL signals                                     –   120       ns
tf                 Fall time of both SDA and SCL signals                                     –   120       ns
tSU:STO            Setup time for STOP condition                                           0.26   –        µs
tBUF               Bus free time between a STOP and START condition                         0.5   –        µs
tVD:DAT            Data valid time                                                           –  0.45       µs
tVD:ACK            Data valid ACK                                                            –  0.55       µs
tSP                Pulse width of spikes that must be suppressed by input filter             0   50        ns
Document Number: 001-55190 Rev. *L                                                                   Page 19 of 34


                                                                                                                CYUSB302x
I2S Timing Diagram
                                                              Figure 5. I2S Transmit Cycle
                                                                         tT
                                                                      tTR     tTF
                                                                                    tTL        tTH
                                     SCK
                                                                        tThd
                                      SA,
                                 WS (output)
                                                                         tTd
Table 11. I2S Timing Parameters[5]
    Parameter                                              Description                            Min           Max         Units
 tT                   I2S transmitter clock cycle                                                  Ttr           –           ns
 tTL                  I2S transmitter cycle LOW period                                         0.35 Ttr          –           ns
 tTH                  I2S transmitter cycle HIGH period                                        0.35 Ttr          –           ns
 tTR                  I2S transmitter rise time                                                     –         0.15 Ttr       ns
 tTF                  I2S transmitter fall time                                                     –         0.15 Ttr       ns
 tThd                 I2S transmitter data hold time                                                0            –           ns
 tTd                  I2S transmitter delay time                                                    –          0.8tT         ns
 Note tT is selectable through clock gears. Max Ttr is designed for 96-kHz codec at 32 bits to be 326 ns (3.072 MHz).
 Note
  5. All parameters guaranteed by design and validated through characterization.
Document Number: 001-55190 Rev. *L                                                                                     Page 20 of 34


                                                                                                        CYUSB302x
SPI Timing Specification
                                                     Figure 6. SPI Timing
                             SSN
                          (output)
                                                                                                  tssnh
                                                               tsck                        tlag
                              SCK        tlead
                                                                                 trf
                          (CPOL=0,
                           Output)                   twsck         twsck
                              SCK
                          (CPOL=1,
                           Output)
                                              tsdi
                                                       thoi
                             MISO
                            (input)                LSB                                 MSB
                                                            td                                  tdis
                                    tsdd                     v
                                                                             tdi
                             MOSI                  LSB                                 MSB
                           (output)
                                                       SPI Master Timing for CPHA = 0
                            SSN
                         (output)
                                                                                                  tssnh
                                                               tsck                        tlag
                                         tlead                                     trf
                             SCK
                         (CPOL=0,
                           Output)                   twsck         twsck
                             SCK
                         (CPOL=1,
                           Output)
                                                        tsdi         thoi
                           MISO
                                                                LSB                        MSB
                          (input)
                                             tdv                         tdi                       tdis
                           MOSI                                 LSB                        MSB
                         (output)
                                                      SPI Master Timing for CPHA = 1
Document Number: 001-55190 Rev. *L                                                                         Page 21 of 34


                                                                                                              CYUSB302x
Table 12. SPI Timing Parameters[6]
   Parameter                                 Description                             Min             Max           Units
fop                Operating frequency                                                0               33            MHz
tsck               Cycle time                                                        30                –             ns
twsck              Clock high/low time                                              13.5               –             ns
                                                                                         [7 ]            [7]
tlead              SSN-SCK lead time                                            1/2 tsck     -5 1.5 tsck + 5         ns
                                                                                                          [7]
tlag               Enable lag time                                                   0.5        1.5 tsck +5          ns
trf                Rise/fall time                                                     –                8             ns
tsdd               Output SSN to valid data delay time                                –                5             ns
tdv                Output data valid time                                             –                5             ns
tdi                Output data invalid                                                0                –             ns
tssnh              Minimum SSN high time                                             10                –             ns
tsdi               Data setup time input                                              8                –             ns
thoi               Data hold time input                                               0                –             ns
tdis               Disable data output on SSN high                                    0                –             ns
Notes
 6. All parameters guaranteed by design and validated through characterization.
 7. Depends on LAG and LEAD setting in the SPI_CONFIG register.
Document Number: 001-55190 Rev. *L                                                                               Page 22 of 34


                                                                                                                                                   CYUSB302x
Absolute Maximum Ratings                                                            Operating Conditions
Exceeding maximum ratings may shorten the useful life of the                        TA (ambient temperature under bias)
device.                                                                             Industrial ................................................... –40 °C to +85 °C
Storage temperature ............................... –65 °C to +150 °C               VDD, AVDDQ, U3TXVDDQ, U3RXVDDQ
Ambient temperature with                                                            supply voltage ............................................. 1.15 V to 1.25 V
power supplied (Industrial) ....................... –40 °C to +85 °C                VBATT supply voltage ......................................... 3.2 V to 6 V
Supply voltage to ground potential                                                  S2VDDQ, S1VDDQ, S0VDDQ, VIO4, CVDDQ
VDD, AVDDQ ................................................................. 1.25 V supply voltage ................................................. 1.7 V to 3.6 V
S2VDDQ,S1VDDQ, S0VDDQ, VIO4, VIO5 ......................... 3.6 V                   VIO5 supply voltage ....................................... 1.15 V to 3.6 V
U3TXVDDQ, U3RXVDDQ ............................................. 1.25 V
DC input voltage to any input pin ......................... VCC + 0.3
DC voltage applied to
outputs in High Z State ........................................ VCC + 0.3
(VCC is the corresponding I/O voltage)
Static discharge voltage ESD protection levels:
■ ±2.2-KV human body model (HBM) based on JESD22-A114
■ Additional ESD Protection levels on D+, D–, VBUS, GND pins
  U-port and GPIO pins LPP-Port
■ ±6-KV contact discharge, ±8-KV air gap discharge based on
  IEC61000-4-2 level 3A, ±8-KV contact discharge, and ±15-KV
  air gap discharge based on IEC61000-4-2 level 4C
Latch-up current ................................................... > 200 mA
Maximum output short circuit current
for all I/O configurations. (Vout = 0 V) .................... –100 mA
Document Number: 001-55190 Rev. *L                                                                                                                      Page 23 of 34


                                                                                                    CYUSB302x
DC Specifications
Table 13. DC Specifications
  Parameter                  Description                     Min         Max    Units               Notes
VDD           Core voltage supply                            1.15        1.25    V    1.2-V typical
AVDD          Analog voltage supply                          1.15        1.25    V    1.2-V typical
S0VDDQ         SD/ MMC/ CF I/O power supply domain            1.7         3.6    V    1.8-, 2.5-, and 3.3-V typical
S1VDDQ        SD/MMC I/O power supply domain                  1.7         3.6    V    1.8-, 2.5-, and 3.3-V typical
S2VDDQ        GPIO/ CF I/O power supply domain                1.7         3.6    V    1.8-, 2.5-, and 3.3-V typical
VIO4          GPIO/ I/O power supply domain                   1.7         3.6     V   1.8-, 2.5-, and 3.3-V typical
VBATT         USB voltage supply                              3.2          6      V   3.7-V typical
VBUS          USB voltage supply                              4.0          6     V    5-V typical
U3TXVDDQ      USB 3.0 1.2-V supply                           1.15        1.25     V   1.2-V typical. A 22-µF bypass
                                                                                      capacitor is required on this
                                                                                      power supply.
U3RXVDDQ      USB 3.0 1.2-V supply                           1.15        1.25     V   1.2-V typical. A 22-µF bypass
                                                                                      capacitor is required on this
                                                                                      power supply.
CVDDQ         Clock voltage supply                            1.7         3.6     V   1.8-, 3.3-V typical
VIO5          I2C voltage supply                              1.2         3.3     V   1.2-,1.8-, 2.5-, and 3.3-V typical
VIH1          Input HIGH voltage 1                       0.625 × VCC  VCC + 0.3  V    For 2.0 V  VCC  3.6 V (except
                                                                                      USB port).VCC is the corre-
                                                                                      sponding I/O voltage supply.
VIH2          Input HIGH voltage 2                        VCC - 0.4  VCC + 0.3   V    For 1.7 V  VCC 2.0 V
                                                                                      (except USB port). VCC is the
                                                                                      corresponding I/O voltage
                                                                                      supply.
VIL           Input LOW voltage                              –0.3    0.25 × VCC  V    VCC is the corresponding I/O
                                                                                      voltage supply.
VOH           Output HIGH voltage                         0.9 × VCC        –      V   IOH (max) = –100 µA tested at
                                                                                      quarter drive strength. VCC is the
                                                                                      corresponding I/O voltage
                                                                                      supply.
VOL           Output LOW voltage                               –      0.1 × VCC   V   IOL (min) = +100 µA tested at
                                                                                      quarter drive strength. VCC is the
                                                                                      corresponding I/O voltage
                                                                                      supply.
IIX           Input leakage current for all pins except       –1           1     µA   All I/O signals held at VDDQ
              SSTXP/SSXM/SSRXP/SSRXM                                                  (For I/Os that have a
                                                                                      pull-up/down resistor connected,
                                                                                      the leakage current increases by
                                                                                      VDDQ/Rpu or VDDQ/RPD
IOZ           Output High-Z leakage current for all pins      –1           1     µA   All I/O signals held at VDDQ
              except SSTXP/SSXM/SSRXP/SSRXM
ICC Core      Core and Analog Voltage Operating                –         200     mA   Total current through AVDD,
              Current                                                                 VDD
ICC USB       USB voltage supply operating current             –          60     mA
Document Number: 001-55190 Rev. *L                                                                        Page 24 of 34


                                                                                 CYUSB302x
Table 13. DC Specifications(continued)
  Parameter                 Description               Min Max Units               Notes
 ISB1         Total suspend current during Suspend     –   –   mA   Core current: 1.5 mA
              Mode with USB 3.0 PHY enabled (L1                     I/O current: 20 µA
              mode)                                                 USB current: 2 mA
                                                                    For typical PVT (Typical silicon,
                                                                    all power supplies at their
                                                                    respective nominal levels at
                                                                    25 C.)
 ISB2         Total suspend current during Suspend     –   –   mA   Core current: 250 µA
              Mode with USB 3.0 PHYdisabled (L2                     I/O current: 20 µA
              mode)                                                 USB current: 1.2 mA
                                                                    For typical PVT (Typical silicon,
                                                                    all power supplies at their
                                                                    respective nominal levels at
                                                                    25 C.)
 ISB3         Total Standby Current during Standby     –   –   µA   Core current: 60 µA
              Mode (L3 mode)                                        I/O current: 20 µA
                                                                    USB current: 40 µA
                                                                    For typical PVT (Typical silicon,
                                                                    all power supplies at their
                                                                    respective nominal levels at
                                                                    25 C.)
ISB4          Total Standby Current during Core Power  –   –   µA   Core current: 0 µA
              Down Mode (L4 mode)                                   I/O current: 20 µA
                                                                    USB current: 40 µA
                                                                    For typical PVT (Typical silicon,
                                                                    all power supplies at their
                                                                    respective nominal levels at
                                                                    25 C.)
VRAMP         Voltage Ramp Rate on Core and I/O       0.2  50 V/ms  Voltage ramp must be monotonic
              Supplies
VN            Noise Level Permitted on VDD and I/O     –  100  mV   Max p-p noise level permitted on
              Supplies                                              all supplies except AVDD
VN_AVDD       Noise Level Permitted on AVDD Supply     –  20   mV   Max p-p noise level permitted on
                                                                    AVDD
Document Number: 001-55190 Rev. *L                                                      Page 25 of 34


                                                                                                                                         CYUSB302x
Reset Sequence
Table 14 provides the hard reset sequence requirements for SD3.
Table 14. Reset and Standby Timing Parameters
  Parameter                            Definition                                 Conditions                         Min (ms)                Max (ms)
tRPW            Minimum RESET# pulse width                                        Clock Input                                1                   –
                                                                                  Crystal Input                              1                   –
tRH             Minimum high on RESET#                                                   –                                   5                   –
tRR             Reset Recovery Time (after which Boot loader begins               Clock Input                                1                   –
                firmware download)
                                                                                  Crystal Input                              5
tSBY            Time to enter Standby/Suspend (from the time                             –                                   –                   1
                MAIN_CLOCK_EN/ MAIN_POWER_EN bit is set)
tWU             Time to wakeup from standby                                       Clock Input                                1                   –
                                                                                  Crystal Input                              5                   –
tWH             Minimum time before Standby/Suspend source may be                        –                                   5                   –
                reasserted
                                                  Figure 7. Reset Sequence
                VDD
              ( core )
                xVDDQ
               XTALIN/
                CLKIN
                                                                                                            XTALIN/ CLKIN must be stable
                                                                                                            before exiting Standby/Suspend
                                   Mandatory  tRR                             tRh
                                  Reset Pulse                 Hard Reset
             RESET #
                                      tRPW                                                                                           tWH
              Standby/                                                                        tSBY                                 tWU
              Suspend
               Source
                                                                         Standby/Suspend source Is asserted             Standby/Suspend
                                                                          (MAIN_POWER_EN/ MAIN_CLK_EN bit               source Is deasserted
                                                                         is set)
Document Number: 001-55190 Rev. *L                                                                                                           Page 26 of 34


                                                                                                                       CYUSB302x
Package Diagrams
                       Figure 8. 121-ball FBGA (10 × 10 × 1.20 mm) Package Outline, 001-54471
         2X   0.10 C
                                                                                             E1
                                    E                          B  A                                 (datum B)           A1 CORNER
                                                                              11 10 9 8   7   6  5  4 3 2     1
       7
      A1 CORNER                                                                                                      A
                                                                                                                     B
                                                                                                                     C
                                                                           6                                         D
                                                                         SD                                          E
                                                                                                                         D1
                                                                  D                                                  F
                                                                                                                     G        (datum A)
                                                                                                                     H
                                                                                                                     J
                                                                                                                     K
                                                                          eD
                                                                                                                     L
                                                                    0.10 C 2X
                                                                                       6
                                                                                         SE                       eE
                                TOP VIEW
                                                                                        BOTTOM VIEW
                                                           0.20 C
                                                                                                                       DETAIL A
                            A1
                          0.08 C   C           121XØb    5
                                                                     A
                                                Ø0.15 M C A B
                                                Ø0.08 M C
                                        DETAIL A                                            SIDE VIEW
                                                                                                                 001-54471 *E
                         Figure 9. 131-ball WLCSP FB131/FN131 Package Outline, 001-62221
                                                                                                    001-62221 *C
Document Number: 001-55190 Rev. *L                                                                                            Page 27 of 34


                                                                                        CYUSB302x
Ordering Information
Table 15. Ordering Information
           Ordering Code           SD/eMMC SDIO Ports              SRAM (KB)        Package Type
CYUSB3023-FBXCT                            1                            512   131-ball WLCSP
CYUSB3025-BZXI                             2                            512   121-ball BGA
Ordering Code Definitions
 CY USB     3 XXX     - XX X X X
                                         X = blank or T
                                         blank = Tube; T = Tape and Reel
                                         Temperature Range: X = C or I
                                         C = Commercial; I = Industrial
                                         Pb-free
                                         Package Type: XX = BZ or FB
                                         BZ = 121-ball BGA
                                         FB = 131-ball WLCSP
                                         Marketing Part Number
                                         Base Part Number for USB 3.0
                                         Marketing Code: USB = USB Controller
                                         Company ID: CY = Cypress
Document Number: 001-55190 Rev. *L                                                         Page 28 of 34


                                                                                  CYUSB302x
Acronyms                                   Document Conventions
Table 16. Acronyms Used in this Document   Units of Measure
 Acronym                       Description Table 17. Units of Measure
ACA         accessory charger adaptor        Symbol                   Unit of Measure
BGA         ball grid array                °C         degree Celsius
MMC         multimedia card                Mbps       Megabytes per second
PLL         phase locked loop              MHz        mega hertz
SD          secure digital                 µA         microamperes
SDIO        secure digital input / output  µs         microseconds
                                           mA         milliamperes
SLC         single-level cell
                                           ms         milliseconds
USB         universal serial bus
                                           ns         nanoseconds
                                                     ohms
                                           pF         pico Farad
                                           V          volts
Document Number: 001-55190 Rev. *L                                                    Page 29 of 34


                                                                                                               CYUSB302x
Errata
This document describes the errata for the SD3, CYUSB3023-FBXCT, CYUSB3025-BZXI. Details include errata trigger conditions,
scope of impact, available workarounds, and silicon revision applicability. Compare this document to the device’s datasheet for a
complete functional description. Contact your local Cypress Sales Representative if you have questions.
Part Numbers Affected
           Part Number                      Device Characteristics
 CYUSB3023-FBXCT
 CYUSB3025-BZXI
SD3 USB and Mass Storage Peripheral Controller Qualification Status
Product Status: Sampling
SD3 USB and Mass Storage Peripheral Controller Errata Summary
The following table defines the errata applicability to available SD3 USB and Mass Storage Peripheral Controller family devices.
                           Items                                 Part Number      Silicon Revision            Fix Status
[1]. Turning off VIO1 during Normal, Suspend, and            CYUSB3023-FBXCT,            ES         Workaround provided
Standby modes causes the FX3 to stop working.                 CYUSB3025-BZXI
[2]. USB enumeration failure in USB boot mode when           CYUSB3023-FBXCT,            ES         Workaround provided
FX3 is self-powered.                                          CYUSB3025-BZXI
[3]. Bus collision is seen when the I2C block is used as     CYUSB3023-FBXCT,            ES         Use FX3 in single-master
a master in the I2C Multi-master configuration.               CYUSB3025-BZXI                        configuration
1. Turning off VIO1 during Normal, Suspend, and Standby modes causes the FX3 to stop working.
  ❐ Problem Definition
      Turning off the VIO1 during Normal, Suspend, and Standby modes will cause the FX3 to stop working.
  ❐ Parameters Affected
      N/A
  ❐ Trigger Conditions
      This condition is triggered when the VIO1 is turned off during Normal, Suspend, and Standby modes.
  ❐ Scope Of Impact
      FX3 stops working.
  ❐ Workaround
      VIO1 must stay on during Normal, Suspend, and Standby modes.
  ❐ Fix Status
      No fix. Workaround is required.
Document Number: 001-55190 Rev. *L                                                                                    Page 30 of 34


                                                                                                                   CYUSB302x
2. USB enumeration failure in USB boot mode when FX3 is self-powered.
 ❐ Problem Definition
     FX3 device may not enumerate in USB boot mode when it is self-powered. The bootloader is designed for bus power mode. It
     does not make use of the VBUS pin on the USB connector to detect the USB connection and expect that USB bus is connected
     to host if it is powered. If FX3 is not already connected to the USB host when it is powered, then it enters into low-power mode
     and does not wake up when connected to USB host.
 ❐ Parameters Affected
     N/A
 ❐ Trigger Conditions
     This condition is triggered when FX3 is self-powered in USB boot mode.
 ❐ Scope Of Impact
     Device does not enumerate
 ❐ Workaround
     Reset the device after connecting to USB host.
 ❐ Fix Status
     No fix. Workaround is required.
3. Bus collision is seen when the I2C block is used as a master in the I2C Multi-master configuration.
 ❐ Problem definition
     When FX3 is used as a master in the I2C multi-master configuration, there can be occasional bus collisions.
 ❐ Parameters affected
     NA
 ❐ Trigger Conditions
     This condition is triggered only when the FX3 I2C block operates in Multi-master configuration.
 ❐ Scope Of Impact
     The FX3 I2C block can transmit data when the I2C bus is not idle leading to bus collision.
 ❐ Workaround
     Use FX3 as a single master.
 ❐ Fix Status
     No fix.
Document Number: 001-55190 Rev. *L                                                                                       Page 31 of 34


                                                                                                         CYUSB302x
Document History Page
 Document Title: CYUSB302x, SD3™ USB and Mass Storage Peripheral Controller
 Document Number: 001-55190
                       Orig. of    Submission
 Revision     ECN                                                          Description of Change
                       Change          Date
     **    2761891       VSO       09/10/2009  New data sheet.
    *A     2823531       OSG        12/08/2009 Added data sheet to the USB 3.0 EROS spec 001-51884.
                                               No technical updates.
    *B     3080927       OSG        11/08/2010 Changed status from Advance to Preliminary
                                               Added the following sections: Power, Configuration Fuse, Digital I/Os, EMI,
                                               System Level ESD, Absolute Maximum Ratings, AC Timing Parameters, Reset
                                               Sequence. Added DC Specifications table
                                               Updated Pin List
                                               Updated block diagram
                                               Updated part number
                                               Updated package diagram
    *C     3204393       OSG        03/23/2011 Added a reference to footnote 1 in Table 1.
    *D     3217917       OSG        04/06/2011 Changed values of R_USB2 and R_USB3
    *E     3369042       OSG        12/06/2011 Updated tRR and tRPW for crystal input
                                               Added clarification regarding IOZ and IIX
                                               Updated 121-ball FBGA package diagram
                                               Added clarification regarding VCC in DC Specifications table
                                               In Power Modes description, stated that S2VDDQ cannot be turned off at any
                                               time if the S2-port is used in the application
                                               Updated Absolute Maximum Ratings
                                               Added requirement for by-pass capacitor on U3RXVDDQ and U3TXVDDQ
                                               Updated I2C interface tVD:ACK parameter for 1 MHz operation.
                                               Changed datasheet status from Preliminary to Final.
    *F     3649782       OSG        08/16/2012 Added note about the I2C controller support for clock stretching.
                                               Updated Clocking and Hard Reset sections.
                                               Modified VBUS min value.
                                               Updated Rise/fall time max value.
    *G     3848148       OSG       12/20/2012  Updated Package Diagrams:
                                               spec 001-54471 – Changed revision from *C to *D.
    *H     4016006       GSZ       06/04/2013  Updated Features.
                                               Updated Applications.
                                               Updated Logic Block Diagram.
                                               Updated Functional Overview.
                                               Updated Pin Description for BGA.
                                               Added Pinout for WLCSP.
                                               Added Pin Description for WLCSP.
                                               Updated AC Timing Parameters
                                               Updated Package Diagrams (Added Figure 9).
                                               Updated Ordering Information (Updated part numbers).
     *I    4131901       GSZ        09/23/2013 Changed status from Preliminary to Final.
                                               Updated Package Diagrams:
                                               spec 001-62221 – Changed revision from *B to *C.
                                               Updated Ordering Information (Updated part numbers).
                                               Updated to new template.
                                               Completing Sunset Review.
    *J     5460202      RAJV       10/14/2016  Updated Package Diagrams:
                                               spec 001-54471 – Changed revision from *D to *E.
                                               Added Errata.
                                               Updated to new template.
    *K     5765169    AESATMP9     06/06/2017  Updated logo and copyright.
Document Number: 001-55190 Rev. *L                                                                             Page 32 of 34


                                                                                             CYUSB302x
Document History Page(continued)
 Document Title: CYUSB302x, SD3™ USB and Mass Storage Peripheral Controller
 Document Number: 001-55190
                       Orig. of    Submission
 Revision     ECN                                                      Description of Change
                       Change         Date
    *L     5774759      GAYA       06/15/2017 Updated Errata.
                                              Updated to new template.
Document Number: 001-55190 Rev. *L                                                              Page 33 of 34


                                                                                                                                                                            CYUSB302x
Sales, Solutions, and Legal Information
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office
closest to you, visit us at Cypress Locations.
Products                                                                                                   PSoC® Solutions
ARM® Cortex® Microcontrollers                                          cypress.com/arm                     PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP
Automotive                                                 cypress.com/automotive
                                                                                                           Cypress Developer Community
Clocks & Buffers                                                   cypress.com/clocks
                                                                                                           Forums | WICED IOT Forums | Projects | Video | Blogs |
Interface                                                      cypress.com/interface                       Training | Components
Internet of Things                                                       cypress.com/iot
                                                                                                           Technical Support
Memory                                                          cypress.com/memory
                                                                                                           cypress.com/support
Microcontrollers                                                       cypress.com/mcu
PSoC                                                                  cypress.com/psoc
Power Management ICs                                                  cypress.com/pmic
Touch Sensing                                                        cypress.com/touch
USB Controllers                                                         cypress.com/usb
Wireless Connectivity                                           cypress.com/wireless
© Cypress Semiconductor Corporation, 2009–2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document,
including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries
worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other
intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress
hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to
modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users
(either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as
provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation
of the Software is prohibited.
TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE
OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent
permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any
product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is
the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products
are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or
systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the
device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably
expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim,
damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other
liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.
Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in
the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.
Document Number: 001-55190 Rev. *L                                                                Revised June 15, 2017                                                                Page 34 of 34


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Cypress Semiconductor:
 CYUSB3023-FBXCT CYUSB3025-BZXI
