```VHDL
architecture synth of fulladder is
  signal p, g: STD_LOGIC; -- internal signals
begin
	p <= a xor b;
	g <= a and b;
	s <= p xor cin;
	
	cout <= g or (p and cin);
end;
```