// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "blk_mem_gen_v8_4_7,Vivado 2023.2" *)
module layer1_coeff_in3_out0(clka, ena, addra, douta);
  input clka /* synthesis syn_isclock = 1 */;
  input ena;
  input [5:0]addra;
  output [31:0]douta;
endmodule
