library ieee;
use ieee.std_logic_1164.all;
use ControlUnit.all;
use ALU.all;
use Memory.all;

entity IAS is
	port (reset, load_memory_map : in std_logic
			);
end IAS;

architecture Behavior of IAS is
begin

end Behavior;