

================================================================
== Vitis HLS Report for 'stencil3d_Pipeline_height_bound_row'
================================================================
* Date:           Mon Oct  6 00:17:22 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.553 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- height_bound_row  |       32|       32|         3|          2|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     889|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      80|    -|
|Register         |        -|     -|     235|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     235|     969|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln16_fu_168_p2      |         +|   0|  0|   13|           5|           1|
    |add_ln17_fu_178_p2      |         +|   0|  0|   16|           9|           9|
    |add_ln18_fu_197_p2      |         +|   0|  0|   17|          10|          10|
    |and_ln18_fu_303_p2      |       and|   0|  0|   64|          64|          64|
    |addr_cmp_fu_223_p2      |      icmp|   0|  0|   29|          64|          64|
    |icmp_ln16_fu_162_p2     |      icmp|   0|  0|   10|           5|           6|
    |lshr_ln18_fu_267_p2     |      lshr|   0|  0|  182|          64|          64|
    |or_ln18_fu_319_p2       |        or|   0|  0|   64|          64|          64|
    |reuse_select_fu_280_p3  |    select|   0|  0|   64|           1|          64|
    |shl_ln18_1_fu_313_p2    |       shl|   0|  0|  182|          64|          64|
    |shl_ln18_fu_291_p2      |       shl|   0|  0|  182|          32|          64|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    |xor_ln18_fu_297_p2      |       xor|   0|  0|   64|          64|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|  889|         447|         478|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |k_fu_68                  |   9|          2|    5|         10|
    |reuse_addr_reg_fu_60     |   9|          2|   64|        128|
    |reuse_reg_fu_64          |   9|          2|   64|        128|
    |sol_0_address0           |  13|          3|   12|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  80|         18|  149|        311|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |addr_cmp_reg_390             |   1|   0|    1|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln16_reg_360            |   1|   0|    1|          0|
    |k_fu_68                      |   5|   0|    5|          0|
    |or_ln18_reg_395              |  64|   0|   64|          0|
    |reuse_addr_reg_fu_60         |  64|   0|   64|          0|
    |reuse_reg_fu_64              |  64|   0|   64|          0|
    |sol_0_addr_reg_369           |   9|   0|   12|          3|
    |sol_1_addr_reg_384           |  12|   0|   12|          0|
    |tmp_reg_374                  |   1|   0|    1|          0|
    |zext_ln16_cast_reg_355       |   9|   0|   10|          1|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 235|   0|  239|          4|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_height_bound_row|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_height_bound_row|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_height_bound_row|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_height_bound_row|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_height_bound_row|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_height_bound_row|  return value|
|tmp_52           |   in|    9|     ap_none|                               tmp_52|        scalar|
|orig_0_address0  |  out|   12|   ap_memory|                               orig_0|         array|
|orig_0_ce0       |  out|    1|   ap_memory|                               orig_0|         array|
|orig_0_q0        |   in|   64|   ap_memory|                               orig_0|         array|
|sol_0_address0   |  out|   12|   ap_memory|                                sol_0|         array|
|sol_0_ce0        |  out|    1|   ap_memory|                                sol_0|         array|
|sol_0_we0        |  out|    1|   ap_memory|                                sol_0|         array|
|sol_0_d0         |  out|   64|   ap_memory|                                sol_0|         array|
|sol_0_q0         |   in|   64|   ap_memory|                                sol_0|         array|
|zext_ln16        |   in|    9|     ap_none|                            zext_ln16|        scalar|
|orig_1_address0  |  out|   12|   ap_memory|                               orig_1|         array|
|orig_1_ce0       |  out|    1|   ap_memory|                               orig_1|         array|
|orig_1_q0        |   in|   64|   ap_memory|                               orig_1|         array|
|sol_1_address0   |  out|   12|   ap_memory|                                sol_1|         array|
|sol_1_ce0        |  out|    1|   ap_memory|                                sol_1|         array|
|sol_1_we0        |  out|    1|   ap_memory|                                sol_1|         array|
|sol_1_d0         |  out|   64|   ap_memory|                                sol_1|         array|
|sol_1_address1   |  out|   12|   ap_memory|                                sol_1|         array|
|sol_1_ce1        |  out|    1|   ap_memory|                                sol_1|         array|
|sol_1_q1         |   in|   64|   ap_memory|                                sol_1|         array|
+-----------------+-----+-----+------------+-------------------------------------+--------------+

