# RV32IM Pipelined Processor üöÄ

## 1. M√¥ T·∫£ D·ª± √Ån (Project Description)

D·ª± √°n n√†y l√† thi·∫øt k·∫ø hi·ªán th·ª±c h√≥a m·ªôt b·ªô vi x·ª≠ l√Ω **RISC-V 32-bit** h·ªó tr·ª£ t·∫≠p l·ªánh s·ªë h·ªçc **M-Extension** (Nh√¢n/Chia). Vi x·ª≠ l√Ω ƒë∆∞·ª£c x√¢y d·ª±ng d·ª±a tr√™n ki·∫øn tr√∫c **Pipeline 5 t·∫ßng (5-Stage Pipeline)** c·ªï ƒëi·ªÉn, t·∫≠p trung t·ªëi ∆∞u h√≥a hi·ªáu nƒÉng th√¥ng qua k·ªπ thu·∫≠t song song m·ª©c l·ªánh (ILP) v√† gi·∫£m thi·ªÉu chu k·ª≥ r·ªói (stall).

ƒêi·ªÉm ƒë·∫∑c bi·ªát c·ªßa thi·∫øt k·∫ø l√† vi·ªác t√≠ch h·ª£p c√°c k·ªπ thu·∫≠t x·ª≠ l√Ω xung ƒë·ªôt (Hazard Handling) ti√™n ti·∫øn v√† m·ªôt **b·ªô chia ph·∫ßn c·ª©ng ƒëa chu k·ª≥ (Multi-cycle Hardware Divider)** ho·∫°t ƒë·ªông song song v·ªõi pipeline ch√≠nh.

* **Ki·∫øn tr√∫c:** RISC-V 32-bit (RV32IM).
* **Pipeline:** 5 t·∫ßng (Fetch, Decode, Execute, Memory, Writeback).
* **Ng√¥n ng·ªØ thi·∫øt k·∫ø:** Verilog HDL.
* **M·ª•c ti√™u:** Nghi√™n c·ª©u ki·∫øn tr√∫c m√°y t√≠nh chuy√™n s√¢u, t·ªëi ∆∞u h√≥a th√¥ng l∆∞·ª£ng (Throughput) v√† di·ªán t√≠ch ph·∫ßn c·ª©ng.

## 2. C√¥ng Ngh·ªá S·ª≠ D·ª•ng (Technologies Used)

* **Ng√¥n ng·ªØ:** Verilog HDL (IEEE 1364-2005).
* **Ki·∫øn tr√∫c t·∫≠p l·ªánh (ISA):** RISC-V User-Level ISA (RV32IM).
* **C√¥ng c·ª• m√¥ ph·ªèng:** Icarus Verilog, ModelSim, ho·∫∑c Vivado.
* **C√¥ng c·ª• ph√¢n t√≠ch s√≥ng:** GTKWave.
* **Editor:** VS Code (Verilog extension).

## 3. T√≠nh NƒÉng K·ªπ Thu·∫≠t N·ªïi B·∫≠t (Key Features)

### 3.1. ƒê∆∞·ªùng ·ªêng 5 T·∫ßng (5-Stage Pipeline)
B·ªô x·ª≠ l√Ω chia nh·ªè qu√° tr√¨nh th·ª±c thi l·ªánh th√†nh 5 giai ƒëo·∫°n ƒë·ªôc l·∫≠p: **IF, ID, EX, MEM, WB**. [cite_start]ƒêi·ªÅu n√†y cho ph√©p x·ª≠ l√Ω ch·ªìng g·ªëi nhi·ªÅu l·ªánh c√πng l√∫c ƒë·ªÉ tƒÉng t·ªëi ƒëa th√¥ng l∆∞·ª£ng x·ª≠ l√Ω [cite: 26, 85-227].

### 3.2. B·ªô Chia Pipeline 8 T·∫ßng (8-Stage Pipelined Divider)
Thay v√¨ s·ª≠ d·ª•ng b·ªô chia ƒë∆°n chu k·ª≥ (g√¢y tr·ªÖ l·ªõn) ho·∫∑c ch·∫∑n pipeline (g√¢y stall l√¢u), d·ª± √°n t√≠ch h·ª£p m·ªôt Divider Unit ri√™ng bi·ªát:
* **C·∫•u tr√∫c:** 8 t·∫ßng pipeline ho·∫°t ƒë·ªông song song v·ªõi lu·ªìng x·ª≠ l√Ω ch√≠nh [cite: 242-248].
* **Thu·∫≠t to√°n:** S·ª≠ d·ª•ng ph∆∞∆°ng ph√°p d·ªãch-tr·ª´ (Shift-Subtract) v·ªõi 4 l·∫ßn l·∫∑p m·ªói t·∫ßng (4 iterations/stage) ƒë·ªÉ c√¢n b·∫±ng gi·ªØa di·ªán t√≠ch v√† t·ªëc ƒë·ªô [cite: 250-252].
* **Shadow Register:** Datapath s·ª≠ d·ª•ng m·ªôt chu·ªói thanh ghi b√≥ng ƒë·ªÉ theo d√µi l·ªánh chia v√† x·ª≠ l√Ω xung ƒë·ªôt ghi (Writeback Hazard) ch√≠nh x√°c t·∫°i chu k·ª≥ th·ª© 8 [cite: 177-190].

### 3.3. B·ªô C·ªông Nhanh (Carry Lookahead Adder - CLA)
S·ª≠ d·ª•ng ki·∫øn tr√∫c c·ªông nh√¨n tr∆∞·ªõc s·ªë nh·ªõ (CLA) 32-bit thay v√¨ Ripple Carry Adder truy·ªÅn th·ªëng. [cite_start]K·ªπ thu·∫≠t n√†y gi·∫£m ƒë√°ng k·ªÉ ƒë∆∞·ªùng tr·ªÖ (Critical Path) t·∫°i t·∫ßng Execute, cho ph√©p vi x·ª≠ l√Ω ho·∫°t ƒë·ªông ·ªü t·∫ßn s·ªë xung nh·ªãp cao h∆°n [cite: 1-25].

### 3.4. H·ªá Th·ªëng X·ª≠ L√Ω Xung ƒê·ªôt (Advanced Hazard Unit)
H·ªá th·ªëng t·ª± ƒë·ªông ƒë·∫£m b·∫£o t√≠nh to√†n v·∫πn d·ªØ li·ªáu:
* **Data Forwarding (Bypass):** Chuy·ªÉn d·ªØ li·ªáu t·ª´ t·∫ßng MEM/WB quay ng∆∞·ª£c l·∫°i EX ngay l·∫≠p t·ª©c, gi·∫£i quy·∫øt Data Hazard m√† kh√¥ng c·∫ßn d·ª´ng pipeline [cite: 142-152].
* **Load-Use Hazard Detection:** T·ª± ƒë·ªông ch√®n 1 chu k·ª≥ Stall khi ph√°t hi·ªán l·ªánh sau ph·ª• thu·ªôc v√†o d·ªØ li·ªáu t·ª´ l·ªánh Load tr∆∞·ªõc ƒë√≥.
* **Control Hazard Flushing:** T·ª± ƒë·ªông h·ªßy (Flush) c√°c l·ªánh sai trong ƒë∆∞·ªùng ·ªëng ngay l·∫≠p t·ª©c khi g·∫∑p l·ªánh r·∫Ω nh√°nh (Branch/Jump) [cite: 82, 89-90].
* **Structural Hazard Handling:** C∆° ch·∫ø tr·ªçng t√†i (arbiter) ngƒÉn xung ƒë·ªôt khi l·ªánh Chia v√† l·ªánh th∆∞·ªùng c√πng mu·ªën ghi v√†o Register File [cite: 76-81].

## 4. C·∫•u Tr√∫c M√£ Ngu·ªìn (Source Structure)

| T√™n File | Ch·ª©c nƒÉng |
| :--- | :--- |
| **`DatapathPipelined.v`** | **Core Module:** Ch·ª©a logic 5 t·∫ßng pipeline, Hazard Unit, Forwarding Unit v√† Register File. |
| **`DividerUnsignedPipelined.v`** | **Hardware Divider:** B·ªô chia pipeline 8 t·∫ßng, h·ªó tr·ª£ chia c√≥ d·∫•u v√† kh√¥ng d·∫•u. |
| **`cla.v`** | **ALU Adder:** B·ªô c·ªông CLA 32-bit t·ªëc ƒë·ªô cao. |
| **`mem_initial_contents.hex`** | **Instruction Memory:** M√£ m√°y (Hex) d√πng ƒë·ªÉ n·∫°p v√†o b·ªô nh·ªõ khi m√¥ ph·ªèng. |

## 5. S∆° ƒê·ªì Ho·∫°t ƒê·ªông (Architecture Flow)

D·ªØ li·ªáu di chuy·ªÉn qua c√°c t·∫ßng x·ª≠ l√Ω nh∆∞ sau:
1.  **IF (Fetch):** PC tr·ªè t·ªõi ƒë·ªãa ch·ªâ l·ªánh trong Instruction Memory.
2.  **ID (Decode):** Gi·∫£i m√£ l·ªánh, ƒë·ªçc Register File. N·∫øu l√† l·ªánh Chia, g·ª≠i t√≠n hi·ªáu sang Divider Unit.
3.  **EX (Execute):** ALU (d√πng CLA) t√≠nh to√°n ho·∫∑c Divider b·∫Øt ƒë·∫ßu x·ª≠ l√Ω. Forwarding Unit c·∫•p d·ªØ li·ªáu m·ªõi nh·∫•t n·∫øu c√≥ xung ƒë·ªôt.
4.  **MEM (Memory):** Truy c·∫≠p Data Memory (cho l·ªánh Load/Store).
5.  **WB (Writeback):** Mux l·ª±a ch·ªçn k·∫øt qu·∫£ t·ª´ ALU, Memory ho·∫∑c Divider Unit ƒë·ªÉ ghi l·∫°i v√†o Register File.

## 6. H∆∞·ªõng D·∫´n C√†i ƒê·∫∑t & M√¥ Ph·ªèng (Installation & Usage)
# --- B·∫Øt ƒë·∫ßu quy tr√¨nh c√†i ƒë·∫∑t ---
B·∫°n h√£y ch·∫°y l·∫ßn l∆∞·ª£t c√°c b∆∞·ªõc sau trong Terminal (WSL/Ubuntu):
### B∆∞·ªõc 1: C√†i ƒë·∫∑t th∆∞ vi·ªán h·ªá th·ªëng

    sudo apt update

    sudo apt install -y autoconf automake autotools-dev curl libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf libtool patchutils bc zlib1g-dev libexpat-dev ninja-build git cmake libglib2.0-dev libpixman-1-dev python3 python3-pip python3-venv verilator make

### B∆∞·ªõc 2: C√†i ƒë·∫∑t RISC-V Toolchain (L∆∞u √Ω: N·∫øu b·∫°n ƒë√£ c√†i Toolchain r·ªìi th√¨ b·ªè qua b∆∞·ªõc n√†y. B∆∞·ªõc n√†y m·∫•t kho·∫£ng 30-45 ph√∫t)

#### -T·∫£i v·ªÅ t·∫°i th∆∞ m·ª•c Home
    cd ~
    git clone https://github.com/riscv-collab/riscv-gnu-toolchain.git
    cd riscv-gnu-toolchain

#### -C·∫•u h√¨nh v√† Bi√™n d·ªãch
    ./configure --prefix=$HOME/riscv32 --with-arch=rv32im --with-abi=ilp32
    make -j$(nproc)

### B∆∞·ªõc 3: C·∫•u h√¨nh ƒë∆∞·ªùng d·∫´n (PATH)
#### -Th√™m v√†o file c·∫•u h√¨nh (ch·ªâ ch·∫°y 1 l·∫ßn duy nh·∫•t)
    echo 'export PATH=$HOME/riscv32/bin:$PATH' >> ~/.bashrc

#### -C·∫≠p nh·∫≠t ngay l·∫≠p t·ª©c
    source ~/.bashrc

### B∆∞·ªõc 4: C√†i ƒë·∫∑t m√¥i tr∆∞·ªùng Python

#### -Di chuy·ªÉn v√†o th∆∞ m·ª•c d·ª± √°n c·ªßa b·∫°n tr∆∞·ªõc khi ch·∫°y
    python3 -m venv .venv
    source .venv/bin/activate
    pip install --upgrade pip
    pip install cocotb cocotb-test pytest

### B∆∞·ªõc 5: K√≠ch ho·∫°t m√¥i tr∆∞·ªùng v√† ch·∫°y l·ªánh ki·ªÉm tra
#### -M·ªü Terminal (WSL) t·∫°i th∆∞ m·ª•c d·ª± √°n v√† ch·∫°y:

    source .venv/bin/activate

##### -(N·∫øu d√≤ng l·ªánh hi·ªán ch·ªØ (.venv) ·ªü ƒë·∫ßu l√† th√†nh c√¥ng)

    pytest -s testbench.py::runCocotbTestsProcessor
    
## 7. K·∫øt Qu·∫£ Ki·ªÉm Th·ª≠ M·∫´u (Sample Test Results)
```markdown
```text
*****************************************************************************************
** TEST                            STATUS    SIM TIME (ns)   REAL TIME (s)   RATIO (ns/s)**
*****************************************************************************************
** testbench.testLui               PASS      32.00           0.11            280.18      **
** testbench.testLuiLui            PASS      40.00           0.02            1910.78     **
** testbench.testAddi3             PASS      44.00           0.02            2056.65     **
** testbench.testMX1               PASS      40.00           0.02            2000.74     **
** testbench.testMX2               PASS      40.00           0.02            1937.57     **
** testbench.testWX1               PASS      44.00           0.02            1969.73     **
** testbench.testWX2               PASS      44.00           0.02            2058.05     **
** testbench.testWD1               PASS      48.00           0.02            2236.86     **
** testbench.testWD2               PASS      48.00           0.02            2356.34     **
** testbench.testX0Bypassing       PASS      52.00           0.02            2522.35     **
** testbench.testBneNotTaken       PASS      44.00           0.02            2081.73     **
** testbench.testBeqNotTaken       PASS      44.00           0.02            2163.61     **
** testbench.testBneTaken          PASS      48.00           0.02            2263.42     **
** testbench.testBeqTaken          PASS      48.00           0.02            2220.53     **
** testbench.testTraceRvLui        PASS      460.00          0.04            12653.11    **
** testbench.testTraceRvBeq        PASS      1572.00         0.07            20971.67    **
** testbench.testLoadUse1          PASS      44.00           0.02            1876.38     **
** testbench.testLoadUse2          PASS      44.00           0.02            2164.98     **
** testbench.testLoadFalseUse      PASS      40.00           0.02            2021.77     **
** testbench.testWMData            PASS      40.00           0.02            1990.56     **
** testbench.testWMAddress         PASS      36.00           0.02            1725.68     **
** testbench.testDiv               PASS      68.00           0.02            3396.00     **
** testbench.test2DivIndependent   PASS      72.00           0.02            3330.69     **
** testbench.test8DivIndependent   PASS      96.00           0.02            4214.01     **
** testbench.test2DivDependent     PASS      104.00          0.02            4700.56     **
** testbench.testDivNonDiv         PASS      72.00           0.02            3558.10     **
** testbench.testDivUse            PASS      72.00           0.02            3383.99     **
** testbench.testDivToStoreData    PASS      68.00           0.02            3163.56     **
** testbench.testDivToStoreAddress PASS      68.00           0.02            3025.85     **
** testbench.testTraceRvLw         PASS      1392.00         0.07            20066.73    **
** testbench.riscvTest_001         PASS      356.00          0.03            11588.58    **
** testbench.riscvTest_002         PASS      460.00          0.03            13186.60    **
** testbench.riscvTest_003         PASS      2260.00         0.11            20704.30    **
** testbench.riscvTest_004         PASS      2272.00         0.10            22315.41    **
** testbench.riscvTest_005         PASS      2268.00         0.10            23191.72    **
** testbench.riscvTest_006         PASS      2292.00         0.10            21994.08    **
** testbench.riscvTest_007         PASS      2368.00         0.10            23331.75    **
** testbench.riscvTest_008         PASS      2344.00         0.10            23518.37    **
** testbench.riscvTest_009         PASS      2156.00         0.10            22591.49    **
** testbench.riscvTest_010         PASS      2180.00         0.10            22365.25    **
** testbench.riscvTest_011         PASS      2148.00         0.10            21237.94    **
** testbench.riscvTest_012         PASS      1040.00         0.06            18454.85    **
** testbench.riscvTest_013         PASS      1068.00         0.06            18784.74    **
** testbench.riscvTest_014         PASS      1212.00         0.06            19504.14    **
** testbench.riscvTest_015         PASS      1272.00         0.06            20245.28    **
** testbench.riscvTest_016         PASS      1248.00         0.07            18242.98    **
** testbench.riscvTest_017         PASS      1076.00         0.05            19915.43    **
** testbench.riscvTest_018         PASS      1196.00         0.06            19348.36    **
** testbench.riscvTest_019         PASS      1196.00         0.06            19811.50    **
** testbench.riscvTest_020         PASS      2156.00         0.09            23334.41    **
** testbench.riscvTest_021         PASS      1216.00         0.06            19682.09    **
** testbench.riscvTest_022         PASS      1572.00         0.07            22032.15    **
** testbench.riscvTest_023         PASS      1716.00         0.08            21934.22    **
** testbench.riscvTest_024         PASS      1816.00         0.08            22166.26    **
** testbench.riscvTest_025         PASS      1572.00         0.08            20939.17    **
** testbench.riscvTest_026         PASS      1672.00         0.08            21759.40    **
** testbench.riscvTest_027         PASS      1588.00         0.07            21632.99    **
** testbench.riscvTest_028         PASS      436.00          0.03            13291.47    **
** testbench.riscvTest_029         PASS      756.00          0.05            16688.15    **
** testbench.riscvTest_030         PASS      448.00          0.03            13482.57    **
** testbench.riscvTest_031         PASS      1392.00         0.07            20116.16    **
** testbench.riscvTest_032         PASS      1336.00         0.07            19840.37    **
** testbench.riscvTest_033         PASS      1372.00         0.07            19630.52    **
** testbench.riscvTest_034         PASS      1272.00         0.07            19283.82    **
** testbench.riscvTest_035         PASS      1272.00         0.07            19137.80    **
** testbench.riscvTest_036         PASS      2416.00         0.11            22875.57    **
** testbench.riscvTest_037         PASS      2388.00         0.10            23010.32    **
** testbench.riscvTest_038         PASS      2176.00         0.10            20999.85    **
** testbench.riscvTest_039         PASS      2156.00         0.09            23377.30    **
** testbench.riscvTest_040         PASS      2156.00         0.09            23477.14    **
** testbench.riscvTest_041         PASS      2156.00         0.09            22915.70    **
** testbench.riscvTest_042         PASS      2156.00         0.09            23138.57    **
** testbench.riscvTest_043         PASS      836.00          0.05            16691.07    **
** testbench.riscvTest_044         PASS      840.00          0.05            17577.43    **
** testbench.riscvTest_045         PASS      836.00          0.05            16815.29    **
** testbench.riscvTest_046         PASS      836.00          0.05            16307.06    **
*****************************************************************************************
** TESTS=76 PASS=76 FAIL=0 SKIP=0            75820.08        5.16            14682.63    **
*****************************************************************************************

