
bare-metal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1dc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000092c  0800b370  0800b370  0001b370  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bc9c  0800bc9c  00020534  2**0
                  CONTENTS
  4 .ARM          00000000  0800bc9c  0800bc9c  00020534  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bc9c  0800bc9c  00020534  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bc9c  0800bc9c  0001bc9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bca0  0800bca0  0001bca0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000534  20000000  0800bca4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e4  20000534  0800c1d8  00020534  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000918  0800c1d8  00020918  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020534  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020564  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016e06  00000000  00000000  000205a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000030dd  00000000  00000000  000373ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001300  00000000  00000000  0003a490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000efa  00000000  00000000  0003b790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e8da  00000000  00000000  0003c68a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001969a  00000000  00000000  0005af64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b04c0  00000000  00000000  000745fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000062f0  00000000  00000000  00124ac0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0012adb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000534 	.word	0x20000534
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b354 	.word	0x0800b354

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000538 	.word	0x20000538
 80001cc:	0800b354 	.word	0x0800b354

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <LED>:
  int paramValues[COMMAND_PARAMS];
  void (*cmdFunction)(char*, int*); // the command support function...
};
///////////////////////////////////////////////////
// Define cmd-line Command support functions below.
void LED(char* paramStr, int* paramValues) {
 8000bc8:	b590      	push	{r4, r7, lr}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	6039      	str	r1, [r7, #0]
	if (strncmp(paramStr, "ON", 2) == 0) {
 8000bd2:	2202      	movs	r2, #2
 8000bd4:	4939      	ldr	r1, [pc, #228]	; (8000cbc <LED+0xf4>)
 8000bd6:	6878      	ldr	r0, [r7, #4]
 8000bd8:	f008 fbfc 	bl	80093d4 <strncmp>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d111      	bne.n	8000c06 <LED+0x3e>
		printf("\r\nLED ON");
 8000be2:	4837      	ldr	r0, [pc, #220]	; (8000cc0 <LED+0xf8>)
 8000be4:	f008 f9da 	bl	8008f9c <iprintf>
		paramValues[0] = 1;
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	2201      	movs	r2, #1
 8000bec:	601a      	str	r2, [r3, #0]
		paramValues[1] = 0;
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	3304      	adds	r3, #4
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	601a      	str	r2, [r3, #0]
		paramValues[2] = 0;
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	3308      	adds	r3, #8
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	601a      	str	r2, [r3, #0]
      led2 = ON;
 8000bfe:	4b31      	ldr	r3, [pc, #196]	; (8000cc4 <LED+0xfc>)
 8000c00:	2201      	movs	r2, #1
 8000c02:	701a      	strb	r2, [r3, #0]
		printf("\r\nLED BLINK %d", msValue);
   }
	else {
		printf("\r\nUNKNOWN LED COMMAND");
	}
}
 8000c04:	e055      	b.n	8000cb2 <LED+0xea>
	else if (strncmp(paramStr, "OFF", 3) == 0) {
 8000c06:	2203      	movs	r2, #3
 8000c08:	492f      	ldr	r1, [pc, #188]	; (8000cc8 <LED+0x100>)
 8000c0a:	6878      	ldr	r0, [r7, #4]
 8000c0c:	f008 fbe2 	bl	80093d4 <strncmp>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d111      	bne.n	8000c3a <LED+0x72>
		printf("\r\nLED OFF");
 8000c16:	482d      	ldr	r0, [pc, #180]	; (8000ccc <LED+0x104>)
 8000c18:	f008 f9c0 	bl	8008f9c <iprintf>
		paramValues[0] = 0;
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	2200      	movs	r2, #0
 8000c20:	601a      	str	r2, [r3, #0]
		paramValues[1] = 1;
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	3304      	adds	r3, #4
 8000c26:	2201      	movs	r2, #1
 8000c28:	601a      	str	r2, [r3, #0]
		paramValues[2] = 0;
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	3308      	adds	r3, #8
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
      led2 = OFF;
 8000c32:	4b24      	ldr	r3, [pc, #144]	; (8000cc4 <LED+0xfc>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	701a      	strb	r2, [r3, #0]
}
 8000c38:	e03b      	b.n	8000cb2 <LED+0xea>
	else if (strncmp(paramStr, "BLINK", 5) == 0) {
 8000c3a:	2205      	movs	r2, #5
 8000c3c:	4924      	ldr	r1, [pc, #144]	; (8000cd0 <LED+0x108>)
 8000c3e:	6878      	ldr	r0, [r7, #4]
 8000c40:	f008 fbc8 	bl	80093d4 <strncmp>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d130      	bne.n	8000cac <LED+0xe4>
		if (strncmp(&paramStr[6], "0", 3) != 0) {
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	3306      	adds	r3, #6
 8000c4e:	4921      	ldr	r1, [pc, #132]	; (8000cd4 <LED+0x10c>)
 8000c50:	4618      	mov	r0, r3
 8000c52:	f7ff fabd 	bl	80001d0 <strcmp>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d01c      	beq.n	8000c96 <LED+0xce>
		   paramValues[2] = atoi(&paramStr[6]);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	1d9a      	adds	r2, r3, #6
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	f103 0408 	add.w	r4, r3, #8
 8000c66:	4610      	mov	r0, r2
 8000c68:	f007 fb1e 	bl	80082a8 <atoi>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	6023      	str	r3, [r4, #0]
		   msValue = atoi(&paramStr[6]);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	3306      	adds	r3, #6
 8000c74:	4618      	mov	r0, r3
 8000c76:	f007 fb17 	bl	80082a8 <atoi>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	4a16      	ldr	r2, [pc, #88]	; (8000cd8 <LED+0x110>)
 8000c7e:	6013      	str	r3, [r2, #0]
         paramValues[0] = 0;
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
         paramValues[1] = 0;
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	3304      	adds	r3, #4
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
         led2 = BLINKING;
 8000c8e:	4b0d      	ldr	r3, [pc, #52]	; (8000cc4 <LED+0xfc>)
 8000c90:	2202      	movs	r2, #2
 8000c92:	701a      	strb	r2, [r3, #0]
 8000c94:	e003      	b.n	8000c9e <LED+0xd6>
			paramValues[2] = 0;
 8000c96:	683b      	ldr	r3, [r7, #0]
 8000c98:	3308      	adds	r3, #8
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	601a      	str	r2, [r3, #0]
		printf("\r\nLED BLINK %d", msValue);
 8000c9e:	4b0e      	ldr	r3, [pc, #56]	; (8000cd8 <LED+0x110>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	480d      	ldr	r0, [pc, #52]	; (8000cdc <LED+0x114>)
 8000ca6:	f008 f979 	bl	8008f9c <iprintf>
}
 8000caa:	e002      	b.n	8000cb2 <LED+0xea>
		printf("\r\nUNKNOWN LED COMMAND");
 8000cac:	480c      	ldr	r0, [pc, #48]	; (8000ce0 <LED+0x118>)
 8000cae:	f008 f975 	bl	8008f9c <iprintf>
}
 8000cb2:	bf00      	nop
 8000cb4:	370c      	adds	r7, #12
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd90      	pop	{r4, r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	0800b370 	.word	0x0800b370
 8000cc0:	0800b374 	.word	0x0800b374
 8000cc4:	200007c0 	.word	0x200007c0
 8000cc8:	0800b380 	.word	0x0800b380
 8000ccc:	0800b384 	.word	0x0800b384
 8000cd0:	0800b390 	.word	0x0800b390
 8000cd4:	0800b398 	.word	0x0800b398
 8000cd8:	20000554 	.word	0x20000554
 8000cdc:	0800b39c 	.word	0x0800b39c
 8000ce0:	0800b3ac 	.word	0x0800b3ac

08000ce4 <ADC>:

void ADC(char* paramStr, int* paramValues){
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	6039      	str	r1, [r7, #0]
   if (strncmp(paramStr, "RO", 2) == 0) {
 8000cee:	2202      	movs	r2, #2
 8000cf0:	491c      	ldr	r1, [pc, #112]	; (8000d64 <ADC+0x80>)
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	f008 fb6e 	bl	80093d4 <strncmp>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d11b      	bne.n	8000d36 <ADC+0x52>
      printf("\r\nADC READ ONCE");
 8000cfe:	481a      	ldr	r0, [pc, #104]	; (8000d68 <ADC+0x84>)
 8000d00:	f008 f94c 	bl	8008f9c <iprintf>
      // Start ADC Conversion
      HAL_ADC_Start(&hadc1);
 8000d04:	4819      	ldr	r0, [pc, #100]	; (8000d6c <ADC+0x88>)
 8000d06:	f001 fc9d 	bl	8002644 <HAL_ADC_Start>
      HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000d0a:	2100      	movs	r1, #0
 8000d0c:	4817      	ldr	r0, [pc, #92]	; (8000d6c <ADC+0x88>)
 8000d0e:	f001 fdd2 	bl	80028b6 <HAL_ADCEx_Calibration_Start>

      // Poll ADC1 Peripheral & TimeOut = 1mSec
      HAL_ADC_PollForConversion(&hadc1, 1);
 8000d12:	2101      	movs	r1, #1
 8000d14:	4815      	ldr	r0, [pc, #84]	; (8000d6c <ADC+0x88>)
 8000d16:	f001 fd03 	bl	8002720 <HAL_ADC_PollForConversion>
      // Read The ADC Conversion Result - using 3300 + 400 offset to
      // calculate the analog value
      printf("\r\nAA Battery voltage: %ld mV", 3700*HAL_ADC_GetValue(&hadc1)/4096);
 8000d1a:	4814      	ldr	r0, [pc, #80]	; (8000d6c <ADC+0x88>)
 8000d1c:	f001 fdbe 	bl	800289c <HAL_ADC_GetValue>
 8000d20:	4603      	mov	r3, r0
 8000d22:	f640 6274 	movw	r2, #3700	; 0xe74
 8000d26:	fb02 f303 	mul.w	r3, r2, r3
 8000d2a:	0b1b      	lsrs	r3, r3, #12
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4810      	ldr	r0, [pc, #64]	; (8000d70 <ADC+0x8c>)
 8000d30:	f008 f934 	bl	8008f9c <iprintf>
            "AVRAGE (not implemented)\r\nPOLL (not implemented)\r\nHELP = this printout.");
   }
   else {
      printf("\r\nUNKNOWN ADC COMMAND");
   }
}
 8000d34:	e011      	b.n	8000d5a <ADC+0x76>
   else if (strncmp(paramStr, "HELP", 2) == 0){
 8000d36:	2202      	movs	r2, #2
 8000d38:	490e      	ldr	r1, [pc, #56]	; (8000d74 <ADC+0x90>)
 8000d3a:	6878      	ldr	r0, [r7, #4]
 8000d3c:	f008 fb4a 	bl	80093d4 <strncmp>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d106      	bne.n	8000d54 <ADC+0x70>
      printf("\r\nThe ADC command takes the following parameters\r\n");
 8000d46:	480c      	ldr	r0, [pc, #48]	; (8000d78 <ADC+0x94>)
 8000d48:	f008 f98e 	bl	8009068 <puts>
      printf("RO = Read Once\r\n" \
 8000d4c:	480b      	ldr	r0, [pc, #44]	; (8000d7c <ADC+0x98>)
 8000d4e:	f008 f925 	bl	8008f9c <iprintf>
}
 8000d52:	e002      	b.n	8000d5a <ADC+0x76>
      printf("\r\nUNKNOWN ADC COMMAND");
 8000d54:	480a      	ldr	r0, [pc, #40]	; (8000d80 <ADC+0x9c>)
 8000d56:	f008 f921 	bl	8008f9c <iprintf>
}
 8000d5a:	bf00      	nop
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	0800b3c4 	.word	0x0800b3c4
 8000d68:	0800b3c8 	.word	0x0800b3c8
 8000d6c:	20000558 	.word	0x20000558
 8000d70:	0800b3d8 	.word	0x0800b3d8
 8000d74:	0800b3f8 	.word	0x0800b3f8
 8000d78:	0800b400 	.word	0x0800b400
 8000d7c:	0800b434 	.word	0x0800b434
 8000d80:	0800b48c 	.word	0x0800b48c

08000d84 <TIM>:

void TIM(char* paramStr, int* paramValues) {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	6039      	str	r1, [r7, #0]
   if (strncmp(paramStr, "OS", 2) == 0) {      
 8000d8e:	2202      	movs	r2, #2
 8000d90:	493b      	ldr	r1, [pc, #236]	; (8000e80 <TIM+0xfc>)
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f008 fb1e 	bl	80093d4 <strncmp>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d11b      	bne.n	8000dd6 <TIM+0x52>
      __HAL_TIM_SET_AUTORELOAD(&htim2, atoi(&paramStr[3]));
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	3303      	adds	r3, #3
 8000da2:	4618      	mov	r0, r3
 8000da4:	f007 fa80 	bl	80082a8 <atoi>
 8000da8:	4602      	mov	r2, r0
 8000daa:	4b36      	ldr	r3, [pc, #216]	; (8000e84 <TIM+0x100>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	62da      	str	r2, [r3, #44]	; 0x2c
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	3303      	adds	r3, #3
 8000db4:	4618      	mov	r0, r3
 8000db6:	f007 fa77 	bl	80082a8 <atoi>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	4b31      	ldr	r3, [pc, #196]	; (8000e84 <TIM+0x100>)
 8000dc0:	60da      	str	r2, [r3, #12]
      printf("\r\nOne Shot timer with period: %d", (int)htim2.Init.Period);
 8000dc2:	4b30      	ldr	r3, [pc, #192]	; (8000e84 <TIM+0x100>)
 8000dc4:	68db      	ldr	r3, [r3, #12]
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	482f      	ldr	r0, [pc, #188]	; (8000e88 <TIM+0x104>)
 8000dca:	f008 f8e7 	bl	8008f9c <iprintf>
      // The timer2 struct is updated accordingly to the __HAL_TIM_SET_AUTORELOAD() function.
      
      HAL_TIM_Base_Start_IT(&htim2);
 8000dce:	482d      	ldr	r0, [pc, #180]	; (8000e84 <TIM+0x100>)
 8000dd0:	f004 fe84 	bl	8005adc <HAL_TIM_Base_Start_IT>
      printf("\r\nSome help text for the Timer CountDown (TCD) command-set here...");
   }
   else {
      printf("\r\nUNKNOWN TCD COMMAND");
   }
}
 8000dd4:	e04f      	b.n	8000e76 <TIM+0xf2>
   else if (strncmp(paramStr, "PERIOD", 6) == 0) {
 8000dd6:	2206      	movs	r2, #6
 8000dd8:	492c      	ldr	r1, [pc, #176]	; (8000e8c <TIM+0x108>)
 8000dda:	6878      	ldr	r0, [r7, #4]
 8000ddc:	f008 fafa 	bl	80093d4 <strncmp>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d118      	bne.n	8000e18 <TIM+0x94>
      __HAL_TIM_SET_AUTORELOAD(&htim2, atoi(&paramStr[7]));
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	3307      	adds	r3, #7
 8000dea:	4618      	mov	r0, r3
 8000dec:	f007 fa5c 	bl	80082a8 <atoi>
 8000df0:	4602      	mov	r2, r0
 8000df2:	4b24      	ldr	r3, [pc, #144]	; (8000e84 <TIM+0x100>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	62da      	str	r2, [r3, #44]	; 0x2c
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	3307      	adds	r3, #7
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f007 fa53 	bl	80082a8 <atoi>
 8000e02:	4603      	mov	r3, r0
 8000e04:	461a      	mov	r2, r3
 8000e06:	4b1f      	ldr	r3, [pc, #124]	; (8000e84 <TIM+0x100>)
 8000e08:	60da      	str	r2, [r3, #12]
      printf("\r\nAuto-reload period: %d", (int)htim2.Init.Period);
 8000e0a:	4b1e      	ldr	r3, [pc, #120]	; (8000e84 <TIM+0x100>)
 8000e0c:	68db      	ldr	r3, [r3, #12]
 8000e0e:	4619      	mov	r1, r3
 8000e10:	481f      	ldr	r0, [pc, #124]	; (8000e90 <TIM+0x10c>)
 8000e12:	f008 f8c3 	bl	8008f9c <iprintf>
}
 8000e16:	e02e      	b.n	8000e76 <TIM+0xf2>
   else if (strncmp(paramStr, "REPEAT", 6) == 0) {
 8000e18:	2206      	movs	r2, #6
 8000e1a:	491e      	ldr	r1, [pc, #120]	; (8000e94 <TIM+0x110>)
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f008 fad9 	bl	80093d4 <strncmp>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d117      	bne.n	8000e58 <TIM+0xd4>
      timRepeat = atoi(&paramStr[7]);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	3307      	adds	r3, #7
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f007 fa3b 	bl	80082a8 <atoi>
 8000e32:	4603      	mov	r3, r0
 8000e34:	4a18      	ldr	r2, [pc, #96]	; (8000e98 <TIM+0x114>)
 8000e36:	6013      	str	r3, [r2, #0]
      timRepeatCount = 0;
 8000e38:	4b18      	ldr	r3, [pc, #96]	; (8000e9c <TIM+0x118>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	601a      	str	r2, [r3, #0]
      HAL_TIM_Base_Start_IT(&htim2);
 8000e3e:	4811      	ldr	r0, [pc, #68]	; (8000e84 <TIM+0x100>)
 8000e40:	f004 fe4c 	bl	8005adc <HAL_TIM_Base_Start_IT>
      timMode = REPEAT;
 8000e44:	4b16      	ldr	r3, [pc, #88]	; (8000ea0 <TIM+0x11c>)
 8000e46:	2201      	movs	r2, #1
 8000e48:	701a      	strb	r2, [r3, #0]
      printf("\r\nAuto-reload repeat % times", timRepeat);
 8000e4a:	4b13      	ldr	r3, [pc, #76]	; (8000e98 <TIM+0x114>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4814      	ldr	r0, [pc, #80]	; (8000ea4 <TIM+0x120>)
 8000e52:	f008 f8a3 	bl	8008f9c <iprintf>
}
 8000e56:	e00e      	b.n	8000e76 <TIM+0xf2>
   else if (strncmp(paramStr, "HELP", 2) == 0){
 8000e58:	2202      	movs	r2, #2
 8000e5a:	4913      	ldr	r1, [pc, #76]	; (8000ea8 <TIM+0x124>)
 8000e5c:	6878      	ldr	r0, [r7, #4]
 8000e5e:	f008 fab9 	bl	80093d4 <strncmp>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d103      	bne.n	8000e70 <TIM+0xec>
      printf("\r\nSome help text for the Timer CountDown (TCD) command-set here...");
 8000e68:	4810      	ldr	r0, [pc, #64]	; (8000eac <TIM+0x128>)
 8000e6a:	f008 f897 	bl	8008f9c <iprintf>
}
 8000e6e:	e002      	b.n	8000e76 <TIM+0xf2>
      printf("\r\nUNKNOWN TCD COMMAND");
 8000e70:	480f      	ldr	r0, [pc, #60]	; (8000eb0 <TIM+0x12c>)
 8000e72:	f008 f893 	bl	8008f9c <iprintf>
}
 8000e76:	bf00      	nop
 8000e78:	3708      	adds	r7, #8
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	0800b4a4 	.word	0x0800b4a4
 8000e84:	200005fc 	.word	0x200005fc
 8000e88:	0800b4a8 	.word	0x0800b4a8
 8000e8c:	0800b4cc 	.word	0x0800b4cc
 8000e90:	0800b4d4 	.word	0x0800b4d4
 8000e94:	0800b4f0 	.word	0x0800b4f0
 8000e98:	20000000 	.word	0x20000000
 8000e9c:	20000550 	.word	0x20000550
 8000ea0:	200007c1 	.word	0x200007c1
 8000ea4:	0800b4f8 	.word	0x0800b4f8
 8000ea8:	0800b3f8 	.word	0x0800b3f8
 8000eac:	0800b518 	.word	0x0800b518
 8000eb0:	0800b55c 	.word	0x0800b55c

08000eb4 <SYS>:

void SYS(char* paramStr, int* paramValues){
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	6039      	str	r1, [r7, #0]
   if (strncmp(paramStr, "BN", 2) == 0) {
 8000ebe:	2202      	movs	r2, #2
 8000ec0:	4915      	ldr	r1, [pc, #84]	; (8000f18 <SYS+0x64>)
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f008 fa86 	bl	80093d4 <strncmp>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d105      	bne.n	8000eda <SYS+0x26>
      printf("\r\nBuild no.:%d", BUILD);
 8000ece:	f240 1107 	movw	r1, #263	; 0x107
 8000ed2:	4812      	ldr	r0, [pc, #72]	; (8000f1c <SYS+0x68>)
 8000ed4:	f008 f862 	bl	8008f9c <iprintf>
   }
   else if (strncmp(paramStr, "VER", 2) == 0) {
      printf("\r\nVersion:%d.%d", MAJOR_VERSION, MINOR_VERSION);
   }

}
 8000ed8:	e019      	b.n	8000f0e <SYS+0x5a>
   else if (strncmp(paramStr, "BD", 2) == 0) {
 8000eda:	2202      	movs	r2, #2
 8000edc:	4910      	ldr	r1, [pc, #64]	; (8000f20 <SYS+0x6c>)
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	f008 fa78 	bl	80093d4 <strncmp>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d104      	bne.n	8000ef4 <SYS+0x40>
      printf("\r\nBuild date: %s", BUILD_DATE_AND_TIME);
 8000eea:	490e      	ldr	r1, [pc, #56]	; (8000f24 <SYS+0x70>)
 8000eec:	480e      	ldr	r0, [pc, #56]	; (8000f28 <SYS+0x74>)
 8000eee:	f008 f855 	bl	8008f9c <iprintf>
}
 8000ef2:	e00c      	b.n	8000f0e <SYS+0x5a>
   else if (strncmp(paramStr, "VER", 2) == 0) {
 8000ef4:	2202      	movs	r2, #2
 8000ef6:	490d      	ldr	r1, [pc, #52]	; (8000f2c <SYS+0x78>)
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f008 fa6b 	bl	80093d4 <strncmp>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d104      	bne.n	8000f0e <SYS+0x5a>
      printf("\r\nVersion:%d.%d", MAJOR_VERSION, MINOR_VERSION);
 8000f04:	2200      	movs	r2, #0
 8000f06:	2100      	movs	r1, #0
 8000f08:	4809      	ldr	r0, [pc, #36]	; (8000f30 <SYS+0x7c>)
 8000f0a:	f008 f847 	bl	8008f9c <iprintf>
}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	0800b574 	.word	0x0800b574
 8000f1c:	0800b578 	.word	0x0800b578
 8000f20:	0800b588 	.word	0x0800b588
 8000f24:	0800b58c 	.word	0x0800b58c
 8000f28:	0800b5a8 	.word	0x0800b5a8
 8000f2c:	0800b5bc 	.word	0x0800b5bc
 8000f30:	0800b5c0 	.word	0x0800b5c0

08000f34 <CO2>:

void CO2(char* paramStr, int* paramValues) {
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b08a      	sub	sp, #40	; 0x28
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	6039      	str	r1, [r7, #0]
   if (strncmp(paramStr, "START", 5) == 0) {
 8000f3e:	2205      	movs	r2, #5
 8000f40:	4945      	ldr	r1, [pc, #276]	; (8001058 <CO2+0x124>)
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f008 fa46 	bl	80093d4 <strncmp>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d103      	bne.n	8000f56 <CO2+0x22>
      ContinuousMeasurement(0);
 8000f4e:	2000      	movs	r0, #0
 8000f50:	f000 fde6 	bl	8001b20 <ContinuousMeasurement>
   *************/

   else {
      printf("\r\nUNKNOWN TCD COMMAND");
   }
}
 8000f54:	e07c      	b.n	8001050 <CO2+0x11c>
   else if (strncmp(paramStr, "STOP", 4) == 0) {
 8000f56:	2204      	movs	r2, #4
 8000f58:	4940      	ldr	r1, [pc, #256]	; (800105c <CO2+0x128>)
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f008 fa3a 	bl	80093d4 <strncmp>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d102      	bne.n	8000f6c <CO2+0x38>
      StopContinuousMeasurement();
 8000f66:	f000 fe11 	bl	8001b8c <StopContinuousMeasurement>
}
 8000f6a:	e071      	b.n	8001050 <CO2+0x11c>
   else if (strncmp(paramStr, "VERSION", 7) == 0) {
 8000f6c:	2207      	movs	r2, #7
 8000f6e:	493c      	ldr	r1, [pc, #240]	; (8001060 <CO2+0x12c>)
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f008 fa2f 	bl	80093d4 <strncmp>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d102      	bne.n	8000f82 <CO2+0x4e>
      ReadFirmwareVersion();
 8000f7c:	f000 fd98 	bl	8001ab0 <ReadFirmwareVersion>
}
 8000f80:	e066      	b.n	8001050 <CO2+0x11c>
   else if (strncmp(paramStr, "INTERVAL", sizeof("INTERVAL")) == 0){
 8000f82:	4938      	ldr	r1, [pc, #224]	; (8001064 <CO2+0x130>)
 8000f84:	6878      	ldr	r0, [r7, #4]
 8000f86:	f7ff f923 	bl	80001d0 <strcmp>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d103      	bne.n	8000f98 <CO2+0x64>
      SetMeasurementInterval(2); // will probably only work with 2 sec interval since the crc is pre-calculated for this value.
 8000f90:	2002      	movs	r0, #2
 8000f92:	f000 fe1f 	bl	8001bd4 <SetMeasurementInterval>
}
 8000f96:	e05b      	b.n	8001050 <CO2+0x11c>
   else if (strncmp(paramStr, "READ", 4) == 0) {
 8000f98:	2204      	movs	r2, #4
 8000f9a:	4933      	ldr	r1, [pc, #204]	; (8001068 <CO2+0x134>)
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f008 fa19 	bl	80093d4 <strncmp>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d144      	bne.n	8001032 <CO2+0xfe>
      if (1 == ReadMeasurement(data, sizeof(data))) {
 8000fa8:	f107 030c 	add.w	r3, r7, #12
 8000fac:	2114      	movs	r1, #20
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f000 fe46 	bl	8001c40 <ReadMeasurement>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d137      	bne.n	800102a <CO2+0xf6>
         tempU32 = (unsigned int)((((unsigned int)data[0]) << 24) |
 8000fba:	7b3b      	ldrb	r3, [r7, #12]
 8000fbc:	061a      	lsls	r2, r3, #24
         (((unsigned int)data[1]) << 16) |
 8000fbe:	7b7b      	ldrb	r3, [r7, #13]
 8000fc0:	041b      	lsls	r3, r3, #16
         tempU32 = (unsigned int)((((unsigned int)data[0]) << 24) |
 8000fc2:	431a      	orrs	r2, r3
         (((unsigned int)data[3]) << 8) |
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
 8000fc6:	021b      	lsls	r3, r3, #8
         (((unsigned int)data[1]) << 16) |
 8000fc8:	4313      	orrs	r3, r2
         ((unsigned int)data[4]));
 8000fca:	7c3a      	ldrb	r2, [r7, #16]
         tempU32 = (unsigned int)((((unsigned int)data[0]) << 24) |
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	60bb      	str	r3, [r7, #8]
         co2Concentration = *(float*)&tempU32; // co2Concentration
 8000fd0:	f107 0308 	add.w	r3, r7, #8
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	627b      	str	r3, [r7, #36]	; 0x24
         tempU32 = (unsigned int)((((unsigned int)data[6]) << 24) |
 8000fd8:	7cbb      	ldrb	r3, [r7, #18]
 8000fda:	061a      	lsls	r2, r3, #24
         (((unsigned int)data[7]) << 16) |
 8000fdc:	7cfb      	ldrb	r3, [r7, #19]
 8000fde:	041b      	lsls	r3, r3, #16
         tempU32 = (unsigned int)((((unsigned int)data[6]) << 24) |
 8000fe0:	431a      	orrs	r2, r3
         (((unsigned int)data[9]) << 8) |
 8000fe2:	7d7b      	ldrb	r3, [r7, #21]
 8000fe4:	021b      	lsls	r3, r3, #8
         (((unsigned int)data[7]) << 16) |
 8000fe6:	4313      	orrs	r3, r2
         ((unsigned int)data[10]));
 8000fe8:	7dba      	ldrb	r2, [r7, #22]
         tempU32 = (unsigned int)((((unsigned int)data[6]) << 24) |
 8000fea:	4313      	orrs	r3, r2
 8000fec:	60bb      	str	r3, [r7, #8]
         temperature = *(float*)&tempU32;
 8000fee:	f107 0308 	add.w	r3, r7, #8
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	623b      	str	r3, [r7, #32]
         printf("\r\nco2Concentration = %f", co2Concentration);
 8000ff6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000ff8:	f7ff fab6 	bl	8000568 <__aeabi_f2d>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	460b      	mov	r3, r1
 8001000:	481a      	ldr	r0, [pc, #104]	; (800106c <CO2+0x138>)
 8001002:	f007 ffcb 	bl	8008f9c <iprintf>
         printf("\r\ntemperature = %f", temperature);
 8001006:	6a38      	ldr	r0, [r7, #32]
 8001008:	f7ff faae 	bl	8000568 <__aeabi_f2d>
 800100c:	4602      	mov	r2, r0
 800100e:	460b      	mov	r3, r1
 8001010:	4817      	ldr	r0, [pc, #92]	; (8001070 <CO2+0x13c>)
 8001012:	f007 ffc3 	bl	8008f9c <iprintf>
         sprintf((char*) paramValues, "co2 Concentration = %f", co2Concentration);
 8001016:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001018:	f7ff faa6 	bl	8000568 <__aeabi_f2d>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	4914      	ldr	r1, [pc, #80]	; (8001074 <CO2+0x140>)
 8001022:	6838      	ldr	r0, [r7, #0]
 8001024:	f008 f8d6 	bl	80091d4 <siprintf>
}
 8001028:	e012      	b.n	8001050 <CO2+0x11c>
         printf("\r\nReading sensor-data failed!");
 800102a:	4813      	ldr	r0, [pc, #76]	; (8001078 <CO2+0x144>)
 800102c:	f007 ffb6 	bl	8008f9c <iprintf>
}
 8001030:	e00e      	b.n	8001050 <CO2+0x11c>
   else if (strncmp(paramStr, "HELP", 4) == 0){
 8001032:	2204      	movs	r2, #4
 8001034:	4911      	ldr	r1, [pc, #68]	; (800107c <CO2+0x148>)
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f008 f9cc 	bl	80093d4 <strncmp>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d103      	bne.n	800104a <CO2+0x116>
      printf("\r\nSome help text for the CO2 Measurement command-set here...");
 8001042:	480f      	ldr	r0, [pc, #60]	; (8001080 <CO2+0x14c>)
 8001044:	f007 ffaa 	bl	8008f9c <iprintf>
}
 8001048:	e002      	b.n	8001050 <CO2+0x11c>
      printf("\r\nUNKNOWN TCD COMMAND");
 800104a:	480e      	ldr	r0, [pc, #56]	; (8001084 <CO2+0x150>)
 800104c:	f007 ffa6 	bl	8008f9c <iprintf>
}
 8001050:	bf00      	nop
 8001052:	3728      	adds	r7, #40	; 0x28
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	0800b5d0 	.word	0x0800b5d0
 800105c:	0800b5d8 	.word	0x0800b5d8
 8001060:	0800b5e0 	.word	0x0800b5e0
 8001064:	0800b5e8 	.word	0x0800b5e8
 8001068:	0800b5f4 	.word	0x0800b5f4
 800106c:	0800b5fc 	.word	0x0800b5fc
 8001070:	0800b614 	.word	0x0800b614
 8001074:	0800b628 	.word	0x0800b628
 8001078:	0800b640 	.word	0x0800b640
 800107c:	0800b3f8 	.word	0x0800b3f8
 8001080:	0800b660 	.word	0x0800b660
 8001084:	0800b55c 	.word	0x0800b55c

08001088 <promt>:
  {"TCD", 4, 7, {"OS", "PERIOD", "REPEAT", "HELP"}, {0, 500, 10, 0}, &TIM},
  {"CO2", 4, 7, {"READ", "VERSION", "INTERVAL", "HELP"}, {0, 1000, 60, 0}, &CO2},
  {"SYS", 3, 4, {"BN", "BD", "VER"}, {0, 0, 0}, &SYS}
};

void promt() {
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
   printf("\r\nNUCLEO> ");
 800108c:	4805      	ldr	r0, [pc, #20]	; (80010a4 <promt+0x1c>)
 800108e:	f007 ff85 	bl	8008f9c <iprintf>
   fflush(stdout);
 8001092:	4b05      	ldr	r3, [pc, #20]	; (80010a8 <promt+0x20>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	4618      	mov	r0, r3
 800109a:	f007 fea9 	bl	8008df0 <fflush>
}
 800109e:	bf00      	nop
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	0800b6a0 	.word	0x0800b6a0
 80010a8:	200003c4 	.word	0x200003c4

080010ac <executeCmd>:

uint8_t executeCmd(char *termInput, int cmdLength) {
 80010ac:	b590      	push	{r4, r7, lr}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
   int i = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
   size_t numberOfCommands = sizeof(mcuCmds) / sizeof(mcuCmds[0]);
 80010ba:	2305      	movs	r3, #5
 80010bc:	60bb      	str	r3, [r7, #8]

   // Check if the entered command is part of the command-list for this application.
   for (; i < numberOfCommands; i++) {
 80010be:	e03d      	b.n	800113c <executeCmd+0x90>
 	  if (strncmp(mcuCmds[i].name, termInput, strlen(mcuCmds[i].name)) == 0) {
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	22ac      	movs	r2, #172	; 0xac
 80010c4:	fb02 f303 	mul.w	r3, r2, r3
 80010c8:	4a27      	ldr	r2, [pc, #156]	; (8001168 <executeCmd+0xbc>)
 80010ca:	189c      	adds	r4, r3, r2
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	22ac      	movs	r2, #172	; 0xac
 80010d0:	fb02 f303 	mul.w	r3, r2, r3
 80010d4:	4a24      	ldr	r2, [pc, #144]	; (8001168 <executeCmd+0xbc>)
 80010d6:	4413      	add	r3, r2
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff f8d9 	bl	8000290 <strlen>
 80010de:	4603      	mov	r3, r0
 80010e0:	461a      	mov	r2, r3
 80010e2:	6879      	ldr	r1, [r7, #4]
 80010e4:	4620      	mov	r0, r4
 80010e6:	f008 f975 	bl	80093d4 <strncmp>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d122      	bne.n	8001136 <executeCmd+0x8a>
 		 mcuCmds[i].cmdFunction((char*)&termInput[strlen(mcuCmds[i].name)+1], (int*) &mcuCmds[i].paramValues);
 80010f0:	4a1d      	ldr	r2, [pc, #116]	; (8001168 <executeCmd+0xbc>)
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	21ac      	movs	r1, #172	; 0xac
 80010f6:	fb01 f303 	mul.w	r3, r1, r3
 80010fa:	4413      	add	r3, r2
 80010fc:	33a8      	adds	r3, #168	; 0xa8
 80010fe:	681c      	ldr	r4, [r3, #0]
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	22ac      	movs	r2, #172	; 0xac
 8001104:	fb02 f303 	mul.w	r3, r2, r3
 8001108:	4a17      	ldr	r2, [pc, #92]	; (8001168 <executeCmd+0xbc>)
 800110a:	4413      	add	r3, r2
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff f8bf 	bl	8000290 <strlen>
 8001112:	4603      	mov	r3, r0
 8001114:	3301      	adds	r3, #1
 8001116:	687a      	ldr	r2, [r7, #4]
 8001118:	441a      	add	r2, r3
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	21ac      	movs	r1, #172	; 0xac
 800111e:	fb01 f303 	mul.w	r3, r1, r3
 8001122:	3380      	adds	r3, #128	; 0x80
 8001124:	4910      	ldr	r1, [pc, #64]	; (8001168 <executeCmd+0xbc>)
 8001126:	440b      	add	r3, r1
 8001128:	4619      	mov	r1, r3
 800112a:	4610      	mov	r0, r2
 800112c:	47a0      	blx	r4
       /*** for test only...
 		 printf("\r\nparamValues[0]: %d, paramValues[1]: %d, paramValues[2]: %d",
               mcuCmds[i].paramValues[0],mcuCmds[i].paramValues[1],mcuCmds[i].paramValues[2]);
               ***/
 		 promt();
 800112e:	f7ff ffab 	bl	8001088 <promt>
     	 return 0;
 8001132:	2300      	movs	r3, #0
 8001134:	e014      	b.n	8001160 <executeCmd+0xb4>
   for (; i < numberOfCommands; i++) {
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	3301      	adds	r3, #1
 800113a:	60fb      	str	r3, [r7, #12]
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	429a      	cmp	r2, r3
 8001142:	d8bd      	bhi.n	80010c0 <executeCmd+0x14>
      }
   }

   // Execute the command if part of the command-list.
   if (i >= numberOfCommands) {
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	68ba      	ldr	r2, [r7, #8]
 8001148:	429a      	cmp	r2, r3
 800114a:	d808      	bhi.n	800115e <executeCmd+0xb2>
      printf("\r\nThe command: %s[%d], is not recognized", termInput, numberOfCommands);
 800114c:	68ba      	ldr	r2, [r7, #8]
 800114e:	6879      	ldr	r1, [r7, #4]
 8001150:	4806      	ldr	r0, [pc, #24]	; (800116c <executeCmd+0xc0>)
 8001152:	f007 ff23 	bl	8008f9c <iprintf>
      promt();
 8001156:	f7ff ff97 	bl	8001088 <promt>
      return -1;
 800115a:	23ff      	movs	r3, #255	; 0xff
 800115c:	e000      	b.n	8001160 <executeCmd+0xb4>
   }
   else {
	  return -2;
 800115e:	23fe      	movs	r3, #254	; 0xfe
   }
}
 8001160:	4618      	mov	r0, r3
 8001162:	3714      	adds	r7, #20
 8001164:	46bd      	mov	sp, r7
 8001166:	bd90      	pop	{r4, r7, pc}
 8001168:	20000004 	.word	0x20000004
 800116c:	0800b6ac 	.word	0x0800b6ac

08001170 <lcdInterfaceInit>:
#include "main.h"
#include "lcd16x2.h"

extern void delay_us(uint16_t delay);

int lcdInterfaceInit() {
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
   // 01: General purpose output mode - for PB0 - PB3 & PB6 & PB7 the 32bit-map
   // PB8 is used for test.
   // will look like this:
   //                 B8B7B6----B3B2B1B0
   // 0b00000000000000010101000001010101 = 0x0015055
   GPIOB->MODER |= 0x15055UL;
 8001174:	4b0d      	ldr	r3, [pc, #52]	; (80011ac <lcdInterfaceInit+0x3c>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a0c      	ldr	r2, [pc, #48]	; (80011ac <lcdInterfaceInit+0x3c>)
 800117a:	f443 33a8 	orr.w	r3, r3, #86016	; 0x15000
 800117e:	f043 0355 	orr.w	r3, r3, #85	; 0x55
 8001182:	6013      	str	r3, [r2, #0]
   //GPIOB->OSPEEDR |= 0x15055UL;

   // 10: High speed
   //                 B8B7B6----B3B2B1B0
   // 0b00000000000000011010000010101010 = 0x1A0AA
   GPIOB->OSPEEDR |= 0x1A0AAUL;
 8001184:	4b09      	ldr	r3, [pc, #36]	; (80011ac <lcdInterfaceInit+0x3c>)
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	4a08      	ldr	r2, [pc, #32]	; (80011ac <lcdInterfaceInit+0x3c>)
 800118a:	f443 33d0 	orr.w	r3, r3, #106496	; 0x1a000
 800118e:	f043 03aa 	orr.w	r3, r3, #170	; 0xaa
 8001192:	6093      	str	r3, [r2, #8]

   // GPIO port pull-up/pull-down register
   // 00: No pull-up, pull-down
   //GPIOB_PUPDR |= 0b0000000000000000;
   // Setting PB8 high to indicate LCD Interface Init.
   GPIOB->ODR |= 0b0000000100000000;
 8001194:	4b05      	ldr	r3, [pc, #20]	; (80011ac <lcdInterfaceInit+0x3c>)
 8001196:	695b      	ldr	r3, [r3, #20]
 8001198:	4a04      	ldr	r2, [pc, #16]	; (80011ac <lcdInterfaceInit+0x3c>)
 800119a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800119e:	6153      	str	r3, [r2, #20]

   return 0;
 80011a0:	2300      	movs	r3, #0
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	48000400 	.word	0x48000400

080011b0 <pulseEnable>:

void pulseEnable() {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
   // pulseEnable
   GPIOB->ODR &= ~0x80; // Enable 0
 80011b4:	4b0e      	ldr	r3, [pc, #56]	; (80011f0 <pulseEnable+0x40>)
 80011b6:	695b      	ldr	r3, [r3, #20]
 80011b8:	4a0d      	ldr	r2, [pc, #52]	; (80011f0 <pulseEnable+0x40>)
 80011ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011be:	6153      	str	r3, [r2, #20]
   delay_us(1);
 80011c0:	2001      	movs	r0, #1
 80011c2:	f000 f94f 	bl	8001464 <delay_us>
   GPIOB->ODR |= 0x80; // Enable 1
 80011c6:	4b0a      	ldr	r3, [pc, #40]	; (80011f0 <pulseEnable+0x40>)
 80011c8:	695b      	ldr	r3, [r3, #20]
 80011ca:	4a09      	ldr	r2, [pc, #36]	; (80011f0 <pulseEnable+0x40>)
 80011cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011d0:	6153      	str	r3, [r2, #20]
   delay_us(1);
 80011d2:	2001      	movs	r0, #1
 80011d4:	f000 f946 	bl	8001464 <delay_us>
   GPIOB->ODR &= ~0x80; // Enable 0
 80011d8:	4b05      	ldr	r3, [pc, #20]	; (80011f0 <pulseEnable+0x40>)
 80011da:	695b      	ldr	r3, [r3, #20]
 80011dc:	4a04      	ldr	r2, [pc, #16]	; (80011f0 <pulseEnable+0x40>)
 80011de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011e2:	6153      	str	r3, [r2, #20]
   delay_us(100);
 80011e4:	2064      	movs	r0, #100	; 0x64
 80011e6:	f000 f93d 	bl	8001464 <delay_us>
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	48000400 	.word	0x48000400

080011f4 <lcd4wireHwInit>:

void lcd4wireHwInit() {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
   HAL_Delay(50); // Wait 15 ms after power is applied.
 80011f8:	2032      	movs	r0, #50	; 0x32
 80011fa:	f001 f879 	bl	80022f0 <HAL_Delay>
   GPIOB->ODR &= ~0xCf; // RS = 0 (PB6) & EN = 0 (PB7) & D4-D7 = 0 (PB0-PB3)
 80011fe:	4b13      	ldr	r3, [pc, #76]	; (800124c <lcd4wireHwInit+0x58>)
 8001200:	695b      	ldr	r3, [r3, #20]
 8001202:	4a12      	ldr	r2, [pc, #72]	; (800124c <lcd4wireHwInit+0x58>)
 8001204:	f023 03cf 	bic.w	r3, r3, #207	; 0xcf
 8001208:	6153      	str	r3, [r2, #20]

   GPIOB->ODR |= 0x3; // Set D4-D7 = 0b0011 (PB0-PB3)
 800120a:	4b10      	ldr	r3, [pc, #64]	; (800124c <lcd4wireHwInit+0x58>)
 800120c:	695b      	ldr	r3, [r3, #20]
 800120e:	4a0f      	ldr	r2, [pc, #60]	; (800124c <lcd4wireHwInit+0x58>)
 8001210:	f043 0303 	orr.w	r3, r3, #3
 8001214:	6153      	str	r3, [r2, #20]
   pulseEnable();
 8001216:	f7ff ffcb 	bl	80011b0 <pulseEnable>
   delay_us(4500);
 800121a:	f241 1094 	movw	r0, #4500	; 0x1194
 800121e:	f000 f921 	bl	8001464 <delay_us>

   //GPIOB->ODR |= 0x3; // Set D4-D7 = 0b0011 (PB0-PB3)
   pulseEnable();
 8001222:	f7ff ffc5 	bl	80011b0 <pulseEnable>
   delay_us(4500);
 8001226:	f241 1094 	movw	r0, #4500	; 0x1194
 800122a:	f000 f91b 	bl	8001464 <delay_us>

   //GPIOB->ODR |= 0x3; // Set D4-D7 = 0b0011 (PB0-PB3)
   pulseEnable();
 800122e:	f7ff ffbf 	bl	80011b0 <pulseEnable>
   delay_us(150);
 8001232:	2096      	movs	r0, #150	; 0x96
 8001234:	f000 f916 	bl	8001464 <delay_us>

   GPIOB->ODR &= ~0x1; // Set D4-D7 = 0b0010 (PB0-PB3)
 8001238:	4b04      	ldr	r3, [pc, #16]	; (800124c <lcd4wireHwInit+0x58>)
 800123a:	695b      	ldr	r3, [r3, #20]
 800123c:	4a03      	ldr	r2, [pc, #12]	; (800124c <lcd4wireHwInit+0x58>)
 800123e:	f023 0301 	bic.w	r3, r3, #1
 8001242:	6153      	str	r3, [r2, #20]
   pulseEnable();
 8001244:	f7ff ffb4 	bl	80011b0 <pulseEnable>
}
 8001248:	bf00      	nop
 800124a:	bd80      	pop	{r7, pc}
 800124c:	48000400 	.word	0x48000400

08001250 <loadLcdRegister>:

void loadLcdRegister(uint8_t regValue, uint8_t regType) {
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	460a      	mov	r2, r1
 800125a:	71fb      	strb	r3, [r7, #7]
 800125c:	4613      	mov	r3, r2
 800125e:	71bb      	strb	r3, [r7, #6]
   // Loads a 8-bit value into either a Instruction register or a Data register
   // depending on the regType.
   // regType 0 = Instruction register
   // regType 1 = Data register
   if (regType == 1)
 8001260:	79bb      	ldrb	r3, [r7, #6]
 8001262:	2b01      	cmp	r3, #1
 8001264:	d106      	bne.n	8001274 <loadLcdRegister+0x24>
      GPIOB->ODR |= 0x80;
 8001266:	4b13      	ldr	r3, [pc, #76]	; (80012b4 <loadLcdRegister+0x64>)
 8001268:	695b      	ldr	r3, [r3, #20]
 800126a:	4a12      	ldr	r2, [pc, #72]	; (80012b4 <loadLcdRegister+0x64>)
 800126c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001270:	6153      	str	r3, [r2, #20]
 8001272:	e005      	b.n	8001280 <loadLcdRegister+0x30>
   else
      GPIOB->ODR &= ~0x80;
 8001274:	4b0f      	ldr	r3, [pc, #60]	; (80012b4 <loadLcdRegister+0x64>)
 8001276:	695b      	ldr	r3, [r3, #20]
 8001278:	4a0e      	ldr	r2, [pc, #56]	; (80012b4 <loadLcdRegister+0x64>)
 800127a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800127e:	6153      	str	r3, [r2, #20]

   GPIOB->ODR |= (regValue >> 4) & 0xf;
 8001280:	4b0c      	ldr	r3, [pc, #48]	; (80012b4 <loadLcdRegister+0x64>)
 8001282:	695a      	ldr	r2, [r3, #20]
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	091b      	lsrs	r3, r3, #4
 8001288:	b2db      	uxtb	r3, r3
 800128a:	f003 030f 	and.w	r3, r3, #15
 800128e:	4909      	ldr	r1, [pc, #36]	; (80012b4 <loadLcdRegister+0x64>)
 8001290:	4313      	orrs	r3, r2
 8001292:	614b      	str	r3, [r1, #20]
   pulseEnable();
 8001294:	f7ff ff8c 	bl	80011b0 <pulseEnable>
   GPIOB->ODR |= regValue & 0xf;
 8001298:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <loadLcdRegister+0x64>)
 800129a:	695a      	ldr	r2, [r3, #20]
 800129c:	79fb      	ldrb	r3, [r7, #7]
 800129e:	f003 030f 	and.w	r3, r3, #15
 80012a2:	4904      	ldr	r1, [pc, #16]	; (80012b4 <loadLcdRegister+0x64>)
 80012a4:	4313      	orrs	r3, r2
 80012a6:	614b      	str	r3, [r1, #20]
   pulseEnable();
 80012a8:	f7ff ff82 	bl	80011b0 <pulseEnable>
}
 80012ac:	bf00      	nop
 80012ae:	3708      	adds	r7, #8
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	48000400 	.word	0x48000400

080012b8 <lcdConfig>:

int lcdConfig() {
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
   lcd4wireHwInit();
 80012bc:	f7ff ff9a 	bl	80011f4 <lcd4wireHwInit>
   loadLcdRegister(FUNCTION_SET | FUNCTION_4BIT_BUS | FUNCTION_2LINE_DISPLAY, 0);
 80012c0:	2100      	movs	r1, #0
 80012c2:	2028      	movs	r0, #40	; 0x28
 80012c4:	f7ff ffc4 	bl	8001250 <loadLcdRegister>
   //lcdRegLatch(0x28);

   loadLcdRegister(DISPLAY_SETUP | DISPLAY_SETUP_ON, 0);
 80012c8:	2100      	movs	r1, #0
 80012ca:	200c      	movs	r0, #12
 80012cc:	f7ff ffc0 	bl	8001250 <loadLcdRegister>
   //lcdRegLatch(0x0c);

   loadLcdRegister(ENTRY_MODE | ENTRY_MODE_INCR, 0);
 80012d0:	2100      	movs	r1, #0
 80012d2:	2006      	movs	r0, #6
 80012d4:	f7ff ffbc 	bl	8001250 <loadLcdRegister>
   //lcdRegLatch(0x06);

   return 0;
 80012d8:	2300      	movs	r3, #0
}
 80012da:	4618      	mov	r0, r3
 80012dc:	bd80      	pop	{r7, pc}
	...

080012e0 <lcdInit>:

void lcdInit() {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b084      	sub	sp, #16
 80012e4:	af00      	add	r7, sp, #0
   lcdInterfaceInit();
 80012e6:	f7ff ff43 	bl	8001170 <lcdInterfaceInit>
   lcdConfig();
 80012ea:	f7ff ffe5 	bl	80012b8 <lcdConfig>

   // Write a character to the display?
   uint8_t txt[] = {'N', 'U', 'C', 'L', 'E', 'O'};
 80012ee:	4a10      	ldr	r2, [pc, #64]	; (8001330 <lcdInit+0x50>)
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012f6:	6018      	str	r0, [r3, #0]
 80012f8:	3304      	adds	r3, #4
 80012fa:	8019      	strh	r1, [r3, #0]
   for (int i = 0; i < sizeof(txt); i++) {
 80012fc:	2300      	movs	r3, #0
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	e00d      	b.n	800131e <lcdInit+0x3e>
      loadLcdRegister(txt[i], 1);
 8001302:	1d3a      	adds	r2, r7, #4
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	4413      	add	r3, r2
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	2101      	movs	r1, #1
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff ff9f 	bl	8001250 <loadLcdRegister>
      HAL_Delay(1);
 8001312:	2001      	movs	r0, #1
 8001314:	f000 ffec 	bl	80022f0 <HAL_Delay>
   for (int i = 0; i < sizeof(txt); i++) {
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	3301      	adds	r3, #1
 800131c:	60fb      	str	r3, [r7, #12]
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	2b05      	cmp	r3, #5
 8001322:	d9ee      	bls.n	8001302 <lcdInit+0x22>
   }
}
 8001324:	bf00      	nop
 8001326:	bf00      	nop
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	0800b6d8 	.word	0x0800b6d8

08001334 <_write>:
static void MX_TIM17_Init(void);
static void MX_I2C3_Init(void);
static void MX_TIM6_Init(void);
/* USER CODE BEGIN PFP */

int _write(int fd, char *ptr, int len) {
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af00      	add	r7, sp, #0
 800133a:	60f8      	str	r0, [r7, #12]
 800133c:	60b9      	str	r1, [r7, #8]
 800133e:	607a      	str	r2, [r7, #4]
	//HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
	HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, 1000);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	b29a      	uxth	r2, r3
 8001344:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001348:	68b9      	ldr	r1, [r7, #8]
 800134a:	4804      	ldr	r0, [pc, #16]	; (800135c <_write+0x28>)
 800134c:	f005 fdd4 	bl	8006ef8 <HAL_UART_Transmit>
	return len;
 8001350:	687b      	ldr	r3, [r7, #4]
}
 8001352:	4618      	mov	r0, r3
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	200006e0 	.word	0x200006e0

08001360 <HAL_UART_RxCpltCallback>:
char termInputBuffer[80];
int bytesReceived = 0;
uint8_t led2 = OFF;
uint8_t timMode = ONE_SHOT;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
	//uint8_t UARTnewLine = 10;
	if (UART1_rxBuffer == 13) {
 8001368:	4b21      	ldr	r3, [pc, #132]	; (80013f0 <HAL_UART_RxCpltCallback+0x90>)
 800136a:	781b      	ldrb	r3, [r3, #0]
 800136c:	2b0d      	cmp	r3, #13
 800136e:	d126      	bne.n	80013be <HAL_UART_RxCpltCallback+0x5e>
		//HAL_UART_Transmit(&huart1, &UARTnewLine, 1, 100);
		if (bytesReceived > 0) {
 8001370:	4b20      	ldr	r3, [pc, #128]	; (80013f4 <HAL_UART_RxCpltCallback+0x94>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	2b00      	cmp	r3, #0
 8001376:	dd1a      	ble.n	80013ae <HAL_UART_RxCpltCallback+0x4e>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001378:	2201      	movs	r2, #1
 800137a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800137e:	481e      	ldr	r0, [pc, #120]	; (80013f8 <HAL_UART_RxCpltCallback+0x98>)
 8001380:	f002 f982 	bl	8003688 <HAL_GPIO_WritePin>

			executeCmd(&termInputBuffer[0], bytesReceived);
 8001384:	4b1b      	ldr	r3, [pc, #108]	; (80013f4 <HAL_UART_RxCpltCallback+0x94>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4619      	mov	r1, r3
 800138a:	481c      	ldr	r0, [pc, #112]	; (80013fc <HAL_UART_RxCpltCallback+0x9c>)
 800138c:	f7ff fe8e 	bl	80010ac <executeCmd>
			bytesReceived = 0;
 8001390:	4b18      	ldr	r3, [pc, #96]	; (80013f4 <HAL_UART_RxCpltCallback+0x94>)
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
			memset(termInputBuffer, 0, 80);
 8001396:	2250      	movs	r2, #80	; 0x50
 8001398:	2100      	movs	r1, #0
 800139a:	4818      	ldr	r0, [pc, #96]	; (80013fc <HAL_UART_RxCpltCallback+0x9c>)
 800139c:	f008 f812 	bl	80093c4 <memset>
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80013a0:	2200      	movs	r2, #0
 80013a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013a6:	4814      	ldr	r0, [pc, #80]	; (80013f8 <HAL_UART_RxCpltCallback+0x98>)
 80013a8:	f002 f96e 	bl	8003688 <HAL_GPIO_WritePin>
 80013ac:	e001      	b.n	80013b2 <HAL_UART_RxCpltCallback+0x52>
		} else {
			promt();
 80013ae:	f7ff fe6b 	bl	8001088 <promt>
		}
		HAL_UART_Receive_IT(&huart1, &UART1_rxBuffer, 1);
 80013b2:	2201      	movs	r2, #1
 80013b4:	490e      	ldr	r1, [pc, #56]	; (80013f0 <HAL_UART_RxCpltCallback+0x90>)
 80013b6:	4812      	ldr	r0, [pc, #72]	; (8001400 <HAL_UART_RxCpltCallback+0xa0>)
 80013b8:	f005 fe28 	bl	800700c <HAL_UART_Receive_IT>
		return;
 80013bc:	e015      	b.n	80013ea <HAL_UART_RxCpltCallback+0x8a>
	}
	HAL_UART_Transmit(&huart1, &UART1_rxBuffer, 1, 100);
 80013be:	2364      	movs	r3, #100	; 0x64
 80013c0:	2201      	movs	r2, #1
 80013c2:	490b      	ldr	r1, [pc, #44]	; (80013f0 <HAL_UART_RxCpltCallback+0x90>)
 80013c4:	480e      	ldr	r0, [pc, #56]	; (8001400 <HAL_UART_RxCpltCallback+0xa0>)
 80013c6:	f005 fd97 	bl	8006ef8 <HAL_UART_Transmit>
	termInputBuffer[bytesReceived] = UART1_rxBuffer;
 80013ca:	4b0a      	ldr	r3, [pc, #40]	; (80013f4 <HAL_UART_RxCpltCallback+0x94>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a08      	ldr	r2, [pc, #32]	; (80013f0 <HAL_UART_RxCpltCallback+0x90>)
 80013d0:	7811      	ldrb	r1, [r2, #0]
 80013d2:	4a0a      	ldr	r2, [pc, #40]	; (80013fc <HAL_UART_RxCpltCallback+0x9c>)
 80013d4:	54d1      	strb	r1, [r2, r3]
	bytesReceived++;
 80013d6:	4b07      	ldr	r3, [pc, #28]	; (80013f4 <HAL_UART_RxCpltCallback+0x94>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	3301      	adds	r3, #1
 80013dc:	4a05      	ldr	r2, [pc, #20]	; (80013f4 <HAL_UART_RxCpltCallback+0x94>)
 80013de:	6013      	str	r3, [r2, #0]
	// re-trigger the interrupt...
	HAL_UART_Receive_IT(&huart1, &UART1_rxBuffer, 1);
 80013e0:	2201      	movs	r2, #1
 80013e2:	4903      	ldr	r1, [pc, #12]	; (80013f0 <HAL_UART_RxCpltCallback+0x90>)
 80013e4:	4806      	ldr	r0, [pc, #24]	; (8001400 <HAL_UART_RxCpltCallback+0xa0>)
 80013e6:	f005 fe11 	bl	800700c <HAL_UART_Receive_IT>
}
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	20000768 	.word	0x20000768
 80013f4:	200007bc 	.word	0x200007bc
 80013f8:	48000400 	.word	0x48000400
 80013fc:	2000076c 	.word	0x2000076c
 8001400:	200006e0 	.word	0x200006e0

08001404 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
   if (timMode == ONE_SHOT) {
 800140c:	4b10      	ldr	r3, [pc, #64]	; (8001450 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d108      	bne.n	8001426 <HAL_TIM_PeriodElapsedCallback+0x22>
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001414:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001418:	480e      	ldr	r0, [pc, #56]	; (8001454 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800141a:	f002 f94d 	bl	80036b8 <HAL_GPIO_TogglePin>
      HAL_TIM_Base_Stop_IT(&htim2);
 800141e:	480e      	ldr	r0, [pc, #56]	; (8001458 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001420:	f004 fbb0 	bl	8005b84 <HAL_TIM_Base_Stop_IT>
         HAL_TIM_Base_Stop_IT(&htim2);
      }
   }
   //printf("\r\nHAL_TIM_PeriodElapsedCallback");
   //promt();
}
 8001424:	e010      	b.n	8001448 <HAL_TIM_PeriodElapsedCallback+0x44>
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001426:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800142a:	480a      	ldr	r0, [pc, #40]	; (8001454 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800142c:	f002 f944 	bl	80036b8 <HAL_GPIO_TogglePin>
      if (timRepeatCount++ > timRepeat) {
 8001430:	4b0a      	ldr	r3, [pc, #40]	; (800145c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	1c5a      	adds	r2, r3, #1
 8001436:	4909      	ldr	r1, [pc, #36]	; (800145c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001438:	600a      	str	r2, [r1, #0]
 800143a:	4a09      	ldr	r2, [pc, #36]	; (8001460 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800143c:	6812      	ldr	r2, [r2, #0]
 800143e:	4293      	cmp	r3, r2
 8001440:	dd02      	ble.n	8001448 <HAL_TIM_PeriodElapsedCallback+0x44>
         HAL_TIM_Base_Stop_IT(&htim2);
 8001442:	4805      	ldr	r0, [pc, #20]	; (8001458 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001444:	f004 fb9e 	bl	8005b84 <HAL_TIM_Base_Stop_IT>
}
 8001448:	bf00      	nop
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	200007c1 	.word	0x200007c1
 8001454:	48000400 	.word	0x48000400
 8001458:	200005fc 	.word	0x200005fc
 800145c:	20000550 	.word	0x20000550
 8001460:	20000000 	.word	0x20000000

08001464 <delay_us>:

void delay_us(volatile uint16_t au16_us)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	4603      	mov	r3, r0
 800146c:	80fb      	strh	r3, [r7, #6]
   htim6.Instance->CNT = 0;
 800146e:	4b09      	ldr	r3, [pc, #36]	; (8001494 <delay_us+0x30>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	2200      	movs	r2, #0
 8001474:	625a      	str	r2, [r3, #36]	; 0x24
   while (htim6.Instance->CNT < au16_us);
 8001476:	bf00      	nop
 8001478:	4b06      	ldr	r3, [pc, #24]	; (8001494 <delay_us+0x30>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800147e:	88fa      	ldrh	r2, [r7, #6]
 8001480:	b292      	uxth	r2, r2
 8001482:	4293      	cmp	r3, r2
 8001484:	d3f8      	bcc.n	8001478 <delay_us+0x14>
}
 8001486:	bf00      	nop
 8001488:	bf00      	nop
 800148a:	370c      	adds	r7, #12
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr
 8001494:	20000648 	.word	0x20000648

08001498 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  //uint8_t values[32];
  setvbuf(stdout, NULL, _IONBF, 0);
 800149e:	4b34      	ldr	r3, [pc, #208]	; (8001570 <main+0xd8>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	6898      	ldr	r0, [r3, #8]
 80014a4:	2300      	movs	r3, #0
 80014a6:	2202      	movs	r2, #2
 80014a8:	2100      	movs	r1, #0
 80014aa:	f007 fde5 	bl	8009078 <setvbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014ae:	f000 feb9 	bl	8002224 <HAL_Init>
  /* USER CODE BEGIN Init */
	//uint8_t* msg = "hello world\n";
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014b2:	f000 f871 	bl	8001598 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014b6:	f000 faa9 	bl	8001a0c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80014ba:	f000 fa77 	bl	80019ac <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80014be:	f000 f8c1 	bl	8001644 <MX_ADC1_Init>
  MX_TIM2_Init();
 80014c2:	f000 f975 	bl	80017b0 <MX_TIM2_Init>
  MX_TIM17_Init();
 80014c6:	f000 f9f9 	bl	80018bc <MX_TIM17_Init>
  MX_I2C3_Init();
 80014ca:	f000 f931 	bl	8001730 <MX_I2C3_Init>
  MX_TIM6_Init();
 80014ce:	f000 f9bf 	bl	8001850 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &UART1_rxBuffer, 1);
 80014d2:	2201      	movs	r2, #1
 80014d4:	4927      	ldr	r1, [pc, #156]	; (8001574 <main+0xdc>)
 80014d6:	4828      	ldr	r0, [pc, #160]	; (8001578 <main+0xe0>)
 80014d8:	f005 fd98 	bl	800700c <HAL_UART_Receive_IT>

  //HAL_TIM_Base_Start_IT(&htim2);

  uint8_t ledState = OFF;
 80014dc:	2300      	movs	r3, #0
 80014de:	71fb      	strb	r3, [r7, #7]
  printf("\r\n\r\nBare-Metal SW on STM32-NUCLEO-F302R8 development board");
 80014e0:	4826      	ldr	r0, [pc, #152]	; (800157c <main+0xe4>)
 80014e2:	f007 fd5b 	bl	8008f9c <iprintf>
  printf("\r\nBuild No. %d", BUILD);
 80014e6:	f240 1107 	movw	r1, #263	; 0x107
 80014ea:	4825      	ldr	r0, [pc, #148]	; (8001580 <main+0xe8>)
 80014ec:	f007 fd56 	bl	8008f9c <iprintf>
  // Check if a I2C device is connected.
  //ReadFirmwareVersion(); // NOT OBVIOUS THAT THIS IS A I2C SENSOR....
  lcdInit();
 80014f0:	f7ff fef6 	bl	80012e0 <lcdInit>
  promt();
 80014f4:	f7ff fdc8 	bl	8001088 <promt>
  HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 80014f8:	2100      	movs	r1, #0
 80014fa:	4822      	ldr	r0, [pc, #136]	; (8001584 <main+0xec>)
 80014fc:	f004 fbd2 	bl	8005ca4 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 8001500:	4821      	ldr	r0, [pc, #132]	; (8001588 <main+0xf0>)
 8001502:	f004 faeb 	bl	8005adc <HAL_TIM_Base_Start_IT>

	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (led2 != ledState) {
 8001506:	4b21      	ldr	r3, [pc, #132]	; (800158c <main+0xf4>)
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	79fa      	ldrb	r2, [r7, #7]
 800150c:	429a      	cmp	r2, r3
 800150e:	d013      	beq.n	8001538 <main+0xa0>
			ledState = led2;
 8001510:	4b1e      	ldr	r3, [pc, #120]	; (800158c <main+0xf4>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	71fb      	strb	r3, [r7, #7]
			if (led2 == ON) {
 8001516:	4b1d      	ldr	r3, [pc, #116]	; (800158c <main+0xf4>)
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	2b01      	cmp	r3, #1
 800151c:	d106      	bne.n	800152c <main+0x94>
				HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 800151e:	2201      	movs	r2, #1
 8001520:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001524:	481a      	ldr	r0, [pc, #104]	; (8001590 <main+0xf8>)
 8001526:	f002 f8af 	bl	8003688 <HAL_GPIO_WritePin>
 800152a:	e005      	b.n	8001538 <main+0xa0>
			} else {
				HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800152c:	2200      	movs	r2, #0
 800152e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001532:	4817      	ldr	r0, [pc, #92]	; (8001590 <main+0xf8>)
 8001534:	f002 f8a8 	bl	8003688 <HAL_GPIO_WritePin>
			}
		}

		if (led2 == BLINKING) {
 8001538:	4b14      	ldr	r3, [pc, #80]	; (800158c <main+0xf4>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2b02      	cmp	r3, #2
 800153e:	d1e2      	bne.n	8001506 <main+0x6e>
		   if (msValue > 0) {
 8001540:	4b14      	ldr	r3, [pc, #80]	; (8001594 <main+0xfc>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	dd0a      	ble.n	800155e <main+0xc6>
			  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001548:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800154c:	4810      	ldr	r0, [pc, #64]	; (8001590 <main+0xf8>)
 800154e:	f002 f8b3 	bl	80036b8 <HAL_GPIO_TogglePin>
			  HAL_Delay(msValue);
 8001552:	4b10      	ldr	r3, [pc, #64]	; (8001594 <main+0xfc>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4618      	mov	r0, r3
 8001558:	f000 feca 	bl	80022f0 <HAL_Delay>
 800155c:	e7d3      	b.n	8001506 <main+0x6e>
		   } else {
			   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800155e:	2200      	movs	r2, #0
 8001560:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001564:	480a      	ldr	r0, [pc, #40]	; (8001590 <main+0xf8>)
 8001566:	f002 f88f 	bl	8003688 <HAL_GPIO_WritePin>
			   ledState = OFF;
 800156a:	2300      	movs	r3, #0
 800156c:	71fb      	strb	r3, [r7, #7]
		if (led2 != ledState) {
 800156e:	e7ca      	b.n	8001506 <main+0x6e>
 8001570:	200003c4 	.word	0x200003c4
 8001574:	20000768 	.word	0x20000768
 8001578:	200006e0 	.word	0x200006e0
 800157c:	0800b6e0 	.word	0x0800b6e0
 8001580:	0800b71c 	.word	0x0800b71c
 8001584:	20000694 	.word	0x20000694
 8001588:	20000648 	.word	0x20000648
 800158c:	200007c0 	.word	0x200007c0
 8001590:	48000400 	.word	0x48000400
 8001594:	20000554 	.word	0x20000554

08001598 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b09c      	sub	sp, #112	; 0x70
 800159c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800159e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015a2:	2228      	movs	r2, #40	; 0x28
 80015a4:	2100      	movs	r1, #0
 80015a6:	4618      	mov	r0, r3
 80015a8:	f007 ff0c 	bl	80093c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015ac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]
 80015b8:	60da      	str	r2, [r3, #12]
 80015ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015bc:	463b      	mov	r3, r7
 80015be:	2234      	movs	r2, #52	; 0x34
 80015c0:	2100      	movs	r1, #0
 80015c2:	4618      	mov	r0, r3
 80015c4:	f007 fefe 	bl	80093c4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015c8:	2302      	movs	r3, #2
 80015ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015cc:	2301      	movs	r3, #1
 80015ce:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015d0:	2310      	movs	r3, #16
 80015d2:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80015d4:	2300      	movs	r3, #0
 80015d6:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015d8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015dc:	4618      	mov	r0, r3
 80015de:	f002 fe1f 	bl	8004220 <HAL_RCC_OscConfig>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <SystemClock_Config+0x54>
  {
    Error_Handler();
 80015e8:	f000 fa5c 	bl	8001aa4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015ec:	230f      	movs	r3, #15
 80015ee:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80015f0:	2300      	movs	r3, #0
 80015f2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015f4:	2300      	movs	r3, #0
 80015f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015f8:	2300      	movs	r3, #0
 80015fa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015fc:	2300      	movs	r3, #0
 80015fe:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001600:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001604:	2100      	movs	r1, #0
 8001606:	4618      	mov	r0, r3
 8001608:	f003 fe48 	bl	800529c <HAL_RCC_ClockConfig>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8001612:	f000 fa47 	bl	8001aa4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C3
 8001616:	4b0a      	ldr	r3, [pc, #40]	; (8001640 <SystemClock_Config+0xa8>)
 8001618:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_TIM17;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800161a:	2300      	movs	r3, #0
 800161c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_HSI;
 800161e:	2300      	movs	r3, #0
 8001620:	617b      	str	r3, [r7, #20]
  PeriphClkInit.Tim17ClockSelection = RCC_TIM17CLK_HCLK;
 8001622:	2300      	movs	r3, #0
 8001624:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001626:	463b      	mov	r3, r7
 8001628:	4618      	mov	r0, r3
 800162a:	f004 f86d 	bl	8005708 <HAL_RCCEx_PeriphCLKConfig>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001634:	f000 fa36 	bl	8001aa4 <Error_Handler>
  }
}
 8001638:	bf00      	nop
 800163a:	3770      	adds	r7, #112	; 0x70
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	00108001 	.word	0x00108001

08001644 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800164a:	463b      	mov	r3, r7
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	605a      	str	r2, [r3, #4]
 8001652:	609a      	str	r2, [r3, #8]
 8001654:	60da      	str	r2, [r3, #12]
 8001656:	611a      	str	r2, [r3, #16]
 8001658:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800165a:	4b34      	ldr	r3, [pc, #208]	; (800172c <MX_ADC1_Init+0xe8>)
 800165c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001660:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001662:	4b32      	ldr	r3, [pc, #200]	; (800172c <MX_ADC1_Init+0xe8>)
 8001664:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001668:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800166a:	4b30      	ldr	r3, [pc, #192]	; (800172c <MX_ADC1_Init+0xe8>)
 800166c:	2200      	movs	r2, #0
 800166e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001670:	4b2e      	ldr	r3, [pc, #184]	; (800172c <MX_ADC1_Init+0xe8>)
 8001672:	2201      	movs	r2, #1
 8001674:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001676:	4b2d      	ldr	r3, [pc, #180]	; (800172c <MX_ADC1_Init+0xe8>)
 8001678:	2201      	movs	r2, #1
 800167a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800167c:	4b2b      	ldr	r3, [pc, #172]	; (800172c <MX_ADC1_Init+0xe8>)
 800167e:	2200      	movs	r2, #0
 8001680:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001684:	4b29      	ldr	r3, [pc, #164]	; (800172c <MX_ADC1_Init+0xe8>)
 8001686:	2200      	movs	r2, #0
 8001688:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800168a:	4b28      	ldr	r3, [pc, #160]	; (800172c <MX_ADC1_Init+0xe8>)
 800168c:	2201      	movs	r2, #1
 800168e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001690:	4b26      	ldr	r3, [pc, #152]	; (800172c <MX_ADC1_Init+0xe8>)
 8001692:	2200      	movs	r2, #0
 8001694:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8001696:	4b25      	ldr	r3, [pc, #148]	; (800172c <MX_ADC1_Init+0xe8>)
 8001698:	2203      	movs	r2, #3
 800169a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800169c:	4b23      	ldr	r3, [pc, #140]	; (800172c <MX_ADC1_Init+0xe8>)
 800169e:	2200      	movs	r2, #0
 80016a0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80016a4:	4b21      	ldr	r3, [pc, #132]	; (800172c <MX_ADC1_Init+0xe8>)
 80016a6:	2208      	movs	r2, #8
 80016a8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80016aa:	4b20      	ldr	r3, [pc, #128]	; (800172c <MX_ADC1_Init+0xe8>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80016b0:	4b1e      	ldr	r3, [pc, #120]	; (800172c <MX_ADC1_Init+0xe8>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016b6:	481d      	ldr	r0, [pc, #116]	; (800172c <MX_ADC1_Init+0xe8>)
 80016b8:	f000 fe3e 	bl	8002338 <HAL_ADC_Init>
 80016bc:	4603      	mov	r3, r0
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d001      	beq.n	80016c6 <MX_ADC1_Init+0x82>
  {
    Error_Handler();
 80016c2:	f000 f9ef 	bl	8001aa4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80016c6:	230f      	movs	r3, #15
 80016c8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016ca:	2301      	movs	r3, #1
 80016cc:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80016ce:	2300      	movs	r3, #0
 80016d0:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80016d2:	2300      	movs	r3, #0
 80016d4:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80016d6:	2300      	movs	r3, #0
 80016d8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80016da:	2300      	movs	r3, #0
 80016dc:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016de:	463b      	mov	r3, r7
 80016e0:	4619      	mov	r1, r3
 80016e2:	4812      	ldr	r0, [pc, #72]	; (800172c <MX_ADC1_Init+0xe8>)
 80016e4:	f001 f95a 	bl	800299c <HAL_ADC_ConfigChannel>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80016ee:	f000 f9d9 	bl	8001aa4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80016f2:	2302      	movs	r3, #2
 80016f4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016f6:	463b      	mov	r3, r7
 80016f8:	4619      	mov	r1, r3
 80016fa:	480c      	ldr	r0, [pc, #48]	; (800172c <MX_ADC1_Init+0xe8>)
 80016fc:	f001 f94e 	bl	800299c <HAL_ADC_ConfigChannel>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001706:	f000 f9cd 	bl	8001aa4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800170a:	2303      	movs	r3, #3
 800170c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800170e:	463b      	mov	r3, r7
 8001710:	4619      	mov	r1, r3
 8001712:	4806      	ldr	r0, [pc, #24]	; (800172c <MX_ADC1_Init+0xe8>)
 8001714:	f001 f942 	bl	800299c <HAL_ADC_ConfigChannel>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800171e:	f000 f9c1 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001722:	bf00      	nop
 8001724:	3718      	adds	r7, #24
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	20000558 	.word	0x20000558

08001730 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001734:	4b1b      	ldr	r3, [pc, #108]	; (80017a4 <MX_I2C3_Init+0x74>)
 8001736:	4a1c      	ldr	r2, [pc, #112]	; (80017a8 <MX_I2C3_Init+0x78>)
 8001738:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x2000090E;
 800173a:	4b1a      	ldr	r3, [pc, #104]	; (80017a4 <MX_I2C3_Init+0x74>)
 800173c:	4a1b      	ldr	r2, [pc, #108]	; (80017ac <MX_I2C3_Init+0x7c>)
 800173e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001740:	4b18      	ldr	r3, [pc, #96]	; (80017a4 <MX_I2C3_Init+0x74>)
 8001742:	2200      	movs	r2, #0
 8001744:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001746:	4b17      	ldr	r3, [pc, #92]	; (80017a4 <MX_I2C3_Init+0x74>)
 8001748:	2201      	movs	r2, #1
 800174a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800174c:	4b15      	ldr	r3, [pc, #84]	; (80017a4 <MX_I2C3_Init+0x74>)
 800174e:	2200      	movs	r2, #0
 8001750:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001752:	4b14      	ldr	r3, [pc, #80]	; (80017a4 <MX_I2C3_Init+0x74>)
 8001754:	2200      	movs	r2, #0
 8001756:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001758:	4b12      	ldr	r3, [pc, #72]	; (80017a4 <MX_I2C3_Init+0x74>)
 800175a:	2200      	movs	r2, #0
 800175c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800175e:	4b11      	ldr	r3, [pc, #68]	; (80017a4 <MX_I2C3_Init+0x74>)
 8001760:	2200      	movs	r2, #0
 8001762:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001764:	4b0f      	ldr	r3, [pc, #60]	; (80017a4 <MX_I2C3_Init+0x74>)
 8001766:	2200      	movs	r2, #0
 8001768:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800176a:	480e      	ldr	r0, [pc, #56]	; (80017a4 <MX_I2C3_Init+0x74>)
 800176c:	f001 ffbe 	bl	80036ec <HAL_I2C_Init>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001776:	f000 f995 	bl	8001aa4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800177a:	2100      	movs	r1, #0
 800177c:	4809      	ldr	r0, [pc, #36]	; (80017a4 <MX_I2C3_Init+0x74>)
 800177e:	f002 fcb7 	bl	80040f0 <HAL_I2CEx_ConfigAnalogFilter>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001788:	f000 f98c 	bl	8001aa4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800178c:	2100      	movs	r1, #0
 800178e:	4805      	ldr	r0, [pc, #20]	; (80017a4 <MX_I2C3_Init+0x74>)
 8001790:	f002 fcf9 	bl	8004186 <HAL_I2CEx_ConfigDigitalFilter>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800179a:	f000 f983 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	200005a8 	.word	0x200005a8
 80017a8:	40007800 	.word	0x40007800
 80017ac:	2000090e 	.word	0x2000090e

080017b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b088      	sub	sp, #32
 80017b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017b6:	f107 0310 	add.w	r3, r7, #16
 80017ba:	2200      	movs	r2, #0
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	605a      	str	r2, [r3, #4]
 80017c0:	609a      	str	r2, [r3, #8]
 80017c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017c4:	1d3b      	adds	r3, r7, #4
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]
 80017ca:	605a      	str	r2, [r3, #4]
 80017cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017ce:	4b1f      	ldr	r3, [pc, #124]	; (800184c <MX_TIM2_Init+0x9c>)
 80017d0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017d4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1024;
 80017d6:	4b1d      	ldr	r3, [pc, #116]	; (800184c <MX_TIM2_Init+0x9c>)
 80017d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017dc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017de:	4b1b      	ldr	r3, [pc, #108]	; (800184c <MX_TIM2_Init+0x9c>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 32000;
 80017e4:	4b19      	ldr	r3, [pc, #100]	; (800184c <MX_TIM2_Init+0x9c>)
 80017e6:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 80017ea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80017ec:	4b17      	ldr	r3, [pc, #92]	; (800184c <MX_TIM2_Init+0x9c>)
 80017ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017f2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017f4:	4b15      	ldr	r3, [pc, #84]	; (800184c <MX_TIM2_Init+0x9c>)
 80017f6:	2280      	movs	r2, #128	; 0x80
 80017f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017fa:	4814      	ldr	r0, [pc, #80]	; (800184c <MX_TIM2_Init+0x9c>)
 80017fc:	f004 f916 	bl	8005a2c <HAL_TIM_Base_Init>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001806:	f000 f94d 	bl	8001aa4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800180a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800180e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001810:	f107 0310 	add.w	r3, r7, #16
 8001814:	4619      	mov	r1, r3
 8001816:	480d      	ldr	r0, [pc, #52]	; (800184c <MX_TIM2_Init+0x9c>)
 8001818:	f004 fd5e 	bl	80062d8 <HAL_TIM_ConfigClockSource>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001822:	f000 f93f 	bl	8001aa4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001826:	2300      	movs	r3, #0
 8001828:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800182a:	2300      	movs	r3, #0
 800182c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800182e:	1d3b      	adds	r3, r7, #4
 8001830:	4619      	mov	r1, r3
 8001832:	4806      	ldr	r0, [pc, #24]	; (800184c <MX_TIM2_Init+0x9c>)
 8001834:	f005 fa16 	bl	8006c64 <HAL_TIMEx_MasterConfigSynchronization>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800183e:	f000 f931 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001842:	bf00      	nop
 8001844:	3720      	adds	r7, #32
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	200005fc 	.word	0x200005fc

08001850 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b084      	sub	sp, #16
 8001854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001856:	1d3b      	adds	r3, r7, #4
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	605a      	str	r2, [r3, #4]
 800185e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001860:	4b14      	ldr	r3, [pc, #80]	; (80018b4 <MX_TIM6_Init+0x64>)
 8001862:	4a15      	ldr	r2, [pc, #84]	; (80018b8 <MX_TIM6_Init+0x68>)
 8001864:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8;
 8001866:	4b13      	ldr	r3, [pc, #76]	; (80018b4 <MX_TIM6_Init+0x64>)
 8001868:	2208      	movs	r2, #8
 800186a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800186c:	4b11      	ldr	r3, [pc, #68]	; (80018b4 <MX_TIM6_Init+0x64>)
 800186e:	2200      	movs	r2, #0
 8001870:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001872:	4b10      	ldr	r3, [pc, #64]	; (80018b4 <MX_TIM6_Init+0x64>)
 8001874:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001878:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800187a:	4b0e      	ldr	r3, [pc, #56]	; (80018b4 <MX_TIM6_Init+0x64>)
 800187c:	2280      	movs	r2, #128	; 0x80
 800187e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001880:	480c      	ldr	r0, [pc, #48]	; (80018b4 <MX_TIM6_Init+0x64>)
 8001882:	f004 f8d3 	bl	8005a2c <HAL_TIM_Base_Init>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800188c:	f000 f90a 	bl	8001aa4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001890:	2300      	movs	r3, #0
 8001892:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001894:	2300      	movs	r3, #0
 8001896:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001898:	1d3b      	adds	r3, r7, #4
 800189a:	4619      	mov	r1, r3
 800189c:	4805      	ldr	r0, [pc, #20]	; (80018b4 <MX_TIM6_Init+0x64>)
 800189e:	f005 f9e1 	bl	8006c64 <HAL_TIMEx_MasterConfigSynchronization>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80018a8:	f000 f8fc 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80018ac:	bf00      	nop
 80018ae:	3710      	adds	r7, #16
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	20000648 	.word	0x20000648
 80018b8:	40001000 	.word	0x40001000

080018bc <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b092      	sub	sp, #72	; 0x48
 80018c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80018c2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018c6:	2200      	movs	r2, #0
 80018c8:	601a      	str	r2, [r3, #0]
 80018ca:	605a      	str	r2, [r3, #4]
 80018cc:	609a      	str	r2, [r3, #8]
 80018ce:	60da      	str	r2, [r3, #12]
 80018d0:	611a      	str	r2, [r3, #16]
 80018d2:	615a      	str	r2, [r3, #20]
 80018d4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018d6:	463b      	mov	r3, r7
 80018d8:	222c      	movs	r2, #44	; 0x2c
 80018da:	2100      	movs	r1, #0
 80018dc:	4618      	mov	r0, r3
 80018de:	f007 fd71 	bl	80093c4 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80018e2:	4b30      	ldr	r3, [pc, #192]	; (80019a4 <MX_TIM17_Init+0xe8>)
 80018e4:	4a30      	ldr	r2, [pc, #192]	; (80019a8 <MX_TIM17_Init+0xec>)
 80018e6:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 80-1;
 80018e8:	4b2e      	ldr	r3, [pc, #184]	; (80019a4 <MX_TIM17_Init+0xe8>)
 80018ea:	224f      	movs	r2, #79	; 0x4f
 80018ec:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ee:	4b2d      	ldr	r3, [pc, #180]	; (80019a4 <MX_TIM17_Init+0xe8>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 100-1;
 80018f4:	4b2b      	ldr	r3, [pc, #172]	; (80019a4 <MX_TIM17_Init+0xe8>)
 80018f6:	2263      	movs	r2, #99	; 0x63
 80018f8:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018fa:	4b2a      	ldr	r3, [pc, #168]	; (80019a4 <MX_TIM17_Init+0xe8>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001900:	4b28      	ldr	r3, [pc, #160]	; (80019a4 <MX_TIM17_Init+0xe8>)
 8001902:	2200      	movs	r2, #0
 8001904:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001906:	4b27      	ldr	r3, [pc, #156]	; (80019a4 <MX_TIM17_Init+0xe8>)
 8001908:	2200      	movs	r2, #0
 800190a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800190c:	4825      	ldr	r0, [pc, #148]	; (80019a4 <MX_TIM17_Init+0xe8>)
 800190e:	f004 f88d 	bl	8005a2c <HAL_TIM_Base_Init>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <MX_TIM17_Init+0x60>
  {
    Error_Handler();
 8001918:	f000 f8c4 	bl	8001aa4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 800191c:	4821      	ldr	r0, [pc, #132]	; (80019a4 <MX_TIM17_Init+0xe8>)
 800191e:	f004 f960 	bl	8005be2 <HAL_TIM_PWM_Init>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <MX_TIM17_Init+0x70>
  {
    Error_Handler();
 8001928:	f000 f8bc 	bl	8001aa4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800192c:	2360      	movs	r3, #96	; 0x60
 800192e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8001930:	2300      	movs	r3, #0
 8001932:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001934:	2300      	movs	r3, #0
 8001936:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001938:	2300      	movs	r3, #0
 800193a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800193c:	2300      	movs	r3, #0
 800193e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001940:	2300      	movs	r3, #0
 8001942:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001944:	2300      	movs	r3, #0
 8001946:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001948:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800194c:	2200      	movs	r2, #0
 800194e:	4619      	mov	r1, r3
 8001950:	4814      	ldr	r0, [pc, #80]	; (80019a4 <MX_TIM17_Init+0xe8>)
 8001952:	f004 fbad 	bl	80060b0 <HAL_TIM_PWM_ConfigChannel>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <MX_TIM17_Init+0xa4>
  {
    Error_Handler();
 800195c:	f000 f8a2 	bl	8001aa4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001960:	2300      	movs	r3, #0
 8001962:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001964:	2300      	movs	r3, #0
 8001966:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001968:	2300      	movs	r3, #0
 800196a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800196c:	2300      	movs	r3, #0
 800196e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001970:	2300      	movs	r3, #0
 8001972:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001974:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001978:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800197a:	2300      	movs	r3, #0
 800197c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800197e:	2300      	movs	r3, #0
 8001980:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8001982:	463b      	mov	r3, r7
 8001984:	4619      	mov	r1, r3
 8001986:	4807      	ldr	r0, [pc, #28]	; (80019a4 <MX_TIM17_Init+0xe8>)
 8001988:	f005 f9d2 	bl	8006d30 <HAL_TIMEx_ConfigBreakDeadTime>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_TIM17_Init+0xda>
  {
    Error_Handler();
 8001992:	f000 f887 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8001996:	4803      	ldr	r0, [pc, #12]	; (80019a4 <MX_TIM17_Init+0xe8>)
 8001998:	f000 fa9c 	bl	8001ed4 <HAL_TIM_MspPostInit>

}
 800199c:	bf00      	nop
 800199e:	3748      	adds	r7, #72	; 0x48
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	20000694 	.word	0x20000694
 80019a8:	40014800 	.word	0x40014800

080019ac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019b0:	4b14      	ldr	r3, [pc, #80]	; (8001a04 <MX_USART1_UART_Init+0x58>)
 80019b2:	4a15      	ldr	r2, [pc, #84]	; (8001a08 <MX_USART1_UART_Init+0x5c>)
 80019b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80019b6:	4b13      	ldr	r3, [pc, #76]	; (8001a04 <MX_USART1_UART_Init+0x58>)
 80019b8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80019bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019be:	4b11      	ldr	r3, [pc, #68]	; (8001a04 <MX_USART1_UART_Init+0x58>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019c4:	4b0f      	ldr	r3, [pc, #60]	; (8001a04 <MX_USART1_UART_Init+0x58>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019ca:	4b0e      	ldr	r3, [pc, #56]	; (8001a04 <MX_USART1_UART_Init+0x58>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019d0:	4b0c      	ldr	r3, [pc, #48]	; (8001a04 <MX_USART1_UART_Init+0x58>)
 80019d2:	220c      	movs	r2, #12
 80019d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019d6:	4b0b      	ldr	r3, [pc, #44]	; (8001a04 <MX_USART1_UART_Init+0x58>)
 80019d8:	2200      	movs	r2, #0
 80019da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019dc:	4b09      	ldr	r3, [pc, #36]	; (8001a04 <MX_USART1_UART_Init+0x58>)
 80019de:	2200      	movs	r2, #0
 80019e0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019e2:	4b08      	ldr	r3, [pc, #32]	; (8001a04 <MX_USART1_UART_Init+0x58>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019e8:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <MX_USART1_UART_Init+0x58>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019ee:	4805      	ldr	r0, [pc, #20]	; (8001a04 <MX_USART1_UART_Init+0x58>)
 80019f0:	f005 fa34 	bl	8006e5c <HAL_UART_Init>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80019fa:	f000 f853 	bl	8001aa4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	200006e0 	.word	0x200006e0
 8001a08:	40013800 	.word	0x40013800

08001a0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b088      	sub	sp, #32
 8001a10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a12:	f107 030c 	add.w	r3, r7, #12
 8001a16:	2200      	movs	r2, #0
 8001a18:	601a      	str	r2, [r3, #0]
 8001a1a:	605a      	str	r2, [r3, #4]
 8001a1c:	609a      	str	r2, [r3, #8]
 8001a1e:	60da      	str	r2, [r3, #12]
 8001a20:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a22:	4b1e      	ldr	r3, [pc, #120]	; (8001a9c <MX_GPIO_Init+0x90>)
 8001a24:	695b      	ldr	r3, [r3, #20]
 8001a26:	4a1d      	ldr	r2, [pc, #116]	; (8001a9c <MX_GPIO_Init+0x90>)
 8001a28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a2c:	6153      	str	r3, [r2, #20]
 8001a2e:	4b1b      	ldr	r3, [pc, #108]	; (8001a9c <MX_GPIO_Init+0x90>)
 8001a30:	695b      	ldr	r3, [r3, #20]
 8001a32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a36:	60bb      	str	r3, [r7, #8]
 8001a38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a3a:	4b18      	ldr	r3, [pc, #96]	; (8001a9c <MX_GPIO_Init+0x90>)
 8001a3c:	695b      	ldr	r3, [r3, #20]
 8001a3e:	4a17      	ldr	r2, [pc, #92]	; (8001a9c <MX_GPIO_Init+0x90>)
 8001a40:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001a44:	6153      	str	r3, [r2, #20]
 8001a46:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <MX_GPIO_Init+0x90>)
 8001a48:	695b      	ldr	r3, [r3, #20]
 8001a4a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001a4e:	607b      	str	r3, [r7, #4]
 8001a50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a52:	4b12      	ldr	r3, [pc, #72]	; (8001a9c <MX_GPIO_Init+0x90>)
 8001a54:	695b      	ldr	r3, [r3, #20]
 8001a56:	4a11      	ldr	r2, [pc, #68]	; (8001a9c <MX_GPIO_Init+0x90>)
 8001a58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a5c:	6153      	str	r3, [r2, #20]
 8001a5e:	4b0f      	ldr	r3, [pc, #60]	; (8001a9c <MX_GPIO_Init+0x90>)
 8001a60:	695b      	ldr	r3, [r3, #20]
 8001a62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a66:	603b      	str	r3, [r7, #0]
 8001a68:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a70:	480b      	ldr	r0, [pc, #44]	; (8001aa0 <MX_GPIO_Init+0x94>)
 8001a72:	f001 fe09 	bl	8003688 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001a76:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	2300      	movs	r3, #0
 8001a82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a84:	2300      	movs	r3, #0
 8001a86:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001a88:	f107 030c 	add.w	r3, r7, #12
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	4804      	ldr	r0, [pc, #16]	; (8001aa0 <MX_GPIO_Init+0x94>)
 8001a90:	f001 fc88 	bl	80033a4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a94:	bf00      	nop
 8001a96:	3720      	adds	r7, #32
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	48000400 	.word	0x48000400

08001aa4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001aa8:	b672      	cpsid	i
}
 8001aaa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001aac:	e7fe      	b.n	8001aac <Error_Handler+0x8>
	...

08001ab0 <ReadFirmwareVersion>:
#define GET_DATA_READY_STATUS 0x0202
#define READ_MEASURMENT 0x0300

extern I2C_HandleTypeDef hi2c3;

void ReadFirmwareVersion() {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af04      	add	r7, sp, #16
   uint8_t firmwareVersion[4] = {0xd1,0,0,0};
 8001ab6:	23d1      	movs	r3, #209	; 0xd1
 8001ab8:	603b      	str	r3, [r7, #0]
   uint16_t firmware = 0xD100;
 8001aba:	f44f 4351 	mov.w	r3, #53504	; 0xd100
 8001abe:	80fb      	strh	r3, [r7, #6]

   // Send a specific command to the Sensiron I2C slave... the command is a two byte register address...
   HAL_I2C_Master_Transmit(&hi2c3, SENSIRION_ADDRESS, firmwareVersion, 2, 1000);
 8001ac0:	463a      	mov	r2, r7
 8001ac2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ac6:	9300      	str	r3, [sp, #0]
 8001ac8:	2302      	movs	r3, #2
 8001aca:	21c2      	movs	r1, #194	; 0xc2
 8001acc:	4811      	ldr	r0, [pc, #68]	; (8001b14 <ReadFirmwareVersion+0x64>)
 8001ace:	f001 fe9d 	bl	800380c <HAL_I2C_Master_Transmit>

   if (HAL_I2C_Mem_Read(&hi2c3, SENSIRION_ADDRESS, firmware, I2C_MEMADD_SIZE_16BIT, &firmwareVersion[0], 3, 1000) != HAL_OK) {
 8001ad2:	88fa      	ldrh	r2, [r7, #6]
 8001ad4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ad8:	9302      	str	r3, [sp, #8]
 8001ada:	2303      	movs	r3, #3
 8001adc:	9301      	str	r3, [sp, #4]
 8001ade:	463b      	mov	r3, r7
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	21c2      	movs	r1, #194	; 0xc2
 8001ae6:	480b      	ldr	r0, [pc, #44]	; (8001b14 <ReadFirmwareVersion+0x64>)
 8001ae8:	f001 ff84 	bl	80039f4 <HAL_I2C_Mem_Read>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d003      	beq.n	8001afa <ReadFirmwareVersion+0x4a>
      printf("\r\nHAL_I2C_Mem_Read() FAILED!");
 8001af2:	4809      	ldr	r0, [pc, #36]	; (8001b18 <ReadFirmwareVersion+0x68>)
 8001af4:	f007 fa52 	bl	8008f9c <iprintf>
   }
   else {
      printf("\r\nSensiron SCD30 Ver.:0x%02x.0x%02x crc=0x%02x", firmwareVersion[0],firmwareVersion[1], firmwareVersion[2]);
   }
}
 8001af8:	e007      	b.n	8001b0a <ReadFirmwareVersion+0x5a>
      printf("\r\nSensiron SCD30 Ver.:0x%02x.0x%02x crc=0x%02x", firmwareVersion[0],firmwareVersion[1], firmwareVersion[2]);
 8001afa:	783b      	ldrb	r3, [r7, #0]
 8001afc:	4619      	mov	r1, r3
 8001afe:	787b      	ldrb	r3, [r7, #1]
 8001b00:	461a      	mov	r2, r3
 8001b02:	78bb      	ldrb	r3, [r7, #2]
 8001b04:	4805      	ldr	r0, [pc, #20]	; (8001b1c <ReadFirmwareVersion+0x6c>)
 8001b06:	f007 fa49 	bl	8008f9c <iprintf>
}
 8001b0a:	bf00      	nop
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	200005a8 	.word	0x200005a8
 8001b18:	0800b72c 	.word	0x0800b72c
 8001b1c:	0800b74c 	.word	0x0800b74c

08001b20 <ContinuousMeasurement>:

void ContinuousMeasurement(uint16_t AmbientPressureCompensation) {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af02      	add	r7, sp, #8
 8001b26:	4603      	mov	r3, r0
 8001b28:	80fb      	strh	r3, [r7, #6]
   uint8_t cm[5] = {0, 0x10, 0, 0, 0x81};
 8001b2a:	4a14      	ldr	r2, [pc, #80]	; (8001b7c <ContinuousMeasurement+0x5c>)
 8001b2c:	f107 0308 	add.w	r3, r7, #8
 8001b30:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001b34:	6018      	str	r0, [r3, #0]
 8001b36:	3304      	adds	r3, #4
 8001b38:	7019      	strb	r1, [r3, #0]
   cm[2] = (AmbientPressureCompensation>>8) & 0xff;
 8001b3a:	88fb      	ldrh	r3, [r7, #6]
 8001b3c:	0a1b      	lsrs	r3, r3, #8
 8001b3e:	b29b      	uxth	r3, r3
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	72bb      	strb	r3, [r7, #10]
   cm[3] = AmbientPressureCompensation & 0xff;
 8001b44:	88fb      	ldrh	r3, [r7, #6]
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	72fb      	strb	r3, [r7, #11]

   if (HAL_I2C_Master_Transmit(&hi2c3, SENSIRION_ADDRESS, cm, 5, 1000)!= HAL_OK) {
 8001b4a:	f107 0208 	add.w	r2, r7, #8
 8001b4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b52:	9300      	str	r3, [sp, #0]
 8001b54:	2305      	movs	r3, #5
 8001b56:	21c2      	movs	r1, #194	; 0xc2
 8001b58:	4809      	ldr	r0, [pc, #36]	; (8001b80 <ContinuousMeasurement+0x60>)
 8001b5a:	f001 fe57 	bl	800380c <HAL_I2C_Master_Transmit>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d003      	beq.n	8001b6c <ContinuousMeasurement+0x4c>
      printf("\r\nStarting Continuous Measurement FAILED!");
 8001b64:	4807      	ldr	r0, [pc, #28]	; (8001b84 <ContinuousMeasurement+0x64>)
 8001b66:	f007 fa19 	bl	8008f9c <iprintf>
   }
   else {
      printf("\r\nContinuous Measurement started.");
   }
}
 8001b6a:	e002      	b.n	8001b72 <ContinuousMeasurement+0x52>
      printf("\r\nContinuous Measurement started.");
 8001b6c:	4806      	ldr	r0, [pc, #24]	; (8001b88 <ContinuousMeasurement+0x68>)
 8001b6e:	f007 fa15 	bl	8008f9c <iprintf>
}
 8001b72:	bf00      	nop
 8001b74:	3710      	adds	r7, #16
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	0800b7cc 	.word	0x0800b7cc
 8001b80:	200005a8 	.word	0x200005a8
 8001b84:	0800b77c 	.word	0x0800b77c
 8001b88:	0800b7a8 	.word	0x0800b7a8

08001b8c <StopContinuousMeasurement>:

void StopContinuousMeasurement() {
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af02      	add	r7, sp, #8
   uint8_t cm[2] = {0x01, 0x04};
 8001b92:	f240 4301 	movw	r3, #1025	; 0x401
 8001b96:	80bb      	strh	r3, [r7, #4]
   if (HAL_I2C_Master_Transmit(&hi2c3, SENSIRION_ADDRESS, cm, 2, 1000)!= HAL_OK) {
 8001b98:	1d3a      	adds	r2, r7, #4
 8001b9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b9e:	9300      	str	r3, [sp, #0]
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	21c2      	movs	r1, #194	; 0xc2
 8001ba4:	4808      	ldr	r0, [pc, #32]	; (8001bc8 <StopContinuousMeasurement+0x3c>)
 8001ba6:	f001 fe31 	bl	800380c <HAL_I2C_Master_Transmit>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d003      	beq.n	8001bb8 <StopContinuousMeasurement+0x2c>
      printf("\r\nStopping Continuous Measurement FAILED!");
 8001bb0:	4806      	ldr	r0, [pc, #24]	; (8001bcc <StopContinuousMeasurement+0x40>)
 8001bb2:	f007 f9f3 	bl	8008f9c <iprintf>
   }
   else {
      printf("\r\nContinuous Measurement stopped.");
   }
}
 8001bb6:	e002      	b.n	8001bbe <StopContinuousMeasurement+0x32>
      printf("\r\nContinuous Measurement stopped.");
 8001bb8:	4805      	ldr	r0, [pc, #20]	; (8001bd0 <StopContinuousMeasurement+0x44>)
 8001bba:	f007 f9ef 	bl	8008f9c <iprintf>
}
 8001bbe:	bf00      	nop
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	200005a8 	.word	0x200005a8
 8001bcc:	0800b7d4 	.word	0x0800b7d4
 8001bd0:	0800b800 	.word	0x0800b800

08001bd4 <SetMeasurementInterval>:

void SetMeasurementInterval(uint16_t interval) {
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b086      	sub	sp, #24
 8001bd8:	af02      	add	r7, sp, #8
 8001bda:	4603      	mov	r3, r0
 8001bdc:	80fb      	strh	r3, [r7, #6]
   uint8_t cm[5] = {0x46, 0x00, 0x00, 0x02, 0xE3};
 8001bde:	4a14      	ldr	r2, [pc, #80]	; (8001c30 <SetMeasurementInterval+0x5c>)
 8001be0:	f107 0308 	add.w	r3, r7, #8
 8001be4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001be8:	6018      	str	r0, [r3, #0]
 8001bea:	3304      	adds	r3, #4
 8001bec:	7019      	strb	r1, [r3, #0]
   cm[2] = (interval>>8) & 0xff;
 8001bee:	88fb      	ldrh	r3, [r7, #6]
 8001bf0:	0a1b      	lsrs	r3, r3, #8
 8001bf2:	b29b      	uxth	r3, r3
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	72bb      	strb	r3, [r7, #10]
   cm[3] = interval & 0xff;
 8001bf8:	88fb      	ldrh	r3, [r7, #6]
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	72fb      	strb	r3, [r7, #11]

   if (HAL_I2C_Master_Transmit(&hi2c3, SENSIRION_ADDRESS, cm, 5, 1000)!= HAL_OK) {
 8001bfe:	f107 0208 	add.w	r2, r7, #8
 8001c02:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c06:	9300      	str	r3, [sp, #0]
 8001c08:	2305      	movs	r3, #5
 8001c0a:	21c2      	movs	r1, #194	; 0xc2
 8001c0c:	4809      	ldr	r0, [pc, #36]	; (8001c34 <SetMeasurementInterval+0x60>)
 8001c0e:	f001 fdfd 	bl	800380c <HAL_I2C_Master_Transmit>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d003      	beq.n	8001c20 <SetMeasurementInterval+0x4c>
      printf("\r\nSetting Measurement Interval FAILED!");
 8001c18:	4807      	ldr	r0, [pc, #28]	; (8001c38 <SetMeasurementInterval+0x64>)
 8001c1a:	f007 f9bf 	bl	8008f9c <iprintf>
   }
   else {
      printf("\r\nMeasurement Interval is set.");
   }
}
 8001c1e:	e002      	b.n	8001c26 <SetMeasurementInterval+0x52>
      printf("\r\nMeasurement Interval is set.");
 8001c20:	4806      	ldr	r0, [pc, #24]	; (8001c3c <SetMeasurementInterval+0x68>)
 8001c22:	f007 f9bb 	bl	8008f9c <iprintf>
}
 8001c26:	bf00      	nop
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	0800b86c 	.word	0x0800b86c
 8001c34:	200005a8 	.word	0x200005a8
 8001c38:	0800b824 	.word	0x0800b824
 8001c3c:	0800b84c 	.word	0x0800b84c

08001c40 <ReadMeasurement>:
      else
         return 0;
   }
}

int ReadMeasurement(uint8_t* data, uint8_t len) {
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b088      	sub	sp, #32
 8001c44:	af04      	add	r7, sp, #16
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	460b      	mov	r3, r1
 8001c4a:	70fb      	strb	r3, [r7, #3]
   uint8_t cm[2] = {0x03, 0x00};
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	81bb      	strh	r3, [r7, #12]

   if (HAL_I2C_Master_Transmit(&hi2c3, SENSIRION_ADDRESS, cm, 2, 1000)!= HAL_OK) {
 8001c50:	f107 020c 	add.w	r2, r7, #12
 8001c54:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c58:	9300      	str	r3, [sp, #0]
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	21c2      	movs	r1, #194	; 0xc2
 8001c5e:	4813      	ldr	r0, [pc, #76]	; (8001cac <ReadMeasurement+0x6c>)
 8001c60:	f001 fdd4 	bl	800380c <HAL_I2C_Master_Transmit>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d005      	beq.n	8001c76 <ReadMeasurement+0x36>
      printf("\r\nRead Measurement FAILED!");
 8001c6a:	4811      	ldr	r0, [pc, #68]	; (8001cb0 <ReadMeasurement+0x70>)
 8001c6c:	f007 f996 	bl	8008f9c <iprintf>
      return -1;
 8001c70:	f04f 33ff 	mov.w	r3, #4294967295
 8001c74:	e015      	b.n	8001ca2 <ReadMeasurement+0x62>
   }
   else {
      HAL_Delay(5); // Should we use the GetDataReadyStatus() prior to this?
 8001c76:	2005      	movs	r0, #5
 8001c78:	f000 fb3a 	bl	80022f0 <HAL_Delay>
      HAL_I2C_Mem_Read(&hi2c3, SENSIRION_ADDRESS, GET_DATA_READY_STATUS, I2C_MEMADD_SIZE_16BIT, data, len, 1000);
 8001c7c:	78fb      	ldrb	r3, [r7, #3]
 8001c7e:	b29b      	uxth	r3, r3
 8001c80:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c84:	9202      	str	r2, [sp, #8]
 8001c86:	9301      	str	r3, [sp, #4]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	9300      	str	r3, [sp, #0]
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	f240 2202 	movw	r2, #514	; 0x202
 8001c92:	21c2      	movs	r1, #194	; 0xc2
 8001c94:	4805      	ldr	r0, [pc, #20]	; (8001cac <ReadMeasurement+0x6c>)
 8001c96:	f001 fead 	bl	80039f4 <HAL_I2C_Mem_Read>
      printf("\r\nMeasurement read.");
 8001c9a:	4806      	ldr	r0, [pc, #24]	; (8001cb4 <ReadMeasurement+0x74>)
 8001c9c:	f007 f97e 	bl	8008f9c <iprintf>
      return 1;
 8001ca0:	2301      	movs	r3, #1
   }
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3710      	adds	r7, #16
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	200005a8 	.word	0x200005a8
 8001cb0:	0800b8c0 	.word	0x0800b8c0
 8001cb4:	0800b8dc 	.word	0x0800b8dc

08001cb8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cbe:	4b0f      	ldr	r3, [pc, #60]	; (8001cfc <HAL_MspInit+0x44>)
 8001cc0:	699b      	ldr	r3, [r3, #24]
 8001cc2:	4a0e      	ldr	r2, [pc, #56]	; (8001cfc <HAL_MspInit+0x44>)
 8001cc4:	f043 0301 	orr.w	r3, r3, #1
 8001cc8:	6193      	str	r3, [r2, #24]
 8001cca:	4b0c      	ldr	r3, [pc, #48]	; (8001cfc <HAL_MspInit+0x44>)
 8001ccc:	699b      	ldr	r3, [r3, #24]
 8001cce:	f003 0301 	and.w	r3, r3, #1
 8001cd2:	607b      	str	r3, [r7, #4]
 8001cd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cd6:	4b09      	ldr	r3, [pc, #36]	; (8001cfc <HAL_MspInit+0x44>)
 8001cd8:	69db      	ldr	r3, [r3, #28]
 8001cda:	4a08      	ldr	r2, [pc, #32]	; (8001cfc <HAL_MspInit+0x44>)
 8001cdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ce0:	61d3      	str	r3, [r2, #28]
 8001ce2:	4b06      	ldr	r3, [pc, #24]	; (8001cfc <HAL_MspInit+0x44>)
 8001ce4:	69db      	ldr	r3, [r3, #28]
 8001ce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cea:	603b      	str	r3, [r7, #0]
 8001cec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cee:	bf00      	nop
 8001cf0:	370c      	adds	r7, #12
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	40021000 	.word	0x40021000

08001d00 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b08a      	sub	sp, #40	; 0x28
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d08:	f107 0314 	add.w	r3, r7, #20
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	605a      	str	r2, [r3, #4]
 8001d12:	609a      	str	r2, [r3, #8]
 8001d14:	60da      	str	r2, [r3, #12]
 8001d16:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d20:	d124      	bne.n	8001d6c <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d22:	4b14      	ldr	r3, [pc, #80]	; (8001d74 <HAL_ADC_MspInit+0x74>)
 8001d24:	695b      	ldr	r3, [r3, #20]
 8001d26:	4a13      	ldr	r2, [pc, #76]	; (8001d74 <HAL_ADC_MspInit+0x74>)
 8001d28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d2c:	6153      	str	r3, [r2, #20]
 8001d2e:	4b11      	ldr	r3, [pc, #68]	; (8001d74 <HAL_ADC_MspInit+0x74>)
 8001d30:	695b      	ldr	r3, [r3, #20]
 8001d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d36:	613b      	str	r3, [r7, #16]
 8001d38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d3a:	4b0e      	ldr	r3, [pc, #56]	; (8001d74 <HAL_ADC_MspInit+0x74>)
 8001d3c:	695b      	ldr	r3, [r3, #20]
 8001d3e:	4a0d      	ldr	r2, [pc, #52]	; (8001d74 <HAL_ADC_MspInit+0x74>)
 8001d40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d44:	6153      	str	r3, [r2, #20]
 8001d46:	4b0b      	ldr	r3, [pc, #44]	; (8001d74 <HAL_ADC_MspInit+0x74>)
 8001d48:	695b      	ldr	r3, [r3, #20]
 8001d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d52:	2380      	movs	r3, #128	; 0x80
 8001d54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d56:	2303      	movs	r3, #3
 8001d58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d5e:	f107 0314 	add.w	r3, r7, #20
 8001d62:	4619      	mov	r1, r3
 8001d64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d68:	f001 fb1c 	bl	80033a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d6c:	bf00      	nop
 8001d6e:	3728      	adds	r7, #40	; 0x28
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	40021000 	.word	0x40021000

08001d78 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b08a      	sub	sp, #40	; 0x28
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d80:	f107 0314 	add.w	r3, r7, #20
 8001d84:	2200      	movs	r2, #0
 8001d86:	601a      	str	r2, [r3, #0]
 8001d88:	605a      	str	r2, [r3, #4]
 8001d8a:	609a      	str	r2, [r3, #8]
 8001d8c:	60da      	str	r2, [r3, #12]
 8001d8e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a26      	ldr	r2, [pc, #152]	; (8001e30 <HAL_I2C_MspInit+0xb8>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d146      	bne.n	8001e28 <HAL_I2C_MspInit+0xb0>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d9a:	4b26      	ldr	r3, [pc, #152]	; (8001e34 <HAL_I2C_MspInit+0xbc>)
 8001d9c:	695b      	ldr	r3, [r3, #20]
 8001d9e:	4a25      	ldr	r2, [pc, #148]	; (8001e34 <HAL_I2C_MspInit+0xbc>)
 8001da0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001da4:	6153      	str	r3, [r2, #20]
 8001da6:	4b23      	ldr	r3, [pc, #140]	; (8001e34 <HAL_I2C_MspInit+0xbc>)
 8001da8:	695b      	ldr	r3, [r3, #20]
 8001daa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001dae:	613b      	str	r3, [r7, #16]
 8001db0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db2:	4b20      	ldr	r3, [pc, #128]	; (8001e34 <HAL_I2C_MspInit+0xbc>)
 8001db4:	695b      	ldr	r3, [r3, #20]
 8001db6:	4a1f      	ldr	r2, [pc, #124]	; (8001e34 <HAL_I2C_MspInit+0xbc>)
 8001db8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dbc:	6153      	str	r3, [r2, #20]
 8001dbe:	4b1d      	ldr	r3, [pc, #116]	; (8001e34 <HAL_I2C_MspInit+0xbc>)
 8001dc0:	695b      	ldr	r3, [r3, #20]
 8001dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001dca:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001dce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dd0:	2312      	movs	r3, #18
 8001dd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C3;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001de0:	f107 0314 	add.w	r3, r7, #20
 8001de4:	4619      	mov	r1, r3
 8001de6:	4814      	ldr	r0, [pc, #80]	; (8001e38 <HAL_I2C_MspInit+0xc0>)
 8001de8:	f001 fadc 	bl	80033a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001dec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001df0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001df2:	2312      	movs	r3, #18
 8001df4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df6:	2300      	movs	r3, #0
 8001df8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C3;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e02:	f107 0314 	add.w	r3, r7, #20
 8001e06:	4619      	mov	r1, r3
 8001e08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e0c:	f001 faca 	bl	80033a4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001e10:	4b08      	ldr	r3, [pc, #32]	; (8001e34 <HAL_I2C_MspInit+0xbc>)
 8001e12:	69db      	ldr	r3, [r3, #28]
 8001e14:	4a07      	ldr	r2, [pc, #28]	; (8001e34 <HAL_I2C_MspInit+0xbc>)
 8001e16:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001e1a:	61d3      	str	r3, [r2, #28]
 8001e1c:	4b05      	ldr	r3, [pc, #20]	; (8001e34 <HAL_I2C_MspInit+0xbc>)
 8001e1e:	69db      	ldr	r3, [r3, #28]
 8001e20:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001e24:	60bb      	str	r3, [r7, #8]
 8001e26:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001e28:	bf00      	nop
 8001e2a:	3728      	adds	r7, #40	; 0x28
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	40007800 	.word	0x40007800
 8001e34:	40021000 	.word	0x40021000
 8001e38:	48000800 	.word	0x48000800

08001e3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e4c:	d114      	bne.n	8001e78 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e4e:	4b1e      	ldr	r3, [pc, #120]	; (8001ec8 <HAL_TIM_Base_MspInit+0x8c>)
 8001e50:	69db      	ldr	r3, [r3, #28]
 8001e52:	4a1d      	ldr	r2, [pc, #116]	; (8001ec8 <HAL_TIM_Base_MspInit+0x8c>)
 8001e54:	f043 0301 	orr.w	r3, r3, #1
 8001e58:	61d3      	str	r3, [r2, #28]
 8001e5a:	4b1b      	ldr	r3, [pc, #108]	; (8001ec8 <HAL_TIM_Base_MspInit+0x8c>)
 8001e5c:	69db      	ldr	r3, [r3, #28]
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	617b      	str	r3, [r7, #20]
 8001e64:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001e66:	2200      	movs	r2, #0
 8001e68:	2100      	movs	r1, #0
 8001e6a:	201c      	movs	r0, #28
 8001e6c:	f001 f9ed 	bl	800324a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e70:	201c      	movs	r0, #28
 8001e72:	f001 fa06 	bl	8003282 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8001e76:	e022      	b.n	8001ebe <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM6)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4a13      	ldr	r2, [pc, #76]	; (8001ecc <HAL_TIM_Base_MspInit+0x90>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d10c      	bne.n	8001e9c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001e82:	4b11      	ldr	r3, [pc, #68]	; (8001ec8 <HAL_TIM_Base_MspInit+0x8c>)
 8001e84:	69db      	ldr	r3, [r3, #28]
 8001e86:	4a10      	ldr	r2, [pc, #64]	; (8001ec8 <HAL_TIM_Base_MspInit+0x8c>)
 8001e88:	f043 0310 	orr.w	r3, r3, #16
 8001e8c:	61d3      	str	r3, [r2, #28]
 8001e8e:	4b0e      	ldr	r3, [pc, #56]	; (8001ec8 <HAL_TIM_Base_MspInit+0x8c>)
 8001e90:	69db      	ldr	r3, [r3, #28]
 8001e92:	f003 0310 	and.w	r3, r3, #16
 8001e96:	613b      	str	r3, [r7, #16]
 8001e98:	693b      	ldr	r3, [r7, #16]
}
 8001e9a:	e010      	b.n	8001ebe <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM17)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a0b      	ldr	r2, [pc, #44]	; (8001ed0 <HAL_TIM_Base_MspInit+0x94>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d10b      	bne.n	8001ebe <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001ea6:	4b08      	ldr	r3, [pc, #32]	; (8001ec8 <HAL_TIM_Base_MspInit+0x8c>)
 8001ea8:	699b      	ldr	r3, [r3, #24]
 8001eaa:	4a07      	ldr	r2, [pc, #28]	; (8001ec8 <HAL_TIM_Base_MspInit+0x8c>)
 8001eac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001eb0:	6193      	str	r3, [r2, #24]
 8001eb2:	4b05      	ldr	r3, [pc, #20]	; (8001ec8 <HAL_TIM_Base_MspInit+0x8c>)
 8001eb4:	699b      	ldr	r3, [r3, #24]
 8001eb6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001eba:	60fb      	str	r3, [r7, #12]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
}
 8001ebe:	bf00      	nop
 8001ec0:	3718      	adds	r7, #24
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40021000 	.word	0x40021000
 8001ecc:	40001000 	.word	0x40001000
 8001ed0:	40014800 	.word	0x40014800

08001ed4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b088      	sub	sp, #32
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001edc:	f107 030c 	add.w	r3, r7, #12
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	605a      	str	r2, [r3, #4]
 8001ee6:	609a      	str	r2, [r3, #8]
 8001ee8:	60da      	str	r2, [r3, #12]
 8001eea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM17)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a11      	ldr	r2, [pc, #68]	; (8001f38 <HAL_TIM_MspPostInit+0x64>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d11b      	bne.n	8001f2e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM17_MspPostInit 0 */

  /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ef6:	4b11      	ldr	r3, [pc, #68]	; (8001f3c <HAL_TIM_MspPostInit+0x68>)
 8001ef8:	695b      	ldr	r3, [r3, #20]
 8001efa:	4a10      	ldr	r2, [pc, #64]	; (8001f3c <HAL_TIM_MspPostInit+0x68>)
 8001efc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f00:	6153      	str	r3, [r2, #20]
 8001f02:	4b0e      	ldr	r3, [pc, #56]	; (8001f3c <HAL_TIM_MspPostInit+0x68>)
 8001f04:	695b      	ldr	r3, [r3, #20]
 8001f06:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f0a:	60bb      	str	r3, [r7, #8]
 8001f0c:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PB5     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001f0e:	2320      	movs	r3, #32
 8001f10:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f12:	2302      	movs	r3, #2
 8001f14:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f16:	2300      	movs	r3, #0
 8001f18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 8001f1e:	230a      	movs	r3, #10
 8001f20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f22:	f107 030c 	add.w	r3, r7, #12
 8001f26:	4619      	mov	r1, r3
 8001f28:	4805      	ldr	r0, [pc, #20]	; (8001f40 <HAL_TIM_MspPostInit+0x6c>)
 8001f2a:	f001 fa3b 	bl	80033a4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8001f2e:	bf00      	nop
 8001f30:	3720      	adds	r7, #32
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	40014800 	.word	0x40014800
 8001f3c:	40021000 	.word	0x40021000
 8001f40:	48000400 	.word	0x48000400

08001f44 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b08a      	sub	sp, #40	; 0x28
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f4c:	f107 0314 	add.w	r3, r7, #20
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	605a      	str	r2, [r3, #4]
 8001f56:	609a      	str	r2, [r3, #8]
 8001f58:	60da      	str	r2, [r3, #12]
 8001f5a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a1b      	ldr	r2, [pc, #108]	; (8001fd0 <HAL_UART_MspInit+0x8c>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d12f      	bne.n	8001fc6 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f66:	4b1b      	ldr	r3, [pc, #108]	; (8001fd4 <HAL_UART_MspInit+0x90>)
 8001f68:	699b      	ldr	r3, [r3, #24]
 8001f6a:	4a1a      	ldr	r2, [pc, #104]	; (8001fd4 <HAL_UART_MspInit+0x90>)
 8001f6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f70:	6193      	str	r3, [r2, #24]
 8001f72:	4b18      	ldr	r3, [pc, #96]	; (8001fd4 <HAL_UART_MspInit+0x90>)
 8001f74:	699b      	ldr	r3, [r3, #24]
 8001f76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f7a:	613b      	str	r3, [r7, #16]
 8001f7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f7e:	4b15      	ldr	r3, [pc, #84]	; (8001fd4 <HAL_UART_MspInit+0x90>)
 8001f80:	695b      	ldr	r3, [r3, #20]
 8001f82:	4a14      	ldr	r2, [pc, #80]	; (8001fd4 <HAL_UART_MspInit+0x90>)
 8001f84:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001f88:	6153      	str	r3, [r2, #20]
 8001f8a:	4b12      	ldr	r3, [pc, #72]	; (8001fd4 <HAL_UART_MspInit+0x90>)
 8001f8c:	695b      	ldr	r3, [r3, #20]
 8001f8e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f92:	60fb      	str	r3, [r7, #12]
 8001f94:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001f96:	2330      	movs	r3, #48	; 0x30
 8001f98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9a:	2302      	movs	r3, #2
 8001f9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001fa6:	2307      	movs	r3, #7
 8001fa8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001faa:	f107 0314 	add.w	r3, r7, #20
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4809      	ldr	r0, [pc, #36]	; (8001fd8 <HAL_UART_MspInit+0x94>)
 8001fb2:	f001 f9f7 	bl	80033a4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	2100      	movs	r1, #0
 8001fba:	2025      	movs	r0, #37	; 0x25
 8001fbc:	f001 f945 	bl	800324a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001fc0:	2025      	movs	r0, #37	; 0x25
 8001fc2:	f001 f95e 	bl	8003282 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001fc6:	bf00      	nop
 8001fc8:	3728      	adds	r7, #40	; 0x28
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	40013800 	.word	0x40013800
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	48000800 	.word	0x48000800

08001fdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001fe0:	e7fe      	b.n	8001fe0 <NMI_Handler+0x4>

08001fe2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fe6:	e7fe      	b.n	8001fe6 <HardFault_Handler+0x4>

08001fe8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fec:	e7fe      	b.n	8001fec <MemManage_Handler+0x4>

08001fee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ff2:	e7fe      	b.n	8001ff2 <BusFault_Handler+0x4>

08001ff4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ff8:	e7fe      	b.n	8001ff8 <UsageFault_Handler+0x4>

08001ffa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ffe:	bf00      	nop
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800200c:	bf00      	nop
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr

08002016 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002016:	b480      	push	{r7}
 8002018:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800201a:	bf00      	nop
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002028:	f000 f942 	bl	80022b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800202c:	bf00      	nop
 800202e:	bd80      	pop	{r7, pc}

08002030 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002034:	4802      	ldr	r0, [pc, #8]	; (8002040 <TIM2_IRQHandler+0x10>)
 8002036:	f003 ff1b 	bl	8005e70 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800203a:	bf00      	nop
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	200005fc 	.word	0x200005fc

08002044 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002048:	4802      	ldr	r0, [pc, #8]	; (8002054 <USART1_IRQHandler+0x10>)
 800204a:	f005 f823 	bl	8007094 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800204e:	bf00      	nop
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	200006e0 	.word	0x200006e0

08002058 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
	return 1;
 800205c:	2301      	movs	r3, #1
}
 800205e:	4618      	mov	r0, r3
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <_kill>:

int _kill(int pid, int sig)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002072:	f007 fa0b 	bl	800948c <__errno>
 8002076:	4603      	mov	r3, r0
 8002078:	2216      	movs	r2, #22
 800207a:	601a      	str	r2, [r3, #0]
	return -1;
 800207c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002080:	4618      	mov	r0, r3
 8002082:	3708      	adds	r7, #8
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <_exit>:

void _exit (int status)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002090:	f04f 31ff 	mov.w	r1, #4294967295
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f7ff ffe7 	bl	8002068 <_kill>
	while (1) {}		/* Make sure we hang here */
 800209a:	e7fe      	b.n	800209a <_exit+0x12>

0800209c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	60f8      	str	r0, [r7, #12]
 80020a4:	60b9      	str	r1, [r7, #8]
 80020a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a8:	2300      	movs	r3, #0
 80020aa:	617b      	str	r3, [r7, #20]
 80020ac:	e00a      	b.n	80020c4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80020ae:	f3af 8000 	nop.w
 80020b2:	4601      	mov	r1, r0
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	1c5a      	adds	r2, r3, #1
 80020b8:	60ba      	str	r2, [r7, #8]
 80020ba:	b2ca      	uxtb	r2, r1
 80020bc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	3301      	adds	r3, #1
 80020c2:	617b      	str	r3, [r7, #20]
 80020c4:	697a      	ldr	r2, [r7, #20]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	429a      	cmp	r2, r3
 80020ca:	dbf0      	blt.n	80020ae <_read+0x12>
	}

return len;
 80020cc:	687b      	ldr	r3, [r7, #4]
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3718      	adds	r7, #24
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}

080020d6 <_close>:
	}
	return len;
}

int _close(int file)
{
 80020d6:	b480      	push	{r7}
 80020d8:	b083      	sub	sp, #12
 80020da:	af00      	add	r7, sp, #0
 80020dc:	6078      	str	r0, [r7, #4]
	return -1;
 80020de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr

080020ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020ee:	b480      	push	{r7}
 80020f0:	b083      	sub	sp, #12
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
 80020f6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020fe:	605a      	str	r2, [r3, #4]
	return 0;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr

0800210e <_isatty>:

int _isatty(int file)
{
 800210e:	b480      	push	{r7}
 8002110:	b083      	sub	sp, #12
 8002112:	af00      	add	r7, sp, #0
 8002114:	6078      	str	r0, [r7, #4]
	return 1;
 8002116:	2301      	movs	r3, #1
}
 8002118:	4618      	mov	r0, r3
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	60f8      	str	r0, [r7, #12]
 800212c:	60b9      	str	r1, [r7, #8]
 800212e:	607a      	str	r2, [r7, #4]
	return 0;
 8002130:	2300      	movs	r3, #0
}
 8002132:	4618      	mov	r0, r3
 8002134:	3714      	adds	r7, #20
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
	...

08002140 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b086      	sub	sp, #24
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002148:	4a14      	ldr	r2, [pc, #80]	; (800219c <_sbrk+0x5c>)
 800214a:	4b15      	ldr	r3, [pc, #84]	; (80021a0 <_sbrk+0x60>)
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002154:	4b13      	ldr	r3, [pc, #76]	; (80021a4 <_sbrk+0x64>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d102      	bne.n	8002162 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800215c:	4b11      	ldr	r3, [pc, #68]	; (80021a4 <_sbrk+0x64>)
 800215e:	4a12      	ldr	r2, [pc, #72]	; (80021a8 <_sbrk+0x68>)
 8002160:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002162:	4b10      	ldr	r3, [pc, #64]	; (80021a4 <_sbrk+0x64>)
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4413      	add	r3, r2
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	429a      	cmp	r2, r3
 800216e:	d207      	bcs.n	8002180 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002170:	f007 f98c 	bl	800948c <__errno>
 8002174:	4603      	mov	r3, r0
 8002176:	220c      	movs	r2, #12
 8002178:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800217a:	f04f 33ff 	mov.w	r3, #4294967295
 800217e:	e009      	b.n	8002194 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002180:	4b08      	ldr	r3, [pc, #32]	; (80021a4 <_sbrk+0x64>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002186:	4b07      	ldr	r3, [pc, #28]	; (80021a4 <_sbrk+0x64>)
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4413      	add	r3, r2
 800218e:	4a05      	ldr	r2, [pc, #20]	; (80021a4 <_sbrk+0x64>)
 8002190:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002192:	68fb      	ldr	r3, [r7, #12]
}
 8002194:	4618      	mov	r0, r3
 8002196:	3718      	adds	r7, #24
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	20004000 	.word	0x20004000
 80021a0:	00000400 	.word	0x00000400
 80021a4:	200007c4 	.word	0x200007c4
 80021a8:	20000918 	.word	0x20000918

080021ac <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021b0:	4b06      	ldr	r3, [pc, #24]	; (80021cc <SystemInit+0x20>)
 80021b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021b6:	4a05      	ldr	r2, [pc, #20]	; (80021cc <SystemInit+0x20>)
 80021b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021c0:	bf00      	nop
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	e000ed00 	.word	0xe000ed00

080021d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80021d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002208 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80021d4:	f7ff ffea 	bl	80021ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021d8:	480c      	ldr	r0, [pc, #48]	; (800220c <LoopForever+0x6>)
  ldr r1, =_edata
 80021da:	490d      	ldr	r1, [pc, #52]	; (8002210 <LoopForever+0xa>)
  ldr r2, =_sidata
 80021dc:	4a0d      	ldr	r2, [pc, #52]	; (8002214 <LoopForever+0xe>)
  movs r3, #0
 80021de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021e0:	e002      	b.n	80021e8 <LoopCopyDataInit>

080021e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021e6:	3304      	adds	r3, #4

080021e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021ec:	d3f9      	bcc.n	80021e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021ee:	4a0a      	ldr	r2, [pc, #40]	; (8002218 <LoopForever+0x12>)
  ldr r4, =_ebss
 80021f0:	4c0a      	ldr	r4, [pc, #40]	; (800221c <LoopForever+0x16>)
  movs r3, #0
 80021f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021f4:	e001      	b.n	80021fa <LoopFillZerobss>

080021f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021f8:	3204      	adds	r2, #4

080021fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021fc:	d3fb      	bcc.n	80021f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021fe:	f007 f94b 	bl	8009498 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002202:	f7ff f949 	bl	8001498 <main>

08002206 <LoopForever>:

LoopForever:
    b LoopForever
 8002206:	e7fe      	b.n	8002206 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002208:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800220c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002210:	20000534 	.word	0x20000534
  ldr r2, =_sidata
 8002214:	0800bca4 	.word	0x0800bca4
  ldr r2, =_sbss
 8002218:	20000534 	.word	0x20000534
  ldr r4, =_ebss
 800221c:	20000918 	.word	0x20000918

08002220 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002220:	e7fe      	b.n	8002220 <ADC1_IRQHandler>
	...

08002224 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002228:	4b08      	ldr	r3, [pc, #32]	; (800224c <HAL_Init+0x28>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a07      	ldr	r2, [pc, #28]	; (800224c <HAL_Init+0x28>)
 800222e:	f043 0310 	orr.w	r3, r3, #16
 8002232:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002234:	2003      	movs	r0, #3
 8002236:	f000 fffd 	bl	8003234 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800223a:	200f      	movs	r0, #15
 800223c:	f000 f808 	bl	8002250 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002240:	f7ff fd3a 	bl	8001cb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	40022000 	.word	0x40022000

08002250 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002258:	4b12      	ldr	r3, [pc, #72]	; (80022a4 <HAL_InitTick+0x54>)
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	4b12      	ldr	r3, [pc, #72]	; (80022a8 <HAL_InitTick+0x58>)
 800225e:	781b      	ldrb	r3, [r3, #0]
 8002260:	4619      	mov	r1, r3
 8002262:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002266:	fbb3 f3f1 	udiv	r3, r3, r1
 800226a:	fbb2 f3f3 	udiv	r3, r2, r3
 800226e:	4618      	mov	r0, r3
 8002270:	f001 f815 	bl	800329e <HAL_SYSTICK_Config>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e00e      	b.n	800229c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2b0f      	cmp	r3, #15
 8002282:	d80a      	bhi.n	800229a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002284:	2200      	movs	r2, #0
 8002286:	6879      	ldr	r1, [r7, #4]
 8002288:	f04f 30ff 	mov.w	r0, #4294967295
 800228c:	f000 ffdd 	bl	800324a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002290:	4a06      	ldr	r2, [pc, #24]	; (80022ac <HAL_InitTick+0x5c>)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002296:	2300      	movs	r3, #0
 8002298:	e000      	b.n	800229c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
}
 800229c:	4618      	mov	r0, r3
 800229e:	3708      	adds	r7, #8
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	20000360 	.word	0x20000360
 80022a8:	20000368 	.word	0x20000368
 80022ac:	20000364 	.word	0x20000364

080022b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022b4:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <HAL_IncTick+0x20>)
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	461a      	mov	r2, r3
 80022ba:	4b06      	ldr	r3, [pc, #24]	; (80022d4 <HAL_IncTick+0x24>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4413      	add	r3, r2
 80022c0:	4a04      	ldr	r2, [pc, #16]	; (80022d4 <HAL_IncTick+0x24>)
 80022c2:	6013      	str	r3, [r2, #0]
}
 80022c4:	bf00      	nop
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	20000368 	.word	0x20000368
 80022d4:	200007c8 	.word	0x200007c8

080022d8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  return uwTick;  
 80022dc:	4b03      	ldr	r3, [pc, #12]	; (80022ec <HAL_GetTick+0x14>)
 80022de:	681b      	ldr	r3, [r3, #0]
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	200007c8 	.word	0x200007c8

080022f0 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022f8:	f7ff ffee 	bl	80022d8 <HAL_GetTick>
 80022fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002308:	d005      	beq.n	8002316 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800230a:	4b0a      	ldr	r3, [pc, #40]	; (8002334 <HAL_Delay+0x44>)
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	461a      	mov	r2, r3
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	4413      	add	r3, r2
 8002314:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002316:	bf00      	nop
 8002318:	f7ff ffde 	bl	80022d8 <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	68fa      	ldr	r2, [r7, #12]
 8002324:	429a      	cmp	r2, r3
 8002326:	d8f7      	bhi.n	8002318 <HAL_Delay+0x28>
  {
  }
}
 8002328:	bf00      	nop
 800232a:	bf00      	nop
 800232c:	3710      	adds	r7, #16
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	20000368 	.word	0x20000368

08002338 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b09a      	sub	sp, #104	; 0x68
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002340:	2300      	movs	r3, #0
 8002342:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002346:	2300      	movs	r3, #0
 8002348:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800234a:	2300      	movs	r3, #0
 800234c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d101      	bne.n	8002358 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e169      	b.n	800262c <HAL_ADC_Init+0x2f4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	691b      	ldr	r3, [r3, #16]
 800235c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002362:	f003 0310 	and.w	r3, r3, #16
 8002366:	2b00      	cmp	r3, #0
 8002368:	d176      	bne.n	8002458 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236e:	2b00      	cmp	r3, #0
 8002370:	d152      	bne.n	8002418 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	2200      	movs	r2, #0
 8002376:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2200      	movs	r2, #0
 800237c:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2200      	movs	r2, #0
 8002382:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	f7ff fcb7 	bl	8001d00 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d13b      	bne.n	8002418 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	f000 fe11 	bl	8002fc8 <ADC_Disable>
 80023a6:	4603      	mov	r3, r0
 80023a8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b0:	f003 0310 	and.w	r3, r3, #16
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d12f      	bne.n	8002418 <HAL_ADC_Init+0xe0>
 80023b8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d12b      	bne.n	8002418 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80023c8:	f023 0302 	bic.w	r3, r3, #2
 80023cc:	f043 0202 	orr.w	r2, r3, #2
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	689a      	ldr	r2, [r3, #8]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80023e2:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	689a      	ldr	r2, [r3, #8]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80023f2:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80023f4:	4b8f      	ldr	r3, [pc, #572]	; (8002634 <HAL_ADC_Init+0x2fc>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a8f      	ldr	r2, [pc, #572]	; (8002638 <HAL_ADC_Init+0x300>)
 80023fa:	fba2 2303 	umull	r2, r3, r2, r3
 80023fe:	0c9a      	lsrs	r2, r3, #18
 8002400:	4613      	mov	r3, r2
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	4413      	add	r3, r2
 8002406:	005b      	lsls	r3, r3, #1
 8002408:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800240a:	e002      	b.n	8002412 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	3b01      	subs	r3, #1
 8002410:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d1f9      	bne.n	800240c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d007      	beq.n	8002436 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002430:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002434:	d110      	bne.n	8002458 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243a:	f023 0312 	bic.w	r3, r3, #18
 800243e:	f043 0210 	orr.w	r2, r3, #16
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800244a:	f043 0201 	orr.w	r2, r3, #1
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245c:	f003 0310 	and.w	r3, r3, #16
 8002460:	2b00      	cmp	r3, #0
 8002462:	f040 80d6 	bne.w	8002612 <HAL_ADC_Init+0x2da>
 8002466:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800246a:	2b00      	cmp	r3, #0
 800246c:	f040 80d1 	bne.w	8002612 <HAL_ADC_Init+0x2da>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800247a:	2b00      	cmp	r3, #0
 800247c:	f040 80c9 	bne.w	8002612 <HAL_ADC_Init+0x2da>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002484:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002488:	f043 0202 	orr.w	r2, r3, #2
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002490:	4b6a      	ldr	r3, [pc, #424]	; (800263c <HAL_ADC_Init+0x304>)
 8002492:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002494:	2300      	movs	r3, #0
 8002496:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	f003 0303 	and.w	r3, r3, #3
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d108      	bne.n	80024b8 <HAL_ADC_Init+0x180>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 0301 	and.w	r3, r3, #1
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d101      	bne.n	80024b8 <HAL_ADC_Init+0x180>
 80024b4:	2301      	movs	r3, #1
 80024b6:	e000      	b.n	80024ba <HAL_ADC_Init+0x182>
 80024b8:	2300      	movs	r3, #0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d11c      	bne.n	80024f8 <HAL_ADC_Init+0x1c0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80024be:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d010      	beq.n	80024e6 <HAL_ADC_Init+0x1ae>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	f003 0303 	and.w	r3, r3, #3
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d107      	bne.n	80024e0 <HAL_ADC_Init+0x1a8>
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0301 	and.w	r3, r3, #1
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d101      	bne.n	80024e0 <HAL_ADC_Init+0x1a8>
 80024dc:	2301      	movs	r3, #1
 80024de:	e000      	b.n	80024e2 <HAL_ADC_Init+0x1aa>
 80024e0:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d108      	bne.n	80024f8 <HAL_ADC_Init+0x1c0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80024e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	431a      	orrs	r2, r3
 80024f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80024f6:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	7e5b      	ldrb	r3, [r3, #25]
 80024fc:	035b      	lsls	r3, r3, #13
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002502:	2a01      	cmp	r2, #1
 8002504:	d002      	beq.n	800250c <HAL_ADC_Init+0x1d4>
 8002506:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800250a:	e000      	b.n	800250e <HAL_ADC_Init+0x1d6>
 800250c:	2200      	movs	r2, #0
 800250e:	431a      	orrs	r2, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	68db      	ldr	r3, [r3, #12]
 8002514:	431a      	orrs	r2, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	4313      	orrs	r3, r2
 800251c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800251e:	4313      	orrs	r3, r2
 8002520:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002528:	2b01      	cmp	r3, #1
 800252a:	d11b      	bne.n	8002564 <HAL_ADC_Init+0x22c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	7e5b      	ldrb	r3, [r3, #25]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d109      	bne.n	8002548 <HAL_ADC_Init+0x210>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002538:	3b01      	subs	r3, #1
 800253a:	045a      	lsls	r2, r3, #17
 800253c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800253e:	4313      	orrs	r3, r2
 8002540:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002544:	663b      	str	r3, [r7, #96]	; 0x60
 8002546:	e00d      	b.n	8002564 <HAL_ADC_Init+0x22c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254c:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002550:	f043 0220 	orr.w	r2, r3, #32
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800255c:	f043 0201 	orr.w	r2, r3, #1
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002568:	2b01      	cmp	r3, #1
 800256a:	d007      	beq.n	800257c <HAL_ADC_Init+0x244>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002574:	4313      	orrs	r3, r2
 8002576:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002578:	4313      	orrs	r3, r2
 800257a:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f003 030c 	and.w	r3, r3, #12
 8002586:	2b00      	cmp	r3, #0
 8002588:	d114      	bne.n	80025b4 <HAL_ADC_Init+0x27c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	6812      	ldr	r2, [r2, #0]
 8002594:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002598:	f023 0302 	bic.w	r3, r3, #2
 800259c:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	7e1b      	ldrb	r3, [r3, #24]
 80025a2:	039a      	lsls	r2, r3, #14
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	4313      	orrs	r3, r2
 80025ae:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80025b0:	4313      	orrs	r3, r2
 80025b2:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	68da      	ldr	r2, [r3, #12]
 80025ba:	4b21      	ldr	r3, [pc, #132]	; (8002640 <HAL_ADC_Init+0x308>)
 80025bc:	4013      	ands	r3, r2
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	6812      	ldr	r2, [r2, #0]
 80025c2:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80025c4:	430b      	orrs	r3, r1
 80025c6:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	691b      	ldr	r3, [r3, #16]
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d10c      	bne.n	80025ea <HAL_ADC_Init+0x2b2>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d6:	f023 010f 	bic.w	r1, r3, #15
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	69db      	ldr	r3, [r3, #28]
 80025de:	1e5a      	subs	r2, r3, #1
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	430a      	orrs	r2, r1
 80025e6:	631a      	str	r2, [r3, #48]	; 0x30
 80025e8:	e007      	b.n	80025fa <HAL_ADC_Init+0x2c2>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f022 020f 	bic.w	r2, r2, #15
 80025f8:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002604:	f023 0303 	bic.w	r3, r3, #3
 8002608:	f043 0201 	orr.w	r2, r3, #1
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	641a      	str	r2, [r3, #64]	; 0x40
 8002610:	e00a      	b.n	8002628 <HAL_ADC_Init+0x2f0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	f023 0312 	bic.w	r3, r3, #18
 800261a:	f043 0210 	orr.w	r2, r3, #16
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002622:	2301      	movs	r3, #1
 8002624:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002628:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800262c:	4618      	mov	r0, r3
 800262e:	3768      	adds	r7, #104	; 0x68
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}
 8002634:	20000360 	.word	0x20000360
 8002638:	431bde83 	.word	0x431bde83
 800263c:	50000300 	.word	0x50000300
 8002640:	fff0c007 	.word	0xfff0c007

08002644 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800264c:	2300      	movs	r3, #0
 800264e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	f003 0304 	and.w	r3, r3, #4
 800265a:	2b00      	cmp	r3, #0
 800265c:	d158      	bne.n	8002710 <HAL_ADC_Start+0xcc>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002664:	2b01      	cmp	r3, #1
 8002666:	d101      	bne.n	800266c <HAL_ADC_Start+0x28>
 8002668:	2302      	movs	r3, #2
 800266a:	e054      	b.n	8002716 <HAL_ADC_Start+0xd2>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2201      	movs	r2, #1
 8002670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f000 fc43 	bl	8002f00 <ADC_Enable>
 800267a:	4603      	mov	r3, r0
 800267c:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800267e:	7bfb      	ldrb	r3, [r7, #15]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d140      	bne.n	8002706 <HAL_ADC_Start+0xc2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002688:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800268c:	f023 0301 	bic.w	r3, r3, #1
 8002690:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	641a      	str	r2, [r3, #64]	; 0x40
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d007      	beq.n	80026c2 <HAL_ADC_Start+0x7e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80026ba:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	641a      	str	r2, [r3, #64]	; 0x40
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026ce:	d106      	bne.n	80026de <HAL_ADC_Start+0x9a>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026d4:	f023 0206 	bic.w	r2, r3, #6
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	645a      	str	r2, [r3, #68]	; 0x44
 80026dc:	e002      	b.n	80026e4 <HAL_ADC_Start+0xa0>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2200      	movs	r2, #0
 80026e2:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	221c      	movs	r2, #28
 80026f2:	601a      	str	r2, [r3, #0]
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	689a      	ldr	r2, [r3, #8]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f042 0204 	orr.w	r2, r2, #4
 8002702:	609a      	str	r2, [r3, #8]
 8002704:	e006      	b.n	8002714 <HAL_ADC_Start+0xd0>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800270e:	e001      	b.n	8002714 <HAL_ADC_Start+0xd0>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002710:	2302      	movs	r3, #2
 8002712:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002714:	7bfb      	ldrb	r3, [r7, #15]
}
 8002716:	4618      	mov	r0, r3
 8002718:	3710      	adds	r7, #16
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
	...

08002720 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b086      	sub	sp, #24
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 800272a:	2300      	movs	r3, #0
 800272c:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	695b      	ldr	r3, [r3, #20]
 8002732:	2b08      	cmp	r3, #8
 8002734:	d102      	bne.n	800273c <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8002736:	2308      	movs	r3, #8
 8002738:	617b      	str	r3, [r7, #20]
 800273a:	e02e      	b.n	800279a <HAL_ADC_PollForConversion+0x7a>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800273c:	4b56      	ldr	r3, [pc, #344]	; (8002898 <HAL_ADC_PollForConversion+0x178>)
 800273e:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	f003 031f 	and.w	r3, r3, #31
 8002748:	2b00      	cmp	r3, #0
 800274a:	d112      	bne.n	8002772 <HAL_ADC_PollForConversion+0x52>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	f003 0301 	and.w	r3, r3, #1
 8002756:	2b01      	cmp	r3, #1
 8002758:	d11d      	bne.n	8002796 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275e:	f043 0220 	orr.w	r2, r3, #32
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e08d      	b.n	800288e <HAL_ADC_PollForConversion+0x16e>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	689b      	ldr	r3, [r3, #8]
 8002776:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d00b      	beq.n	8002796 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002782:	f043 0220 	orr.w	r2, r3, #32
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2200      	movs	r2, #0
 800278e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e07b      	b.n	800288e <HAL_ADC_PollForConversion+0x16e>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002796:	230c      	movs	r3, #12
 8002798:	617b      	str	r3, [r7, #20]
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	613b      	str	r3, [r7, #16]
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 80027a2:	f7ff fd99 	bl	80022d8 <HAL_GetTick>
 80027a6:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80027a8:	e021      	b.n	80027ee <HAL_ADC_PollForConversion+0xce>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027b0:	d01d      	beq.n	80027ee <HAL_ADC_PollForConversion+0xce>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d007      	beq.n	80027c8 <HAL_ADC_PollForConversion+0xa8>
 80027b8:	f7ff fd8e 	bl	80022d8 <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	683a      	ldr	r2, [r7, #0]
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d212      	bcs.n	80027ee <HAL_ADC_PollForConversion+0xce>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	4013      	ands	r3, r2
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d10b      	bne.n	80027ee <HAL_ADC_PollForConversion+0xce>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027da:	f043 0204 	orr.w	r2, r3, #4
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	e04f      	b.n	800288e <HAL_ADC_PollForConversion+0x16e>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	4013      	ands	r3, r2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d0d6      	beq.n	80027aa <HAL_ADC_PollForConversion+0x8a>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002800:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	68db      	ldr	r3, [r3, #12]
 800280e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002812:	2b00      	cmp	r3, #0
 8002814:	d131      	bne.n	800287a <HAL_ADC_PollForConversion+0x15a>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 800281c:	2b00      	cmp	r3, #0
 800281e:	d12c      	bne.n	800287a <HAL_ADC_PollForConversion+0x15a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0308 	and.w	r3, r3, #8
 800282a:	2b08      	cmp	r3, #8
 800282c:	d125      	bne.n	800287a <HAL_ADC_PollForConversion+0x15a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f003 0304 	and.w	r3, r3, #4
 8002838:	2b00      	cmp	r3, #0
 800283a:	d112      	bne.n	8002862 <HAL_ADC_PollForConversion+0x142>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002840:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002850:	2b00      	cmp	r3, #0
 8002852:	d112      	bne.n	800287a <HAL_ADC_PollForConversion+0x15a>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002858:	f043 0201 	orr.w	r2, r3, #1
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	641a      	str	r2, [r3, #64]	; 0x40
 8002860:	e00b      	b.n	800287a <HAL_ADC_PollForConversion+0x15a>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002866:	f043 0220 	orr.w	r2, r3, #32
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002872:	f043 0201 	orr.w	r2, r3, #1
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002880:	2b00      	cmp	r3, #0
 8002882:	d103      	bne.n	800288c <HAL_ADC_PollForConversion+0x16c>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	697a      	ldr	r2, [r7, #20]
 800288a:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 800288c:	2300      	movs	r3, #0
}
 800288e:	4618      	mov	r0, r3
 8002890:	3718      	adds	r7, #24
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	50000300 	.word	0x50000300

0800289c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	370c      	adds	r7, #12
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr

080028b6 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 80028b6:	b580      	push	{r7, lr}
 80028b8:	b084      	sub	sp, #16
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	6078      	str	r0, [r7, #4]
 80028be:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028c0:	2300      	movs	r3, #0
 80028c2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d101      	bne.n	80028d2 <HAL_ADCEx_Calibration_Start+0x1c>
 80028ce:	2302      	movs	r3, #2
 80028d0:	e05f      	b.n	8002992 <HAL_ADCEx_Calibration_Start+0xdc>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2201      	movs	r2, #1
 80028d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 fb74 	bl	8002fc8 <ADC_Disable>
 80028e0:	4603      	mov	r3, r0
 80028e2:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80028e4:	7bfb      	ldrb	r3, [r7, #15]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d14e      	bne.n	8002988 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2201      	movs	r2, #1
 80028ee:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	689a      	ldr	r2, [r3, #8]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 80028fe:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	2b01      	cmp	r3, #1
 8002904:	d107      	bne.n	8002916 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	689a      	ldr	r2, [r3, #8]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002914:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	689a      	ldr	r2, [r3, #8]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002924:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8002926:	f7ff fcd7 	bl	80022d8 <HAL_GetTick>
 800292a:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800292c:	e01c      	b.n	8002968 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800292e:	f7ff fcd3 	bl	80022d8 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b0a      	cmp	r3, #10
 800293a:	d915      	bls.n	8002968 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002946:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800294a:	d10d      	bne.n	8002968 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002950:	f023 0312 	bic.w	r3, r3, #18
 8002954:	f043 0210 	orr.w	r2, r3, #16
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2200      	movs	r2, #0
 8002960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002964:	2301      	movs	r3, #1
 8002966:	e014      	b.n	8002992 <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002972:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002976:	d0da      	beq.n	800292e <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297c:	f023 0303 	bic.w	r3, r3, #3
 8002980:	f043 0201 	orr.w	r2, r3, #1
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2200      	movs	r2, #0
 800298c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002990:	7bfb      	ldrb	r3, [r7, #15]
}
 8002992:	4618      	mov	r0, r3
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
	...

0800299c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800299c:	b480      	push	{r7}
 800299e:	b09b      	sub	sp, #108	; 0x6c
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029a6:	2300      	movs	r3, #0
 80029a8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80029ac:	2300      	movs	r3, #0
 80029ae:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d101      	bne.n	80029be <HAL_ADC_ConfigChannel+0x22>
 80029ba:	2302      	movs	r3, #2
 80029bc:	e295      	b.n	8002eea <HAL_ADC_ConfigChannel+0x54e>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2201      	movs	r2, #1
 80029c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	f003 0304 	and.w	r3, r3, #4
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	f040 8279 	bne.w	8002ec8 <HAL_ADC_ConfigChannel+0x52c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	2b04      	cmp	r3, #4
 80029dc:	d81c      	bhi.n	8002a18 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	685a      	ldr	r2, [r3, #4]
 80029e8:	4613      	mov	r3, r2
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	4413      	add	r3, r2
 80029ee:	005b      	lsls	r3, r3, #1
 80029f0:	461a      	mov	r2, r3
 80029f2:	231f      	movs	r3, #31
 80029f4:	4093      	lsls	r3, r2
 80029f6:	43db      	mvns	r3, r3
 80029f8:	4019      	ands	r1, r3
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	6818      	ldr	r0, [r3, #0]
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	685a      	ldr	r2, [r3, #4]
 8002a02:	4613      	mov	r3, r2
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	4413      	add	r3, r2
 8002a08:	005b      	lsls	r3, r3, #1
 8002a0a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	430a      	orrs	r2, r1
 8002a14:	631a      	str	r2, [r3, #48]	; 0x30
 8002a16:	e063      	b.n	8002ae0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	2b09      	cmp	r3, #9
 8002a1e:	d81e      	bhi.n	8002a5e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	685a      	ldr	r2, [r3, #4]
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	005b      	lsls	r3, r3, #1
 8002a2e:	4413      	add	r3, r2
 8002a30:	005b      	lsls	r3, r3, #1
 8002a32:	3b1e      	subs	r3, #30
 8002a34:	221f      	movs	r2, #31
 8002a36:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3a:	43db      	mvns	r3, r3
 8002a3c:	4019      	ands	r1, r3
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	6818      	ldr	r0, [r3, #0]
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	685a      	ldr	r2, [r3, #4]
 8002a46:	4613      	mov	r3, r2
 8002a48:	005b      	lsls	r3, r3, #1
 8002a4a:	4413      	add	r3, r2
 8002a4c:	005b      	lsls	r3, r3, #1
 8002a4e:	3b1e      	subs	r3, #30
 8002a50:	fa00 f203 	lsl.w	r2, r0, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	430a      	orrs	r2, r1
 8002a5a:	635a      	str	r2, [r3, #52]	; 0x34
 8002a5c:	e040      	b.n	8002ae0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	2b0e      	cmp	r3, #14
 8002a64:	d81e      	bhi.n	8002aa4 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	685a      	ldr	r2, [r3, #4]
 8002a70:	4613      	mov	r3, r2
 8002a72:	005b      	lsls	r3, r3, #1
 8002a74:	4413      	add	r3, r2
 8002a76:	005b      	lsls	r3, r3, #1
 8002a78:	3b3c      	subs	r3, #60	; 0x3c
 8002a7a:	221f      	movs	r2, #31
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	43db      	mvns	r3, r3
 8002a82:	4019      	ands	r1, r3
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	6818      	ldr	r0, [r3, #0]
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	685a      	ldr	r2, [r3, #4]
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	005b      	lsls	r3, r3, #1
 8002a90:	4413      	add	r3, r2
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	3b3c      	subs	r3, #60	; 0x3c
 8002a96:	fa00 f203 	lsl.w	r2, r0, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	639a      	str	r2, [r3, #56]	; 0x38
 8002aa2:	e01d      	b.n	8002ae0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	685a      	ldr	r2, [r3, #4]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	4413      	add	r3, r2
 8002ab4:	005b      	lsls	r3, r3, #1
 8002ab6:	3b5a      	subs	r3, #90	; 0x5a
 8002ab8:	221f      	movs	r2, #31
 8002aba:	fa02 f303 	lsl.w	r3, r2, r3
 8002abe:	43db      	mvns	r3, r3
 8002ac0:	4019      	ands	r1, r3
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	6818      	ldr	r0, [r3, #0]
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685a      	ldr	r2, [r3, #4]
 8002aca:	4613      	mov	r3, r2
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	4413      	add	r3, r2
 8002ad0:	005b      	lsls	r3, r3, #1
 8002ad2:	3b5a      	subs	r3, #90	; 0x5a
 8002ad4:	fa00 f203 	lsl.w	r2, r0, r3
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	430a      	orrs	r2, r1
 8002ade:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f003 030c 	and.w	r3, r3, #12
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	f040 80e5 	bne.w	8002cba <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2b09      	cmp	r3, #9
 8002af6:	d91c      	bls.n	8002b32 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	6999      	ldr	r1, [r3, #24]
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	4613      	mov	r3, r2
 8002b04:	005b      	lsls	r3, r3, #1
 8002b06:	4413      	add	r3, r2
 8002b08:	3b1e      	subs	r3, #30
 8002b0a:	2207      	movs	r2, #7
 8002b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b10:	43db      	mvns	r3, r3
 8002b12:	4019      	ands	r1, r3
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	6898      	ldr	r0, [r3, #8]
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	005b      	lsls	r3, r3, #1
 8002b20:	4413      	add	r3, r2
 8002b22:	3b1e      	subs	r3, #30
 8002b24:	fa00 f203 	lsl.w	r2, r0, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	430a      	orrs	r2, r1
 8002b2e:	619a      	str	r2, [r3, #24]
 8002b30:	e019      	b.n	8002b66 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	6959      	ldr	r1, [r3, #20]
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	4413      	add	r3, r2
 8002b42:	2207      	movs	r2, #7
 8002b44:	fa02 f303 	lsl.w	r3, r2, r3
 8002b48:	43db      	mvns	r3, r3
 8002b4a:	4019      	ands	r1, r3
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	6898      	ldr	r0, [r3, #8]
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	4613      	mov	r3, r2
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	4413      	add	r3, r2
 8002b5a:	fa00 f203 	lsl.w	r2, r0, r3
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	430a      	orrs	r2, r1
 8002b64:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	695a      	ldr	r2, [r3, #20]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	08db      	lsrs	r3, r3, #3
 8002b72:	f003 0303 	and.w	r3, r3, #3
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7c:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	3b01      	subs	r3, #1
 8002b84:	2b03      	cmp	r3, #3
 8002b86:	d84f      	bhi.n	8002c28 <HAL_ADC_ConfigChannel+0x28c>
 8002b88:	a201      	add	r2, pc, #4	; (adr r2, 8002b90 <HAL_ADC_ConfigChannel+0x1f4>)
 8002b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b8e:	bf00      	nop
 8002b90:	08002ba1 	.word	0x08002ba1
 8002b94:	08002bc3 	.word	0x08002bc3
 8002b98:	08002be5 	.word	0x08002be5
 8002b9c:	08002c07 	.word	0x08002c07
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ba6:	4b97      	ldr	r3, [pc, #604]	; (8002e04 <HAL_ADC_ConfigChannel+0x468>)
 8002ba8:	4013      	ands	r3, r2
 8002baa:	683a      	ldr	r2, [r7, #0]
 8002bac:	6812      	ldr	r2, [r2, #0]
 8002bae:	0691      	lsls	r1, r2, #26
 8002bb0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	431a      	orrs	r2, r3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002bbe:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002bc0:	e07b      	b.n	8002cba <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002bc8:	4b8e      	ldr	r3, [pc, #568]	; (8002e04 <HAL_ADC_ConfigChannel+0x468>)
 8002bca:	4013      	ands	r3, r2
 8002bcc:	683a      	ldr	r2, [r7, #0]
 8002bce:	6812      	ldr	r2, [r2, #0]
 8002bd0:	0691      	lsls	r1, r2, #26
 8002bd2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002bd4:	430a      	orrs	r2, r1
 8002bd6:	431a      	orrs	r2, r3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002be0:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002be2:	e06a      	b.n	8002cba <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002bea:	4b86      	ldr	r3, [pc, #536]	; (8002e04 <HAL_ADC_ConfigChannel+0x468>)
 8002bec:	4013      	ands	r3, r2
 8002bee:	683a      	ldr	r2, [r7, #0]
 8002bf0:	6812      	ldr	r2, [r2, #0]
 8002bf2:	0691      	lsls	r1, r2, #26
 8002bf4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	431a      	orrs	r2, r3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002c02:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002c04:	e059      	b.n	8002cba <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002c0c:	4b7d      	ldr	r3, [pc, #500]	; (8002e04 <HAL_ADC_ConfigChannel+0x468>)
 8002c0e:	4013      	ands	r3, r2
 8002c10:	683a      	ldr	r2, [r7, #0]
 8002c12:	6812      	ldr	r2, [r2, #0]
 8002c14:	0691      	lsls	r1, r2, #26
 8002c16:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	431a      	orrs	r2, r3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002c24:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002c26:	e048      	b.n	8002cba <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c2e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	069b      	lsls	r3, r3, #26
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d107      	bne.n	8002c4c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002c4a:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c52:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	069b      	lsls	r3, r3, #26
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d107      	bne.n	8002c70 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002c6e:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c76:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	069b      	lsls	r3, r3, #26
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d107      	bne.n	8002c94 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002c92:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c9a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	069b      	lsls	r3, r3, #26
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d107      	bne.n	8002cb8 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002cb6:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002cb8:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	f003 0303 	and.w	r3, r3, #3
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d108      	bne.n	8002cda <HAL_ADC_ConfigChannel+0x33e>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d101      	bne.n	8002cda <HAL_ADC_ConfigChannel+0x33e>
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e000      	b.n	8002cdc <HAL_ADC_ConfigChannel+0x340>
 8002cda:	2300      	movs	r3, #0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	f040 80fe 	bne.w	8002ede <HAL_ADC_ConfigChannel+0x542>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	68db      	ldr	r3, [r3, #12]
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d00f      	beq.n	8002d0a <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	43da      	mvns	r2, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	400a      	ands	r2, r1
 8002d04:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002d08:	e049      	b.n	8002d9e <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	2201      	movs	r2, #1
 8002d18:	409a      	lsls	r2, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	430a      	orrs	r2, r1
 8002d20:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2b09      	cmp	r3, #9
 8002d2a:	d91c      	bls.n	8002d66 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	6999      	ldr	r1, [r3, #24]
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	4613      	mov	r3, r2
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	4413      	add	r3, r2
 8002d3c:	3b1b      	subs	r3, #27
 8002d3e:	2207      	movs	r2, #7
 8002d40:	fa02 f303 	lsl.w	r3, r2, r3
 8002d44:	43db      	mvns	r3, r3
 8002d46:	4019      	ands	r1, r3
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	6898      	ldr	r0, [r3, #8]
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	4613      	mov	r3, r2
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	4413      	add	r3, r2
 8002d56:	3b1b      	subs	r3, #27
 8002d58:	fa00 f203 	lsl.w	r2, r0, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	430a      	orrs	r2, r1
 8002d62:	619a      	str	r2, [r3, #24]
 8002d64:	e01b      	b.n	8002d9e <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	6959      	ldr	r1, [r3, #20]
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	1c5a      	adds	r2, r3, #1
 8002d72:	4613      	mov	r3, r2
 8002d74:	005b      	lsls	r3, r3, #1
 8002d76:	4413      	add	r3, r2
 8002d78:	2207      	movs	r2, #7
 8002d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7e:	43db      	mvns	r3, r3
 8002d80:	4019      	ands	r1, r3
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	6898      	ldr	r0, [r3, #8]
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	1c5a      	adds	r2, r3, #1
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	005b      	lsls	r3, r3, #1
 8002d90:	4413      	add	r3, r2
 8002d92:	fa00 f203 	lsl.w	r2, r0, r3
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	430a      	orrs	r2, r1
 8002d9c:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d9e:	4b1a      	ldr	r3, [pc, #104]	; (8002e08 <HAL_ADC_ConfigChannel+0x46c>)
 8002da0:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	2b10      	cmp	r3, #16
 8002da8:	d105      	bne.n	8002db6 <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002daa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d014      	beq.n	8002de0 <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002dba:	2b11      	cmp	r3, #17
 8002dbc:	d105      	bne.n	8002dca <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002dbe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00a      	beq.n	8002de0 <HAL_ADC_ConfigChannel+0x444>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002dce:	2b12      	cmp	r3, #18
 8002dd0:	f040 8085 	bne.w	8002ede <HAL_ADC_ConfigChannel+0x542>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002dd4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d17e      	bne.n	8002ede <HAL_ADC_ConfigChannel+0x542>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002de0:	2300      	movs	r3, #0
 8002de2:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	f003 0303 	and.w	r3, r3, #3
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d10c      	bne.n	8002e0c <HAL_ADC_ConfigChannel+0x470>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0301 	and.w	r3, r3, #1
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d105      	bne.n	8002e0c <HAL_ADC_ConfigChannel+0x470>
 8002e00:	2301      	movs	r3, #1
 8002e02:	e004      	b.n	8002e0e <HAL_ADC_ConfigChannel+0x472>
 8002e04:	83fff000 	.word	0x83fff000
 8002e08:	50000300 	.word	0x50000300
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d150      	bne.n	8002eb4 <HAL_ADC_ConfigChannel+0x518>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002e12:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d010      	beq.n	8002e3a <HAL_ADC_ConfigChannel+0x49e>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f003 0303 	and.w	r3, r3, #3
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d107      	bne.n	8002e34 <HAL_ADC_ConfigChannel+0x498>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0301 	and.w	r3, r3, #1
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d101      	bne.n	8002e34 <HAL_ADC_ConfigChannel+0x498>
 8002e30:	2301      	movs	r3, #1
 8002e32:	e000      	b.n	8002e36 <HAL_ADC_ConfigChannel+0x49a>
 8002e34:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d13c      	bne.n	8002eb4 <HAL_ADC_ConfigChannel+0x518>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	2b10      	cmp	r3, #16
 8002e40:	d11d      	bne.n	8002e7e <HAL_ADC_ConfigChannel+0x4e2>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e4a:	d118      	bne.n	8002e7e <HAL_ADC_ConfigChannel+0x4e2>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002e4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002e54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e56:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e58:	4b27      	ldr	r3, [pc, #156]	; (8002ef8 <HAL_ADC_ConfigChannel+0x55c>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a27      	ldr	r2, [pc, #156]	; (8002efc <HAL_ADC_ConfigChannel+0x560>)
 8002e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e62:	0c9a      	lsrs	r2, r3, #18
 8002e64:	4613      	mov	r3, r2
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	4413      	add	r3, r2
 8002e6a:	005b      	lsls	r3, r3, #1
 8002e6c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e6e:	e002      	b.n	8002e76 <HAL_ADC_ConfigChannel+0x4da>
          {
            wait_loop_index--;
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	3b01      	subs	r3, #1
 8002e74:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d1f9      	bne.n	8002e70 <HAL_ADC_ConfigChannel+0x4d4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002e7c:	e02e      	b.n	8002edc <HAL_ADC_ConfigChannel+0x540>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	2b11      	cmp	r3, #17
 8002e84:	d10b      	bne.n	8002e9e <HAL_ADC_ConfigChannel+0x502>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e8e:	d106      	bne.n	8002e9e <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002e90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002e98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002e9a:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002e9c:	e01e      	b.n	8002edc <HAL_ADC_ConfigChannel+0x540>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	2b12      	cmp	r3, #18
 8002ea4:	d11a      	bne.n	8002edc <HAL_ADC_ConfigChannel+0x540>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002ea6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002eae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002eb0:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002eb2:	e013      	b.n	8002edc <HAL_ADC_ConfigChannel+0x540>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb8:	f043 0220 	orr.w	r2, r3, #32
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002ec6:	e00a      	b.n	8002ede <HAL_ADC_ConfigChannel+0x542>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ecc:	f043 0220 	orr.w	r2, r3, #32
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002eda:	e000      	b.n	8002ede <HAL_ADC_ConfigChannel+0x542>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002edc:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002ee6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	376c      	adds	r7, #108	; 0x6c
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	20000360 	.word	0x20000360
 8002efc:	431bde83 	.word	0x431bde83

08002f00 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f003 0303 	and.w	r3, r3, #3
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d108      	bne.n	8002f2c <ADC_Enable+0x2c>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0301 	and.w	r3, r3, #1
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d101      	bne.n	8002f2c <ADC_Enable+0x2c>
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e000      	b.n	8002f2e <ADC_Enable+0x2e>
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d143      	bne.n	8002fba <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	689a      	ldr	r2, [r3, #8]
 8002f38:	4b22      	ldr	r3, [pc, #136]	; (8002fc4 <ADC_Enable+0xc4>)
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d00d      	beq.n	8002f5c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f44:	f043 0210 	orr.w	r2, r3, #16
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f50:	f043 0201 	orr.w	r2, r3, #1
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e02f      	b.n	8002fbc <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	689a      	ldr	r2, [r3, #8]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f042 0201 	orr.w	r2, r2, #1
 8002f6a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002f6c:	f7ff f9b4 	bl	80022d8 <HAL_GetTick>
 8002f70:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002f72:	e01b      	b.n	8002fac <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002f74:	f7ff f9b0 	bl	80022d8 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d914      	bls.n	8002fac <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0301 	and.w	r3, r3, #1
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d00d      	beq.n	8002fac <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f94:	f043 0210 	orr.w	r2, r3, #16
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa0:	f043 0201 	orr.w	r2, r3, #1
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e007      	b.n	8002fbc <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 0301 	and.w	r3, r3, #1
 8002fb6:	2b01      	cmp	r3, #1
 8002fb8:	d1dc      	bne.n	8002f74 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3710      	adds	r7, #16
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	8000003f 	.word	0x8000003f

08002fc8 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	f003 0303 	and.w	r3, r3, #3
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d108      	bne.n	8002ff4 <ADC_Disable+0x2c>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0301 	and.w	r3, r3, #1
 8002fec:	2b01      	cmp	r3, #1
 8002fee:	d101      	bne.n	8002ff4 <ADC_Disable+0x2c>
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e000      	b.n	8002ff6 <ADC_Disable+0x2e>
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d047      	beq.n	800308a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	f003 030d 	and.w	r3, r3, #13
 8003004:	2b01      	cmp	r3, #1
 8003006:	d10f      	bne.n	8003028 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	689a      	ldr	r2, [r3, #8]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f042 0202 	orr.w	r2, r2, #2
 8003016:	609a      	str	r2, [r3, #8]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2203      	movs	r2, #3
 800301e:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003020:	f7ff f95a 	bl	80022d8 <HAL_GetTick>
 8003024:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003026:	e029      	b.n	800307c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302c:	f043 0210 	orr.w	r2, r3, #16
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003038:	f043 0201 	orr.w	r2, r3, #1
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	e023      	b.n	800308c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003044:	f7ff f948 	bl	80022d8 <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	2b02      	cmp	r3, #2
 8003050:	d914      	bls.n	800307c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	f003 0301 	and.w	r3, r3, #1
 800305c:	2b01      	cmp	r3, #1
 800305e:	d10d      	bne.n	800307c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003064:	f043 0210 	orr.w	r2, r3, #16
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003070:	f043 0201 	orr.w	r2, r3, #1
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e007      	b.n	800308c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	f003 0301 	and.w	r3, r3, #1
 8003086:	2b01      	cmp	r3, #1
 8003088:	d0dc      	beq.n	8003044 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800308a:	2300      	movs	r3, #0
}
 800308c:	4618      	mov	r0, r3
 800308e:	3710      	adds	r7, #16
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}

08003094 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003094:	b480      	push	{r7}
 8003096:	b085      	sub	sp, #20
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f003 0307 	and.w	r3, r3, #7
 80030a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030a4:	4b0c      	ldr	r3, [pc, #48]	; (80030d8 <__NVIC_SetPriorityGrouping+0x44>)
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030aa:	68ba      	ldr	r2, [r7, #8]
 80030ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030b0:	4013      	ands	r3, r2
 80030b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80030c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030c6:	4a04      	ldr	r2, [pc, #16]	; (80030d8 <__NVIC_SetPriorityGrouping+0x44>)
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	60d3      	str	r3, [r2, #12]
}
 80030cc:	bf00      	nop
 80030ce:	3714      	adds	r7, #20
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr
 80030d8:	e000ed00 	.word	0xe000ed00

080030dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030e0:	4b04      	ldr	r3, [pc, #16]	; (80030f4 <__NVIC_GetPriorityGrouping+0x18>)
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	0a1b      	lsrs	r3, r3, #8
 80030e6:	f003 0307 	and.w	r3, r3, #7
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr
 80030f4:	e000ed00 	.word	0xe000ed00

080030f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	4603      	mov	r3, r0
 8003100:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003106:	2b00      	cmp	r3, #0
 8003108:	db0b      	blt.n	8003122 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800310a:	79fb      	ldrb	r3, [r7, #7]
 800310c:	f003 021f 	and.w	r2, r3, #31
 8003110:	4907      	ldr	r1, [pc, #28]	; (8003130 <__NVIC_EnableIRQ+0x38>)
 8003112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003116:	095b      	lsrs	r3, r3, #5
 8003118:	2001      	movs	r0, #1
 800311a:	fa00 f202 	lsl.w	r2, r0, r2
 800311e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003122:	bf00      	nop
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	e000e100 	.word	0xe000e100

08003134 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	4603      	mov	r3, r0
 800313c:	6039      	str	r1, [r7, #0]
 800313e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003140:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003144:	2b00      	cmp	r3, #0
 8003146:	db0a      	blt.n	800315e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	b2da      	uxtb	r2, r3
 800314c:	490c      	ldr	r1, [pc, #48]	; (8003180 <__NVIC_SetPriority+0x4c>)
 800314e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003152:	0112      	lsls	r2, r2, #4
 8003154:	b2d2      	uxtb	r2, r2
 8003156:	440b      	add	r3, r1
 8003158:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800315c:	e00a      	b.n	8003174 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	b2da      	uxtb	r2, r3
 8003162:	4908      	ldr	r1, [pc, #32]	; (8003184 <__NVIC_SetPriority+0x50>)
 8003164:	79fb      	ldrb	r3, [r7, #7]
 8003166:	f003 030f 	and.w	r3, r3, #15
 800316a:	3b04      	subs	r3, #4
 800316c:	0112      	lsls	r2, r2, #4
 800316e:	b2d2      	uxtb	r2, r2
 8003170:	440b      	add	r3, r1
 8003172:	761a      	strb	r2, [r3, #24]
}
 8003174:	bf00      	nop
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr
 8003180:	e000e100 	.word	0xe000e100
 8003184:	e000ed00 	.word	0xe000ed00

08003188 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003188:	b480      	push	{r7}
 800318a:	b089      	sub	sp, #36	; 0x24
 800318c:	af00      	add	r7, sp, #0
 800318e:	60f8      	str	r0, [r7, #12]
 8003190:	60b9      	str	r1, [r7, #8]
 8003192:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f003 0307 	and.w	r3, r3, #7
 800319a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800319c:	69fb      	ldr	r3, [r7, #28]
 800319e:	f1c3 0307 	rsb	r3, r3, #7
 80031a2:	2b04      	cmp	r3, #4
 80031a4:	bf28      	it	cs
 80031a6:	2304      	movcs	r3, #4
 80031a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	3304      	adds	r3, #4
 80031ae:	2b06      	cmp	r3, #6
 80031b0:	d902      	bls.n	80031b8 <NVIC_EncodePriority+0x30>
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	3b03      	subs	r3, #3
 80031b6:	e000      	b.n	80031ba <NVIC_EncodePriority+0x32>
 80031b8:	2300      	movs	r3, #0
 80031ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031bc:	f04f 32ff 	mov.w	r2, #4294967295
 80031c0:	69bb      	ldr	r3, [r7, #24]
 80031c2:	fa02 f303 	lsl.w	r3, r2, r3
 80031c6:	43da      	mvns	r2, r3
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	401a      	ands	r2, r3
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031d0:	f04f 31ff 	mov.w	r1, #4294967295
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	fa01 f303 	lsl.w	r3, r1, r3
 80031da:	43d9      	mvns	r1, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031e0:	4313      	orrs	r3, r2
         );
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3724      	adds	r7, #36	; 0x24
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
	...

080031f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	3b01      	subs	r3, #1
 80031fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003200:	d301      	bcc.n	8003206 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003202:	2301      	movs	r3, #1
 8003204:	e00f      	b.n	8003226 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003206:	4a0a      	ldr	r2, [pc, #40]	; (8003230 <SysTick_Config+0x40>)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	3b01      	subs	r3, #1
 800320c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800320e:	210f      	movs	r1, #15
 8003210:	f04f 30ff 	mov.w	r0, #4294967295
 8003214:	f7ff ff8e 	bl	8003134 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003218:	4b05      	ldr	r3, [pc, #20]	; (8003230 <SysTick_Config+0x40>)
 800321a:	2200      	movs	r2, #0
 800321c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800321e:	4b04      	ldr	r3, [pc, #16]	; (8003230 <SysTick_Config+0x40>)
 8003220:	2207      	movs	r2, #7
 8003222:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003224:	2300      	movs	r3, #0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3708      	adds	r7, #8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	e000e010 	.word	0xe000e010

08003234 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f7ff ff29 	bl	8003094 <__NVIC_SetPriorityGrouping>
}
 8003242:	bf00      	nop
 8003244:	3708      	adds	r7, #8
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}

0800324a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800324a:	b580      	push	{r7, lr}
 800324c:	b086      	sub	sp, #24
 800324e:	af00      	add	r7, sp, #0
 8003250:	4603      	mov	r3, r0
 8003252:	60b9      	str	r1, [r7, #8]
 8003254:	607a      	str	r2, [r7, #4]
 8003256:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003258:	2300      	movs	r3, #0
 800325a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800325c:	f7ff ff3e 	bl	80030dc <__NVIC_GetPriorityGrouping>
 8003260:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	68b9      	ldr	r1, [r7, #8]
 8003266:	6978      	ldr	r0, [r7, #20]
 8003268:	f7ff ff8e 	bl	8003188 <NVIC_EncodePriority>
 800326c:	4602      	mov	r2, r0
 800326e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003272:	4611      	mov	r1, r2
 8003274:	4618      	mov	r0, r3
 8003276:	f7ff ff5d 	bl	8003134 <__NVIC_SetPriority>
}
 800327a:	bf00      	nop
 800327c:	3718      	adds	r7, #24
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}

08003282 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003282:	b580      	push	{r7, lr}
 8003284:	b082      	sub	sp, #8
 8003286:	af00      	add	r7, sp, #0
 8003288:	4603      	mov	r3, r0
 800328a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800328c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003290:	4618      	mov	r0, r3
 8003292:	f7ff ff31 	bl	80030f8 <__NVIC_EnableIRQ>
}
 8003296:	bf00      	nop
 8003298:	3708      	adds	r7, #8
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}

0800329e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800329e:	b580      	push	{r7, lr}
 80032a0:	b082      	sub	sp, #8
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f7ff ffa2 	bl	80031f0 <SysTick_Config>
 80032ac:	4603      	mov	r3, r0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3708      	adds	r7, #8
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80032b6:	b480      	push	{r7}
 80032b8:	b083      	sub	sp, #12
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d008      	beq.n	80032da <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2204      	movs	r2, #4
 80032cc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e020      	b.n	800331c <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f022 020e 	bic.w	r2, r2, #14
 80032e8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f022 0201 	bic.w	r2, r2, #1
 80032f8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003302:	2101      	movs	r1, #1
 8003304:	fa01 f202 	lsl.w	r2, r1, r2
 8003308:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2201      	movs	r2, #1
 800330e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800331a:	2300      	movs	r3, #0
}
 800331c:	4618      	mov	r0, r3
 800331e:	370c      	adds	r7, #12
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr

08003328 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003330:	2300      	movs	r3, #0
 8003332:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800333a:	2b02      	cmp	r3, #2
 800333c:	d005      	beq.n	800334a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2204      	movs	r2, #4
 8003342:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	73fb      	strb	r3, [r7, #15]
 8003348:	e027      	b.n	800339a <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f022 020e 	bic.w	r2, r2, #14
 8003358:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f022 0201 	bic.w	r2, r2, #1
 8003368:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003372:	2101      	movs	r1, #1
 8003374:	fa01 f202 	lsl.w	r2, r1, r2
 8003378:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2201      	movs	r2, #1
 800337e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800338e:	2b00      	cmp	r3, #0
 8003390:	d003      	beq.n	800339a <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	4798      	blx	r3
    } 
  }
  return status;
 800339a:	7bfb      	ldrb	r3, [r7, #15]
}
 800339c:	4618      	mov	r0, r3
 800339e:	3710      	adds	r7, #16
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b087      	sub	sp, #28
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033ae:	2300      	movs	r3, #0
 80033b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033b2:	e14e      	b.n	8003652 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	2101      	movs	r1, #1
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	fa01 f303 	lsl.w	r3, r1, r3
 80033c0:	4013      	ands	r3, r2
 80033c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	f000 8140 	beq.w	800364c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f003 0303 	and.w	r3, r3, #3
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d005      	beq.n	80033e4 <HAL_GPIO_Init+0x40>
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f003 0303 	and.w	r3, r3, #3
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d130      	bne.n	8003446 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	2203      	movs	r2, #3
 80033f0:	fa02 f303 	lsl.w	r3, r2, r3
 80033f4:	43db      	mvns	r3, r3
 80033f6:	693a      	ldr	r2, [r7, #16]
 80033f8:	4013      	ands	r3, r2
 80033fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	68da      	ldr	r2, [r3, #12]
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	005b      	lsls	r3, r3, #1
 8003404:	fa02 f303 	lsl.w	r3, r2, r3
 8003408:	693a      	ldr	r2, [r7, #16]
 800340a:	4313      	orrs	r3, r2
 800340c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	693a      	ldr	r2, [r7, #16]
 8003412:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800341a:	2201      	movs	r2, #1
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	fa02 f303 	lsl.w	r3, r2, r3
 8003422:	43db      	mvns	r3, r3
 8003424:	693a      	ldr	r2, [r7, #16]
 8003426:	4013      	ands	r3, r2
 8003428:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	091b      	lsrs	r3, r3, #4
 8003430:	f003 0201 	and.w	r2, r3, #1
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	fa02 f303 	lsl.w	r3, r2, r3
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	4313      	orrs	r3, r2
 800343e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	693a      	ldr	r2, [r7, #16]
 8003444:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	f003 0303 	and.w	r3, r3, #3
 800344e:	2b03      	cmp	r3, #3
 8003450:	d017      	beq.n	8003482 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	68db      	ldr	r3, [r3, #12]
 8003456:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	005b      	lsls	r3, r3, #1
 800345c:	2203      	movs	r2, #3
 800345e:	fa02 f303 	lsl.w	r3, r2, r3
 8003462:	43db      	mvns	r3, r3
 8003464:	693a      	ldr	r2, [r7, #16]
 8003466:	4013      	ands	r3, r2
 8003468:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	689a      	ldr	r2, [r3, #8]
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	005b      	lsls	r3, r3, #1
 8003472:	fa02 f303 	lsl.w	r3, r2, r3
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	4313      	orrs	r3, r2
 800347a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	693a      	ldr	r2, [r7, #16]
 8003480:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f003 0303 	and.w	r3, r3, #3
 800348a:	2b02      	cmp	r3, #2
 800348c:	d123      	bne.n	80034d6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	08da      	lsrs	r2, r3, #3
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	3208      	adds	r2, #8
 8003496:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800349a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	f003 0307 	and.w	r3, r3, #7
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	220f      	movs	r2, #15
 80034a6:	fa02 f303 	lsl.w	r3, r2, r3
 80034aa:	43db      	mvns	r3, r3
 80034ac:	693a      	ldr	r2, [r7, #16]
 80034ae:	4013      	ands	r3, r2
 80034b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	691a      	ldr	r2, [r3, #16]
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	f003 0307 	and.w	r3, r3, #7
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	fa02 f303 	lsl.w	r3, r2, r3
 80034c2:	693a      	ldr	r2, [r7, #16]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	08da      	lsrs	r2, r3, #3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	3208      	adds	r2, #8
 80034d0:	6939      	ldr	r1, [r7, #16]
 80034d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	005b      	lsls	r3, r3, #1
 80034e0:	2203      	movs	r2, #3
 80034e2:	fa02 f303 	lsl.w	r3, r2, r3
 80034e6:	43db      	mvns	r3, r3
 80034e8:	693a      	ldr	r2, [r7, #16]
 80034ea:	4013      	ands	r3, r2
 80034ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f003 0203 	and.w	r2, r3, #3
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	005b      	lsls	r3, r3, #1
 80034fa:	fa02 f303 	lsl.w	r3, r2, r3
 80034fe:	693a      	ldr	r2, [r7, #16]
 8003500:	4313      	orrs	r3, r2
 8003502:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	693a      	ldr	r2, [r7, #16]
 8003508:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003512:	2b00      	cmp	r3, #0
 8003514:	f000 809a 	beq.w	800364c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003518:	4b55      	ldr	r3, [pc, #340]	; (8003670 <HAL_GPIO_Init+0x2cc>)
 800351a:	699b      	ldr	r3, [r3, #24]
 800351c:	4a54      	ldr	r2, [pc, #336]	; (8003670 <HAL_GPIO_Init+0x2cc>)
 800351e:	f043 0301 	orr.w	r3, r3, #1
 8003522:	6193      	str	r3, [r2, #24]
 8003524:	4b52      	ldr	r3, [pc, #328]	; (8003670 <HAL_GPIO_Init+0x2cc>)
 8003526:	699b      	ldr	r3, [r3, #24]
 8003528:	f003 0301 	and.w	r3, r3, #1
 800352c:	60bb      	str	r3, [r7, #8]
 800352e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003530:	4a50      	ldr	r2, [pc, #320]	; (8003674 <HAL_GPIO_Init+0x2d0>)
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	089b      	lsrs	r3, r3, #2
 8003536:	3302      	adds	r3, #2
 8003538:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800353c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	f003 0303 	and.w	r3, r3, #3
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	220f      	movs	r2, #15
 8003548:	fa02 f303 	lsl.w	r3, r2, r3
 800354c:	43db      	mvns	r3, r3
 800354e:	693a      	ldr	r2, [r7, #16]
 8003550:	4013      	ands	r3, r2
 8003552:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800355a:	d013      	beq.n	8003584 <HAL_GPIO_Init+0x1e0>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a46      	ldr	r2, [pc, #280]	; (8003678 <HAL_GPIO_Init+0x2d4>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d00d      	beq.n	8003580 <HAL_GPIO_Init+0x1dc>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	4a45      	ldr	r2, [pc, #276]	; (800367c <HAL_GPIO_Init+0x2d8>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d007      	beq.n	800357c <HAL_GPIO_Init+0x1d8>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	4a44      	ldr	r2, [pc, #272]	; (8003680 <HAL_GPIO_Init+0x2dc>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d101      	bne.n	8003578 <HAL_GPIO_Init+0x1d4>
 8003574:	2303      	movs	r3, #3
 8003576:	e006      	b.n	8003586 <HAL_GPIO_Init+0x1e2>
 8003578:	2305      	movs	r3, #5
 800357a:	e004      	b.n	8003586 <HAL_GPIO_Init+0x1e2>
 800357c:	2302      	movs	r3, #2
 800357e:	e002      	b.n	8003586 <HAL_GPIO_Init+0x1e2>
 8003580:	2301      	movs	r3, #1
 8003582:	e000      	b.n	8003586 <HAL_GPIO_Init+0x1e2>
 8003584:	2300      	movs	r3, #0
 8003586:	697a      	ldr	r2, [r7, #20]
 8003588:	f002 0203 	and.w	r2, r2, #3
 800358c:	0092      	lsls	r2, r2, #2
 800358e:	4093      	lsls	r3, r2
 8003590:	693a      	ldr	r2, [r7, #16]
 8003592:	4313      	orrs	r3, r2
 8003594:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003596:	4937      	ldr	r1, [pc, #220]	; (8003674 <HAL_GPIO_Init+0x2d0>)
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	089b      	lsrs	r3, r3, #2
 800359c:	3302      	adds	r3, #2
 800359e:	693a      	ldr	r2, [r7, #16]
 80035a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035a4:	4b37      	ldr	r3, [pc, #220]	; (8003684 <HAL_GPIO_Init+0x2e0>)
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	43db      	mvns	r3, r3
 80035ae:	693a      	ldr	r2, [r7, #16]
 80035b0:	4013      	ands	r3, r2
 80035b2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d003      	beq.n	80035c8 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80035c0:	693a      	ldr	r2, [r7, #16]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80035c8:	4a2e      	ldr	r2, [pc, #184]	; (8003684 <HAL_GPIO_Init+0x2e0>)
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035ce:	4b2d      	ldr	r3, [pc, #180]	; (8003684 <HAL_GPIO_Init+0x2e0>)
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	43db      	mvns	r3, r3
 80035d8:	693a      	ldr	r2, [r7, #16]
 80035da:	4013      	ands	r3, r2
 80035dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d003      	beq.n	80035f2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80035f2:	4a24      	ldr	r2, [pc, #144]	; (8003684 <HAL_GPIO_Init+0x2e0>)
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035f8:	4b22      	ldr	r3, [pc, #136]	; (8003684 <HAL_GPIO_Init+0x2e0>)
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	43db      	mvns	r3, r3
 8003602:	693a      	ldr	r2, [r7, #16]
 8003604:	4013      	ands	r3, r2
 8003606:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d003      	beq.n	800361c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003614:	693a      	ldr	r2, [r7, #16]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	4313      	orrs	r3, r2
 800361a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800361c:	4a19      	ldr	r2, [pc, #100]	; (8003684 <HAL_GPIO_Init+0x2e0>)
 800361e:	693b      	ldr	r3, [r7, #16]
 8003620:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003622:	4b18      	ldr	r3, [pc, #96]	; (8003684 <HAL_GPIO_Init+0x2e0>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	43db      	mvns	r3, r3
 800362c:	693a      	ldr	r2, [r7, #16]
 800362e:	4013      	ands	r3, r2
 8003630:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d003      	beq.n	8003646 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800363e:	693a      	ldr	r2, [r7, #16]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	4313      	orrs	r3, r2
 8003644:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003646:	4a0f      	ldr	r2, [pc, #60]	; (8003684 <HAL_GPIO_Init+0x2e0>)
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	3301      	adds	r3, #1
 8003650:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	fa22 f303 	lsr.w	r3, r2, r3
 800365c:	2b00      	cmp	r3, #0
 800365e:	f47f aea9 	bne.w	80033b4 <HAL_GPIO_Init+0x10>
  }
}
 8003662:	bf00      	nop
 8003664:	bf00      	nop
 8003666:	371c      	adds	r7, #28
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr
 8003670:	40021000 	.word	0x40021000
 8003674:	40010000 	.word	0x40010000
 8003678:	48000400 	.word	0x48000400
 800367c:	48000800 	.word	0x48000800
 8003680:	48000c00 	.word	0x48000c00
 8003684:	40010400 	.word	0x40010400

08003688 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	460b      	mov	r3, r1
 8003692:	807b      	strh	r3, [r7, #2]
 8003694:	4613      	mov	r3, r2
 8003696:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003698:	787b      	ldrb	r3, [r7, #1]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d003      	beq.n	80036a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800369e:	887a      	ldrh	r2, [r7, #2]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80036a4:	e002      	b.n	80036ac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80036a6:	887a      	ldrh	r2, [r7, #2]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80036ac:	bf00      	nop
 80036ae:	370c      	adds	r7, #12
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b085      	sub	sp, #20
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	460b      	mov	r3, r1
 80036c2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	695b      	ldr	r3, [r3, #20]
 80036c8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80036ca:	887a      	ldrh	r2, [r7, #2]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	4013      	ands	r3, r2
 80036d0:	041a      	lsls	r2, r3, #16
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	43d9      	mvns	r1, r3
 80036d6:	887b      	ldrh	r3, [r7, #2]
 80036d8:	400b      	ands	r3, r1
 80036da:	431a      	orrs	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	619a      	str	r2, [r3, #24]
}
 80036e0:	bf00      	nop
 80036e2:	3714      	adds	r7, #20
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d101      	bne.n	80036fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e081      	b.n	8003802 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003704:	b2db      	uxtb	r3, r3
 8003706:	2b00      	cmp	r3, #0
 8003708:	d106      	bne.n	8003718 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f7fe fb30 	bl	8001d78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2224      	movs	r2, #36	; 0x24
 800371c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f022 0201 	bic.w	r2, r2, #1
 800372e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	685a      	ldr	r2, [r3, #4]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800373c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	689a      	ldr	r2, [r3, #8]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800374c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	2b01      	cmp	r3, #1
 8003754:	d107      	bne.n	8003766 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	689a      	ldr	r2, [r3, #8]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003762:	609a      	str	r2, [r3, #8]
 8003764:	e006      	b.n	8003774 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	689a      	ldr	r2, [r3, #8]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003772:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	2b02      	cmp	r3, #2
 800377a:	d104      	bne.n	8003786 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003784:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	6812      	ldr	r2, [r2, #0]
 8003790:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003794:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003798:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	68da      	ldr	r2, [r3, #12]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80037a8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	691a      	ldr	r2, [r3, #16]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	695b      	ldr	r3, [r3, #20]
 80037b2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	699b      	ldr	r3, [r3, #24]
 80037ba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	430a      	orrs	r2, r1
 80037c2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	69d9      	ldr	r1, [r3, #28]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6a1a      	ldr	r2, [r3, #32]
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	430a      	orrs	r2, r1
 80037d2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f042 0201 	orr.w	r2, r2, #1
 80037e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2220      	movs	r2, #32
 80037ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2200      	movs	r2, #0
 80037f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003800:	2300      	movs	r3, #0
}
 8003802:	4618      	mov	r0, r3
 8003804:	3708      	adds	r7, #8
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
	...

0800380c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b088      	sub	sp, #32
 8003810:	af02      	add	r7, sp, #8
 8003812:	60f8      	str	r0, [r7, #12]
 8003814:	607a      	str	r2, [r7, #4]
 8003816:	461a      	mov	r2, r3
 8003818:	460b      	mov	r3, r1
 800381a:	817b      	strh	r3, [r7, #10]
 800381c:	4613      	mov	r3, r2
 800381e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003826:	b2db      	uxtb	r3, r3
 8003828:	2b20      	cmp	r3, #32
 800382a:	f040 80da 	bne.w	80039e2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003834:	2b01      	cmp	r3, #1
 8003836:	d101      	bne.n	800383c <HAL_I2C_Master_Transmit+0x30>
 8003838:	2302      	movs	r3, #2
 800383a:	e0d3      	b.n	80039e4 <HAL_I2C_Master_Transmit+0x1d8>
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003844:	f7fe fd48 	bl	80022d8 <HAL_GetTick>
 8003848:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	9300      	str	r3, [sp, #0]
 800384e:	2319      	movs	r3, #25
 8003850:	2201      	movs	r2, #1
 8003852:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003856:	68f8      	ldr	r0, [r7, #12]
 8003858:	f000 fa5e 	bl	8003d18 <I2C_WaitOnFlagUntilTimeout>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d001      	beq.n	8003866 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e0be      	b.n	80039e4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2221      	movs	r2, #33	; 0x21
 800386a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2210      	movs	r2, #16
 8003872:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2200      	movs	r2, #0
 800387a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	893a      	ldrh	r2, [r7, #8]
 8003886:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003892:	b29b      	uxth	r3, r3
 8003894:	2bff      	cmp	r3, #255	; 0xff
 8003896:	d90e      	bls.n	80038b6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	22ff      	movs	r2, #255	; 0xff
 800389c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038a2:	b2da      	uxtb	r2, r3
 80038a4:	8979      	ldrh	r1, [r7, #10]
 80038a6:	4b51      	ldr	r3, [pc, #324]	; (80039ec <HAL_I2C_Master_Transmit+0x1e0>)
 80038a8:	9300      	str	r3, [sp, #0]
 80038aa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80038ae:	68f8      	ldr	r0, [r7, #12]
 80038b0:	f000 fbec 	bl	800408c <I2C_TransferConfig>
 80038b4:	e06c      	b.n	8003990 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038ba:	b29a      	uxth	r2, r3
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038c4:	b2da      	uxtb	r2, r3
 80038c6:	8979      	ldrh	r1, [r7, #10]
 80038c8:	4b48      	ldr	r3, [pc, #288]	; (80039ec <HAL_I2C_Master_Transmit+0x1e0>)
 80038ca:	9300      	str	r3, [sp, #0]
 80038cc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038d0:	68f8      	ldr	r0, [r7, #12]
 80038d2:	f000 fbdb 	bl	800408c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80038d6:	e05b      	b.n	8003990 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038d8:	697a      	ldr	r2, [r7, #20]
 80038da:	6a39      	ldr	r1, [r7, #32]
 80038dc:	68f8      	ldr	r0, [r7, #12]
 80038de:	f000 fa6a 	bl	8003db6 <I2C_WaitOnTXISFlagUntilTimeout>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d001      	beq.n	80038ec <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	e07b      	b.n	80039e4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f0:	781a      	ldrb	r2, [r3, #0]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038fc:	1c5a      	adds	r2, r3, #1
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003906:	b29b      	uxth	r3, r3
 8003908:	3b01      	subs	r3, #1
 800390a:	b29a      	uxth	r2, r3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003914:	3b01      	subs	r3, #1
 8003916:	b29a      	uxth	r2, r3
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003920:	b29b      	uxth	r3, r3
 8003922:	2b00      	cmp	r3, #0
 8003924:	d034      	beq.n	8003990 <HAL_I2C_Master_Transmit+0x184>
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800392a:	2b00      	cmp	r3, #0
 800392c:	d130      	bne.n	8003990 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	9300      	str	r3, [sp, #0]
 8003932:	6a3b      	ldr	r3, [r7, #32]
 8003934:	2200      	movs	r2, #0
 8003936:	2180      	movs	r1, #128	; 0x80
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f000 f9ed 	bl	8003d18 <I2C_WaitOnFlagUntilTimeout>
 800393e:	4603      	mov	r3, r0
 8003940:	2b00      	cmp	r3, #0
 8003942:	d001      	beq.n	8003948 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e04d      	b.n	80039e4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800394c:	b29b      	uxth	r3, r3
 800394e:	2bff      	cmp	r3, #255	; 0xff
 8003950:	d90e      	bls.n	8003970 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	22ff      	movs	r2, #255	; 0xff
 8003956:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800395c:	b2da      	uxtb	r2, r3
 800395e:	8979      	ldrh	r1, [r7, #10]
 8003960:	2300      	movs	r3, #0
 8003962:	9300      	str	r3, [sp, #0]
 8003964:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003968:	68f8      	ldr	r0, [r7, #12]
 800396a:	f000 fb8f 	bl	800408c <I2C_TransferConfig>
 800396e:	e00f      	b.n	8003990 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003974:	b29a      	uxth	r2, r3
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800397e:	b2da      	uxtb	r2, r3
 8003980:	8979      	ldrh	r1, [r7, #10]
 8003982:	2300      	movs	r3, #0
 8003984:	9300      	str	r3, [sp, #0]
 8003986:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800398a:	68f8      	ldr	r0, [r7, #12]
 800398c:	f000 fb7e 	bl	800408c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003994:	b29b      	uxth	r3, r3
 8003996:	2b00      	cmp	r3, #0
 8003998:	d19e      	bne.n	80038d8 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800399a:	697a      	ldr	r2, [r7, #20]
 800399c:	6a39      	ldr	r1, [r7, #32]
 800399e:	68f8      	ldr	r0, [r7, #12]
 80039a0:	f000 fa50 	bl	8003e44 <I2C_WaitOnSTOPFlagUntilTimeout>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d001      	beq.n	80039ae <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e01a      	b.n	80039e4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2220      	movs	r2, #32
 80039b4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	6859      	ldr	r1, [r3, #4]
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	4b0b      	ldr	r3, [pc, #44]	; (80039f0 <HAL_I2C_Master_Transmit+0x1e4>)
 80039c2:	400b      	ands	r3, r1
 80039c4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2220      	movs	r2, #32
 80039ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2200      	movs	r2, #0
 80039da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80039de:	2300      	movs	r3, #0
 80039e0:	e000      	b.n	80039e4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80039e2:	2302      	movs	r3, #2
  }
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3718      	adds	r7, #24
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	80002000 	.word	0x80002000
 80039f0:	fe00e800 	.word	0xfe00e800

080039f4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b088      	sub	sp, #32
 80039f8:	af02      	add	r7, sp, #8
 80039fa:	60f8      	str	r0, [r7, #12]
 80039fc:	4608      	mov	r0, r1
 80039fe:	4611      	mov	r1, r2
 8003a00:	461a      	mov	r2, r3
 8003a02:	4603      	mov	r3, r0
 8003a04:	817b      	strh	r3, [r7, #10]
 8003a06:	460b      	mov	r3, r1
 8003a08:	813b      	strh	r3, [r7, #8]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2b20      	cmp	r3, #32
 8003a18:	f040 80fd 	bne.w	8003c16 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a1c:	6a3b      	ldr	r3, [r7, #32]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d002      	beq.n	8003a28 <HAL_I2C_Mem_Read+0x34>
 8003a22:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d105      	bne.n	8003a34 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a2e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e0f1      	b.n	8003c18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d101      	bne.n	8003a42 <HAL_I2C_Mem_Read+0x4e>
 8003a3e:	2302      	movs	r3, #2
 8003a40:	e0ea      	b.n	8003c18 <HAL_I2C_Mem_Read+0x224>
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2201      	movs	r2, #1
 8003a46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003a4a:	f7fe fc45 	bl	80022d8 <HAL_GetTick>
 8003a4e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	9300      	str	r3, [sp, #0]
 8003a54:	2319      	movs	r3, #25
 8003a56:	2201      	movs	r2, #1
 8003a58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003a5c:	68f8      	ldr	r0, [r7, #12]
 8003a5e:	f000 f95b 	bl	8003d18 <I2C_WaitOnFlagUntilTimeout>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d001      	beq.n	8003a6c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e0d5      	b.n	8003c18 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2222      	movs	r2, #34	; 0x22
 8003a70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2240      	movs	r2, #64	; 0x40
 8003a78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6a3a      	ldr	r2, [r7, #32]
 8003a86:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003a8c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2200      	movs	r2, #0
 8003a92:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a94:	88f8      	ldrh	r0, [r7, #6]
 8003a96:	893a      	ldrh	r2, [r7, #8]
 8003a98:	8979      	ldrh	r1, [r7, #10]
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	9301      	str	r3, [sp, #4]
 8003a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aa0:	9300      	str	r3, [sp, #0]
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	68f8      	ldr	r0, [r7, #12]
 8003aa6:	f000 f8bf 	bl	8003c28 <I2C_RequestMemoryRead>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d005      	beq.n	8003abc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e0ad      	b.n	8003c18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	2bff      	cmp	r3, #255	; 0xff
 8003ac4:	d90e      	bls.n	8003ae4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	22ff      	movs	r2, #255	; 0xff
 8003aca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ad0:	b2da      	uxtb	r2, r3
 8003ad2:	8979      	ldrh	r1, [r7, #10]
 8003ad4:	4b52      	ldr	r3, [pc, #328]	; (8003c20 <HAL_I2C_Mem_Read+0x22c>)
 8003ad6:	9300      	str	r3, [sp, #0]
 8003ad8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003adc:	68f8      	ldr	r0, [r7, #12]
 8003ade:	f000 fad5 	bl	800408c <I2C_TransferConfig>
 8003ae2:	e00f      	b.n	8003b04 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ae8:	b29a      	uxth	r2, r3
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003af2:	b2da      	uxtb	r2, r3
 8003af4:	8979      	ldrh	r1, [r7, #10]
 8003af6:	4b4a      	ldr	r3, [pc, #296]	; (8003c20 <HAL_I2C_Mem_Read+0x22c>)
 8003af8:	9300      	str	r3, [sp, #0]
 8003afa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003afe:	68f8      	ldr	r0, [r7, #12]
 8003b00:	f000 fac4 	bl	800408c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	9300      	str	r3, [sp, #0]
 8003b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	2104      	movs	r1, #4
 8003b0e:	68f8      	ldr	r0, [r7, #12]
 8003b10:	f000 f902 	bl	8003d18 <I2C_WaitOnFlagUntilTimeout>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d001      	beq.n	8003b1e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e07c      	b.n	8003c18 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b28:	b2d2      	uxtb	r2, r2
 8003b2a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b30:	1c5a      	adds	r2, r3, #1
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b3a:	3b01      	subs	r3, #1
 8003b3c:	b29a      	uxth	r2, r3
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	3b01      	subs	r3, #1
 8003b4a:	b29a      	uxth	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d034      	beq.n	8003bc4 <HAL_I2C_Mem_Read+0x1d0>
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d130      	bne.n	8003bc4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	9300      	str	r3, [sp, #0]
 8003b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b68:	2200      	movs	r2, #0
 8003b6a:	2180      	movs	r1, #128	; 0x80
 8003b6c:	68f8      	ldr	r0, [r7, #12]
 8003b6e:	f000 f8d3 	bl	8003d18 <I2C_WaitOnFlagUntilTimeout>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d001      	beq.n	8003b7c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e04d      	b.n	8003c18 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b80:	b29b      	uxth	r3, r3
 8003b82:	2bff      	cmp	r3, #255	; 0xff
 8003b84:	d90e      	bls.n	8003ba4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	22ff      	movs	r2, #255	; 0xff
 8003b8a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b90:	b2da      	uxtb	r2, r3
 8003b92:	8979      	ldrh	r1, [r7, #10]
 8003b94:	2300      	movs	r3, #0
 8003b96:	9300      	str	r3, [sp, #0]
 8003b98:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b9c:	68f8      	ldr	r0, [r7, #12]
 8003b9e:	f000 fa75 	bl	800408c <I2C_TransferConfig>
 8003ba2:	e00f      	b.n	8003bc4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ba8:	b29a      	uxth	r2, r3
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bb2:	b2da      	uxtb	r2, r3
 8003bb4:	8979      	ldrh	r1, [r7, #10]
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	9300      	str	r3, [sp, #0]
 8003bba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003bbe:	68f8      	ldr	r0, [r7, #12]
 8003bc0:	f000 fa64 	bl	800408c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d19a      	bne.n	8003b04 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bce:	697a      	ldr	r2, [r7, #20]
 8003bd0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003bd2:	68f8      	ldr	r0, [r7, #12]
 8003bd4:	f000 f936 	bl	8003e44 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d001      	beq.n	8003be2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	e01a      	b.n	8003c18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2220      	movs	r2, #32
 8003be8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	6859      	ldr	r1, [r3, #4]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	4b0b      	ldr	r3, [pc, #44]	; (8003c24 <HAL_I2C_Mem_Read+0x230>)
 8003bf6:	400b      	ands	r3, r1
 8003bf8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2220      	movs	r2, #32
 8003bfe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2200      	movs	r2, #0
 8003c06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003c12:	2300      	movs	r3, #0
 8003c14:	e000      	b.n	8003c18 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003c16:	2302      	movs	r3, #2
  }
}
 8003c18:	4618      	mov	r0, r3
 8003c1a:	3718      	adds	r7, #24
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	80002400 	.word	0x80002400
 8003c24:	fe00e800 	.word	0xfe00e800

08003c28 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b086      	sub	sp, #24
 8003c2c:	af02      	add	r7, sp, #8
 8003c2e:	60f8      	str	r0, [r7, #12]
 8003c30:	4608      	mov	r0, r1
 8003c32:	4611      	mov	r1, r2
 8003c34:	461a      	mov	r2, r3
 8003c36:	4603      	mov	r3, r0
 8003c38:	817b      	strh	r3, [r7, #10]
 8003c3a:	460b      	mov	r3, r1
 8003c3c:	813b      	strh	r3, [r7, #8]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003c42:	88fb      	ldrh	r3, [r7, #6]
 8003c44:	b2da      	uxtb	r2, r3
 8003c46:	8979      	ldrh	r1, [r7, #10]
 8003c48:	4b20      	ldr	r3, [pc, #128]	; (8003ccc <I2C_RequestMemoryRead+0xa4>)
 8003c4a:	9300      	str	r3, [sp, #0]
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	68f8      	ldr	r0, [r7, #12]
 8003c50:	f000 fa1c 	bl	800408c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c54:	69fa      	ldr	r2, [r7, #28]
 8003c56:	69b9      	ldr	r1, [r7, #24]
 8003c58:	68f8      	ldr	r0, [r7, #12]
 8003c5a:	f000 f8ac 	bl	8003db6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d001      	beq.n	8003c68 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e02c      	b.n	8003cc2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c68:	88fb      	ldrh	r3, [r7, #6]
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d105      	bne.n	8003c7a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c6e:	893b      	ldrh	r3, [r7, #8]
 8003c70:	b2da      	uxtb	r2, r3
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	629a      	str	r2, [r3, #40]	; 0x28
 8003c78:	e015      	b.n	8003ca6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003c7a:	893b      	ldrh	r3, [r7, #8]
 8003c7c:	0a1b      	lsrs	r3, r3, #8
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	b2da      	uxtb	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c88:	69fa      	ldr	r2, [r7, #28]
 8003c8a:	69b9      	ldr	r1, [r7, #24]
 8003c8c:	68f8      	ldr	r0, [r7, #12]
 8003c8e:	f000 f892 	bl	8003db6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c92:	4603      	mov	r3, r0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d001      	beq.n	8003c9c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e012      	b.n	8003cc2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c9c:	893b      	ldrh	r3, [r7, #8]
 8003c9e:	b2da      	uxtb	r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	9300      	str	r3, [sp, #0]
 8003caa:	69bb      	ldr	r3, [r7, #24]
 8003cac:	2200      	movs	r2, #0
 8003cae:	2140      	movs	r1, #64	; 0x40
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f000 f831 	bl	8003d18 <I2C_WaitOnFlagUntilTimeout>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d001      	beq.n	8003cc0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e000      	b.n	8003cc2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003cc0:	2300      	movs	r3, #0
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3710      	adds	r7, #16
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	80002000 	.word	0x80002000

08003cd0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	f003 0302 	and.w	r3, r3, #2
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d103      	bne.n	8003cee <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2200      	movs	r2, #0
 8003cec:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	f003 0301 	and.w	r3, r3, #1
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d007      	beq.n	8003d0c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	699a      	ldr	r2, [r3, #24]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f042 0201 	orr.w	r2, r2, #1
 8003d0a:	619a      	str	r2, [r3, #24]
  }
}
 8003d0c:	bf00      	nop
 8003d0e:	370c      	adds	r7, #12
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr

08003d18 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	60b9      	str	r1, [r7, #8]
 8003d22:	603b      	str	r3, [r7, #0]
 8003d24:	4613      	mov	r3, r2
 8003d26:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d28:	e031      	b.n	8003d8e <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d30:	d02d      	beq.n	8003d8e <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d32:	f7fe fad1 	bl	80022d8 <HAL_GetTick>
 8003d36:	4602      	mov	r2, r0
 8003d38:	69bb      	ldr	r3, [r7, #24]
 8003d3a:	1ad3      	subs	r3, r2, r3
 8003d3c:	683a      	ldr	r2, [r7, #0]
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d302      	bcc.n	8003d48 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d122      	bne.n	8003d8e <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	699a      	ldr	r2, [r3, #24]
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	4013      	ands	r3, r2
 8003d52:	68ba      	ldr	r2, [r7, #8]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	bf0c      	ite	eq
 8003d58:	2301      	moveq	r3, #1
 8003d5a:	2300      	movne	r3, #0
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	461a      	mov	r2, r3
 8003d60:	79fb      	ldrb	r3, [r7, #7]
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d113      	bne.n	8003d8e <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d6a:	f043 0220 	orr.w	r2, r3, #32
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2220      	movs	r2, #32
 8003d76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2200      	movs	r2, #0
 8003d86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e00f      	b.n	8003dae <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	699a      	ldr	r2, [r3, #24]
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	4013      	ands	r3, r2
 8003d98:	68ba      	ldr	r2, [r7, #8]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	bf0c      	ite	eq
 8003d9e:	2301      	moveq	r3, #1
 8003da0:	2300      	movne	r3, #0
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	461a      	mov	r2, r3
 8003da6:	79fb      	ldrb	r3, [r7, #7]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d0be      	beq.n	8003d2a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003dac:	2300      	movs	r3, #0
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3710      	adds	r7, #16
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}

08003db6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003db6:	b580      	push	{r7, lr}
 8003db8:	b084      	sub	sp, #16
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	60f8      	str	r0, [r7, #12]
 8003dbe:	60b9      	str	r1, [r7, #8]
 8003dc0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003dc2:	e033      	b.n	8003e2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	68b9      	ldr	r1, [r7, #8]
 8003dc8:	68f8      	ldr	r0, [r7, #12]
 8003dca:	f000 f87f 	bl	8003ecc <I2C_IsErrorOccurred>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d001      	beq.n	8003dd8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e031      	b.n	8003e3c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dde:	d025      	beq.n	8003e2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003de0:	f7fe fa7a 	bl	80022d8 <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	68ba      	ldr	r2, [r7, #8]
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d302      	bcc.n	8003df6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d11a      	bne.n	8003e2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	699b      	ldr	r3, [r3, #24]
 8003dfc:	f003 0302 	and.w	r3, r3, #2
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d013      	beq.n	8003e2c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e08:	f043 0220 	orr.w	r2, r3, #32
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2220      	movs	r2, #32
 8003e14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e007      	b.n	8003e3c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	699b      	ldr	r3, [r3, #24]
 8003e32:	f003 0302 	and.w	r3, r3, #2
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	d1c4      	bne.n	8003dc4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e3a:	2300      	movs	r3, #0
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	3710      	adds	r7, #16
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}

08003e44 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	60f8      	str	r0, [r7, #12]
 8003e4c:	60b9      	str	r1, [r7, #8]
 8003e4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e50:	e02f      	b.n	8003eb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	68b9      	ldr	r1, [r7, #8]
 8003e56:	68f8      	ldr	r0, [r7, #12]
 8003e58:	f000 f838 	bl	8003ecc <I2C_IsErrorOccurred>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d001      	beq.n	8003e66 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e02d      	b.n	8003ec2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e66:	f7fe fa37 	bl	80022d8 <HAL_GetTick>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	1ad3      	subs	r3, r2, r3
 8003e70:	68ba      	ldr	r2, [r7, #8]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	d302      	bcc.n	8003e7c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d11a      	bne.n	8003eb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	699b      	ldr	r3, [r3, #24]
 8003e82:	f003 0320 	and.w	r3, r3, #32
 8003e86:	2b20      	cmp	r3, #32
 8003e88:	d013      	beq.n	8003eb2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e8e:	f043 0220 	orr.w	r2, r3, #32
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2220      	movs	r2, #32
 8003e9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e007      	b.n	8003ec2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	699b      	ldr	r3, [r3, #24]
 8003eb8:	f003 0320 	and.w	r3, r3, #32
 8003ebc:	2b20      	cmp	r3, #32
 8003ebe:	d1c8      	bne.n	8003e52 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ec0:	2300      	movs	r3, #0
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3710      	adds	r7, #16
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
	...

08003ecc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b08a      	sub	sp, #40	; 0x28
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	60f8      	str	r0, [r7, #12]
 8003ed4:	60b9      	str	r1, [r7, #8]
 8003ed6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	699b      	ldr	r3, [r3, #24]
 8003ee4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003eee:	69bb      	ldr	r3, [r7, #24]
 8003ef0:	f003 0310 	and.w	r3, r3, #16
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d068      	beq.n	8003fca <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2210      	movs	r2, #16
 8003efe:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003f00:	e049      	b.n	8003f96 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f08:	d045      	beq.n	8003f96 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003f0a:	f7fe f9e5 	bl	80022d8 <HAL_GetTick>
 8003f0e:	4602      	mov	r2, r0
 8003f10:	69fb      	ldr	r3, [r7, #28]
 8003f12:	1ad3      	subs	r3, r2, r3
 8003f14:	68ba      	ldr	r2, [r7, #8]
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d302      	bcc.n	8003f20 <I2C_IsErrorOccurred+0x54>
 8003f1a:	68bb      	ldr	r3, [r7, #8]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d13a      	bne.n	8003f96 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f2a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003f32:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	699b      	ldr	r3, [r3, #24]
 8003f3a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f42:	d121      	bne.n	8003f88 <I2C_IsErrorOccurred+0xbc>
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f4a:	d01d      	beq.n	8003f88 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003f4c:	7cfb      	ldrb	r3, [r7, #19]
 8003f4e:	2b20      	cmp	r3, #32
 8003f50:	d01a      	beq.n	8003f88 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	685a      	ldr	r2, [r3, #4]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f60:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003f62:	f7fe f9b9 	bl	80022d8 <HAL_GetTick>
 8003f66:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f68:	e00e      	b.n	8003f88 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003f6a:	f7fe f9b5 	bl	80022d8 <HAL_GetTick>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	2b19      	cmp	r3, #25
 8003f76:	d907      	bls.n	8003f88 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003f78:	6a3b      	ldr	r3, [r7, #32]
 8003f7a:	f043 0320 	orr.w	r3, r3, #32
 8003f7e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8003f86:	e006      	b.n	8003f96 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	699b      	ldr	r3, [r3, #24]
 8003f8e:	f003 0320 	and.w	r3, r3, #32
 8003f92:	2b20      	cmp	r3, #32
 8003f94:	d1e9      	bne.n	8003f6a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	699b      	ldr	r3, [r3, #24]
 8003f9c:	f003 0320 	and.w	r3, r3, #32
 8003fa0:	2b20      	cmp	r3, #32
 8003fa2:	d003      	beq.n	8003fac <I2C_IsErrorOccurred+0xe0>
 8003fa4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d0aa      	beq.n	8003f02 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003fac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d103      	bne.n	8003fbc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2220      	movs	r2, #32
 8003fba:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003fbc:	6a3b      	ldr	r3, [r7, #32]
 8003fbe:	f043 0304 	orr.w	r3, r3, #4
 8003fc2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	699b      	ldr	r3, [r3, #24]
 8003fd0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003fd2:	69bb      	ldr	r3, [r7, #24]
 8003fd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d00b      	beq.n	8003ff4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003fdc:	6a3b      	ldr	r3, [r7, #32]
 8003fde:	f043 0301 	orr.w	r3, r3, #1
 8003fe2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003fec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00b      	beq.n	8004016 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003ffe:	6a3b      	ldr	r3, [r7, #32]
 8004000:	f043 0308 	orr.w	r3, r3, #8
 8004004:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800400e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004016:	69bb      	ldr	r3, [r7, #24]
 8004018:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800401c:	2b00      	cmp	r3, #0
 800401e:	d00b      	beq.n	8004038 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004020:	6a3b      	ldr	r3, [r7, #32]
 8004022:	f043 0302 	orr.w	r3, r3, #2
 8004026:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004030:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004038:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800403c:	2b00      	cmp	r3, #0
 800403e:	d01c      	beq.n	800407a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004040:	68f8      	ldr	r0, [r7, #12]
 8004042:	f7ff fe45 	bl	8003cd0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	6859      	ldr	r1, [r3, #4]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	4b0d      	ldr	r3, [pc, #52]	; (8004088 <I2C_IsErrorOccurred+0x1bc>)
 8004052:	400b      	ands	r3, r1
 8004054:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800405a:	6a3b      	ldr	r3, [r7, #32]
 800405c:	431a      	orrs	r2, r3
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2220      	movs	r2, #32
 8004066:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800407a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800407e:	4618      	mov	r0, r3
 8004080:	3728      	adds	r7, #40	; 0x28
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop
 8004088:	fe00e800 	.word	0xfe00e800

0800408c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800408c:	b480      	push	{r7}
 800408e:	b087      	sub	sp, #28
 8004090:	af00      	add	r7, sp, #0
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	607b      	str	r3, [r7, #4]
 8004096:	460b      	mov	r3, r1
 8004098:	817b      	strh	r3, [r7, #10]
 800409a:	4613      	mov	r3, r2
 800409c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800409e:	897b      	ldrh	r3, [r7, #10]
 80040a0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80040a4:	7a7b      	ldrb	r3, [r7, #9]
 80040a6:	041b      	lsls	r3, r3, #16
 80040a8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80040ac:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80040b2:	6a3b      	ldr	r3, [r7, #32]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80040ba:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	685a      	ldr	r2, [r3, #4]
 80040c2:	6a3b      	ldr	r3, [r7, #32]
 80040c4:	0d5b      	lsrs	r3, r3, #21
 80040c6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80040ca:	4b08      	ldr	r3, [pc, #32]	; (80040ec <I2C_TransferConfig+0x60>)
 80040cc:	430b      	orrs	r3, r1
 80040ce:	43db      	mvns	r3, r3
 80040d0:	ea02 0103 	and.w	r1, r2, r3
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	697a      	ldr	r2, [r7, #20]
 80040da:	430a      	orrs	r2, r1
 80040dc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80040de:	bf00      	nop
 80040e0:	371c      	adds	r7, #28
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	03ff63ff 	.word	0x03ff63ff

080040f0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b083      	sub	sp, #12
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004100:	b2db      	uxtb	r3, r3
 8004102:	2b20      	cmp	r3, #32
 8004104:	d138      	bne.n	8004178 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800410c:	2b01      	cmp	r3, #1
 800410e:	d101      	bne.n	8004114 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004110:	2302      	movs	r3, #2
 8004112:	e032      	b.n	800417a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2224      	movs	r2, #36	; 0x24
 8004120:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f022 0201 	bic.w	r2, r2, #1
 8004132:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004142:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	6819      	ldr	r1, [r3, #0]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	683a      	ldr	r2, [r7, #0]
 8004150:	430a      	orrs	r2, r1
 8004152:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f042 0201 	orr.w	r2, r2, #1
 8004162:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2220      	movs	r2, #32
 8004168:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2200      	movs	r2, #0
 8004170:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004174:	2300      	movs	r3, #0
 8004176:	e000      	b.n	800417a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004178:	2302      	movs	r3, #2
  }
}
 800417a:	4618      	mov	r0, r3
 800417c:	370c      	adds	r7, #12
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr

08004186 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004186:	b480      	push	{r7}
 8004188:	b085      	sub	sp, #20
 800418a:	af00      	add	r7, sp, #0
 800418c:	6078      	str	r0, [r7, #4]
 800418e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004196:	b2db      	uxtb	r3, r3
 8004198:	2b20      	cmp	r3, #32
 800419a:	d139      	bne.n	8004210 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d101      	bne.n	80041aa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80041a6:	2302      	movs	r3, #2
 80041a8:	e033      	b.n	8004212 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2201      	movs	r2, #1
 80041ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2224      	movs	r2, #36	; 0x24
 80041b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f022 0201 	bic.w	r2, r2, #1
 80041c8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80041d8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	021b      	lsls	r3, r3, #8
 80041de:	68fa      	ldr	r2, [r7, #12]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	68fa      	ldr	r2, [r7, #12]
 80041ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f042 0201 	orr.w	r2, r2, #1
 80041fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2220      	movs	r2, #32
 8004200:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800420c:	2300      	movs	r3, #0
 800420e:	e000      	b.n	8004212 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004210:	2302      	movs	r3, #2
  }
}
 8004212:	4618      	mov	r0, r3
 8004214:	3714      	adds	r7, #20
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
	...

08004220 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004226:	af00      	add	r7, sp, #0
 8004228:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800422c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004230:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004232:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004236:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d102      	bne.n	8004246 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	f001 b823 	b.w	800528c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004246:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800424a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0301 	and.w	r3, r3, #1
 8004256:	2b00      	cmp	r3, #0
 8004258:	f000 817d 	beq.w	8004556 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800425c:	4bbc      	ldr	r3, [pc, #752]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f003 030c 	and.w	r3, r3, #12
 8004264:	2b04      	cmp	r3, #4
 8004266:	d00c      	beq.n	8004282 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004268:	4bb9      	ldr	r3, [pc, #740]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f003 030c 	and.w	r3, r3, #12
 8004270:	2b08      	cmp	r3, #8
 8004272:	d15c      	bne.n	800432e <HAL_RCC_OscConfig+0x10e>
 8004274:	4bb6      	ldr	r3, [pc, #728]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800427c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004280:	d155      	bne.n	800432e <HAL_RCC_OscConfig+0x10e>
 8004282:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004286:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800428a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800428e:	fa93 f3a3 	rbit	r3, r3
 8004292:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004296:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800429a:	fab3 f383 	clz	r3, r3
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	095b      	lsrs	r3, r3, #5
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	f043 0301 	orr.w	r3, r3, #1
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d102      	bne.n	80042b4 <HAL_RCC_OscConfig+0x94>
 80042ae:	4ba8      	ldr	r3, [pc, #672]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	e015      	b.n	80042e0 <HAL_RCC_OscConfig+0xc0>
 80042b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80042b8:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042bc:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80042c0:	fa93 f3a3 	rbit	r3, r3
 80042c4:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80042c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80042cc:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80042d0:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80042d4:	fa93 f3a3 	rbit	r3, r3
 80042d8:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80042dc:	4b9c      	ldr	r3, [pc, #624]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 80042de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80042e4:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80042e8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80042ec:	fa92 f2a2 	rbit	r2, r2
 80042f0:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80042f4:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80042f8:	fab2 f282 	clz	r2, r2
 80042fc:	b2d2      	uxtb	r2, r2
 80042fe:	f042 0220 	orr.w	r2, r2, #32
 8004302:	b2d2      	uxtb	r2, r2
 8004304:	f002 021f 	and.w	r2, r2, #31
 8004308:	2101      	movs	r1, #1
 800430a:	fa01 f202 	lsl.w	r2, r1, r2
 800430e:	4013      	ands	r3, r2
 8004310:	2b00      	cmp	r3, #0
 8004312:	f000 811f 	beq.w	8004554 <HAL_RCC_OscConfig+0x334>
 8004316:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800431a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	2b00      	cmp	r3, #0
 8004324:	f040 8116 	bne.w	8004554 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8004328:	2301      	movs	r3, #1
 800432a:	f000 bfaf 	b.w	800528c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800432e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004332:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800433e:	d106      	bne.n	800434e <HAL_RCC_OscConfig+0x12e>
 8004340:	4b83      	ldr	r3, [pc, #524]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a82      	ldr	r2, [pc, #520]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 8004346:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800434a:	6013      	str	r3, [r2, #0]
 800434c:	e036      	b.n	80043bc <HAL_RCC_OscConfig+0x19c>
 800434e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004352:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d10c      	bne.n	8004378 <HAL_RCC_OscConfig+0x158>
 800435e:	4b7c      	ldr	r3, [pc, #496]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a7b      	ldr	r2, [pc, #492]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 8004364:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004368:	6013      	str	r3, [r2, #0]
 800436a:	4b79      	ldr	r3, [pc, #484]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a78      	ldr	r2, [pc, #480]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 8004370:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004374:	6013      	str	r3, [r2, #0]
 8004376:	e021      	b.n	80043bc <HAL_RCC_OscConfig+0x19c>
 8004378:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800437c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004388:	d10c      	bne.n	80043a4 <HAL_RCC_OscConfig+0x184>
 800438a:	4b71      	ldr	r3, [pc, #452]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a70      	ldr	r2, [pc, #448]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 8004390:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004394:	6013      	str	r3, [r2, #0]
 8004396:	4b6e      	ldr	r3, [pc, #440]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	4a6d      	ldr	r2, [pc, #436]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 800439c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043a0:	6013      	str	r3, [r2, #0]
 80043a2:	e00b      	b.n	80043bc <HAL_RCC_OscConfig+0x19c>
 80043a4:	4b6a      	ldr	r3, [pc, #424]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a69      	ldr	r2, [pc, #420]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 80043aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043ae:	6013      	str	r3, [r2, #0]
 80043b0:	4b67      	ldr	r3, [pc, #412]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a66      	ldr	r2, [pc, #408]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 80043b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043ba:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80043bc:	4b64      	ldr	r3, [pc, #400]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 80043be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c0:	f023 020f 	bic.w	r2, r3, #15
 80043c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043c8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	495f      	ldr	r1, [pc, #380]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 80043d2:	4313      	orrs	r3, r2
 80043d4:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80043da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d059      	beq.n	800449a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043e6:	f7fd ff77 	bl	80022d8 <HAL_GetTick>
 80043ea:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ee:	e00a      	b.n	8004406 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80043f0:	f7fd ff72 	bl	80022d8 <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	2b64      	cmp	r3, #100	; 0x64
 80043fe:	d902      	bls.n	8004406 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8004400:	2303      	movs	r3, #3
 8004402:	f000 bf43 	b.w	800528c <HAL_RCC_OscConfig+0x106c>
 8004406:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800440a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800440e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8004412:	fa93 f3a3 	rbit	r3, r3
 8004416:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800441a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800441e:	fab3 f383 	clz	r3, r3
 8004422:	b2db      	uxtb	r3, r3
 8004424:	095b      	lsrs	r3, r3, #5
 8004426:	b2db      	uxtb	r3, r3
 8004428:	f043 0301 	orr.w	r3, r3, #1
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b01      	cmp	r3, #1
 8004430:	d102      	bne.n	8004438 <HAL_RCC_OscConfig+0x218>
 8004432:	4b47      	ldr	r3, [pc, #284]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	e015      	b.n	8004464 <HAL_RCC_OscConfig+0x244>
 8004438:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800443c:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004440:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8004444:	fa93 f3a3 	rbit	r3, r3
 8004448:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800444c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004450:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8004454:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8004458:	fa93 f3a3 	rbit	r3, r3
 800445c:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8004460:	4b3b      	ldr	r3, [pc, #236]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 8004462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004464:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004468:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 800446c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8004470:	fa92 f2a2 	rbit	r2, r2
 8004474:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8004478:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800447c:	fab2 f282 	clz	r2, r2
 8004480:	b2d2      	uxtb	r2, r2
 8004482:	f042 0220 	orr.w	r2, r2, #32
 8004486:	b2d2      	uxtb	r2, r2
 8004488:	f002 021f 	and.w	r2, r2, #31
 800448c:	2101      	movs	r1, #1
 800448e:	fa01 f202 	lsl.w	r2, r1, r2
 8004492:	4013      	ands	r3, r2
 8004494:	2b00      	cmp	r3, #0
 8004496:	d0ab      	beq.n	80043f0 <HAL_RCC_OscConfig+0x1d0>
 8004498:	e05d      	b.n	8004556 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800449a:	f7fd ff1d 	bl	80022d8 <HAL_GetTick>
 800449e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044a2:	e00a      	b.n	80044ba <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044a4:	f7fd ff18 	bl	80022d8 <HAL_GetTick>
 80044a8:	4602      	mov	r2, r0
 80044aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	2b64      	cmp	r3, #100	; 0x64
 80044b2:	d902      	bls.n	80044ba <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	f000 bee9 	b.w	800528c <HAL_RCC_OscConfig+0x106c>
 80044ba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80044be:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80044c6:	fa93 f3a3 	rbit	r3, r3
 80044ca:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80044ce:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044d2:	fab3 f383 	clz	r3, r3
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	095b      	lsrs	r3, r3, #5
 80044da:	b2db      	uxtb	r3, r3
 80044dc:	f043 0301 	orr.w	r3, r3, #1
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d102      	bne.n	80044ec <HAL_RCC_OscConfig+0x2cc>
 80044e6:	4b1a      	ldr	r3, [pc, #104]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	e015      	b.n	8004518 <HAL_RCC_OscConfig+0x2f8>
 80044ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80044f0:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044f4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80044f8:	fa93 f3a3 	rbit	r3, r3
 80044fc:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004500:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004504:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8004508:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800450c:	fa93 f3a3 	rbit	r3, r3
 8004510:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8004514:	4b0e      	ldr	r3, [pc, #56]	; (8004550 <HAL_RCC_OscConfig+0x330>)
 8004516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004518:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800451c:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8004520:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8004524:	fa92 f2a2 	rbit	r2, r2
 8004528:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800452c:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8004530:	fab2 f282 	clz	r2, r2
 8004534:	b2d2      	uxtb	r2, r2
 8004536:	f042 0220 	orr.w	r2, r2, #32
 800453a:	b2d2      	uxtb	r2, r2
 800453c:	f002 021f 	and.w	r2, r2, #31
 8004540:	2101      	movs	r1, #1
 8004542:	fa01 f202 	lsl.w	r2, r1, r2
 8004546:	4013      	ands	r3, r2
 8004548:	2b00      	cmp	r3, #0
 800454a:	d1ab      	bne.n	80044a4 <HAL_RCC_OscConfig+0x284>
 800454c:	e003      	b.n	8004556 <HAL_RCC_OscConfig+0x336>
 800454e:	bf00      	nop
 8004550:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004554:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004556:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800455a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0302 	and.w	r3, r3, #2
 8004566:	2b00      	cmp	r3, #0
 8004568:	f000 817d 	beq.w	8004866 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800456c:	4ba6      	ldr	r3, [pc, #664]	; (8004808 <HAL_RCC_OscConfig+0x5e8>)
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	f003 030c 	and.w	r3, r3, #12
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00b      	beq.n	8004590 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004578:	4ba3      	ldr	r3, [pc, #652]	; (8004808 <HAL_RCC_OscConfig+0x5e8>)
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f003 030c 	and.w	r3, r3, #12
 8004580:	2b08      	cmp	r3, #8
 8004582:	d172      	bne.n	800466a <HAL_RCC_OscConfig+0x44a>
 8004584:	4ba0      	ldr	r3, [pc, #640]	; (8004808 <HAL_RCC_OscConfig+0x5e8>)
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800458c:	2b00      	cmp	r3, #0
 800458e:	d16c      	bne.n	800466a <HAL_RCC_OscConfig+0x44a>
 8004590:	2302      	movs	r3, #2
 8004592:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004596:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800459a:	fa93 f3a3 	rbit	r3, r3
 800459e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80045a2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045a6:	fab3 f383 	clz	r3, r3
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	095b      	lsrs	r3, r3, #5
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	f043 0301 	orr.w	r3, r3, #1
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d102      	bne.n	80045c0 <HAL_RCC_OscConfig+0x3a0>
 80045ba:	4b93      	ldr	r3, [pc, #588]	; (8004808 <HAL_RCC_OscConfig+0x5e8>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	e013      	b.n	80045e8 <HAL_RCC_OscConfig+0x3c8>
 80045c0:	2302      	movs	r3, #2
 80045c2:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045c6:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80045ca:	fa93 f3a3 	rbit	r3, r3
 80045ce:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80045d2:	2302      	movs	r3, #2
 80045d4:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80045d8:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80045dc:	fa93 f3a3 	rbit	r3, r3
 80045e0:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80045e4:	4b88      	ldr	r3, [pc, #544]	; (8004808 <HAL_RCC_OscConfig+0x5e8>)
 80045e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e8:	2202      	movs	r2, #2
 80045ea:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80045ee:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80045f2:	fa92 f2a2 	rbit	r2, r2
 80045f6:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80045fa:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80045fe:	fab2 f282 	clz	r2, r2
 8004602:	b2d2      	uxtb	r2, r2
 8004604:	f042 0220 	orr.w	r2, r2, #32
 8004608:	b2d2      	uxtb	r2, r2
 800460a:	f002 021f 	and.w	r2, r2, #31
 800460e:	2101      	movs	r1, #1
 8004610:	fa01 f202 	lsl.w	r2, r1, r2
 8004614:	4013      	ands	r3, r2
 8004616:	2b00      	cmp	r3, #0
 8004618:	d00a      	beq.n	8004630 <HAL_RCC_OscConfig+0x410>
 800461a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800461e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	691b      	ldr	r3, [r3, #16]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d002      	beq.n	8004630 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	f000 be2e 	b.w	800528c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004630:	4b75      	ldr	r3, [pc, #468]	; (8004808 <HAL_RCC_OscConfig+0x5e8>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004638:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800463c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	695b      	ldr	r3, [r3, #20]
 8004644:	21f8      	movs	r1, #248	; 0xf8
 8004646:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800464a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800464e:	fa91 f1a1 	rbit	r1, r1
 8004652:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8004656:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800465a:	fab1 f181 	clz	r1, r1
 800465e:	b2c9      	uxtb	r1, r1
 8004660:	408b      	lsls	r3, r1
 8004662:	4969      	ldr	r1, [pc, #420]	; (8004808 <HAL_RCC_OscConfig+0x5e8>)
 8004664:	4313      	orrs	r3, r2
 8004666:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004668:	e0fd      	b.n	8004866 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800466a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800466e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	2b00      	cmp	r3, #0
 8004678:	f000 8088 	beq.w	800478c <HAL_RCC_OscConfig+0x56c>
 800467c:	2301      	movs	r3, #1
 800467e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004682:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8004686:	fa93 f3a3 	rbit	r3, r3
 800468a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800468e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004692:	fab3 f383 	clz	r3, r3
 8004696:	b2db      	uxtb	r3, r3
 8004698:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800469c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	461a      	mov	r2, r3
 80046a4:	2301      	movs	r3, #1
 80046a6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046a8:	f7fd fe16 	bl	80022d8 <HAL_GetTick>
 80046ac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046b0:	e00a      	b.n	80046c8 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046b2:	f7fd fe11 	bl	80022d8 <HAL_GetTick>
 80046b6:	4602      	mov	r2, r0
 80046b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	2b02      	cmp	r3, #2
 80046c0:	d902      	bls.n	80046c8 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80046c2:	2303      	movs	r3, #3
 80046c4:	f000 bde2 	b.w	800528c <HAL_RCC_OscConfig+0x106c>
 80046c8:	2302      	movs	r3, #2
 80046ca:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ce:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80046d2:	fa93 f3a3 	rbit	r3, r3
 80046d6:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80046da:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046de:	fab3 f383 	clz	r3, r3
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	095b      	lsrs	r3, r3, #5
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	f043 0301 	orr.w	r3, r3, #1
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d102      	bne.n	80046f8 <HAL_RCC_OscConfig+0x4d8>
 80046f2:	4b45      	ldr	r3, [pc, #276]	; (8004808 <HAL_RCC_OscConfig+0x5e8>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	e013      	b.n	8004720 <HAL_RCC_OscConfig+0x500>
 80046f8:	2302      	movs	r3, #2
 80046fa:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046fe:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8004702:	fa93 f3a3 	rbit	r3, r3
 8004706:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800470a:	2302      	movs	r3, #2
 800470c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004710:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8004714:	fa93 f3a3 	rbit	r3, r3
 8004718:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800471c:	4b3a      	ldr	r3, [pc, #232]	; (8004808 <HAL_RCC_OscConfig+0x5e8>)
 800471e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004720:	2202      	movs	r2, #2
 8004722:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8004726:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800472a:	fa92 f2a2 	rbit	r2, r2
 800472e:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8004732:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8004736:	fab2 f282 	clz	r2, r2
 800473a:	b2d2      	uxtb	r2, r2
 800473c:	f042 0220 	orr.w	r2, r2, #32
 8004740:	b2d2      	uxtb	r2, r2
 8004742:	f002 021f 	and.w	r2, r2, #31
 8004746:	2101      	movs	r1, #1
 8004748:	fa01 f202 	lsl.w	r2, r1, r2
 800474c:	4013      	ands	r3, r2
 800474e:	2b00      	cmp	r3, #0
 8004750:	d0af      	beq.n	80046b2 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004752:	4b2d      	ldr	r3, [pc, #180]	; (8004808 <HAL_RCC_OscConfig+0x5e8>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800475a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800475e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	695b      	ldr	r3, [r3, #20]
 8004766:	21f8      	movs	r1, #248	; 0xf8
 8004768:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800476c:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8004770:	fa91 f1a1 	rbit	r1, r1
 8004774:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8004778:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800477c:	fab1 f181 	clz	r1, r1
 8004780:	b2c9      	uxtb	r1, r1
 8004782:	408b      	lsls	r3, r1
 8004784:	4920      	ldr	r1, [pc, #128]	; (8004808 <HAL_RCC_OscConfig+0x5e8>)
 8004786:	4313      	orrs	r3, r2
 8004788:	600b      	str	r3, [r1, #0]
 800478a:	e06c      	b.n	8004866 <HAL_RCC_OscConfig+0x646>
 800478c:	2301      	movs	r3, #1
 800478e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004792:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8004796:	fa93 f3a3 	rbit	r3, r3
 800479a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800479e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047a2:	fab3 f383 	clz	r3, r3
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80047ac:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	461a      	mov	r2, r3
 80047b4:	2300      	movs	r3, #0
 80047b6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047b8:	f7fd fd8e 	bl	80022d8 <HAL_GetTick>
 80047bc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047c0:	e00a      	b.n	80047d8 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047c2:	f7fd fd89 	bl	80022d8 <HAL_GetTick>
 80047c6:	4602      	mov	r2, r0
 80047c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80047cc:	1ad3      	subs	r3, r2, r3
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d902      	bls.n	80047d8 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	f000 bd5a 	b.w	800528c <HAL_RCC_OscConfig+0x106c>
 80047d8:	2302      	movs	r3, #2
 80047da:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047de:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80047e2:	fa93 f3a3 	rbit	r3, r3
 80047e6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80047ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047ee:	fab3 f383 	clz	r3, r3
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	095b      	lsrs	r3, r3, #5
 80047f6:	b2db      	uxtb	r3, r3
 80047f8:	f043 0301 	orr.w	r3, r3, #1
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d104      	bne.n	800480c <HAL_RCC_OscConfig+0x5ec>
 8004802:	4b01      	ldr	r3, [pc, #4]	; (8004808 <HAL_RCC_OscConfig+0x5e8>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	e015      	b.n	8004834 <HAL_RCC_OscConfig+0x614>
 8004808:	40021000 	.word	0x40021000
 800480c:	2302      	movs	r3, #2
 800480e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004812:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8004816:	fa93 f3a3 	rbit	r3, r3
 800481a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800481e:	2302      	movs	r3, #2
 8004820:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8004824:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004828:	fa93 f3a3 	rbit	r3, r3
 800482c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8004830:	4bc8      	ldr	r3, [pc, #800]	; (8004b54 <HAL_RCC_OscConfig+0x934>)
 8004832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004834:	2202      	movs	r2, #2
 8004836:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800483a:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800483e:	fa92 f2a2 	rbit	r2, r2
 8004842:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8004846:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800484a:	fab2 f282 	clz	r2, r2
 800484e:	b2d2      	uxtb	r2, r2
 8004850:	f042 0220 	orr.w	r2, r2, #32
 8004854:	b2d2      	uxtb	r2, r2
 8004856:	f002 021f 	and.w	r2, r2, #31
 800485a:	2101      	movs	r1, #1
 800485c:	fa01 f202 	lsl.w	r2, r1, r2
 8004860:	4013      	ands	r3, r2
 8004862:	2b00      	cmp	r3, #0
 8004864:	d1ad      	bne.n	80047c2 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004866:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800486a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 0308 	and.w	r3, r3, #8
 8004876:	2b00      	cmp	r3, #0
 8004878:	f000 8110 	beq.w	8004a9c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800487c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004880:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	699b      	ldr	r3, [r3, #24]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d079      	beq.n	8004980 <HAL_RCC_OscConfig+0x760>
 800488c:	2301      	movs	r3, #1
 800488e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004892:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004896:	fa93 f3a3 	rbit	r3, r3
 800489a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800489e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048a2:	fab3 f383 	clz	r3, r3
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	461a      	mov	r2, r3
 80048aa:	4bab      	ldr	r3, [pc, #684]	; (8004b58 <HAL_RCC_OscConfig+0x938>)
 80048ac:	4413      	add	r3, r2
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	461a      	mov	r2, r3
 80048b2:	2301      	movs	r3, #1
 80048b4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80048b6:	f7fd fd0f 	bl	80022d8 <HAL_GetTick>
 80048ba:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048be:	e00a      	b.n	80048d6 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80048c0:	f7fd fd0a 	bl	80022d8 <HAL_GetTick>
 80048c4:	4602      	mov	r2, r0
 80048c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80048ca:	1ad3      	subs	r3, r2, r3
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	d902      	bls.n	80048d6 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80048d0:	2303      	movs	r3, #3
 80048d2:	f000 bcdb 	b.w	800528c <HAL_RCC_OscConfig+0x106c>
 80048d6:	2302      	movs	r3, #2
 80048d8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048dc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80048e0:	fa93 f3a3 	rbit	r3, r3
 80048e4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80048e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048ec:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80048f0:	2202      	movs	r2, #2
 80048f2:	601a      	str	r2, [r3, #0]
 80048f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80048f8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	fa93 f2a3 	rbit	r2, r3
 8004902:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004906:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800490a:	601a      	str	r2, [r3, #0]
 800490c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004910:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004914:	2202      	movs	r2, #2
 8004916:	601a      	str	r2, [r3, #0]
 8004918:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800491c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	fa93 f2a3 	rbit	r2, r3
 8004926:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800492a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800492e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004930:	4b88      	ldr	r3, [pc, #544]	; (8004b54 <HAL_RCC_OscConfig+0x934>)
 8004932:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004934:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004938:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800493c:	2102      	movs	r1, #2
 800493e:	6019      	str	r1, [r3, #0]
 8004940:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004944:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	fa93 f1a3 	rbit	r1, r3
 800494e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004952:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004956:	6019      	str	r1, [r3, #0]
  return result;
 8004958:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800495c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	fab3 f383 	clz	r3, r3
 8004966:	b2db      	uxtb	r3, r3
 8004968:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800496c:	b2db      	uxtb	r3, r3
 800496e:	f003 031f 	and.w	r3, r3, #31
 8004972:	2101      	movs	r1, #1
 8004974:	fa01 f303 	lsl.w	r3, r1, r3
 8004978:	4013      	ands	r3, r2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d0a0      	beq.n	80048c0 <HAL_RCC_OscConfig+0x6a0>
 800497e:	e08d      	b.n	8004a9c <HAL_RCC_OscConfig+0x87c>
 8004980:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004984:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004988:	2201      	movs	r2, #1
 800498a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800498c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004990:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	fa93 f2a3 	rbit	r2, r3
 800499a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800499e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80049a2:	601a      	str	r2, [r3, #0]
  return result;
 80049a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049a8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80049ac:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049ae:	fab3 f383 	clz	r3, r3
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	461a      	mov	r2, r3
 80049b6:	4b68      	ldr	r3, [pc, #416]	; (8004b58 <HAL_RCC_OscConfig+0x938>)
 80049b8:	4413      	add	r3, r2
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	461a      	mov	r2, r3
 80049be:	2300      	movs	r3, #0
 80049c0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049c2:	f7fd fc89 	bl	80022d8 <HAL_GetTick>
 80049c6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049ca:	e00a      	b.n	80049e2 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049cc:	f7fd fc84 	bl	80022d8 <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80049d6:	1ad3      	subs	r3, r2, r3
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d902      	bls.n	80049e2 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80049dc:	2303      	movs	r3, #3
 80049de:	f000 bc55 	b.w	800528c <HAL_RCC_OscConfig+0x106c>
 80049e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049e6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80049ea:	2202      	movs	r2, #2
 80049ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80049f2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	fa93 f2a3 	rbit	r2, r3
 80049fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a00:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8004a04:	601a      	str	r2, [r3, #0]
 8004a06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a0a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004a0e:	2202      	movs	r2, #2
 8004a10:	601a      	str	r2, [r3, #0]
 8004a12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a16:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	fa93 f2a3 	rbit	r2, r3
 8004a20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a24:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004a28:	601a      	str	r2, [r3, #0]
 8004a2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a2e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004a32:	2202      	movs	r2, #2
 8004a34:	601a      	str	r2, [r3, #0]
 8004a36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a3a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	fa93 f2a3 	rbit	r2, r3
 8004a44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a48:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8004a4c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a4e:	4b41      	ldr	r3, [pc, #260]	; (8004b54 <HAL_RCC_OscConfig+0x934>)
 8004a50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a56:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004a5a:	2102      	movs	r1, #2
 8004a5c:	6019      	str	r1, [r3, #0]
 8004a5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a62:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	fa93 f1a3 	rbit	r1, r3
 8004a6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a70:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004a74:	6019      	str	r1, [r3, #0]
  return result;
 8004a76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004a7a:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	fab3 f383 	clz	r3, r3
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	f003 031f 	and.w	r3, r3, #31
 8004a90:	2101      	movs	r1, #1
 8004a92:	fa01 f303 	lsl.w	r3, r1, r3
 8004a96:	4013      	ands	r3, r2
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d197      	bne.n	80049cc <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004aa0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0304 	and.w	r3, r3, #4
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	f000 81a1 	beq.w	8004df4 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ab8:	4b26      	ldr	r3, [pc, #152]	; (8004b54 <HAL_RCC_OscConfig+0x934>)
 8004aba:	69db      	ldr	r3, [r3, #28]
 8004abc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d116      	bne.n	8004af2 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ac4:	4b23      	ldr	r3, [pc, #140]	; (8004b54 <HAL_RCC_OscConfig+0x934>)
 8004ac6:	69db      	ldr	r3, [r3, #28]
 8004ac8:	4a22      	ldr	r2, [pc, #136]	; (8004b54 <HAL_RCC_OscConfig+0x934>)
 8004aca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ace:	61d3      	str	r3, [r2, #28]
 8004ad0:	4b20      	ldr	r3, [pc, #128]	; (8004b54 <HAL_RCC_OscConfig+0x934>)
 8004ad2:	69db      	ldr	r3, [r3, #28]
 8004ad4:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8004ad8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004adc:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004ae0:	601a      	str	r2, [r3, #0]
 8004ae2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ae6:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8004aea:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004aec:	2301      	movs	r3, #1
 8004aee:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004af2:	4b1a      	ldr	r3, [pc, #104]	; (8004b5c <HAL_RCC_OscConfig+0x93c>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d11a      	bne.n	8004b34 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004afe:	4b17      	ldr	r3, [pc, #92]	; (8004b5c <HAL_RCC_OscConfig+0x93c>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a16      	ldr	r2, [pc, #88]	; (8004b5c <HAL_RCC_OscConfig+0x93c>)
 8004b04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b08:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b0a:	f7fd fbe5 	bl	80022d8 <HAL_GetTick>
 8004b0e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b12:	e009      	b.n	8004b28 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b14:	f7fd fbe0 	bl	80022d8 <HAL_GetTick>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004b1e:	1ad3      	subs	r3, r2, r3
 8004b20:	2b64      	cmp	r3, #100	; 0x64
 8004b22:	d901      	bls.n	8004b28 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8004b24:	2303      	movs	r3, #3
 8004b26:	e3b1      	b.n	800528c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b28:	4b0c      	ldr	r3, [pc, #48]	; (8004b5c <HAL_RCC_OscConfig+0x93c>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d0ef      	beq.n	8004b14 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b38:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d10d      	bne.n	8004b60 <HAL_RCC_OscConfig+0x940>
 8004b44:	4b03      	ldr	r3, [pc, #12]	; (8004b54 <HAL_RCC_OscConfig+0x934>)
 8004b46:	6a1b      	ldr	r3, [r3, #32]
 8004b48:	4a02      	ldr	r2, [pc, #8]	; (8004b54 <HAL_RCC_OscConfig+0x934>)
 8004b4a:	f043 0301 	orr.w	r3, r3, #1
 8004b4e:	6213      	str	r3, [r2, #32]
 8004b50:	e03c      	b.n	8004bcc <HAL_RCC_OscConfig+0x9ac>
 8004b52:	bf00      	nop
 8004b54:	40021000 	.word	0x40021000
 8004b58:	10908120 	.word	0x10908120
 8004b5c:	40007000 	.word	0x40007000
 8004b60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b64:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d10c      	bne.n	8004b8a <HAL_RCC_OscConfig+0x96a>
 8004b70:	4bc1      	ldr	r3, [pc, #772]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004b72:	6a1b      	ldr	r3, [r3, #32]
 8004b74:	4ac0      	ldr	r2, [pc, #768]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004b76:	f023 0301 	bic.w	r3, r3, #1
 8004b7a:	6213      	str	r3, [r2, #32]
 8004b7c:	4bbe      	ldr	r3, [pc, #760]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004b7e:	6a1b      	ldr	r3, [r3, #32]
 8004b80:	4abd      	ldr	r2, [pc, #756]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004b82:	f023 0304 	bic.w	r3, r3, #4
 8004b86:	6213      	str	r3, [r2, #32]
 8004b88:	e020      	b.n	8004bcc <HAL_RCC_OscConfig+0x9ac>
 8004b8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004b8e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	2b05      	cmp	r3, #5
 8004b98:	d10c      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x994>
 8004b9a:	4bb7      	ldr	r3, [pc, #732]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004b9c:	6a1b      	ldr	r3, [r3, #32]
 8004b9e:	4ab6      	ldr	r2, [pc, #728]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004ba0:	f043 0304 	orr.w	r3, r3, #4
 8004ba4:	6213      	str	r3, [r2, #32]
 8004ba6:	4bb4      	ldr	r3, [pc, #720]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004ba8:	6a1b      	ldr	r3, [r3, #32]
 8004baa:	4ab3      	ldr	r2, [pc, #716]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004bac:	f043 0301 	orr.w	r3, r3, #1
 8004bb0:	6213      	str	r3, [r2, #32]
 8004bb2:	e00b      	b.n	8004bcc <HAL_RCC_OscConfig+0x9ac>
 8004bb4:	4bb0      	ldr	r3, [pc, #704]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004bb6:	6a1b      	ldr	r3, [r3, #32]
 8004bb8:	4aaf      	ldr	r2, [pc, #700]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004bba:	f023 0301 	bic.w	r3, r3, #1
 8004bbe:	6213      	str	r3, [r2, #32]
 8004bc0:	4bad      	ldr	r3, [pc, #692]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004bc2:	6a1b      	ldr	r3, [r3, #32]
 8004bc4:	4aac      	ldr	r2, [pc, #688]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004bc6:	f023 0304 	bic.w	r3, r3, #4
 8004bca:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004bcc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004bd0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	f000 8081 	beq.w	8004ce0 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bde:	f7fd fb7b 	bl	80022d8 <HAL_GetTick>
 8004be2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004be6:	e00b      	b.n	8004c00 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004be8:	f7fd fb76 	bl	80022d8 <HAL_GetTick>
 8004bec:	4602      	mov	r2, r0
 8004bee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004bf2:	1ad3      	subs	r3, r2, r3
 8004bf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d901      	bls.n	8004c00 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	e345      	b.n	800528c <HAL_RCC_OscConfig+0x106c>
 8004c00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c04:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004c08:	2202      	movs	r2, #2
 8004c0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c10:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	fa93 f2a3 	rbit	r2, r3
 8004c1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c1e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8004c22:	601a      	str	r2, [r3, #0]
 8004c24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c28:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004c2c:	2202      	movs	r2, #2
 8004c2e:	601a      	str	r2, [r3, #0]
 8004c30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c34:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	fa93 f2a3 	rbit	r2, r3
 8004c3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c42:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004c46:	601a      	str	r2, [r3, #0]
  return result;
 8004c48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c4c:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8004c50:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c52:	fab3 f383 	clz	r3, r3
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	095b      	lsrs	r3, r3, #5
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	f043 0302 	orr.w	r3, r3, #2
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d102      	bne.n	8004c6c <HAL_RCC_OscConfig+0xa4c>
 8004c66:	4b84      	ldr	r3, [pc, #528]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004c68:	6a1b      	ldr	r3, [r3, #32]
 8004c6a:	e013      	b.n	8004c94 <HAL_RCC_OscConfig+0xa74>
 8004c6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c70:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004c74:	2202      	movs	r2, #2
 8004c76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c7c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	fa93 f2a3 	rbit	r2, r3
 8004c86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004c8a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8004c8e:	601a      	str	r2, [r3, #0]
 8004c90:	4b79      	ldr	r3, [pc, #484]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c94:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004c98:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004c9c:	2102      	movs	r1, #2
 8004c9e:	6011      	str	r1, [r2, #0]
 8004ca0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004ca4:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8004ca8:	6812      	ldr	r2, [r2, #0]
 8004caa:	fa92 f1a2 	rbit	r1, r2
 8004cae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004cb2:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004cb6:	6011      	str	r1, [r2, #0]
  return result;
 8004cb8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004cbc:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8004cc0:	6812      	ldr	r2, [r2, #0]
 8004cc2:	fab2 f282 	clz	r2, r2
 8004cc6:	b2d2      	uxtb	r2, r2
 8004cc8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ccc:	b2d2      	uxtb	r2, r2
 8004cce:	f002 021f 	and.w	r2, r2, #31
 8004cd2:	2101      	movs	r1, #1
 8004cd4:	fa01 f202 	lsl.w	r2, r1, r2
 8004cd8:	4013      	ands	r3, r2
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d084      	beq.n	8004be8 <HAL_RCC_OscConfig+0x9c8>
 8004cde:	e07f      	b.n	8004de0 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ce0:	f7fd fafa 	bl	80022d8 <HAL_GetTick>
 8004ce4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ce8:	e00b      	b.n	8004d02 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004cea:	f7fd faf5 	bl	80022d8 <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004cf4:	1ad3      	subs	r3, r2, r3
 8004cf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d901      	bls.n	8004d02 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e2c4      	b.n	800528c <HAL_RCC_OscConfig+0x106c>
 8004d02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d06:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8004d0a:	2202      	movs	r2, #2
 8004d0c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d12:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	fa93 f2a3 	rbit	r2, r3
 8004d1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d20:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8004d24:	601a      	str	r2, [r3, #0]
 8004d26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d2a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004d2e:	2202      	movs	r2, #2
 8004d30:	601a      	str	r2, [r3, #0]
 8004d32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d36:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	fa93 f2a3 	rbit	r2, r3
 8004d40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d44:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004d48:	601a      	str	r2, [r3, #0]
  return result;
 8004d4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d4e:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8004d52:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d54:	fab3 f383 	clz	r3, r3
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	095b      	lsrs	r3, r3, #5
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	f043 0302 	orr.w	r3, r3, #2
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d102      	bne.n	8004d6e <HAL_RCC_OscConfig+0xb4e>
 8004d68:	4b43      	ldr	r3, [pc, #268]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004d6a:	6a1b      	ldr	r3, [r3, #32]
 8004d6c:	e013      	b.n	8004d96 <HAL_RCC_OscConfig+0xb76>
 8004d6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d72:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8004d76:	2202      	movs	r2, #2
 8004d78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d7e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	fa93 f2a3 	rbit	r2, r3
 8004d88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004d8c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8004d90:	601a      	str	r2, [r3, #0]
 8004d92:	4b39      	ldr	r3, [pc, #228]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d96:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004d9a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004d9e:	2102      	movs	r1, #2
 8004da0:	6011      	str	r1, [r2, #0]
 8004da2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004da6:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8004daa:	6812      	ldr	r2, [r2, #0]
 8004dac:	fa92 f1a2 	rbit	r1, r2
 8004db0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004db4:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004db8:	6011      	str	r1, [r2, #0]
  return result;
 8004dba:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004dbe:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8004dc2:	6812      	ldr	r2, [r2, #0]
 8004dc4:	fab2 f282 	clz	r2, r2
 8004dc8:	b2d2      	uxtb	r2, r2
 8004dca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004dce:	b2d2      	uxtb	r2, r2
 8004dd0:	f002 021f 	and.w	r2, r2, #31
 8004dd4:	2101      	movs	r1, #1
 8004dd6:	fa01 f202 	lsl.w	r2, r1, r2
 8004dda:	4013      	ands	r3, r2
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d184      	bne.n	8004cea <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004de0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d105      	bne.n	8004df4 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004de8:	4b23      	ldr	r3, [pc, #140]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004dea:	69db      	ldr	r3, [r3, #28]
 8004dec:	4a22      	ldr	r2, [pc, #136]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004dee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004df2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004df4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004df8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	69db      	ldr	r3, [r3, #28]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	f000 8242 	beq.w	800528a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e06:	4b1c      	ldr	r3, [pc, #112]	; (8004e78 <HAL_RCC_OscConfig+0xc58>)
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	f003 030c 	and.w	r3, r3, #12
 8004e0e:	2b08      	cmp	r3, #8
 8004e10:	f000 8213 	beq.w	800523a <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e18:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	69db      	ldr	r3, [r3, #28]
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	f040 8162 	bne.w	80050ea <HAL_RCC_OscConfig+0xeca>
 8004e26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e2a:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004e2e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004e32:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e38:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	fa93 f2a3 	rbit	r2, r3
 8004e42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e46:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8004e4a:	601a      	str	r2, [r3, #0]
  return result;
 8004e4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e50:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8004e54:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e56:	fab3 f383 	clz	r3, r3
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004e60:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	461a      	mov	r2, r3
 8004e68:	2300      	movs	r3, #0
 8004e6a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e6c:	f7fd fa34 	bl	80022d8 <HAL_GetTick>
 8004e70:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e74:	e00c      	b.n	8004e90 <HAL_RCC_OscConfig+0xc70>
 8004e76:	bf00      	nop
 8004e78:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e7c:	f7fd fa2c 	bl	80022d8 <HAL_GetTick>
 8004e80:	4602      	mov	r2, r0
 8004e82:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004e86:	1ad3      	subs	r3, r2, r3
 8004e88:	2b02      	cmp	r3, #2
 8004e8a:	d901      	bls.n	8004e90 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8004e8c:	2303      	movs	r3, #3
 8004e8e:	e1fd      	b.n	800528c <HAL_RCC_OscConfig+0x106c>
 8004e90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004e94:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8004e98:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004e9c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ea2:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	fa93 f2a3 	rbit	r2, r3
 8004eac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eb0:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004eb4:	601a      	str	r2, [r3, #0]
  return result;
 8004eb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eba:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004ebe:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ec0:	fab3 f383 	clz	r3, r3
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	095b      	lsrs	r3, r3, #5
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	f043 0301 	orr.w	r3, r3, #1
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d102      	bne.n	8004eda <HAL_RCC_OscConfig+0xcba>
 8004ed4:	4bb0      	ldr	r3, [pc, #704]	; (8005198 <HAL_RCC_OscConfig+0xf78>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	e027      	b.n	8004f2a <HAL_RCC_OscConfig+0xd0a>
 8004eda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004ede:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8004ee2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004ee6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ee8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004eec:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	fa93 f2a3 	rbit	r2, r3
 8004ef6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004efa:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8004efe:	601a      	str	r2, [r3, #0]
 8004f00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f04:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8004f08:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004f0c:	601a      	str	r2, [r3, #0]
 8004f0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f12:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	fa93 f2a3 	rbit	r2, r3
 8004f1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f20:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8004f24:	601a      	str	r2, [r3, #0]
 8004f26:	4b9c      	ldr	r3, [pc, #624]	; (8005198 <HAL_RCC_OscConfig+0xf78>)
 8004f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f2a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004f2e:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8004f32:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004f36:	6011      	str	r1, [r2, #0]
 8004f38:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004f3c:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8004f40:	6812      	ldr	r2, [r2, #0]
 8004f42:	fa92 f1a2 	rbit	r1, r2
 8004f46:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004f4a:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8004f4e:	6011      	str	r1, [r2, #0]
  return result;
 8004f50:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8004f54:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8004f58:	6812      	ldr	r2, [r2, #0]
 8004f5a:	fab2 f282 	clz	r2, r2
 8004f5e:	b2d2      	uxtb	r2, r2
 8004f60:	f042 0220 	orr.w	r2, r2, #32
 8004f64:	b2d2      	uxtb	r2, r2
 8004f66:	f002 021f 	and.w	r2, r2, #31
 8004f6a:	2101      	movs	r1, #1
 8004f6c:	fa01 f202 	lsl.w	r2, r1, r2
 8004f70:	4013      	ands	r3, r2
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d182      	bne.n	8004e7c <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f76:	4b88      	ldr	r3, [pc, #544]	; (8005198 <HAL_RCC_OscConfig+0xf78>)
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004f7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f82:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004f8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f8e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	6a1b      	ldr	r3, [r3, #32]
 8004f96:	430b      	orrs	r3, r1
 8004f98:	497f      	ldr	r1, [pc, #508]	; (8005198 <HAL_RCC_OscConfig+0xf78>)
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	604b      	str	r3, [r1, #4]
 8004f9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fa2:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8004fa6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004faa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fb0:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	fa93 f2a3 	rbit	r2, r3
 8004fba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fbe:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8004fc2:	601a      	str	r2, [r3, #0]
  return result;
 8004fc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004fc8:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8004fcc:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004fce:	fab3 f383 	clz	r3, r3
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004fd8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	461a      	mov	r2, r3
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fe4:	f7fd f978 	bl	80022d8 <HAL_GetTick>
 8004fe8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004fec:	e009      	b.n	8005002 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fee:	f7fd f973 	bl	80022d8 <HAL_GetTick>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d901      	bls.n	8005002 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e144      	b.n	800528c <HAL_RCC_OscConfig+0x106c>
 8005002:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005006:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800500a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800500e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005010:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005014:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	fa93 f2a3 	rbit	r2, r3
 800501e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005022:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005026:	601a      	str	r2, [r3, #0]
  return result;
 8005028:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800502c:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005030:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005032:	fab3 f383 	clz	r3, r3
 8005036:	b2db      	uxtb	r3, r3
 8005038:	095b      	lsrs	r3, r3, #5
 800503a:	b2db      	uxtb	r3, r3
 800503c:	f043 0301 	orr.w	r3, r3, #1
 8005040:	b2db      	uxtb	r3, r3
 8005042:	2b01      	cmp	r3, #1
 8005044:	d102      	bne.n	800504c <HAL_RCC_OscConfig+0xe2c>
 8005046:	4b54      	ldr	r3, [pc, #336]	; (8005198 <HAL_RCC_OscConfig+0xf78>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	e027      	b.n	800509c <HAL_RCC_OscConfig+0xe7c>
 800504c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005050:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005054:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005058:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800505a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800505e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	fa93 f2a3 	rbit	r2, r3
 8005068:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800506c:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8005070:	601a      	str	r2, [r3, #0]
 8005072:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005076:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800507a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800507e:	601a      	str	r2, [r3, #0]
 8005080:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005084:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	fa93 f2a3 	rbit	r2, r3
 800508e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005092:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8005096:	601a      	str	r2, [r3, #0]
 8005098:	4b3f      	ldr	r3, [pc, #252]	; (8005198 <HAL_RCC_OscConfig+0xf78>)
 800509a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800509c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80050a0:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80050a4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80050a8:	6011      	str	r1, [r2, #0]
 80050aa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80050ae:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80050b2:	6812      	ldr	r2, [r2, #0]
 80050b4:	fa92 f1a2 	rbit	r1, r2
 80050b8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80050bc:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80050c0:	6011      	str	r1, [r2, #0]
  return result;
 80050c2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80050c6:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80050ca:	6812      	ldr	r2, [r2, #0]
 80050cc:	fab2 f282 	clz	r2, r2
 80050d0:	b2d2      	uxtb	r2, r2
 80050d2:	f042 0220 	orr.w	r2, r2, #32
 80050d6:	b2d2      	uxtb	r2, r2
 80050d8:	f002 021f 	and.w	r2, r2, #31
 80050dc:	2101      	movs	r1, #1
 80050de:	fa01 f202 	lsl.w	r2, r1, r2
 80050e2:	4013      	ands	r3, r2
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d082      	beq.n	8004fee <HAL_RCC_OscConfig+0xdce>
 80050e8:	e0cf      	b.n	800528a <HAL_RCC_OscConfig+0x106a>
 80050ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050ee:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80050f2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80050f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050fc:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	fa93 f2a3 	rbit	r2, r3
 8005106:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800510a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800510e:	601a      	str	r2, [r3, #0]
  return result;
 8005110:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005114:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005118:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800511a:	fab3 f383 	clz	r3, r3
 800511e:	b2db      	uxtb	r3, r3
 8005120:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005124:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	461a      	mov	r2, r3
 800512c:	2300      	movs	r3, #0
 800512e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005130:	f7fd f8d2 	bl	80022d8 <HAL_GetTick>
 8005134:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005138:	e009      	b.n	800514e <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800513a:	f7fd f8cd 	bl	80022d8 <HAL_GetTick>
 800513e:	4602      	mov	r2, r0
 8005140:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	2b02      	cmp	r3, #2
 8005148:	d901      	bls.n	800514e <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e09e      	b.n	800528c <HAL_RCC_OscConfig+0x106c>
 800514e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005152:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005156:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800515a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800515c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005160:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	fa93 f2a3 	rbit	r2, r3
 800516a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800516e:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005172:	601a      	str	r2, [r3, #0]
  return result;
 8005174:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005178:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800517c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800517e:	fab3 f383 	clz	r3, r3
 8005182:	b2db      	uxtb	r3, r3
 8005184:	095b      	lsrs	r3, r3, #5
 8005186:	b2db      	uxtb	r3, r3
 8005188:	f043 0301 	orr.w	r3, r3, #1
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b01      	cmp	r3, #1
 8005190:	d104      	bne.n	800519c <HAL_RCC_OscConfig+0xf7c>
 8005192:	4b01      	ldr	r3, [pc, #4]	; (8005198 <HAL_RCC_OscConfig+0xf78>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	e029      	b.n	80051ec <HAL_RCC_OscConfig+0xfcc>
 8005198:	40021000 	.word	0x40021000
 800519c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051a0:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80051a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80051a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051ae:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	fa93 f2a3 	rbit	r2, r3
 80051b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051bc:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80051c0:	601a      	str	r2, [r3, #0]
 80051c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051c6:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80051ca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80051ce:	601a      	str	r2, [r3, #0]
 80051d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051d4:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	fa93 f2a3 	rbit	r2, r3
 80051de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80051e2:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80051e6:	601a      	str	r2, [r3, #0]
 80051e8:	4b2b      	ldr	r3, [pc, #172]	; (8005298 <HAL_RCC_OscConfig+0x1078>)
 80051ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ec:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80051f0:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80051f4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80051f8:	6011      	str	r1, [r2, #0]
 80051fa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80051fe:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005202:	6812      	ldr	r2, [r2, #0]
 8005204:	fa92 f1a2 	rbit	r1, r2
 8005208:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800520c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005210:	6011      	str	r1, [r2, #0]
  return result;
 8005212:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005216:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800521a:	6812      	ldr	r2, [r2, #0]
 800521c:	fab2 f282 	clz	r2, r2
 8005220:	b2d2      	uxtb	r2, r2
 8005222:	f042 0220 	orr.w	r2, r2, #32
 8005226:	b2d2      	uxtb	r2, r2
 8005228:	f002 021f 	and.w	r2, r2, #31
 800522c:	2101      	movs	r1, #1
 800522e:	fa01 f202 	lsl.w	r2, r1, r2
 8005232:	4013      	ands	r3, r2
 8005234:	2b00      	cmp	r3, #0
 8005236:	d180      	bne.n	800513a <HAL_RCC_OscConfig+0xf1a>
 8005238:	e027      	b.n	800528a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800523a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800523e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	69db      	ldr	r3, [r3, #28]
 8005246:	2b01      	cmp	r3, #1
 8005248:	d101      	bne.n	800524e <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e01e      	b.n	800528c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800524e:	4b12      	ldr	r3, [pc, #72]	; (8005298 <HAL_RCC_OscConfig+0x1078>)
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005256:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800525a:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800525e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005262:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	6a1b      	ldr	r3, [r3, #32]
 800526a:	429a      	cmp	r2, r3
 800526c:	d10b      	bne.n	8005286 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800526e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005272:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005276:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800527a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005282:	429a      	cmp	r2, r3
 8005284:	d001      	beq.n	800528a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e000      	b.n	800528c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800528a:	2300      	movs	r3, #0
}
 800528c:	4618      	mov	r0, r3
 800528e:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
 8005296:	bf00      	nop
 8005298:	40021000 	.word	0x40021000

0800529c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b09e      	sub	sp, #120	; 0x78
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80052a6:	2300      	movs	r3, #0
 80052a8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d101      	bne.n	80052b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	e162      	b.n	800557a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80052b4:	4b90      	ldr	r3, [pc, #576]	; (80054f8 <HAL_RCC_ClockConfig+0x25c>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f003 0307 	and.w	r3, r3, #7
 80052bc:	683a      	ldr	r2, [r7, #0]
 80052be:	429a      	cmp	r2, r3
 80052c0:	d910      	bls.n	80052e4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052c2:	4b8d      	ldr	r3, [pc, #564]	; (80054f8 <HAL_RCC_ClockConfig+0x25c>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f023 0207 	bic.w	r2, r3, #7
 80052ca:	498b      	ldr	r1, [pc, #556]	; (80054f8 <HAL_RCC_ClockConfig+0x25c>)
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052d2:	4b89      	ldr	r3, [pc, #548]	; (80054f8 <HAL_RCC_ClockConfig+0x25c>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 0307 	and.w	r3, r3, #7
 80052da:	683a      	ldr	r2, [r7, #0]
 80052dc:	429a      	cmp	r2, r3
 80052de:	d001      	beq.n	80052e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e14a      	b.n	800557a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f003 0302 	and.w	r3, r3, #2
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d008      	beq.n	8005302 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052f0:	4b82      	ldr	r3, [pc, #520]	; (80054fc <HAL_RCC_ClockConfig+0x260>)
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	497f      	ldr	r1, [pc, #508]	; (80054fc <HAL_RCC_ClockConfig+0x260>)
 80052fe:	4313      	orrs	r3, r2
 8005300:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f003 0301 	and.w	r3, r3, #1
 800530a:	2b00      	cmp	r3, #0
 800530c:	f000 80dc 	beq.w	80054c8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	2b01      	cmp	r3, #1
 8005316:	d13c      	bne.n	8005392 <HAL_RCC_ClockConfig+0xf6>
 8005318:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800531c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800531e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005320:	fa93 f3a3 	rbit	r3, r3
 8005324:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005326:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005328:	fab3 f383 	clz	r3, r3
 800532c:	b2db      	uxtb	r3, r3
 800532e:	095b      	lsrs	r3, r3, #5
 8005330:	b2db      	uxtb	r3, r3
 8005332:	f043 0301 	orr.w	r3, r3, #1
 8005336:	b2db      	uxtb	r3, r3
 8005338:	2b01      	cmp	r3, #1
 800533a:	d102      	bne.n	8005342 <HAL_RCC_ClockConfig+0xa6>
 800533c:	4b6f      	ldr	r3, [pc, #444]	; (80054fc <HAL_RCC_ClockConfig+0x260>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	e00f      	b.n	8005362 <HAL_RCC_ClockConfig+0xc6>
 8005342:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005346:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005348:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800534a:	fa93 f3a3 	rbit	r3, r3
 800534e:	667b      	str	r3, [r7, #100]	; 0x64
 8005350:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005354:	663b      	str	r3, [r7, #96]	; 0x60
 8005356:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005358:	fa93 f3a3 	rbit	r3, r3
 800535c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800535e:	4b67      	ldr	r3, [pc, #412]	; (80054fc <HAL_RCC_ClockConfig+0x260>)
 8005360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005362:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005366:	65ba      	str	r2, [r7, #88]	; 0x58
 8005368:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800536a:	fa92 f2a2 	rbit	r2, r2
 800536e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005370:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005372:	fab2 f282 	clz	r2, r2
 8005376:	b2d2      	uxtb	r2, r2
 8005378:	f042 0220 	orr.w	r2, r2, #32
 800537c:	b2d2      	uxtb	r2, r2
 800537e:	f002 021f 	and.w	r2, r2, #31
 8005382:	2101      	movs	r1, #1
 8005384:	fa01 f202 	lsl.w	r2, r1, r2
 8005388:	4013      	ands	r3, r2
 800538a:	2b00      	cmp	r3, #0
 800538c:	d17b      	bne.n	8005486 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e0f3      	b.n	800557a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	2b02      	cmp	r3, #2
 8005398:	d13c      	bne.n	8005414 <HAL_RCC_ClockConfig+0x178>
 800539a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800539e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053a2:	fa93 f3a3 	rbit	r3, r3
 80053a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80053a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053aa:	fab3 f383 	clz	r3, r3
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	095b      	lsrs	r3, r3, #5
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	f043 0301 	orr.w	r3, r3, #1
 80053b8:	b2db      	uxtb	r3, r3
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d102      	bne.n	80053c4 <HAL_RCC_ClockConfig+0x128>
 80053be:	4b4f      	ldr	r3, [pc, #316]	; (80054fc <HAL_RCC_ClockConfig+0x260>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	e00f      	b.n	80053e4 <HAL_RCC_ClockConfig+0x148>
 80053c4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80053c8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053cc:	fa93 f3a3 	rbit	r3, r3
 80053d0:	647b      	str	r3, [r7, #68]	; 0x44
 80053d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80053d6:	643b      	str	r3, [r7, #64]	; 0x40
 80053d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053da:	fa93 f3a3 	rbit	r3, r3
 80053de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80053e0:	4b46      	ldr	r3, [pc, #280]	; (80054fc <HAL_RCC_ClockConfig+0x260>)
 80053e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80053e8:	63ba      	str	r2, [r7, #56]	; 0x38
 80053ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80053ec:	fa92 f2a2 	rbit	r2, r2
 80053f0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80053f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80053f4:	fab2 f282 	clz	r2, r2
 80053f8:	b2d2      	uxtb	r2, r2
 80053fa:	f042 0220 	orr.w	r2, r2, #32
 80053fe:	b2d2      	uxtb	r2, r2
 8005400:	f002 021f 	and.w	r2, r2, #31
 8005404:	2101      	movs	r1, #1
 8005406:	fa01 f202 	lsl.w	r2, r1, r2
 800540a:	4013      	ands	r3, r2
 800540c:	2b00      	cmp	r3, #0
 800540e:	d13a      	bne.n	8005486 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	e0b2      	b.n	800557a <HAL_RCC_ClockConfig+0x2de>
 8005414:	2302      	movs	r3, #2
 8005416:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800541a:	fa93 f3a3 	rbit	r3, r3
 800541e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005422:	fab3 f383 	clz	r3, r3
 8005426:	b2db      	uxtb	r3, r3
 8005428:	095b      	lsrs	r3, r3, #5
 800542a:	b2db      	uxtb	r3, r3
 800542c:	f043 0301 	orr.w	r3, r3, #1
 8005430:	b2db      	uxtb	r3, r3
 8005432:	2b01      	cmp	r3, #1
 8005434:	d102      	bne.n	800543c <HAL_RCC_ClockConfig+0x1a0>
 8005436:	4b31      	ldr	r3, [pc, #196]	; (80054fc <HAL_RCC_ClockConfig+0x260>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	e00d      	b.n	8005458 <HAL_RCC_ClockConfig+0x1bc>
 800543c:	2302      	movs	r3, #2
 800543e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005442:	fa93 f3a3 	rbit	r3, r3
 8005446:	627b      	str	r3, [r7, #36]	; 0x24
 8005448:	2302      	movs	r3, #2
 800544a:	623b      	str	r3, [r7, #32]
 800544c:	6a3b      	ldr	r3, [r7, #32]
 800544e:	fa93 f3a3 	rbit	r3, r3
 8005452:	61fb      	str	r3, [r7, #28]
 8005454:	4b29      	ldr	r3, [pc, #164]	; (80054fc <HAL_RCC_ClockConfig+0x260>)
 8005456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005458:	2202      	movs	r2, #2
 800545a:	61ba      	str	r2, [r7, #24]
 800545c:	69ba      	ldr	r2, [r7, #24]
 800545e:	fa92 f2a2 	rbit	r2, r2
 8005462:	617a      	str	r2, [r7, #20]
  return result;
 8005464:	697a      	ldr	r2, [r7, #20]
 8005466:	fab2 f282 	clz	r2, r2
 800546a:	b2d2      	uxtb	r2, r2
 800546c:	f042 0220 	orr.w	r2, r2, #32
 8005470:	b2d2      	uxtb	r2, r2
 8005472:	f002 021f 	and.w	r2, r2, #31
 8005476:	2101      	movs	r1, #1
 8005478:	fa01 f202 	lsl.w	r2, r1, r2
 800547c:	4013      	ands	r3, r2
 800547e:	2b00      	cmp	r3, #0
 8005480:	d101      	bne.n	8005486 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e079      	b.n	800557a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005486:	4b1d      	ldr	r3, [pc, #116]	; (80054fc <HAL_RCC_ClockConfig+0x260>)
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	f023 0203 	bic.w	r2, r3, #3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	491a      	ldr	r1, [pc, #104]	; (80054fc <HAL_RCC_ClockConfig+0x260>)
 8005494:	4313      	orrs	r3, r2
 8005496:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005498:	f7fc ff1e 	bl	80022d8 <HAL_GetTick>
 800549c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800549e:	e00a      	b.n	80054b6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80054a0:	f7fc ff1a 	bl	80022d8 <HAL_GetTick>
 80054a4:	4602      	mov	r2, r0
 80054a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80054a8:	1ad3      	subs	r3, r2, r3
 80054aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d901      	bls.n	80054b6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80054b2:	2303      	movs	r3, #3
 80054b4:	e061      	b.n	800557a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80054b6:	4b11      	ldr	r3, [pc, #68]	; (80054fc <HAL_RCC_ClockConfig+0x260>)
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	f003 020c 	and.w	r2, r3, #12
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d1eb      	bne.n	80054a0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80054c8:	4b0b      	ldr	r3, [pc, #44]	; (80054f8 <HAL_RCC_ClockConfig+0x25c>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 0307 	and.w	r3, r3, #7
 80054d0:	683a      	ldr	r2, [r7, #0]
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d214      	bcs.n	8005500 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054d6:	4b08      	ldr	r3, [pc, #32]	; (80054f8 <HAL_RCC_ClockConfig+0x25c>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f023 0207 	bic.w	r2, r3, #7
 80054de:	4906      	ldr	r1, [pc, #24]	; (80054f8 <HAL_RCC_ClockConfig+0x25c>)
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054e6:	4b04      	ldr	r3, [pc, #16]	; (80054f8 <HAL_RCC_ClockConfig+0x25c>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0307 	and.w	r3, r3, #7
 80054ee:	683a      	ldr	r2, [r7, #0]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d005      	beq.n	8005500 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e040      	b.n	800557a <HAL_RCC_ClockConfig+0x2de>
 80054f8:	40022000 	.word	0x40022000
 80054fc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0304 	and.w	r3, r3, #4
 8005508:	2b00      	cmp	r3, #0
 800550a:	d008      	beq.n	800551e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800550c:	4b1d      	ldr	r3, [pc, #116]	; (8005584 <HAL_RCC_ClockConfig+0x2e8>)
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	491a      	ldr	r1, [pc, #104]	; (8005584 <HAL_RCC_ClockConfig+0x2e8>)
 800551a:	4313      	orrs	r3, r2
 800551c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f003 0308 	and.w	r3, r3, #8
 8005526:	2b00      	cmp	r3, #0
 8005528:	d009      	beq.n	800553e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800552a:	4b16      	ldr	r3, [pc, #88]	; (8005584 <HAL_RCC_ClockConfig+0x2e8>)
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	00db      	lsls	r3, r3, #3
 8005538:	4912      	ldr	r1, [pc, #72]	; (8005584 <HAL_RCC_ClockConfig+0x2e8>)
 800553a:	4313      	orrs	r3, r2
 800553c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800553e:	f000 f829 	bl	8005594 <HAL_RCC_GetSysClockFreq>
 8005542:	4601      	mov	r1, r0
 8005544:	4b0f      	ldr	r3, [pc, #60]	; (8005584 <HAL_RCC_ClockConfig+0x2e8>)
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800554c:	22f0      	movs	r2, #240	; 0xf0
 800554e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005550:	693a      	ldr	r2, [r7, #16]
 8005552:	fa92 f2a2 	rbit	r2, r2
 8005556:	60fa      	str	r2, [r7, #12]
  return result;
 8005558:	68fa      	ldr	r2, [r7, #12]
 800555a:	fab2 f282 	clz	r2, r2
 800555e:	b2d2      	uxtb	r2, r2
 8005560:	40d3      	lsrs	r3, r2
 8005562:	4a09      	ldr	r2, [pc, #36]	; (8005588 <HAL_RCC_ClockConfig+0x2ec>)
 8005564:	5cd3      	ldrb	r3, [r2, r3]
 8005566:	fa21 f303 	lsr.w	r3, r1, r3
 800556a:	4a08      	ldr	r2, [pc, #32]	; (800558c <HAL_RCC_ClockConfig+0x2f0>)
 800556c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800556e:	4b08      	ldr	r3, [pc, #32]	; (8005590 <HAL_RCC_ClockConfig+0x2f4>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4618      	mov	r0, r3
 8005574:	f7fc fe6c 	bl	8002250 <HAL_InitTick>
  
  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	3778      	adds	r7, #120	; 0x78
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	40021000 	.word	0x40021000
 8005588:	0800b8f0 	.word	0x0800b8f0
 800558c:	20000360 	.word	0x20000360
 8005590:	20000364 	.word	0x20000364

08005594 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005594:	b480      	push	{r7}
 8005596:	b08b      	sub	sp, #44	; 0x2c
 8005598:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800559a:	2300      	movs	r3, #0
 800559c:	61fb      	str	r3, [r7, #28]
 800559e:	2300      	movs	r3, #0
 80055a0:	61bb      	str	r3, [r7, #24]
 80055a2:	2300      	movs	r3, #0
 80055a4:	627b      	str	r3, [r7, #36]	; 0x24
 80055a6:	2300      	movs	r3, #0
 80055a8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80055aa:	2300      	movs	r3, #0
 80055ac:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80055ae:	4b29      	ldr	r3, [pc, #164]	; (8005654 <HAL_RCC_GetSysClockFreq+0xc0>)
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	f003 030c 	and.w	r3, r3, #12
 80055ba:	2b04      	cmp	r3, #4
 80055bc:	d002      	beq.n	80055c4 <HAL_RCC_GetSysClockFreq+0x30>
 80055be:	2b08      	cmp	r3, #8
 80055c0:	d003      	beq.n	80055ca <HAL_RCC_GetSysClockFreq+0x36>
 80055c2:	e03c      	b.n	800563e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80055c4:	4b24      	ldr	r3, [pc, #144]	; (8005658 <HAL_RCC_GetSysClockFreq+0xc4>)
 80055c6:	623b      	str	r3, [r7, #32]
      break;
 80055c8:	e03c      	b.n	8005644 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80055ca:	69fb      	ldr	r3, [r7, #28]
 80055cc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80055d0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80055d4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055d6:	68ba      	ldr	r2, [r7, #8]
 80055d8:	fa92 f2a2 	rbit	r2, r2
 80055dc:	607a      	str	r2, [r7, #4]
  return result;
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	fab2 f282 	clz	r2, r2
 80055e4:	b2d2      	uxtb	r2, r2
 80055e6:	40d3      	lsrs	r3, r2
 80055e8:	4a1c      	ldr	r2, [pc, #112]	; (800565c <HAL_RCC_GetSysClockFreq+0xc8>)
 80055ea:	5cd3      	ldrb	r3, [r2, r3]
 80055ec:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80055ee:	4b19      	ldr	r3, [pc, #100]	; (8005654 <HAL_RCC_GetSysClockFreq+0xc0>)
 80055f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055f2:	f003 030f 	and.w	r3, r3, #15
 80055f6:	220f      	movs	r2, #15
 80055f8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055fa:	693a      	ldr	r2, [r7, #16]
 80055fc:	fa92 f2a2 	rbit	r2, r2
 8005600:	60fa      	str	r2, [r7, #12]
  return result;
 8005602:	68fa      	ldr	r2, [r7, #12]
 8005604:	fab2 f282 	clz	r2, r2
 8005608:	b2d2      	uxtb	r2, r2
 800560a:	40d3      	lsrs	r3, r2
 800560c:	4a14      	ldr	r2, [pc, #80]	; (8005660 <HAL_RCC_GetSysClockFreq+0xcc>)
 800560e:	5cd3      	ldrb	r3, [r2, r3]
 8005610:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005612:	69fb      	ldr	r3, [r7, #28]
 8005614:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005618:	2b00      	cmp	r3, #0
 800561a:	d008      	beq.n	800562e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800561c:	4a0e      	ldr	r2, [pc, #56]	; (8005658 <HAL_RCC_GetSysClockFreq+0xc4>)
 800561e:	69bb      	ldr	r3, [r7, #24]
 8005620:	fbb2 f2f3 	udiv	r2, r2, r3
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	fb02 f303 	mul.w	r3, r2, r3
 800562a:	627b      	str	r3, [r7, #36]	; 0x24
 800562c:	e004      	b.n	8005638 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	4a0c      	ldr	r2, [pc, #48]	; (8005664 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005632:	fb02 f303 	mul.w	r3, r2, r3
 8005636:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8005638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800563a:	623b      	str	r3, [r7, #32]
      break;
 800563c:	e002      	b.n	8005644 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800563e:	4b06      	ldr	r3, [pc, #24]	; (8005658 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005640:	623b      	str	r3, [r7, #32]
      break;
 8005642:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005644:	6a3b      	ldr	r3, [r7, #32]
}
 8005646:	4618      	mov	r0, r3
 8005648:	372c      	adds	r7, #44	; 0x2c
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr
 8005652:	bf00      	nop
 8005654:	40021000 	.word	0x40021000
 8005658:	007a1200 	.word	0x007a1200
 800565c:	0800b908 	.word	0x0800b908
 8005660:	0800b918 	.word	0x0800b918
 8005664:	003d0900 	.word	0x003d0900

08005668 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005668:	b480      	push	{r7}
 800566a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800566c:	4b03      	ldr	r3, [pc, #12]	; (800567c <HAL_RCC_GetHCLKFreq+0x14>)
 800566e:	681b      	ldr	r3, [r3, #0]
}
 8005670:	4618      	mov	r0, r3
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr
 800567a:	bf00      	nop
 800567c:	20000360 	.word	0x20000360

08005680 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b082      	sub	sp, #8
 8005684:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005686:	f7ff ffef 	bl	8005668 <HAL_RCC_GetHCLKFreq>
 800568a:	4601      	mov	r1, r0
 800568c:	4b0b      	ldr	r3, [pc, #44]	; (80056bc <HAL_RCC_GetPCLK1Freq+0x3c>)
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005694:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005698:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800569a:	687a      	ldr	r2, [r7, #4]
 800569c:	fa92 f2a2 	rbit	r2, r2
 80056a0:	603a      	str	r2, [r7, #0]
  return result;
 80056a2:	683a      	ldr	r2, [r7, #0]
 80056a4:	fab2 f282 	clz	r2, r2
 80056a8:	b2d2      	uxtb	r2, r2
 80056aa:	40d3      	lsrs	r3, r2
 80056ac:	4a04      	ldr	r2, [pc, #16]	; (80056c0 <HAL_RCC_GetPCLK1Freq+0x40>)
 80056ae:	5cd3      	ldrb	r3, [r2, r3]
 80056b0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80056b4:	4618      	mov	r0, r3
 80056b6:	3708      	adds	r7, #8
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}
 80056bc:	40021000 	.word	0x40021000
 80056c0:	0800b900 	.word	0x0800b900

080056c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b082      	sub	sp, #8
 80056c8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80056ca:	f7ff ffcd 	bl	8005668 <HAL_RCC_GetHCLKFreq>
 80056ce:	4601      	mov	r1, r0
 80056d0:	4b0b      	ldr	r3, [pc, #44]	; (8005700 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80056d8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80056dc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056de:	687a      	ldr	r2, [r7, #4]
 80056e0:	fa92 f2a2 	rbit	r2, r2
 80056e4:	603a      	str	r2, [r7, #0]
  return result;
 80056e6:	683a      	ldr	r2, [r7, #0]
 80056e8:	fab2 f282 	clz	r2, r2
 80056ec:	b2d2      	uxtb	r2, r2
 80056ee:	40d3      	lsrs	r3, r2
 80056f0:	4a04      	ldr	r2, [pc, #16]	; (8005704 <HAL_RCC_GetPCLK2Freq+0x40>)
 80056f2:	5cd3      	ldrb	r3, [r2, r3]
 80056f4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80056f8:	4618      	mov	r0, r3
 80056fa:	3708      	adds	r7, #8
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}
 8005700:	40021000 	.word	0x40021000
 8005704:	0800b900 	.word	0x0800b900

08005708 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b092      	sub	sp, #72	; 0x48
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005710:	2300      	movs	r3, #0
 8005712:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8005714:	2300      	movs	r3, #0
 8005716:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8005718:	2300      	movs	r3, #0
 800571a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005726:	2b00      	cmp	r3, #0
 8005728:	f000 80d4 	beq.w	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800572c:	4b4e      	ldr	r3, [pc, #312]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800572e:	69db      	ldr	r3, [r3, #28]
 8005730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005734:	2b00      	cmp	r3, #0
 8005736:	d10e      	bne.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005738:	4b4b      	ldr	r3, [pc, #300]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800573a:	69db      	ldr	r3, [r3, #28]
 800573c:	4a4a      	ldr	r2, [pc, #296]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800573e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005742:	61d3      	str	r3, [r2, #28]
 8005744:	4b48      	ldr	r3, [pc, #288]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005746:	69db      	ldr	r3, [r3, #28]
 8005748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800574c:	60bb      	str	r3, [r7, #8]
 800574e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005750:	2301      	movs	r3, #1
 8005752:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005756:	4b45      	ldr	r3, [pc, #276]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800575e:	2b00      	cmp	r3, #0
 8005760:	d118      	bne.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005762:	4b42      	ldr	r3, [pc, #264]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a41      	ldr	r2, [pc, #260]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005768:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800576c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800576e:	f7fc fdb3 	bl	80022d8 <HAL_GetTick>
 8005772:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005774:	e008      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005776:	f7fc fdaf 	bl	80022d8 <HAL_GetTick>
 800577a:	4602      	mov	r2, r0
 800577c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800577e:	1ad3      	subs	r3, r2, r3
 8005780:	2b64      	cmp	r3, #100	; 0x64
 8005782:	d901      	bls.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005784:	2303      	movs	r3, #3
 8005786:	e14b      	b.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005788:	4b38      	ldr	r3, [pc, #224]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005790:	2b00      	cmp	r3, #0
 8005792:	d0f0      	beq.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005794:	4b34      	ldr	r3, [pc, #208]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005796:	6a1b      	ldr	r3, [r3, #32]
 8005798:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800579c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800579e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	f000 8084 	beq.w	80058ae <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057ae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d07c      	beq.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80057b4:	4b2c      	ldr	r3, [pc, #176]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80057b6:	6a1b      	ldr	r3, [r3, #32]
 80057b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80057be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80057c2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c6:	fa93 f3a3 	rbit	r3, r3
 80057ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80057cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80057ce:	fab3 f383 	clz	r3, r3
 80057d2:	b2db      	uxtb	r3, r3
 80057d4:	461a      	mov	r2, r3
 80057d6:	4b26      	ldr	r3, [pc, #152]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80057d8:	4413      	add	r3, r2
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	461a      	mov	r2, r3
 80057de:	2301      	movs	r3, #1
 80057e0:	6013      	str	r3, [r2, #0]
 80057e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80057e6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ea:	fa93 f3a3 	rbit	r3, r3
 80057ee:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80057f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80057f2:	fab3 f383 	clz	r3, r3
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	461a      	mov	r2, r3
 80057fa:	4b1d      	ldr	r3, [pc, #116]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80057fc:	4413      	add	r3, r2
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	461a      	mov	r2, r3
 8005802:	2300      	movs	r3, #0
 8005804:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005806:	4a18      	ldr	r2, [pc, #96]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005808:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800580a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800580c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800580e:	f003 0301 	and.w	r3, r3, #1
 8005812:	2b00      	cmp	r3, #0
 8005814:	d04b      	beq.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005816:	f7fc fd5f 	bl	80022d8 <HAL_GetTick>
 800581a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800581c:	e00a      	b.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800581e:	f7fc fd5b 	bl	80022d8 <HAL_GetTick>
 8005822:	4602      	mov	r2, r0
 8005824:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	f241 3288 	movw	r2, #5000	; 0x1388
 800582c:	4293      	cmp	r3, r2
 800582e:	d901      	bls.n	8005834 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005830:	2303      	movs	r3, #3
 8005832:	e0f5      	b.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8005834:	2302      	movs	r3, #2
 8005836:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800583a:	fa93 f3a3 	rbit	r3, r3
 800583e:	627b      	str	r3, [r7, #36]	; 0x24
 8005840:	2302      	movs	r3, #2
 8005842:	623b      	str	r3, [r7, #32]
 8005844:	6a3b      	ldr	r3, [r7, #32]
 8005846:	fa93 f3a3 	rbit	r3, r3
 800584a:	61fb      	str	r3, [r7, #28]
  return result;
 800584c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800584e:	fab3 f383 	clz	r3, r3
 8005852:	b2db      	uxtb	r3, r3
 8005854:	095b      	lsrs	r3, r3, #5
 8005856:	b2db      	uxtb	r3, r3
 8005858:	f043 0302 	orr.w	r3, r3, #2
 800585c:	b2db      	uxtb	r3, r3
 800585e:	2b02      	cmp	r3, #2
 8005860:	d108      	bne.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005862:	4b01      	ldr	r3, [pc, #4]	; (8005868 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005864:	6a1b      	ldr	r3, [r3, #32]
 8005866:	e00d      	b.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005868:	40021000 	.word	0x40021000
 800586c:	40007000 	.word	0x40007000
 8005870:	10908100 	.word	0x10908100
 8005874:	2302      	movs	r3, #2
 8005876:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005878:	69bb      	ldr	r3, [r7, #24]
 800587a:	fa93 f3a3 	rbit	r3, r3
 800587e:	617b      	str	r3, [r7, #20]
 8005880:	4b69      	ldr	r3, [pc, #420]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005884:	2202      	movs	r2, #2
 8005886:	613a      	str	r2, [r7, #16]
 8005888:	693a      	ldr	r2, [r7, #16]
 800588a:	fa92 f2a2 	rbit	r2, r2
 800588e:	60fa      	str	r2, [r7, #12]
  return result;
 8005890:	68fa      	ldr	r2, [r7, #12]
 8005892:	fab2 f282 	clz	r2, r2
 8005896:	b2d2      	uxtb	r2, r2
 8005898:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800589c:	b2d2      	uxtb	r2, r2
 800589e:	f002 021f 	and.w	r2, r2, #31
 80058a2:	2101      	movs	r1, #1
 80058a4:	fa01 f202 	lsl.w	r2, r1, r2
 80058a8:	4013      	ands	r3, r2
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d0b7      	beq.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80058ae:	4b5e      	ldr	r3, [pc, #376]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80058b0:	6a1b      	ldr	r3, [r3, #32]
 80058b2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	495b      	ldr	r1, [pc, #364]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80058bc:	4313      	orrs	r3, r2
 80058be:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80058c0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	d105      	bne.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058c8:	4b57      	ldr	r3, [pc, #348]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80058ca:	69db      	ldr	r3, [r3, #28]
 80058cc:	4a56      	ldr	r2, [pc, #344]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80058ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058d2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f003 0301 	and.w	r3, r3, #1
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d008      	beq.n	80058f2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80058e0:	4b51      	ldr	r3, [pc, #324]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80058e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058e4:	f023 0203 	bic.w	r2, r3, #3
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	494e      	ldr	r1, [pc, #312]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80058ee:	4313      	orrs	r3, r2
 80058f0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 0320 	and.w	r3, r3, #32
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d008      	beq.n	8005910 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80058fe:	4b4a      	ldr	r3, [pc, #296]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005902:	f023 0210 	bic.w	r2, r3, #16
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	4947      	ldr	r1, [pc, #284]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800590c:	4313      	orrs	r3, r2
 800590e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005918:	2b00      	cmp	r3, #0
 800591a:	d008      	beq.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800591c:	4b42      	ldr	r3, [pc, #264]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005928:	493f      	ldr	r1, [pc, #252]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800592a:	4313      	orrs	r3, r2
 800592c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005936:	2b00      	cmp	r3, #0
 8005938:	d008      	beq.n	800594c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800593a:	4b3b      	ldr	r3, [pc, #236]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800593c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800593e:	f023 0220 	bic.w	r2, r3, #32
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	691b      	ldr	r3, [r3, #16]
 8005946:	4938      	ldr	r1, [pc, #224]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005948:	4313      	orrs	r3, r2
 800594a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005954:	2b00      	cmp	r3, #0
 8005956:	d008      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005958:	4b33      	ldr	r3, [pc, #204]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 800595a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800595c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	695b      	ldr	r3, [r3, #20]
 8005964:	4930      	ldr	r1, [pc, #192]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005966:	4313      	orrs	r3, r2
 8005968:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005972:	2b00      	cmp	r3, #0
 8005974:	d008      	beq.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005976:	4b2c      	ldr	r3, [pc, #176]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	69db      	ldr	r3, [r3, #28]
 8005982:	4929      	ldr	r1, [pc, #164]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005984:	4313      	orrs	r3, r2
 8005986:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005990:	2b00      	cmp	r3, #0
 8005992:	d008      	beq.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8005994:	4b24      	ldr	r3, [pc, #144]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005998:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	699b      	ldr	r3, [r3, #24]
 80059a0:	4921      	ldr	r1, [pc, #132]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80059a2:	4313      	orrs	r3, r2
 80059a4:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d008      	beq.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80059b2:	4b1d      	ldr	r3, [pc, #116]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80059b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a1b      	ldr	r3, [r3, #32]
 80059be:	491a      	ldr	r1, [pc, #104]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80059c0:	4313      	orrs	r3, r2
 80059c2:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d008      	beq.n	80059e2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80059d0:	4b15      	ldr	r3, [pc, #84]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80059d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059d4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059dc:	4912      	ldr	r1, [pc, #72]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80059de:	4313      	orrs	r3, r2
 80059e0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d008      	beq.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80059ee:	4b0e      	ldr	r3, [pc, #56]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80059f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059f2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059fa:	490b      	ldr	r1, [pc, #44]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80059fc:	4313      	orrs	r3, r2
 80059fe:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d008      	beq.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005a0c:	4b06      	ldr	r3, [pc, #24]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a10:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a18:	4903      	ldr	r1, [pc, #12]	; (8005a28 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005a1e:	2300      	movs	r3, #0
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	3748      	adds	r7, #72	; 0x48
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	40021000 	.word	0x40021000

08005a2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b082      	sub	sp, #8
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d101      	bne.n	8005a3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e049      	b.n	8005ad2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d106      	bne.n	8005a58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f7fc f9f2 	bl	8001e3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2202      	movs	r2, #2
 8005a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	3304      	adds	r3, #4
 8005a68:	4619      	mov	r1, r3
 8005a6a:	4610      	mov	r0, r2
 8005a6c:	f000 fd26 	bl	80064bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2201      	movs	r2, #1
 8005a94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2201      	movs	r2, #1
 8005aa4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ad0:	2300      	movs	r3, #0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3708      	adds	r7, #8
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
	...

08005adc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b085      	sub	sp, #20
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	2b01      	cmp	r3, #1
 8005aee:	d001      	beq.n	8005af4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005af0:	2301      	movs	r3, #1
 8005af2:	e03b      	b.n	8005b6c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2202      	movs	r2, #2
 8005af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	68da      	ldr	r2, [r3, #12]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f042 0201 	orr.w	r2, r2, #1
 8005b0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a19      	ldr	r2, [pc, #100]	; (8005b78 <HAL_TIM_Base_Start_IT+0x9c>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d009      	beq.n	8005b2a <HAL_TIM_Base_Start_IT+0x4e>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b1e:	d004      	beq.n	8005b2a <HAL_TIM_Base_Start_IT+0x4e>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a15      	ldr	r2, [pc, #84]	; (8005b7c <HAL_TIM_Base_Start_IT+0xa0>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d115      	bne.n	8005b56 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	689a      	ldr	r2, [r3, #8]
 8005b30:	4b13      	ldr	r3, [pc, #76]	; (8005b80 <HAL_TIM_Base_Start_IT+0xa4>)
 8005b32:	4013      	ands	r3, r2
 8005b34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2b06      	cmp	r3, #6
 8005b3a:	d015      	beq.n	8005b68 <HAL_TIM_Base_Start_IT+0x8c>
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b42:	d011      	beq.n	8005b68 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f042 0201 	orr.w	r2, r2, #1
 8005b52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b54:	e008      	b.n	8005b68 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f042 0201 	orr.w	r2, r2, #1
 8005b64:	601a      	str	r2, [r3, #0]
 8005b66:	e000      	b.n	8005b6a <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b68:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005b6a:	2300      	movs	r3, #0
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3714      	adds	r7, #20
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr
 8005b78:	40012c00 	.word	0x40012c00
 8005b7c:	40014000 	.word	0x40014000
 8005b80:	00010007 	.word	0x00010007

08005b84 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b083      	sub	sp, #12
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68da      	ldr	r2, [r3, #12]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f022 0201 	bic.w	r2, r2, #1
 8005b9a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	6a1a      	ldr	r2, [r3, #32]
 8005ba2:	f241 1311 	movw	r3, #4369	; 0x1111
 8005ba6:	4013      	ands	r3, r2
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d10f      	bne.n	8005bcc <HAL_TIM_Base_Stop_IT+0x48>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	6a1a      	ldr	r2, [r3, #32]
 8005bb2:	f240 4344 	movw	r3, #1092	; 0x444
 8005bb6:	4013      	ands	r3, r2
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d107      	bne.n	8005bcc <HAL_TIM_Base_Stop_IT+0x48>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f022 0201 	bic.w	r2, r2, #1
 8005bca:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005bd4:	2300      	movs	r3, #0
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	370c      	adds	r7, #12
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr

08005be2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005be2:	b580      	push	{r7, lr}
 8005be4:	b082      	sub	sp, #8
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d101      	bne.n	8005bf4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e049      	b.n	8005c88 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d106      	bne.n	8005c0e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f000 f841 	bl	8005c90 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2202      	movs	r2, #2
 8005c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	3304      	adds	r3, #4
 8005c1e:	4619      	mov	r1, r3
 8005c20:	4610      	mov	r0, r2
 8005c22:	f000 fc4b 	bl	80064bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2201      	movs	r2, #1
 8005c2a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2201      	movs	r2, #1
 8005c32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2201      	movs	r2, #1
 8005c42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2201      	movs	r2, #1
 8005c4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2201      	movs	r2, #1
 8005c52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2201      	movs	r2, #1
 8005c5a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2201      	movs	r2, #1
 8005c62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2201      	movs	r2, #1
 8005c6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2201      	movs	r2, #1
 8005c72:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2201      	movs	r2, #1
 8005c7a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2201      	movs	r2, #1
 8005c82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c86:	2300      	movs	r3, #0
}
 8005c88:	4618      	mov	r0, r3
 8005c8a:	3708      	adds	r7, #8
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}

08005c90 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005c98:	bf00      	nop
 8005c9a:	370c      	adds	r7, #12
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr

08005ca4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d109      	bne.n	8005cc8 <HAL_TIM_PWM_Start+0x24>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	bf14      	ite	ne
 8005cc0:	2301      	movne	r3, #1
 8005cc2:	2300      	moveq	r3, #0
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	e03c      	b.n	8005d42 <HAL_TIM_PWM_Start+0x9e>
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	2b04      	cmp	r3, #4
 8005ccc:	d109      	bne.n	8005ce2 <HAL_TIM_PWM_Start+0x3e>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	2b01      	cmp	r3, #1
 8005cd8:	bf14      	ite	ne
 8005cda:	2301      	movne	r3, #1
 8005cdc:	2300      	moveq	r3, #0
 8005cde:	b2db      	uxtb	r3, r3
 8005ce0:	e02f      	b.n	8005d42 <HAL_TIM_PWM_Start+0x9e>
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	2b08      	cmp	r3, #8
 8005ce6:	d109      	bne.n	8005cfc <HAL_TIM_PWM_Start+0x58>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005cee:	b2db      	uxtb	r3, r3
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	bf14      	ite	ne
 8005cf4:	2301      	movne	r3, #1
 8005cf6:	2300      	moveq	r3, #0
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	e022      	b.n	8005d42 <HAL_TIM_PWM_Start+0x9e>
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	2b0c      	cmp	r3, #12
 8005d00:	d109      	bne.n	8005d16 <HAL_TIM_PWM_Start+0x72>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	bf14      	ite	ne
 8005d0e:	2301      	movne	r3, #1
 8005d10:	2300      	moveq	r3, #0
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	e015      	b.n	8005d42 <HAL_TIM_PWM_Start+0x9e>
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	2b10      	cmp	r3, #16
 8005d1a:	d109      	bne.n	8005d30 <HAL_TIM_PWM_Start+0x8c>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	bf14      	ite	ne
 8005d28:	2301      	movne	r3, #1
 8005d2a:	2300      	moveq	r3, #0
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	e008      	b.n	8005d42 <HAL_TIM_PWM_Start+0x9e>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005d36:	b2db      	uxtb	r3, r3
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	bf14      	ite	ne
 8005d3c:	2301      	movne	r3, #1
 8005d3e:	2300      	moveq	r3, #0
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d001      	beq.n	8005d4a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005d46:	2301      	movs	r3, #1
 8005d48:	e083      	b.n	8005e52 <HAL_TIM_PWM_Start+0x1ae>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d104      	bne.n	8005d5a <HAL_TIM_PWM_Start+0xb6>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2202      	movs	r2, #2
 8005d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d58:	e023      	b.n	8005da2 <HAL_TIM_PWM_Start+0xfe>
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	2b04      	cmp	r3, #4
 8005d5e:	d104      	bne.n	8005d6a <HAL_TIM_PWM_Start+0xc6>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2202      	movs	r2, #2
 8005d64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d68:	e01b      	b.n	8005da2 <HAL_TIM_PWM_Start+0xfe>
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	2b08      	cmp	r3, #8
 8005d6e:	d104      	bne.n	8005d7a <HAL_TIM_PWM_Start+0xd6>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2202      	movs	r2, #2
 8005d74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d78:	e013      	b.n	8005da2 <HAL_TIM_PWM_Start+0xfe>
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	2b0c      	cmp	r3, #12
 8005d7e:	d104      	bne.n	8005d8a <HAL_TIM_PWM_Start+0xe6>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2202      	movs	r2, #2
 8005d84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005d88:	e00b      	b.n	8005da2 <HAL_TIM_PWM_Start+0xfe>
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	2b10      	cmp	r3, #16
 8005d8e:	d104      	bne.n	8005d9a <HAL_TIM_PWM_Start+0xf6>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2202      	movs	r2, #2
 8005d94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005d98:	e003      	b.n	8005da2 <HAL_TIM_PWM_Start+0xfe>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2202      	movs	r2, #2
 8005d9e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	2201      	movs	r2, #1
 8005da8:	6839      	ldr	r1, [r7, #0]
 8005daa:	4618      	mov	r0, r3
 8005dac:	f000 ff34 	bl	8006c18 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a29      	ldr	r2, [pc, #164]	; (8005e5c <HAL_TIM_PWM_Start+0x1b8>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d00e      	beq.n	8005dd8 <HAL_TIM_PWM_Start+0x134>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a28      	ldr	r2, [pc, #160]	; (8005e60 <HAL_TIM_PWM_Start+0x1bc>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d009      	beq.n	8005dd8 <HAL_TIM_PWM_Start+0x134>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a26      	ldr	r2, [pc, #152]	; (8005e64 <HAL_TIM_PWM_Start+0x1c0>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d004      	beq.n	8005dd8 <HAL_TIM_PWM_Start+0x134>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a25      	ldr	r2, [pc, #148]	; (8005e68 <HAL_TIM_PWM_Start+0x1c4>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d101      	bne.n	8005ddc <HAL_TIM_PWM_Start+0x138>
 8005dd8:	2301      	movs	r3, #1
 8005dda:	e000      	b.n	8005dde <HAL_TIM_PWM_Start+0x13a>
 8005ddc:	2300      	movs	r3, #0
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d007      	beq.n	8005df2 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005df0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a19      	ldr	r2, [pc, #100]	; (8005e5c <HAL_TIM_PWM_Start+0x1b8>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d009      	beq.n	8005e10 <HAL_TIM_PWM_Start+0x16c>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e04:	d004      	beq.n	8005e10 <HAL_TIM_PWM_Start+0x16c>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a15      	ldr	r2, [pc, #84]	; (8005e60 <HAL_TIM_PWM_Start+0x1bc>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d115      	bne.n	8005e3c <HAL_TIM_PWM_Start+0x198>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	689a      	ldr	r2, [r3, #8]
 8005e16:	4b15      	ldr	r3, [pc, #84]	; (8005e6c <HAL_TIM_PWM_Start+0x1c8>)
 8005e18:	4013      	ands	r3, r2
 8005e1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2b06      	cmp	r3, #6
 8005e20:	d015      	beq.n	8005e4e <HAL_TIM_PWM_Start+0x1aa>
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e28:	d011      	beq.n	8005e4e <HAL_TIM_PWM_Start+0x1aa>
    {
      __HAL_TIM_ENABLE(htim);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	681a      	ldr	r2, [r3, #0]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f042 0201 	orr.w	r2, r2, #1
 8005e38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e3a:	e008      	b.n	8005e4e <HAL_TIM_PWM_Start+0x1aa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f042 0201 	orr.w	r2, r2, #1
 8005e4a:	601a      	str	r2, [r3, #0]
 8005e4c:	e000      	b.n	8005e50 <HAL_TIM_PWM_Start+0x1ac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e4e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005e50:	2300      	movs	r3, #0
}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3710      	adds	r7, #16
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
 8005e5a:	bf00      	nop
 8005e5c:	40012c00 	.word	0x40012c00
 8005e60:	40014000 	.word	0x40014000
 8005e64:	40014400 	.word	0x40014400
 8005e68:	40014800 	.word	0x40014800
 8005e6c:	00010007 	.word	0x00010007

08005e70 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	691b      	ldr	r3, [r3, #16]
 8005e7e:	f003 0302 	and.w	r3, r3, #2
 8005e82:	2b02      	cmp	r3, #2
 8005e84:	d122      	bne.n	8005ecc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	68db      	ldr	r3, [r3, #12]
 8005e8c:	f003 0302 	and.w	r3, r3, #2
 8005e90:	2b02      	cmp	r3, #2
 8005e92:	d11b      	bne.n	8005ecc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f06f 0202 	mvn.w	r2, #2
 8005e9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	699b      	ldr	r3, [r3, #24]
 8005eaa:	f003 0303 	and.w	r3, r3, #3
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d003      	beq.n	8005eba <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005eb2:	6878      	ldr	r0, [r7, #4]
 8005eb4:	f000 fae3 	bl	800647e <HAL_TIM_IC_CaptureCallback>
 8005eb8:	e005      	b.n	8005ec6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	f000 fad5 	bl	800646a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	f000 fae6 	bl	8006492 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	691b      	ldr	r3, [r3, #16]
 8005ed2:	f003 0304 	and.w	r3, r3, #4
 8005ed6:	2b04      	cmp	r3, #4
 8005ed8:	d122      	bne.n	8005f20 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	68db      	ldr	r3, [r3, #12]
 8005ee0:	f003 0304 	and.w	r3, r3, #4
 8005ee4:	2b04      	cmp	r3, #4
 8005ee6:	d11b      	bne.n	8005f20 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f06f 0204 	mvn.w	r2, #4
 8005ef0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	2202      	movs	r2, #2
 8005ef6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	699b      	ldr	r3, [r3, #24]
 8005efe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d003      	beq.n	8005f0e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f000 fab9 	bl	800647e <HAL_TIM_IC_CaptureCallback>
 8005f0c:	e005      	b.n	8005f1a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 faab 	bl	800646a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f14:	6878      	ldr	r0, [r7, #4]
 8005f16:	f000 fabc 	bl	8006492 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	691b      	ldr	r3, [r3, #16]
 8005f26:	f003 0308 	and.w	r3, r3, #8
 8005f2a:	2b08      	cmp	r3, #8
 8005f2c:	d122      	bne.n	8005f74 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	68db      	ldr	r3, [r3, #12]
 8005f34:	f003 0308 	and.w	r3, r3, #8
 8005f38:	2b08      	cmp	r3, #8
 8005f3a:	d11b      	bne.n	8005f74 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f06f 0208 	mvn.w	r2, #8
 8005f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2204      	movs	r2, #4
 8005f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	69db      	ldr	r3, [r3, #28]
 8005f52:	f003 0303 	and.w	r3, r3, #3
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d003      	beq.n	8005f62 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f000 fa8f 	bl	800647e <HAL_TIM_IC_CaptureCallback>
 8005f60:	e005      	b.n	8005f6e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f000 fa81 	bl	800646a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f68:	6878      	ldr	r0, [r7, #4]
 8005f6a:	f000 fa92 	bl	8006492 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2200      	movs	r2, #0
 8005f72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	691b      	ldr	r3, [r3, #16]
 8005f7a:	f003 0310 	and.w	r3, r3, #16
 8005f7e:	2b10      	cmp	r3, #16
 8005f80:	d122      	bne.n	8005fc8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	68db      	ldr	r3, [r3, #12]
 8005f88:	f003 0310 	and.w	r3, r3, #16
 8005f8c:	2b10      	cmp	r3, #16
 8005f8e:	d11b      	bne.n	8005fc8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f06f 0210 	mvn.w	r2, #16
 8005f98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2208      	movs	r2, #8
 8005f9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	69db      	ldr	r3, [r3, #28]
 8005fa6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d003      	beq.n	8005fb6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f000 fa65 	bl	800647e <HAL_TIM_IC_CaptureCallback>
 8005fb4:	e005      	b.n	8005fc2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fb6:	6878      	ldr	r0, [r7, #4]
 8005fb8:	f000 fa57 	bl	800646a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f000 fa68 	bl	8006492 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	691b      	ldr	r3, [r3, #16]
 8005fce:	f003 0301 	and.w	r3, r3, #1
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	d10e      	bne.n	8005ff4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	f003 0301 	and.w	r3, r3, #1
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d107      	bne.n	8005ff4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f06f 0201 	mvn.w	r2, #1
 8005fec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f7fb fa08 	bl	8001404 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	691b      	ldr	r3, [r3, #16]
 8005ffa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ffe:	2b80      	cmp	r3, #128	; 0x80
 8006000:	d10e      	bne.n	8006020 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800600c:	2b80      	cmp	r3, #128	; 0x80
 800600e:	d107      	bne.n	8006020 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006018:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f000 ff0a 	bl	8006e34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	691b      	ldr	r3, [r3, #16]
 8006026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800602a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800602e:	d10e      	bne.n	800604e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	68db      	ldr	r3, [r3, #12]
 8006036:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800603a:	2b80      	cmp	r3, #128	; 0x80
 800603c:	d107      	bne.n	800604e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006046:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006048:	6878      	ldr	r0, [r7, #4]
 800604a:	f000 fefd 	bl	8006e48 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	691b      	ldr	r3, [r3, #16]
 8006054:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006058:	2b40      	cmp	r3, #64	; 0x40
 800605a:	d10e      	bne.n	800607a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	68db      	ldr	r3, [r3, #12]
 8006062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006066:	2b40      	cmp	r3, #64	; 0x40
 8006068:	d107      	bne.n	800607a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006072:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	f000 fa16 	bl	80064a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	691b      	ldr	r3, [r3, #16]
 8006080:	f003 0320 	and.w	r3, r3, #32
 8006084:	2b20      	cmp	r3, #32
 8006086:	d10e      	bne.n	80060a6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	f003 0320 	and.w	r3, r3, #32
 8006092:	2b20      	cmp	r3, #32
 8006094:	d107      	bne.n	80060a6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f06f 0220 	mvn.w	r2, #32
 800609e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80060a0:	6878      	ldr	r0, [r7, #4]
 80060a2:	f000 febd 	bl	8006e20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80060a6:	bf00      	nop
 80060a8:	3708      	adds	r7, #8
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
	...

080060b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	60f8      	str	r0, [r7, #12]
 80060b8:	60b9      	str	r1, [r7, #8]
 80060ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060bc:	2300      	movs	r3, #0
 80060be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060c6:	2b01      	cmp	r3, #1
 80060c8:	d101      	bne.n	80060ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80060ca:	2302      	movs	r3, #2
 80060cc:	e0ff      	b.n	80062ce <HAL_TIM_PWM_ConfigChannel+0x21e>
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2201      	movs	r2, #1
 80060d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2b14      	cmp	r3, #20
 80060da:	f200 80f0 	bhi.w	80062be <HAL_TIM_PWM_ConfigChannel+0x20e>
 80060de:	a201      	add	r2, pc, #4	; (adr r2, 80060e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80060e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060e4:	08006139 	.word	0x08006139
 80060e8:	080062bf 	.word	0x080062bf
 80060ec:	080062bf 	.word	0x080062bf
 80060f0:	080062bf 	.word	0x080062bf
 80060f4:	08006179 	.word	0x08006179
 80060f8:	080062bf 	.word	0x080062bf
 80060fc:	080062bf 	.word	0x080062bf
 8006100:	080062bf 	.word	0x080062bf
 8006104:	080061bb 	.word	0x080061bb
 8006108:	080062bf 	.word	0x080062bf
 800610c:	080062bf 	.word	0x080062bf
 8006110:	080062bf 	.word	0x080062bf
 8006114:	080061fb 	.word	0x080061fb
 8006118:	080062bf 	.word	0x080062bf
 800611c:	080062bf 	.word	0x080062bf
 8006120:	080062bf 	.word	0x080062bf
 8006124:	0800623d 	.word	0x0800623d
 8006128:	080062bf 	.word	0x080062bf
 800612c:	080062bf 	.word	0x080062bf
 8006130:	080062bf 	.word	0x080062bf
 8006134:	0800627d 	.word	0x0800627d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	68b9      	ldr	r1, [r7, #8]
 800613e:	4618      	mov	r0, r3
 8006140:	f000 fa2a 	bl	8006598 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	699a      	ldr	r2, [r3, #24]
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f042 0208 	orr.w	r2, r2, #8
 8006152:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	699a      	ldr	r2, [r3, #24]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f022 0204 	bic.w	r2, r2, #4
 8006162:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	6999      	ldr	r1, [r3, #24]
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	691a      	ldr	r2, [r3, #16]
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	430a      	orrs	r2, r1
 8006174:	619a      	str	r2, [r3, #24]
      break;
 8006176:	e0a5      	b.n	80062c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	68b9      	ldr	r1, [r7, #8]
 800617e:	4618      	mov	r0, r3
 8006180:	f000 fa90 	bl	80066a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	699a      	ldr	r2, [r3, #24]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006192:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	699a      	ldr	r2, [r3, #24]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	6999      	ldr	r1, [r3, #24]
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	691b      	ldr	r3, [r3, #16]
 80061ae:	021a      	lsls	r2, r3, #8
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	430a      	orrs	r2, r1
 80061b6:	619a      	str	r2, [r3, #24]
      break;
 80061b8:	e084      	b.n	80062c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	68b9      	ldr	r1, [r7, #8]
 80061c0:	4618      	mov	r0, r3
 80061c2:	f000 faef 	bl	80067a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	69da      	ldr	r2, [r3, #28]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f042 0208 	orr.w	r2, r2, #8
 80061d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	69da      	ldr	r2, [r3, #28]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f022 0204 	bic.w	r2, r2, #4
 80061e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	69d9      	ldr	r1, [r3, #28]
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	691a      	ldr	r2, [r3, #16]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	430a      	orrs	r2, r1
 80061f6:	61da      	str	r2, [r3, #28]
      break;
 80061f8:	e064      	b.n	80062c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	68b9      	ldr	r1, [r7, #8]
 8006200:	4618      	mov	r0, r3
 8006202:	f000 fb4d 	bl	80068a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	69da      	ldr	r2, [r3, #28]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006214:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	69da      	ldr	r2, [r3, #28]
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006224:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	69d9      	ldr	r1, [r3, #28]
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	691b      	ldr	r3, [r3, #16]
 8006230:	021a      	lsls	r2, r3, #8
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	430a      	orrs	r2, r1
 8006238:	61da      	str	r2, [r3, #28]
      break;
 800623a:	e043      	b.n	80062c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68b9      	ldr	r1, [r7, #8]
 8006242:	4618      	mov	r0, r3
 8006244:	f000 fb90 	bl	8006968 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f042 0208 	orr.w	r2, r2, #8
 8006256:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f022 0204 	bic.w	r2, r2, #4
 8006266:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	691a      	ldr	r2, [r3, #16]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	430a      	orrs	r2, r1
 8006278:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800627a:	e023      	b.n	80062c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	68b9      	ldr	r1, [r7, #8]
 8006282:	4618      	mov	r0, r3
 8006284:	f000 fbce 	bl	8006a24 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006296:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062a6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	691b      	ldr	r3, [r3, #16]
 80062b2:	021a      	lsls	r2, r3, #8
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	430a      	orrs	r2, r1
 80062ba:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80062bc:	e002      	b.n	80062c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80062be:	2301      	movs	r3, #1
 80062c0:	75fb      	strb	r3, [r7, #23]
      break;
 80062c2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2200      	movs	r2, #0
 80062c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80062cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80062ce:	4618      	mov	r0, r3
 80062d0:	3718      	adds	r7, #24
 80062d2:	46bd      	mov	sp, r7
 80062d4:	bd80      	pop	{r7, pc}
 80062d6:	bf00      	nop

080062d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062e2:	2300      	movs	r3, #0
 80062e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	d101      	bne.n	80062f4 <HAL_TIM_ConfigClockSource+0x1c>
 80062f0:	2302      	movs	r3, #2
 80062f2:	e0b6      	b.n	8006462 <HAL_TIM_ConfigClockSource+0x18a>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2202      	movs	r2, #2
 8006300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006312:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006316:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800631e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	68ba      	ldr	r2, [r7, #8]
 8006326:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006330:	d03e      	beq.n	80063b0 <HAL_TIM_ConfigClockSource+0xd8>
 8006332:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006336:	f200 8087 	bhi.w	8006448 <HAL_TIM_ConfigClockSource+0x170>
 800633a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800633e:	f000 8086 	beq.w	800644e <HAL_TIM_ConfigClockSource+0x176>
 8006342:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006346:	d87f      	bhi.n	8006448 <HAL_TIM_ConfigClockSource+0x170>
 8006348:	2b70      	cmp	r3, #112	; 0x70
 800634a:	d01a      	beq.n	8006382 <HAL_TIM_ConfigClockSource+0xaa>
 800634c:	2b70      	cmp	r3, #112	; 0x70
 800634e:	d87b      	bhi.n	8006448 <HAL_TIM_ConfigClockSource+0x170>
 8006350:	2b60      	cmp	r3, #96	; 0x60
 8006352:	d050      	beq.n	80063f6 <HAL_TIM_ConfigClockSource+0x11e>
 8006354:	2b60      	cmp	r3, #96	; 0x60
 8006356:	d877      	bhi.n	8006448 <HAL_TIM_ConfigClockSource+0x170>
 8006358:	2b50      	cmp	r3, #80	; 0x50
 800635a:	d03c      	beq.n	80063d6 <HAL_TIM_ConfigClockSource+0xfe>
 800635c:	2b50      	cmp	r3, #80	; 0x50
 800635e:	d873      	bhi.n	8006448 <HAL_TIM_ConfigClockSource+0x170>
 8006360:	2b40      	cmp	r3, #64	; 0x40
 8006362:	d058      	beq.n	8006416 <HAL_TIM_ConfigClockSource+0x13e>
 8006364:	2b40      	cmp	r3, #64	; 0x40
 8006366:	d86f      	bhi.n	8006448 <HAL_TIM_ConfigClockSource+0x170>
 8006368:	2b30      	cmp	r3, #48	; 0x30
 800636a:	d064      	beq.n	8006436 <HAL_TIM_ConfigClockSource+0x15e>
 800636c:	2b30      	cmp	r3, #48	; 0x30
 800636e:	d86b      	bhi.n	8006448 <HAL_TIM_ConfigClockSource+0x170>
 8006370:	2b20      	cmp	r3, #32
 8006372:	d060      	beq.n	8006436 <HAL_TIM_ConfigClockSource+0x15e>
 8006374:	2b20      	cmp	r3, #32
 8006376:	d867      	bhi.n	8006448 <HAL_TIM_ConfigClockSource+0x170>
 8006378:	2b00      	cmp	r3, #0
 800637a:	d05c      	beq.n	8006436 <HAL_TIM_ConfigClockSource+0x15e>
 800637c:	2b10      	cmp	r3, #16
 800637e:	d05a      	beq.n	8006436 <HAL_TIM_ConfigClockSource+0x15e>
 8006380:	e062      	b.n	8006448 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006392:	f000 fc21 	bl	8006bd8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80063a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	68ba      	ldr	r2, [r7, #8]
 80063ac:	609a      	str	r2, [r3, #8]
      break;
 80063ae:	e04f      	b.n	8006450 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063b8:	683b      	ldr	r3, [r7, #0]
 80063ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063c0:	f000 fc0a 	bl	8006bd8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	689a      	ldr	r2, [r3, #8]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80063d2:	609a      	str	r2, [r3, #8]
      break;
 80063d4:	e03c      	b.n	8006450 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063e2:	461a      	mov	r2, r3
 80063e4:	f000 fb7e 	bl	8006ae4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	2150      	movs	r1, #80	; 0x50
 80063ee:	4618      	mov	r0, r3
 80063f0:	f000 fbd7 	bl	8006ba2 <TIM_ITRx_SetConfig>
      break;
 80063f4:	e02c      	b.n	8006450 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006402:	461a      	mov	r2, r3
 8006404:	f000 fb9d 	bl	8006b42 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2160      	movs	r1, #96	; 0x60
 800640e:	4618      	mov	r0, r3
 8006410:	f000 fbc7 	bl	8006ba2 <TIM_ITRx_SetConfig>
      break;
 8006414:	e01c      	b.n	8006450 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006422:	461a      	mov	r2, r3
 8006424:	f000 fb5e 	bl	8006ae4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	2140      	movs	r1, #64	; 0x40
 800642e:	4618      	mov	r0, r3
 8006430:	f000 fbb7 	bl	8006ba2 <TIM_ITRx_SetConfig>
      break;
 8006434:	e00c      	b.n	8006450 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4619      	mov	r1, r3
 8006440:	4610      	mov	r0, r2
 8006442:	f000 fbae 	bl	8006ba2 <TIM_ITRx_SetConfig>
      break;
 8006446:	e003      	b.n	8006450 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006448:	2301      	movs	r3, #1
 800644a:	73fb      	strb	r3, [r7, #15]
      break;
 800644c:	e000      	b.n	8006450 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800644e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2201      	movs	r2, #1
 8006454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2200      	movs	r2, #0
 800645c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006460:	7bfb      	ldrb	r3, [r7, #15]
}
 8006462:	4618      	mov	r0, r3
 8006464:	3710      	adds	r7, #16
 8006466:	46bd      	mov	sp, r7
 8006468:	bd80      	pop	{r7, pc}

0800646a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800646a:	b480      	push	{r7}
 800646c:	b083      	sub	sp, #12
 800646e:	af00      	add	r7, sp, #0
 8006470:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006472:	bf00      	nop
 8006474:	370c      	adds	r7, #12
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr

0800647e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800647e:	b480      	push	{r7}
 8006480:	b083      	sub	sp, #12
 8006482:	af00      	add	r7, sp, #0
 8006484:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006486:	bf00      	nop
 8006488:	370c      	adds	r7, #12
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr

08006492 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006492:	b480      	push	{r7}
 8006494:	b083      	sub	sp, #12
 8006496:	af00      	add	r7, sp, #0
 8006498:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800649a:	bf00      	nop
 800649c:	370c      	adds	r7, #12
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr

080064a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80064a6:	b480      	push	{r7}
 80064a8:	b083      	sub	sp, #12
 80064aa:	af00      	add	r7, sp, #0
 80064ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80064ae:	bf00      	nop
 80064b0:	370c      	adds	r7, #12
 80064b2:	46bd      	mov	sp, r7
 80064b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b8:	4770      	bx	lr
	...

080064bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80064bc:	b480      	push	{r7}
 80064be:	b085      	sub	sp, #20
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	4a2e      	ldr	r2, [pc, #184]	; (8006588 <TIM_Base_SetConfig+0xcc>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d003      	beq.n	80064dc <TIM_Base_SetConfig+0x20>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064da:	d108      	bne.n	80064ee <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	68fa      	ldr	r2, [r7, #12]
 80064ea:	4313      	orrs	r3, r2
 80064ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a25      	ldr	r2, [pc, #148]	; (8006588 <TIM_Base_SetConfig+0xcc>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d00f      	beq.n	8006516 <TIM_Base_SetConfig+0x5a>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064fc:	d00b      	beq.n	8006516 <TIM_Base_SetConfig+0x5a>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	4a22      	ldr	r2, [pc, #136]	; (800658c <TIM_Base_SetConfig+0xd0>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d007      	beq.n	8006516 <TIM_Base_SetConfig+0x5a>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4a21      	ldr	r2, [pc, #132]	; (8006590 <TIM_Base_SetConfig+0xd4>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d003      	beq.n	8006516 <TIM_Base_SetConfig+0x5a>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a20      	ldr	r2, [pc, #128]	; (8006594 <TIM_Base_SetConfig+0xd8>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d108      	bne.n	8006528 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800651c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	68fa      	ldr	r2, [r7, #12]
 8006524:	4313      	orrs	r3, r2
 8006526:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800652e:	683b      	ldr	r3, [r7, #0]
 8006530:	695b      	ldr	r3, [r3, #20]
 8006532:	4313      	orrs	r3, r2
 8006534:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	68fa      	ldr	r2, [r7, #12]
 800653a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	689a      	ldr	r2, [r3, #8]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	681a      	ldr	r2, [r3, #0]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	4a0e      	ldr	r2, [pc, #56]	; (8006588 <TIM_Base_SetConfig+0xcc>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d00b      	beq.n	800656c <TIM_Base_SetConfig+0xb0>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	4a0d      	ldr	r2, [pc, #52]	; (800658c <TIM_Base_SetConfig+0xd0>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d007      	beq.n	800656c <TIM_Base_SetConfig+0xb0>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	4a0c      	ldr	r2, [pc, #48]	; (8006590 <TIM_Base_SetConfig+0xd4>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d003      	beq.n	800656c <TIM_Base_SetConfig+0xb0>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	4a0b      	ldr	r2, [pc, #44]	; (8006594 <TIM_Base_SetConfig+0xd8>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d103      	bne.n	8006574 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	691a      	ldr	r2, [r3, #16]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2201      	movs	r2, #1
 8006578:	615a      	str	r2, [r3, #20]
}
 800657a:	bf00      	nop
 800657c:	3714      	adds	r7, #20
 800657e:	46bd      	mov	sp, r7
 8006580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006584:	4770      	bx	lr
 8006586:	bf00      	nop
 8006588:	40012c00 	.word	0x40012c00
 800658c:	40014000 	.word	0x40014000
 8006590:	40014400 	.word	0x40014400
 8006594:	40014800 	.word	0x40014800

08006598 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006598:	b480      	push	{r7}
 800659a:	b087      	sub	sp, #28
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
 80065a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6a1b      	ldr	r3, [r3, #32]
 80065a6:	f023 0201 	bic.w	r2, r3, #1
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a1b      	ldr	r3, [r3, #32]
 80065b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	699b      	ldr	r3, [r3, #24]
 80065be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f023 0303 	bic.w	r3, r3, #3
 80065d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	68fa      	ldr	r2, [r7, #12]
 80065da:	4313      	orrs	r3, r2
 80065dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	f023 0302 	bic.w	r3, r3, #2
 80065e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	697a      	ldr	r2, [r7, #20]
 80065ec:	4313      	orrs	r3, r2
 80065ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	4a28      	ldr	r2, [pc, #160]	; (8006694 <TIM_OC1_SetConfig+0xfc>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d00b      	beq.n	8006610 <TIM_OC1_SetConfig+0x78>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	4a27      	ldr	r2, [pc, #156]	; (8006698 <TIM_OC1_SetConfig+0x100>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d007      	beq.n	8006610 <TIM_OC1_SetConfig+0x78>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	4a26      	ldr	r2, [pc, #152]	; (800669c <TIM_OC1_SetConfig+0x104>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d003      	beq.n	8006610 <TIM_OC1_SetConfig+0x78>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4a25      	ldr	r2, [pc, #148]	; (80066a0 <TIM_OC1_SetConfig+0x108>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d10c      	bne.n	800662a <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	f023 0308 	bic.w	r3, r3, #8
 8006616:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	697a      	ldr	r2, [r7, #20]
 800661e:	4313      	orrs	r3, r2
 8006620:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	f023 0304 	bic.w	r3, r3, #4
 8006628:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	4a19      	ldr	r2, [pc, #100]	; (8006694 <TIM_OC1_SetConfig+0xfc>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d00b      	beq.n	800664a <TIM_OC1_SetConfig+0xb2>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a18      	ldr	r2, [pc, #96]	; (8006698 <TIM_OC1_SetConfig+0x100>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d007      	beq.n	800664a <TIM_OC1_SetConfig+0xb2>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4a17      	ldr	r2, [pc, #92]	; (800669c <TIM_OC1_SetConfig+0x104>)
 800663e:	4293      	cmp	r3, r2
 8006640:	d003      	beq.n	800664a <TIM_OC1_SetConfig+0xb2>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	4a16      	ldr	r2, [pc, #88]	; (80066a0 <TIM_OC1_SetConfig+0x108>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d111      	bne.n	800666e <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006650:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006658:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	695b      	ldr	r3, [r3, #20]
 800665e:	693a      	ldr	r2, [r7, #16]
 8006660:	4313      	orrs	r3, r2
 8006662:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	699b      	ldr	r3, [r3, #24]
 8006668:	693a      	ldr	r2, [r7, #16]
 800666a:	4313      	orrs	r3, r2
 800666c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	693a      	ldr	r2, [r7, #16]
 8006672:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	68fa      	ldr	r2, [r7, #12]
 8006678:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	685a      	ldr	r2, [r3, #4]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	697a      	ldr	r2, [r7, #20]
 8006686:	621a      	str	r2, [r3, #32]
}
 8006688:	bf00      	nop
 800668a:	371c      	adds	r7, #28
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr
 8006694:	40012c00 	.word	0x40012c00
 8006698:	40014000 	.word	0x40014000
 800669c:	40014400 	.word	0x40014400
 80066a0:	40014800 	.word	0x40014800

080066a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b087      	sub	sp, #28
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	f023 0210 	bic.w	r2, r3, #16
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6a1b      	ldr	r3, [r3, #32]
 80066be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	699b      	ldr	r3, [r3, #24]
 80066ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80066d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	021b      	lsls	r3, r3, #8
 80066e6:	68fa      	ldr	r2, [r7, #12]
 80066e8:	4313      	orrs	r3, r2
 80066ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	f023 0320 	bic.w	r3, r3, #32
 80066f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	011b      	lsls	r3, r3, #4
 80066fa:	697a      	ldr	r2, [r7, #20]
 80066fc:	4313      	orrs	r3, r2
 80066fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	4a24      	ldr	r2, [pc, #144]	; (8006794 <TIM_OC2_SetConfig+0xf0>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d10d      	bne.n	8006724 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800670e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	68db      	ldr	r3, [r3, #12]
 8006714:	011b      	lsls	r3, r3, #4
 8006716:	697a      	ldr	r2, [r7, #20]
 8006718:	4313      	orrs	r3, r2
 800671a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006722:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4a1b      	ldr	r2, [pc, #108]	; (8006794 <TIM_OC2_SetConfig+0xf0>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d00b      	beq.n	8006744 <TIM_OC2_SetConfig+0xa0>
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	4a1a      	ldr	r2, [pc, #104]	; (8006798 <TIM_OC2_SetConfig+0xf4>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d007      	beq.n	8006744 <TIM_OC2_SetConfig+0xa0>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a19      	ldr	r2, [pc, #100]	; (800679c <TIM_OC2_SetConfig+0xf8>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d003      	beq.n	8006744 <TIM_OC2_SetConfig+0xa0>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	4a18      	ldr	r2, [pc, #96]	; (80067a0 <TIM_OC2_SetConfig+0xfc>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d113      	bne.n	800676c <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800674a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006752:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	695b      	ldr	r3, [r3, #20]
 8006758:	009b      	lsls	r3, r3, #2
 800675a:	693a      	ldr	r2, [r7, #16]
 800675c:	4313      	orrs	r3, r2
 800675e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	699b      	ldr	r3, [r3, #24]
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	693a      	ldr	r2, [r7, #16]
 8006768:	4313      	orrs	r3, r2
 800676a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	693a      	ldr	r2, [r7, #16]
 8006770:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	68fa      	ldr	r2, [r7, #12]
 8006776:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	685a      	ldr	r2, [r3, #4]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	697a      	ldr	r2, [r7, #20]
 8006784:	621a      	str	r2, [r3, #32]
}
 8006786:	bf00      	nop
 8006788:	371c      	adds	r7, #28
 800678a:	46bd      	mov	sp, r7
 800678c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006790:	4770      	bx	lr
 8006792:	bf00      	nop
 8006794:	40012c00 	.word	0x40012c00
 8006798:	40014000 	.word	0x40014000
 800679c:	40014400 	.word	0x40014400
 80067a0:	40014800 	.word	0x40014800

080067a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b087      	sub	sp, #28
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
 80067ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6a1b      	ldr	r3, [r3, #32]
 80067b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6a1b      	ldr	r3, [r3, #32]
 80067be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	69db      	ldr	r3, [r3, #28]
 80067ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f023 0303 	bic.w	r3, r3, #3
 80067de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	68fa      	ldr	r2, [r7, #12]
 80067e6:	4313      	orrs	r3, r2
 80067e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80067f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	021b      	lsls	r3, r3, #8
 80067f8:	697a      	ldr	r2, [r7, #20]
 80067fa:	4313      	orrs	r3, r2
 80067fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a23      	ldr	r2, [pc, #140]	; (8006890 <TIM_OC3_SetConfig+0xec>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d10d      	bne.n	8006822 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800680c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	68db      	ldr	r3, [r3, #12]
 8006812:	021b      	lsls	r3, r3, #8
 8006814:	697a      	ldr	r2, [r7, #20]
 8006816:	4313      	orrs	r3, r2
 8006818:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006820:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a1a      	ldr	r2, [pc, #104]	; (8006890 <TIM_OC3_SetConfig+0xec>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d00b      	beq.n	8006842 <TIM_OC3_SetConfig+0x9e>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a19      	ldr	r2, [pc, #100]	; (8006894 <TIM_OC3_SetConfig+0xf0>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d007      	beq.n	8006842 <TIM_OC3_SetConfig+0x9e>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a18      	ldr	r2, [pc, #96]	; (8006898 <TIM_OC3_SetConfig+0xf4>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d003      	beq.n	8006842 <TIM_OC3_SetConfig+0x9e>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a17      	ldr	r2, [pc, #92]	; (800689c <TIM_OC3_SetConfig+0xf8>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d113      	bne.n	800686a <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006848:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006850:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	695b      	ldr	r3, [r3, #20]
 8006856:	011b      	lsls	r3, r3, #4
 8006858:	693a      	ldr	r2, [r7, #16]
 800685a:	4313      	orrs	r3, r2
 800685c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	699b      	ldr	r3, [r3, #24]
 8006862:	011b      	lsls	r3, r3, #4
 8006864:	693a      	ldr	r2, [r7, #16]
 8006866:	4313      	orrs	r3, r2
 8006868:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	693a      	ldr	r2, [r7, #16]
 800686e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	68fa      	ldr	r2, [r7, #12]
 8006874:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	685a      	ldr	r2, [r3, #4]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	697a      	ldr	r2, [r7, #20]
 8006882:	621a      	str	r2, [r3, #32]
}
 8006884:	bf00      	nop
 8006886:	371c      	adds	r7, #28
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr
 8006890:	40012c00 	.word	0x40012c00
 8006894:	40014000 	.word	0x40014000
 8006898:	40014400 	.word	0x40014400
 800689c:	40014800 	.word	0x40014800

080068a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b087      	sub	sp, #28
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
 80068a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6a1b      	ldr	r3, [r3, #32]
 80068ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6a1b      	ldr	r3, [r3, #32]
 80068ba:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	69db      	ldr	r3, [r3, #28]
 80068c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80068ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	021b      	lsls	r3, r3, #8
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	4313      	orrs	r3, r2
 80068e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80068ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	031b      	lsls	r3, r3, #12
 80068f6:	693a      	ldr	r2, [r7, #16]
 80068f8:	4313      	orrs	r3, r2
 80068fa:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4a16      	ldr	r2, [pc, #88]	; (8006958 <TIM_OC4_SetConfig+0xb8>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d00b      	beq.n	800691c <TIM_OC4_SetConfig+0x7c>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4a15      	ldr	r2, [pc, #84]	; (800695c <TIM_OC4_SetConfig+0xbc>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d007      	beq.n	800691c <TIM_OC4_SetConfig+0x7c>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	4a14      	ldr	r2, [pc, #80]	; (8006960 <TIM_OC4_SetConfig+0xc0>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d003      	beq.n	800691c <TIM_OC4_SetConfig+0x7c>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4a13      	ldr	r2, [pc, #76]	; (8006964 <TIM_OC4_SetConfig+0xc4>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d109      	bne.n	8006930 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006922:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	695b      	ldr	r3, [r3, #20]
 8006928:	019b      	lsls	r3, r3, #6
 800692a:	697a      	ldr	r2, [r7, #20]
 800692c:	4313      	orrs	r3, r2
 800692e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	697a      	ldr	r2, [r7, #20]
 8006934:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	68fa      	ldr	r2, [r7, #12]
 800693a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	685a      	ldr	r2, [r3, #4]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	693a      	ldr	r2, [r7, #16]
 8006948:	621a      	str	r2, [r3, #32]
}
 800694a:	bf00      	nop
 800694c:	371c      	adds	r7, #28
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr
 8006956:	bf00      	nop
 8006958:	40012c00 	.word	0x40012c00
 800695c:	40014000 	.word	0x40014000
 8006960:	40014400 	.word	0x40014400
 8006964:	40014800 	.word	0x40014800

08006968 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006968:	b480      	push	{r7}
 800696a:	b087      	sub	sp, #28
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
 8006970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6a1b      	ldr	r3, [r3, #32]
 8006976:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6a1b      	ldr	r3, [r3, #32]
 8006982:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	685b      	ldr	r3, [r3, #4]
 8006988:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800698e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006996:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800699a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	68fa      	ldr	r2, [r7, #12]
 80069a2:	4313      	orrs	r3, r2
 80069a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80069ac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	041b      	lsls	r3, r3, #16
 80069b4:	693a      	ldr	r2, [r7, #16]
 80069b6:	4313      	orrs	r3, r2
 80069b8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	4a15      	ldr	r2, [pc, #84]	; (8006a14 <TIM_OC5_SetConfig+0xac>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d00b      	beq.n	80069da <TIM_OC5_SetConfig+0x72>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	4a14      	ldr	r2, [pc, #80]	; (8006a18 <TIM_OC5_SetConfig+0xb0>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d007      	beq.n	80069da <TIM_OC5_SetConfig+0x72>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	4a13      	ldr	r2, [pc, #76]	; (8006a1c <TIM_OC5_SetConfig+0xb4>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d003      	beq.n	80069da <TIM_OC5_SetConfig+0x72>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	4a12      	ldr	r2, [pc, #72]	; (8006a20 <TIM_OC5_SetConfig+0xb8>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d109      	bne.n	80069ee <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80069da:	697b      	ldr	r3, [r7, #20]
 80069dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069e0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	695b      	ldr	r3, [r3, #20]
 80069e6:	021b      	lsls	r3, r3, #8
 80069e8:	697a      	ldr	r2, [r7, #20]
 80069ea:	4313      	orrs	r3, r2
 80069ec:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	697a      	ldr	r2, [r7, #20]
 80069f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	68fa      	ldr	r2, [r7, #12]
 80069f8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	685a      	ldr	r2, [r3, #4]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	693a      	ldr	r2, [r7, #16]
 8006a06:	621a      	str	r2, [r3, #32]
}
 8006a08:	bf00      	nop
 8006a0a:	371c      	adds	r7, #28
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr
 8006a14:	40012c00 	.word	0x40012c00
 8006a18:	40014000 	.word	0x40014000
 8006a1c:	40014400 	.word	0x40014400
 8006a20:	40014800 	.word	0x40014800

08006a24 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b087      	sub	sp, #28
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
 8006a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6a1b      	ldr	r3, [r3, #32]
 8006a32:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6a1b      	ldr	r3, [r3, #32]
 8006a3e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	021b      	lsls	r3, r3, #8
 8006a5e:	68fa      	ldr	r2, [r7, #12]
 8006a60:	4313      	orrs	r3, r2
 8006a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006a6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	689b      	ldr	r3, [r3, #8]
 8006a70:	051b      	lsls	r3, r3, #20
 8006a72:	693a      	ldr	r2, [r7, #16]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4a16      	ldr	r2, [pc, #88]	; (8006ad4 <TIM_OC6_SetConfig+0xb0>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d00b      	beq.n	8006a98 <TIM_OC6_SetConfig+0x74>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	4a15      	ldr	r2, [pc, #84]	; (8006ad8 <TIM_OC6_SetConfig+0xb4>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d007      	beq.n	8006a98 <TIM_OC6_SetConfig+0x74>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	4a14      	ldr	r2, [pc, #80]	; (8006adc <TIM_OC6_SetConfig+0xb8>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d003      	beq.n	8006a98 <TIM_OC6_SetConfig+0x74>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	4a13      	ldr	r2, [pc, #76]	; (8006ae0 <TIM_OC6_SetConfig+0xbc>)
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d109      	bne.n	8006aac <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a9e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	695b      	ldr	r3, [r3, #20]
 8006aa4:	029b      	lsls	r3, r3, #10
 8006aa6:	697a      	ldr	r2, [r7, #20]
 8006aa8:	4313      	orrs	r3, r2
 8006aaa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	697a      	ldr	r2, [r7, #20]
 8006ab0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	68fa      	ldr	r2, [r7, #12]
 8006ab6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	685a      	ldr	r2, [r3, #4]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	693a      	ldr	r2, [r7, #16]
 8006ac4:	621a      	str	r2, [r3, #32]
}
 8006ac6:	bf00      	nop
 8006ac8:	371c      	adds	r7, #28
 8006aca:	46bd      	mov	sp, r7
 8006acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad0:	4770      	bx	lr
 8006ad2:	bf00      	nop
 8006ad4:	40012c00 	.word	0x40012c00
 8006ad8:	40014000 	.word	0x40014000
 8006adc:	40014400 	.word	0x40014400
 8006ae0:	40014800 	.word	0x40014800

08006ae4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b087      	sub	sp, #28
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	60f8      	str	r0, [r7, #12]
 8006aec:	60b9      	str	r1, [r7, #8]
 8006aee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6a1b      	ldr	r3, [r3, #32]
 8006af4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	6a1b      	ldr	r3, [r3, #32]
 8006afa:	f023 0201 	bic.w	r2, r3, #1
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	699b      	ldr	r3, [r3, #24]
 8006b06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	011b      	lsls	r3, r3, #4
 8006b14:	693a      	ldr	r2, [r7, #16]
 8006b16:	4313      	orrs	r3, r2
 8006b18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	f023 030a 	bic.w	r3, r3, #10
 8006b20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006b22:	697a      	ldr	r2, [r7, #20]
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	4313      	orrs	r3, r2
 8006b28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	693a      	ldr	r2, [r7, #16]
 8006b2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	697a      	ldr	r2, [r7, #20]
 8006b34:	621a      	str	r2, [r3, #32]
}
 8006b36:	bf00      	nop
 8006b38:	371c      	adds	r7, #28
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b40:	4770      	bx	lr

08006b42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b42:	b480      	push	{r7}
 8006b44:	b087      	sub	sp, #28
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	60f8      	str	r0, [r7, #12]
 8006b4a:	60b9      	str	r1, [r7, #8]
 8006b4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6a1b      	ldr	r3, [r3, #32]
 8006b52:	f023 0210 	bic.w	r2, r3, #16
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	699b      	ldr	r3, [r3, #24]
 8006b5e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	6a1b      	ldr	r3, [r3, #32]
 8006b64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006b6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	031b      	lsls	r3, r3, #12
 8006b72:	697a      	ldr	r2, [r7, #20]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006b7e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	011b      	lsls	r3, r3, #4
 8006b84:	693a      	ldr	r2, [r7, #16]
 8006b86:	4313      	orrs	r3, r2
 8006b88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	697a      	ldr	r2, [r7, #20]
 8006b8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	693a      	ldr	r2, [r7, #16]
 8006b94:	621a      	str	r2, [r3, #32]
}
 8006b96:	bf00      	nop
 8006b98:	371c      	adds	r7, #28
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr

08006ba2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006ba2:	b480      	push	{r7}
 8006ba4:	b085      	sub	sp, #20
 8006ba6:	af00      	add	r7, sp, #0
 8006ba8:	6078      	str	r0, [r7, #4]
 8006baa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006bba:	683a      	ldr	r2, [r7, #0]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	f043 0307 	orr.w	r3, r3, #7
 8006bc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	68fa      	ldr	r2, [r7, #12]
 8006bca:	609a      	str	r2, [r3, #8]
}
 8006bcc:	bf00      	nop
 8006bce:	3714      	adds	r7, #20
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr

08006bd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b087      	sub	sp, #28
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	60f8      	str	r0, [r7, #12]
 8006be0:	60b9      	str	r1, [r7, #8]
 8006be2:	607a      	str	r2, [r7, #4]
 8006be4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006bf2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	021a      	lsls	r2, r3, #8
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	431a      	orrs	r2, r3
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	697a      	ldr	r2, [r7, #20]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	697a      	ldr	r2, [r7, #20]
 8006c0a:	609a      	str	r2, [r3, #8]
}
 8006c0c:	bf00      	nop
 8006c0e:	371c      	adds	r7, #28
 8006c10:	46bd      	mov	sp, r7
 8006c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c16:	4770      	bx	lr

08006c18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b087      	sub	sp, #28
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	60f8      	str	r0, [r7, #12]
 8006c20:	60b9      	str	r1, [r7, #8]
 8006c22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	f003 031f 	and.w	r3, r3, #31
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	6a1a      	ldr	r2, [r3, #32]
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	43db      	mvns	r3, r3
 8006c3a:	401a      	ands	r2, r3
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6a1a      	ldr	r2, [r3, #32]
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	f003 031f 	and.w	r3, r3, #31
 8006c4a:	6879      	ldr	r1, [r7, #4]
 8006c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8006c50:	431a      	orrs	r2, r3
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	621a      	str	r2, [r3, #32]
}
 8006c56:	bf00      	nop
 8006c58:	371c      	adds	r7, #28
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c60:	4770      	bx	lr
	...

08006c64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b085      	sub	sp, #20
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
 8006c6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d101      	bne.n	8006c7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c78:	2302      	movs	r3, #2
 8006c7a:	e04f      	b.n	8006d1c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2202      	movs	r2, #2
 8006c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	689b      	ldr	r3, [r3, #8]
 8006c9a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a21      	ldr	r2, [pc, #132]	; (8006d28 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d108      	bne.n	8006cb8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006cac:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	68fa      	ldr	r2, [r7, #12]
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cbe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	68fa      	ldr	r2, [r7, #12]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	68fa      	ldr	r2, [r7, #12]
 8006cd0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a14      	ldr	r2, [pc, #80]	; (8006d28 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d009      	beq.n	8006cf0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ce4:	d004      	beq.n	8006cf0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a10      	ldr	r2, [pc, #64]	; (8006d2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d10c      	bne.n	8006d0a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006cf6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	68ba      	ldr	r2, [r7, #8]
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	68ba      	ldr	r2, [r7, #8]
 8006d08:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2200      	movs	r2, #0
 8006d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d1a:	2300      	movs	r3, #0
}
 8006d1c:	4618      	mov	r0, r3
 8006d1e:	3714      	adds	r7, #20
 8006d20:	46bd      	mov	sp, r7
 8006d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d26:	4770      	bx	lr
 8006d28:	40012c00 	.word	0x40012c00
 8006d2c:	40014000 	.word	0x40014000

08006d30 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b085      	sub	sp, #20
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
 8006d38:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	d101      	bne.n	8006d4c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006d48:	2302      	movs	r3, #2
 8006d4a:	e060      	b.n	8006e0e <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2201      	movs	r2, #1
 8006d50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	68db      	ldr	r3, [r3, #12]
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	685b      	ldr	r3, [r3, #4]
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	691b      	ldr	r3, [r3, #16]
 8006d96:	4313      	orrs	r3, r2
 8006d98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	695b      	ldr	r3, [r3, #20]
 8006da4:	4313      	orrs	r3, r2
 8006da6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006db2:	4313      	orrs	r3, r2
 8006db4:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	699b      	ldr	r3, [r3, #24]
 8006dc0:	041b      	lsls	r3, r3, #16
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a14      	ldr	r2, [pc, #80]	; (8006e1c <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d115      	bne.n	8006dfc <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dda:	051b      	lsls	r3, r3, #20
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	69db      	ldr	r3, [r3, #28]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	6a1b      	ldr	r3, [r3, #32]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	68fa      	ldr	r2, [r7, #12]
 8006e02:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2200      	movs	r2, #0
 8006e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e0c:	2300      	movs	r3, #0
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3714      	adds	r7, #20
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr
 8006e1a:	bf00      	nop
 8006e1c:	40012c00 	.word	0x40012c00

08006e20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006e20:	b480      	push	{r7}
 8006e22:	b083      	sub	sp, #12
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006e28:	bf00      	nop
 8006e2a:	370c      	adds	r7, #12
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e32:	4770      	bx	lr

08006e34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b083      	sub	sp, #12
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006e3c:	bf00      	nop
 8006e3e:	370c      	adds	r7, #12
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr

08006e48 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b083      	sub	sp, #12
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006e50:	bf00      	nop
 8006e52:	370c      	adds	r7, #12
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr

08006e5c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b082      	sub	sp, #8
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d101      	bne.n	8006e6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	e040      	b.n	8006ef0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d106      	bne.n	8006e84 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f7fb f860 	bl	8001f44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2224      	movs	r2, #36	; 0x24
 8006e88:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f022 0201 	bic.w	r2, r2, #1
 8006e98:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 fc00 	bl	80076a0 <UART_SetConfig>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b01      	cmp	r3, #1
 8006ea4:	d101      	bne.n	8006eaa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	e022      	b.n	8006ef0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d002      	beq.n	8006eb8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006eb2:	6878      	ldr	r0, [r7, #4]
 8006eb4:	f000 fd2a 	bl	800790c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	685a      	ldr	r2, [r3, #4]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006ec6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	689a      	ldr	r2, [r3, #8]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006ed6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f042 0201 	orr.w	r2, r2, #1
 8006ee6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f000 fdb1 	bl	8007a50 <UART_CheckIdleState>
 8006eee:	4603      	mov	r3, r0
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	3708      	adds	r7, #8
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}

08006ef8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b08a      	sub	sp, #40	; 0x28
 8006efc:	af02      	add	r7, sp, #8
 8006efe:	60f8      	str	r0, [r7, #12]
 8006f00:	60b9      	str	r1, [r7, #8]
 8006f02:	603b      	str	r3, [r7, #0]
 8006f04:	4613      	mov	r3, r2
 8006f06:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f0c:	2b20      	cmp	r3, #32
 8006f0e:	d178      	bne.n	8007002 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d002      	beq.n	8006f1c <HAL_UART_Transmit+0x24>
 8006f16:	88fb      	ldrh	r3, [r7, #6]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d101      	bne.n	8006f20 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	e071      	b.n	8007004 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2200      	movs	r2, #0
 8006f24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2221      	movs	r2, #33	; 0x21
 8006f2c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f2e:	f7fb f9d3 	bl	80022d8 <HAL_GetTick>
 8006f32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	88fa      	ldrh	r2, [r7, #6]
 8006f38:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	88fa      	ldrh	r2, [r7, #6]
 8006f40:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	689b      	ldr	r3, [r3, #8]
 8006f48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f4c:	d108      	bne.n	8006f60 <HAL_UART_Transmit+0x68>
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	691b      	ldr	r3, [r3, #16]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d104      	bne.n	8006f60 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006f56:	2300      	movs	r3, #0
 8006f58:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	61bb      	str	r3, [r7, #24]
 8006f5e:	e003      	b.n	8006f68 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006f64:	2300      	movs	r3, #0
 8006f66:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006f68:	e030      	b.n	8006fcc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	9300      	str	r3, [sp, #0]
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	2200      	movs	r2, #0
 8006f72:	2180      	movs	r1, #128	; 0x80
 8006f74:	68f8      	ldr	r0, [r7, #12]
 8006f76:	f000 fe13 	bl	8007ba0 <UART_WaitOnFlagUntilTimeout>
 8006f7a:	4603      	mov	r3, r0
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d004      	beq.n	8006f8a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2220      	movs	r2, #32
 8006f84:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006f86:	2303      	movs	r3, #3
 8006f88:	e03c      	b.n	8007004 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8006f8a:	69fb      	ldr	r3, [r7, #28]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d10b      	bne.n	8006fa8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f90:	69bb      	ldr	r3, [r7, #24]
 8006f92:	881a      	ldrh	r2, [r3, #0]
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f9c:	b292      	uxth	r2, r2
 8006f9e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006fa0:	69bb      	ldr	r3, [r7, #24]
 8006fa2:	3302      	adds	r3, #2
 8006fa4:	61bb      	str	r3, [r7, #24]
 8006fa6:	e008      	b.n	8006fba <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006fa8:	69fb      	ldr	r3, [r7, #28]
 8006faa:	781a      	ldrb	r2, [r3, #0]
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	b292      	uxth	r2, r2
 8006fb2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006fb4:	69fb      	ldr	r3, [r7, #28]
 8006fb6:	3301      	adds	r3, #1
 8006fb8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006fc0:	b29b      	uxth	r3, r3
 8006fc2:	3b01      	subs	r3, #1
 8006fc4:	b29a      	uxth	r2, r3
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006fd2:	b29b      	uxth	r3, r3
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d1c8      	bne.n	8006f6a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	9300      	str	r3, [sp, #0]
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	2140      	movs	r1, #64	; 0x40
 8006fe2:	68f8      	ldr	r0, [r7, #12]
 8006fe4:	f000 fddc 	bl	8007ba0 <UART_WaitOnFlagUntilTimeout>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d004      	beq.n	8006ff8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2220      	movs	r2, #32
 8006ff2:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8006ff4:	2303      	movs	r3, #3
 8006ff6:	e005      	b.n	8007004 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2220      	movs	r2, #32
 8006ffc:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006ffe:	2300      	movs	r3, #0
 8007000:	e000      	b.n	8007004 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8007002:	2302      	movs	r3, #2
  }
}
 8007004:	4618      	mov	r0, r3
 8007006:	3720      	adds	r7, #32
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}

0800700c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b08a      	sub	sp, #40	; 0x28
 8007010:	af00      	add	r7, sp, #0
 8007012:	60f8      	str	r0, [r7, #12]
 8007014:	60b9      	str	r1, [r7, #8]
 8007016:	4613      	mov	r3, r2
 8007018:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007020:	2b20      	cmp	r3, #32
 8007022:	d132      	bne.n	800708a <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d002      	beq.n	8007030 <HAL_UART_Receive_IT+0x24>
 800702a:	88fb      	ldrh	r3, [r7, #6]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d101      	bne.n	8007034 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007030:	2301      	movs	r3, #1
 8007032:	e02b      	b.n	800708c <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	2200      	movs	r2, #0
 8007038:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007044:	2b00      	cmp	r3, #0
 8007046:	d018      	beq.n	800707a <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	e853 3f00 	ldrex	r3, [r3]
 8007054:	613b      	str	r3, [r7, #16]
   return(result);
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800705c:	627b      	str	r3, [r7, #36]	; 0x24
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	461a      	mov	r2, r3
 8007064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007066:	623b      	str	r3, [r7, #32]
 8007068:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800706a:	69f9      	ldr	r1, [r7, #28]
 800706c:	6a3a      	ldr	r2, [r7, #32]
 800706e:	e841 2300 	strex	r3, r2, [r1]
 8007072:	61bb      	str	r3, [r7, #24]
   return(result);
 8007074:	69bb      	ldr	r3, [r7, #24]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d1e6      	bne.n	8007048 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800707a:	88fb      	ldrh	r3, [r7, #6]
 800707c:	461a      	mov	r2, r3
 800707e:	68b9      	ldr	r1, [r7, #8]
 8007080:	68f8      	ldr	r0, [r7, #12]
 8007082:	f000 fdf5 	bl	8007c70 <UART_Start_Receive_IT>
 8007086:	4603      	mov	r3, r0
 8007088:	e000      	b.n	800708c <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 800708a:	2302      	movs	r3, #2
  }
}
 800708c:	4618      	mov	r0, r3
 800708e:	3728      	adds	r7, #40	; 0x28
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}

08007094 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b0ba      	sub	sp, #232	; 0xe8
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	69db      	ldr	r3, [r3, #28]
 80070a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	689b      	ldr	r3, [r3, #8]
 80070b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80070ba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80070be:	f640 030f 	movw	r3, #2063	; 0x80f
 80070c2:	4013      	ands	r3, r2
 80070c4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80070c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d115      	bne.n	80070fc <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80070d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80070d4:	f003 0320 	and.w	r3, r3, #32
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d00f      	beq.n	80070fc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80070dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80070e0:	f003 0320 	and.w	r3, r3, #32
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d009      	beq.n	80070fc <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	f000 82ab 	beq.w	8007648 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	4798      	blx	r3
      }
      return;
 80070fa:	e2a5      	b.n	8007648 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80070fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007100:	2b00      	cmp	r3, #0
 8007102:	f000 8117 	beq.w	8007334 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007106:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800710a:	f003 0301 	and.w	r3, r3, #1
 800710e:	2b00      	cmp	r3, #0
 8007110:	d106      	bne.n	8007120 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007112:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007116:	4b85      	ldr	r3, [pc, #532]	; (800732c <HAL_UART_IRQHandler+0x298>)
 8007118:	4013      	ands	r3, r2
 800711a:	2b00      	cmp	r3, #0
 800711c:	f000 810a 	beq.w	8007334 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007124:	f003 0301 	and.w	r3, r3, #1
 8007128:	2b00      	cmp	r3, #0
 800712a:	d011      	beq.n	8007150 <HAL_UART_IRQHandler+0xbc>
 800712c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007130:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007134:	2b00      	cmp	r3, #0
 8007136:	d00b      	beq.n	8007150 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	2201      	movs	r2, #1
 800713e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007146:	f043 0201 	orr.w	r2, r3, #1
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007150:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007154:	f003 0302 	and.w	r3, r3, #2
 8007158:	2b00      	cmp	r3, #0
 800715a:	d011      	beq.n	8007180 <HAL_UART_IRQHandler+0xec>
 800715c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007160:	f003 0301 	and.w	r3, r3, #1
 8007164:	2b00      	cmp	r3, #0
 8007166:	d00b      	beq.n	8007180 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	2202      	movs	r2, #2
 800716e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007176:	f043 0204 	orr.w	r2, r3, #4
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007180:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007184:	f003 0304 	and.w	r3, r3, #4
 8007188:	2b00      	cmp	r3, #0
 800718a:	d011      	beq.n	80071b0 <HAL_UART_IRQHandler+0x11c>
 800718c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007190:	f003 0301 	and.w	r3, r3, #1
 8007194:	2b00      	cmp	r3, #0
 8007196:	d00b      	beq.n	80071b0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	2204      	movs	r2, #4
 800719e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80071a6:	f043 0202 	orr.w	r2, r3, #2
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80071b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071b4:	f003 0308 	and.w	r3, r3, #8
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d017      	beq.n	80071ec <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80071bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071c0:	f003 0320 	and.w	r3, r3, #32
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d105      	bne.n	80071d4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80071c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80071cc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d00b      	beq.n	80071ec <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	2208      	movs	r2, #8
 80071da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80071e2:	f043 0208 	orr.w	r2, r3, #8
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80071ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d012      	beq.n	800721e <HAL_UART_IRQHandler+0x18a>
 80071f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007200:	2b00      	cmp	r3, #0
 8007202:	d00c      	beq.n	800721e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800720c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007214:	f043 0220 	orr.w	r2, r3, #32
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007224:	2b00      	cmp	r3, #0
 8007226:	f000 8211 	beq.w	800764c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800722a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800722e:	f003 0320 	and.w	r3, r3, #32
 8007232:	2b00      	cmp	r3, #0
 8007234:	d00d      	beq.n	8007252 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007236:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800723a:	f003 0320 	and.w	r3, r3, #32
 800723e:	2b00      	cmp	r3, #0
 8007240:	d007      	beq.n	8007252 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007246:	2b00      	cmp	r3, #0
 8007248:	d003      	beq.n	8007252 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007258:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	689b      	ldr	r3, [r3, #8]
 8007262:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007266:	2b40      	cmp	r3, #64	; 0x40
 8007268:	d005      	beq.n	8007276 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800726a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800726e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007272:	2b00      	cmp	r3, #0
 8007274:	d04f      	beq.n	8007316 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f000 fdc0 	bl	8007dfc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	689b      	ldr	r3, [r3, #8]
 8007282:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007286:	2b40      	cmp	r3, #64	; 0x40
 8007288:	d141      	bne.n	800730e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	3308      	adds	r3, #8
 8007290:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007294:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007298:	e853 3f00 	ldrex	r3, [r3]
 800729c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80072a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80072a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	3308      	adds	r3, #8
 80072b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80072b6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80072ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80072c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80072c6:	e841 2300 	strex	r3, r2, [r1]
 80072ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80072ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d1d9      	bne.n	800728a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d013      	beq.n	8007306 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072e2:	4a13      	ldr	r2, [pc, #76]	; (8007330 <HAL_UART_IRQHandler+0x29c>)
 80072e4:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072ea:	4618      	mov	r0, r3
 80072ec:	f7fc f81c 	bl	8003328 <HAL_DMA_Abort_IT>
 80072f0:	4603      	mov	r3, r0
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d017      	beq.n	8007326 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072fc:	687a      	ldr	r2, [r7, #4]
 80072fe:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007300:	4610      	mov	r0, r2
 8007302:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007304:	e00f      	b.n	8007326 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 f9b4 	bl	8007674 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800730c:	e00b      	b.n	8007326 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 f9b0 	bl	8007674 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007314:	e007      	b.n	8007326 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 f9ac 	bl	8007674 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2200      	movs	r2, #0
 8007320:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8007324:	e192      	b.n	800764c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007326:	bf00      	nop
    return;
 8007328:	e190      	b.n	800764c <HAL_UART_IRQHandler+0x5b8>
 800732a:	bf00      	nop
 800732c:	04000120 	.word	0x04000120
 8007330:	08007ec5 	.word	0x08007ec5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007338:	2b01      	cmp	r3, #1
 800733a:	f040 814b 	bne.w	80075d4 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800733e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007342:	f003 0310 	and.w	r3, r3, #16
 8007346:	2b00      	cmp	r3, #0
 8007348:	f000 8144 	beq.w	80075d4 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800734c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007350:	f003 0310 	and.w	r3, r3, #16
 8007354:	2b00      	cmp	r3, #0
 8007356:	f000 813d 	beq.w	80075d4 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	2210      	movs	r2, #16
 8007360:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	689b      	ldr	r3, [r3, #8]
 8007368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800736c:	2b40      	cmp	r3, #64	; 0x40
 800736e:	f040 80b5 	bne.w	80074dc <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	685b      	ldr	r3, [r3, #4]
 800737a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800737e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007382:	2b00      	cmp	r3, #0
 8007384:	f000 8164 	beq.w	8007650 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800738e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007392:	429a      	cmp	r2, r3
 8007394:	f080 815c 	bcs.w	8007650 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800739e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073a6:	699b      	ldr	r3, [r3, #24]
 80073a8:	2b20      	cmp	r3, #32
 80073aa:	f000 8086 	beq.w	80074ba <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80073ba:	e853 3f00 	ldrex	r3, [r3]
 80073be:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80073c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80073c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80073ca:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	461a      	mov	r2, r3
 80073d4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80073d8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80073dc:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80073e4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80073e8:	e841 2300 	strex	r3, r2, [r1]
 80073ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80073f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d1da      	bne.n	80073ae <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	3308      	adds	r3, #8
 80073fe:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007400:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007402:	e853 3f00 	ldrex	r3, [r3]
 8007406:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007408:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800740a:	f023 0301 	bic.w	r3, r3, #1
 800740e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	3308      	adds	r3, #8
 8007418:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800741c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007420:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007422:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007424:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007428:	e841 2300 	strex	r3, r2, [r1]
 800742c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800742e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007430:	2b00      	cmp	r3, #0
 8007432:	d1e1      	bne.n	80073f8 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	3308      	adds	r3, #8
 800743a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800743c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800743e:	e853 3f00 	ldrex	r3, [r3]
 8007442:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007444:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007446:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800744a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	3308      	adds	r3, #8
 8007454:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007458:	66fa      	str	r2, [r7, #108]	; 0x6c
 800745a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800745c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800745e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007460:	e841 2300 	strex	r3, r2, [r1]
 8007464:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007466:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007468:	2b00      	cmp	r3, #0
 800746a:	d1e3      	bne.n	8007434 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2220      	movs	r2, #32
 8007470:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007480:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007482:	e853 3f00 	ldrex	r3, [r3]
 8007486:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007488:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800748a:	f023 0310 	bic.w	r3, r3, #16
 800748e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	461a      	mov	r2, r3
 8007498:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800749c:	65bb      	str	r3, [r7, #88]	; 0x58
 800749e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80074a2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80074a4:	e841 2300 	strex	r3, r2, [r1]
 80074a8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80074aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d1e4      	bne.n	800747a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074b4:	4618      	mov	r0, r3
 80074b6:	f7fb fefe 	bl	80032b6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2202      	movs	r2, #2
 80074be:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80074cc:	b29b      	uxth	r3, r3
 80074ce:	1ad3      	subs	r3, r2, r3
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	4619      	mov	r1, r3
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	f000 f8d7 	bl	8007688 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80074da:	e0b9      	b.n	8007650 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80074e8:	b29b      	uxth	r3, r3
 80074ea:	1ad3      	subs	r3, r2, r3
 80074ec:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	f000 80ab 	beq.w	8007654 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80074fe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007502:	2b00      	cmp	r3, #0
 8007504:	f000 80a6 	beq.w	8007654 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800750e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007510:	e853 3f00 	ldrex	r3, [r3]
 8007514:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007516:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007518:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800751c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	461a      	mov	r2, r3
 8007526:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800752a:	647b      	str	r3, [r7, #68]	; 0x44
 800752c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800752e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007530:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007532:	e841 2300 	strex	r3, r2, [r1]
 8007536:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007538:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800753a:	2b00      	cmp	r3, #0
 800753c:	d1e4      	bne.n	8007508 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	3308      	adds	r3, #8
 8007544:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007548:	e853 3f00 	ldrex	r3, [r3]
 800754c:	623b      	str	r3, [r7, #32]
   return(result);
 800754e:	6a3b      	ldr	r3, [r7, #32]
 8007550:	f023 0301 	bic.w	r3, r3, #1
 8007554:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	3308      	adds	r3, #8
 800755e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007562:	633a      	str	r2, [r7, #48]	; 0x30
 8007564:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007566:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007568:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800756a:	e841 2300 	strex	r3, r2, [r1]
 800756e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007572:	2b00      	cmp	r3, #0
 8007574:	d1e3      	bne.n	800753e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2220      	movs	r2, #32
 800757a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2200      	movs	r2, #0
 8007582:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2200      	movs	r2, #0
 8007588:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	e853 3f00 	ldrex	r3, [r3]
 8007596:	60fb      	str	r3, [r7, #12]
   return(result);
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f023 0310 	bic.w	r3, r3, #16
 800759e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	461a      	mov	r2, r3
 80075a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80075ac:	61fb      	str	r3, [r7, #28]
 80075ae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b0:	69b9      	ldr	r1, [r7, #24]
 80075b2:	69fa      	ldr	r2, [r7, #28]
 80075b4:	e841 2300 	strex	r3, r2, [r1]
 80075b8:	617b      	str	r3, [r7, #20]
   return(result);
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d1e4      	bne.n	800758a <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2202      	movs	r2, #2
 80075c4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80075c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80075ca:	4619      	mov	r1, r3
 80075cc:	6878      	ldr	r0, [r7, #4]
 80075ce:	f000 f85b 	bl	8007688 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80075d2:	e03f      	b.n	8007654 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80075d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d00e      	beq.n	80075fe <HAL_UART_IRQHandler+0x56a>
 80075e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d008      	beq.n	80075fe <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80075f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f000 fe4c 	bl	8008294 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80075fc:	e02d      	b.n	800765a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80075fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007606:	2b00      	cmp	r3, #0
 8007608:	d00e      	beq.n	8007628 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800760a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800760e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007612:	2b00      	cmp	r3, #0
 8007614:	d008      	beq.n	8007628 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800761a:	2b00      	cmp	r3, #0
 800761c:	d01c      	beq.n	8007658 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	4798      	blx	r3
    }
    return;
 8007626:	e017      	b.n	8007658 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007628:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800762c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007630:	2b00      	cmp	r3, #0
 8007632:	d012      	beq.n	800765a <HAL_UART_IRQHandler+0x5c6>
 8007634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800763c:	2b00      	cmp	r3, #0
 800763e:	d00c      	beq.n	800765a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f000 fc55 	bl	8007ef0 <UART_EndTransmit_IT>
    return;
 8007646:	e008      	b.n	800765a <HAL_UART_IRQHandler+0x5c6>
      return;
 8007648:	bf00      	nop
 800764a:	e006      	b.n	800765a <HAL_UART_IRQHandler+0x5c6>
    return;
 800764c:	bf00      	nop
 800764e:	e004      	b.n	800765a <HAL_UART_IRQHandler+0x5c6>
      return;
 8007650:	bf00      	nop
 8007652:	e002      	b.n	800765a <HAL_UART_IRQHandler+0x5c6>
      return;
 8007654:	bf00      	nop
 8007656:	e000      	b.n	800765a <HAL_UART_IRQHandler+0x5c6>
    return;
 8007658:	bf00      	nop
  }

}
 800765a:	37e8      	adds	r7, #232	; 0xe8
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}

08007660 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007660:	b480      	push	{r7}
 8007662:	b083      	sub	sp, #12
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007668:	bf00      	nop
 800766a:	370c      	adds	r7, #12
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr

08007674 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007674:	b480      	push	{r7}
 8007676:	b083      	sub	sp, #12
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800767c:	bf00      	nop
 800767e:	370c      	adds	r7, #12
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr

08007688 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007688:	b480      	push	{r7}
 800768a:	b083      	sub	sp, #12
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
 8007690:	460b      	mov	r3, r1
 8007692:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007694:	bf00      	nop
 8007696:	370c      	adds	r7, #12
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr

080076a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b088      	sub	sp, #32
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80076a8:	2300      	movs	r3, #0
 80076aa:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	689a      	ldr	r2, [r3, #8]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	691b      	ldr	r3, [r3, #16]
 80076b4:	431a      	orrs	r2, r3
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	695b      	ldr	r3, [r3, #20]
 80076ba:	431a      	orrs	r2, r3
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	69db      	ldr	r3, [r3, #28]
 80076c0:	4313      	orrs	r3, r2
 80076c2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	681a      	ldr	r2, [r3, #0]
 80076ca:	4b8a      	ldr	r3, [pc, #552]	; (80078f4 <UART_SetConfig+0x254>)
 80076cc:	4013      	ands	r3, r2
 80076ce:	687a      	ldr	r2, [r7, #4]
 80076d0:	6812      	ldr	r2, [r2, #0]
 80076d2:	6979      	ldr	r1, [r7, #20]
 80076d4:	430b      	orrs	r3, r1
 80076d6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	685b      	ldr	r3, [r3, #4]
 80076de:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	68da      	ldr	r2, [r3, #12]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	430a      	orrs	r2, r1
 80076ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	699b      	ldr	r3, [r3, #24]
 80076f2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6a1b      	ldr	r3, [r3, #32]
 80076f8:	697a      	ldr	r2, [r7, #20]
 80076fa:	4313      	orrs	r3, r2
 80076fc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	689b      	ldr	r3, [r3, #8]
 8007704:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	697a      	ldr	r2, [r7, #20]
 800770e:	430a      	orrs	r2, r1
 8007710:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4a78      	ldr	r2, [pc, #480]	; (80078f8 <UART_SetConfig+0x258>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d120      	bne.n	800775e <UART_SetConfig+0xbe>
 800771c:	4b77      	ldr	r3, [pc, #476]	; (80078fc <UART_SetConfig+0x25c>)
 800771e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007720:	f003 0303 	and.w	r3, r3, #3
 8007724:	2b03      	cmp	r3, #3
 8007726:	d817      	bhi.n	8007758 <UART_SetConfig+0xb8>
 8007728:	a201      	add	r2, pc, #4	; (adr r2, 8007730 <UART_SetConfig+0x90>)
 800772a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800772e:	bf00      	nop
 8007730:	08007741 	.word	0x08007741
 8007734:	0800774d 	.word	0x0800774d
 8007738:	08007753 	.word	0x08007753
 800773c:	08007747 	.word	0x08007747
 8007740:	2300      	movs	r3, #0
 8007742:	77fb      	strb	r3, [r7, #31]
 8007744:	e01d      	b.n	8007782 <UART_SetConfig+0xe2>
 8007746:	2302      	movs	r3, #2
 8007748:	77fb      	strb	r3, [r7, #31]
 800774a:	e01a      	b.n	8007782 <UART_SetConfig+0xe2>
 800774c:	2304      	movs	r3, #4
 800774e:	77fb      	strb	r3, [r7, #31]
 8007750:	e017      	b.n	8007782 <UART_SetConfig+0xe2>
 8007752:	2308      	movs	r3, #8
 8007754:	77fb      	strb	r3, [r7, #31]
 8007756:	e014      	b.n	8007782 <UART_SetConfig+0xe2>
 8007758:	2310      	movs	r3, #16
 800775a:	77fb      	strb	r3, [r7, #31]
 800775c:	e011      	b.n	8007782 <UART_SetConfig+0xe2>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4a67      	ldr	r2, [pc, #412]	; (8007900 <UART_SetConfig+0x260>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d102      	bne.n	800776e <UART_SetConfig+0xce>
 8007768:	2300      	movs	r3, #0
 800776a:	77fb      	strb	r3, [r7, #31]
 800776c:	e009      	b.n	8007782 <UART_SetConfig+0xe2>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a64      	ldr	r2, [pc, #400]	; (8007904 <UART_SetConfig+0x264>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d102      	bne.n	800777e <UART_SetConfig+0xde>
 8007778:	2300      	movs	r3, #0
 800777a:	77fb      	strb	r3, [r7, #31]
 800777c:	e001      	b.n	8007782 <UART_SetConfig+0xe2>
 800777e:	2310      	movs	r3, #16
 8007780:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	69db      	ldr	r3, [r3, #28]
 8007786:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800778a:	d15a      	bne.n	8007842 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 800778c:	7ffb      	ldrb	r3, [r7, #31]
 800778e:	2b08      	cmp	r3, #8
 8007790:	d827      	bhi.n	80077e2 <UART_SetConfig+0x142>
 8007792:	a201      	add	r2, pc, #4	; (adr r2, 8007798 <UART_SetConfig+0xf8>)
 8007794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007798:	080077bd 	.word	0x080077bd
 800779c:	080077c5 	.word	0x080077c5
 80077a0:	080077cd 	.word	0x080077cd
 80077a4:	080077e3 	.word	0x080077e3
 80077a8:	080077d3 	.word	0x080077d3
 80077ac:	080077e3 	.word	0x080077e3
 80077b0:	080077e3 	.word	0x080077e3
 80077b4:	080077e3 	.word	0x080077e3
 80077b8:	080077db 	.word	0x080077db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077bc:	f7fd ff60 	bl	8005680 <HAL_RCC_GetPCLK1Freq>
 80077c0:	61b8      	str	r0, [r7, #24]
        break;
 80077c2:	e013      	b.n	80077ec <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077c4:	f7fd ff7e 	bl	80056c4 <HAL_RCC_GetPCLK2Freq>
 80077c8:	61b8      	str	r0, [r7, #24]
        break;
 80077ca:	e00f      	b.n	80077ec <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077cc:	4b4e      	ldr	r3, [pc, #312]	; (8007908 <UART_SetConfig+0x268>)
 80077ce:	61bb      	str	r3, [r7, #24]
        break;
 80077d0:	e00c      	b.n	80077ec <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077d2:	f7fd fedf 	bl	8005594 <HAL_RCC_GetSysClockFreq>
 80077d6:	61b8      	str	r0, [r7, #24]
        break;
 80077d8:	e008      	b.n	80077ec <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80077de:	61bb      	str	r3, [r7, #24]
        break;
 80077e0:	e004      	b.n	80077ec <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80077e2:	2300      	movs	r3, #0
 80077e4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80077e6:	2301      	movs	r3, #1
 80077e8:	77bb      	strb	r3, [r7, #30]
        break;
 80077ea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d074      	beq.n	80078dc <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80077f2:	69bb      	ldr	r3, [r7, #24]
 80077f4:	005a      	lsls	r2, r3, #1
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	085b      	lsrs	r3, r3, #1
 80077fc:	441a      	add	r2, r3
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	685b      	ldr	r3, [r3, #4]
 8007802:	fbb2 f3f3 	udiv	r3, r2, r3
 8007806:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007808:	693b      	ldr	r3, [r7, #16]
 800780a:	2b0f      	cmp	r3, #15
 800780c:	d916      	bls.n	800783c <UART_SetConfig+0x19c>
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007814:	d212      	bcs.n	800783c <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	b29b      	uxth	r3, r3
 800781a:	f023 030f 	bic.w	r3, r3, #15
 800781e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	085b      	lsrs	r3, r3, #1
 8007824:	b29b      	uxth	r3, r3
 8007826:	f003 0307 	and.w	r3, r3, #7
 800782a:	b29a      	uxth	r2, r3
 800782c:	89fb      	ldrh	r3, [r7, #14]
 800782e:	4313      	orrs	r3, r2
 8007830:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	89fa      	ldrh	r2, [r7, #14]
 8007838:	60da      	str	r2, [r3, #12]
 800783a:	e04f      	b.n	80078dc <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800783c:	2301      	movs	r3, #1
 800783e:	77bb      	strb	r3, [r7, #30]
 8007840:	e04c      	b.n	80078dc <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007842:	7ffb      	ldrb	r3, [r7, #31]
 8007844:	2b08      	cmp	r3, #8
 8007846:	d828      	bhi.n	800789a <UART_SetConfig+0x1fa>
 8007848:	a201      	add	r2, pc, #4	; (adr r2, 8007850 <UART_SetConfig+0x1b0>)
 800784a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800784e:	bf00      	nop
 8007850:	08007875 	.word	0x08007875
 8007854:	0800787d 	.word	0x0800787d
 8007858:	08007885 	.word	0x08007885
 800785c:	0800789b 	.word	0x0800789b
 8007860:	0800788b 	.word	0x0800788b
 8007864:	0800789b 	.word	0x0800789b
 8007868:	0800789b 	.word	0x0800789b
 800786c:	0800789b 	.word	0x0800789b
 8007870:	08007893 	.word	0x08007893
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007874:	f7fd ff04 	bl	8005680 <HAL_RCC_GetPCLK1Freq>
 8007878:	61b8      	str	r0, [r7, #24]
        break;
 800787a:	e013      	b.n	80078a4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800787c:	f7fd ff22 	bl	80056c4 <HAL_RCC_GetPCLK2Freq>
 8007880:	61b8      	str	r0, [r7, #24]
        break;
 8007882:	e00f      	b.n	80078a4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007884:	4b20      	ldr	r3, [pc, #128]	; (8007908 <UART_SetConfig+0x268>)
 8007886:	61bb      	str	r3, [r7, #24]
        break;
 8007888:	e00c      	b.n	80078a4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800788a:	f7fd fe83 	bl	8005594 <HAL_RCC_GetSysClockFreq>
 800788e:	61b8      	str	r0, [r7, #24]
        break;
 8007890:	e008      	b.n	80078a4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007892:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007896:	61bb      	str	r3, [r7, #24]
        break;
 8007898:	e004      	b.n	80078a4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800789a:	2300      	movs	r3, #0
 800789c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	77bb      	strb	r3, [r7, #30]
        break;
 80078a2:	bf00      	nop
    }

    if (pclk != 0U)
 80078a4:	69bb      	ldr	r3, [r7, #24]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d018      	beq.n	80078dc <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	685b      	ldr	r3, [r3, #4]
 80078ae:	085a      	lsrs	r2, r3, #1
 80078b0:	69bb      	ldr	r3, [r7, #24]
 80078b2:	441a      	add	r2, r3
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80078bc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078be:	693b      	ldr	r3, [r7, #16]
 80078c0:	2b0f      	cmp	r3, #15
 80078c2:	d909      	bls.n	80078d8 <UART_SetConfig+0x238>
 80078c4:	693b      	ldr	r3, [r7, #16]
 80078c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078ca:	d205      	bcs.n	80078d8 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	b29a      	uxth	r2, r3
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	60da      	str	r2, [r3, #12]
 80078d6:	e001      	b.n	80078dc <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2200      	movs	r2, #0
 80078e0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2200      	movs	r2, #0
 80078e6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80078e8:	7fbb      	ldrb	r3, [r7, #30]
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3720      	adds	r7, #32
 80078ee:	46bd      	mov	sp, r7
 80078f0:	bd80      	pop	{r7, pc}
 80078f2:	bf00      	nop
 80078f4:	efff69f3 	.word	0xefff69f3
 80078f8:	40013800 	.word	0x40013800
 80078fc:	40021000 	.word	0x40021000
 8007900:	40004400 	.word	0x40004400
 8007904:	40004800 	.word	0x40004800
 8007908:	007a1200 	.word	0x007a1200

0800790c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800790c:	b480      	push	{r7}
 800790e:	b083      	sub	sp, #12
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007918:	f003 0301 	and.w	r3, r3, #1
 800791c:	2b00      	cmp	r3, #0
 800791e:	d00a      	beq.n	8007936 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	685b      	ldr	r3, [r3, #4]
 8007926:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	430a      	orrs	r2, r1
 8007934:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800793a:	f003 0302 	and.w	r3, r3, #2
 800793e:	2b00      	cmp	r3, #0
 8007940:	d00a      	beq.n	8007958 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	430a      	orrs	r2, r1
 8007956:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800795c:	f003 0304 	and.w	r3, r3, #4
 8007960:	2b00      	cmp	r3, #0
 8007962:	d00a      	beq.n	800797a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	430a      	orrs	r2, r1
 8007978:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800797e:	f003 0308 	and.w	r3, r3, #8
 8007982:	2b00      	cmp	r3, #0
 8007984:	d00a      	beq.n	800799c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	430a      	orrs	r2, r1
 800799a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079a0:	f003 0310 	and.w	r3, r3, #16
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d00a      	beq.n	80079be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	430a      	orrs	r2, r1
 80079bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079c2:	f003 0320 	and.w	r3, r3, #32
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d00a      	beq.n	80079e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	430a      	orrs	r2, r1
 80079de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d01a      	beq.n	8007a22 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	685b      	ldr	r3, [r3, #4]
 80079f2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	430a      	orrs	r2, r1
 8007a00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a0a:	d10a      	bne.n	8007a22 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	430a      	orrs	r2, r1
 8007a20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d00a      	beq.n	8007a44 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	430a      	orrs	r2, r1
 8007a42:	605a      	str	r2, [r3, #4]
  }
}
 8007a44:	bf00      	nop
 8007a46:	370c      	adds	r7, #12
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4e:	4770      	bx	lr

08007a50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b098      	sub	sp, #96	; 0x60
 8007a54:	af02      	add	r7, sp, #8
 8007a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a60:	f7fa fc3a 	bl	80022d8 <HAL_GetTick>
 8007a64:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f003 0308 	and.w	r3, r3, #8
 8007a70:	2b08      	cmp	r3, #8
 8007a72:	d12e      	bne.n	8007ad2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a74:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007a78:	9300      	str	r3, [sp, #0]
 8007a7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007a82:	6878      	ldr	r0, [r7, #4]
 8007a84:	f000 f88c 	bl	8007ba0 <UART_WaitOnFlagUntilTimeout>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d021      	beq.n	8007ad2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a96:	e853 3f00 	ldrex	r3, [r3]
 8007a9a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007aa2:	653b      	str	r3, [r7, #80]	; 0x50
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	461a      	mov	r2, r3
 8007aaa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007aac:	647b      	str	r3, [r7, #68]	; 0x44
 8007aae:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007ab2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007ab4:	e841 2300 	strex	r3, r2, [r1]
 8007ab8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007aba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d1e6      	bne.n	8007a8e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2220      	movs	r2, #32
 8007ac4:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ace:	2303      	movs	r3, #3
 8007ad0:	e062      	b.n	8007b98 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f003 0304 	and.w	r3, r3, #4
 8007adc:	2b04      	cmp	r3, #4
 8007ade:	d149      	bne.n	8007b74 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ae0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007ae4:	9300      	str	r3, [sp, #0]
 8007ae6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ae8:	2200      	movs	r2, #0
 8007aea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f000 f856 	bl	8007ba0 <UART_WaitOnFlagUntilTimeout>
 8007af4:	4603      	mov	r3, r0
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d03c      	beq.n	8007b74 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b02:	e853 3f00 	ldrex	r3, [r3]
 8007b06:	623b      	str	r3, [r7, #32]
   return(result);
 8007b08:	6a3b      	ldr	r3, [r7, #32]
 8007b0a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	461a      	mov	r2, r3
 8007b16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007b18:	633b      	str	r3, [r7, #48]	; 0x30
 8007b1a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b1c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007b1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b20:	e841 2300 	strex	r3, r2, [r1]
 8007b24:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d1e6      	bne.n	8007afa <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	3308      	adds	r3, #8
 8007b32:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	e853 3f00 	ldrex	r3, [r3]
 8007b3a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	f023 0301 	bic.w	r3, r3, #1
 8007b42:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	3308      	adds	r3, #8
 8007b4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b4c:	61fa      	str	r2, [r7, #28]
 8007b4e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b50:	69b9      	ldr	r1, [r7, #24]
 8007b52:	69fa      	ldr	r2, [r7, #28]
 8007b54:	e841 2300 	strex	r3, r2, [r1]
 8007b58:	617b      	str	r3, [r7, #20]
   return(result);
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d1e5      	bne.n	8007b2c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2220      	movs	r2, #32
 8007b64:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b70:	2303      	movs	r3, #3
 8007b72:	e011      	b.n	8007b98 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2220      	movs	r2, #32
 8007b78:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2220      	movs	r2, #32
 8007b7e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2200      	movs	r2, #0
 8007b86:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2200      	movs	r2, #0
 8007b92:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007b96:	2300      	movs	r3, #0
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3758      	adds	r7, #88	; 0x58
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}

08007ba0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b084      	sub	sp, #16
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	60f8      	str	r0, [r7, #12]
 8007ba8:	60b9      	str	r1, [r7, #8]
 8007baa:	603b      	str	r3, [r7, #0]
 8007bac:	4613      	mov	r3, r2
 8007bae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bb0:	e049      	b.n	8007c46 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bb2:	69bb      	ldr	r3, [r7, #24]
 8007bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bb8:	d045      	beq.n	8007c46 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bba:	f7fa fb8d 	bl	80022d8 <HAL_GetTick>
 8007bbe:	4602      	mov	r2, r0
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	1ad3      	subs	r3, r2, r3
 8007bc4:	69ba      	ldr	r2, [r7, #24]
 8007bc6:	429a      	cmp	r2, r3
 8007bc8:	d302      	bcc.n	8007bd0 <UART_WaitOnFlagUntilTimeout+0x30>
 8007bca:	69bb      	ldr	r3, [r7, #24]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d101      	bne.n	8007bd4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007bd0:	2303      	movs	r3, #3
 8007bd2:	e048      	b.n	8007c66 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f003 0304 	and.w	r3, r3, #4
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d031      	beq.n	8007c46 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	69db      	ldr	r3, [r3, #28]
 8007be8:	f003 0308 	and.w	r3, r3, #8
 8007bec:	2b08      	cmp	r3, #8
 8007bee:	d110      	bne.n	8007c12 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	2208      	movs	r2, #8
 8007bf6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8007bf8:	68f8      	ldr	r0, [r7, #12]
 8007bfa:	f000 f8ff 	bl	8007dfc <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2208      	movs	r2, #8
 8007c02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	e029      	b.n	8007c66 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	69db      	ldr	r3, [r3, #28]
 8007c18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c20:	d111      	bne.n	8007c46 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007c2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c2c:	68f8      	ldr	r0, [r7, #12]
 8007c2e:	f000 f8e5 	bl	8007dfc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	2220      	movs	r2, #32
 8007c36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007c42:	2303      	movs	r3, #3
 8007c44:	e00f      	b.n	8007c66 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	69da      	ldr	r2, [r3, #28]
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	4013      	ands	r3, r2
 8007c50:	68ba      	ldr	r2, [r7, #8]
 8007c52:	429a      	cmp	r2, r3
 8007c54:	bf0c      	ite	eq
 8007c56:	2301      	moveq	r3, #1
 8007c58:	2300      	movne	r3, #0
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	461a      	mov	r2, r3
 8007c5e:	79fb      	ldrb	r3, [r7, #7]
 8007c60:	429a      	cmp	r2, r3
 8007c62:	d0a6      	beq.n	8007bb2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c64:	2300      	movs	r3, #0
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3710      	adds	r7, #16
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
	...

08007c70 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b097      	sub	sp, #92	; 0x5c
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	60f8      	str	r0, [r7, #12]
 8007c78:	60b9      	str	r1, [r7, #8]
 8007c7a:	4613      	mov	r3, r2
 8007c7c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	68ba      	ldr	r2, [r7, #8]
 8007c82:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	88fa      	ldrh	r2, [r7, #6]
 8007c88:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	88fa      	ldrh	r2, [r7, #6]
 8007c90:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	2200      	movs	r2, #0
 8007c98:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	689b      	ldr	r3, [r3, #8]
 8007c9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ca2:	d10e      	bne.n	8007cc2 <UART_Start_Receive_IT+0x52>
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	691b      	ldr	r3, [r3, #16]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d105      	bne.n	8007cb8 <UART_Start_Receive_IT+0x48>
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007cb2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007cb6:	e02d      	b.n	8007d14 <UART_Start_Receive_IT+0xa4>
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	22ff      	movs	r2, #255	; 0xff
 8007cbc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007cc0:	e028      	b.n	8007d14 <UART_Start_Receive_IT+0xa4>
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	689b      	ldr	r3, [r3, #8]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d10d      	bne.n	8007ce6 <UART_Start_Receive_IT+0x76>
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	691b      	ldr	r3, [r3, #16]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d104      	bne.n	8007cdc <UART_Start_Receive_IT+0x6c>
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	22ff      	movs	r2, #255	; 0xff
 8007cd6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007cda:	e01b      	b.n	8007d14 <UART_Start_Receive_IT+0xa4>
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	227f      	movs	r2, #127	; 0x7f
 8007ce0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ce4:	e016      	b.n	8007d14 <UART_Start_Receive_IT+0xa4>
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	689b      	ldr	r3, [r3, #8]
 8007cea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007cee:	d10d      	bne.n	8007d0c <UART_Start_Receive_IT+0x9c>
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	691b      	ldr	r3, [r3, #16]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d104      	bne.n	8007d02 <UART_Start_Receive_IT+0x92>
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	227f      	movs	r2, #127	; 0x7f
 8007cfc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d00:	e008      	b.n	8007d14 <UART_Start_Receive_IT+0xa4>
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	223f      	movs	r2, #63	; 0x3f
 8007d06:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d0a:	e003      	b.n	8007d14 <UART_Start_Receive_IT+0xa4>
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	2200      	movs	r2, #0
 8007d10:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2200      	movs	r2, #0
 8007d18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2222      	movs	r2, #34	; 0x22
 8007d20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	3308      	adds	r3, #8
 8007d2a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d2e:	e853 3f00 	ldrex	r3, [r3]
 8007d32:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d36:	f043 0301 	orr.w	r3, r3, #1
 8007d3a:	657b      	str	r3, [r7, #84]	; 0x54
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	3308      	adds	r3, #8
 8007d42:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007d44:	64ba      	str	r2, [r7, #72]	; 0x48
 8007d46:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d48:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007d4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007d4c:	e841 2300 	strex	r3, r2, [r1]
 8007d50:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007d52:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d1e5      	bne.n	8007d24 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d60:	d107      	bne.n	8007d72 <UART_Start_Receive_IT+0x102>
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	691b      	ldr	r3, [r3, #16]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d103      	bne.n	8007d72 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	4a21      	ldr	r2, [pc, #132]	; (8007df4 <UART_Start_Receive_IT+0x184>)
 8007d6e:	669a      	str	r2, [r3, #104]	; 0x68
 8007d70:	e002      	b.n	8007d78 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	4a20      	ldr	r2, [pc, #128]	; (8007df8 <UART_Start_Receive_IT+0x188>)
 8007d76:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	691b      	ldr	r3, [r3, #16]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d019      	beq.n	8007db4 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d88:	e853 3f00 	ldrex	r3, [r3]
 8007d8c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d90:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8007d94:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	461a      	mov	r2, r3
 8007d9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d9e:	637b      	str	r3, [r7, #52]	; 0x34
 8007da0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007da2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007da4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007da6:	e841 2300 	strex	r3, r2, [r1]
 8007daa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007dac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d1e6      	bne.n	8007d80 <UART_Start_Receive_IT+0x110>
 8007db2:	e018      	b.n	8007de6 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dba:	697b      	ldr	r3, [r7, #20]
 8007dbc:	e853 3f00 	ldrex	r3, [r3]
 8007dc0:	613b      	str	r3, [r7, #16]
   return(result);
 8007dc2:	693b      	ldr	r3, [r7, #16]
 8007dc4:	f043 0320 	orr.w	r3, r3, #32
 8007dc8:	653b      	str	r3, [r7, #80]	; 0x50
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	461a      	mov	r2, r3
 8007dd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007dd2:	623b      	str	r3, [r7, #32]
 8007dd4:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dd6:	69f9      	ldr	r1, [r7, #28]
 8007dd8:	6a3a      	ldr	r2, [r7, #32]
 8007dda:	e841 2300 	strex	r3, r2, [r1]
 8007dde:	61bb      	str	r3, [r7, #24]
   return(result);
 8007de0:	69bb      	ldr	r3, [r7, #24]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d1e6      	bne.n	8007db4 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8007de6:	2300      	movs	r3, #0
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	375c      	adds	r7, #92	; 0x5c
 8007dec:	46bd      	mov	sp, r7
 8007dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df2:	4770      	bx	lr
 8007df4:	080080ed 	.word	0x080080ed
 8007df8:	08007f45 	.word	0x08007f45

08007dfc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b095      	sub	sp, #84	; 0x54
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e0c:	e853 3f00 	ldrex	r3, [r3]
 8007e10:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e14:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007e18:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	461a      	mov	r2, r3
 8007e20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007e22:	643b      	str	r3, [r7, #64]	; 0x40
 8007e24:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e26:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007e28:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007e2a:	e841 2300 	strex	r3, r2, [r1]
 8007e2e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007e30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d1e6      	bne.n	8007e04 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	3308      	adds	r3, #8
 8007e3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e3e:	6a3b      	ldr	r3, [r7, #32]
 8007e40:	e853 3f00 	ldrex	r3, [r3]
 8007e44:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e46:	69fb      	ldr	r3, [r7, #28]
 8007e48:	f023 0301 	bic.w	r3, r3, #1
 8007e4c:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	3308      	adds	r3, #8
 8007e54:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e56:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007e58:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e5a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007e5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007e5e:	e841 2300 	strex	r3, r2, [r1]
 8007e62:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d1e5      	bne.n	8007e36 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d118      	bne.n	8007ea4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	e853 3f00 	ldrex	r3, [r3]
 8007e7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	f023 0310 	bic.w	r3, r3, #16
 8007e86:	647b      	str	r3, [r7, #68]	; 0x44
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	461a      	mov	r2, r3
 8007e8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e90:	61bb      	str	r3, [r7, #24]
 8007e92:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e94:	6979      	ldr	r1, [r7, #20]
 8007e96:	69ba      	ldr	r2, [r7, #24]
 8007e98:	e841 2300 	strex	r3, r2, [r1]
 8007e9c:	613b      	str	r3, [r7, #16]
   return(result);
 8007e9e:	693b      	ldr	r3, [r7, #16]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d1e6      	bne.n	8007e72 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2220      	movs	r2, #32
 8007ea8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007eb8:	bf00      	nop
 8007eba:	3754      	adds	r7, #84	; 0x54
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec2:	4770      	bx	lr

08007ec4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b084      	sub	sp, #16
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ed0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2200      	movs	r2, #0
 8007ede:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007ee2:	68f8      	ldr	r0, [r7, #12]
 8007ee4:	f7ff fbc6 	bl	8007674 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007ee8:	bf00      	nop
 8007eea:	3710      	adds	r7, #16
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}

08007ef0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b088      	sub	sp, #32
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	e853 3f00 	ldrex	r3, [r3]
 8007f04:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f0c:	61fb      	str	r3, [r7, #28]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	461a      	mov	r2, r3
 8007f14:	69fb      	ldr	r3, [r7, #28]
 8007f16:	61bb      	str	r3, [r7, #24]
 8007f18:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f1a:	6979      	ldr	r1, [r7, #20]
 8007f1c:	69ba      	ldr	r2, [r7, #24]
 8007f1e:	e841 2300 	strex	r3, r2, [r1]
 8007f22:	613b      	str	r3, [r7, #16]
   return(result);
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d1e6      	bne.n	8007ef8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2220      	movs	r2, #32
 8007f2e:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2200      	movs	r2, #0
 8007f34:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007f36:	6878      	ldr	r0, [r7, #4]
 8007f38:	f7ff fb92 	bl	8007660 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007f3c:	bf00      	nop
 8007f3e:	3720      	adds	r7, #32
 8007f40:	46bd      	mov	sp, r7
 8007f42:	bd80      	pop	{r7, pc}

08007f44 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b09c      	sub	sp, #112	; 0x70
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007f52:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007f5c:	2b22      	cmp	r3, #34	; 0x22
 8007f5e:	f040 80b9 	bne.w	80080d4 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007f68:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007f6c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8007f70:	b2d9      	uxtb	r1, r3
 8007f72:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8007f76:	b2da      	uxtb	r2, r3
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f7c:	400a      	ands	r2, r1
 8007f7e:	b2d2      	uxtb	r2, r2
 8007f80:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f86:	1c5a      	adds	r2, r3, #1
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007f92:	b29b      	uxth	r3, r3
 8007f94:	3b01      	subs	r3, #1
 8007f96:	b29a      	uxth	r2, r3
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007fa4:	b29b      	uxth	r3, r3
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	f040 809c 	bne.w	80080e4 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007fb4:	e853 3f00 	ldrex	r3, [r3]
 8007fb8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007fba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007fbc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007fc0:	66bb      	str	r3, [r7, #104]	; 0x68
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	461a      	mov	r2, r3
 8007fc8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007fca:	65bb      	str	r3, [r7, #88]	; 0x58
 8007fcc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fce:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007fd0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007fd2:	e841 2300 	strex	r3, r2, [r1]
 8007fd6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007fd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d1e6      	bne.n	8007fac <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	3308      	adds	r3, #8
 8007fe4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fe8:	e853 3f00 	ldrex	r3, [r3]
 8007fec:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007fee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ff0:	f023 0301 	bic.w	r3, r3, #1
 8007ff4:	667b      	str	r3, [r7, #100]	; 0x64
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	3308      	adds	r3, #8
 8007ffc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007ffe:	647a      	str	r2, [r7, #68]	; 0x44
 8008000:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008002:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008004:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008006:	e841 2300 	strex	r3, r2, [r1]
 800800a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800800c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800800e:	2b00      	cmp	r3, #0
 8008010:	d1e5      	bne.n	8007fde <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2220      	movs	r2, #32
 8008016:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2200      	movs	r2, #0
 800801e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2200      	movs	r2, #0
 8008024:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008030:	2b00      	cmp	r3, #0
 8008032:	d018      	beq.n	8008066 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800803a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800803c:	e853 3f00 	ldrex	r3, [r3]
 8008040:	623b      	str	r3, [r7, #32]
   return(result);
 8008042:	6a3b      	ldr	r3, [r7, #32]
 8008044:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008048:	663b      	str	r3, [r7, #96]	; 0x60
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	461a      	mov	r2, r3
 8008050:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008052:	633b      	str	r3, [r7, #48]	; 0x30
 8008054:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008056:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008058:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800805a:	e841 2300 	strex	r3, r2, [r1]
 800805e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008060:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008062:	2b00      	cmp	r3, #0
 8008064:	d1e6      	bne.n	8008034 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800806a:	2b01      	cmp	r3, #1
 800806c:	d12e      	bne.n	80080cc <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2200      	movs	r2, #0
 8008072:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	e853 3f00 	ldrex	r3, [r3]
 8008080:	60fb      	str	r3, [r7, #12]
   return(result);
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	f023 0310 	bic.w	r3, r3, #16
 8008088:	65fb      	str	r3, [r7, #92]	; 0x5c
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	461a      	mov	r2, r3
 8008090:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008092:	61fb      	str	r3, [r7, #28]
 8008094:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008096:	69b9      	ldr	r1, [r7, #24]
 8008098:	69fa      	ldr	r2, [r7, #28]
 800809a:	e841 2300 	strex	r3, r2, [r1]
 800809e:	617b      	str	r3, [r7, #20]
   return(result);
 80080a0:	697b      	ldr	r3, [r7, #20]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d1e6      	bne.n	8008074 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	69db      	ldr	r3, [r3, #28]
 80080ac:	f003 0310 	and.w	r3, r3, #16
 80080b0:	2b10      	cmp	r3, #16
 80080b2:	d103      	bne.n	80080bc <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	2210      	movs	r2, #16
 80080ba:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80080c2:	4619      	mov	r1, r3
 80080c4:	6878      	ldr	r0, [r7, #4]
 80080c6:	f7ff fadf 	bl	8007688 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80080ca:	e00b      	b.n	80080e4 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f7f9 f947 	bl	8001360 <HAL_UART_RxCpltCallback>
}
 80080d2:	e007      	b.n	80080e4 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	699a      	ldr	r2, [r3, #24]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f042 0208 	orr.w	r2, r2, #8
 80080e2:	619a      	str	r2, [r3, #24]
}
 80080e4:	bf00      	nop
 80080e6:	3770      	adds	r7, #112	; 0x70
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}

080080ec <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b09c      	sub	sp, #112	; 0x70
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80080fa:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008104:	2b22      	cmp	r3, #34	; 0x22
 8008106:	f040 80b9 	bne.w	800827c <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008110:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008118:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800811a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800811e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8008122:	4013      	ands	r3, r2
 8008124:	b29a      	uxth	r2, r3
 8008126:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008128:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800812e:	1c9a      	adds	r2, r3, #2
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800813a:	b29b      	uxth	r3, r3
 800813c:	3b01      	subs	r3, #1
 800813e:	b29a      	uxth	r2, r3
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800814c:	b29b      	uxth	r3, r3
 800814e:	2b00      	cmp	r3, #0
 8008150:	f040 809c 	bne.w	800828c <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800815a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800815c:	e853 3f00 	ldrex	r3, [r3]
 8008160:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008162:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008164:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008168:	667b      	str	r3, [r7, #100]	; 0x64
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	461a      	mov	r2, r3
 8008170:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008172:	657b      	str	r3, [r7, #84]	; 0x54
 8008174:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008176:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008178:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800817a:	e841 2300 	strex	r3, r2, [r1]
 800817e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008180:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008182:	2b00      	cmp	r3, #0
 8008184:	d1e6      	bne.n	8008154 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	3308      	adds	r3, #8
 800818c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800818e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008190:	e853 3f00 	ldrex	r3, [r3]
 8008194:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008198:	f023 0301 	bic.w	r3, r3, #1
 800819c:	663b      	str	r3, [r7, #96]	; 0x60
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	3308      	adds	r3, #8
 80081a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80081a6:	643a      	str	r2, [r7, #64]	; 0x40
 80081a8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081aa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80081ac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80081ae:	e841 2300 	strex	r3, r2, [r1]
 80081b2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80081b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d1e5      	bne.n	8008186 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2220      	movs	r2, #32
 80081be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2200      	movs	r2, #0
 80081c6:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2200      	movs	r2, #0
 80081cc:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	685b      	ldr	r3, [r3, #4]
 80081d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d018      	beq.n	800820e <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081e2:	6a3b      	ldr	r3, [r7, #32]
 80081e4:	e853 3f00 	ldrex	r3, [r3]
 80081e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80081ea:	69fb      	ldr	r3, [r7, #28]
 80081ec:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80081f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	461a      	mov	r2, r3
 80081f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80081fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80081fc:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008200:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008202:	e841 2300 	strex	r3, r2, [r1]
 8008206:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800820a:	2b00      	cmp	r3, #0
 800820c:	d1e6      	bne.n	80081dc <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008212:	2b01      	cmp	r3, #1
 8008214:	d12e      	bne.n	8008274 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2200      	movs	r2, #0
 800821a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	e853 3f00 	ldrex	r3, [r3]
 8008228:	60bb      	str	r3, [r7, #8]
   return(result);
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	f023 0310 	bic.w	r3, r3, #16
 8008230:	65bb      	str	r3, [r7, #88]	; 0x58
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	461a      	mov	r2, r3
 8008238:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800823a:	61bb      	str	r3, [r7, #24]
 800823c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800823e:	6979      	ldr	r1, [r7, #20]
 8008240:	69ba      	ldr	r2, [r7, #24]
 8008242:	e841 2300 	strex	r3, r2, [r1]
 8008246:	613b      	str	r3, [r7, #16]
   return(result);
 8008248:	693b      	ldr	r3, [r7, #16]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d1e6      	bne.n	800821c <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	69db      	ldr	r3, [r3, #28]
 8008254:	f003 0310 	and.w	r3, r3, #16
 8008258:	2b10      	cmp	r3, #16
 800825a:	d103      	bne.n	8008264 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	2210      	movs	r2, #16
 8008262:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800826a:	4619      	mov	r1, r3
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f7ff fa0b 	bl	8007688 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008272:	e00b      	b.n	800828c <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f7f9 f873 	bl	8001360 <HAL_UART_RxCpltCallback>
}
 800827a:	e007      	b.n	800828c <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	699a      	ldr	r2, [r3, #24]
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f042 0208 	orr.w	r2, r2, #8
 800828a:	619a      	str	r2, [r3, #24]
}
 800828c:	bf00      	nop
 800828e:	3770      	adds	r7, #112	; 0x70
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}

08008294 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008294:	b480      	push	{r7}
 8008296:	b083      	sub	sp, #12
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800829c:	bf00      	nop
 800829e:	370c      	adds	r7, #12
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr

080082a8 <atoi>:
 80082a8:	220a      	movs	r2, #10
 80082aa:	2100      	movs	r1, #0
 80082ac:	f000 b882 	b.w	80083b4 <strtol>

080082b0 <_strtol_l.constprop.0>:
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082b6:	d001      	beq.n	80082bc <_strtol_l.constprop.0+0xc>
 80082b8:	2b24      	cmp	r3, #36	; 0x24
 80082ba:	d906      	bls.n	80082ca <_strtol_l.constprop.0+0x1a>
 80082bc:	f001 f8e6 	bl	800948c <__errno>
 80082c0:	2316      	movs	r3, #22
 80082c2:	6003      	str	r3, [r0, #0]
 80082c4:	2000      	movs	r0, #0
 80082c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082ca:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80083b0 <_strtol_l.constprop.0+0x100>
 80082ce:	460d      	mov	r5, r1
 80082d0:	462e      	mov	r6, r5
 80082d2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80082d6:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80082da:	f017 0708 	ands.w	r7, r7, #8
 80082de:	d1f7      	bne.n	80082d0 <_strtol_l.constprop.0+0x20>
 80082e0:	2c2d      	cmp	r4, #45	; 0x2d
 80082e2:	d132      	bne.n	800834a <_strtol_l.constprop.0+0x9a>
 80082e4:	782c      	ldrb	r4, [r5, #0]
 80082e6:	2701      	movs	r7, #1
 80082e8:	1cb5      	adds	r5, r6, #2
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d05b      	beq.n	80083a6 <_strtol_l.constprop.0+0xf6>
 80082ee:	2b10      	cmp	r3, #16
 80082f0:	d109      	bne.n	8008306 <_strtol_l.constprop.0+0x56>
 80082f2:	2c30      	cmp	r4, #48	; 0x30
 80082f4:	d107      	bne.n	8008306 <_strtol_l.constprop.0+0x56>
 80082f6:	782c      	ldrb	r4, [r5, #0]
 80082f8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80082fc:	2c58      	cmp	r4, #88	; 0x58
 80082fe:	d14d      	bne.n	800839c <_strtol_l.constprop.0+0xec>
 8008300:	786c      	ldrb	r4, [r5, #1]
 8008302:	2310      	movs	r3, #16
 8008304:	3502      	adds	r5, #2
 8008306:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800830a:	f108 38ff 	add.w	r8, r8, #4294967295
 800830e:	f04f 0e00 	mov.w	lr, #0
 8008312:	fbb8 f9f3 	udiv	r9, r8, r3
 8008316:	4676      	mov	r6, lr
 8008318:	fb03 8a19 	mls	sl, r3, r9, r8
 800831c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008320:	f1bc 0f09 	cmp.w	ip, #9
 8008324:	d816      	bhi.n	8008354 <_strtol_l.constprop.0+0xa4>
 8008326:	4664      	mov	r4, ip
 8008328:	42a3      	cmp	r3, r4
 800832a:	dd24      	ble.n	8008376 <_strtol_l.constprop.0+0xc6>
 800832c:	f1be 3fff 	cmp.w	lr, #4294967295
 8008330:	d008      	beq.n	8008344 <_strtol_l.constprop.0+0x94>
 8008332:	45b1      	cmp	r9, r6
 8008334:	d31c      	bcc.n	8008370 <_strtol_l.constprop.0+0xc0>
 8008336:	d101      	bne.n	800833c <_strtol_l.constprop.0+0x8c>
 8008338:	45a2      	cmp	sl, r4
 800833a:	db19      	blt.n	8008370 <_strtol_l.constprop.0+0xc0>
 800833c:	fb06 4603 	mla	r6, r6, r3, r4
 8008340:	f04f 0e01 	mov.w	lr, #1
 8008344:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008348:	e7e8      	b.n	800831c <_strtol_l.constprop.0+0x6c>
 800834a:	2c2b      	cmp	r4, #43	; 0x2b
 800834c:	bf04      	itt	eq
 800834e:	782c      	ldrbeq	r4, [r5, #0]
 8008350:	1cb5      	addeq	r5, r6, #2
 8008352:	e7ca      	b.n	80082ea <_strtol_l.constprop.0+0x3a>
 8008354:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8008358:	f1bc 0f19 	cmp.w	ip, #25
 800835c:	d801      	bhi.n	8008362 <_strtol_l.constprop.0+0xb2>
 800835e:	3c37      	subs	r4, #55	; 0x37
 8008360:	e7e2      	b.n	8008328 <_strtol_l.constprop.0+0x78>
 8008362:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8008366:	f1bc 0f19 	cmp.w	ip, #25
 800836a:	d804      	bhi.n	8008376 <_strtol_l.constprop.0+0xc6>
 800836c:	3c57      	subs	r4, #87	; 0x57
 800836e:	e7db      	b.n	8008328 <_strtol_l.constprop.0+0x78>
 8008370:	f04f 3eff 	mov.w	lr, #4294967295
 8008374:	e7e6      	b.n	8008344 <_strtol_l.constprop.0+0x94>
 8008376:	f1be 3fff 	cmp.w	lr, #4294967295
 800837a:	d105      	bne.n	8008388 <_strtol_l.constprop.0+0xd8>
 800837c:	2322      	movs	r3, #34	; 0x22
 800837e:	6003      	str	r3, [r0, #0]
 8008380:	4646      	mov	r6, r8
 8008382:	b942      	cbnz	r2, 8008396 <_strtol_l.constprop.0+0xe6>
 8008384:	4630      	mov	r0, r6
 8008386:	e79e      	b.n	80082c6 <_strtol_l.constprop.0+0x16>
 8008388:	b107      	cbz	r7, 800838c <_strtol_l.constprop.0+0xdc>
 800838a:	4276      	negs	r6, r6
 800838c:	2a00      	cmp	r2, #0
 800838e:	d0f9      	beq.n	8008384 <_strtol_l.constprop.0+0xd4>
 8008390:	f1be 0f00 	cmp.w	lr, #0
 8008394:	d000      	beq.n	8008398 <_strtol_l.constprop.0+0xe8>
 8008396:	1e69      	subs	r1, r5, #1
 8008398:	6011      	str	r1, [r2, #0]
 800839a:	e7f3      	b.n	8008384 <_strtol_l.constprop.0+0xd4>
 800839c:	2430      	movs	r4, #48	; 0x30
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d1b1      	bne.n	8008306 <_strtol_l.constprop.0+0x56>
 80083a2:	2308      	movs	r3, #8
 80083a4:	e7af      	b.n	8008306 <_strtol_l.constprop.0+0x56>
 80083a6:	2c30      	cmp	r4, #48	; 0x30
 80083a8:	d0a5      	beq.n	80082f6 <_strtol_l.constprop.0+0x46>
 80083aa:	230a      	movs	r3, #10
 80083ac:	e7ab      	b.n	8008306 <_strtol_l.constprop.0+0x56>
 80083ae:	bf00      	nop
 80083b0:	0800b929 	.word	0x0800b929

080083b4 <strtol>:
 80083b4:	4613      	mov	r3, r2
 80083b6:	460a      	mov	r2, r1
 80083b8:	4601      	mov	r1, r0
 80083ba:	4802      	ldr	r0, [pc, #8]	; (80083c4 <strtol+0x10>)
 80083bc:	6800      	ldr	r0, [r0, #0]
 80083be:	f7ff bf77 	b.w	80082b0 <_strtol_l.constprop.0>
 80083c2:	bf00      	nop
 80083c4:	200003c4 	.word	0x200003c4

080083c8 <__cvt>:
 80083c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80083cc:	ec55 4b10 	vmov	r4, r5, d0
 80083d0:	2d00      	cmp	r5, #0
 80083d2:	460e      	mov	r6, r1
 80083d4:	4619      	mov	r1, r3
 80083d6:	462b      	mov	r3, r5
 80083d8:	bfbb      	ittet	lt
 80083da:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80083de:	461d      	movlt	r5, r3
 80083e0:	2300      	movge	r3, #0
 80083e2:	232d      	movlt	r3, #45	; 0x2d
 80083e4:	700b      	strb	r3, [r1, #0]
 80083e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083e8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80083ec:	4691      	mov	r9, r2
 80083ee:	f023 0820 	bic.w	r8, r3, #32
 80083f2:	bfbc      	itt	lt
 80083f4:	4622      	movlt	r2, r4
 80083f6:	4614      	movlt	r4, r2
 80083f8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80083fc:	d005      	beq.n	800840a <__cvt+0x42>
 80083fe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008402:	d100      	bne.n	8008406 <__cvt+0x3e>
 8008404:	3601      	adds	r6, #1
 8008406:	2102      	movs	r1, #2
 8008408:	e000      	b.n	800840c <__cvt+0x44>
 800840a:	2103      	movs	r1, #3
 800840c:	ab03      	add	r3, sp, #12
 800840e:	9301      	str	r3, [sp, #4]
 8008410:	ab02      	add	r3, sp, #8
 8008412:	9300      	str	r3, [sp, #0]
 8008414:	ec45 4b10 	vmov	d0, r4, r5
 8008418:	4653      	mov	r3, sl
 800841a:	4632      	mov	r2, r6
 800841c:	f001 f8ec 	bl	80095f8 <_dtoa_r>
 8008420:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008424:	4607      	mov	r7, r0
 8008426:	d102      	bne.n	800842e <__cvt+0x66>
 8008428:	f019 0f01 	tst.w	r9, #1
 800842c:	d022      	beq.n	8008474 <__cvt+0xac>
 800842e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008432:	eb07 0906 	add.w	r9, r7, r6
 8008436:	d110      	bne.n	800845a <__cvt+0x92>
 8008438:	783b      	ldrb	r3, [r7, #0]
 800843a:	2b30      	cmp	r3, #48	; 0x30
 800843c:	d10a      	bne.n	8008454 <__cvt+0x8c>
 800843e:	2200      	movs	r2, #0
 8008440:	2300      	movs	r3, #0
 8008442:	4620      	mov	r0, r4
 8008444:	4629      	mov	r1, r5
 8008446:	f7f8 fb4f 	bl	8000ae8 <__aeabi_dcmpeq>
 800844a:	b918      	cbnz	r0, 8008454 <__cvt+0x8c>
 800844c:	f1c6 0601 	rsb	r6, r6, #1
 8008450:	f8ca 6000 	str.w	r6, [sl]
 8008454:	f8da 3000 	ldr.w	r3, [sl]
 8008458:	4499      	add	r9, r3
 800845a:	2200      	movs	r2, #0
 800845c:	2300      	movs	r3, #0
 800845e:	4620      	mov	r0, r4
 8008460:	4629      	mov	r1, r5
 8008462:	f7f8 fb41 	bl	8000ae8 <__aeabi_dcmpeq>
 8008466:	b108      	cbz	r0, 800846c <__cvt+0xa4>
 8008468:	f8cd 900c 	str.w	r9, [sp, #12]
 800846c:	2230      	movs	r2, #48	; 0x30
 800846e:	9b03      	ldr	r3, [sp, #12]
 8008470:	454b      	cmp	r3, r9
 8008472:	d307      	bcc.n	8008484 <__cvt+0xbc>
 8008474:	9b03      	ldr	r3, [sp, #12]
 8008476:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008478:	1bdb      	subs	r3, r3, r7
 800847a:	4638      	mov	r0, r7
 800847c:	6013      	str	r3, [r2, #0]
 800847e:	b004      	add	sp, #16
 8008480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008484:	1c59      	adds	r1, r3, #1
 8008486:	9103      	str	r1, [sp, #12]
 8008488:	701a      	strb	r2, [r3, #0]
 800848a:	e7f0      	b.n	800846e <__cvt+0xa6>

0800848c <__exponent>:
 800848c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800848e:	4603      	mov	r3, r0
 8008490:	2900      	cmp	r1, #0
 8008492:	bfb8      	it	lt
 8008494:	4249      	neglt	r1, r1
 8008496:	f803 2b02 	strb.w	r2, [r3], #2
 800849a:	bfb4      	ite	lt
 800849c:	222d      	movlt	r2, #45	; 0x2d
 800849e:	222b      	movge	r2, #43	; 0x2b
 80084a0:	2909      	cmp	r1, #9
 80084a2:	7042      	strb	r2, [r0, #1]
 80084a4:	dd2a      	ble.n	80084fc <__exponent+0x70>
 80084a6:	f10d 0207 	add.w	r2, sp, #7
 80084aa:	4617      	mov	r7, r2
 80084ac:	260a      	movs	r6, #10
 80084ae:	4694      	mov	ip, r2
 80084b0:	fb91 f5f6 	sdiv	r5, r1, r6
 80084b4:	fb06 1415 	mls	r4, r6, r5, r1
 80084b8:	3430      	adds	r4, #48	; 0x30
 80084ba:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80084be:	460c      	mov	r4, r1
 80084c0:	2c63      	cmp	r4, #99	; 0x63
 80084c2:	f102 32ff 	add.w	r2, r2, #4294967295
 80084c6:	4629      	mov	r1, r5
 80084c8:	dcf1      	bgt.n	80084ae <__exponent+0x22>
 80084ca:	3130      	adds	r1, #48	; 0x30
 80084cc:	f1ac 0402 	sub.w	r4, ip, #2
 80084d0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80084d4:	1c41      	adds	r1, r0, #1
 80084d6:	4622      	mov	r2, r4
 80084d8:	42ba      	cmp	r2, r7
 80084da:	d30a      	bcc.n	80084f2 <__exponent+0x66>
 80084dc:	f10d 0209 	add.w	r2, sp, #9
 80084e0:	eba2 020c 	sub.w	r2, r2, ip
 80084e4:	42bc      	cmp	r4, r7
 80084e6:	bf88      	it	hi
 80084e8:	2200      	movhi	r2, #0
 80084ea:	4413      	add	r3, r2
 80084ec:	1a18      	subs	r0, r3, r0
 80084ee:	b003      	add	sp, #12
 80084f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084f2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80084f6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80084fa:	e7ed      	b.n	80084d8 <__exponent+0x4c>
 80084fc:	2330      	movs	r3, #48	; 0x30
 80084fe:	3130      	adds	r1, #48	; 0x30
 8008500:	7083      	strb	r3, [r0, #2]
 8008502:	70c1      	strb	r1, [r0, #3]
 8008504:	1d03      	adds	r3, r0, #4
 8008506:	e7f1      	b.n	80084ec <__exponent+0x60>

08008508 <_printf_float>:
 8008508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800850c:	ed2d 8b02 	vpush	{d8}
 8008510:	b08d      	sub	sp, #52	; 0x34
 8008512:	460c      	mov	r4, r1
 8008514:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008518:	4616      	mov	r6, r2
 800851a:	461f      	mov	r7, r3
 800851c:	4605      	mov	r5, r0
 800851e:	f000 ff6b 	bl	80093f8 <_localeconv_r>
 8008522:	f8d0 a000 	ldr.w	sl, [r0]
 8008526:	4650      	mov	r0, sl
 8008528:	f7f7 feb2 	bl	8000290 <strlen>
 800852c:	2300      	movs	r3, #0
 800852e:	930a      	str	r3, [sp, #40]	; 0x28
 8008530:	6823      	ldr	r3, [r4, #0]
 8008532:	9305      	str	r3, [sp, #20]
 8008534:	f8d8 3000 	ldr.w	r3, [r8]
 8008538:	f894 b018 	ldrb.w	fp, [r4, #24]
 800853c:	3307      	adds	r3, #7
 800853e:	f023 0307 	bic.w	r3, r3, #7
 8008542:	f103 0208 	add.w	r2, r3, #8
 8008546:	f8c8 2000 	str.w	r2, [r8]
 800854a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800854e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008552:	9307      	str	r3, [sp, #28]
 8008554:	f8cd 8018 	str.w	r8, [sp, #24]
 8008558:	ee08 0a10 	vmov	s16, r0
 800855c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8008560:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008564:	4b9e      	ldr	r3, [pc, #632]	; (80087e0 <_printf_float+0x2d8>)
 8008566:	f04f 32ff 	mov.w	r2, #4294967295
 800856a:	f7f8 faef 	bl	8000b4c <__aeabi_dcmpun>
 800856e:	bb88      	cbnz	r0, 80085d4 <_printf_float+0xcc>
 8008570:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008574:	4b9a      	ldr	r3, [pc, #616]	; (80087e0 <_printf_float+0x2d8>)
 8008576:	f04f 32ff 	mov.w	r2, #4294967295
 800857a:	f7f8 fac9 	bl	8000b10 <__aeabi_dcmple>
 800857e:	bb48      	cbnz	r0, 80085d4 <_printf_float+0xcc>
 8008580:	2200      	movs	r2, #0
 8008582:	2300      	movs	r3, #0
 8008584:	4640      	mov	r0, r8
 8008586:	4649      	mov	r1, r9
 8008588:	f7f8 fab8 	bl	8000afc <__aeabi_dcmplt>
 800858c:	b110      	cbz	r0, 8008594 <_printf_float+0x8c>
 800858e:	232d      	movs	r3, #45	; 0x2d
 8008590:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008594:	4a93      	ldr	r2, [pc, #588]	; (80087e4 <_printf_float+0x2dc>)
 8008596:	4b94      	ldr	r3, [pc, #592]	; (80087e8 <_printf_float+0x2e0>)
 8008598:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800859c:	bf94      	ite	ls
 800859e:	4690      	movls	r8, r2
 80085a0:	4698      	movhi	r8, r3
 80085a2:	2303      	movs	r3, #3
 80085a4:	6123      	str	r3, [r4, #16]
 80085a6:	9b05      	ldr	r3, [sp, #20]
 80085a8:	f023 0304 	bic.w	r3, r3, #4
 80085ac:	6023      	str	r3, [r4, #0]
 80085ae:	f04f 0900 	mov.w	r9, #0
 80085b2:	9700      	str	r7, [sp, #0]
 80085b4:	4633      	mov	r3, r6
 80085b6:	aa0b      	add	r2, sp, #44	; 0x2c
 80085b8:	4621      	mov	r1, r4
 80085ba:	4628      	mov	r0, r5
 80085bc:	f000 f9da 	bl	8008974 <_printf_common>
 80085c0:	3001      	adds	r0, #1
 80085c2:	f040 8090 	bne.w	80086e6 <_printf_float+0x1de>
 80085c6:	f04f 30ff 	mov.w	r0, #4294967295
 80085ca:	b00d      	add	sp, #52	; 0x34
 80085cc:	ecbd 8b02 	vpop	{d8}
 80085d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085d4:	4642      	mov	r2, r8
 80085d6:	464b      	mov	r3, r9
 80085d8:	4640      	mov	r0, r8
 80085da:	4649      	mov	r1, r9
 80085dc:	f7f8 fab6 	bl	8000b4c <__aeabi_dcmpun>
 80085e0:	b140      	cbz	r0, 80085f4 <_printf_float+0xec>
 80085e2:	464b      	mov	r3, r9
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	bfbc      	itt	lt
 80085e8:	232d      	movlt	r3, #45	; 0x2d
 80085ea:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80085ee:	4a7f      	ldr	r2, [pc, #508]	; (80087ec <_printf_float+0x2e4>)
 80085f0:	4b7f      	ldr	r3, [pc, #508]	; (80087f0 <_printf_float+0x2e8>)
 80085f2:	e7d1      	b.n	8008598 <_printf_float+0x90>
 80085f4:	6863      	ldr	r3, [r4, #4]
 80085f6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80085fa:	9206      	str	r2, [sp, #24]
 80085fc:	1c5a      	adds	r2, r3, #1
 80085fe:	d13f      	bne.n	8008680 <_printf_float+0x178>
 8008600:	2306      	movs	r3, #6
 8008602:	6063      	str	r3, [r4, #4]
 8008604:	9b05      	ldr	r3, [sp, #20]
 8008606:	6861      	ldr	r1, [r4, #4]
 8008608:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800860c:	2300      	movs	r3, #0
 800860e:	9303      	str	r3, [sp, #12]
 8008610:	ab0a      	add	r3, sp, #40	; 0x28
 8008612:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008616:	ab09      	add	r3, sp, #36	; 0x24
 8008618:	ec49 8b10 	vmov	d0, r8, r9
 800861c:	9300      	str	r3, [sp, #0]
 800861e:	6022      	str	r2, [r4, #0]
 8008620:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008624:	4628      	mov	r0, r5
 8008626:	f7ff fecf 	bl	80083c8 <__cvt>
 800862a:	9b06      	ldr	r3, [sp, #24]
 800862c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800862e:	2b47      	cmp	r3, #71	; 0x47
 8008630:	4680      	mov	r8, r0
 8008632:	d108      	bne.n	8008646 <_printf_float+0x13e>
 8008634:	1cc8      	adds	r0, r1, #3
 8008636:	db02      	blt.n	800863e <_printf_float+0x136>
 8008638:	6863      	ldr	r3, [r4, #4]
 800863a:	4299      	cmp	r1, r3
 800863c:	dd41      	ble.n	80086c2 <_printf_float+0x1ba>
 800863e:	f1ab 0302 	sub.w	r3, fp, #2
 8008642:	fa5f fb83 	uxtb.w	fp, r3
 8008646:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800864a:	d820      	bhi.n	800868e <_printf_float+0x186>
 800864c:	3901      	subs	r1, #1
 800864e:	465a      	mov	r2, fp
 8008650:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008654:	9109      	str	r1, [sp, #36]	; 0x24
 8008656:	f7ff ff19 	bl	800848c <__exponent>
 800865a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800865c:	1813      	adds	r3, r2, r0
 800865e:	2a01      	cmp	r2, #1
 8008660:	4681      	mov	r9, r0
 8008662:	6123      	str	r3, [r4, #16]
 8008664:	dc02      	bgt.n	800866c <_printf_float+0x164>
 8008666:	6822      	ldr	r2, [r4, #0]
 8008668:	07d2      	lsls	r2, r2, #31
 800866a:	d501      	bpl.n	8008670 <_printf_float+0x168>
 800866c:	3301      	adds	r3, #1
 800866e:	6123      	str	r3, [r4, #16]
 8008670:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008674:	2b00      	cmp	r3, #0
 8008676:	d09c      	beq.n	80085b2 <_printf_float+0xaa>
 8008678:	232d      	movs	r3, #45	; 0x2d
 800867a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800867e:	e798      	b.n	80085b2 <_printf_float+0xaa>
 8008680:	9a06      	ldr	r2, [sp, #24]
 8008682:	2a47      	cmp	r2, #71	; 0x47
 8008684:	d1be      	bne.n	8008604 <_printf_float+0xfc>
 8008686:	2b00      	cmp	r3, #0
 8008688:	d1bc      	bne.n	8008604 <_printf_float+0xfc>
 800868a:	2301      	movs	r3, #1
 800868c:	e7b9      	b.n	8008602 <_printf_float+0xfa>
 800868e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008692:	d118      	bne.n	80086c6 <_printf_float+0x1be>
 8008694:	2900      	cmp	r1, #0
 8008696:	6863      	ldr	r3, [r4, #4]
 8008698:	dd0b      	ble.n	80086b2 <_printf_float+0x1aa>
 800869a:	6121      	str	r1, [r4, #16]
 800869c:	b913      	cbnz	r3, 80086a4 <_printf_float+0x19c>
 800869e:	6822      	ldr	r2, [r4, #0]
 80086a0:	07d0      	lsls	r0, r2, #31
 80086a2:	d502      	bpl.n	80086aa <_printf_float+0x1a2>
 80086a4:	3301      	adds	r3, #1
 80086a6:	440b      	add	r3, r1
 80086a8:	6123      	str	r3, [r4, #16]
 80086aa:	65a1      	str	r1, [r4, #88]	; 0x58
 80086ac:	f04f 0900 	mov.w	r9, #0
 80086b0:	e7de      	b.n	8008670 <_printf_float+0x168>
 80086b2:	b913      	cbnz	r3, 80086ba <_printf_float+0x1b2>
 80086b4:	6822      	ldr	r2, [r4, #0]
 80086b6:	07d2      	lsls	r2, r2, #31
 80086b8:	d501      	bpl.n	80086be <_printf_float+0x1b6>
 80086ba:	3302      	adds	r3, #2
 80086bc:	e7f4      	b.n	80086a8 <_printf_float+0x1a0>
 80086be:	2301      	movs	r3, #1
 80086c0:	e7f2      	b.n	80086a8 <_printf_float+0x1a0>
 80086c2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80086c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086c8:	4299      	cmp	r1, r3
 80086ca:	db05      	blt.n	80086d8 <_printf_float+0x1d0>
 80086cc:	6823      	ldr	r3, [r4, #0]
 80086ce:	6121      	str	r1, [r4, #16]
 80086d0:	07d8      	lsls	r0, r3, #31
 80086d2:	d5ea      	bpl.n	80086aa <_printf_float+0x1a2>
 80086d4:	1c4b      	adds	r3, r1, #1
 80086d6:	e7e7      	b.n	80086a8 <_printf_float+0x1a0>
 80086d8:	2900      	cmp	r1, #0
 80086da:	bfd4      	ite	le
 80086dc:	f1c1 0202 	rsble	r2, r1, #2
 80086e0:	2201      	movgt	r2, #1
 80086e2:	4413      	add	r3, r2
 80086e4:	e7e0      	b.n	80086a8 <_printf_float+0x1a0>
 80086e6:	6823      	ldr	r3, [r4, #0]
 80086e8:	055a      	lsls	r2, r3, #21
 80086ea:	d407      	bmi.n	80086fc <_printf_float+0x1f4>
 80086ec:	6923      	ldr	r3, [r4, #16]
 80086ee:	4642      	mov	r2, r8
 80086f0:	4631      	mov	r1, r6
 80086f2:	4628      	mov	r0, r5
 80086f4:	47b8      	blx	r7
 80086f6:	3001      	adds	r0, #1
 80086f8:	d12c      	bne.n	8008754 <_printf_float+0x24c>
 80086fa:	e764      	b.n	80085c6 <_printf_float+0xbe>
 80086fc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008700:	f240 80e0 	bls.w	80088c4 <_printf_float+0x3bc>
 8008704:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008708:	2200      	movs	r2, #0
 800870a:	2300      	movs	r3, #0
 800870c:	f7f8 f9ec 	bl	8000ae8 <__aeabi_dcmpeq>
 8008710:	2800      	cmp	r0, #0
 8008712:	d034      	beq.n	800877e <_printf_float+0x276>
 8008714:	4a37      	ldr	r2, [pc, #220]	; (80087f4 <_printf_float+0x2ec>)
 8008716:	2301      	movs	r3, #1
 8008718:	4631      	mov	r1, r6
 800871a:	4628      	mov	r0, r5
 800871c:	47b8      	blx	r7
 800871e:	3001      	adds	r0, #1
 8008720:	f43f af51 	beq.w	80085c6 <_printf_float+0xbe>
 8008724:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008728:	429a      	cmp	r2, r3
 800872a:	db02      	blt.n	8008732 <_printf_float+0x22a>
 800872c:	6823      	ldr	r3, [r4, #0]
 800872e:	07d8      	lsls	r0, r3, #31
 8008730:	d510      	bpl.n	8008754 <_printf_float+0x24c>
 8008732:	ee18 3a10 	vmov	r3, s16
 8008736:	4652      	mov	r2, sl
 8008738:	4631      	mov	r1, r6
 800873a:	4628      	mov	r0, r5
 800873c:	47b8      	blx	r7
 800873e:	3001      	adds	r0, #1
 8008740:	f43f af41 	beq.w	80085c6 <_printf_float+0xbe>
 8008744:	f04f 0800 	mov.w	r8, #0
 8008748:	f104 091a 	add.w	r9, r4, #26
 800874c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800874e:	3b01      	subs	r3, #1
 8008750:	4543      	cmp	r3, r8
 8008752:	dc09      	bgt.n	8008768 <_printf_float+0x260>
 8008754:	6823      	ldr	r3, [r4, #0]
 8008756:	079b      	lsls	r3, r3, #30
 8008758:	f100 8107 	bmi.w	800896a <_printf_float+0x462>
 800875c:	68e0      	ldr	r0, [r4, #12]
 800875e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008760:	4298      	cmp	r0, r3
 8008762:	bfb8      	it	lt
 8008764:	4618      	movlt	r0, r3
 8008766:	e730      	b.n	80085ca <_printf_float+0xc2>
 8008768:	2301      	movs	r3, #1
 800876a:	464a      	mov	r2, r9
 800876c:	4631      	mov	r1, r6
 800876e:	4628      	mov	r0, r5
 8008770:	47b8      	blx	r7
 8008772:	3001      	adds	r0, #1
 8008774:	f43f af27 	beq.w	80085c6 <_printf_float+0xbe>
 8008778:	f108 0801 	add.w	r8, r8, #1
 800877c:	e7e6      	b.n	800874c <_printf_float+0x244>
 800877e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008780:	2b00      	cmp	r3, #0
 8008782:	dc39      	bgt.n	80087f8 <_printf_float+0x2f0>
 8008784:	4a1b      	ldr	r2, [pc, #108]	; (80087f4 <_printf_float+0x2ec>)
 8008786:	2301      	movs	r3, #1
 8008788:	4631      	mov	r1, r6
 800878a:	4628      	mov	r0, r5
 800878c:	47b8      	blx	r7
 800878e:	3001      	adds	r0, #1
 8008790:	f43f af19 	beq.w	80085c6 <_printf_float+0xbe>
 8008794:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008798:	4313      	orrs	r3, r2
 800879a:	d102      	bne.n	80087a2 <_printf_float+0x29a>
 800879c:	6823      	ldr	r3, [r4, #0]
 800879e:	07d9      	lsls	r1, r3, #31
 80087a0:	d5d8      	bpl.n	8008754 <_printf_float+0x24c>
 80087a2:	ee18 3a10 	vmov	r3, s16
 80087a6:	4652      	mov	r2, sl
 80087a8:	4631      	mov	r1, r6
 80087aa:	4628      	mov	r0, r5
 80087ac:	47b8      	blx	r7
 80087ae:	3001      	adds	r0, #1
 80087b0:	f43f af09 	beq.w	80085c6 <_printf_float+0xbe>
 80087b4:	f04f 0900 	mov.w	r9, #0
 80087b8:	f104 0a1a 	add.w	sl, r4, #26
 80087bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087be:	425b      	negs	r3, r3
 80087c0:	454b      	cmp	r3, r9
 80087c2:	dc01      	bgt.n	80087c8 <_printf_float+0x2c0>
 80087c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087c6:	e792      	b.n	80086ee <_printf_float+0x1e6>
 80087c8:	2301      	movs	r3, #1
 80087ca:	4652      	mov	r2, sl
 80087cc:	4631      	mov	r1, r6
 80087ce:	4628      	mov	r0, r5
 80087d0:	47b8      	blx	r7
 80087d2:	3001      	adds	r0, #1
 80087d4:	f43f aef7 	beq.w	80085c6 <_printf_float+0xbe>
 80087d8:	f109 0901 	add.w	r9, r9, #1
 80087dc:	e7ee      	b.n	80087bc <_printf_float+0x2b4>
 80087de:	bf00      	nop
 80087e0:	7fefffff 	.word	0x7fefffff
 80087e4:	0800ba29 	.word	0x0800ba29
 80087e8:	0800ba2d 	.word	0x0800ba2d
 80087ec:	0800ba31 	.word	0x0800ba31
 80087f0:	0800ba35 	.word	0x0800ba35
 80087f4:	0800ba39 	.word	0x0800ba39
 80087f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80087fa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80087fc:	429a      	cmp	r2, r3
 80087fe:	bfa8      	it	ge
 8008800:	461a      	movge	r2, r3
 8008802:	2a00      	cmp	r2, #0
 8008804:	4691      	mov	r9, r2
 8008806:	dc37      	bgt.n	8008878 <_printf_float+0x370>
 8008808:	f04f 0b00 	mov.w	fp, #0
 800880c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008810:	f104 021a 	add.w	r2, r4, #26
 8008814:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008816:	9305      	str	r3, [sp, #20]
 8008818:	eba3 0309 	sub.w	r3, r3, r9
 800881c:	455b      	cmp	r3, fp
 800881e:	dc33      	bgt.n	8008888 <_printf_float+0x380>
 8008820:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008824:	429a      	cmp	r2, r3
 8008826:	db3b      	blt.n	80088a0 <_printf_float+0x398>
 8008828:	6823      	ldr	r3, [r4, #0]
 800882a:	07da      	lsls	r2, r3, #31
 800882c:	d438      	bmi.n	80088a0 <_printf_float+0x398>
 800882e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008832:	eba2 0903 	sub.w	r9, r2, r3
 8008836:	9b05      	ldr	r3, [sp, #20]
 8008838:	1ad2      	subs	r2, r2, r3
 800883a:	4591      	cmp	r9, r2
 800883c:	bfa8      	it	ge
 800883e:	4691      	movge	r9, r2
 8008840:	f1b9 0f00 	cmp.w	r9, #0
 8008844:	dc35      	bgt.n	80088b2 <_printf_float+0x3aa>
 8008846:	f04f 0800 	mov.w	r8, #0
 800884a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800884e:	f104 0a1a 	add.w	sl, r4, #26
 8008852:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008856:	1a9b      	subs	r3, r3, r2
 8008858:	eba3 0309 	sub.w	r3, r3, r9
 800885c:	4543      	cmp	r3, r8
 800885e:	f77f af79 	ble.w	8008754 <_printf_float+0x24c>
 8008862:	2301      	movs	r3, #1
 8008864:	4652      	mov	r2, sl
 8008866:	4631      	mov	r1, r6
 8008868:	4628      	mov	r0, r5
 800886a:	47b8      	blx	r7
 800886c:	3001      	adds	r0, #1
 800886e:	f43f aeaa 	beq.w	80085c6 <_printf_float+0xbe>
 8008872:	f108 0801 	add.w	r8, r8, #1
 8008876:	e7ec      	b.n	8008852 <_printf_float+0x34a>
 8008878:	4613      	mov	r3, r2
 800887a:	4631      	mov	r1, r6
 800887c:	4642      	mov	r2, r8
 800887e:	4628      	mov	r0, r5
 8008880:	47b8      	blx	r7
 8008882:	3001      	adds	r0, #1
 8008884:	d1c0      	bne.n	8008808 <_printf_float+0x300>
 8008886:	e69e      	b.n	80085c6 <_printf_float+0xbe>
 8008888:	2301      	movs	r3, #1
 800888a:	4631      	mov	r1, r6
 800888c:	4628      	mov	r0, r5
 800888e:	9205      	str	r2, [sp, #20]
 8008890:	47b8      	blx	r7
 8008892:	3001      	adds	r0, #1
 8008894:	f43f ae97 	beq.w	80085c6 <_printf_float+0xbe>
 8008898:	9a05      	ldr	r2, [sp, #20]
 800889a:	f10b 0b01 	add.w	fp, fp, #1
 800889e:	e7b9      	b.n	8008814 <_printf_float+0x30c>
 80088a0:	ee18 3a10 	vmov	r3, s16
 80088a4:	4652      	mov	r2, sl
 80088a6:	4631      	mov	r1, r6
 80088a8:	4628      	mov	r0, r5
 80088aa:	47b8      	blx	r7
 80088ac:	3001      	adds	r0, #1
 80088ae:	d1be      	bne.n	800882e <_printf_float+0x326>
 80088b0:	e689      	b.n	80085c6 <_printf_float+0xbe>
 80088b2:	9a05      	ldr	r2, [sp, #20]
 80088b4:	464b      	mov	r3, r9
 80088b6:	4442      	add	r2, r8
 80088b8:	4631      	mov	r1, r6
 80088ba:	4628      	mov	r0, r5
 80088bc:	47b8      	blx	r7
 80088be:	3001      	adds	r0, #1
 80088c0:	d1c1      	bne.n	8008846 <_printf_float+0x33e>
 80088c2:	e680      	b.n	80085c6 <_printf_float+0xbe>
 80088c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088c6:	2a01      	cmp	r2, #1
 80088c8:	dc01      	bgt.n	80088ce <_printf_float+0x3c6>
 80088ca:	07db      	lsls	r3, r3, #31
 80088cc:	d53a      	bpl.n	8008944 <_printf_float+0x43c>
 80088ce:	2301      	movs	r3, #1
 80088d0:	4642      	mov	r2, r8
 80088d2:	4631      	mov	r1, r6
 80088d4:	4628      	mov	r0, r5
 80088d6:	47b8      	blx	r7
 80088d8:	3001      	adds	r0, #1
 80088da:	f43f ae74 	beq.w	80085c6 <_printf_float+0xbe>
 80088de:	ee18 3a10 	vmov	r3, s16
 80088e2:	4652      	mov	r2, sl
 80088e4:	4631      	mov	r1, r6
 80088e6:	4628      	mov	r0, r5
 80088e8:	47b8      	blx	r7
 80088ea:	3001      	adds	r0, #1
 80088ec:	f43f ae6b 	beq.w	80085c6 <_printf_float+0xbe>
 80088f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80088f4:	2200      	movs	r2, #0
 80088f6:	2300      	movs	r3, #0
 80088f8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80088fc:	f7f8 f8f4 	bl	8000ae8 <__aeabi_dcmpeq>
 8008900:	b9d8      	cbnz	r0, 800893a <_printf_float+0x432>
 8008902:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008906:	f108 0201 	add.w	r2, r8, #1
 800890a:	4631      	mov	r1, r6
 800890c:	4628      	mov	r0, r5
 800890e:	47b8      	blx	r7
 8008910:	3001      	adds	r0, #1
 8008912:	d10e      	bne.n	8008932 <_printf_float+0x42a>
 8008914:	e657      	b.n	80085c6 <_printf_float+0xbe>
 8008916:	2301      	movs	r3, #1
 8008918:	4652      	mov	r2, sl
 800891a:	4631      	mov	r1, r6
 800891c:	4628      	mov	r0, r5
 800891e:	47b8      	blx	r7
 8008920:	3001      	adds	r0, #1
 8008922:	f43f ae50 	beq.w	80085c6 <_printf_float+0xbe>
 8008926:	f108 0801 	add.w	r8, r8, #1
 800892a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800892c:	3b01      	subs	r3, #1
 800892e:	4543      	cmp	r3, r8
 8008930:	dcf1      	bgt.n	8008916 <_printf_float+0x40e>
 8008932:	464b      	mov	r3, r9
 8008934:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008938:	e6da      	b.n	80086f0 <_printf_float+0x1e8>
 800893a:	f04f 0800 	mov.w	r8, #0
 800893e:	f104 0a1a 	add.w	sl, r4, #26
 8008942:	e7f2      	b.n	800892a <_printf_float+0x422>
 8008944:	2301      	movs	r3, #1
 8008946:	4642      	mov	r2, r8
 8008948:	e7df      	b.n	800890a <_printf_float+0x402>
 800894a:	2301      	movs	r3, #1
 800894c:	464a      	mov	r2, r9
 800894e:	4631      	mov	r1, r6
 8008950:	4628      	mov	r0, r5
 8008952:	47b8      	blx	r7
 8008954:	3001      	adds	r0, #1
 8008956:	f43f ae36 	beq.w	80085c6 <_printf_float+0xbe>
 800895a:	f108 0801 	add.w	r8, r8, #1
 800895e:	68e3      	ldr	r3, [r4, #12]
 8008960:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008962:	1a5b      	subs	r3, r3, r1
 8008964:	4543      	cmp	r3, r8
 8008966:	dcf0      	bgt.n	800894a <_printf_float+0x442>
 8008968:	e6f8      	b.n	800875c <_printf_float+0x254>
 800896a:	f04f 0800 	mov.w	r8, #0
 800896e:	f104 0919 	add.w	r9, r4, #25
 8008972:	e7f4      	b.n	800895e <_printf_float+0x456>

08008974 <_printf_common>:
 8008974:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008978:	4616      	mov	r6, r2
 800897a:	4699      	mov	r9, r3
 800897c:	688a      	ldr	r2, [r1, #8]
 800897e:	690b      	ldr	r3, [r1, #16]
 8008980:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008984:	4293      	cmp	r3, r2
 8008986:	bfb8      	it	lt
 8008988:	4613      	movlt	r3, r2
 800898a:	6033      	str	r3, [r6, #0]
 800898c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008990:	4607      	mov	r7, r0
 8008992:	460c      	mov	r4, r1
 8008994:	b10a      	cbz	r2, 800899a <_printf_common+0x26>
 8008996:	3301      	adds	r3, #1
 8008998:	6033      	str	r3, [r6, #0]
 800899a:	6823      	ldr	r3, [r4, #0]
 800899c:	0699      	lsls	r1, r3, #26
 800899e:	bf42      	ittt	mi
 80089a0:	6833      	ldrmi	r3, [r6, #0]
 80089a2:	3302      	addmi	r3, #2
 80089a4:	6033      	strmi	r3, [r6, #0]
 80089a6:	6825      	ldr	r5, [r4, #0]
 80089a8:	f015 0506 	ands.w	r5, r5, #6
 80089ac:	d106      	bne.n	80089bc <_printf_common+0x48>
 80089ae:	f104 0a19 	add.w	sl, r4, #25
 80089b2:	68e3      	ldr	r3, [r4, #12]
 80089b4:	6832      	ldr	r2, [r6, #0]
 80089b6:	1a9b      	subs	r3, r3, r2
 80089b8:	42ab      	cmp	r3, r5
 80089ba:	dc26      	bgt.n	8008a0a <_printf_common+0x96>
 80089bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80089c0:	1e13      	subs	r3, r2, #0
 80089c2:	6822      	ldr	r2, [r4, #0]
 80089c4:	bf18      	it	ne
 80089c6:	2301      	movne	r3, #1
 80089c8:	0692      	lsls	r2, r2, #26
 80089ca:	d42b      	bmi.n	8008a24 <_printf_common+0xb0>
 80089cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80089d0:	4649      	mov	r1, r9
 80089d2:	4638      	mov	r0, r7
 80089d4:	47c0      	blx	r8
 80089d6:	3001      	adds	r0, #1
 80089d8:	d01e      	beq.n	8008a18 <_printf_common+0xa4>
 80089da:	6823      	ldr	r3, [r4, #0]
 80089dc:	6922      	ldr	r2, [r4, #16]
 80089de:	f003 0306 	and.w	r3, r3, #6
 80089e2:	2b04      	cmp	r3, #4
 80089e4:	bf02      	ittt	eq
 80089e6:	68e5      	ldreq	r5, [r4, #12]
 80089e8:	6833      	ldreq	r3, [r6, #0]
 80089ea:	1aed      	subeq	r5, r5, r3
 80089ec:	68a3      	ldr	r3, [r4, #8]
 80089ee:	bf0c      	ite	eq
 80089f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80089f4:	2500      	movne	r5, #0
 80089f6:	4293      	cmp	r3, r2
 80089f8:	bfc4      	itt	gt
 80089fa:	1a9b      	subgt	r3, r3, r2
 80089fc:	18ed      	addgt	r5, r5, r3
 80089fe:	2600      	movs	r6, #0
 8008a00:	341a      	adds	r4, #26
 8008a02:	42b5      	cmp	r5, r6
 8008a04:	d11a      	bne.n	8008a3c <_printf_common+0xc8>
 8008a06:	2000      	movs	r0, #0
 8008a08:	e008      	b.n	8008a1c <_printf_common+0xa8>
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	4652      	mov	r2, sl
 8008a0e:	4649      	mov	r1, r9
 8008a10:	4638      	mov	r0, r7
 8008a12:	47c0      	blx	r8
 8008a14:	3001      	adds	r0, #1
 8008a16:	d103      	bne.n	8008a20 <_printf_common+0xac>
 8008a18:	f04f 30ff 	mov.w	r0, #4294967295
 8008a1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a20:	3501      	adds	r5, #1
 8008a22:	e7c6      	b.n	80089b2 <_printf_common+0x3e>
 8008a24:	18e1      	adds	r1, r4, r3
 8008a26:	1c5a      	adds	r2, r3, #1
 8008a28:	2030      	movs	r0, #48	; 0x30
 8008a2a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008a2e:	4422      	add	r2, r4
 8008a30:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008a34:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008a38:	3302      	adds	r3, #2
 8008a3a:	e7c7      	b.n	80089cc <_printf_common+0x58>
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	4622      	mov	r2, r4
 8008a40:	4649      	mov	r1, r9
 8008a42:	4638      	mov	r0, r7
 8008a44:	47c0      	blx	r8
 8008a46:	3001      	adds	r0, #1
 8008a48:	d0e6      	beq.n	8008a18 <_printf_common+0xa4>
 8008a4a:	3601      	adds	r6, #1
 8008a4c:	e7d9      	b.n	8008a02 <_printf_common+0x8e>
	...

08008a50 <_printf_i>:
 8008a50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a54:	7e0f      	ldrb	r7, [r1, #24]
 8008a56:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008a58:	2f78      	cmp	r7, #120	; 0x78
 8008a5a:	4691      	mov	r9, r2
 8008a5c:	4680      	mov	r8, r0
 8008a5e:	460c      	mov	r4, r1
 8008a60:	469a      	mov	sl, r3
 8008a62:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008a66:	d807      	bhi.n	8008a78 <_printf_i+0x28>
 8008a68:	2f62      	cmp	r7, #98	; 0x62
 8008a6a:	d80a      	bhi.n	8008a82 <_printf_i+0x32>
 8008a6c:	2f00      	cmp	r7, #0
 8008a6e:	f000 80d4 	beq.w	8008c1a <_printf_i+0x1ca>
 8008a72:	2f58      	cmp	r7, #88	; 0x58
 8008a74:	f000 80c0 	beq.w	8008bf8 <_printf_i+0x1a8>
 8008a78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008a7c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008a80:	e03a      	b.n	8008af8 <_printf_i+0xa8>
 8008a82:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008a86:	2b15      	cmp	r3, #21
 8008a88:	d8f6      	bhi.n	8008a78 <_printf_i+0x28>
 8008a8a:	a101      	add	r1, pc, #4	; (adr r1, 8008a90 <_printf_i+0x40>)
 8008a8c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008a90:	08008ae9 	.word	0x08008ae9
 8008a94:	08008afd 	.word	0x08008afd
 8008a98:	08008a79 	.word	0x08008a79
 8008a9c:	08008a79 	.word	0x08008a79
 8008aa0:	08008a79 	.word	0x08008a79
 8008aa4:	08008a79 	.word	0x08008a79
 8008aa8:	08008afd 	.word	0x08008afd
 8008aac:	08008a79 	.word	0x08008a79
 8008ab0:	08008a79 	.word	0x08008a79
 8008ab4:	08008a79 	.word	0x08008a79
 8008ab8:	08008a79 	.word	0x08008a79
 8008abc:	08008c01 	.word	0x08008c01
 8008ac0:	08008b29 	.word	0x08008b29
 8008ac4:	08008bbb 	.word	0x08008bbb
 8008ac8:	08008a79 	.word	0x08008a79
 8008acc:	08008a79 	.word	0x08008a79
 8008ad0:	08008c23 	.word	0x08008c23
 8008ad4:	08008a79 	.word	0x08008a79
 8008ad8:	08008b29 	.word	0x08008b29
 8008adc:	08008a79 	.word	0x08008a79
 8008ae0:	08008a79 	.word	0x08008a79
 8008ae4:	08008bc3 	.word	0x08008bc3
 8008ae8:	682b      	ldr	r3, [r5, #0]
 8008aea:	1d1a      	adds	r2, r3, #4
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	602a      	str	r2, [r5, #0]
 8008af0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008af4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008af8:	2301      	movs	r3, #1
 8008afa:	e09f      	b.n	8008c3c <_printf_i+0x1ec>
 8008afc:	6820      	ldr	r0, [r4, #0]
 8008afe:	682b      	ldr	r3, [r5, #0]
 8008b00:	0607      	lsls	r7, r0, #24
 8008b02:	f103 0104 	add.w	r1, r3, #4
 8008b06:	6029      	str	r1, [r5, #0]
 8008b08:	d501      	bpl.n	8008b0e <_printf_i+0xbe>
 8008b0a:	681e      	ldr	r6, [r3, #0]
 8008b0c:	e003      	b.n	8008b16 <_printf_i+0xc6>
 8008b0e:	0646      	lsls	r6, r0, #25
 8008b10:	d5fb      	bpl.n	8008b0a <_printf_i+0xba>
 8008b12:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008b16:	2e00      	cmp	r6, #0
 8008b18:	da03      	bge.n	8008b22 <_printf_i+0xd2>
 8008b1a:	232d      	movs	r3, #45	; 0x2d
 8008b1c:	4276      	negs	r6, r6
 8008b1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b22:	485a      	ldr	r0, [pc, #360]	; (8008c8c <_printf_i+0x23c>)
 8008b24:	230a      	movs	r3, #10
 8008b26:	e012      	b.n	8008b4e <_printf_i+0xfe>
 8008b28:	682b      	ldr	r3, [r5, #0]
 8008b2a:	6820      	ldr	r0, [r4, #0]
 8008b2c:	1d19      	adds	r1, r3, #4
 8008b2e:	6029      	str	r1, [r5, #0]
 8008b30:	0605      	lsls	r5, r0, #24
 8008b32:	d501      	bpl.n	8008b38 <_printf_i+0xe8>
 8008b34:	681e      	ldr	r6, [r3, #0]
 8008b36:	e002      	b.n	8008b3e <_printf_i+0xee>
 8008b38:	0641      	lsls	r1, r0, #25
 8008b3a:	d5fb      	bpl.n	8008b34 <_printf_i+0xe4>
 8008b3c:	881e      	ldrh	r6, [r3, #0]
 8008b3e:	4853      	ldr	r0, [pc, #332]	; (8008c8c <_printf_i+0x23c>)
 8008b40:	2f6f      	cmp	r7, #111	; 0x6f
 8008b42:	bf0c      	ite	eq
 8008b44:	2308      	moveq	r3, #8
 8008b46:	230a      	movne	r3, #10
 8008b48:	2100      	movs	r1, #0
 8008b4a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008b4e:	6865      	ldr	r5, [r4, #4]
 8008b50:	60a5      	str	r5, [r4, #8]
 8008b52:	2d00      	cmp	r5, #0
 8008b54:	bfa2      	ittt	ge
 8008b56:	6821      	ldrge	r1, [r4, #0]
 8008b58:	f021 0104 	bicge.w	r1, r1, #4
 8008b5c:	6021      	strge	r1, [r4, #0]
 8008b5e:	b90e      	cbnz	r6, 8008b64 <_printf_i+0x114>
 8008b60:	2d00      	cmp	r5, #0
 8008b62:	d04b      	beq.n	8008bfc <_printf_i+0x1ac>
 8008b64:	4615      	mov	r5, r2
 8008b66:	fbb6 f1f3 	udiv	r1, r6, r3
 8008b6a:	fb03 6711 	mls	r7, r3, r1, r6
 8008b6e:	5dc7      	ldrb	r7, [r0, r7]
 8008b70:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008b74:	4637      	mov	r7, r6
 8008b76:	42bb      	cmp	r3, r7
 8008b78:	460e      	mov	r6, r1
 8008b7a:	d9f4      	bls.n	8008b66 <_printf_i+0x116>
 8008b7c:	2b08      	cmp	r3, #8
 8008b7e:	d10b      	bne.n	8008b98 <_printf_i+0x148>
 8008b80:	6823      	ldr	r3, [r4, #0]
 8008b82:	07de      	lsls	r6, r3, #31
 8008b84:	d508      	bpl.n	8008b98 <_printf_i+0x148>
 8008b86:	6923      	ldr	r3, [r4, #16]
 8008b88:	6861      	ldr	r1, [r4, #4]
 8008b8a:	4299      	cmp	r1, r3
 8008b8c:	bfde      	ittt	le
 8008b8e:	2330      	movle	r3, #48	; 0x30
 8008b90:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008b94:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008b98:	1b52      	subs	r2, r2, r5
 8008b9a:	6122      	str	r2, [r4, #16]
 8008b9c:	f8cd a000 	str.w	sl, [sp]
 8008ba0:	464b      	mov	r3, r9
 8008ba2:	aa03      	add	r2, sp, #12
 8008ba4:	4621      	mov	r1, r4
 8008ba6:	4640      	mov	r0, r8
 8008ba8:	f7ff fee4 	bl	8008974 <_printf_common>
 8008bac:	3001      	adds	r0, #1
 8008bae:	d14a      	bne.n	8008c46 <_printf_i+0x1f6>
 8008bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8008bb4:	b004      	add	sp, #16
 8008bb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bba:	6823      	ldr	r3, [r4, #0]
 8008bbc:	f043 0320 	orr.w	r3, r3, #32
 8008bc0:	6023      	str	r3, [r4, #0]
 8008bc2:	4833      	ldr	r0, [pc, #204]	; (8008c90 <_printf_i+0x240>)
 8008bc4:	2778      	movs	r7, #120	; 0x78
 8008bc6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008bca:	6823      	ldr	r3, [r4, #0]
 8008bcc:	6829      	ldr	r1, [r5, #0]
 8008bce:	061f      	lsls	r7, r3, #24
 8008bd0:	f851 6b04 	ldr.w	r6, [r1], #4
 8008bd4:	d402      	bmi.n	8008bdc <_printf_i+0x18c>
 8008bd6:	065f      	lsls	r7, r3, #25
 8008bd8:	bf48      	it	mi
 8008bda:	b2b6      	uxthmi	r6, r6
 8008bdc:	07df      	lsls	r7, r3, #31
 8008bde:	bf48      	it	mi
 8008be0:	f043 0320 	orrmi.w	r3, r3, #32
 8008be4:	6029      	str	r1, [r5, #0]
 8008be6:	bf48      	it	mi
 8008be8:	6023      	strmi	r3, [r4, #0]
 8008bea:	b91e      	cbnz	r6, 8008bf4 <_printf_i+0x1a4>
 8008bec:	6823      	ldr	r3, [r4, #0]
 8008bee:	f023 0320 	bic.w	r3, r3, #32
 8008bf2:	6023      	str	r3, [r4, #0]
 8008bf4:	2310      	movs	r3, #16
 8008bf6:	e7a7      	b.n	8008b48 <_printf_i+0xf8>
 8008bf8:	4824      	ldr	r0, [pc, #144]	; (8008c8c <_printf_i+0x23c>)
 8008bfa:	e7e4      	b.n	8008bc6 <_printf_i+0x176>
 8008bfc:	4615      	mov	r5, r2
 8008bfe:	e7bd      	b.n	8008b7c <_printf_i+0x12c>
 8008c00:	682b      	ldr	r3, [r5, #0]
 8008c02:	6826      	ldr	r6, [r4, #0]
 8008c04:	6961      	ldr	r1, [r4, #20]
 8008c06:	1d18      	adds	r0, r3, #4
 8008c08:	6028      	str	r0, [r5, #0]
 8008c0a:	0635      	lsls	r5, r6, #24
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	d501      	bpl.n	8008c14 <_printf_i+0x1c4>
 8008c10:	6019      	str	r1, [r3, #0]
 8008c12:	e002      	b.n	8008c1a <_printf_i+0x1ca>
 8008c14:	0670      	lsls	r0, r6, #25
 8008c16:	d5fb      	bpl.n	8008c10 <_printf_i+0x1c0>
 8008c18:	8019      	strh	r1, [r3, #0]
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	6123      	str	r3, [r4, #16]
 8008c1e:	4615      	mov	r5, r2
 8008c20:	e7bc      	b.n	8008b9c <_printf_i+0x14c>
 8008c22:	682b      	ldr	r3, [r5, #0]
 8008c24:	1d1a      	adds	r2, r3, #4
 8008c26:	602a      	str	r2, [r5, #0]
 8008c28:	681d      	ldr	r5, [r3, #0]
 8008c2a:	6862      	ldr	r2, [r4, #4]
 8008c2c:	2100      	movs	r1, #0
 8008c2e:	4628      	mov	r0, r5
 8008c30:	f7f7 fade 	bl	80001f0 <memchr>
 8008c34:	b108      	cbz	r0, 8008c3a <_printf_i+0x1ea>
 8008c36:	1b40      	subs	r0, r0, r5
 8008c38:	6060      	str	r0, [r4, #4]
 8008c3a:	6863      	ldr	r3, [r4, #4]
 8008c3c:	6123      	str	r3, [r4, #16]
 8008c3e:	2300      	movs	r3, #0
 8008c40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c44:	e7aa      	b.n	8008b9c <_printf_i+0x14c>
 8008c46:	6923      	ldr	r3, [r4, #16]
 8008c48:	462a      	mov	r2, r5
 8008c4a:	4649      	mov	r1, r9
 8008c4c:	4640      	mov	r0, r8
 8008c4e:	47d0      	blx	sl
 8008c50:	3001      	adds	r0, #1
 8008c52:	d0ad      	beq.n	8008bb0 <_printf_i+0x160>
 8008c54:	6823      	ldr	r3, [r4, #0]
 8008c56:	079b      	lsls	r3, r3, #30
 8008c58:	d413      	bmi.n	8008c82 <_printf_i+0x232>
 8008c5a:	68e0      	ldr	r0, [r4, #12]
 8008c5c:	9b03      	ldr	r3, [sp, #12]
 8008c5e:	4298      	cmp	r0, r3
 8008c60:	bfb8      	it	lt
 8008c62:	4618      	movlt	r0, r3
 8008c64:	e7a6      	b.n	8008bb4 <_printf_i+0x164>
 8008c66:	2301      	movs	r3, #1
 8008c68:	4632      	mov	r2, r6
 8008c6a:	4649      	mov	r1, r9
 8008c6c:	4640      	mov	r0, r8
 8008c6e:	47d0      	blx	sl
 8008c70:	3001      	adds	r0, #1
 8008c72:	d09d      	beq.n	8008bb0 <_printf_i+0x160>
 8008c74:	3501      	adds	r5, #1
 8008c76:	68e3      	ldr	r3, [r4, #12]
 8008c78:	9903      	ldr	r1, [sp, #12]
 8008c7a:	1a5b      	subs	r3, r3, r1
 8008c7c:	42ab      	cmp	r3, r5
 8008c7e:	dcf2      	bgt.n	8008c66 <_printf_i+0x216>
 8008c80:	e7eb      	b.n	8008c5a <_printf_i+0x20a>
 8008c82:	2500      	movs	r5, #0
 8008c84:	f104 0619 	add.w	r6, r4, #25
 8008c88:	e7f5      	b.n	8008c76 <_printf_i+0x226>
 8008c8a:	bf00      	nop
 8008c8c:	0800ba3b 	.word	0x0800ba3b
 8008c90:	0800ba4c 	.word	0x0800ba4c

08008c94 <__sflush_r>:
 8008c94:	898a      	ldrh	r2, [r1, #12]
 8008c96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c9a:	4605      	mov	r5, r0
 8008c9c:	0710      	lsls	r0, r2, #28
 8008c9e:	460c      	mov	r4, r1
 8008ca0:	d458      	bmi.n	8008d54 <__sflush_r+0xc0>
 8008ca2:	684b      	ldr	r3, [r1, #4]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	dc05      	bgt.n	8008cb4 <__sflush_r+0x20>
 8008ca8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	dc02      	bgt.n	8008cb4 <__sflush_r+0x20>
 8008cae:	2000      	movs	r0, #0
 8008cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cb4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008cb6:	2e00      	cmp	r6, #0
 8008cb8:	d0f9      	beq.n	8008cae <__sflush_r+0x1a>
 8008cba:	2300      	movs	r3, #0
 8008cbc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008cc0:	682f      	ldr	r7, [r5, #0]
 8008cc2:	6a21      	ldr	r1, [r4, #32]
 8008cc4:	602b      	str	r3, [r5, #0]
 8008cc6:	d032      	beq.n	8008d2e <__sflush_r+0x9a>
 8008cc8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008cca:	89a3      	ldrh	r3, [r4, #12]
 8008ccc:	075a      	lsls	r2, r3, #29
 8008cce:	d505      	bpl.n	8008cdc <__sflush_r+0x48>
 8008cd0:	6863      	ldr	r3, [r4, #4]
 8008cd2:	1ac0      	subs	r0, r0, r3
 8008cd4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008cd6:	b10b      	cbz	r3, 8008cdc <__sflush_r+0x48>
 8008cd8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008cda:	1ac0      	subs	r0, r0, r3
 8008cdc:	2300      	movs	r3, #0
 8008cde:	4602      	mov	r2, r0
 8008ce0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ce2:	6a21      	ldr	r1, [r4, #32]
 8008ce4:	4628      	mov	r0, r5
 8008ce6:	47b0      	blx	r6
 8008ce8:	1c43      	adds	r3, r0, #1
 8008cea:	89a3      	ldrh	r3, [r4, #12]
 8008cec:	d106      	bne.n	8008cfc <__sflush_r+0x68>
 8008cee:	6829      	ldr	r1, [r5, #0]
 8008cf0:	291d      	cmp	r1, #29
 8008cf2:	d82b      	bhi.n	8008d4c <__sflush_r+0xb8>
 8008cf4:	4a29      	ldr	r2, [pc, #164]	; (8008d9c <__sflush_r+0x108>)
 8008cf6:	410a      	asrs	r2, r1
 8008cf8:	07d6      	lsls	r6, r2, #31
 8008cfa:	d427      	bmi.n	8008d4c <__sflush_r+0xb8>
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	6062      	str	r2, [r4, #4]
 8008d00:	04d9      	lsls	r1, r3, #19
 8008d02:	6922      	ldr	r2, [r4, #16]
 8008d04:	6022      	str	r2, [r4, #0]
 8008d06:	d504      	bpl.n	8008d12 <__sflush_r+0x7e>
 8008d08:	1c42      	adds	r2, r0, #1
 8008d0a:	d101      	bne.n	8008d10 <__sflush_r+0x7c>
 8008d0c:	682b      	ldr	r3, [r5, #0]
 8008d0e:	b903      	cbnz	r3, 8008d12 <__sflush_r+0x7e>
 8008d10:	6560      	str	r0, [r4, #84]	; 0x54
 8008d12:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d14:	602f      	str	r7, [r5, #0]
 8008d16:	2900      	cmp	r1, #0
 8008d18:	d0c9      	beq.n	8008cae <__sflush_r+0x1a>
 8008d1a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d1e:	4299      	cmp	r1, r3
 8008d20:	d002      	beq.n	8008d28 <__sflush_r+0x94>
 8008d22:	4628      	mov	r0, r5
 8008d24:	f001 fa5a 	bl	800a1dc <_free_r>
 8008d28:	2000      	movs	r0, #0
 8008d2a:	6360      	str	r0, [r4, #52]	; 0x34
 8008d2c:	e7c0      	b.n	8008cb0 <__sflush_r+0x1c>
 8008d2e:	2301      	movs	r3, #1
 8008d30:	4628      	mov	r0, r5
 8008d32:	47b0      	blx	r6
 8008d34:	1c41      	adds	r1, r0, #1
 8008d36:	d1c8      	bne.n	8008cca <__sflush_r+0x36>
 8008d38:	682b      	ldr	r3, [r5, #0]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d0c5      	beq.n	8008cca <__sflush_r+0x36>
 8008d3e:	2b1d      	cmp	r3, #29
 8008d40:	d001      	beq.n	8008d46 <__sflush_r+0xb2>
 8008d42:	2b16      	cmp	r3, #22
 8008d44:	d101      	bne.n	8008d4a <__sflush_r+0xb6>
 8008d46:	602f      	str	r7, [r5, #0]
 8008d48:	e7b1      	b.n	8008cae <__sflush_r+0x1a>
 8008d4a:	89a3      	ldrh	r3, [r4, #12]
 8008d4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d50:	81a3      	strh	r3, [r4, #12]
 8008d52:	e7ad      	b.n	8008cb0 <__sflush_r+0x1c>
 8008d54:	690f      	ldr	r7, [r1, #16]
 8008d56:	2f00      	cmp	r7, #0
 8008d58:	d0a9      	beq.n	8008cae <__sflush_r+0x1a>
 8008d5a:	0793      	lsls	r3, r2, #30
 8008d5c:	680e      	ldr	r6, [r1, #0]
 8008d5e:	bf08      	it	eq
 8008d60:	694b      	ldreq	r3, [r1, #20]
 8008d62:	600f      	str	r7, [r1, #0]
 8008d64:	bf18      	it	ne
 8008d66:	2300      	movne	r3, #0
 8008d68:	eba6 0807 	sub.w	r8, r6, r7
 8008d6c:	608b      	str	r3, [r1, #8]
 8008d6e:	f1b8 0f00 	cmp.w	r8, #0
 8008d72:	dd9c      	ble.n	8008cae <__sflush_r+0x1a>
 8008d74:	6a21      	ldr	r1, [r4, #32]
 8008d76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008d78:	4643      	mov	r3, r8
 8008d7a:	463a      	mov	r2, r7
 8008d7c:	4628      	mov	r0, r5
 8008d7e:	47b0      	blx	r6
 8008d80:	2800      	cmp	r0, #0
 8008d82:	dc06      	bgt.n	8008d92 <__sflush_r+0xfe>
 8008d84:	89a3      	ldrh	r3, [r4, #12]
 8008d86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d8a:	81a3      	strh	r3, [r4, #12]
 8008d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d90:	e78e      	b.n	8008cb0 <__sflush_r+0x1c>
 8008d92:	4407      	add	r7, r0
 8008d94:	eba8 0800 	sub.w	r8, r8, r0
 8008d98:	e7e9      	b.n	8008d6e <__sflush_r+0xda>
 8008d9a:	bf00      	nop
 8008d9c:	dfbffffe 	.word	0xdfbffffe

08008da0 <_fflush_r>:
 8008da0:	b538      	push	{r3, r4, r5, lr}
 8008da2:	690b      	ldr	r3, [r1, #16]
 8008da4:	4605      	mov	r5, r0
 8008da6:	460c      	mov	r4, r1
 8008da8:	b913      	cbnz	r3, 8008db0 <_fflush_r+0x10>
 8008daa:	2500      	movs	r5, #0
 8008dac:	4628      	mov	r0, r5
 8008dae:	bd38      	pop	{r3, r4, r5, pc}
 8008db0:	b118      	cbz	r0, 8008dba <_fflush_r+0x1a>
 8008db2:	6a03      	ldr	r3, [r0, #32]
 8008db4:	b90b      	cbnz	r3, 8008dba <_fflush_r+0x1a>
 8008db6:	f000 f8bb 	bl	8008f30 <__sinit>
 8008dba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d0f3      	beq.n	8008daa <_fflush_r+0xa>
 8008dc2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008dc4:	07d0      	lsls	r0, r2, #31
 8008dc6:	d404      	bmi.n	8008dd2 <_fflush_r+0x32>
 8008dc8:	0599      	lsls	r1, r3, #22
 8008dca:	d402      	bmi.n	8008dd2 <_fflush_r+0x32>
 8008dcc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008dce:	f000 fb88 	bl	80094e2 <__retarget_lock_acquire_recursive>
 8008dd2:	4628      	mov	r0, r5
 8008dd4:	4621      	mov	r1, r4
 8008dd6:	f7ff ff5d 	bl	8008c94 <__sflush_r>
 8008dda:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ddc:	07da      	lsls	r2, r3, #31
 8008dde:	4605      	mov	r5, r0
 8008de0:	d4e4      	bmi.n	8008dac <_fflush_r+0xc>
 8008de2:	89a3      	ldrh	r3, [r4, #12]
 8008de4:	059b      	lsls	r3, r3, #22
 8008de6:	d4e1      	bmi.n	8008dac <_fflush_r+0xc>
 8008de8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008dea:	f000 fb7b 	bl	80094e4 <__retarget_lock_release_recursive>
 8008dee:	e7dd      	b.n	8008dac <_fflush_r+0xc>

08008df0 <fflush>:
 8008df0:	4601      	mov	r1, r0
 8008df2:	b920      	cbnz	r0, 8008dfe <fflush+0xe>
 8008df4:	4a04      	ldr	r2, [pc, #16]	; (8008e08 <fflush+0x18>)
 8008df6:	4905      	ldr	r1, [pc, #20]	; (8008e0c <fflush+0x1c>)
 8008df8:	4805      	ldr	r0, [pc, #20]	; (8008e10 <fflush+0x20>)
 8008dfa:	f000 b8b1 	b.w	8008f60 <_fwalk_sglue>
 8008dfe:	4b05      	ldr	r3, [pc, #20]	; (8008e14 <fflush+0x24>)
 8008e00:	6818      	ldr	r0, [r3, #0]
 8008e02:	f7ff bfcd 	b.w	8008da0 <_fflush_r>
 8008e06:	bf00      	nop
 8008e08:	2000036c 	.word	0x2000036c
 8008e0c:	08008da1 	.word	0x08008da1
 8008e10:	20000378 	.word	0x20000378
 8008e14:	200003c4 	.word	0x200003c4

08008e18 <std>:
 8008e18:	2300      	movs	r3, #0
 8008e1a:	b510      	push	{r4, lr}
 8008e1c:	4604      	mov	r4, r0
 8008e1e:	e9c0 3300 	strd	r3, r3, [r0]
 8008e22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008e26:	6083      	str	r3, [r0, #8]
 8008e28:	8181      	strh	r1, [r0, #12]
 8008e2a:	6643      	str	r3, [r0, #100]	; 0x64
 8008e2c:	81c2      	strh	r2, [r0, #14]
 8008e2e:	6183      	str	r3, [r0, #24]
 8008e30:	4619      	mov	r1, r3
 8008e32:	2208      	movs	r2, #8
 8008e34:	305c      	adds	r0, #92	; 0x5c
 8008e36:	f000 fac5 	bl	80093c4 <memset>
 8008e3a:	4b0d      	ldr	r3, [pc, #52]	; (8008e70 <std+0x58>)
 8008e3c:	6263      	str	r3, [r4, #36]	; 0x24
 8008e3e:	4b0d      	ldr	r3, [pc, #52]	; (8008e74 <std+0x5c>)
 8008e40:	62a3      	str	r3, [r4, #40]	; 0x28
 8008e42:	4b0d      	ldr	r3, [pc, #52]	; (8008e78 <std+0x60>)
 8008e44:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008e46:	4b0d      	ldr	r3, [pc, #52]	; (8008e7c <std+0x64>)
 8008e48:	6323      	str	r3, [r4, #48]	; 0x30
 8008e4a:	4b0d      	ldr	r3, [pc, #52]	; (8008e80 <std+0x68>)
 8008e4c:	6224      	str	r4, [r4, #32]
 8008e4e:	429c      	cmp	r4, r3
 8008e50:	d006      	beq.n	8008e60 <std+0x48>
 8008e52:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008e56:	4294      	cmp	r4, r2
 8008e58:	d002      	beq.n	8008e60 <std+0x48>
 8008e5a:	33d0      	adds	r3, #208	; 0xd0
 8008e5c:	429c      	cmp	r4, r3
 8008e5e:	d105      	bne.n	8008e6c <std+0x54>
 8008e60:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008e64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e68:	f000 bb3a 	b.w	80094e0 <__retarget_lock_init_recursive>
 8008e6c:	bd10      	pop	{r4, pc}
 8008e6e:	bf00      	nop
 8008e70:	08009215 	.word	0x08009215
 8008e74:	08009237 	.word	0x08009237
 8008e78:	0800926f 	.word	0x0800926f
 8008e7c:	08009293 	.word	0x08009293
 8008e80:	200007cc 	.word	0x200007cc

08008e84 <stdio_exit_handler>:
 8008e84:	4a02      	ldr	r2, [pc, #8]	; (8008e90 <stdio_exit_handler+0xc>)
 8008e86:	4903      	ldr	r1, [pc, #12]	; (8008e94 <stdio_exit_handler+0x10>)
 8008e88:	4803      	ldr	r0, [pc, #12]	; (8008e98 <stdio_exit_handler+0x14>)
 8008e8a:	f000 b869 	b.w	8008f60 <_fwalk_sglue>
 8008e8e:	bf00      	nop
 8008e90:	2000036c 	.word	0x2000036c
 8008e94:	08008da1 	.word	0x08008da1
 8008e98:	20000378 	.word	0x20000378

08008e9c <cleanup_stdio>:
 8008e9c:	6841      	ldr	r1, [r0, #4]
 8008e9e:	4b0c      	ldr	r3, [pc, #48]	; (8008ed0 <cleanup_stdio+0x34>)
 8008ea0:	4299      	cmp	r1, r3
 8008ea2:	b510      	push	{r4, lr}
 8008ea4:	4604      	mov	r4, r0
 8008ea6:	d001      	beq.n	8008eac <cleanup_stdio+0x10>
 8008ea8:	f7ff ff7a 	bl	8008da0 <_fflush_r>
 8008eac:	68a1      	ldr	r1, [r4, #8]
 8008eae:	4b09      	ldr	r3, [pc, #36]	; (8008ed4 <cleanup_stdio+0x38>)
 8008eb0:	4299      	cmp	r1, r3
 8008eb2:	d002      	beq.n	8008eba <cleanup_stdio+0x1e>
 8008eb4:	4620      	mov	r0, r4
 8008eb6:	f7ff ff73 	bl	8008da0 <_fflush_r>
 8008eba:	68e1      	ldr	r1, [r4, #12]
 8008ebc:	4b06      	ldr	r3, [pc, #24]	; (8008ed8 <cleanup_stdio+0x3c>)
 8008ebe:	4299      	cmp	r1, r3
 8008ec0:	d004      	beq.n	8008ecc <cleanup_stdio+0x30>
 8008ec2:	4620      	mov	r0, r4
 8008ec4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ec8:	f7ff bf6a 	b.w	8008da0 <_fflush_r>
 8008ecc:	bd10      	pop	{r4, pc}
 8008ece:	bf00      	nop
 8008ed0:	200007cc 	.word	0x200007cc
 8008ed4:	20000834 	.word	0x20000834
 8008ed8:	2000089c 	.word	0x2000089c

08008edc <global_stdio_init.part.0>:
 8008edc:	b510      	push	{r4, lr}
 8008ede:	4b0b      	ldr	r3, [pc, #44]	; (8008f0c <global_stdio_init.part.0+0x30>)
 8008ee0:	4c0b      	ldr	r4, [pc, #44]	; (8008f10 <global_stdio_init.part.0+0x34>)
 8008ee2:	4a0c      	ldr	r2, [pc, #48]	; (8008f14 <global_stdio_init.part.0+0x38>)
 8008ee4:	601a      	str	r2, [r3, #0]
 8008ee6:	4620      	mov	r0, r4
 8008ee8:	2200      	movs	r2, #0
 8008eea:	2104      	movs	r1, #4
 8008eec:	f7ff ff94 	bl	8008e18 <std>
 8008ef0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008ef4:	2201      	movs	r2, #1
 8008ef6:	2109      	movs	r1, #9
 8008ef8:	f7ff ff8e 	bl	8008e18 <std>
 8008efc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008f00:	2202      	movs	r2, #2
 8008f02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f06:	2112      	movs	r1, #18
 8008f08:	f7ff bf86 	b.w	8008e18 <std>
 8008f0c:	20000904 	.word	0x20000904
 8008f10:	200007cc 	.word	0x200007cc
 8008f14:	08008e85 	.word	0x08008e85

08008f18 <__sfp_lock_acquire>:
 8008f18:	4801      	ldr	r0, [pc, #4]	; (8008f20 <__sfp_lock_acquire+0x8>)
 8008f1a:	f000 bae2 	b.w	80094e2 <__retarget_lock_acquire_recursive>
 8008f1e:	bf00      	nop
 8008f20:	2000090d 	.word	0x2000090d

08008f24 <__sfp_lock_release>:
 8008f24:	4801      	ldr	r0, [pc, #4]	; (8008f2c <__sfp_lock_release+0x8>)
 8008f26:	f000 badd 	b.w	80094e4 <__retarget_lock_release_recursive>
 8008f2a:	bf00      	nop
 8008f2c:	2000090d 	.word	0x2000090d

08008f30 <__sinit>:
 8008f30:	b510      	push	{r4, lr}
 8008f32:	4604      	mov	r4, r0
 8008f34:	f7ff fff0 	bl	8008f18 <__sfp_lock_acquire>
 8008f38:	6a23      	ldr	r3, [r4, #32]
 8008f3a:	b11b      	cbz	r3, 8008f44 <__sinit+0x14>
 8008f3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f40:	f7ff bff0 	b.w	8008f24 <__sfp_lock_release>
 8008f44:	4b04      	ldr	r3, [pc, #16]	; (8008f58 <__sinit+0x28>)
 8008f46:	6223      	str	r3, [r4, #32]
 8008f48:	4b04      	ldr	r3, [pc, #16]	; (8008f5c <__sinit+0x2c>)
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d1f5      	bne.n	8008f3c <__sinit+0xc>
 8008f50:	f7ff ffc4 	bl	8008edc <global_stdio_init.part.0>
 8008f54:	e7f2      	b.n	8008f3c <__sinit+0xc>
 8008f56:	bf00      	nop
 8008f58:	08008e9d 	.word	0x08008e9d
 8008f5c:	20000904 	.word	0x20000904

08008f60 <_fwalk_sglue>:
 8008f60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f64:	4607      	mov	r7, r0
 8008f66:	4688      	mov	r8, r1
 8008f68:	4614      	mov	r4, r2
 8008f6a:	2600      	movs	r6, #0
 8008f6c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008f70:	f1b9 0901 	subs.w	r9, r9, #1
 8008f74:	d505      	bpl.n	8008f82 <_fwalk_sglue+0x22>
 8008f76:	6824      	ldr	r4, [r4, #0]
 8008f78:	2c00      	cmp	r4, #0
 8008f7a:	d1f7      	bne.n	8008f6c <_fwalk_sglue+0xc>
 8008f7c:	4630      	mov	r0, r6
 8008f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f82:	89ab      	ldrh	r3, [r5, #12]
 8008f84:	2b01      	cmp	r3, #1
 8008f86:	d907      	bls.n	8008f98 <_fwalk_sglue+0x38>
 8008f88:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008f8c:	3301      	adds	r3, #1
 8008f8e:	d003      	beq.n	8008f98 <_fwalk_sglue+0x38>
 8008f90:	4629      	mov	r1, r5
 8008f92:	4638      	mov	r0, r7
 8008f94:	47c0      	blx	r8
 8008f96:	4306      	orrs	r6, r0
 8008f98:	3568      	adds	r5, #104	; 0x68
 8008f9a:	e7e9      	b.n	8008f70 <_fwalk_sglue+0x10>

08008f9c <iprintf>:
 8008f9c:	b40f      	push	{r0, r1, r2, r3}
 8008f9e:	b507      	push	{r0, r1, r2, lr}
 8008fa0:	4906      	ldr	r1, [pc, #24]	; (8008fbc <iprintf+0x20>)
 8008fa2:	ab04      	add	r3, sp, #16
 8008fa4:	6808      	ldr	r0, [r1, #0]
 8008fa6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008faa:	6881      	ldr	r1, [r0, #8]
 8008fac:	9301      	str	r3, [sp, #4]
 8008fae:	f001 ff13 	bl	800add8 <_vfiprintf_r>
 8008fb2:	b003      	add	sp, #12
 8008fb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008fb8:	b004      	add	sp, #16
 8008fba:	4770      	bx	lr
 8008fbc:	200003c4 	.word	0x200003c4

08008fc0 <_puts_r>:
 8008fc0:	6a03      	ldr	r3, [r0, #32]
 8008fc2:	b570      	push	{r4, r5, r6, lr}
 8008fc4:	6884      	ldr	r4, [r0, #8]
 8008fc6:	4605      	mov	r5, r0
 8008fc8:	460e      	mov	r6, r1
 8008fca:	b90b      	cbnz	r3, 8008fd0 <_puts_r+0x10>
 8008fcc:	f7ff ffb0 	bl	8008f30 <__sinit>
 8008fd0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008fd2:	07db      	lsls	r3, r3, #31
 8008fd4:	d405      	bmi.n	8008fe2 <_puts_r+0x22>
 8008fd6:	89a3      	ldrh	r3, [r4, #12]
 8008fd8:	0598      	lsls	r0, r3, #22
 8008fda:	d402      	bmi.n	8008fe2 <_puts_r+0x22>
 8008fdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008fde:	f000 fa80 	bl	80094e2 <__retarget_lock_acquire_recursive>
 8008fe2:	89a3      	ldrh	r3, [r4, #12]
 8008fe4:	0719      	lsls	r1, r3, #28
 8008fe6:	d513      	bpl.n	8009010 <_puts_r+0x50>
 8008fe8:	6923      	ldr	r3, [r4, #16]
 8008fea:	b18b      	cbz	r3, 8009010 <_puts_r+0x50>
 8008fec:	3e01      	subs	r6, #1
 8008fee:	68a3      	ldr	r3, [r4, #8]
 8008ff0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008ff4:	3b01      	subs	r3, #1
 8008ff6:	60a3      	str	r3, [r4, #8]
 8008ff8:	b9e9      	cbnz	r1, 8009036 <_puts_r+0x76>
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	da2e      	bge.n	800905c <_puts_r+0x9c>
 8008ffe:	4622      	mov	r2, r4
 8009000:	210a      	movs	r1, #10
 8009002:	4628      	mov	r0, r5
 8009004:	f000 f949 	bl	800929a <__swbuf_r>
 8009008:	3001      	adds	r0, #1
 800900a:	d007      	beq.n	800901c <_puts_r+0x5c>
 800900c:	250a      	movs	r5, #10
 800900e:	e007      	b.n	8009020 <_puts_r+0x60>
 8009010:	4621      	mov	r1, r4
 8009012:	4628      	mov	r0, r5
 8009014:	f000 f97e 	bl	8009314 <__swsetup_r>
 8009018:	2800      	cmp	r0, #0
 800901a:	d0e7      	beq.n	8008fec <_puts_r+0x2c>
 800901c:	f04f 35ff 	mov.w	r5, #4294967295
 8009020:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009022:	07da      	lsls	r2, r3, #31
 8009024:	d405      	bmi.n	8009032 <_puts_r+0x72>
 8009026:	89a3      	ldrh	r3, [r4, #12]
 8009028:	059b      	lsls	r3, r3, #22
 800902a:	d402      	bmi.n	8009032 <_puts_r+0x72>
 800902c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800902e:	f000 fa59 	bl	80094e4 <__retarget_lock_release_recursive>
 8009032:	4628      	mov	r0, r5
 8009034:	bd70      	pop	{r4, r5, r6, pc}
 8009036:	2b00      	cmp	r3, #0
 8009038:	da04      	bge.n	8009044 <_puts_r+0x84>
 800903a:	69a2      	ldr	r2, [r4, #24]
 800903c:	429a      	cmp	r2, r3
 800903e:	dc06      	bgt.n	800904e <_puts_r+0x8e>
 8009040:	290a      	cmp	r1, #10
 8009042:	d004      	beq.n	800904e <_puts_r+0x8e>
 8009044:	6823      	ldr	r3, [r4, #0]
 8009046:	1c5a      	adds	r2, r3, #1
 8009048:	6022      	str	r2, [r4, #0]
 800904a:	7019      	strb	r1, [r3, #0]
 800904c:	e7cf      	b.n	8008fee <_puts_r+0x2e>
 800904e:	4622      	mov	r2, r4
 8009050:	4628      	mov	r0, r5
 8009052:	f000 f922 	bl	800929a <__swbuf_r>
 8009056:	3001      	adds	r0, #1
 8009058:	d1c9      	bne.n	8008fee <_puts_r+0x2e>
 800905a:	e7df      	b.n	800901c <_puts_r+0x5c>
 800905c:	6823      	ldr	r3, [r4, #0]
 800905e:	250a      	movs	r5, #10
 8009060:	1c5a      	adds	r2, r3, #1
 8009062:	6022      	str	r2, [r4, #0]
 8009064:	701d      	strb	r5, [r3, #0]
 8009066:	e7db      	b.n	8009020 <_puts_r+0x60>

08009068 <puts>:
 8009068:	4b02      	ldr	r3, [pc, #8]	; (8009074 <puts+0xc>)
 800906a:	4601      	mov	r1, r0
 800906c:	6818      	ldr	r0, [r3, #0]
 800906e:	f7ff bfa7 	b.w	8008fc0 <_puts_r>
 8009072:	bf00      	nop
 8009074:	200003c4 	.word	0x200003c4

08009078 <setvbuf>:
 8009078:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800907c:	461d      	mov	r5, r3
 800907e:	4b54      	ldr	r3, [pc, #336]	; (80091d0 <setvbuf+0x158>)
 8009080:	681f      	ldr	r7, [r3, #0]
 8009082:	4604      	mov	r4, r0
 8009084:	460e      	mov	r6, r1
 8009086:	4690      	mov	r8, r2
 8009088:	b127      	cbz	r7, 8009094 <setvbuf+0x1c>
 800908a:	6a3b      	ldr	r3, [r7, #32]
 800908c:	b913      	cbnz	r3, 8009094 <setvbuf+0x1c>
 800908e:	4638      	mov	r0, r7
 8009090:	f7ff ff4e 	bl	8008f30 <__sinit>
 8009094:	f1b8 0f02 	cmp.w	r8, #2
 8009098:	d006      	beq.n	80090a8 <setvbuf+0x30>
 800909a:	f1b8 0f01 	cmp.w	r8, #1
 800909e:	f200 8094 	bhi.w	80091ca <setvbuf+0x152>
 80090a2:	2d00      	cmp	r5, #0
 80090a4:	f2c0 8091 	blt.w	80091ca <setvbuf+0x152>
 80090a8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80090aa:	07da      	lsls	r2, r3, #31
 80090ac:	d405      	bmi.n	80090ba <setvbuf+0x42>
 80090ae:	89a3      	ldrh	r3, [r4, #12]
 80090b0:	059b      	lsls	r3, r3, #22
 80090b2:	d402      	bmi.n	80090ba <setvbuf+0x42>
 80090b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80090b6:	f000 fa14 	bl	80094e2 <__retarget_lock_acquire_recursive>
 80090ba:	4621      	mov	r1, r4
 80090bc:	4638      	mov	r0, r7
 80090be:	f7ff fe6f 	bl	8008da0 <_fflush_r>
 80090c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090c4:	b141      	cbz	r1, 80090d8 <setvbuf+0x60>
 80090c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80090ca:	4299      	cmp	r1, r3
 80090cc:	d002      	beq.n	80090d4 <setvbuf+0x5c>
 80090ce:	4638      	mov	r0, r7
 80090d0:	f001 f884 	bl	800a1dc <_free_r>
 80090d4:	2300      	movs	r3, #0
 80090d6:	6363      	str	r3, [r4, #52]	; 0x34
 80090d8:	2300      	movs	r3, #0
 80090da:	61a3      	str	r3, [r4, #24]
 80090dc:	6063      	str	r3, [r4, #4]
 80090de:	89a3      	ldrh	r3, [r4, #12]
 80090e0:	0618      	lsls	r0, r3, #24
 80090e2:	d503      	bpl.n	80090ec <setvbuf+0x74>
 80090e4:	6921      	ldr	r1, [r4, #16]
 80090e6:	4638      	mov	r0, r7
 80090e8:	f001 f878 	bl	800a1dc <_free_r>
 80090ec:	89a3      	ldrh	r3, [r4, #12]
 80090ee:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80090f2:	f023 0303 	bic.w	r3, r3, #3
 80090f6:	f1b8 0f02 	cmp.w	r8, #2
 80090fa:	81a3      	strh	r3, [r4, #12]
 80090fc:	d05f      	beq.n	80091be <setvbuf+0x146>
 80090fe:	ab01      	add	r3, sp, #4
 8009100:	466a      	mov	r2, sp
 8009102:	4621      	mov	r1, r4
 8009104:	4638      	mov	r0, r7
 8009106:	f001 ff81 	bl	800b00c <__swhatbuf_r>
 800910a:	89a3      	ldrh	r3, [r4, #12]
 800910c:	4318      	orrs	r0, r3
 800910e:	81a0      	strh	r0, [r4, #12]
 8009110:	bb2d      	cbnz	r5, 800915e <setvbuf+0xe6>
 8009112:	9d00      	ldr	r5, [sp, #0]
 8009114:	4628      	mov	r0, r5
 8009116:	f001 f8ad 	bl	800a274 <malloc>
 800911a:	4606      	mov	r6, r0
 800911c:	2800      	cmp	r0, #0
 800911e:	d150      	bne.n	80091c2 <setvbuf+0x14a>
 8009120:	f8dd 9000 	ldr.w	r9, [sp]
 8009124:	45a9      	cmp	r9, r5
 8009126:	d13e      	bne.n	80091a6 <setvbuf+0x12e>
 8009128:	f04f 35ff 	mov.w	r5, #4294967295
 800912c:	2200      	movs	r2, #0
 800912e:	60a2      	str	r2, [r4, #8]
 8009130:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8009134:	6022      	str	r2, [r4, #0]
 8009136:	6122      	str	r2, [r4, #16]
 8009138:	2201      	movs	r2, #1
 800913a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800913e:	6162      	str	r2, [r4, #20]
 8009140:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009142:	f043 0302 	orr.w	r3, r3, #2
 8009146:	07d1      	lsls	r1, r2, #31
 8009148:	81a3      	strh	r3, [r4, #12]
 800914a:	d404      	bmi.n	8009156 <setvbuf+0xde>
 800914c:	059b      	lsls	r3, r3, #22
 800914e:	d402      	bmi.n	8009156 <setvbuf+0xde>
 8009150:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009152:	f000 f9c7 	bl	80094e4 <__retarget_lock_release_recursive>
 8009156:	4628      	mov	r0, r5
 8009158:	b003      	add	sp, #12
 800915a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800915e:	2e00      	cmp	r6, #0
 8009160:	d0d8      	beq.n	8009114 <setvbuf+0x9c>
 8009162:	6a3b      	ldr	r3, [r7, #32]
 8009164:	b913      	cbnz	r3, 800916c <setvbuf+0xf4>
 8009166:	4638      	mov	r0, r7
 8009168:	f7ff fee2 	bl	8008f30 <__sinit>
 800916c:	f1b8 0f01 	cmp.w	r8, #1
 8009170:	bf08      	it	eq
 8009172:	89a3      	ldrheq	r3, [r4, #12]
 8009174:	6026      	str	r6, [r4, #0]
 8009176:	bf04      	itt	eq
 8009178:	f043 0301 	orreq.w	r3, r3, #1
 800917c:	81a3      	strheq	r3, [r4, #12]
 800917e:	89a3      	ldrh	r3, [r4, #12]
 8009180:	f013 0208 	ands.w	r2, r3, #8
 8009184:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8009188:	d01d      	beq.n	80091c6 <setvbuf+0x14e>
 800918a:	07da      	lsls	r2, r3, #31
 800918c:	bf41      	itttt	mi
 800918e:	2200      	movmi	r2, #0
 8009190:	426d      	negmi	r5, r5
 8009192:	60a2      	strmi	r2, [r4, #8]
 8009194:	61a5      	strmi	r5, [r4, #24]
 8009196:	bf58      	it	pl
 8009198:	60a5      	strpl	r5, [r4, #8]
 800919a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800919c:	f015 0501 	ands.w	r5, r5, #1
 80091a0:	d0d4      	beq.n	800914c <setvbuf+0xd4>
 80091a2:	2500      	movs	r5, #0
 80091a4:	e7d7      	b.n	8009156 <setvbuf+0xde>
 80091a6:	4648      	mov	r0, r9
 80091a8:	f001 f864 	bl	800a274 <malloc>
 80091ac:	4606      	mov	r6, r0
 80091ae:	2800      	cmp	r0, #0
 80091b0:	d0ba      	beq.n	8009128 <setvbuf+0xb0>
 80091b2:	89a3      	ldrh	r3, [r4, #12]
 80091b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80091b8:	81a3      	strh	r3, [r4, #12]
 80091ba:	464d      	mov	r5, r9
 80091bc:	e7d1      	b.n	8009162 <setvbuf+0xea>
 80091be:	2500      	movs	r5, #0
 80091c0:	e7b4      	b.n	800912c <setvbuf+0xb4>
 80091c2:	46a9      	mov	r9, r5
 80091c4:	e7f5      	b.n	80091b2 <setvbuf+0x13a>
 80091c6:	60a2      	str	r2, [r4, #8]
 80091c8:	e7e7      	b.n	800919a <setvbuf+0x122>
 80091ca:	f04f 35ff 	mov.w	r5, #4294967295
 80091ce:	e7c2      	b.n	8009156 <setvbuf+0xde>
 80091d0:	200003c4 	.word	0x200003c4

080091d4 <siprintf>:
 80091d4:	b40e      	push	{r1, r2, r3}
 80091d6:	b500      	push	{lr}
 80091d8:	b09c      	sub	sp, #112	; 0x70
 80091da:	ab1d      	add	r3, sp, #116	; 0x74
 80091dc:	9002      	str	r0, [sp, #8]
 80091de:	9006      	str	r0, [sp, #24]
 80091e0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80091e4:	4809      	ldr	r0, [pc, #36]	; (800920c <siprintf+0x38>)
 80091e6:	9107      	str	r1, [sp, #28]
 80091e8:	9104      	str	r1, [sp, #16]
 80091ea:	4909      	ldr	r1, [pc, #36]	; (8009210 <siprintf+0x3c>)
 80091ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80091f0:	9105      	str	r1, [sp, #20]
 80091f2:	6800      	ldr	r0, [r0, #0]
 80091f4:	9301      	str	r3, [sp, #4]
 80091f6:	a902      	add	r1, sp, #8
 80091f8:	f001 fcc6 	bl	800ab88 <_svfiprintf_r>
 80091fc:	9b02      	ldr	r3, [sp, #8]
 80091fe:	2200      	movs	r2, #0
 8009200:	701a      	strb	r2, [r3, #0]
 8009202:	b01c      	add	sp, #112	; 0x70
 8009204:	f85d eb04 	ldr.w	lr, [sp], #4
 8009208:	b003      	add	sp, #12
 800920a:	4770      	bx	lr
 800920c:	200003c4 	.word	0x200003c4
 8009210:	ffff0208 	.word	0xffff0208

08009214 <__sread>:
 8009214:	b510      	push	{r4, lr}
 8009216:	460c      	mov	r4, r1
 8009218:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800921c:	f000 f912 	bl	8009444 <_read_r>
 8009220:	2800      	cmp	r0, #0
 8009222:	bfab      	itete	ge
 8009224:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009226:	89a3      	ldrhlt	r3, [r4, #12]
 8009228:	181b      	addge	r3, r3, r0
 800922a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800922e:	bfac      	ite	ge
 8009230:	6563      	strge	r3, [r4, #84]	; 0x54
 8009232:	81a3      	strhlt	r3, [r4, #12]
 8009234:	bd10      	pop	{r4, pc}

08009236 <__swrite>:
 8009236:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800923a:	461f      	mov	r7, r3
 800923c:	898b      	ldrh	r3, [r1, #12]
 800923e:	05db      	lsls	r3, r3, #23
 8009240:	4605      	mov	r5, r0
 8009242:	460c      	mov	r4, r1
 8009244:	4616      	mov	r6, r2
 8009246:	d505      	bpl.n	8009254 <__swrite+0x1e>
 8009248:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800924c:	2302      	movs	r3, #2
 800924e:	2200      	movs	r2, #0
 8009250:	f000 f8e6 	bl	8009420 <_lseek_r>
 8009254:	89a3      	ldrh	r3, [r4, #12]
 8009256:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800925a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800925e:	81a3      	strh	r3, [r4, #12]
 8009260:	4632      	mov	r2, r6
 8009262:	463b      	mov	r3, r7
 8009264:	4628      	mov	r0, r5
 8009266:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800926a:	f000 b8fd 	b.w	8009468 <_write_r>

0800926e <__sseek>:
 800926e:	b510      	push	{r4, lr}
 8009270:	460c      	mov	r4, r1
 8009272:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009276:	f000 f8d3 	bl	8009420 <_lseek_r>
 800927a:	1c43      	adds	r3, r0, #1
 800927c:	89a3      	ldrh	r3, [r4, #12]
 800927e:	bf15      	itete	ne
 8009280:	6560      	strne	r0, [r4, #84]	; 0x54
 8009282:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009286:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800928a:	81a3      	strheq	r3, [r4, #12]
 800928c:	bf18      	it	ne
 800928e:	81a3      	strhne	r3, [r4, #12]
 8009290:	bd10      	pop	{r4, pc}

08009292 <__sclose>:
 8009292:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009296:	f000 b8b3 	b.w	8009400 <_close_r>

0800929a <__swbuf_r>:
 800929a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800929c:	460e      	mov	r6, r1
 800929e:	4614      	mov	r4, r2
 80092a0:	4605      	mov	r5, r0
 80092a2:	b118      	cbz	r0, 80092ac <__swbuf_r+0x12>
 80092a4:	6a03      	ldr	r3, [r0, #32]
 80092a6:	b90b      	cbnz	r3, 80092ac <__swbuf_r+0x12>
 80092a8:	f7ff fe42 	bl	8008f30 <__sinit>
 80092ac:	69a3      	ldr	r3, [r4, #24]
 80092ae:	60a3      	str	r3, [r4, #8]
 80092b0:	89a3      	ldrh	r3, [r4, #12]
 80092b2:	071a      	lsls	r2, r3, #28
 80092b4:	d525      	bpl.n	8009302 <__swbuf_r+0x68>
 80092b6:	6923      	ldr	r3, [r4, #16]
 80092b8:	b31b      	cbz	r3, 8009302 <__swbuf_r+0x68>
 80092ba:	6823      	ldr	r3, [r4, #0]
 80092bc:	6922      	ldr	r2, [r4, #16]
 80092be:	1a98      	subs	r0, r3, r2
 80092c0:	6963      	ldr	r3, [r4, #20]
 80092c2:	b2f6      	uxtb	r6, r6
 80092c4:	4283      	cmp	r3, r0
 80092c6:	4637      	mov	r7, r6
 80092c8:	dc04      	bgt.n	80092d4 <__swbuf_r+0x3a>
 80092ca:	4621      	mov	r1, r4
 80092cc:	4628      	mov	r0, r5
 80092ce:	f7ff fd67 	bl	8008da0 <_fflush_r>
 80092d2:	b9e0      	cbnz	r0, 800930e <__swbuf_r+0x74>
 80092d4:	68a3      	ldr	r3, [r4, #8]
 80092d6:	3b01      	subs	r3, #1
 80092d8:	60a3      	str	r3, [r4, #8]
 80092da:	6823      	ldr	r3, [r4, #0]
 80092dc:	1c5a      	adds	r2, r3, #1
 80092de:	6022      	str	r2, [r4, #0]
 80092e0:	701e      	strb	r6, [r3, #0]
 80092e2:	6962      	ldr	r2, [r4, #20]
 80092e4:	1c43      	adds	r3, r0, #1
 80092e6:	429a      	cmp	r2, r3
 80092e8:	d004      	beq.n	80092f4 <__swbuf_r+0x5a>
 80092ea:	89a3      	ldrh	r3, [r4, #12]
 80092ec:	07db      	lsls	r3, r3, #31
 80092ee:	d506      	bpl.n	80092fe <__swbuf_r+0x64>
 80092f0:	2e0a      	cmp	r6, #10
 80092f2:	d104      	bne.n	80092fe <__swbuf_r+0x64>
 80092f4:	4621      	mov	r1, r4
 80092f6:	4628      	mov	r0, r5
 80092f8:	f7ff fd52 	bl	8008da0 <_fflush_r>
 80092fc:	b938      	cbnz	r0, 800930e <__swbuf_r+0x74>
 80092fe:	4638      	mov	r0, r7
 8009300:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009302:	4621      	mov	r1, r4
 8009304:	4628      	mov	r0, r5
 8009306:	f000 f805 	bl	8009314 <__swsetup_r>
 800930a:	2800      	cmp	r0, #0
 800930c:	d0d5      	beq.n	80092ba <__swbuf_r+0x20>
 800930e:	f04f 37ff 	mov.w	r7, #4294967295
 8009312:	e7f4      	b.n	80092fe <__swbuf_r+0x64>

08009314 <__swsetup_r>:
 8009314:	b538      	push	{r3, r4, r5, lr}
 8009316:	4b2a      	ldr	r3, [pc, #168]	; (80093c0 <__swsetup_r+0xac>)
 8009318:	4605      	mov	r5, r0
 800931a:	6818      	ldr	r0, [r3, #0]
 800931c:	460c      	mov	r4, r1
 800931e:	b118      	cbz	r0, 8009328 <__swsetup_r+0x14>
 8009320:	6a03      	ldr	r3, [r0, #32]
 8009322:	b90b      	cbnz	r3, 8009328 <__swsetup_r+0x14>
 8009324:	f7ff fe04 	bl	8008f30 <__sinit>
 8009328:	89a3      	ldrh	r3, [r4, #12]
 800932a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800932e:	0718      	lsls	r0, r3, #28
 8009330:	d422      	bmi.n	8009378 <__swsetup_r+0x64>
 8009332:	06d9      	lsls	r1, r3, #27
 8009334:	d407      	bmi.n	8009346 <__swsetup_r+0x32>
 8009336:	2309      	movs	r3, #9
 8009338:	602b      	str	r3, [r5, #0]
 800933a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800933e:	81a3      	strh	r3, [r4, #12]
 8009340:	f04f 30ff 	mov.w	r0, #4294967295
 8009344:	e034      	b.n	80093b0 <__swsetup_r+0x9c>
 8009346:	0758      	lsls	r0, r3, #29
 8009348:	d512      	bpl.n	8009370 <__swsetup_r+0x5c>
 800934a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800934c:	b141      	cbz	r1, 8009360 <__swsetup_r+0x4c>
 800934e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009352:	4299      	cmp	r1, r3
 8009354:	d002      	beq.n	800935c <__swsetup_r+0x48>
 8009356:	4628      	mov	r0, r5
 8009358:	f000 ff40 	bl	800a1dc <_free_r>
 800935c:	2300      	movs	r3, #0
 800935e:	6363      	str	r3, [r4, #52]	; 0x34
 8009360:	89a3      	ldrh	r3, [r4, #12]
 8009362:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009366:	81a3      	strh	r3, [r4, #12]
 8009368:	2300      	movs	r3, #0
 800936a:	6063      	str	r3, [r4, #4]
 800936c:	6923      	ldr	r3, [r4, #16]
 800936e:	6023      	str	r3, [r4, #0]
 8009370:	89a3      	ldrh	r3, [r4, #12]
 8009372:	f043 0308 	orr.w	r3, r3, #8
 8009376:	81a3      	strh	r3, [r4, #12]
 8009378:	6923      	ldr	r3, [r4, #16]
 800937a:	b94b      	cbnz	r3, 8009390 <__swsetup_r+0x7c>
 800937c:	89a3      	ldrh	r3, [r4, #12]
 800937e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009382:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009386:	d003      	beq.n	8009390 <__swsetup_r+0x7c>
 8009388:	4621      	mov	r1, r4
 800938a:	4628      	mov	r0, r5
 800938c:	f001 fe64 	bl	800b058 <__smakebuf_r>
 8009390:	89a0      	ldrh	r0, [r4, #12]
 8009392:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009396:	f010 0301 	ands.w	r3, r0, #1
 800939a:	d00a      	beq.n	80093b2 <__swsetup_r+0x9e>
 800939c:	2300      	movs	r3, #0
 800939e:	60a3      	str	r3, [r4, #8]
 80093a0:	6963      	ldr	r3, [r4, #20]
 80093a2:	425b      	negs	r3, r3
 80093a4:	61a3      	str	r3, [r4, #24]
 80093a6:	6923      	ldr	r3, [r4, #16]
 80093a8:	b943      	cbnz	r3, 80093bc <__swsetup_r+0xa8>
 80093aa:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80093ae:	d1c4      	bne.n	800933a <__swsetup_r+0x26>
 80093b0:	bd38      	pop	{r3, r4, r5, pc}
 80093b2:	0781      	lsls	r1, r0, #30
 80093b4:	bf58      	it	pl
 80093b6:	6963      	ldrpl	r3, [r4, #20]
 80093b8:	60a3      	str	r3, [r4, #8]
 80093ba:	e7f4      	b.n	80093a6 <__swsetup_r+0x92>
 80093bc:	2000      	movs	r0, #0
 80093be:	e7f7      	b.n	80093b0 <__swsetup_r+0x9c>
 80093c0:	200003c4 	.word	0x200003c4

080093c4 <memset>:
 80093c4:	4402      	add	r2, r0
 80093c6:	4603      	mov	r3, r0
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d100      	bne.n	80093ce <memset+0xa>
 80093cc:	4770      	bx	lr
 80093ce:	f803 1b01 	strb.w	r1, [r3], #1
 80093d2:	e7f9      	b.n	80093c8 <memset+0x4>

080093d4 <strncmp>:
 80093d4:	b510      	push	{r4, lr}
 80093d6:	b16a      	cbz	r2, 80093f4 <strncmp+0x20>
 80093d8:	3901      	subs	r1, #1
 80093da:	1884      	adds	r4, r0, r2
 80093dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093e0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80093e4:	429a      	cmp	r2, r3
 80093e6:	d103      	bne.n	80093f0 <strncmp+0x1c>
 80093e8:	42a0      	cmp	r0, r4
 80093ea:	d001      	beq.n	80093f0 <strncmp+0x1c>
 80093ec:	2a00      	cmp	r2, #0
 80093ee:	d1f5      	bne.n	80093dc <strncmp+0x8>
 80093f0:	1ad0      	subs	r0, r2, r3
 80093f2:	bd10      	pop	{r4, pc}
 80093f4:	4610      	mov	r0, r2
 80093f6:	e7fc      	b.n	80093f2 <strncmp+0x1e>

080093f8 <_localeconv_r>:
 80093f8:	4800      	ldr	r0, [pc, #0]	; (80093fc <_localeconv_r+0x4>)
 80093fa:	4770      	bx	lr
 80093fc:	200004b8 	.word	0x200004b8

08009400 <_close_r>:
 8009400:	b538      	push	{r3, r4, r5, lr}
 8009402:	4d06      	ldr	r5, [pc, #24]	; (800941c <_close_r+0x1c>)
 8009404:	2300      	movs	r3, #0
 8009406:	4604      	mov	r4, r0
 8009408:	4608      	mov	r0, r1
 800940a:	602b      	str	r3, [r5, #0]
 800940c:	f7f8 fe63 	bl	80020d6 <_close>
 8009410:	1c43      	adds	r3, r0, #1
 8009412:	d102      	bne.n	800941a <_close_r+0x1a>
 8009414:	682b      	ldr	r3, [r5, #0]
 8009416:	b103      	cbz	r3, 800941a <_close_r+0x1a>
 8009418:	6023      	str	r3, [r4, #0]
 800941a:	bd38      	pop	{r3, r4, r5, pc}
 800941c:	20000908 	.word	0x20000908

08009420 <_lseek_r>:
 8009420:	b538      	push	{r3, r4, r5, lr}
 8009422:	4d07      	ldr	r5, [pc, #28]	; (8009440 <_lseek_r+0x20>)
 8009424:	4604      	mov	r4, r0
 8009426:	4608      	mov	r0, r1
 8009428:	4611      	mov	r1, r2
 800942a:	2200      	movs	r2, #0
 800942c:	602a      	str	r2, [r5, #0]
 800942e:	461a      	mov	r2, r3
 8009430:	f7f8 fe78 	bl	8002124 <_lseek>
 8009434:	1c43      	adds	r3, r0, #1
 8009436:	d102      	bne.n	800943e <_lseek_r+0x1e>
 8009438:	682b      	ldr	r3, [r5, #0]
 800943a:	b103      	cbz	r3, 800943e <_lseek_r+0x1e>
 800943c:	6023      	str	r3, [r4, #0]
 800943e:	bd38      	pop	{r3, r4, r5, pc}
 8009440:	20000908 	.word	0x20000908

08009444 <_read_r>:
 8009444:	b538      	push	{r3, r4, r5, lr}
 8009446:	4d07      	ldr	r5, [pc, #28]	; (8009464 <_read_r+0x20>)
 8009448:	4604      	mov	r4, r0
 800944a:	4608      	mov	r0, r1
 800944c:	4611      	mov	r1, r2
 800944e:	2200      	movs	r2, #0
 8009450:	602a      	str	r2, [r5, #0]
 8009452:	461a      	mov	r2, r3
 8009454:	f7f8 fe22 	bl	800209c <_read>
 8009458:	1c43      	adds	r3, r0, #1
 800945a:	d102      	bne.n	8009462 <_read_r+0x1e>
 800945c:	682b      	ldr	r3, [r5, #0]
 800945e:	b103      	cbz	r3, 8009462 <_read_r+0x1e>
 8009460:	6023      	str	r3, [r4, #0]
 8009462:	bd38      	pop	{r3, r4, r5, pc}
 8009464:	20000908 	.word	0x20000908

08009468 <_write_r>:
 8009468:	b538      	push	{r3, r4, r5, lr}
 800946a:	4d07      	ldr	r5, [pc, #28]	; (8009488 <_write_r+0x20>)
 800946c:	4604      	mov	r4, r0
 800946e:	4608      	mov	r0, r1
 8009470:	4611      	mov	r1, r2
 8009472:	2200      	movs	r2, #0
 8009474:	602a      	str	r2, [r5, #0]
 8009476:	461a      	mov	r2, r3
 8009478:	f7f7 ff5c 	bl	8001334 <_write>
 800947c:	1c43      	adds	r3, r0, #1
 800947e:	d102      	bne.n	8009486 <_write_r+0x1e>
 8009480:	682b      	ldr	r3, [r5, #0]
 8009482:	b103      	cbz	r3, 8009486 <_write_r+0x1e>
 8009484:	6023      	str	r3, [r4, #0]
 8009486:	bd38      	pop	{r3, r4, r5, pc}
 8009488:	20000908 	.word	0x20000908

0800948c <__errno>:
 800948c:	4b01      	ldr	r3, [pc, #4]	; (8009494 <__errno+0x8>)
 800948e:	6818      	ldr	r0, [r3, #0]
 8009490:	4770      	bx	lr
 8009492:	bf00      	nop
 8009494:	200003c4 	.word	0x200003c4

08009498 <__libc_init_array>:
 8009498:	b570      	push	{r4, r5, r6, lr}
 800949a:	4d0d      	ldr	r5, [pc, #52]	; (80094d0 <__libc_init_array+0x38>)
 800949c:	4c0d      	ldr	r4, [pc, #52]	; (80094d4 <__libc_init_array+0x3c>)
 800949e:	1b64      	subs	r4, r4, r5
 80094a0:	10a4      	asrs	r4, r4, #2
 80094a2:	2600      	movs	r6, #0
 80094a4:	42a6      	cmp	r6, r4
 80094a6:	d109      	bne.n	80094bc <__libc_init_array+0x24>
 80094a8:	4d0b      	ldr	r5, [pc, #44]	; (80094d8 <__libc_init_array+0x40>)
 80094aa:	4c0c      	ldr	r4, [pc, #48]	; (80094dc <__libc_init_array+0x44>)
 80094ac:	f001 ff52 	bl	800b354 <_init>
 80094b0:	1b64      	subs	r4, r4, r5
 80094b2:	10a4      	asrs	r4, r4, #2
 80094b4:	2600      	movs	r6, #0
 80094b6:	42a6      	cmp	r6, r4
 80094b8:	d105      	bne.n	80094c6 <__libc_init_array+0x2e>
 80094ba:	bd70      	pop	{r4, r5, r6, pc}
 80094bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80094c0:	4798      	blx	r3
 80094c2:	3601      	adds	r6, #1
 80094c4:	e7ee      	b.n	80094a4 <__libc_init_array+0xc>
 80094c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80094ca:	4798      	blx	r3
 80094cc:	3601      	adds	r6, #1
 80094ce:	e7f2      	b.n	80094b6 <__libc_init_array+0x1e>
 80094d0:	0800bc9c 	.word	0x0800bc9c
 80094d4:	0800bc9c 	.word	0x0800bc9c
 80094d8:	0800bc9c 	.word	0x0800bc9c
 80094dc:	0800bca0 	.word	0x0800bca0

080094e0 <__retarget_lock_init_recursive>:
 80094e0:	4770      	bx	lr

080094e2 <__retarget_lock_acquire_recursive>:
 80094e2:	4770      	bx	lr

080094e4 <__retarget_lock_release_recursive>:
 80094e4:	4770      	bx	lr

080094e6 <quorem>:
 80094e6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094ea:	6903      	ldr	r3, [r0, #16]
 80094ec:	690c      	ldr	r4, [r1, #16]
 80094ee:	42a3      	cmp	r3, r4
 80094f0:	4607      	mov	r7, r0
 80094f2:	db7e      	blt.n	80095f2 <quorem+0x10c>
 80094f4:	3c01      	subs	r4, #1
 80094f6:	f101 0814 	add.w	r8, r1, #20
 80094fa:	f100 0514 	add.w	r5, r0, #20
 80094fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009502:	9301      	str	r3, [sp, #4]
 8009504:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009508:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800950c:	3301      	adds	r3, #1
 800950e:	429a      	cmp	r2, r3
 8009510:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009514:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009518:	fbb2 f6f3 	udiv	r6, r2, r3
 800951c:	d331      	bcc.n	8009582 <quorem+0x9c>
 800951e:	f04f 0e00 	mov.w	lr, #0
 8009522:	4640      	mov	r0, r8
 8009524:	46ac      	mov	ip, r5
 8009526:	46f2      	mov	sl, lr
 8009528:	f850 2b04 	ldr.w	r2, [r0], #4
 800952c:	b293      	uxth	r3, r2
 800952e:	fb06 e303 	mla	r3, r6, r3, lr
 8009532:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009536:	0c1a      	lsrs	r2, r3, #16
 8009538:	b29b      	uxth	r3, r3
 800953a:	ebaa 0303 	sub.w	r3, sl, r3
 800953e:	f8dc a000 	ldr.w	sl, [ip]
 8009542:	fa13 f38a 	uxtah	r3, r3, sl
 8009546:	fb06 220e 	mla	r2, r6, lr, r2
 800954a:	9300      	str	r3, [sp, #0]
 800954c:	9b00      	ldr	r3, [sp, #0]
 800954e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009552:	b292      	uxth	r2, r2
 8009554:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009558:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800955c:	f8bd 3000 	ldrh.w	r3, [sp]
 8009560:	4581      	cmp	r9, r0
 8009562:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009566:	f84c 3b04 	str.w	r3, [ip], #4
 800956a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800956e:	d2db      	bcs.n	8009528 <quorem+0x42>
 8009570:	f855 300b 	ldr.w	r3, [r5, fp]
 8009574:	b92b      	cbnz	r3, 8009582 <quorem+0x9c>
 8009576:	9b01      	ldr	r3, [sp, #4]
 8009578:	3b04      	subs	r3, #4
 800957a:	429d      	cmp	r5, r3
 800957c:	461a      	mov	r2, r3
 800957e:	d32c      	bcc.n	80095da <quorem+0xf4>
 8009580:	613c      	str	r4, [r7, #16]
 8009582:	4638      	mov	r0, r7
 8009584:	f001 f9a6 	bl	800a8d4 <__mcmp>
 8009588:	2800      	cmp	r0, #0
 800958a:	db22      	blt.n	80095d2 <quorem+0xec>
 800958c:	3601      	adds	r6, #1
 800958e:	4629      	mov	r1, r5
 8009590:	2000      	movs	r0, #0
 8009592:	f858 2b04 	ldr.w	r2, [r8], #4
 8009596:	f8d1 c000 	ldr.w	ip, [r1]
 800959a:	b293      	uxth	r3, r2
 800959c:	1ac3      	subs	r3, r0, r3
 800959e:	0c12      	lsrs	r2, r2, #16
 80095a0:	fa13 f38c 	uxtah	r3, r3, ip
 80095a4:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80095a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80095ac:	b29b      	uxth	r3, r3
 80095ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80095b2:	45c1      	cmp	r9, r8
 80095b4:	f841 3b04 	str.w	r3, [r1], #4
 80095b8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80095bc:	d2e9      	bcs.n	8009592 <quorem+0xac>
 80095be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80095c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80095c6:	b922      	cbnz	r2, 80095d2 <quorem+0xec>
 80095c8:	3b04      	subs	r3, #4
 80095ca:	429d      	cmp	r5, r3
 80095cc:	461a      	mov	r2, r3
 80095ce:	d30a      	bcc.n	80095e6 <quorem+0x100>
 80095d0:	613c      	str	r4, [r7, #16]
 80095d2:	4630      	mov	r0, r6
 80095d4:	b003      	add	sp, #12
 80095d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095da:	6812      	ldr	r2, [r2, #0]
 80095dc:	3b04      	subs	r3, #4
 80095de:	2a00      	cmp	r2, #0
 80095e0:	d1ce      	bne.n	8009580 <quorem+0x9a>
 80095e2:	3c01      	subs	r4, #1
 80095e4:	e7c9      	b.n	800957a <quorem+0x94>
 80095e6:	6812      	ldr	r2, [r2, #0]
 80095e8:	3b04      	subs	r3, #4
 80095ea:	2a00      	cmp	r2, #0
 80095ec:	d1f0      	bne.n	80095d0 <quorem+0xea>
 80095ee:	3c01      	subs	r4, #1
 80095f0:	e7eb      	b.n	80095ca <quorem+0xe4>
 80095f2:	2000      	movs	r0, #0
 80095f4:	e7ee      	b.n	80095d4 <quorem+0xee>
	...

080095f8 <_dtoa_r>:
 80095f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095fc:	ed2d 8b04 	vpush	{d8-d9}
 8009600:	69c5      	ldr	r5, [r0, #28]
 8009602:	b093      	sub	sp, #76	; 0x4c
 8009604:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009608:	ec57 6b10 	vmov	r6, r7, d0
 800960c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009610:	9107      	str	r1, [sp, #28]
 8009612:	4604      	mov	r4, r0
 8009614:	920a      	str	r2, [sp, #40]	; 0x28
 8009616:	930d      	str	r3, [sp, #52]	; 0x34
 8009618:	b975      	cbnz	r5, 8009638 <_dtoa_r+0x40>
 800961a:	2010      	movs	r0, #16
 800961c:	f000 fe2a 	bl	800a274 <malloc>
 8009620:	4602      	mov	r2, r0
 8009622:	61e0      	str	r0, [r4, #28]
 8009624:	b920      	cbnz	r0, 8009630 <_dtoa_r+0x38>
 8009626:	4bae      	ldr	r3, [pc, #696]	; (80098e0 <_dtoa_r+0x2e8>)
 8009628:	21ef      	movs	r1, #239	; 0xef
 800962a:	48ae      	ldr	r0, [pc, #696]	; (80098e4 <_dtoa_r+0x2ec>)
 800962c:	f001 fdaa 	bl	800b184 <__assert_func>
 8009630:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009634:	6005      	str	r5, [r0, #0]
 8009636:	60c5      	str	r5, [r0, #12]
 8009638:	69e3      	ldr	r3, [r4, #28]
 800963a:	6819      	ldr	r1, [r3, #0]
 800963c:	b151      	cbz	r1, 8009654 <_dtoa_r+0x5c>
 800963e:	685a      	ldr	r2, [r3, #4]
 8009640:	604a      	str	r2, [r1, #4]
 8009642:	2301      	movs	r3, #1
 8009644:	4093      	lsls	r3, r2
 8009646:	608b      	str	r3, [r1, #8]
 8009648:	4620      	mov	r0, r4
 800964a:	f000 ff07 	bl	800a45c <_Bfree>
 800964e:	69e3      	ldr	r3, [r4, #28]
 8009650:	2200      	movs	r2, #0
 8009652:	601a      	str	r2, [r3, #0]
 8009654:	1e3b      	subs	r3, r7, #0
 8009656:	bfbb      	ittet	lt
 8009658:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800965c:	9303      	strlt	r3, [sp, #12]
 800965e:	2300      	movge	r3, #0
 8009660:	2201      	movlt	r2, #1
 8009662:	bfac      	ite	ge
 8009664:	f8c8 3000 	strge.w	r3, [r8]
 8009668:	f8c8 2000 	strlt.w	r2, [r8]
 800966c:	4b9e      	ldr	r3, [pc, #632]	; (80098e8 <_dtoa_r+0x2f0>)
 800966e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009672:	ea33 0308 	bics.w	r3, r3, r8
 8009676:	d11b      	bne.n	80096b0 <_dtoa_r+0xb8>
 8009678:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800967a:	f242 730f 	movw	r3, #9999	; 0x270f
 800967e:	6013      	str	r3, [r2, #0]
 8009680:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8009684:	4333      	orrs	r3, r6
 8009686:	f000 8593 	beq.w	800a1b0 <_dtoa_r+0xbb8>
 800968a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800968c:	b963      	cbnz	r3, 80096a8 <_dtoa_r+0xb0>
 800968e:	4b97      	ldr	r3, [pc, #604]	; (80098ec <_dtoa_r+0x2f4>)
 8009690:	e027      	b.n	80096e2 <_dtoa_r+0xea>
 8009692:	4b97      	ldr	r3, [pc, #604]	; (80098f0 <_dtoa_r+0x2f8>)
 8009694:	9300      	str	r3, [sp, #0]
 8009696:	3308      	adds	r3, #8
 8009698:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800969a:	6013      	str	r3, [r2, #0]
 800969c:	9800      	ldr	r0, [sp, #0]
 800969e:	b013      	add	sp, #76	; 0x4c
 80096a0:	ecbd 8b04 	vpop	{d8-d9}
 80096a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096a8:	4b90      	ldr	r3, [pc, #576]	; (80098ec <_dtoa_r+0x2f4>)
 80096aa:	9300      	str	r3, [sp, #0]
 80096ac:	3303      	adds	r3, #3
 80096ae:	e7f3      	b.n	8009698 <_dtoa_r+0xa0>
 80096b0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80096b4:	2200      	movs	r2, #0
 80096b6:	ec51 0b17 	vmov	r0, r1, d7
 80096ba:	eeb0 8a47 	vmov.f32	s16, s14
 80096be:	eef0 8a67 	vmov.f32	s17, s15
 80096c2:	2300      	movs	r3, #0
 80096c4:	f7f7 fa10 	bl	8000ae8 <__aeabi_dcmpeq>
 80096c8:	4681      	mov	r9, r0
 80096ca:	b160      	cbz	r0, 80096e6 <_dtoa_r+0xee>
 80096cc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80096ce:	2301      	movs	r3, #1
 80096d0:	6013      	str	r3, [r2, #0]
 80096d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	f000 8568 	beq.w	800a1aa <_dtoa_r+0xbb2>
 80096da:	4b86      	ldr	r3, [pc, #536]	; (80098f4 <_dtoa_r+0x2fc>)
 80096dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80096de:	6013      	str	r3, [r2, #0]
 80096e0:	3b01      	subs	r3, #1
 80096e2:	9300      	str	r3, [sp, #0]
 80096e4:	e7da      	b.n	800969c <_dtoa_r+0xa4>
 80096e6:	aa10      	add	r2, sp, #64	; 0x40
 80096e8:	a911      	add	r1, sp, #68	; 0x44
 80096ea:	4620      	mov	r0, r4
 80096ec:	eeb0 0a48 	vmov.f32	s0, s16
 80096f0:	eef0 0a68 	vmov.f32	s1, s17
 80096f4:	f001 f994 	bl	800aa20 <__d2b>
 80096f8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80096fc:	4682      	mov	sl, r0
 80096fe:	2d00      	cmp	r5, #0
 8009700:	d07f      	beq.n	8009802 <_dtoa_r+0x20a>
 8009702:	ee18 3a90 	vmov	r3, s17
 8009706:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800970a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800970e:	ec51 0b18 	vmov	r0, r1, d8
 8009712:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009716:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800971a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800971e:	4619      	mov	r1, r3
 8009720:	2200      	movs	r2, #0
 8009722:	4b75      	ldr	r3, [pc, #468]	; (80098f8 <_dtoa_r+0x300>)
 8009724:	f7f6 fdc0 	bl	80002a8 <__aeabi_dsub>
 8009728:	a367      	add	r3, pc, #412	; (adr r3, 80098c8 <_dtoa_r+0x2d0>)
 800972a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800972e:	f7f6 ff73 	bl	8000618 <__aeabi_dmul>
 8009732:	a367      	add	r3, pc, #412	; (adr r3, 80098d0 <_dtoa_r+0x2d8>)
 8009734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009738:	f7f6 fdb8 	bl	80002ac <__adddf3>
 800973c:	4606      	mov	r6, r0
 800973e:	4628      	mov	r0, r5
 8009740:	460f      	mov	r7, r1
 8009742:	f7f6 feff 	bl	8000544 <__aeabi_i2d>
 8009746:	a364      	add	r3, pc, #400	; (adr r3, 80098d8 <_dtoa_r+0x2e0>)
 8009748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800974c:	f7f6 ff64 	bl	8000618 <__aeabi_dmul>
 8009750:	4602      	mov	r2, r0
 8009752:	460b      	mov	r3, r1
 8009754:	4630      	mov	r0, r6
 8009756:	4639      	mov	r1, r7
 8009758:	f7f6 fda8 	bl	80002ac <__adddf3>
 800975c:	4606      	mov	r6, r0
 800975e:	460f      	mov	r7, r1
 8009760:	f7f7 fa0a 	bl	8000b78 <__aeabi_d2iz>
 8009764:	2200      	movs	r2, #0
 8009766:	4683      	mov	fp, r0
 8009768:	2300      	movs	r3, #0
 800976a:	4630      	mov	r0, r6
 800976c:	4639      	mov	r1, r7
 800976e:	f7f7 f9c5 	bl	8000afc <__aeabi_dcmplt>
 8009772:	b148      	cbz	r0, 8009788 <_dtoa_r+0x190>
 8009774:	4658      	mov	r0, fp
 8009776:	f7f6 fee5 	bl	8000544 <__aeabi_i2d>
 800977a:	4632      	mov	r2, r6
 800977c:	463b      	mov	r3, r7
 800977e:	f7f7 f9b3 	bl	8000ae8 <__aeabi_dcmpeq>
 8009782:	b908      	cbnz	r0, 8009788 <_dtoa_r+0x190>
 8009784:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009788:	f1bb 0f16 	cmp.w	fp, #22
 800978c:	d857      	bhi.n	800983e <_dtoa_r+0x246>
 800978e:	4b5b      	ldr	r3, [pc, #364]	; (80098fc <_dtoa_r+0x304>)
 8009790:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009798:	ec51 0b18 	vmov	r0, r1, d8
 800979c:	f7f7 f9ae 	bl	8000afc <__aeabi_dcmplt>
 80097a0:	2800      	cmp	r0, #0
 80097a2:	d04e      	beq.n	8009842 <_dtoa_r+0x24a>
 80097a4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80097a8:	2300      	movs	r3, #0
 80097aa:	930c      	str	r3, [sp, #48]	; 0x30
 80097ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80097ae:	1b5b      	subs	r3, r3, r5
 80097b0:	1e5a      	subs	r2, r3, #1
 80097b2:	bf45      	ittet	mi
 80097b4:	f1c3 0301 	rsbmi	r3, r3, #1
 80097b8:	9305      	strmi	r3, [sp, #20]
 80097ba:	2300      	movpl	r3, #0
 80097bc:	2300      	movmi	r3, #0
 80097be:	9206      	str	r2, [sp, #24]
 80097c0:	bf54      	ite	pl
 80097c2:	9305      	strpl	r3, [sp, #20]
 80097c4:	9306      	strmi	r3, [sp, #24]
 80097c6:	f1bb 0f00 	cmp.w	fp, #0
 80097ca:	db3c      	blt.n	8009846 <_dtoa_r+0x24e>
 80097cc:	9b06      	ldr	r3, [sp, #24]
 80097ce:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80097d2:	445b      	add	r3, fp
 80097d4:	9306      	str	r3, [sp, #24]
 80097d6:	2300      	movs	r3, #0
 80097d8:	9308      	str	r3, [sp, #32]
 80097da:	9b07      	ldr	r3, [sp, #28]
 80097dc:	2b09      	cmp	r3, #9
 80097de:	d868      	bhi.n	80098b2 <_dtoa_r+0x2ba>
 80097e0:	2b05      	cmp	r3, #5
 80097e2:	bfc4      	itt	gt
 80097e4:	3b04      	subgt	r3, #4
 80097e6:	9307      	strgt	r3, [sp, #28]
 80097e8:	9b07      	ldr	r3, [sp, #28]
 80097ea:	f1a3 0302 	sub.w	r3, r3, #2
 80097ee:	bfcc      	ite	gt
 80097f0:	2500      	movgt	r5, #0
 80097f2:	2501      	movle	r5, #1
 80097f4:	2b03      	cmp	r3, #3
 80097f6:	f200 8085 	bhi.w	8009904 <_dtoa_r+0x30c>
 80097fa:	e8df f003 	tbb	[pc, r3]
 80097fe:	3b2e      	.short	0x3b2e
 8009800:	5839      	.short	0x5839
 8009802:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009806:	441d      	add	r5, r3
 8009808:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800980c:	2b20      	cmp	r3, #32
 800980e:	bfc1      	itttt	gt
 8009810:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009814:	fa08 f803 	lslgt.w	r8, r8, r3
 8009818:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800981c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8009820:	bfd6      	itet	le
 8009822:	f1c3 0320 	rsble	r3, r3, #32
 8009826:	ea48 0003 	orrgt.w	r0, r8, r3
 800982a:	fa06 f003 	lslle.w	r0, r6, r3
 800982e:	f7f6 fe79 	bl	8000524 <__aeabi_ui2d>
 8009832:	2201      	movs	r2, #1
 8009834:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009838:	3d01      	subs	r5, #1
 800983a:	920e      	str	r2, [sp, #56]	; 0x38
 800983c:	e76f      	b.n	800971e <_dtoa_r+0x126>
 800983e:	2301      	movs	r3, #1
 8009840:	e7b3      	b.n	80097aa <_dtoa_r+0x1b2>
 8009842:	900c      	str	r0, [sp, #48]	; 0x30
 8009844:	e7b2      	b.n	80097ac <_dtoa_r+0x1b4>
 8009846:	9b05      	ldr	r3, [sp, #20]
 8009848:	eba3 030b 	sub.w	r3, r3, fp
 800984c:	9305      	str	r3, [sp, #20]
 800984e:	f1cb 0300 	rsb	r3, fp, #0
 8009852:	9308      	str	r3, [sp, #32]
 8009854:	2300      	movs	r3, #0
 8009856:	930b      	str	r3, [sp, #44]	; 0x2c
 8009858:	e7bf      	b.n	80097da <_dtoa_r+0x1e2>
 800985a:	2300      	movs	r3, #0
 800985c:	9309      	str	r3, [sp, #36]	; 0x24
 800985e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009860:	2b00      	cmp	r3, #0
 8009862:	dc52      	bgt.n	800990a <_dtoa_r+0x312>
 8009864:	2301      	movs	r3, #1
 8009866:	9301      	str	r3, [sp, #4]
 8009868:	9304      	str	r3, [sp, #16]
 800986a:	461a      	mov	r2, r3
 800986c:	920a      	str	r2, [sp, #40]	; 0x28
 800986e:	e00b      	b.n	8009888 <_dtoa_r+0x290>
 8009870:	2301      	movs	r3, #1
 8009872:	e7f3      	b.n	800985c <_dtoa_r+0x264>
 8009874:	2300      	movs	r3, #0
 8009876:	9309      	str	r3, [sp, #36]	; 0x24
 8009878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800987a:	445b      	add	r3, fp
 800987c:	9301      	str	r3, [sp, #4]
 800987e:	3301      	adds	r3, #1
 8009880:	2b01      	cmp	r3, #1
 8009882:	9304      	str	r3, [sp, #16]
 8009884:	bfb8      	it	lt
 8009886:	2301      	movlt	r3, #1
 8009888:	69e0      	ldr	r0, [r4, #28]
 800988a:	2100      	movs	r1, #0
 800988c:	2204      	movs	r2, #4
 800988e:	f102 0614 	add.w	r6, r2, #20
 8009892:	429e      	cmp	r6, r3
 8009894:	d93d      	bls.n	8009912 <_dtoa_r+0x31a>
 8009896:	6041      	str	r1, [r0, #4]
 8009898:	4620      	mov	r0, r4
 800989a:	f000 fd9f 	bl	800a3dc <_Balloc>
 800989e:	9000      	str	r0, [sp, #0]
 80098a0:	2800      	cmp	r0, #0
 80098a2:	d139      	bne.n	8009918 <_dtoa_r+0x320>
 80098a4:	4b16      	ldr	r3, [pc, #88]	; (8009900 <_dtoa_r+0x308>)
 80098a6:	4602      	mov	r2, r0
 80098a8:	f240 11af 	movw	r1, #431	; 0x1af
 80098ac:	e6bd      	b.n	800962a <_dtoa_r+0x32>
 80098ae:	2301      	movs	r3, #1
 80098b0:	e7e1      	b.n	8009876 <_dtoa_r+0x27e>
 80098b2:	2501      	movs	r5, #1
 80098b4:	2300      	movs	r3, #0
 80098b6:	9307      	str	r3, [sp, #28]
 80098b8:	9509      	str	r5, [sp, #36]	; 0x24
 80098ba:	f04f 33ff 	mov.w	r3, #4294967295
 80098be:	9301      	str	r3, [sp, #4]
 80098c0:	9304      	str	r3, [sp, #16]
 80098c2:	2200      	movs	r2, #0
 80098c4:	2312      	movs	r3, #18
 80098c6:	e7d1      	b.n	800986c <_dtoa_r+0x274>
 80098c8:	636f4361 	.word	0x636f4361
 80098cc:	3fd287a7 	.word	0x3fd287a7
 80098d0:	8b60c8b3 	.word	0x8b60c8b3
 80098d4:	3fc68a28 	.word	0x3fc68a28
 80098d8:	509f79fb 	.word	0x509f79fb
 80098dc:	3fd34413 	.word	0x3fd34413
 80098e0:	0800ba6a 	.word	0x0800ba6a
 80098e4:	0800ba81 	.word	0x0800ba81
 80098e8:	7ff00000 	.word	0x7ff00000
 80098ec:	0800ba66 	.word	0x0800ba66
 80098f0:	0800ba5d 	.word	0x0800ba5d
 80098f4:	0800ba3a 	.word	0x0800ba3a
 80098f8:	3ff80000 	.word	0x3ff80000
 80098fc:	0800bb70 	.word	0x0800bb70
 8009900:	0800bad9 	.word	0x0800bad9
 8009904:	2301      	movs	r3, #1
 8009906:	9309      	str	r3, [sp, #36]	; 0x24
 8009908:	e7d7      	b.n	80098ba <_dtoa_r+0x2c2>
 800990a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800990c:	9301      	str	r3, [sp, #4]
 800990e:	9304      	str	r3, [sp, #16]
 8009910:	e7ba      	b.n	8009888 <_dtoa_r+0x290>
 8009912:	3101      	adds	r1, #1
 8009914:	0052      	lsls	r2, r2, #1
 8009916:	e7ba      	b.n	800988e <_dtoa_r+0x296>
 8009918:	69e3      	ldr	r3, [r4, #28]
 800991a:	9a00      	ldr	r2, [sp, #0]
 800991c:	601a      	str	r2, [r3, #0]
 800991e:	9b04      	ldr	r3, [sp, #16]
 8009920:	2b0e      	cmp	r3, #14
 8009922:	f200 80a8 	bhi.w	8009a76 <_dtoa_r+0x47e>
 8009926:	2d00      	cmp	r5, #0
 8009928:	f000 80a5 	beq.w	8009a76 <_dtoa_r+0x47e>
 800992c:	f1bb 0f00 	cmp.w	fp, #0
 8009930:	dd38      	ble.n	80099a4 <_dtoa_r+0x3ac>
 8009932:	4bc0      	ldr	r3, [pc, #768]	; (8009c34 <_dtoa_r+0x63c>)
 8009934:	f00b 020f 	and.w	r2, fp, #15
 8009938:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800993c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009940:	e9d3 6700 	ldrd	r6, r7, [r3]
 8009944:	ea4f 182b 	mov.w	r8, fp, asr #4
 8009948:	d019      	beq.n	800997e <_dtoa_r+0x386>
 800994a:	4bbb      	ldr	r3, [pc, #748]	; (8009c38 <_dtoa_r+0x640>)
 800994c:	ec51 0b18 	vmov	r0, r1, d8
 8009950:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009954:	f7f6 ff8a 	bl	800086c <__aeabi_ddiv>
 8009958:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800995c:	f008 080f 	and.w	r8, r8, #15
 8009960:	2503      	movs	r5, #3
 8009962:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009c38 <_dtoa_r+0x640>
 8009966:	f1b8 0f00 	cmp.w	r8, #0
 800996a:	d10a      	bne.n	8009982 <_dtoa_r+0x38a>
 800996c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009970:	4632      	mov	r2, r6
 8009972:	463b      	mov	r3, r7
 8009974:	f7f6 ff7a 	bl	800086c <__aeabi_ddiv>
 8009978:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800997c:	e02b      	b.n	80099d6 <_dtoa_r+0x3de>
 800997e:	2502      	movs	r5, #2
 8009980:	e7ef      	b.n	8009962 <_dtoa_r+0x36a>
 8009982:	f018 0f01 	tst.w	r8, #1
 8009986:	d008      	beq.n	800999a <_dtoa_r+0x3a2>
 8009988:	4630      	mov	r0, r6
 800998a:	4639      	mov	r1, r7
 800998c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009990:	f7f6 fe42 	bl	8000618 <__aeabi_dmul>
 8009994:	3501      	adds	r5, #1
 8009996:	4606      	mov	r6, r0
 8009998:	460f      	mov	r7, r1
 800999a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800999e:	f109 0908 	add.w	r9, r9, #8
 80099a2:	e7e0      	b.n	8009966 <_dtoa_r+0x36e>
 80099a4:	f000 809f 	beq.w	8009ae6 <_dtoa_r+0x4ee>
 80099a8:	f1cb 0600 	rsb	r6, fp, #0
 80099ac:	4ba1      	ldr	r3, [pc, #644]	; (8009c34 <_dtoa_r+0x63c>)
 80099ae:	4fa2      	ldr	r7, [pc, #648]	; (8009c38 <_dtoa_r+0x640>)
 80099b0:	f006 020f 	and.w	r2, r6, #15
 80099b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80099b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099bc:	ec51 0b18 	vmov	r0, r1, d8
 80099c0:	f7f6 fe2a 	bl	8000618 <__aeabi_dmul>
 80099c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80099c8:	1136      	asrs	r6, r6, #4
 80099ca:	2300      	movs	r3, #0
 80099cc:	2502      	movs	r5, #2
 80099ce:	2e00      	cmp	r6, #0
 80099d0:	d17e      	bne.n	8009ad0 <_dtoa_r+0x4d8>
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d1d0      	bne.n	8009978 <_dtoa_r+0x380>
 80099d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80099d8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	f000 8084 	beq.w	8009aea <_dtoa_r+0x4f2>
 80099e2:	4b96      	ldr	r3, [pc, #600]	; (8009c3c <_dtoa_r+0x644>)
 80099e4:	2200      	movs	r2, #0
 80099e6:	4640      	mov	r0, r8
 80099e8:	4649      	mov	r1, r9
 80099ea:	f7f7 f887 	bl	8000afc <__aeabi_dcmplt>
 80099ee:	2800      	cmp	r0, #0
 80099f0:	d07b      	beq.n	8009aea <_dtoa_r+0x4f2>
 80099f2:	9b04      	ldr	r3, [sp, #16]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d078      	beq.n	8009aea <_dtoa_r+0x4f2>
 80099f8:	9b01      	ldr	r3, [sp, #4]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	dd39      	ble.n	8009a72 <_dtoa_r+0x47a>
 80099fe:	4b90      	ldr	r3, [pc, #576]	; (8009c40 <_dtoa_r+0x648>)
 8009a00:	2200      	movs	r2, #0
 8009a02:	4640      	mov	r0, r8
 8009a04:	4649      	mov	r1, r9
 8009a06:	f7f6 fe07 	bl	8000618 <__aeabi_dmul>
 8009a0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a0e:	9e01      	ldr	r6, [sp, #4]
 8009a10:	f10b 37ff 	add.w	r7, fp, #4294967295
 8009a14:	3501      	adds	r5, #1
 8009a16:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009a1a:	4628      	mov	r0, r5
 8009a1c:	f7f6 fd92 	bl	8000544 <__aeabi_i2d>
 8009a20:	4642      	mov	r2, r8
 8009a22:	464b      	mov	r3, r9
 8009a24:	f7f6 fdf8 	bl	8000618 <__aeabi_dmul>
 8009a28:	4b86      	ldr	r3, [pc, #536]	; (8009c44 <_dtoa_r+0x64c>)
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	f7f6 fc3e 	bl	80002ac <__adddf3>
 8009a30:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009a34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a38:	9303      	str	r3, [sp, #12]
 8009a3a:	2e00      	cmp	r6, #0
 8009a3c:	d158      	bne.n	8009af0 <_dtoa_r+0x4f8>
 8009a3e:	4b82      	ldr	r3, [pc, #520]	; (8009c48 <_dtoa_r+0x650>)
 8009a40:	2200      	movs	r2, #0
 8009a42:	4640      	mov	r0, r8
 8009a44:	4649      	mov	r1, r9
 8009a46:	f7f6 fc2f 	bl	80002a8 <__aeabi_dsub>
 8009a4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009a4e:	4680      	mov	r8, r0
 8009a50:	4689      	mov	r9, r1
 8009a52:	f7f7 f871 	bl	8000b38 <__aeabi_dcmpgt>
 8009a56:	2800      	cmp	r0, #0
 8009a58:	f040 8296 	bne.w	8009f88 <_dtoa_r+0x990>
 8009a5c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009a60:	4640      	mov	r0, r8
 8009a62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009a66:	4649      	mov	r1, r9
 8009a68:	f7f7 f848 	bl	8000afc <__aeabi_dcmplt>
 8009a6c:	2800      	cmp	r0, #0
 8009a6e:	f040 8289 	bne.w	8009f84 <_dtoa_r+0x98c>
 8009a72:	ed8d 8b02 	vstr	d8, [sp, #8]
 8009a76:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	f2c0 814e 	blt.w	8009d1a <_dtoa_r+0x722>
 8009a7e:	f1bb 0f0e 	cmp.w	fp, #14
 8009a82:	f300 814a 	bgt.w	8009d1a <_dtoa_r+0x722>
 8009a86:	4b6b      	ldr	r3, [pc, #428]	; (8009c34 <_dtoa_r+0x63c>)
 8009a88:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009a8c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	f280 80dc 	bge.w	8009c50 <_dtoa_r+0x658>
 8009a98:	9b04      	ldr	r3, [sp, #16]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	f300 80d8 	bgt.w	8009c50 <_dtoa_r+0x658>
 8009aa0:	f040 826f 	bne.w	8009f82 <_dtoa_r+0x98a>
 8009aa4:	4b68      	ldr	r3, [pc, #416]	; (8009c48 <_dtoa_r+0x650>)
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	4640      	mov	r0, r8
 8009aaa:	4649      	mov	r1, r9
 8009aac:	f7f6 fdb4 	bl	8000618 <__aeabi_dmul>
 8009ab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009ab4:	f7f7 f836 	bl	8000b24 <__aeabi_dcmpge>
 8009ab8:	9e04      	ldr	r6, [sp, #16]
 8009aba:	4637      	mov	r7, r6
 8009abc:	2800      	cmp	r0, #0
 8009abe:	f040 8245 	bne.w	8009f4c <_dtoa_r+0x954>
 8009ac2:	9d00      	ldr	r5, [sp, #0]
 8009ac4:	2331      	movs	r3, #49	; 0x31
 8009ac6:	f805 3b01 	strb.w	r3, [r5], #1
 8009aca:	f10b 0b01 	add.w	fp, fp, #1
 8009ace:	e241      	b.n	8009f54 <_dtoa_r+0x95c>
 8009ad0:	07f2      	lsls	r2, r6, #31
 8009ad2:	d505      	bpl.n	8009ae0 <_dtoa_r+0x4e8>
 8009ad4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ad8:	f7f6 fd9e 	bl	8000618 <__aeabi_dmul>
 8009adc:	3501      	adds	r5, #1
 8009ade:	2301      	movs	r3, #1
 8009ae0:	1076      	asrs	r6, r6, #1
 8009ae2:	3708      	adds	r7, #8
 8009ae4:	e773      	b.n	80099ce <_dtoa_r+0x3d6>
 8009ae6:	2502      	movs	r5, #2
 8009ae8:	e775      	b.n	80099d6 <_dtoa_r+0x3de>
 8009aea:	9e04      	ldr	r6, [sp, #16]
 8009aec:	465f      	mov	r7, fp
 8009aee:	e792      	b.n	8009a16 <_dtoa_r+0x41e>
 8009af0:	9900      	ldr	r1, [sp, #0]
 8009af2:	4b50      	ldr	r3, [pc, #320]	; (8009c34 <_dtoa_r+0x63c>)
 8009af4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009af8:	4431      	add	r1, r6
 8009afa:	9102      	str	r1, [sp, #8]
 8009afc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009afe:	eeb0 9a47 	vmov.f32	s18, s14
 8009b02:	eef0 9a67 	vmov.f32	s19, s15
 8009b06:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009b0a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009b0e:	2900      	cmp	r1, #0
 8009b10:	d044      	beq.n	8009b9c <_dtoa_r+0x5a4>
 8009b12:	494e      	ldr	r1, [pc, #312]	; (8009c4c <_dtoa_r+0x654>)
 8009b14:	2000      	movs	r0, #0
 8009b16:	f7f6 fea9 	bl	800086c <__aeabi_ddiv>
 8009b1a:	ec53 2b19 	vmov	r2, r3, d9
 8009b1e:	f7f6 fbc3 	bl	80002a8 <__aeabi_dsub>
 8009b22:	9d00      	ldr	r5, [sp, #0]
 8009b24:	ec41 0b19 	vmov	d9, r0, r1
 8009b28:	4649      	mov	r1, r9
 8009b2a:	4640      	mov	r0, r8
 8009b2c:	f7f7 f824 	bl	8000b78 <__aeabi_d2iz>
 8009b30:	4606      	mov	r6, r0
 8009b32:	f7f6 fd07 	bl	8000544 <__aeabi_i2d>
 8009b36:	4602      	mov	r2, r0
 8009b38:	460b      	mov	r3, r1
 8009b3a:	4640      	mov	r0, r8
 8009b3c:	4649      	mov	r1, r9
 8009b3e:	f7f6 fbb3 	bl	80002a8 <__aeabi_dsub>
 8009b42:	3630      	adds	r6, #48	; 0x30
 8009b44:	f805 6b01 	strb.w	r6, [r5], #1
 8009b48:	ec53 2b19 	vmov	r2, r3, d9
 8009b4c:	4680      	mov	r8, r0
 8009b4e:	4689      	mov	r9, r1
 8009b50:	f7f6 ffd4 	bl	8000afc <__aeabi_dcmplt>
 8009b54:	2800      	cmp	r0, #0
 8009b56:	d164      	bne.n	8009c22 <_dtoa_r+0x62a>
 8009b58:	4642      	mov	r2, r8
 8009b5a:	464b      	mov	r3, r9
 8009b5c:	4937      	ldr	r1, [pc, #220]	; (8009c3c <_dtoa_r+0x644>)
 8009b5e:	2000      	movs	r0, #0
 8009b60:	f7f6 fba2 	bl	80002a8 <__aeabi_dsub>
 8009b64:	ec53 2b19 	vmov	r2, r3, d9
 8009b68:	f7f6 ffc8 	bl	8000afc <__aeabi_dcmplt>
 8009b6c:	2800      	cmp	r0, #0
 8009b6e:	f040 80b6 	bne.w	8009cde <_dtoa_r+0x6e6>
 8009b72:	9b02      	ldr	r3, [sp, #8]
 8009b74:	429d      	cmp	r5, r3
 8009b76:	f43f af7c 	beq.w	8009a72 <_dtoa_r+0x47a>
 8009b7a:	4b31      	ldr	r3, [pc, #196]	; (8009c40 <_dtoa_r+0x648>)
 8009b7c:	ec51 0b19 	vmov	r0, r1, d9
 8009b80:	2200      	movs	r2, #0
 8009b82:	f7f6 fd49 	bl	8000618 <__aeabi_dmul>
 8009b86:	4b2e      	ldr	r3, [pc, #184]	; (8009c40 <_dtoa_r+0x648>)
 8009b88:	ec41 0b19 	vmov	d9, r0, r1
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	4640      	mov	r0, r8
 8009b90:	4649      	mov	r1, r9
 8009b92:	f7f6 fd41 	bl	8000618 <__aeabi_dmul>
 8009b96:	4680      	mov	r8, r0
 8009b98:	4689      	mov	r9, r1
 8009b9a:	e7c5      	b.n	8009b28 <_dtoa_r+0x530>
 8009b9c:	ec51 0b17 	vmov	r0, r1, d7
 8009ba0:	f7f6 fd3a 	bl	8000618 <__aeabi_dmul>
 8009ba4:	9b02      	ldr	r3, [sp, #8]
 8009ba6:	9d00      	ldr	r5, [sp, #0]
 8009ba8:	930f      	str	r3, [sp, #60]	; 0x3c
 8009baa:	ec41 0b19 	vmov	d9, r0, r1
 8009bae:	4649      	mov	r1, r9
 8009bb0:	4640      	mov	r0, r8
 8009bb2:	f7f6 ffe1 	bl	8000b78 <__aeabi_d2iz>
 8009bb6:	4606      	mov	r6, r0
 8009bb8:	f7f6 fcc4 	bl	8000544 <__aeabi_i2d>
 8009bbc:	3630      	adds	r6, #48	; 0x30
 8009bbe:	4602      	mov	r2, r0
 8009bc0:	460b      	mov	r3, r1
 8009bc2:	4640      	mov	r0, r8
 8009bc4:	4649      	mov	r1, r9
 8009bc6:	f7f6 fb6f 	bl	80002a8 <__aeabi_dsub>
 8009bca:	f805 6b01 	strb.w	r6, [r5], #1
 8009bce:	9b02      	ldr	r3, [sp, #8]
 8009bd0:	429d      	cmp	r5, r3
 8009bd2:	4680      	mov	r8, r0
 8009bd4:	4689      	mov	r9, r1
 8009bd6:	f04f 0200 	mov.w	r2, #0
 8009bda:	d124      	bne.n	8009c26 <_dtoa_r+0x62e>
 8009bdc:	4b1b      	ldr	r3, [pc, #108]	; (8009c4c <_dtoa_r+0x654>)
 8009bde:	ec51 0b19 	vmov	r0, r1, d9
 8009be2:	f7f6 fb63 	bl	80002ac <__adddf3>
 8009be6:	4602      	mov	r2, r0
 8009be8:	460b      	mov	r3, r1
 8009bea:	4640      	mov	r0, r8
 8009bec:	4649      	mov	r1, r9
 8009bee:	f7f6 ffa3 	bl	8000b38 <__aeabi_dcmpgt>
 8009bf2:	2800      	cmp	r0, #0
 8009bf4:	d173      	bne.n	8009cde <_dtoa_r+0x6e6>
 8009bf6:	ec53 2b19 	vmov	r2, r3, d9
 8009bfa:	4914      	ldr	r1, [pc, #80]	; (8009c4c <_dtoa_r+0x654>)
 8009bfc:	2000      	movs	r0, #0
 8009bfe:	f7f6 fb53 	bl	80002a8 <__aeabi_dsub>
 8009c02:	4602      	mov	r2, r0
 8009c04:	460b      	mov	r3, r1
 8009c06:	4640      	mov	r0, r8
 8009c08:	4649      	mov	r1, r9
 8009c0a:	f7f6 ff77 	bl	8000afc <__aeabi_dcmplt>
 8009c0e:	2800      	cmp	r0, #0
 8009c10:	f43f af2f 	beq.w	8009a72 <_dtoa_r+0x47a>
 8009c14:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009c16:	1e6b      	subs	r3, r5, #1
 8009c18:	930f      	str	r3, [sp, #60]	; 0x3c
 8009c1a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009c1e:	2b30      	cmp	r3, #48	; 0x30
 8009c20:	d0f8      	beq.n	8009c14 <_dtoa_r+0x61c>
 8009c22:	46bb      	mov	fp, r7
 8009c24:	e04a      	b.n	8009cbc <_dtoa_r+0x6c4>
 8009c26:	4b06      	ldr	r3, [pc, #24]	; (8009c40 <_dtoa_r+0x648>)
 8009c28:	f7f6 fcf6 	bl	8000618 <__aeabi_dmul>
 8009c2c:	4680      	mov	r8, r0
 8009c2e:	4689      	mov	r9, r1
 8009c30:	e7bd      	b.n	8009bae <_dtoa_r+0x5b6>
 8009c32:	bf00      	nop
 8009c34:	0800bb70 	.word	0x0800bb70
 8009c38:	0800bb48 	.word	0x0800bb48
 8009c3c:	3ff00000 	.word	0x3ff00000
 8009c40:	40240000 	.word	0x40240000
 8009c44:	401c0000 	.word	0x401c0000
 8009c48:	40140000 	.word	0x40140000
 8009c4c:	3fe00000 	.word	0x3fe00000
 8009c50:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009c54:	9d00      	ldr	r5, [sp, #0]
 8009c56:	4642      	mov	r2, r8
 8009c58:	464b      	mov	r3, r9
 8009c5a:	4630      	mov	r0, r6
 8009c5c:	4639      	mov	r1, r7
 8009c5e:	f7f6 fe05 	bl	800086c <__aeabi_ddiv>
 8009c62:	f7f6 ff89 	bl	8000b78 <__aeabi_d2iz>
 8009c66:	9001      	str	r0, [sp, #4]
 8009c68:	f7f6 fc6c 	bl	8000544 <__aeabi_i2d>
 8009c6c:	4642      	mov	r2, r8
 8009c6e:	464b      	mov	r3, r9
 8009c70:	f7f6 fcd2 	bl	8000618 <__aeabi_dmul>
 8009c74:	4602      	mov	r2, r0
 8009c76:	460b      	mov	r3, r1
 8009c78:	4630      	mov	r0, r6
 8009c7a:	4639      	mov	r1, r7
 8009c7c:	f7f6 fb14 	bl	80002a8 <__aeabi_dsub>
 8009c80:	9e01      	ldr	r6, [sp, #4]
 8009c82:	9f04      	ldr	r7, [sp, #16]
 8009c84:	3630      	adds	r6, #48	; 0x30
 8009c86:	f805 6b01 	strb.w	r6, [r5], #1
 8009c8a:	9e00      	ldr	r6, [sp, #0]
 8009c8c:	1bae      	subs	r6, r5, r6
 8009c8e:	42b7      	cmp	r7, r6
 8009c90:	4602      	mov	r2, r0
 8009c92:	460b      	mov	r3, r1
 8009c94:	d134      	bne.n	8009d00 <_dtoa_r+0x708>
 8009c96:	f7f6 fb09 	bl	80002ac <__adddf3>
 8009c9a:	4642      	mov	r2, r8
 8009c9c:	464b      	mov	r3, r9
 8009c9e:	4606      	mov	r6, r0
 8009ca0:	460f      	mov	r7, r1
 8009ca2:	f7f6 ff49 	bl	8000b38 <__aeabi_dcmpgt>
 8009ca6:	b9c8      	cbnz	r0, 8009cdc <_dtoa_r+0x6e4>
 8009ca8:	4642      	mov	r2, r8
 8009caa:	464b      	mov	r3, r9
 8009cac:	4630      	mov	r0, r6
 8009cae:	4639      	mov	r1, r7
 8009cb0:	f7f6 ff1a 	bl	8000ae8 <__aeabi_dcmpeq>
 8009cb4:	b110      	cbz	r0, 8009cbc <_dtoa_r+0x6c4>
 8009cb6:	9b01      	ldr	r3, [sp, #4]
 8009cb8:	07db      	lsls	r3, r3, #31
 8009cba:	d40f      	bmi.n	8009cdc <_dtoa_r+0x6e4>
 8009cbc:	4651      	mov	r1, sl
 8009cbe:	4620      	mov	r0, r4
 8009cc0:	f000 fbcc 	bl	800a45c <_Bfree>
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009cc8:	702b      	strb	r3, [r5, #0]
 8009cca:	f10b 0301 	add.w	r3, fp, #1
 8009cce:	6013      	str	r3, [r2, #0]
 8009cd0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	f43f ace2 	beq.w	800969c <_dtoa_r+0xa4>
 8009cd8:	601d      	str	r5, [r3, #0]
 8009cda:	e4df      	b.n	800969c <_dtoa_r+0xa4>
 8009cdc:	465f      	mov	r7, fp
 8009cde:	462b      	mov	r3, r5
 8009ce0:	461d      	mov	r5, r3
 8009ce2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009ce6:	2a39      	cmp	r2, #57	; 0x39
 8009ce8:	d106      	bne.n	8009cf8 <_dtoa_r+0x700>
 8009cea:	9a00      	ldr	r2, [sp, #0]
 8009cec:	429a      	cmp	r2, r3
 8009cee:	d1f7      	bne.n	8009ce0 <_dtoa_r+0x6e8>
 8009cf0:	9900      	ldr	r1, [sp, #0]
 8009cf2:	2230      	movs	r2, #48	; 0x30
 8009cf4:	3701      	adds	r7, #1
 8009cf6:	700a      	strb	r2, [r1, #0]
 8009cf8:	781a      	ldrb	r2, [r3, #0]
 8009cfa:	3201      	adds	r2, #1
 8009cfc:	701a      	strb	r2, [r3, #0]
 8009cfe:	e790      	b.n	8009c22 <_dtoa_r+0x62a>
 8009d00:	4ba3      	ldr	r3, [pc, #652]	; (8009f90 <_dtoa_r+0x998>)
 8009d02:	2200      	movs	r2, #0
 8009d04:	f7f6 fc88 	bl	8000618 <__aeabi_dmul>
 8009d08:	2200      	movs	r2, #0
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	4606      	mov	r6, r0
 8009d0e:	460f      	mov	r7, r1
 8009d10:	f7f6 feea 	bl	8000ae8 <__aeabi_dcmpeq>
 8009d14:	2800      	cmp	r0, #0
 8009d16:	d09e      	beq.n	8009c56 <_dtoa_r+0x65e>
 8009d18:	e7d0      	b.n	8009cbc <_dtoa_r+0x6c4>
 8009d1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d1c:	2a00      	cmp	r2, #0
 8009d1e:	f000 80ca 	beq.w	8009eb6 <_dtoa_r+0x8be>
 8009d22:	9a07      	ldr	r2, [sp, #28]
 8009d24:	2a01      	cmp	r2, #1
 8009d26:	f300 80ad 	bgt.w	8009e84 <_dtoa_r+0x88c>
 8009d2a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009d2c:	2a00      	cmp	r2, #0
 8009d2e:	f000 80a5 	beq.w	8009e7c <_dtoa_r+0x884>
 8009d32:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009d36:	9e08      	ldr	r6, [sp, #32]
 8009d38:	9d05      	ldr	r5, [sp, #20]
 8009d3a:	9a05      	ldr	r2, [sp, #20]
 8009d3c:	441a      	add	r2, r3
 8009d3e:	9205      	str	r2, [sp, #20]
 8009d40:	9a06      	ldr	r2, [sp, #24]
 8009d42:	2101      	movs	r1, #1
 8009d44:	441a      	add	r2, r3
 8009d46:	4620      	mov	r0, r4
 8009d48:	9206      	str	r2, [sp, #24]
 8009d4a:	f000 fc3d 	bl	800a5c8 <__i2b>
 8009d4e:	4607      	mov	r7, r0
 8009d50:	b165      	cbz	r5, 8009d6c <_dtoa_r+0x774>
 8009d52:	9b06      	ldr	r3, [sp, #24]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	dd09      	ble.n	8009d6c <_dtoa_r+0x774>
 8009d58:	42ab      	cmp	r3, r5
 8009d5a:	9a05      	ldr	r2, [sp, #20]
 8009d5c:	bfa8      	it	ge
 8009d5e:	462b      	movge	r3, r5
 8009d60:	1ad2      	subs	r2, r2, r3
 8009d62:	9205      	str	r2, [sp, #20]
 8009d64:	9a06      	ldr	r2, [sp, #24]
 8009d66:	1aed      	subs	r5, r5, r3
 8009d68:	1ad3      	subs	r3, r2, r3
 8009d6a:	9306      	str	r3, [sp, #24]
 8009d6c:	9b08      	ldr	r3, [sp, #32]
 8009d6e:	b1f3      	cbz	r3, 8009dae <_dtoa_r+0x7b6>
 8009d70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	f000 80a3 	beq.w	8009ebe <_dtoa_r+0x8c6>
 8009d78:	2e00      	cmp	r6, #0
 8009d7a:	dd10      	ble.n	8009d9e <_dtoa_r+0x7a6>
 8009d7c:	4639      	mov	r1, r7
 8009d7e:	4632      	mov	r2, r6
 8009d80:	4620      	mov	r0, r4
 8009d82:	f000 fce1 	bl	800a748 <__pow5mult>
 8009d86:	4652      	mov	r2, sl
 8009d88:	4601      	mov	r1, r0
 8009d8a:	4607      	mov	r7, r0
 8009d8c:	4620      	mov	r0, r4
 8009d8e:	f000 fc31 	bl	800a5f4 <__multiply>
 8009d92:	4651      	mov	r1, sl
 8009d94:	4680      	mov	r8, r0
 8009d96:	4620      	mov	r0, r4
 8009d98:	f000 fb60 	bl	800a45c <_Bfree>
 8009d9c:	46c2      	mov	sl, r8
 8009d9e:	9b08      	ldr	r3, [sp, #32]
 8009da0:	1b9a      	subs	r2, r3, r6
 8009da2:	d004      	beq.n	8009dae <_dtoa_r+0x7b6>
 8009da4:	4651      	mov	r1, sl
 8009da6:	4620      	mov	r0, r4
 8009da8:	f000 fcce 	bl	800a748 <__pow5mult>
 8009dac:	4682      	mov	sl, r0
 8009dae:	2101      	movs	r1, #1
 8009db0:	4620      	mov	r0, r4
 8009db2:	f000 fc09 	bl	800a5c8 <__i2b>
 8009db6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	4606      	mov	r6, r0
 8009dbc:	f340 8081 	ble.w	8009ec2 <_dtoa_r+0x8ca>
 8009dc0:	461a      	mov	r2, r3
 8009dc2:	4601      	mov	r1, r0
 8009dc4:	4620      	mov	r0, r4
 8009dc6:	f000 fcbf 	bl	800a748 <__pow5mult>
 8009dca:	9b07      	ldr	r3, [sp, #28]
 8009dcc:	2b01      	cmp	r3, #1
 8009dce:	4606      	mov	r6, r0
 8009dd0:	dd7a      	ble.n	8009ec8 <_dtoa_r+0x8d0>
 8009dd2:	f04f 0800 	mov.w	r8, #0
 8009dd6:	6933      	ldr	r3, [r6, #16]
 8009dd8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009ddc:	6918      	ldr	r0, [r3, #16]
 8009dde:	f000 fba5 	bl	800a52c <__hi0bits>
 8009de2:	f1c0 0020 	rsb	r0, r0, #32
 8009de6:	9b06      	ldr	r3, [sp, #24]
 8009de8:	4418      	add	r0, r3
 8009dea:	f010 001f 	ands.w	r0, r0, #31
 8009dee:	f000 8094 	beq.w	8009f1a <_dtoa_r+0x922>
 8009df2:	f1c0 0320 	rsb	r3, r0, #32
 8009df6:	2b04      	cmp	r3, #4
 8009df8:	f340 8085 	ble.w	8009f06 <_dtoa_r+0x90e>
 8009dfc:	9b05      	ldr	r3, [sp, #20]
 8009dfe:	f1c0 001c 	rsb	r0, r0, #28
 8009e02:	4403      	add	r3, r0
 8009e04:	9305      	str	r3, [sp, #20]
 8009e06:	9b06      	ldr	r3, [sp, #24]
 8009e08:	4403      	add	r3, r0
 8009e0a:	4405      	add	r5, r0
 8009e0c:	9306      	str	r3, [sp, #24]
 8009e0e:	9b05      	ldr	r3, [sp, #20]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	dd05      	ble.n	8009e20 <_dtoa_r+0x828>
 8009e14:	4651      	mov	r1, sl
 8009e16:	461a      	mov	r2, r3
 8009e18:	4620      	mov	r0, r4
 8009e1a:	f000 fcef 	bl	800a7fc <__lshift>
 8009e1e:	4682      	mov	sl, r0
 8009e20:	9b06      	ldr	r3, [sp, #24]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	dd05      	ble.n	8009e32 <_dtoa_r+0x83a>
 8009e26:	4631      	mov	r1, r6
 8009e28:	461a      	mov	r2, r3
 8009e2a:	4620      	mov	r0, r4
 8009e2c:	f000 fce6 	bl	800a7fc <__lshift>
 8009e30:	4606      	mov	r6, r0
 8009e32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d072      	beq.n	8009f1e <_dtoa_r+0x926>
 8009e38:	4631      	mov	r1, r6
 8009e3a:	4650      	mov	r0, sl
 8009e3c:	f000 fd4a 	bl	800a8d4 <__mcmp>
 8009e40:	2800      	cmp	r0, #0
 8009e42:	da6c      	bge.n	8009f1e <_dtoa_r+0x926>
 8009e44:	2300      	movs	r3, #0
 8009e46:	4651      	mov	r1, sl
 8009e48:	220a      	movs	r2, #10
 8009e4a:	4620      	mov	r0, r4
 8009e4c:	f000 fb28 	bl	800a4a0 <__multadd>
 8009e50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e52:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009e56:	4682      	mov	sl, r0
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	f000 81b0 	beq.w	800a1be <_dtoa_r+0xbc6>
 8009e5e:	2300      	movs	r3, #0
 8009e60:	4639      	mov	r1, r7
 8009e62:	220a      	movs	r2, #10
 8009e64:	4620      	mov	r0, r4
 8009e66:	f000 fb1b 	bl	800a4a0 <__multadd>
 8009e6a:	9b01      	ldr	r3, [sp, #4]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	4607      	mov	r7, r0
 8009e70:	f300 8096 	bgt.w	8009fa0 <_dtoa_r+0x9a8>
 8009e74:	9b07      	ldr	r3, [sp, #28]
 8009e76:	2b02      	cmp	r3, #2
 8009e78:	dc59      	bgt.n	8009f2e <_dtoa_r+0x936>
 8009e7a:	e091      	b.n	8009fa0 <_dtoa_r+0x9a8>
 8009e7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009e7e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009e82:	e758      	b.n	8009d36 <_dtoa_r+0x73e>
 8009e84:	9b04      	ldr	r3, [sp, #16]
 8009e86:	1e5e      	subs	r6, r3, #1
 8009e88:	9b08      	ldr	r3, [sp, #32]
 8009e8a:	42b3      	cmp	r3, r6
 8009e8c:	bfbf      	itttt	lt
 8009e8e:	9b08      	ldrlt	r3, [sp, #32]
 8009e90:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8009e92:	9608      	strlt	r6, [sp, #32]
 8009e94:	1af3      	sublt	r3, r6, r3
 8009e96:	bfb4      	ite	lt
 8009e98:	18d2      	addlt	r2, r2, r3
 8009e9a:	1b9e      	subge	r6, r3, r6
 8009e9c:	9b04      	ldr	r3, [sp, #16]
 8009e9e:	bfbc      	itt	lt
 8009ea0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8009ea2:	2600      	movlt	r6, #0
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	bfb7      	itett	lt
 8009ea8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8009eac:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8009eb0:	1a9d      	sublt	r5, r3, r2
 8009eb2:	2300      	movlt	r3, #0
 8009eb4:	e741      	b.n	8009d3a <_dtoa_r+0x742>
 8009eb6:	9e08      	ldr	r6, [sp, #32]
 8009eb8:	9d05      	ldr	r5, [sp, #20]
 8009eba:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8009ebc:	e748      	b.n	8009d50 <_dtoa_r+0x758>
 8009ebe:	9a08      	ldr	r2, [sp, #32]
 8009ec0:	e770      	b.n	8009da4 <_dtoa_r+0x7ac>
 8009ec2:	9b07      	ldr	r3, [sp, #28]
 8009ec4:	2b01      	cmp	r3, #1
 8009ec6:	dc19      	bgt.n	8009efc <_dtoa_r+0x904>
 8009ec8:	9b02      	ldr	r3, [sp, #8]
 8009eca:	b9bb      	cbnz	r3, 8009efc <_dtoa_r+0x904>
 8009ecc:	9b03      	ldr	r3, [sp, #12]
 8009ece:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ed2:	b99b      	cbnz	r3, 8009efc <_dtoa_r+0x904>
 8009ed4:	9b03      	ldr	r3, [sp, #12]
 8009ed6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009eda:	0d1b      	lsrs	r3, r3, #20
 8009edc:	051b      	lsls	r3, r3, #20
 8009ede:	b183      	cbz	r3, 8009f02 <_dtoa_r+0x90a>
 8009ee0:	9b05      	ldr	r3, [sp, #20]
 8009ee2:	3301      	adds	r3, #1
 8009ee4:	9305      	str	r3, [sp, #20]
 8009ee6:	9b06      	ldr	r3, [sp, #24]
 8009ee8:	3301      	adds	r3, #1
 8009eea:	9306      	str	r3, [sp, #24]
 8009eec:	f04f 0801 	mov.w	r8, #1
 8009ef0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	f47f af6f 	bne.w	8009dd6 <_dtoa_r+0x7de>
 8009ef8:	2001      	movs	r0, #1
 8009efa:	e774      	b.n	8009de6 <_dtoa_r+0x7ee>
 8009efc:	f04f 0800 	mov.w	r8, #0
 8009f00:	e7f6      	b.n	8009ef0 <_dtoa_r+0x8f8>
 8009f02:	4698      	mov	r8, r3
 8009f04:	e7f4      	b.n	8009ef0 <_dtoa_r+0x8f8>
 8009f06:	d082      	beq.n	8009e0e <_dtoa_r+0x816>
 8009f08:	9a05      	ldr	r2, [sp, #20]
 8009f0a:	331c      	adds	r3, #28
 8009f0c:	441a      	add	r2, r3
 8009f0e:	9205      	str	r2, [sp, #20]
 8009f10:	9a06      	ldr	r2, [sp, #24]
 8009f12:	441a      	add	r2, r3
 8009f14:	441d      	add	r5, r3
 8009f16:	9206      	str	r2, [sp, #24]
 8009f18:	e779      	b.n	8009e0e <_dtoa_r+0x816>
 8009f1a:	4603      	mov	r3, r0
 8009f1c:	e7f4      	b.n	8009f08 <_dtoa_r+0x910>
 8009f1e:	9b04      	ldr	r3, [sp, #16]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	dc37      	bgt.n	8009f94 <_dtoa_r+0x99c>
 8009f24:	9b07      	ldr	r3, [sp, #28]
 8009f26:	2b02      	cmp	r3, #2
 8009f28:	dd34      	ble.n	8009f94 <_dtoa_r+0x99c>
 8009f2a:	9b04      	ldr	r3, [sp, #16]
 8009f2c:	9301      	str	r3, [sp, #4]
 8009f2e:	9b01      	ldr	r3, [sp, #4]
 8009f30:	b963      	cbnz	r3, 8009f4c <_dtoa_r+0x954>
 8009f32:	4631      	mov	r1, r6
 8009f34:	2205      	movs	r2, #5
 8009f36:	4620      	mov	r0, r4
 8009f38:	f000 fab2 	bl	800a4a0 <__multadd>
 8009f3c:	4601      	mov	r1, r0
 8009f3e:	4606      	mov	r6, r0
 8009f40:	4650      	mov	r0, sl
 8009f42:	f000 fcc7 	bl	800a8d4 <__mcmp>
 8009f46:	2800      	cmp	r0, #0
 8009f48:	f73f adbb 	bgt.w	8009ac2 <_dtoa_r+0x4ca>
 8009f4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f4e:	9d00      	ldr	r5, [sp, #0]
 8009f50:	ea6f 0b03 	mvn.w	fp, r3
 8009f54:	f04f 0800 	mov.w	r8, #0
 8009f58:	4631      	mov	r1, r6
 8009f5a:	4620      	mov	r0, r4
 8009f5c:	f000 fa7e 	bl	800a45c <_Bfree>
 8009f60:	2f00      	cmp	r7, #0
 8009f62:	f43f aeab 	beq.w	8009cbc <_dtoa_r+0x6c4>
 8009f66:	f1b8 0f00 	cmp.w	r8, #0
 8009f6a:	d005      	beq.n	8009f78 <_dtoa_r+0x980>
 8009f6c:	45b8      	cmp	r8, r7
 8009f6e:	d003      	beq.n	8009f78 <_dtoa_r+0x980>
 8009f70:	4641      	mov	r1, r8
 8009f72:	4620      	mov	r0, r4
 8009f74:	f000 fa72 	bl	800a45c <_Bfree>
 8009f78:	4639      	mov	r1, r7
 8009f7a:	4620      	mov	r0, r4
 8009f7c:	f000 fa6e 	bl	800a45c <_Bfree>
 8009f80:	e69c      	b.n	8009cbc <_dtoa_r+0x6c4>
 8009f82:	2600      	movs	r6, #0
 8009f84:	4637      	mov	r7, r6
 8009f86:	e7e1      	b.n	8009f4c <_dtoa_r+0x954>
 8009f88:	46bb      	mov	fp, r7
 8009f8a:	4637      	mov	r7, r6
 8009f8c:	e599      	b.n	8009ac2 <_dtoa_r+0x4ca>
 8009f8e:	bf00      	nop
 8009f90:	40240000 	.word	0x40240000
 8009f94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	f000 80c8 	beq.w	800a12c <_dtoa_r+0xb34>
 8009f9c:	9b04      	ldr	r3, [sp, #16]
 8009f9e:	9301      	str	r3, [sp, #4]
 8009fa0:	2d00      	cmp	r5, #0
 8009fa2:	dd05      	ble.n	8009fb0 <_dtoa_r+0x9b8>
 8009fa4:	4639      	mov	r1, r7
 8009fa6:	462a      	mov	r2, r5
 8009fa8:	4620      	mov	r0, r4
 8009faa:	f000 fc27 	bl	800a7fc <__lshift>
 8009fae:	4607      	mov	r7, r0
 8009fb0:	f1b8 0f00 	cmp.w	r8, #0
 8009fb4:	d05b      	beq.n	800a06e <_dtoa_r+0xa76>
 8009fb6:	6879      	ldr	r1, [r7, #4]
 8009fb8:	4620      	mov	r0, r4
 8009fba:	f000 fa0f 	bl	800a3dc <_Balloc>
 8009fbe:	4605      	mov	r5, r0
 8009fc0:	b928      	cbnz	r0, 8009fce <_dtoa_r+0x9d6>
 8009fc2:	4b83      	ldr	r3, [pc, #524]	; (800a1d0 <_dtoa_r+0xbd8>)
 8009fc4:	4602      	mov	r2, r0
 8009fc6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009fca:	f7ff bb2e 	b.w	800962a <_dtoa_r+0x32>
 8009fce:	693a      	ldr	r2, [r7, #16]
 8009fd0:	3202      	adds	r2, #2
 8009fd2:	0092      	lsls	r2, r2, #2
 8009fd4:	f107 010c 	add.w	r1, r7, #12
 8009fd8:	300c      	adds	r0, #12
 8009fda:	f001 f8c5 	bl	800b168 <memcpy>
 8009fde:	2201      	movs	r2, #1
 8009fe0:	4629      	mov	r1, r5
 8009fe2:	4620      	mov	r0, r4
 8009fe4:	f000 fc0a 	bl	800a7fc <__lshift>
 8009fe8:	9b00      	ldr	r3, [sp, #0]
 8009fea:	3301      	adds	r3, #1
 8009fec:	9304      	str	r3, [sp, #16]
 8009fee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ff2:	4413      	add	r3, r2
 8009ff4:	9308      	str	r3, [sp, #32]
 8009ff6:	9b02      	ldr	r3, [sp, #8]
 8009ff8:	f003 0301 	and.w	r3, r3, #1
 8009ffc:	46b8      	mov	r8, r7
 8009ffe:	9306      	str	r3, [sp, #24]
 800a000:	4607      	mov	r7, r0
 800a002:	9b04      	ldr	r3, [sp, #16]
 800a004:	4631      	mov	r1, r6
 800a006:	3b01      	subs	r3, #1
 800a008:	4650      	mov	r0, sl
 800a00a:	9301      	str	r3, [sp, #4]
 800a00c:	f7ff fa6b 	bl	80094e6 <quorem>
 800a010:	4641      	mov	r1, r8
 800a012:	9002      	str	r0, [sp, #8]
 800a014:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a018:	4650      	mov	r0, sl
 800a01a:	f000 fc5b 	bl	800a8d4 <__mcmp>
 800a01e:	463a      	mov	r2, r7
 800a020:	9005      	str	r0, [sp, #20]
 800a022:	4631      	mov	r1, r6
 800a024:	4620      	mov	r0, r4
 800a026:	f000 fc71 	bl	800a90c <__mdiff>
 800a02a:	68c2      	ldr	r2, [r0, #12]
 800a02c:	4605      	mov	r5, r0
 800a02e:	bb02      	cbnz	r2, 800a072 <_dtoa_r+0xa7a>
 800a030:	4601      	mov	r1, r0
 800a032:	4650      	mov	r0, sl
 800a034:	f000 fc4e 	bl	800a8d4 <__mcmp>
 800a038:	4602      	mov	r2, r0
 800a03a:	4629      	mov	r1, r5
 800a03c:	4620      	mov	r0, r4
 800a03e:	9209      	str	r2, [sp, #36]	; 0x24
 800a040:	f000 fa0c 	bl	800a45c <_Bfree>
 800a044:	9b07      	ldr	r3, [sp, #28]
 800a046:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a048:	9d04      	ldr	r5, [sp, #16]
 800a04a:	ea43 0102 	orr.w	r1, r3, r2
 800a04e:	9b06      	ldr	r3, [sp, #24]
 800a050:	4319      	orrs	r1, r3
 800a052:	d110      	bne.n	800a076 <_dtoa_r+0xa7e>
 800a054:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a058:	d029      	beq.n	800a0ae <_dtoa_r+0xab6>
 800a05a:	9b05      	ldr	r3, [sp, #20]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	dd02      	ble.n	800a066 <_dtoa_r+0xa6e>
 800a060:	9b02      	ldr	r3, [sp, #8]
 800a062:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800a066:	9b01      	ldr	r3, [sp, #4]
 800a068:	f883 9000 	strb.w	r9, [r3]
 800a06c:	e774      	b.n	8009f58 <_dtoa_r+0x960>
 800a06e:	4638      	mov	r0, r7
 800a070:	e7ba      	b.n	8009fe8 <_dtoa_r+0x9f0>
 800a072:	2201      	movs	r2, #1
 800a074:	e7e1      	b.n	800a03a <_dtoa_r+0xa42>
 800a076:	9b05      	ldr	r3, [sp, #20]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	db04      	blt.n	800a086 <_dtoa_r+0xa8e>
 800a07c:	9907      	ldr	r1, [sp, #28]
 800a07e:	430b      	orrs	r3, r1
 800a080:	9906      	ldr	r1, [sp, #24]
 800a082:	430b      	orrs	r3, r1
 800a084:	d120      	bne.n	800a0c8 <_dtoa_r+0xad0>
 800a086:	2a00      	cmp	r2, #0
 800a088:	dded      	ble.n	800a066 <_dtoa_r+0xa6e>
 800a08a:	4651      	mov	r1, sl
 800a08c:	2201      	movs	r2, #1
 800a08e:	4620      	mov	r0, r4
 800a090:	f000 fbb4 	bl	800a7fc <__lshift>
 800a094:	4631      	mov	r1, r6
 800a096:	4682      	mov	sl, r0
 800a098:	f000 fc1c 	bl	800a8d4 <__mcmp>
 800a09c:	2800      	cmp	r0, #0
 800a09e:	dc03      	bgt.n	800a0a8 <_dtoa_r+0xab0>
 800a0a0:	d1e1      	bne.n	800a066 <_dtoa_r+0xa6e>
 800a0a2:	f019 0f01 	tst.w	r9, #1
 800a0a6:	d0de      	beq.n	800a066 <_dtoa_r+0xa6e>
 800a0a8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a0ac:	d1d8      	bne.n	800a060 <_dtoa_r+0xa68>
 800a0ae:	9a01      	ldr	r2, [sp, #4]
 800a0b0:	2339      	movs	r3, #57	; 0x39
 800a0b2:	7013      	strb	r3, [r2, #0]
 800a0b4:	462b      	mov	r3, r5
 800a0b6:	461d      	mov	r5, r3
 800a0b8:	3b01      	subs	r3, #1
 800a0ba:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a0be:	2a39      	cmp	r2, #57	; 0x39
 800a0c0:	d06c      	beq.n	800a19c <_dtoa_r+0xba4>
 800a0c2:	3201      	adds	r2, #1
 800a0c4:	701a      	strb	r2, [r3, #0]
 800a0c6:	e747      	b.n	8009f58 <_dtoa_r+0x960>
 800a0c8:	2a00      	cmp	r2, #0
 800a0ca:	dd07      	ble.n	800a0dc <_dtoa_r+0xae4>
 800a0cc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a0d0:	d0ed      	beq.n	800a0ae <_dtoa_r+0xab6>
 800a0d2:	9a01      	ldr	r2, [sp, #4]
 800a0d4:	f109 0301 	add.w	r3, r9, #1
 800a0d8:	7013      	strb	r3, [r2, #0]
 800a0da:	e73d      	b.n	8009f58 <_dtoa_r+0x960>
 800a0dc:	9b04      	ldr	r3, [sp, #16]
 800a0de:	9a08      	ldr	r2, [sp, #32]
 800a0e0:	f803 9c01 	strb.w	r9, [r3, #-1]
 800a0e4:	4293      	cmp	r3, r2
 800a0e6:	d043      	beq.n	800a170 <_dtoa_r+0xb78>
 800a0e8:	4651      	mov	r1, sl
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	220a      	movs	r2, #10
 800a0ee:	4620      	mov	r0, r4
 800a0f0:	f000 f9d6 	bl	800a4a0 <__multadd>
 800a0f4:	45b8      	cmp	r8, r7
 800a0f6:	4682      	mov	sl, r0
 800a0f8:	f04f 0300 	mov.w	r3, #0
 800a0fc:	f04f 020a 	mov.w	r2, #10
 800a100:	4641      	mov	r1, r8
 800a102:	4620      	mov	r0, r4
 800a104:	d107      	bne.n	800a116 <_dtoa_r+0xb1e>
 800a106:	f000 f9cb 	bl	800a4a0 <__multadd>
 800a10a:	4680      	mov	r8, r0
 800a10c:	4607      	mov	r7, r0
 800a10e:	9b04      	ldr	r3, [sp, #16]
 800a110:	3301      	adds	r3, #1
 800a112:	9304      	str	r3, [sp, #16]
 800a114:	e775      	b.n	800a002 <_dtoa_r+0xa0a>
 800a116:	f000 f9c3 	bl	800a4a0 <__multadd>
 800a11a:	4639      	mov	r1, r7
 800a11c:	4680      	mov	r8, r0
 800a11e:	2300      	movs	r3, #0
 800a120:	220a      	movs	r2, #10
 800a122:	4620      	mov	r0, r4
 800a124:	f000 f9bc 	bl	800a4a0 <__multadd>
 800a128:	4607      	mov	r7, r0
 800a12a:	e7f0      	b.n	800a10e <_dtoa_r+0xb16>
 800a12c:	9b04      	ldr	r3, [sp, #16]
 800a12e:	9301      	str	r3, [sp, #4]
 800a130:	9d00      	ldr	r5, [sp, #0]
 800a132:	4631      	mov	r1, r6
 800a134:	4650      	mov	r0, sl
 800a136:	f7ff f9d6 	bl	80094e6 <quorem>
 800a13a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a13e:	9b00      	ldr	r3, [sp, #0]
 800a140:	f805 9b01 	strb.w	r9, [r5], #1
 800a144:	1aea      	subs	r2, r5, r3
 800a146:	9b01      	ldr	r3, [sp, #4]
 800a148:	4293      	cmp	r3, r2
 800a14a:	dd07      	ble.n	800a15c <_dtoa_r+0xb64>
 800a14c:	4651      	mov	r1, sl
 800a14e:	2300      	movs	r3, #0
 800a150:	220a      	movs	r2, #10
 800a152:	4620      	mov	r0, r4
 800a154:	f000 f9a4 	bl	800a4a0 <__multadd>
 800a158:	4682      	mov	sl, r0
 800a15a:	e7ea      	b.n	800a132 <_dtoa_r+0xb3a>
 800a15c:	9b01      	ldr	r3, [sp, #4]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	bfc8      	it	gt
 800a162:	461d      	movgt	r5, r3
 800a164:	9b00      	ldr	r3, [sp, #0]
 800a166:	bfd8      	it	le
 800a168:	2501      	movle	r5, #1
 800a16a:	441d      	add	r5, r3
 800a16c:	f04f 0800 	mov.w	r8, #0
 800a170:	4651      	mov	r1, sl
 800a172:	2201      	movs	r2, #1
 800a174:	4620      	mov	r0, r4
 800a176:	f000 fb41 	bl	800a7fc <__lshift>
 800a17a:	4631      	mov	r1, r6
 800a17c:	4682      	mov	sl, r0
 800a17e:	f000 fba9 	bl	800a8d4 <__mcmp>
 800a182:	2800      	cmp	r0, #0
 800a184:	dc96      	bgt.n	800a0b4 <_dtoa_r+0xabc>
 800a186:	d102      	bne.n	800a18e <_dtoa_r+0xb96>
 800a188:	f019 0f01 	tst.w	r9, #1
 800a18c:	d192      	bne.n	800a0b4 <_dtoa_r+0xabc>
 800a18e:	462b      	mov	r3, r5
 800a190:	461d      	mov	r5, r3
 800a192:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a196:	2a30      	cmp	r2, #48	; 0x30
 800a198:	d0fa      	beq.n	800a190 <_dtoa_r+0xb98>
 800a19a:	e6dd      	b.n	8009f58 <_dtoa_r+0x960>
 800a19c:	9a00      	ldr	r2, [sp, #0]
 800a19e:	429a      	cmp	r2, r3
 800a1a0:	d189      	bne.n	800a0b6 <_dtoa_r+0xabe>
 800a1a2:	f10b 0b01 	add.w	fp, fp, #1
 800a1a6:	2331      	movs	r3, #49	; 0x31
 800a1a8:	e796      	b.n	800a0d8 <_dtoa_r+0xae0>
 800a1aa:	4b0a      	ldr	r3, [pc, #40]	; (800a1d4 <_dtoa_r+0xbdc>)
 800a1ac:	f7ff ba99 	b.w	80096e2 <_dtoa_r+0xea>
 800a1b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	f47f aa6d 	bne.w	8009692 <_dtoa_r+0x9a>
 800a1b8:	4b07      	ldr	r3, [pc, #28]	; (800a1d8 <_dtoa_r+0xbe0>)
 800a1ba:	f7ff ba92 	b.w	80096e2 <_dtoa_r+0xea>
 800a1be:	9b01      	ldr	r3, [sp, #4]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	dcb5      	bgt.n	800a130 <_dtoa_r+0xb38>
 800a1c4:	9b07      	ldr	r3, [sp, #28]
 800a1c6:	2b02      	cmp	r3, #2
 800a1c8:	f73f aeb1 	bgt.w	8009f2e <_dtoa_r+0x936>
 800a1cc:	e7b0      	b.n	800a130 <_dtoa_r+0xb38>
 800a1ce:	bf00      	nop
 800a1d0:	0800bad9 	.word	0x0800bad9
 800a1d4:	0800ba39 	.word	0x0800ba39
 800a1d8:	0800ba5d 	.word	0x0800ba5d

0800a1dc <_free_r>:
 800a1dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a1de:	2900      	cmp	r1, #0
 800a1e0:	d044      	beq.n	800a26c <_free_r+0x90>
 800a1e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1e6:	9001      	str	r0, [sp, #4]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	f1a1 0404 	sub.w	r4, r1, #4
 800a1ee:	bfb8      	it	lt
 800a1f0:	18e4      	addlt	r4, r4, r3
 800a1f2:	f000 f8e7 	bl	800a3c4 <__malloc_lock>
 800a1f6:	4a1e      	ldr	r2, [pc, #120]	; (800a270 <_free_r+0x94>)
 800a1f8:	9801      	ldr	r0, [sp, #4]
 800a1fa:	6813      	ldr	r3, [r2, #0]
 800a1fc:	b933      	cbnz	r3, 800a20c <_free_r+0x30>
 800a1fe:	6063      	str	r3, [r4, #4]
 800a200:	6014      	str	r4, [r2, #0]
 800a202:	b003      	add	sp, #12
 800a204:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a208:	f000 b8e2 	b.w	800a3d0 <__malloc_unlock>
 800a20c:	42a3      	cmp	r3, r4
 800a20e:	d908      	bls.n	800a222 <_free_r+0x46>
 800a210:	6825      	ldr	r5, [r4, #0]
 800a212:	1961      	adds	r1, r4, r5
 800a214:	428b      	cmp	r3, r1
 800a216:	bf01      	itttt	eq
 800a218:	6819      	ldreq	r1, [r3, #0]
 800a21a:	685b      	ldreq	r3, [r3, #4]
 800a21c:	1949      	addeq	r1, r1, r5
 800a21e:	6021      	streq	r1, [r4, #0]
 800a220:	e7ed      	b.n	800a1fe <_free_r+0x22>
 800a222:	461a      	mov	r2, r3
 800a224:	685b      	ldr	r3, [r3, #4]
 800a226:	b10b      	cbz	r3, 800a22c <_free_r+0x50>
 800a228:	42a3      	cmp	r3, r4
 800a22a:	d9fa      	bls.n	800a222 <_free_r+0x46>
 800a22c:	6811      	ldr	r1, [r2, #0]
 800a22e:	1855      	adds	r5, r2, r1
 800a230:	42a5      	cmp	r5, r4
 800a232:	d10b      	bne.n	800a24c <_free_r+0x70>
 800a234:	6824      	ldr	r4, [r4, #0]
 800a236:	4421      	add	r1, r4
 800a238:	1854      	adds	r4, r2, r1
 800a23a:	42a3      	cmp	r3, r4
 800a23c:	6011      	str	r1, [r2, #0]
 800a23e:	d1e0      	bne.n	800a202 <_free_r+0x26>
 800a240:	681c      	ldr	r4, [r3, #0]
 800a242:	685b      	ldr	r3, [r3, #4]
 800a244:	6053      	str	r3, [r2, #4]
 800a246:	440c      	add	r4, r1
 800a248:	6014      	str	r4, [r2, #0]
 800a24a:	e7da      	b.n	800a202 <_free_r+0x26>
 800a24c:	d902      	bls.n	800a254 <_free_r+0x78>
 800a24e:	230c      	movs	r3, #12
 800a250:	6003      	str	r3, [r0, #0]
 800a252:	e7d6      	b.n	800a202 <_free_r+0x26>
 800a254:	6825      	ldr	r5, [r4, #0]
 800a256:	1961      	adds	r1, r4, r5
 800a258:	428b      	cmp	r3, r1
 800a25a:	bf04      	itt	eq
 800a25c:	6819      	ldreq	r1, [r3, #0]
 800a25e:	685b      	ldreq	r3, [r3, #4]
 800a260:	6063      	str	r3, [r4, #4]
 800a262:	bf04      	itt	eq
 800a264:	1949      	addeq	r1, r1, r5
 800a266:	6021      	streq	r1, [r4, #0]
 800a268:	6054      	str	r4, [r2, #4]
 800a26a:	e7ca      	b.n	800a202 <_free_r+0x26>
 800a26c:	b003      	add	sp, #12
 800a26e:	bd30      	pop	{r4, r5, pc}
 800a270:	20000910 	.word	0x20000910

0800a274 <malloc>:
 800a274:	4b02      	ldr	r3, [pc, #8]	; (800a280 <malloc+0xc>)
 800a276:	4601      	mov	r1, r0
 800a278:	6818      	ldr	r0, [r3, #0]
 800a27a:	f000 b823 	b.w	800a2c4 <_malloc_r>
 800a27e:	bf00      	nop
 800a280:	200003c4 	.word	0x200003c4

0800a284 <sbrk_aligned>:
 800a284:	b570      	push	{r4, r5, r6, lr}
 800a286:	4e0e      	ldr	r6, [pc, #56]	; (800a2c0 <sbrk_aligned+0x3c>)
 800a288:	460c      	mov	r4, r1
 800a28a:	6831      	ldr	r1, [r6, #0]
 800a28c:	4605      	mov	r5, r0
 800a28e:	b911      	cbnz	r1, 800a296 <sbrk_aligned+0x12>
 800a290:	f000 ff5a 	bl	800b148 <_sbrk_r>
 800a294:	6030      	str	r0, [r6, #0]
 800a296:	4621      	mov	r1, r4
 800a298:	4628      	mov	r0, r5
 800a29a:	f000 ff55 	bl	800b148 <_sbrk_r>
 800a29e:	1c43      	adds	r3, r0, #1
 800a2a0:	d00a      	beq.n	800a2b8 <sbrk_aligned+0x34>
 800a2a2:	1cc4      	adds	r4, r0, #3
 800a2a4:	f024 0403 	bic.w	r4, r4, #3
 800a2a8:	42a0      	cmp	r0, r4
 800a2aa:	d007      	beq.n	800a2bc <sbrk_aligned+0x38>
 800a2ac:	1a21      	subs	r1, r4, r0
 800a2ae:	4628      	mov	r0, r5
 800a2b0:	f000 ff4a 	bl	800b148 <_sbrk_r>
 800a2b4:	3001      	adds	r0, #1
 800a2b6:	d101      	bne.n	800a2bc <sbrk_aligned+0x38>
 800a2b8:	f04f 34ff 	mov.w	r4, #4294967295
 800a2bc:	4620      	mov	r0, r4
 800a2be:	bd70      	pop	{r4, r5, r6, pc}
 800a2c0:	20000914 	.word	0x20000914

0800a2c4 <_malloc_r>:
 800a2c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2c8:	1ccd      	adds	r5, r1, #3
 800a2ca:	f025 0503 	bic.w	r5, r5, #3
 800a2ce:	3508      	adds	r5, #8
 800a2d0:	2d0c      	cmp	r5, #12
 800a2d2:	bf38      	it	cc
 800a2d4:	250c      	movcc	r5, #12
 800a2d6:	2d00      	cmp	r5, #0
 800a2d8:	4607      	mov	r7, r0
 800a2da:	db01      	blt.n	800a2e0 <_malloc_r+0x1c>
 800a2dc:	42a9      	cmp	r1, r5
 800a2de:	d905      	bls.n	800a2ec <_malloc_r+0x28>
 800a2e0:	230c      	movs	r3, #12
 800a2e2:	603b      	str	r3, [r7, #0]
 800a2e4:	2600      	movs	r6, #0
 800a2e6:	4630      	mov	r0, r6
 800a2e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2ec:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a3c0 <_malloc_r+0xfc>
 800a2f0:	f000 f868 	bl	800a3c4 <__malloc_lock>
 800a2f4:	f8d8 3000 	ldr.w	r3, [r8]
 800a2f8:	461c      	mov	r4, r3
 800a2fa:	bb5c      	cbnz	r4, 800a354 <_malloc_r+0x90>
 800a2fc:	4629      	mov	r1, r5
 800a2fe:	4638      	mov	r0, r7
 800a300:	f7ff ffc0 	bl	800a284 <sbrk_aligned>
 800a304:	1c43      	adds	r3, r0, #1
 800a306:	4604      	mov	r4, r0
 800a308:	d155      	bne.n	800a3b6 <_malloc_r+0xf2>
 800a30a:	f8d8 4000 	ldr.w	r4, [r8]
 800a30e:	4626      	mov	r6, r4
 800a310:	2e00      	cmp	r6, #0
 800a312:	d145      	bne.n	800a3a0 <_malloc_r+0xdc>
 800a314:	2c00      	cmp	r4, #0
 800a316:	d048      	beq.n	800a3aa <_malloc_r+0xe6>
 800a318:	6823      	ldr	r3, [r4, #0]
 800a31a:	4631      	mov	r1, r6
 800a31c:	4638      	mov	r0, r7
 800a31e:	eb04 0903 	add.w	r9, r4, r3
 800a322:	f000 ff11 	bl	800b148 <_sbrk_r>
 800a326:	4581      	cmp	r9, r0
 800a328:	d13f      	bne.n	800a3aa <_malloc_r+0xe6>
 800a32a:	6821      	ldr	r1, [r4, #0]
 800a32c:	1a6d      	subs	r5, r5, r1
 800a32e:	4629      	mov	r1, r5
 800a330:	4638      	mov	r0, r7
 800a332:	f7ff ffa7 	bl	800a284 <sbrk_aligned>
 800a336:	3001      	adds	r0, #1
 800a338:	d037      	beq.n	800a3aa <_malloc_r+0xe6>
 800a33a:	6823      	ldr	r3, [r4, #0]
 800a33c:	442b      	add	r3, r5
 800a33e:	6023      	str	r3, [r4, #0]
 800a340:	f8d8 3000 	ldr.w	r3, [r8]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d038      	beq.n	800a3ba <_malloc_r+0xf6>
 800a348:	685a      	ldr	r2, [r3, #4]
 800a34a:	42a2      	cmp	r2, r4
 800a34c:	d12b      	bne.n	800a3a6 <_malloc_r+0xe2>
 800a34e:	2200      	movs	r2, #0
 800a350:	605a      	str	r2, [r3, #4]
 800a352:	e00f      	b.n	800a374 <_malloc_r+0xb0>
 800a354:	6822      	ldr	r2, [r4, #0]
 800a356:	1b52      	subs	r2, r2, r5
 800a358:	d41f      	bmi.n	800a39a <_malloc_r+0xd6>
 800a35a:	2a0b      	cmp	r2, #11
 800a35c:	d917      	bls.n	800a38e <_malloc_r+0xca>
 800a35e:	1961      	adds	r1, r4, r5
 800a360:	42a3      	cmp	r3, r4
 800a362:	6025      	str	r5, [r4, #0]
 800a364:	bf18      	it	ne
 800a366:	6059      	strne	r1, [r3, #4]
 800a368:	6863      	ldr	r3, [r4, #4]
 800a36a:	bf08      	it	eq
 800a36c:	f8c8 1000 	streq.w	r1, [r8]
 800a370:	5162      	str	r2, [r4, r5]
 800a372:	604b      	str	r3, [r1, #4]
 800a374:	4638      	mov	r0, r7
 800a376:	f104 060b 	add.w	r6, r4, #11
 800a37a:	f000 f829 	bl	800a3d0 <__malloc_unlock>
 800a37e:	f026 0607 	bic.w	r6, r6, #7
 800a382:	1d23      	adds	r3, r4, #4
 800a384:	1af2      	subs	r2, r6, r3
 800a386:	d0ae      	beq.n	800a2e6 <_malloc_r+0x22>
 800a388:	1b9b      	subs	r3, r3, r6
 800a38a:	50a3      	str	r3, [r4, r2]
 800a38c:	e7ab      	b.n	800a2e6 <_malloc_r+0x22>
 800a38e:	42a3      	cmp	r3, r4
 800a390:	6862      	ldr	r2, [r4, #4]
 800a392:	d1dd      	bne.n	800a350 <_malloc_r+0x8c>
 800a394:	f8c8 2000 	str.w	r2, [r8]
 800a398:	e7ec      	b.n	800a374 <_malloc_r+0xb0>
 800a39a:	4623      	mov	r3, r4
 800a39c:	6864      	ldr	r4, [r4, #4]
 800a39e:	e7ac      	b.n	800a2fa <_malloc_r+0x36>
 800a3a0:	4634      	mov	r4, r6
 800a3a2:	6876      	ldr	r6, [r6, #4]
 800a3a4:	e7b4      	b.n	800a310 <_malloc_r+0x4c>
 800a3a6:	4613      	mov	r3, r2
 800a3a8:	e7cc      	b.n	800a344 <_malloc_r+0x80>
 800a3aa:	230c      	movs	r3, #12
 800a3ac:	603b      	str	r3, [r7, #0]
 800a3ae:	4638      	mov	r0, r7
 800a3b0:	f000 f80e 	bl	800a3d0 <__malloc_unlock>
 800a3b4:	e797      	b.n	800a2e6 <_malloc_r+0x22>
 800a3b6:	6025      	str	r5, [r4, #0]
 800a3b8:	e7dc      	b.n	800a374 <_malloc_r+0xb0>
 800a3ba:	605b      	str	r3, [r3, #4]
 800a3bc:	deff      	udf	#255	; 0xff
 800a3be:	bf00      	nop
 800a3c0:	20000910 	.word	0x20000910

0800a3c4 <__malloc_lock>:
 800a3c4:	4801      	ldr	r0, [pc, #4]	; (800a3cc <__malloc_lock+0x8>)
 800a3c6:	f7ff b88c 	b.w	80094e2 <__retarget_lock_acquire_recursive>
 800a3ca:	bf00      	nop
 800a3cc:	2000090c 	.word	0x2000090c

0800a3d0 <__malloc_unlock>:
 800a3d0:	4801      	ldr	r0, [pc, #4]	; (800a3d8 <__malloc_unlock+0x8>)
 800a3d2:	f7ff b887 	b.w	80094e4 <__retarget_lock_release_recursive>
 800a3d6:	bf00      	nop
 800a3d8:	2000090c 	.word	0x2000090c

0800a3dc <_Balloc>:
 800a3dc:	b570      	push	{r4, r5, r6, lr}
 800a3de:	69c6      	ldr	r6, [r0, #28]
 800a3e0:	4604      	mov	r4, r0
 800a3e2:	460d      	mov	r5, r1
 800a3e4:	b976      	cbnz	r6, 800a404 <_Balloc+0x28>
 800a3e6:	2010      	movs	r0, #16
 800a3e8:	f7ff ff44 	bl	800a274 <malloc>
 800a3ec:	4602      	mov	r2, r0
 800a3ee:	61e0      	str	r0, [r4, #28]
 800a3f0:	b920      	cbnz	r0, 800a3fc <_Balloc+0x20>
 800a3f2:	4b18      	ldr	r3, [pc, #96]	; (800a454 <_Balloc+0x78>)
 800a3f4:	4818      	ldr	r0, [pc, #96]	; (800a458 <_Balloc+0x7c>)
 800a3f6:	216b      	movs	r1, #107	; 0x6b
 800a3f8:	f000 fec4 	bl	800b184 <__assert_func>
 800a3fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a400:	6006      	str	r6, [r0, #0]
 800a402:	60c6      	str	r6, [r0, #12]
 800a404:	69e6      	ldr	r6, [r4, #28]
 800a406:	68f3      	ldr	r3, [r6, #12]
 800a408:	b183      	cbz	r3, 800a42c <_Balloc+0x50>
 800a40a:	69e3      	ldr	r3, [r4, #28]
 800a40c:	68db      	ldr	r3, [r3, #12]
 800a40e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a412:	b9b8      	cbnz	r0, 800a444 <_Balloc+0x68>
 800a414:	2101      	movs	r1, #1
 800a416:	fa01 f605 	lsl.w	r6, r1, r5
 800a41a:	1d72      	adds	r2, r6, #5
 800a41c:	0092      	lsls	r2, r2, #2
 800a41e:	4620      	mov	r0, r4
 800a420:	f000 fece 	bl	800b1c0 <_calloc_r>
 800a424:	b160      	cbz	r0, 800a440 <_Balloc+0x64>
 800a426:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a42a:	e00e      	b.n	800a44a <_Balloc+0x6e>
 800a42c:	2221      	movs	r2, #33	; 0x21
 800a42e:	2104      	movs	r1, #4
 800a430:	4620      	mov	r0, r4
 800a432:	f000 fec5 	bl	800b1c0 <_calloc_r>
 800a436:	69e3      	ldr	r3, [r4, #28]
 800a438:	60f0      	str	r0, [r6, #12]
 800a43a:	68db      	ldr	r3, [r3, #12]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d1e4      	bne.n	800a40a <_Balloc+0x2e>
 800a440:	2000      	movs	r0, #0
 800a442:	bd70      	pop	{r4, r5, r6, pc}
 800a444:	6802      	ldr	r2, [r0, #0]
 800a446:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a44a:	2300      	movs	r3, #0
 800a44c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a450:	e7f7      	b.n	800a442 <_Balloc+0x66>
 800a452:	bf00      	nop
 800a454:	0800ba6a 	.word	0x0800ba6a
 800a458:	0800baea 	.word	0x0800baea

0800a45c <_Bfree>:
 800a45c:	b570      	push	{r4, r5, r6, lr}
 800a45e:	69c6      	ldr	r6, [r0, #28]
 800a460:	4605      	mov	r5, r0
 800a462:	460c      	mov	r4, r1
 800a464:	b976      	cbnz	r6, 800a484 <_Bfree+0x28>
 800a466:	2010      	movs	r0, #16
 800a468:	f7ff ff04 	bl	800a274 <malloc>
 800a46c:	4602      	mov	r2, r0
 800a46e:	61e8      	str	r0, [r5, #28]
 800a470:	b920      	cbnz	r0, 800a47c <_Bfree+0x20>
 800a472:	4b09      	ldr	r3, [pc, #36]	; (800a498 <_Bfree+0x3c>)
 800a474:	4809      	ldr	r0, [pc, #36]	; (800a49c <_Bfree+0x40>)
 800a476:	218f      	movs	r1, #143	; 0x8f
 800a478:	f000 fe84 	bl	800b184 <__assert_func>
 800a47c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a480:	6006      	str	r6, [r0, #0]
 800a482:	60c6      	str	r6, [r0, #12]
 800a484:	b13c      	cbz	r4, 800a496 <_Bfree+0x3a>
 800a486:	69eb      	ldr	r3, [r5, #28]
 800a488:	6862      	ldr	r2, [r4, #4]
 800a48a:	68db      	ldr	r3, [r3, #12]
 800a48c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a490:	6021      	str	r1, [r4, #0]
 800a492:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a496:	bd70      	pop	{r4, r5, r6, pc}
 800a498:	0800ba6a 	.word	0x0800ba6a
 800a49c:	0800baea 	.word	0x0800baea

0800a4a0 <__multadd>:
 800a4a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4a4:	690d      	ldr	r5, [r1, #16]
 800a4a6:	4607      	mov	r7, r0
 800a4a8:	460c      	mov	r4, r1
 800a4aa:	461e      	mov	r6, r3
 800a4ac:	f101 0c14 	add.w	ip, r1, #20
 800a4b0:	2000      	movs	r0, #0
 800a4b2:	f8dc 3000 	ldr.w	r3, [ip]
 800a4b6:	b299      	uxth	r1, r3
 800a4b8:	fb02 6101 	mla	r1, r2, r1, r6
 800a4bc:	0c1e      	lsrs	r6, r3, #16
 800a4be:	0c0b      	lsrs	r3, r1, #16
 800a4c0:	fb02 3306 	mla	r3, r2, r6, r3
 800a4c4:	b289      	uxth	r1, r1
 800a4c6:	3001      	adds	r0, #1
 800a4c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a4cc:	4285      	cmp	r5, r0
 800a4ce:	f84c 1b04 	str.w	r1, [ip], #4
 800a4d2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a4d6:	dcec      	bgt.n	800a4b2 <__multadd+0x12>
 800a4d8:	b30e      	cbz	r6, 800a51e <__multadd+0x7e>
 800a4da:	68a3      	ldr	r3, [r4, #8]
 800a4dc:	42ab      	cmp	r3, r5
 800a4de:	dc19      	bgt.n	800a514 <__multadd+0x74>
 800a4e0:	6861      	ldr	r1, [r4, #4]
 800a4e2:	4638      	mov	r0, r7
 800a4e4:	3101      	adds	r1, #1
 800a4e6:	f7ff ff79 	bl	800a3dc <_Balloc>
 800a4ea:	4680      	mov	r8, r0
 800a4ec:	b928      	cbnz	r0, 800a4fa <__multadd+0x5a>
 800a4ee:	4602      	mov	r2, r0
 800a4f0:	4b0c      	ldr	r3, [pc, #48]	; (800a524 <__multadd+0x84>)
 800a4f2:	480d      	ldr	r0, [pc, #52]	; (800a528 <__multadd+0x88>)
 800a4f4:	21ba      	movs	r1, #186	; 0xba
 800a4f6:	f000 fe45 	bl	800b184 <__assert_func>
 800a4fa:	6922      	ldr	r2, [r4, #16]
 800a4fc:	3202      	adds	r2, #2
 800a4fe:	f104 010c 	add.w	r1, r4, #12
 800a502:	0092      	lsls	r2, r2, #2
 800a504:	300c      	adds	r0, #12
 800a506:	f000 fe2f 	bl	800b168 <memcpy>
 800a50a:	4621      	mov	r1, r4
 800a50c:	4638      	mov	r0, r7
 800a50e:	f7ff ffa5 	bl	800a45c <_Bfree>
 800a512:	4644      	mov	r4, r8
 800a514:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a518:	3501      	adds	r5, #1
 800a51a:	615e      	str	r6, [r3, #20]
 800a51c:	6125      	str	r5, [r4, #16]
 800a51e:	4620      	mov	r0, r4
 800a520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a524:	0800bad9 	.word	0x0800bad9
 800a528:	0800baea 	.word	0x0800baea

0800a52c <__hi0bits>:
 800a52c:	0c03      	lsrs	r3, r0, #16
 800a52e:	041b      	lsls	r3, r3, #16
 800a530:	b9d3      	cbnz	r3, 800a568 <__hi0bits+0x3c>
 800a532:	0400      	lsls	r0, r0, #16
 800a534:	2310      	movs	r3, #16
 800a536:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a53a:	bf04      	itt	eq
 800a53c:	0200      	lsleq	r0, r0, #8
 800a53e:	3308      	addeq	r3, #8
 800a540:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a544:	bf04      	itt	eq
 800a546:	0100      	lsleq	r0, r0, #4
 800a548:	3304      	addeq	r3, #4
 800a54a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a54e:	bf04      	itt	eq
 800a550:	0080      	lsleq	r0, r0, #2
 800a552:	3302      	addeq	r3, #2
 800a554:	2800      	cmp	r0, #0
 800a556:	db05      	blt.n	800a564 <__hi0bits+0x38>
 800a558:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a55c:	f103 0301 	add.w	r3, r3, #1
 800a560:	bf08      	it	eq
 800a562:	2320      	moveq	r3, #32
 800a564:	4618      	mov	r0, r3
 800a566:	4770      	bx	lr
 800a568:	2300      	movs	r3, #0
 800a56a:	e7e4      	b.n	800a536 <__hi0bits+0xa>

0800a56c <__lo0bits>:
 800a56c:	6803      	ldr	r3, [r0, #0]
 800a56e:	f013 0207 	ands.w	r2, r3, #7
 800a572:	d00c      	beq.n	800a58e <__lo0bits+0x22>
 800a574:	07d9      	lsls	r1, r3, #31
 800a576:	d422      	bmi.n	800a5be <__lo0bits+0x52>
 800a578:	079a      	lsls	r2, r3, #30
 800a57a:	bf49      	itett	mi
 800a57c:	085b      	lsrmi	r3, r3, #1
 800a57e:	089b      	lsrpl	r3, r3, #2
 800a580:	6003      	strmi	r3, [r0, #0]
 800a582:	2201      	movmi	r2, #1
 800a584:	bf5c      	itt	pl
 800a586:	6003      	strpl	r3, [r0, #0]
 800a588:	2202      	movpl	r2, #2
 800a58a:	4610      	mov	r0, r2
 800a58c:	4770      	bx	lr
 800a58e:	b299      	uxth	r1, r3
 800a590:	b909      	cbnz	r1, 800a596 <__lo0bits+0x2a>
 800a592:	0c1b      	lsrs	r3, r3, #16
 800a594:	2210      	movs	r2, #16
 800a596:	b2d9      	uxtb	r1, r3
 800a598:	b909      	cbnz	r1, 800a59e <__lo0bits+0x32>
 800a59a:	3208      	adds	r2, #8
 800a59c:	0a1b      	lsrs	r3, r3, #8
 800a59e:	0719      	lsls	r1, r3, #28
 800a5a0:	bf04      	itt	eq
 800a5a2:	091b      	lsreq	r3, r3, #4
 800a5a4:	3204      	addeq	r2, #4
 800a5a6:	0799      	lsls	r1, r3, #30
 800a5a8:	bf04      	itt	eq
 800a5aa:	089b      	lsreq	r3, r3, #2
 800a5ac:	3202      	addeq	r2, #2
 800a5ae:	07d9      	lsls	r1, r3, #31
 800a5b0:	d403      	bmi.n	800a5ba <__lo0bits+0x4e>
 800a5b2:	085b      	lsrs	r3, r3, #1
 800a5b4:	f102 0201 	add.w	r2, r2, #1
 800a5b8:	d003      	beq.n	800a5c2 <__lo0bits+0x56>
 800a5ba:	6003      	str	r3, [r0, #0]
 800a5bc:	e7e5      	b.n	800a58a <__lo0bits+0x1e>
 800a5be:	2200      	movs	r2, #0
 800a5c0:	e7e3      	b.n	800a58a <__lo0bits+0x1e>
 800a5c2:	2220      	movs	r2, #32
 800a5c4:	e7e1      	b.n	800a58a <__lo0bits+0x1e>
	...

0800a5c8 <__i2b>:
 800a5c8:	b510      	push	{r4, lr}
 800a5ca:	460c      	mov	r4, r1
 800a5cc:	2101      	movs	r1, #1
 800a5ce:	f7ff ff05 	bl	800a3dc <_Balloc>
 800a5d2:	4602      	mov	r2, r0
 800a5d4:	b928      	cbnz	r0, 800a5e2 <__i2b+0x1a>
 800a5d6:	4b05      	ldr	r3, [pc, #20]	; (800a5ec <__i2b+0x24>)
 800a5d8:	4805      	ldr	r0, [pc, #20]	; (800a5f0 <__i2b+0x28>)
 800a5da:	f240 1145 	movw	r1, #325	; 0x145
 800a5de:	f000 fdd1 	bl	800b184 <__assert_func>
 800a5e2:	2301      	movs	r3, #1
 800a5e4:	6144      	str	r4, [r0, #20]
 800a5e6:	6103      	str	r3, [r0, #16]
 800a5e8:	bd10      	pop	{r4, pc}
 800a5ea:	bf00      	nop
 800a5ec:	0800bad9 	.word	0x0800bad9
 800a5f0:	0800baea 	.word	0x0800baea

0800a5f4 <__multiply>:
 800a5f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5f8:	4691      	mov	r9, r2
 800a5fa:	690a      	ldr	r2, [r1, #16]
 800a5fc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a600:	429a      	cmp	r2, r3
 800a602:	bfb8      	it	lt
 800a604:	460b      	movlt	r3, r1
 800a606:	460c      	mov	r4, r1
 800a608:	bfbc      	itt	lt
 800a60a:	464c      	movlt	r4, r9
 800a60c:	4699      	movlt	r9, r3
 800a60e:	6927      	ldr	r7, [r4, #16]
 800a610:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a614:	68a3      	ldr	r3, [r4, #8]
 800a616:	6861      	ldr	r1, [r4, #4]
 800a618:	eb07 060a 	add.w	r6, r7, sl
 800a61c:	42b3      	cmp	r3, r6
 800a61e:	b085      	sub	sp, #20
 800a620:	bfb8      	it	lt
 800a622:	3101      	addlt	r1, #1
 800a624:	f7ff feda 	bl	800a3dc <_Balloc>
 800a628:	b930      	cbnz	r0, 800a638 <__multiply+0x44>
 800a62a:	4602      	mov	r2, r0
 800a62c:	4b44      	ldr	r3, [pc, #272]	; (800a740 <__multiply+0x14c>)
 800a62e:	4845      	ldr	r0, [pc, #276]	; (800a744 <__multiply+0x150>)
 800a630:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a634:	f000 fda6 	bl	800b184 <__assert_func>
 800a638:	f100 0514 	add.w	r5, r0, #20
 800a63c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a640:	462b      	mov	r3, r5
 800a642:	2200      	movs	r2, #0
 800a644:	4543      	cmp	r3, r8
 800a646:	d321      	bcc.n	800a68c <__multiply+0x98>
 800a648:	f104 0314 	add.w	r3, r4, #20
 800a64c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a650:	f109 0314 	add.w	r3, r9, #20
 800a654:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a658:	9202      	str	r2, [sp, #8]
 800a65a:	1b3a      	subs	r2, r7, r4
 800a65c:	3a15      	subs	r2, #21
 800a65e:	f022 0203 	bic.w	r2, r2, #3
 800a662:	3204      	adds	r2, #4
 800a664:	f104 0115 	add.w	r1, r4, #21
 800a668:	428f      	cmp	r7, r1
 800a66a:	bf38      	it	cc
 800a66c:	2204      	movcc	r2, #4
 800a66e:	9201      	str	r2, [sp, #4]
 800a670:	9a02      	ldr	r2, [sp, #8]
 800a672:	9303      	str	r3, [sp, #12]
 800a674:	429a      	cmp	r2, r3
 800a676:	d80c      	bhi.n	800a692 <__multiply+0x9e>
 800a678:	2e00      	cmp	r6, #0
 800a67a:	dd03      	ble.n	800a684 <__multiply+0x90>
 800a67c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a680:	2b00      	cmp	r3, #0
 800a682:	d05b      	beq.n	800a73c <__multiply+0x148>
 800a684:	6106      	str	r6, [r0, #16]
 800a686:	b005      	add	sp, #20
 800a688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a68c:	f843 2b04 	str.w	r2, [r3], #4
 800a690:	e7d8      	b.n	800a644 <__multiply+0x50>
 800a692:	f8b3 a000 	ldrh.w	sl, [r3]
 800a696:	f1ba 0f00 	cmp.w	sl, #0
 800a69a:	d024      	beq.n	800a6e6 <__multiply+0xf2>
 800a69c:	f104 0e14 	add.w	lr, r4, #20
 800a6a0:	46a9      	mov	r9, r5
 800a6a2:	f04f 0c00 	mov.w	ip, #0
 800a6a6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a6aa:	f8d9 1000 	ldr.w	r1, [r9]
 800a6ae:	fa1f fb82 	uxth.w	fp, r2
 800a6b2:	b289      	uxth	r1, r1
 800a6b4:	fb0a 110b 	mla	r1, sl, fp, r1
 800a6b8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a6bc:	f8d9 2000 	ldr.w	r2, [r9]
 800a6c0:	4461      	add	r1, ip
 800a6c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a6c6:	fb0a c20b 	mla	r2, sl, fp, ip
 800a6ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a6ce:	b289      	uxth	r1, r1
 800a6d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a6d4:	4577      	cmp	r7, lr
 800a6d6:	f849 1b04 	str.w	r1, [r9], #4
 800a6da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a6de:	d8e2      	bhi.n	800a6a6 <__multiply+0xb2>
 800a6e0:	9a01      	ldr	r2, [sp, #4]
 800a6e2:	f845 c002 	str.w	ip, [r5, r2]
 800a6e6:	9a03      	ldr	r2, [sp, #12]
 800a6e8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a6ec:	3304      	adds	r3, #4
 800a6ee:	f1b9 0f00 	cmp.w	r9, #0
 800a6f2:	d021      	beq.n	800a738 <__multiply+0x144>
 800a6f4:	6829      	ldr	r1, [r5, #0]
 800a6f6:	f104 0c14 	add.w	ip, r4, #20
 800a6fa:	46ae      	mov	lr, r5
 800a6fc:	f04f 0a00 	mov.w	sl, #0
 800a700:	f8bc b000 	ldrh.w	fp, [ip]
 800a704:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a708:	fb09 220b 	mla	r2, r9, fp, r2
 800a70c:	4452      	add	r2, sl
 800a70e:	b289      	uxth	r1, r1
 800a710:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a714:	f84e 1b04 	str.w	r1, [lr], #4
 800a718:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a71c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a720:	f8be 1000 	ldrh.w	r1, [lr]
 800a724:	fb09 110a 	mla	r1, r9, sl, r1
 800a728:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a72c:	4567      	cmp	r7, ip
 800a72e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a732:	d8e5      	bhi.n	800a700 <__multiply+0x10c>
 800a734:	9a01      	ldr	r2, [sp, #4]
 800a736:	50a9      	str	r1, [r5, r2]
 800a738:	3504      	adds	r5, #4
 800a73a:	e799      	b.n	800a670 <__multiply+0x7c>
 800a73c:	3e01      	subs	r6, #1
 800a73e:	e79b      	b.n	800a678 <__multiply+0x84>
 800a740:	0800bad9 	.word	0x0800bad9
 800a744:	0800baea 	.word	0x0800baea

0800a748 <__pow5mult>:
 800a748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a74c:	4615      	mov	r5, r2
 800a74e:	f012 0203 	ands.w	r2, r2, #3
 800a752:	4606      	mov	r6, r0
 800a754:	460f      	mov	r7, r1
 800a756:	d007      	beq.n	800a768 <__pow5mult+0x20>
 800a758:	4c25      	ldr	r4, [pc, #148]	; (800a7f0 <__pow5mult+0xa8>)
 800a75a:	3a01      	subs	r2, #1
 800a75c:	2300      	movs	r3, #0
 800a75e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a762:	f7ff fe9d 	bl	800a4a0 <__multadd>
 800a766:	4607      	mov	r7, r0
 800a768:	10ad      	asrs	r5, r5, #2
 800a76a:	d03d      	beq.n	800a7e8 <__pow5mult+0xa0>
 800a76c:	69f4      	ldr	r4, [r6, #28]
 800a76e:	b97c      	cbnz	r4, 800a790 <__pow5mult+0x48>
 800a770:	2010      	movs	r0, #16
 800a772:	f7ff fd7f 	bl	800a274 <malloc>
 800a776:	4602      	mov	r2, r0
 800a778:	61f0      	str	r0, [r6, #28]
 800a77a:	b928      	cbnz	r0, 800a788 <__pow5mult+0x40>
 800a77c:	4b1d      	ldr	r3, [pc, #116]	; (800a7f4 <__pow5mult+0xac>)
 800a77e:	481e      	ldr	r0, [pc, #120]	; (800a7f8 <__pow5mult+0xb0>)
 800a780:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a784:	f000 fcfe 	bl	800b184 <__assert_func>
 800a788:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a78c:	6004      	str	r4, [r0, #0]
 800a78e:	60c4      	str	r4, [r0, #12]
 800a790:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a794:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a798:	b94c      	cbnz	r4, 800a7ae <__pow5mult+0x66>
 800a79a:	f240 2171 	movw	r1, #625	; 0x271
 800a79e:	4630      	mov	r0, r6
 800a7a0:	f7ff ff12 	bl	800a5c8 <__i2b>
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a7aa:	4604      	mov	r4, r0
 800a7ac:	6003      	str	r3, [r0, #0]
 800a7ae:	f04f 0900 	mov.w	r9, #0
 800a7b2:	07eb      	lsls	r3, r5, #31
 800a7b4:	d50a      	bpl.n	800a7cc <__pow5mult+0x84>
 800a7b6:	4639      	mov	r1, r7
 800a7b8:	4622      	mov	r2, r4
 800a7ba:	4630      	mov	r0, r6
 800a7bc:	f7ff ff1a 	bl	800a5f4 <__multiply>
 800a7c0:	4639      	mov	r1, r7
 800a7c2:	4680      	mov	r8, r0
 800a7c4:	4630      	mov	r0, r6
 800a7c6:	f7ff fe49 	bl	800a45c <_Bfree>
 800a7ca:	4647      	mov	r7, r8
 800a7cc:	106d      	asrs	r5, r5, #1
 800a7ce:	d00b      	beq.n	800a7e8 <__pow5mult+0xa0>
 800a7d0:	6820      	ldr	r0, [r4, #0]
 800a7d2:	b938      	cbnz	r0, 800a7e4 <__pow5mult+0x9c>
 800a7d4:	4622      	mov	r2, r4
 800a7d6:	4621      	mov	r1, r4
 800a7d8:	4630      	mov	r0, r6
 800a7da:	f7ff ff0b 	bl	800a5f4 <__multiply>
 800a7de:	6020      	str	r0, [r4, #0]
 800a7e0:	f8c0 9000 	str.w	r9, [r0]
 800a7e4:	4604      	mov	r4, r0
 800a7e6:	e7e4      	b.n	800a7b2 <__pow5mult+0x6a>
 800a7e8:	4638      	mov	r0, r7
 800a7ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7ee:	bf00      	nop
 800a7f0:	0800bc38 	.word	0x0800bc38
 800a7f4:	0800ba6a 	.word	0x0800ba6a
 800a7f8:	0800baea 	.word	0x0800baea

0800a7fc <__lshift>:
 800a7fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a800:	460c      	mov	r4, r1
 800a802:	6849      	ldr	r1, [r1, #4]
 800a804:	6923      	ldr	r3, [r4, #16]
 800a806:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a80a:	68a3      	ldr	r3, [r4, #8]
 800a80c:	4607      	mov	r7, r0
 800a80e:	4691      	mov	r9, r2
 800a810:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a814:	f108 0601 	add.w	r6, r8, #1
 800a818:	42b3      	cmp	r3, r6
 800a81a:	db0b      	blt.n	800a834 <__lshift+0x38>
 800a81c:	4638      	mov	r0, r7
 800a81e:	f7ff fddd 	bl	800a3dc <_Balloc>
 800a822:	4605      	mov	r5, r0
 800a824:	b948      	cbnz	r0, 800a83a <__lshift+0x3e>
 800a826:	4602      	mov	r2, r0
 800a828:	4b28      	ldr	r3, [pc, #160]	; (800a8cc <__lshift+0xd0>)
 800a82a:	4829      	ldr	r0, [pc, #164]	; (800a8d0 <__lshift+0xd4>)
 800a82c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a830:	f000 fca8 	bl	800b184 <__assert_func>
 800a834:	3101      	adds	r1, #1
 800a836:	005b      	lsls	r3, r3, #1
 800a838:	e7ee      	b.n	800a818 <__lshift+0x1c>
 800a83a:	2300      	movs	r3, #0
 800a83c:	f100 0114 	add.w	r1, r0, #20
 800a840:	f100 0210 	add.w	r2, r0, #16
 800a844:	4618      	mov	r0, r3
 800a846:	4553      	cmp	r3, sl
 800a848:	db33      	blt.n	800a8b2 <__lshift+0xb6>
 800a84a:	6920      	ldr	r0, [r4, #16]
 800a84c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a850:	f104 0314 	add.w	r3, r4, #20
 800a854:	f019 091f 	ands.w	r9, r9, #31
 800a858:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a85c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a860:	d02b      	beq.n	800a8ba <__lshift+0xbe>
 800a862:	f1c9 0e20 	rsb	lr, r9, #32
 800a866:	468a      	mov	sl, r1
 800a868:	2200      	movs	r2, #0
 800a86a:	6818      	ldr	r0, [r3, #0]
 800a86c:	fa00 f009 	lsl.w	r0, r0, r9
 800a870:	4310      	orrs	r0, r2
 800a872:	f84a 0b04 	str.w	r0, [sl], #4
 800a876:	f853 2b04 	ldr.w	r2, [r3], #4
 800a87a:	459c      	cmp	ip, r3
 800a87c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a880:	d8f3      	bhi.n	800a86a <__lshift+0x6e>
 800a882:	ebac 0304 	sub.w	r3, ip, r4
 800a886:	3b15      	subs	r3, #21
 800a888:	f023 0303 	bic.w	r3, r3, #3
 800a88c:	3304      	adds	r3, #4
 800a88e:	f104 0015 	add.w	r0, r4, #21
 800a892:	4584      	cmp	ip, r0
 800a894:	bf38      	it	cc
 800a896:	2304      	movcc	r3, #4
 800a898:	50ca      	str	r2, [r1, r3]
 800a89a:	b10a      	cbz	r2, 800a8a0 <__lshift+0xa4>
 800a89c:	f108 0602 	add.w	r6, r8, #2
 800a8a0:	3e01      	subs	r6, #1
 800a8a2:	4638      	mov	r0, r7
 800a8a4:	612e      	str	r6, [r5, #16]
 800a8a6:	4621      	mov	r1, r4
 800a8a8:	f7ff fdd8 	bl	800a45c <_Bfree>
 800a8ac:	4628      	mov	r0, r5
 800a8ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8b2:	f842 0f04 	str.w	r0, [r2, #4]!
 800a8b6:	3301      	adds	r3, #1
 800a8b8:	e7c5      	b.n	800a846 <__lshift+0x4a>
 800a8ba:	3904      	subs	r1, #4
 800a8bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8c0:	f841 2f04 	str.w	r2, [r1, #4]!
 800a8c4:	459c      	cmp	ip, r3
 800a8c6:	d8f9      	bhi.n	800a8bc <__lshift+0xc0>
 800a8c8:	e7ea      	b.n	800a8a0 <__lshift+0xa4>
 800a8ca:	bf00      	nop
 800a8cc:	0800bad9 	.word	0x0800bad9
 800a8d0:	0800baea 	.word	0x0800baea

0800a8d4 <__mcmp>:
 800a8d4:	b530      	push	{r4, r5, lr}
 800a8d6:	6902      	ldr	r2, [r0, #16]
 800a8d8:	690c      	ldr	r4, [r1, #16]
 800a8da:	1b12      	subs	r2, r2, r4
 800a8dc:	d10e      	bne.n	800a8fc <__mcmp+0x28>
 800a8de:	f100 0314 	add.w	r3, r0, #20
 800a8e2:	3114      	adds	r1, #20
 800a8e4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a8e8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a8ec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a8f0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a8f4:	42a5      	cmp	r5, r4
 800a8f6:	d003      	beq.n	800a900 <__mcmp+0x2c>
 800a8f8:	d305      	bcc.n	800a906 <__mcmp+0x32>
 800a8fa:	2201      	movs	r2, #1
 800a8fc:	4610      	mov	r0, r2
 800a8fe:	bd30      	pop	{r4, r5, pc}
 800a900:	4283      	cmp	r3, r0
 800a902:	d3f3      	bcc.n	800a8ec <__mcmp+0x18>
 800a904:	e7fa      	b.n	800a8fc <__mcmp+0x28>
 800a906:	f04f 32ff 	mov.w	r2, #4294967295
 800a90a:	e7f7      	b.n	800a8fc <__mcmp+0x28>

0800a90c <__mdiff>:
 800a90c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a910:	460c      	mov	r4, r1
 800a912:	4606      	mov	r6, r0
 800a914:	4611      	mov	r1, r2
 800a916:	4620      	mov	r0, r4
 800a918:	4690      	mov	r8, r2
 800a91a:	f7ff ffdb 	bl	800a8d4 <__mcmp>
 800a91e:	1e05      	subs	r5, r0, #0
 800a920:	d110      	bne.n	800a944 <__mdiff+0x38>
 800a922:	4629      	mov	r1, r5
 800a924:	4630      	mov	r0, r6
 800a926:	f7ff fd59 	bl	800a3dc <_Balloc>
 800a92a:	b930      	cbnz	r0, 800a93a <__mdiff+0x2e>
 800a92c:	4b3a      	ldr	r3, [pc, #232]	; (800aa18 <__mdiff+0x10c>)
 800a92e:	4602      	mov	r2, r0
 800a930:	f240 2137 	movw	r1, #567	; 0x237
 800a934:	4839      	ldr	r0, [pc, #228]	; (800aa1c <__mdiff+0x110>)
 800a936:	f000 fc25 	bl	800b184 <__assert_func>
 800a93a:	2301      	movs	r3, #1
 800a93c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a940:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a944:	bfa4      	itt	ge
 800a946:	4643      	movge	r3, r8
 800a948:	46a0      	movge	r8, r4
 800a94a:	4630      	mov	r0, r6
 800a94c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a950:	bfa6      	itte	ge
 800a952:	461c      	movge	r4, r3
 800a954:	2500      	movge	r5, #0
 800a956:	2501      	movlt	r5, #1
 800a958:	f7ff fd40 	bl	800a3dc <_Balloc>
 800a95c:	b920      	cbnz	r0, 800a968 <__mdiff+0x5c>
 800a95e:	4b2e      	ldr	r3, [pc, #184]	; (800aa18 <__mdiff+0x10c>)
 800a960:	4602      	mov	r2, r0
 800a962:	f240 2145 	movw	r1, #581	; 0x245
 800a966:	e7e5      	b.n	800a934 <__mdiff+0x28>
 800a968:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a96c:	6926      	ldr	r6, [r4, #16]
 800a96e:	60c5      	str	r5, [r0, #12]
 800a970:	f104 0914 	add.w	r9, r4, #20
 800a974:	f108 0514 	add.w	r5, r8, #20
 800a978:	f100 0e14 	add.w	lr, r0, #20
 800a97c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a980:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a984:	f108 0210 	add.w	r2, r8, #16
 800a988:	46f2      	mov	sl, lr
 800a98a:	2100      	movs	r1, #0
 800a98c:	f859 3b04 	ldr.w	r3, [r9], #4
 800a990:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a994:	fa11 f88b 	uxtah	r8, r1, fp
 800a998:	b299      	uxth	r1, r3
 800a99a:	0c1b      	lsrs	r3, r3, #16
 800a99c:	eba8 0801 	sub.w	r8, r8, r1
 800a9a0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a9a4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a9a8:	fa1f f888 	uxth.w	r8, r8
 800a9ac:	1419      	asrs	r1, r3, #16
 800a9ae:	454e      	cmp	r6, r9
 800a9b0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a9b4:	f84a 3b04 	str.w	r3, [sl], #4
 800a9b8:	d8e8      	bhi.n	800a98c <__mdiff+0x80>
 800a9ba:	1b33      	subs	r3, r6, r4
 800a9bc:	3b15      	subs	r3, #21
 800a9be:	f023 0303 	bic.w	r3, r3, #3
 800a9c2:	3304      	adds	r3, #4
 800a9c4:	3415      	adds	r4, #21
 800a9c6:	42a6      	cmp	r6, r4
 800a9c8:	bf38      	it	cc
 800a9ca:	2304      	movcc	r3, #4
 800a9cc:	441d      	add	r5, r3
 800a9ce:	4473      	add	r3, lr
 800a9d0:	469e      	mov	lr, r3
 800a9d2:	462e      	mov	r6, r5
 800a9d4:	4566      	cmp	r6, ip
 800a9d6:	d30e      	bcc.n	800a9f6 <__mdiff+0xea>
 800a9d8:	f10c 0203 	add.w	r2, ip, #3
 800a9dc:	1b52      	subs	r2, r2, r5
 800a9de:	f022 0203 	bic.w	r2, r2, #3
 800a9e2:	3d03      	subs	r5, #3
 800a9e4:	45ac      	cmp	ip, r5
 800a9e6:	bf38      	it	cc
 800a9e8:	2200      	movcc	r2, #0
 800a9ea:	4413      	add	r3, r2
 800a9ec:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a9f0:	b17a      	cbz	r2, 800aa12 <__mdiff+0x106>
 800a9f2:	6107      	str	r7, [r0, #16]
 800a9f4:	e7a4      	b.n	800a940 <__mdiff+0x34>
 800a9f6:	f856 8b04 	ldr.w	r8, [r6], #4
 800a9fa:	fa11 f288 	uxtah	r2, r1, r8
 800a9fe:	1414      	asrs	r4, r2, #16
 800aa00:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800aa04:	b292      	uxth	r2, r2
 800aa06:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800aa0a:	f84e 2b04 	str.w	r2, [lr], #4
 800aa0e:	1421      	asrs	r1, r4, #16
 800aa10:	e7e0      	b.n	800a9d4 <__mdiff+0xc8>
 800aa12:	3f01      	subs	r7, #1
 800aa14:	e7ea      	b.n	800a9ec <__mdiff+0xe0>
 800aa16:	bf00      	nop
 800aa18:	0800bad9 	.word	0x0800bad9
 800aa1c:	0800baea 	.word	0x0800baea

0800aa20 <__d2b>:
 800aa20:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aa24:	460f      	mov	r7, r1
 800aa26:	2101      	movs	r1, #1
 800aa28:	ec59 8b10 	vmov	r8, r9, d0
 800aa2c:	4616      	mov	r6, r2
 800aa2e:	f7ff fcd5 	bl	800a3dc <_Balloc>
 800aa32:	4604      	mov	r4, r0
 800aa34:	b930      	cbnz	r0, 800aa44 <__d2b+0x24>
 800aa36:	4602      	mov	r2, r0
 800aa38:	4b24      	ldr	r3, [pc, #144]	; (800aacc <__d2b+0xac>)
 800aa3a:	4825      	ldr	r0, [pc, #148]	; (800aad0 <__d2b+0xb0>)
 800aa3c:	f240 310f 	movw	r1, #783	; 0x30f
 800aa40:	f000 fba0 	bl	800b184 <__assert_func>
 800aa44:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800aa48:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aa4c:	bb2d      	cbnz	r5, 800aa9a <__d2b+0x7a>
 800aa4e:	9301      	str	r3, [sp, #4]
 800aa50:	f1b8 0300 	subs.w	r3, r8, #0
 800aa54:	d026      	beq.n	800aaa4 <__d2b+0x84>
 800aa56:	4668      	mov	r0, sp
 800aa58:	9300      	str	r3, [sp, #0]
 800aa5a:	f7ff fd87 	bl	800a56c <__lo0bits>
 800aa5e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800aa62:	b1e8      	cbz	r0, 800aaa0 <__d2b+0x80>
 800aa64:	f1c0 0320 	rsb	r3, r0, #32
 800aa68:	fa02 f303 	lsl.w	r3, r2, r3
 800aa6c:	430b      	orrs	r3, r1
 800aa6e:	40c2      	lsrs	r2, r0
 800aa70:	6163      	str	r3, [r4, #20]
 800aa72:	9201      	str	r2, [sp, #4]
 800aa74:	9b01      	ldr	r3, [sp, #4]
 800aa76:	61a3      	str	r3, [r4, #24]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	bf14      	ite	ne
 800aa7c:	2202      	movne	r2, #2
 800aa7e:	2201      	moveq	r2, #1
 800aa80:	6122      	str	r2, [r4, #16]
 800aa82:	b1bd      	cbz	r5, 800aab4 <__d2b+0x94>
 800aa84:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800aa88:	4405      	add	r5, r0
 800aa8a:	603d      	str	r5, [r7, #0]
 800aa8c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800aa90:	6030      	str	r0, [r6, #0]
 800aa92:	4620      	mov	r0, r4
 800aa94:	b003      	add	sp, #12
 800aa96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aa9e:	e7d6      	b.n	800aa4e <__d2b+0x2e>
 800aaa0:	6161      	str	r1, [r4, #20]
 800aaa2:	e7e7      	b.n	800aa74 <__d2b+0x54>
 800aaa4:	a801      	add	r0, sp, #4
 800aaa6:	f7ff fd61 	bl	800a56c <__lo0bits>
 800aaaa:	9b01      	ldr	r3, [sp, #4]
 800aaac:	6163      	str	r3, [r4, #20]
 800aaae:	3020      	adds	r0, #32
 800aab0:	2201      	movs	r2, #1
 800aab2:	e7e5      	b.n	800aa80 <__d2b+0x60>
 800aab4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800aab8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aabc:	6038      	str	r0, [r7, #0]
 800aabe:	6918      	ldr	r0, [r3, #16]
 800aac0:	f7ff fd34 	bl	800a52c <__hi0bits>
 800aac4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800aac8:	e7e2      	b.n	800aa90 <__d2b+0x70>
 800aaca:	bf00      	nop
 800aacc:	0800bad9 	.word	0x0800bad9
 800aad0:	0800baea 	.word	0x0800baea

0800aad4 <__ssputs_r>:
 800aad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aad8:	688e      	ldr	r6, [r1, #8]
 800aada:	461f      	mov	r7, r3
 800aadc:	42be      	cmp	r6, r7
 800aade:	680b      	ldr	r3, [r1, #0]
 800aae0:	4682      	mov	sl, r0
 800aae2:	460c      	mov	r4, r1
 800aae4:	4690      	mov	r8, r2
 800aae6:	d82c      	bhi.n	800ab42 <__ssputs_r+0x6e>
 800aae8:	898a      	ldrh	r2, [r1, #12]
 800aaea:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800aaee:	d026      	beq.n	800ab3e <__ssputs_r+0x6a>
 800aaf0:	6965      	ldr	r5, [r4, #20]
 800aaf2:	6909      	ldr	r1, [r1, #16]
 800aaf4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aaf8:	eba3 0901 	sub.w	r9, r3, r1
 800aafc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ab00:	1c7b      	adds	r3, r7, #1
 800ab02:	444b      	add	r3, r9
 800ab04:	106d      	asrs	r5, r5, #1
 800ab06:	429d      	cmp	r5, r3
 800ab08:	bf38      	it	cc
 800ab0a:	461d      	movcc	r5, r3
 800ab0c:	0553      	lsls	r3, r2, #21
 800ab0e:	d527      	bpl.n	800ab60 <__ssputs_r+0x8c>
 800ab10:	4629      	mov	r1, r5
 800ab12:	f7ff fbd7 	bl	800a2c4 <_malloc_r>
 800ab16:	4606      	mov	r6, r0
 800ab18:	b360      	cbz	r0, 800ab74 <__ssputs_r+0xa0>
 800ab1a:	6921      	ldr	r1, [r4, #16]
 800ab1c:	464a      	mov	r2, r9
 800ab1e:	f000 fb23 	bl	800b168 <memcpy>
 800ab22:	89a3      	ldrh	r3, [r4, #12]
 800ab24:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ab28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab2c:	81a3      	strh	r3, [r4, #12]
 800ab2e:	6126      	str	r6, [r4, #16]
 800ab30:	6165      	str	r5, [r4, #20]
 800ab32:	444e      	add	r6, r9
 800ab34:	eba5 0509 	sub.w	r5, r5, r9
 800ab38:	6026      	str	r6, [r4, #0]
 800ab3a:	60a5      	str	r5, [r4, #8]
 800ab3c:	463e      	mov	r6, r7
 800ab3e:	42be      	cmp	r6, r7
 800ab40:	d900      	bls.n	800ab44 <__ssputs_r+0x70>
 800ab42:	463e      	mov	r6, r7
 800ab44:	6820      	ldr	r0, [r4, #0]
 800ab46:	4632      	mov	r2, r6
 800ab48:	4641      	mov	r1, r8
 800ab4a:	f000 fac1 	bl	800b0d0 <memmove>
 800ab4e:	68a3      	ldr	r3, [r4, #8]
 800ab50:	1b9b      	subs	r3, r3, r6
 800ab52:	60a3      	str	r3, [r4, #8]
 800ab54:	6823      	ldr	r3, [r4, #0]
 800ab56:	4433      	add	r3, r6
 800ab58:	6023      	str	r3, [r4, #0]
 800ab5a:	2000      	movs	r0, #0
 800ab5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab60:	462a      	mov	r2, r5
 800ab62:	f000 fb55 	bl	800b210 <_realloc_r>
 800ab66:	4606      	mov	r6, r0
 800ab68:	2800      	cmp	r0, #0
 800ab6a:	d1e0      	bne.n	800ab2e <__ssputs_r+0x5a>
 800ab6c:	6921      	ldr	r1, [r4, #16]
 800ab6e:	4650      	mov	r0, sl
 800ab70:	f7ff fb34 	bl	800a1dc <_free_r>
 800ab74:	230c      	movs	r3, #12
 800ab76:	f8ca 3000 	str.w	r3, [sl]
 800ab7a:	89a3      	ldrh	r3, [r4, #12]
 800ab7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab80:	81a3      	strh	r3, [r4, #12]
 800ab82:	f04f 30ff 	mov.w	r0, #4294967295
 800ab86:	e7e9      	b.n	800ab5c <__ssputs_r+0x88>

0800ab88 <_svfiprintf_r>:
 800ab88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab8c:	4698      	mov	r8, r3
 800ab8e:	898b      	ldrh	r3, [r1, #12]
 800ab90:	061b      	lsls	r3, r3, #24
 800ab92:	b09d      	sub	sp, #116	; 0x74
 800ab94:	4607      	mov	r7, r0
 800ab96:	460d      	mov	r5, r1
 800ab98:	4614      	mov	r4, r2
 800ab9a:	d50e      	bpl.n	800abba <_svfiprintf_r+0x32>
 800ab9c:	690b      	ldr	r3, [r1, #16]
 800ab9e:	b963      	cbnz	r3, 800abba <_svfiprintf_r+0x32>
 800aba0:	2140      	movs	r1, #64	; 0x40
 800aba2:	f7ff fb8f 	bl	800a2c4 <_malloc_r>
 800aba6:	6028      	str	r0, [r5, #0]
 800aba8:	6128      	str	r0, [r5, #16]
 800abaa:	b920      	cbnz	r0, 800abb6 <_svfiprintf_r+0x2e>
 800abac:	230c      	movs	r3, #12
 800abae:	603b      	str	r3, [r7, #0]
 800abb0:	f04f 30ff 	mov.w	r0, #4294967295
 800abb4:	e0d0      	b.n	800ad58 <_svfiprintf_r+0x1d0>
 800abb6:	2340      	movs	r3, #64	; 0x40
 800abb8:	616b      	str	r3, [r5, #20]
 800abba:	2300      	movs	r3, #0
 800abbc:	9309      	str	r3, [sp, #36]	; 0x24
 800abbe:	2320      	movs	r3, #32
 800abc0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800abc4:	f8cd 800c 	str.w	r8, [sp, #12]
 800abc8:	2330      	movs	r3, #48	; 0x30
 800abca:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800ad70 <_svfiprintf_r+0x1e8>
 800abce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800abd2:	f04f 0901 	mov.w	r9, #1
 800abd6:	4623      	mov	r3, r4
 800abd8:	469a      	mov	sl, r3
 800abda:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abde:	b10a      	cbz	r2, 800abe4 <_svfiprintf_r+0x5c>
 800abe0:	2a25      	cmp	r2, #37	; 0x25
 800abe2:	d1f9      	bne.n	800abd8 <_svfiprintf_r+0x50>
 800abe4:	ebba 0b04 	subs.w	fp, sl, r4
 800abe8:	d00b      	beq.n	800ac02 <_svfiprintf_r+0x7a>
 800abea:	465b      	mov	r3, fp
 800abec:	4622      	mov	r2, r4
 800abee:	4629      	mov	r1, r5
 800abf0:	4638      	mov	r0, r7
 800abf2:	f7ff ff6f 	bl	800aad4 <__ssputs_r>
 800abf6:	3001      	adds	r0, #1
 800abf8:	f000 80a9 	beq.w	800ad4e <_svfiprintf_r+0x1c6>
 800abfc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800abfe:	445a      	add	r2, fp
 800ac00:	9209      	str	r2, [sp, #36]	; 0x24
 800ac02:	f89a 3000 	ldrb.w	r3, [sl]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	f000 80a1 	beq.w	800ad4e <_svfiprintf_r+0x1c6>
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	f04f 32ff 	mov.w	r2, #4294967295
 800ac12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac16:	f10a 0a01 	add.w	sl, sl, #1
 800ac1a:	9304      	str	r3, [sp, #16]
 800ac1c:	9307      	str	r3, [sp, #28]
 800ac1e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ac22:	931a      	str	r3, [sp, #104]	; 0x68
 800ac24:	4654      	mov	r4, sl
 800ac26:	2205      	movs	r2, #5
 800ac28:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac2c:	4850      	ldr	r0, [pc, #320]	; (800ad70 <_svfiprintf_r+0x1e8>)
 800ac2e:	f7f5 fadf 	bl	80001f0 <memchr>
 800ac32:	9a04      	ldr	r2, [sp, #16]
 800ac34:	b9d8      	cbnz	r0, 800ac6e <_svfiprintf_r+0xe6>
 800ac36:	06d0      	lsls	r0, r2, #27
 800ac38:	bf44      	itt	mi
 800ac3a:	2320      	movmi	r3, #32
 800ac3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac40:	0711      	lsls	r1, r2, #28
 800ac42:	bf44      	itt	mi
 800ac44:	232b      	movmi	r3, #43	; 0x2b
 800ac46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ac4a:	f89a 3000 	ldrb.w	r3, [sl]
 800ac4e:	2b2a      	cmp	r3, #42	; 0x2a
 800ac50:	d015      	beq.n	800ac7e <_svfiprintf_r+0xf6>
 800ac52:	9a07      	ldr	r2, [sp, #28]
 800ac54:	4654      	mov	r4, sl
 800ac56:	2000      	movs	r0, #0
 800ac58:	f04f 0c0a 	mov.w	ip, #10
 800ac5c:	4621      	mov	r1, r4
 800ac5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac62:	3b30      	subs	r3, #48	; 0x30
 800ac64:	2b09      	cmp	r3, #9
 800ac66:	d94d      	bls.n	800ad04 <_svfiprintf_r+0x17c>
 800ac68:	b1b0      	cbz	r0, 800ac98 <_svfiprintf_r+0x110>
 800ac6a:	9207      	str	r2, [sp, #28]
 800ac6c:	e014      	b.n	800ac98 <_svfiprintf_r+0x110>
 800ac6e:	eba0 0308 	sub.w	r3, r0, r8
 800ac72:	fa09 f303 	lsl.w	r3, r9, r3
 800ac76:	4313      	orrs	r3, r2
 800ac78:	9304      	str	r3, [sp, #16]
 800ac7a:	46a2      	mov	sl, r4
 800ac7c:	e7d2      	b.n	800ac24 <_svfiprintf_r+0x9c>
 800ac7e:	9b03      	ldr	r3, [sp, #12]
 800ac80:	1d19      	adds	r1, r3, #4
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	9103      	str	r1, [sp, #12]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	bfbb      	ittet	lt
 800ac8a:	425b      	neglt	r3, r3
 800ac8c:	f042 0202 	orrlt.w	r2, r2, #2
 800ac90:	9307      	strge	r3, [sp, #28]
 800ac92:	9307      	strlt	r3, [sp, #28]
 800ac94:	bfb8      	it	lt
 800ac96:	9204      	strlt	r2, [sp, #16]
 800ac98:	7823      	ldrb	r3, [r4, #0]
 800ac9a:	2b2e      	cmp	r3, #46	; 0x2e
 800ac9c:	d10c      	bne.n	800acb8 <_svfiprintf_r+0x130>
 800ac9e:	7863      	ldrb	r3, [r4, #1]
 800aca0:	2b2a      	cmp	r3, #42	; 0x2a
 800aca2:	d134      	bne.n	800ad0e <_svfiprintf_r+0x186>
 800aca4:	9b03      	ldr	r3, [sp, #12]
 800aca6:	1d1a      	adds	r2, r3, #4
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	9203      	str	r2, [sp, #12]
 800acac:	2b00      	cmp	r3, #0
 800acae:	bfb8      	it	lt
 800acb0:	f04f 33ff 	movlt.w	r3, #4294967295
 800acb4:	3402      	adds	r4, #2
 800acb6:	9305      	str	r3, [sp, #20]
 800acb8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800ad80 <_svfiprintf_r+0x1f8>
 800acbc:	7821      	ldrb	r1, [r4, #0]
 800acbe:	2203      	movs	r2, #3
 800acc0:	4650      	mov	r0, sl
 800acc2:	f7f5 fa95 	bl	80001f0 <memchr>
 800acc6:	b138      	cbz	r0, 800acd8 <_svfiprintf_r+0x150>
 800acc8:	9b04      	ldr	r3, [sp, #16]
 800acca:	eba0 000a 	sub.w	r0, r0, sl
 800acce:	2240      	movs	r2, #64	; 0x40
 800acd0:	4082      	lsls	r2, r0
 800acd2:	4313      	orrs	r3, r2
 800acd4:	3401      	adds	r4, #1
 800acd6:	9304      	str	r3, [sp, #16]
 800acd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acdc:	4825      	ldr	r0, [pc, #148]	; (800ad74 <_svfiprintf_r+0x1ec>)
 800acde:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ace2:	2206      	movs	r2, #6
 800ace4:	f7f5 fa84 	bl	80001f0 <memchr>
 800ace8:	2800      	cmp	r0, #0
 800acea:	d038      	beq.n	800ad5e <_svfiprintf_r+0x1d6>
 800acec:	4b22      	ldr	r3, [pc, #136]	; (800ad78 <_svfiprintf_r+0x1f0>)
 800acee:	bb1b      	cbnz	r3, 800ad38 <_svfiprintf_r+0x1b0>
 800acf0:	9b03      	ldr	r3, [sp, #12]
 800acf2:	3307      	adds	r3, #7
 800acf4:	f023 0307 	bic.w	r3, r3, #7
 800acf8:	3308      	adds	r3, #8
 800acfa:	9303      	str	r3, [sp, #12]
 800acfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acfe:	4433      	add	r3, r6
 800ad00:	9309      	str	r3, [sp, #36]	; 0x24
 800ad02:	e768      	b.n	800abd6 <_svfiprintf_r+0x4e>
 800ad04:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad08:	460c      	mov	r4, r1
 800ad0a:	2001      	movs	r0, #1
 800ad0c:	e7a6      	b.n	800ac5c <_svfiprintf_r+0xd4>
 800ad0e:	2300      	movs	r3, #0
 800ad10:	3401      	adds	r4, #1
 800ad12:	9305      	str	r3, [sp, #20]
 800ad14:	4619      	mov	r1, r3
 800ad16:	f04f 0c0a 	mov.w	ip, #10
 800ad1a:	4620      	mov	r0, r4
 800ad1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad20:	3a30      	subs	r2, #48	; 0x30
 800ad22:	2a09      	cmp	r2, #9
 800ad24:	d903      	bls.n	800ad2e <_svfiprintf_r+0x1a6>
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d0c6      	beq.n	800acb8 <_svfiprintf_r+0x130>
 800ad2a:	9105      	str	r1, [sp, #20]
 800ad2c:	e7c4      	b.n	800acb8 <_svfiprintf_r+0x130>
 800ad2e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ad32:	4604      	mov	r4, r0
 800ad34:	2301      	movs	r3, #1
 800ad36:	e7f0      	b.n	800ad1a <_svfiprintf_r+0x192>
 800ad38:	ab03      	add	r3, sp, #12
 800ad3a:	9300      	str	r3, [sp, #0]
 800ad3c:	462a      	mov	r2, r5
 800ad3e:	4b0f      	ldr	r3, [pc, #60]	; (800ad7c <_svfiprintf_r+0x1f4>)
 800ad40:	a904      	add	r1, sp, #16
 800ad42:	4638      	mov	r0, r7
 800ad44:	f7fd fbe0 	bl	8008508 <_printf_float>
 800ad48:	1c42      	adds	r2, r0, #1
 800ad4a:	4606      	mov	r6, r0
 800ad4c:	d1d6      	bne.n	800acfc <_svfiprintf_r+0x174>
 800ad4e:	89ab      	ldrh	r3, [r5, #12]
 800ad50:	065b      	lsls	r3, r3, #25
 800ad52:	f53f af2d 	bmi.w	800abb0 <_svfiprintf_r+0x28>
 800ad56:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ad58:	b01d      	add	sp, #116	; 0x74
 800ad5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad5e:	ab03      	add	r3, sp, #12
 800ad60:	9300      	str	r3, [sp, #0]
 800ad62:	462a      	mov	r2, r5
 800ad64:	4b05      	ldr	r3, [pc, #20]	; (800ad7c <_svfiprintf_r+0x1f4>)
 800ad66:	a904      	add	r1, sp, #16
 800ad68:	4638      	mov	r0, r7
 800ad6a:	f7fd fe71 	bl	8008a50 <_printf_i>
 800ad6e:	e7eb      	b.n	800ad48 <_svfiprintf_r+0x1c0>
 800ad70:	0800bc44 	.word	0x0800bc44
 800ad74:	0800bc4e 	.word	0x0800bc4e
 800ad78:	08008509 	.word	0x08008509
 800ad7c:	0800aad5 	.word	0x0800aad5
 800ad80:	0800bc4a 	.word	0x0800bc4a

0800ad84 <__sfputc_r>:
 800ad84:	6893      	ldr	r3, [r2, #8]
 800ad86:	3b01      	subs	r3, #1
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	b410      	push	{r4}
 800ad8c:	6093      	str	r3, [r2, #8]
 800ad8e:	da08      	bge.n	800ada2 <__sfputc_r+0x1e>
 800ad90:	6994      	ldr	r4, [r2, #24]
 800ad92:	42a3      	cmp	r3, r4
 800ad94:	db01      	blt.n	800ad9a <__sfputc_r+0x16>
 800ad96:	290a      	cmp	r1, #10
 800ad98:	d103      	bne.n	800ada2 <__sfputc_r+0x1e>
 800ad9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad9e:	f7fe ba7c 	b.w	800929a <__swbuf_r>
 800ada2:	6813      	ldr	r3, [r2, #0]
 800ada4:	1c58      	adds	r0, r3, #1
 800ada6:	6010      	str	r0, [r2, #0]
 800ada8:	7019      	strb	r1, [r3, #0]
 800adaa:	4608      	mov	r0, r1
 800adac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800adb0:	4770      	bx	lr

0800adb2 <__sfputs_r>:
 800adb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adb4:	4606      	mov	r6, r0
 800adb6:	460f      	mov	r7, r1
 800adb8:	4614      	mov	r4, r2
 800adba:	18d5      	adds	r5, r2, r3
 800adbc:	42ac      	cmp	r4, r5
 800adbe:	d101      	bne.n	800adc4 <__sfputs_r+0x12>
 800adc0:	2000      	movs	r0, #0
 800adc2:	e007      	b.n	800add4 <__sfputs_r+0x22>
 800adc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adc8:	463a      	mov	r2, r7
 800adca:	4630      	mov	r0, r6
 800adcc:	f7ff ffda 	bl	800ad84 <__sfputc_r>
 800add0:	1c43      	adds	r3, r0, #1
 800add2:	d1f3      	bne.n	800adbc <__sfputs_r+0xa>
 800add4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800add8 <_vfiprintf_r>:
 800add8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800addc:	460d      	mov	r5, r1
 800adde:	b09d      	sub	sp, #116	; 0x74
 800ade0:	4614      	mov	r4, r2
 800ade2:	4698      	mov	r8, r3
 800ade4:	4606      	mov	r6, r0
 800ade6:	b118      	cbz	r0, 800adf0 <_vfiprintf_r+0x18>
 800ade8:	6a03      	ldr	r3, [r0, #32]
 800adea:	b90b      	cbnz	r3, 800adf0 <_vfiprintf_r+0x18>
 800adec:	f7fe f8a0 	bl	8008f30 <__sinit>
 800adf0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800adf2:	07d9      	lsls	r1, r3, #31
 800adf4:	d405      	bmi.n	800ae02 <_vfiprintf_r+0x2a>
 800adf6:	89ab      	ldrh	r3, [r5, #12]
 800adf8:	059a      	lsls	r2, r3, #22
 800adfa:	d402      	bmi.n	800ae02 <_vfiprintf_r+0x2a>
 800adfc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800adfe:	f7fe fb70 	bl	80094e2 <__retarget_lock_acquire_recursive>
 800ae02:	89ab      	ldrh	r3, [r5, #12]
 800ae04:	071b      	lsls	r3, r3, #28
 800ae06:	d501      	bpl.n	800ae0c <_vfiprintf_r+0x34>
 800ae08:	692b      	ldr	r3, [r5, #16]
 800ae0a:	b99b      	cbnz	r3, 800ae34 <_vfiprintf_r+0x5c>
 800ae0c:	4629      	mov	r1, r5
 800ae0e:	4630      	mov	r0, r6
 800ae10:	f7fe fa80 	bl	8009314 <__swsetup_r>
 800ae14:	b170      	cbz	r0, 800ae34 <_vfiprintf_r+0x5c>
 800ae16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ae18:	07dc      	lsls	r4, r3, #31
 800ae1a:	d504      	bpl.n	800ae26 <_vfiprintf_r+0x4e>
 800ae1c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae20:	b01d      	add	sp, #116	; 0x74
 800ae22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae26:	89ab      	ldrh	r3, [r5, #12]
 800ae28:	0598      	lsls	r0, r3, #22
 800ae2a:	d4f7      	bmi.n	800ae1c <_vfiprintf_r+0x44>
 800ae2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ae2e:	f7fe fb59 	bl	80094e4 <__retarget_lock_release_recursive>
 800ae32:	e7f3      	b.n	800ae1c <_vfiprintf_r+0x44>
 800ae34:	2300      	movs	r3, #0
 800ae36:	9309      	str	r3, [sp, #36]	; 0x24
 800ae38:	2320      	movs	r3, #32
 800ae3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ae3e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae42:	2330      	movs	r3, #48	; 0x30
 800ae44:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800aff8 <_vfiprintf_r+0x220>
 800ae48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ae4c:	f04f 0901 	mov.w	r9, #1
 800ae50:	4623      	mov	r3, r4
 800ae52:	469a      	mov	sl, r3
 800ae54:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae58:	b10a      	cbz	r2, 800ae5e <_vfiprintf_r+0x86>
 800ae5a:	2a25      	cmp	r2, #37	; 0x25
 800ae5c:	d1f9      	bne.n	800ae52 <_vfiprintf_r+0x7a>
 800ae5e:	ebba 0b04 	subs.w	fp, sl, r4
 800ae62:	d00b      	beq.n	800ae7c <_vfiprintf_r+0xa4>
 800ae64:	465b      	mov	r3, fp
 800ae66:	4622      	mov	r2, r4
 800ae68:	4629      	mov	r1, r5
 800ae6a:	4630      	mov	r0, r6
 800ae6c:	f7ff ffa1 	bl	800adb2 <__sfputs_r>
 800ae70:	3001      	adds	r0, #1
 800ae72:	f000 80a9 	beq.w	800afc8 <_vfiprintf_r+0x1f0>
 800ae76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ae78:	445a      	add	r2, fp
 800ae7a:	9209      	str	r2, [sp, #36]	; 0x24
 800ae7c:	f89a 3000 	ldrb.w	r3, [sl]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	f000 80a1 	beq.w	800afc8 <_vfiprintf_r+0x1f0>
 800ae86:	2300      	movs	r3, #0
 800ae88:	f04f 32ff 	mov.w	r2, #4294967295
 800ae8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae90:	f10a 0a01 	add.w	sl, sl, #1
 800ae94:	9304      	str	r3, [sp, #16]
 800ae96:	9307      	str	r3, [sp, #28]
 800ae98:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ae9c:	931a      	str	r3, [sp, #104]	; 0x68
 800ae9e:	4654      	mov	r4, sl
 800aea0:	2205      	movs	r2, #5
 800aea2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aea6:	4854      	ldr	r0, [pc, #336]	; (800aff8 <_vfiprintf_r+0x220>)
 800aea8:	f7f5 f9a2 	bl	80001f0 <memchr>
 800aeac:	9a04      	ldr	r2, [sp, #16]
 800aeae:	b9d8      	cbnz	r0, 800aee8 <_vfiprintf_r+0x110>
 800aeb0:	06d1      	lsls	r1, r2, #27
 800aeb2:	bf44      	itt	mi
 800aeb4:	2320      	movmi	r3, #32
 800aeb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aeba:	0713      	lsls	r3, r2, #28
 800aebc:	bf44      	itt	mi
 800aebe:	232b      	movmi	r3, #43	; 0x2b
 800aec0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aec4:	f89a 3000 	ldrb.w	r3, [sl]
 800aec8:	2b2a      	cmp	r3, #42	; 0x2a
 800aeca:	d015      	beq.n	800aef8 <_vfiprintf_r+0x120>
 800aecc:	9a07      	ldr	r2, [sp, #28]
 800aece:	4654      	mov	r4, sl
 800aed0:	2000      	movs	r0, #0
 800aed2:	f04f 0c0a 	mov.w	ip, #10
 800aed6:	4621      	mov	r1, r4
 800aed8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aedc:	3b30      	subs	r3, #48	; 0x30
 800aede:	2b09      	cmp	r3, #9
 800aee0:	d94d      	bls.n	800af7e <_vfiprintf_r+0x1a6>
 800aee2:	b1b0      	cbz	r0, 800af12 <_vfiprintf_r+0x13a>
 800aee4:	9207      	str	r2, [sp, #28]
 800aee6:	e014      	b.n	800af12 <_vfiprintf_r+0x13a>
 800aee8:	eba0 0308 	sub.w	r3, r0, r8
 800aeec:	fa09 f303 	lsl.w	r3, r9, r3
 800aef0:	4313      	orrs	r3, r2
 800aef2:	9304      	str	r3, [sp, #16]
 800aef4:	46a2      	mov	sl, r4
 800aef6:	e7d2      	b.n	800ae9e <_vfiprintf_r+0xc6>
 800aef8:	9b03      	ldr	r3, [sp, #12]
 800aefa:	1d19      	adds	r1, r3, #4
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	9103      	str	r1, [sp, #12]
 800af00:	2b00      	cmp	r3, #0
 800af02:	bfbb      	ittet	lt
 800af04:	425b      	neglt	r3, r3
 800af06:	f042 0202 	orrlt.w	r2, r2, #2
 800af0a:	9307      	strge	r3, [sp, #28]
 800af0c:	9307      	strlt	r3, [sp, #28]
 800af0e:	bfb8      	it	lt
 800af10:	9204      	strlt	r2, [sp, #16]
 800af12:	7823      	ldrb	r3, [r4, #0]
 800af14:	2b2e      	cmp	r3, #46	; 0x2e
 800af16:	d10c      	bne.n	800af32 <_vfiprintf_r+0x15a>
 800af18:	7863      	ldrb	r3, [r4, #1]
 800af1a:	2b2a      	cmp	r3, #42	; 0x2a
 800af1c:	d134      	bne.n	800af88 <_vfiprintf_r+0x1b0>
 800af1e:	9b03      	ldr	r3, [sp, #12]
 800af20:	1d1a      	adds	r2, r3, #4
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	9203      	str	r2, [sp, #12]
 800af26:	2b00      	cmp	r3, #0
 800af28:	bfb8      	it	lt
 800af2a:	f04f 33ff 	movlt.w	r3, #4294967295
 800af2e:	3402      	adds	r4, #2
 800af30:	9305      	str	r3, [sp, #20]
 800af32:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b008 <_vfiprintf_r+0x230>
 800af36:	7821      	ldrb	r1, [r4, #0]
 800af38:	2203      	movs	r2, #3
 800af3a:	4650      	mov	r0, sl
 800af3c:	f7f5 f958 	bl	80001f0 <memchr>
 800af40:	b138      	cbz	r0, 800af52 <_vfiprintf_r+0x17a>
 800af42:	9b04      	ldr	r3, [sp, #16]
 800af44:	eba0 000a 	sub.w	r0, r0, sl
 800af48:	2240      	movs	r2, #64	; 0x40
 800af4a:	4082      	lsls	r2, r0
 800af4c:	4313      	orrs	r3, r2
 800af4e:	3401      	adds	r4, #1
 800af50:	9304      	str	r3, [sp, #16]
 800af52:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af56:	4829      	ldr	r0, [pc, #164]	; (800affc <_vfiprintf_r+0x224>)
 800af58:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800af5c:	2206      	movs	r2, #6
 800af5e:	f7f5 f947 	bl	80001f0 <memchr>
 800af62:	2800      	cmp	r0, #0
 800af64:	d03f      	beq.n	800afe6 <_vfiprintf_r+0x20e>
 800af66:	4b26      	ldr	r3, [pc, #152]	; (800b000 <_vfiprintf_r+0x228>)
 800af68:	bb1b      	cbnz	r3, 800afb2 <_vfiprintf_r+0x1da>
 800af6a:	9b03      	ldr	r3, [sp, #12]
 800af6c:	3307      	adds	r3, #7
 800af6e:	f023 0307 	bic.w	r3, r3, #7
 800af72:	3308      	adds	r3, #8
 800af74:	9303      	str	r3, [sp, #12]
 800af76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af78:	443b      	add	r3, r7
 800af7a:	9309      	str	r3, [sp, #36]	; 0x24
 800af7c:	e768      	b.n	800ae50 <_vfiprintf_r+0x78>
 800af7e:	fb0c 3202 	mla	r2, ip, r2, r3
 800af82:	460c      	mov	r4, r1
 800af84:	2001      	movs	r0, #1
 800af86:	e7a6      	b.n	800aed6 <_vfiprintf_r+0xfe>
 800af88:	2300      	movs	r3, #0
 800af8a:	3401      	adds	r4, #1
 800af8c:	9305      	str	r3, [sp, #20]
 800af8e:	4619      	mov	r1, r3
 800af90:	f04f 0c0a 	mov.w	ip, #10
 800af94:	4620      	mov	r0, r4
 800af96:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af9a:	3a30      	subs	r2, #48	; 0x30
 800af9c:	2a09      	cmp	r2, #9
 800af9e:	d903      	bls.n	800afa8 <_vfiprintf_r+0x1d0>
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d0c6      	beq.n	800af32 <_vfiprintf_r+0x15a>
 800afa4:	9105      	str	r1, [sp, #20]
 800afa6:	e7c4      	b.n	800af32 <_vfiprintf_r+0x15a>
 800afa8:	fb0c 2101 	mla	r1, ip, r1, r2
 800afac:	4604      	mov	r4, r0
 800afae:	2301      	movs	r3, #1
 800afb0:	e7f0      	b.n	800af94 <_vfiprintf_r+0x1bc>
 800afb2:	ab03      	add	r3, sp, #12
 800afb4:	9300      	str	r3, [sp, #0]
 800afb6:	462a      	mov	r2, r5
 800afb8:	4b12      	ldr	r3, [pc, #72]	; (800b004 <_vfiprintf_r+0x22c>)
 800afba:	a904      	add	r1, sp, #16
 800afbc:	4630      	mov	r0, r6
 800afbe:	f7fd faa3 	bl	8008508 <_printf_float>
 800afc2:	4607      	mov	r7, r0
 800afc4:	1c78      	adds	r0, r7, #1
 800afc6:	d1d6      	bne.n	800af76 <_vfiprintf_r+0x19e>
 800afc8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800afca:	07d9      	lsls	r1, r3, #31
 800afcc:	d405      	bmi.n	800afda <_vfiprintf_r+0x202>
 800afce:	89ab      	ldrh	r3, [r5, #12]
 800afd0:	059a      	lsls	r2, r3, #22
 800afd2:	d402      	bmi.n	800afda <_vfiprintf_r+0x202>
 800afd4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800afd6:	f7fe fa85 	bl	80094e4 <__retarget_lock_release_recursive>
 800afda:	89ab      	ldrh	r3, [r5, #12]
 800afdc:	065b      	lsls	r3, r3, #25
 800afde:	f53f af1d 	bmi.w	800ae1c <_vfiprintf_r+0x44>
 800afe2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800afe4:	e71c      	b.n	800ae20 <_vfiprintf_r+0x48>
 800afe6:	ab03      	add	r3, sp, #12
 800afe8:	9300      	str	r3, [sp, #0]
 800afea:	462a      	mov	r2, r5
 800afec:	4b05      	ldr	r3, [pc, #20]	; (800b004 <_vfiprintf_r+0x22c>)
 800afee:	a904      	add	r1, sp, #16
 800aff0:	4630      	mov	r0, r6
 800aff2:	f7fd fd2d 	bl	8008a50 <_printf_i>
 800aff6:	e7e4      	b.n	800afc2 <_vfiprintf_r+0x1ea>
 800aff8:	0800bc44 	.word	0x0800bc44
 800affc:	0800bc4e 	.word	0x0800bc4e
 800b000:	08008509 	.word	0x08008509
 800b004:	0800adb3 	.word	0x0800adb3
 800b008:	0800bc4a 	.word	0x0800bc4a

0800b00c <__swhatbuf_r>:
 800b00c:	b570      	push	{r4, r5, r6, lr}
 800b00e:	460c      	mov	r4, r1
 800b010:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b014:	2900      	cmp	r1, #0
 800b016:	b096      	sub	sp, #88	; 0x58
 800b018:	4615      	mov	r5, r2
 800b01a:	461e      	mov	r6, r3
 800b01c:	da0d      	bge.n	800b03a <__swhatbuf_r+0x2e>
 800b01e:	89a3      	ldrh	r3, [r4, #12]
 800b020:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b024:	f04f 0100 	mov.w	r1, #0
 800b028:	bf0c      	ite	eq
 800b02a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b02e:	2340      	movne	r3, #64	; 0x40
 800b030:	2000      	movs	r0, #0
 800b032:	6031      	str	r1, [r6, #0]
 800b034:	602b      	str	r3, [r5, #0]
 800b036:	b016      	add	sp, #88	; 0x58
 800b038:	bd70      	pop	{r4, r5, r6, pc}
 800b03a:	466a      	mov	r2, sp
 800b03c:	f000 f862 	bl	800b104 <_fstat_r>
 800b040:	2800      	cmp	r0, #0
 800b042:	dbec      	blt.n	800b01e <__swhatbuf_r+0x12>
 800b044:	9901      	ldr	r1, [sp, #4]
 800b046:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b04a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b04e:	4259      	negs	r1, r3
 800b050:	4159      	adcs	r1, r3
 800b052:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b056:	e7eb      	b.n	800b030 <__swhatbuf_r+0x24>

0800b058 <__smakebuf_r>:
 800b058:	898b      	ldrh	r3, [r1, #12]
 800b05a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b05c:	079d      	lsls	r5, r3, #30
 800b05e:	4606      	mov	r6, r0
 800b060:	460c      	mov	r4, r1
 800b062:	d507      	bpl.n	800b074 <__smakebuf_r+0x1c>
 800b064:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b068:	6023      	str	r3, [r4, #0]
 800b06a:	6123      	str	r3, [r4, #16]
 800b06c:	2301      	movs	r3, #1
 800b06e:	6163      	str	r3, [r4, #20]
 800b070:	b002      	add	sp, #8
 800b072:	bd70      	pop	{r4, r5, r6, pc}
 800b074:	ab01      	add	r3, sp, #4
 800b076:	466a      	mov	r2, sp
 800b078:	f7ff ffc8 	bl	800b00c <__swhatbuf_r>
 800b07c:	9900      	ldr	r1, [sp, #0]
 800b07e:	4605      	mov	r5, r0
 800b080:	4630      	mov	r0, r6
 800b082:	f7ff f91f 	bl	800a2c4 <_malloc_r>
 800b086:	b948      	cbnz	r0, 800b09c <__smakebuf_r+0x44>
 800b088:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b08c:	059a      	lsls	r2, r3, #22
 800b08e:	d4ef      	bmi.n	800b070 <__smakebuf_r+0x18>
 800b090:	f023 0303 	bic.w	r3, r3, #3
 800b094:	f043 0302 	orr.w	r3, r3, #2
 800b098:	81a3      	strh	r3, [r4, #12]
 800b09a:	e7e3      	b.n	800b064 <__smakebuf_r+0xc>
 800b09c:	89a3      	ldrh	r3, [r4, #12]
 800b09e:	6020      	str	r0, [r4, #0]
 800b0a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0a4:	81a3      	strh	r3, [r4, #12]
 800b0a6:	9b00      	ldr	r3, [sp, #0]
 800b0a8:	6163      	str	r3, [r4, #20]
 800b0aa:	9b01      	ldr	r3, [sp, #4]
 800b0ac:	6120      	str	r0, [r4, #16]
 800b0ae:	b15b      	cbz	r3, 800b0c8 <__smakebuf_r+0x70>
 800b0b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0b4:	4630      	mov	r0, r6
 800b0b6:	f000 f837 	bl	800b128 <_isatty_r>
 800b0ba:	b128      	cbz	r0, 800b0c8 <__smakebuf_r+0x70>
 800b0bc:	89a3      	ldrh	r3, [r4, #12]
 800b0be:	f023 0303 	bic.w	r3, r3, #3
 800b0c2:	f043 0301 	orr.w	r3, r3, #1
 800b0c6:	81a3      	strh	r3, [r4, #12]
 800b0c8:	89a3      	ldrh	r3, [r4, #12]
 800b0ca:	431d      	orrs	r5, r3
 800b0cc:	81a5      	strh	r5, [r4, #12]
 800b0ce:	e7cf      	b.n	800b070 <__smakebuf_r+0x18>

0800b0d0 <memmove>:
 800b0d0:	4288      	cmp	r0, r1
 800b0d2:	b510      	push	{r4, lr}
 800b0d4:	eb01 0402 	add.w	r4, r1, r2
 800b0d8:	d902      	bls.n	800b0e0 <memmove+0x10>
 800b0da:	4284      	cmp	r4, r0
 800b0dc:	4623      	mov	r3, r4
 800b0de:	d807      	bhi.n	800b0f0 <memmove+0x20>
 800b0e0:	1e43      	subs	r3, r0, #1
 800b0e2:	42a1      	cmp	r1, r4
 800b0e4:	d008      	beq.n	800b0f8 <memmove+0x28>
 800b0e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b0ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b0ee:	e7f8      	b.n	800b0e2 <memmove+0x12>
 800b0f0:	4402      	add	r2, r0
 800b0f2:	4601      	mov	r1, r0
 800b0f4:	428a      	cmp	r2, r1
 800b0f6:	d100      	bne.n	800b0fa <memmove+0x2a>
 800b0f8:	bd10      	pop	{r4, pc}
 800b0fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b0fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b102:	e7f7      	b.n	800b0f4 <memmove+0x24>

0800b104 <_fstat_r>:
 800b104:	b538      	push	{r3, r4, r5, lr}
 800b106:	4d07      	ldr	r5, [pc, #28]	; (800b124 <_fstat_r+0x20>)
 800b108:	2300      	movs	r3, #0
 800b10a:	4604      	mov	r4, r0
 800b10c:	4608      	mov	r0, r1
 800b10e:	4611      	mov	r1, r2
 800b110:	602b      	str	r3, [r5, #0]
 800b112:	f7f6 ffec 	bl	80020ee <_fstat>
 800b116:	1c43      	adds	r3, r0, #1
 800b118:	d102      	bne.n	800b120 <_fstat_r+0x1c>
 800b11a:	682b      	ldr	r3, [r5, #0]
 800b11c:	b103      	cbz	r3, 800b120 <_fstat_r+0x1c>
 800b11e:	6023      	str	r3, [r4, #0]
 800b120:	bd38      	pop	{r3, r4, r5, pc}
 800b122:	bf00      	nop
 800b124:	20000908 	.word	0x20000908

0800b128 <_isatty_r>:
 800b128:	b538      	push	{r3, r4, r5, lr}
 800b12a:	4d06      	ldr	r5, [pc, #24]	; (800b144 <_isatty_r+0x1c>)
 800b12c:	2300      	movs	r3, #0
 800b12e:	4604      	mov	r4, r0
 800b130:	4608      	mov	r0, r1
 800b132:	602b      	str	r3, [r5, #0]
 800b134:	f7f6 ffeb 	bl	800210e <_isatty>
 800b138:	1c43      	adds	r3, r0, #1
 800b13a:	d102      	bne.n	800b142 <_isatty_r+0x1a>
 800b13c:	682b      	ldr	r3, [r5, #0]
 800b13e:	b103      	cbz	r3, 800b142 <_isatty_r+0x1a>
 800b140:	6023      	str	r3, [r4, #0]
 800b142:	bd38      	pop	{r3, r4, r5, pc}
 800b144:	20000908 	.word	0x20000908

0800b148 <_sbrk_r>:
 800b148:	b538      	push	{r3, r4, r5, lr}
 800b14a:	4d06      	ldr	r5, [pc, #24]	; (800b164 <_sbrk_r+0x1c>)
 800b14c:	2300      	movs	r3, #0
 800b14e:	4604      	mov	r4, r0
 800b150:	4608      	mov	r0, r1
 800b152:	602b      	str	r3, [r5, #0]
 800b154:	f7f6 fff4 	bl	8002140 <_sbrk>
 800b158:	1c43      	adds	r3, r0, #1
 800b15a:	d102      	bne.n	800b162 <_sbrk_r+0x1a>
 800b15c:	682b      	ldr	r3, [r5, #0]
 800b15e:	b103      	cbz	r3, 800b162 <_sbrk_r+0x1a>
 800b160:	6023      	str	r3, [r4, #0]
 800b162:	bd38      	pop	{r3, r4, r5, pc}
 800b164:	20000908 	.word	0x20000908

0800b168 <memcpy>:
 800b168:	440a      	add	r2, r1
 800b16a:	4291      	cmp	r1, r2
 800b16c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b170:	d100      	bne.n	800b174 <memcpy+0xc>
 800b172:	4770      	bx	lr
 800b174:	b510      	push	{r4, lr}
 800b176:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b17a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b17e:	4291      	cmp	r1, r2
 800b180:	d1f9      	bne.n	800b176 <memcpy+0xe>
 800b182:	bd10      	pop	{r4, pc}

0800b184 <__assert_func>:
 800b184:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b186:	4614      	mov	r4, r2
 800b188:	461a      	mov	r2, r3
 800b18a:	4b09      	ldr	r3, [pc, #36]	; (800b1b0 <__assert_func+0x2c>)
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	4605      	mov	r5, r0
 800b190:	68d8      	ldr	r0, [r3, #12]
 800b192:	b14c      	cbz	r4, 800b1a8 <__assert_func+0x24>
 800b194:	4b07      	ldr	r3, [pc, #28]	; (800b1b4 <__assert_func+0x30>)
 800b196:	9100      	str	r1, [sp, #0]
 800b198:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b19c:	4906      	ldr	r1, [pc, #24]	; (800b1b8 <__assert_func+0x34>)
 800b19e:	462b      	mov	r3, r5
 800b1a0:	f000 f872 	bl	800b288 <fiprintf>
 800b1a4:	f000 f882 	bl	800b2ac <abort>
 800b1a8:	4b04      	ldr	r3, [pc, #16]	; (800b1bc <__assert_func+0x38>)
 800b1aa:	461c      	mov	r4, r3
 800b1ac:	e7f3      	b.n	800b196 <__assert_func+0x12>
 800b1ae:	bf00      	nop
 800b1b0:	200003c4 	.word	0x200003c4
 800b1b4:	0800bc5f 	.word	0x0800bc5f
 800b1b8:	0800bc6c 	.word	0x0800bc6c
 800b1bc:	0800bc9a 	.word	0x0800bc9a

0800b1c0 <_calloc_r>:
 800b1c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b1c2:	fba1 2402 	umull	r2, r4, r1, r2
 800b1c6:	b94c      	cbnz	r4, 800b1dc <_calloc_r+0x1c>
 800b1c8:	4611      	mov	r1, r2
 800b1ca:	9201      	str	r2, [sp, #4]
 800b1cc:	f7ff f87a 	bl	800a2c4 <_malloc_r>
 800b1d0:	9a01      	ldr	r2, [sp, #4]
 800b1d2:	4605      	mov	r5, r0
 800b1d4:	b930      	cbnz	r0, 800b1e4 <_calloc_r+0x24>
 800b1d6:	4628      	mov	r0, r5
 800b1d8:	b003      	add	sp, #12
 800b1da:	bd30      	pop	{r4, r5, pc}
 800b1dc:	220c      	movs	r2, #12
 800b1de:	6002      	str	r2, [r0, #0]
 800b1e0:	2500      	movs	r5, #0
 800b1e2:	e7f8      	b.n	800b1d6 <_calloc_r+0x16>
 800b1e4:	4621      	mov	r1, r4
 800b1e6:	f7fe f8ed 	bl	80093c4 <memset>
 800b1ea:	e7f4      	b.n	800b1d6 <_calloc_r+0x16>

0800b1ec <__ascii_mbtowc>:
 800b1ec:	b082      	sub	sp, #8
 800b1ee:	b901      	cbnz	r1, 800b1f2 <__ascii_mbtowc+0x6>
 800b1f0:	a901      	add	r1, sp, #4
 800b1f2:	b142      	cbz	r2, 800b206 <__ascii_mbtowc+0x1a>
 800b1f4:	b14b      	cbz	r3, 800b20a <__ascii_mbtowc+0x1e>
 800b1f6:	7813      	ldrb	r3, [r2, #0]
 800b1f8:	600b      	str	r3, [r1, #0]
 800b1fa:	7812      	ldrb	r2, [r2, #0]
 800b1fc:	1e10      	subs	r0, r2, #0
 800b1fe:	bf18      	it	ne
 800b200:	2001      	movne	r0, #1
 800b202:	b002      	add	sp, #8
 800b204:	4770      	bx	lr
 800b206:	4610      	mov	r0, r2
 800b208:	e7fb      	b.n	800b202 <__ascii_mbtowc+0x16>
 800b20a:	f06f 0001 	mvn.w	r0, #1
 800b20e:	e7f8      	b.n	800b202 <__ascii_mbtowc+0x16>

0800b210 <_realloc_r>:
 800b210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b214:	4680      	mov	r8, r0
 800b216:	4614      	mov	r4, r2
 800b218:	460e      	mov	r6, r1
 800b21a:	b921      	cbnz	r1, 800b226 <_realloc_r+0x16>
 800b21c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b220:	4611      	mov	r1, r2
 800b222:	f7ff b84f 	b.w	800a2c4 <_malloc_r>
 800b226:	b92a      	cbnz	r2, 800b234 <_realloc_r+0x24>
 800b228:	f7fe ffd8 	bl	800a1dc <_free_r>
 800b22c:	4625      	mov	r5, r4
 800b22e:	4628      	mov	r0, r5
 800b230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b234:	f000 f841 	bl	800b2ba <_malloc_usable_size_r>
 800b238:	4284      	cmp	r4, r0
 800b23a:	4607      	mov	r7, r0
 800b23c:	d802      	bhi.n	800b244 <_realloc_r+0x34>
 800b23e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b242:	d812      	bhi.n	800b26a <_realloc_r+0x5a>
 800b244:	4621      	mov	r1, r4
 800b246:	4640      	mov	r0, r8
 800b248:	f7ff f83c 	bl	800a2c4 <_malloc_r>
 800b24c:	4605      	mov	r5, r0
 800b24e:	2800      	cmp	r0, #0
 800b250:	d0ed      	beq.n	800b22e <_realloc_r+0x1e>
 800b252:	42bc      	cmp	r4, r7
 800b254:	4622      	mov	r2, r4
 800b256:	4631      	mov	r1, r6
 800b258:	bf28      	it	cs
 800b25a:	463a      	movcs	r2, r7
 800b25c:	f7ff ff84 	bl	800b168 <memcpy>
 800b260:	4631      	mov	r1, r6
 800b262:	4640      	mov	r0, r8
 800b264:	f7fe ffba 	bl	800a1dc <_free_r>
 800b268:	e7e1      	b.n	800b22e <_realloc_r+0x1e>
 800b26a:	4635      	mov	r5, r6
 800b26c:	e7df      	b.n	800b22e <_realloc_r+0x1e>

0800b26e <__ascii_wctomb>:
 800b26e:	b149      	cbz	r1, 800b284 <__ascii_wctomb+0x16>
 800b270:	2aff      	cmp	r2, #255	; 0xff
 800b272:	bf85      	ittet	hi
 800b274:	238a      	movhi	r3, #138	; 0x8a
 800b276:	6003      	strhi	r3, [r0, #0]
 800b278:	700a      	strbls	r2, [r1, #0]
 800b27a:	f04f 30ff 	movhi.w	r0, #4294967295
 800b27e:	bf98      	it	ls
 800b280:	2001      	movls	r0, #1
 800b282:	4770      	bx	lr
 800b284:	4608      	mov	r0, r1
 800b286:	4770      	bx	lr

0800b288 <fiprintf>:
 800b288:	b40e      	push	{r1, r2, r3}
 800b28a:	b503      	push	{r0, r1, lr}
 800b28c:	4601      	mov	r1, r0
 800b28e:	ab03      	add	r3, sp, #12
 800b290:	4805      	ldr	r0, [pc, #20]	; (800b2a8 <fiprintf+0x20>)
 800b292:	f853 2b04 	ldr.w	r2, [r3], #4
 800b296:	6800      	ldr	r0, [r0, #0]
 800b298:	9301      	str	r3, [sp, #4]
 800b29a:	f7ff fd9d 	bl	800add8 <_vfiprintf_r>
 800b29e:	b002      	add	sp, #8
 800b2a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b2a4:	b003      	add	sp, #12
 800b2a6:	4770      	bx	lr
 800b2a8:	200003c4 	.word	0x200003c4

0800b2ac <abort>:
 800b2ac:	b508      	push	{r3, lr}
 800b2ae:	2006      	movs	r0, #6
 800b2b0:	f000 f834 	bl	800b31c <raise>
 800b2b4:	2001      	movs	r0, #1
 800b2b6:	f7f6 fee7 	bl	8002088 <_exit>

0800b2ba <_malloc_usable_size_r>:
 800b2ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b2be:	1f18      	subs	r0, r3, #4
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	bfbc      	itt	lt
 800b2c4:	580b      	ldrlt	r3, [r1, r0]
 800b2c6:	18c0      	addlt	r0, r0, r3
 800b2c8:	4770      	bx	lr

0800b2ca <_raise_r>:
 800b2ca:	291f      	cmp	r1, #31
 800b2cc:	b538      	push	{r3, r4, r5, lr}
 800b2ce:	4604      	mov	r4, r0
 800b2d0:	460d      	mov	r5, r1
 800b2d2:	d904      	bls.n	800b2de <_raise_r+0x14>
 800b2d4:	2316      	movs	r3, #22
 800b2d6:	6003      	str	r3, [r0, #0]
 800b2d8:	f04f 30ff 	mov.w	r0, #4294967295
 800b2dc:	bd38      	pop	{r3, r4, r5, pc}
 800b2de:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b2e0:	b112      	cbz	r2, 800b2e8 <_raise_r+0x1e>
 800b2e2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b2e6:	b94b      	cbnz	r3, 800b2fc <_raise_r+0x32>
 800b2e8:	4620      	mov	r0, r4
 800b2ea:	f000 f831 	bl	800b350 <_getpid_r>
 800b2ee:	462a      	mov	r2, r5
 800b2f0:	4601      	mov	r1, r0
 800b2f2:	4620      	mov	r0, r4
 800b2f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2f8:	f000 b818 	b.w	800b32c <_kill_r>
 800b2fc:	2b01      	cmp	r3, #1
 800b2fe:	d00a      	beq.n	800b316 <_raise_r+0x4c>
 800b300:	1c59      	adds	r1, r3, #1
 800b302:	d103      	bne.n	800b30c <_raise_r+0x42>
 800b304:	2316      	movs	r3, #22
 800b306:	6003      	str	r3, [r0, #0]
 800b308:	2001      	movs	r0, #1
 800b30a:	e7e7      	b.n	800b2dc <_raise_r+0x12>
 800b30c:	2400      	movs	r4, #0
 800b30e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b312:	4628      	mov	r0, r5
 800b314:	4798      	blx	r3
 800b316:	2000      	movs	r0, #0
 800b318:	e7e0      	b.n	800b2dc <_raise_r+0x12>
	...

0800b31c <raise>:
 800b31c:	4b02      	ldr	r3, [pc, #8]	; (800b328 <raise+0xc>)
 800b31e:	4601      	mov	r1, r0
 800b320:	6818      	ldr	r0, [r3, #0]
 800b322:	f7ff bfd2 	b.w	800b2ca <_raise_r>
 800b326:	bf00      	nop
 800b328:	200003c4 	.word	0x200003c4

0800b32c <_kill_r>:
 800b32c:	b538      	push	{r3, r4, r5, lr}
 800b32e:	4d07      	ldr	r5, [pc, #28]	; (800b34c <_kill_r+0x20>)
 800b330:	2300      	movs	r3, #0
 800b332:	4604      	mov	r4, r0
 800b334:	4608      	mov	r0, r1
 800b336:	4611      	mov	r1, r2
 800b338:	602b      	str	r3, [r5, #0]
 800b33a:	f7f6 fe95 	bl	8002068 <_kill>
 800b33e:	1c43      	adds	r3, r0, #1
 800b340:	d102      	bne.n	800b348 <_kill_r+0x1c>
 800b342:	682b      	ldr	r3, [r5, #0]
 800b344:	b103      	cbz	r3, 800b348 <_kill_r+0x1c>
 800b346:	6023      	str	r3, [r4, #0]
 800b348:	bd38      	pop	{r3, r4, r5, pc}
 800b34a:	bf00      	nop
 800b34c:	20000908 	.word	0x20000908

0800b350 <_getpid_r>:
 800b350:	f7f6 be82 	b.w	8002058 <_getpid>

0800b354 <_init>:
 800b354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b356:	bf00      	nop
 800b358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b35a:	bc08      	pop	{r3}
 800b35c:	469e      	mov	lr, r3
 800b35e:	4770      	bx	lr

0800b360 <_fini>:
 800b360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b362:	bf00      	nop
 800b364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b366:	bc08      	pop	{r3}
 800b368:	469e      	mov	lr, r3
 800b36a:	4770      	bx	lr
