(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire3;
  input wire [(4'hb):(1'h0)] wire2;
  input wire [(2'h2):(1'h0)] wire1;
  input wire signed [(4'hb):(1'h0)] wire0;
  wire signed [(3'h6):(1'h0)] wire59;
  wire [(2'h3):(1'h0)] wire58;
  wire [(3'h6):(1'h0)] wire57;
  wire [(3'h7):(1'h0)] wire55;
  wire signed [(4'h8):(1'h0)] wire4;
  assign y = {wire59, wire58, wire57, wire55, wire4, (1'h0)};
  assign wire4 = wire1[(2'h2):(1'h1)];
  module5 #() modinst56 (.wire8(wire2), .wire7(wire4), .wire9(wire3), .clk(clk), .wire6(wire0), .y(wire55));
  assign wire57 = (wire1[(1'h1):(1'h0)] ^ (8'hac));
  assign wire58 = wire3;
  assign wire59 = wire57[(2'h3):(2'h2)];
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module5  (y, clk, wire9, wire8, wire7, wire6);
  output wire [(32'h32):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire9;
  input wire signed [(4'h8):(1'h0)] wire8;
  input wire [(4'h8):(1'h0)] wire7;
  input wire signed [(4'hb):(1'h0)] wire6;
  wire [(3'h5):(1'h0)] wire54;
  wire [(2'h3):(1'h0)] wire50;
  wire signed [(2'h3):(1'h0)] wire47;
  wire [(3'h4):(1'h0)] wire26;
  wire signed [(4'hb):(1'h0)] wire10;
  reg signed [(3'h6):(1'h0)] reg53 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg52 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg51 = (1'h0);
  reg [(3'h5):(1'h0)] reg49 = (1'h0);
  assign y = {wire54,
                 wire50,
                 wire47,
                 wire26,
                 wire10,
                 reg53,
                 reg52,
                 reg51,
                 reg49,
                 (1'h0)};
  assign wire10 = ($signed((8'ha3)) ?
                      ($unsigned($unsigned(wire6)) && wire6[(1'h0):(1'h0)]) : $signed(wire9));
  module11 #() modinst27 (wire26, clk, wire10, wire9, wire7, wire6);
  module28 #() modinst48 (.wire29(wire7), .wire31(wire9), .wire32(wire10), .clk(clk), .y(wire47), .wire30(wire8));
  always
    @(posedge clk) begin
      reg49 <= wire8;
    end
  assign wire50 = $unsigned(wire6);
  always
    @(posedge clk) begin
      reg51 <= (wire7 ?
          wire7[(4'h8):(3'h7)] : $unsigned($signed(reg49[(3'h4):(1'h1)])));
      reg52 <= $unsigned({wire7});
      reg53 <= ((~^reg49) ?
          $unsigned({wire50[(2'h3):(2'h2)]}) : {($unsigned(reg51) ?
                  (reg49 < wire26) : wire50)});
    end
  assign wire54 = reg52[(2'h3):(2'h2)];
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module28
#(parameter param46 = ({(-((8'ha2) | (8'ha7)))} ? ({((8'haf) ? (8'haf) : (8'hac))} ? (~((8'hab) * (8'ha5))) : (~&(!(8'ha1)))) : (((&(8'h9e)) ^ {(8'ha9)}) ? (((8'had) ^ (8'ha4)) ? ((8'hae) ? (8'h9d) : (8'ha7)) : ((8'ha9) > (8'h9d))) : (^~{(8'h9c)}))))
(y, clk, wire32, wire31, wire30, wire29);
  output wire [(32'h6c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h2):(1'h0)] wire32;
  input wire [(4'hb):(1'h0)] wire31;
  input wire signed [(4'h8):(1'h0)] wire30;
  input wire signed [(3'h6):(1'h0)] wire29;
  wire signed [(4'h9):(1'h0)] wire45;
  wire [(4'hb):(1'h0)] wire44;
  wire [(4'ha):(1'h0)] wire43;
  wire [(3'h7):(1'h0)] wire42;
  wire signed [(4'h9):(1'h0)] wire41;
  wire signed [(4'ha):(1'h0)] wire40;
  wire [(4'hb):(1'h0)] wire39;
  wire [(4'ha):(1'h0)] wire38;
  wire signed [(2'h3):(1'h0)] wire37;
  wire [(3'h6):(1'h0)] wire36;
  wire signed [(4'h8):(1'h0)] wire35;
  wire signed [(3'h7):(1'h0)] wire34;
  wire [(3'h6):(1'h0)] wire33;
  assign y = {wire45,
                 wire44,
                 wire43,
                 wire42,
                 wire41,
                 wire40,
                 wire39,
                 wire38,
                 wire37,
                 wire36,
                 wire35,
                 wire34,
                 wire33,
                 (1'h0)};
  assign wire33 = ({{(!wire29)}} << (^wire32));
  assign wire34 = $signed(($signed((wire30 ^~ wire29)) ^ $unsigned($unsigned((8'hae)))));
  assign wire35 = wire33[(3'h4):(3'h4)];
  assign wire36 = wire32[(1'h1):(1'h1)];
  assign wire37 = wire34[(3'h7):(3'h6)];
  assign wire38 = wire32;
  assign wire39 = wire38;
  assign wire40 = $unsigned(wire32);
  assign wire41 = wire32[(1'h1):(1'h1)];
  assign wire42 = wire37[(2'h2):(1'h1)];
  assign wire43 = (~&$unsigned(wire31[(4'h8):(1'h0)]));
  assign wire44 = wire38;
  assign wire45 = wire37[(2'h2):(1'h1)];
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module11  (y, clk, wire15, wire14, wire13, wire12);
  output wire [(32'h42):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire15;
  input wire signed [(3'h7):(1'h0)] wire14;
  input wire [(4'h8):(1'h0)] wire13;
  input wire signed [(3'h7):(1'h0)] wire12;
  wire [(3'h4):(1'h0)] wire25;
  wire signed [(3'h7):(1'h0)] wire20;
  wire signed [(3'h5):(1'h0)] wire19;
  wire [(4'hb):(1'h0)] wire18;
  wire signed [(4'h8):(1'h0)] wire17;
  wire [(3'h7):(1'h0)] wire16;
  reg [(2'h2):(1'h0)] reg24 = (1'h0);
  reg [(4'h9):(1'h0)] reg23 = (1'h0);
  reg [(3'h4):(1'h0)] reg22 = (1'h0);
  reg [(4'h8):(1'h0)] reg21 = (1'h0);
  assign y = {wire25,
                 wire20,
                 wire19,
                 wire18,
                 wire17,
                 wire16,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 (1'h0)};
  assign wire16 = wire12[(3'h6):(1'h1)];
  assign wire17 = {((((8'haf) <<< wire13) ?
                              $unsigned((8'haa)) : $signed(wire15)) ?
                          (+wire12[(3'h4):(1'h1)]) : wire16)};
  assign wire18 = (|$signed($signed($signed(wire17))));
  assign wire19 = (8'ha1);
  assign wire20 = wire17[(4'h8):(2'h2)];
  always
    @(posedge clk) begin
      reg21 <= $signed((~^$unsigned((wire19 ? wire15 : wire12))));
      reg22 <= ($signed($signed((wire17 ?
          reg21 : wire18))) != $signed($signed((wire19 ^ wire16))));
    end
  always
    @(posedge clk) begin
      reg23 <= (~(+$unsigned(wire12[(3'h6):(3'h4)])));
      reg24 <= ((8'ha1) * $unsigned(wire19[(3'h4):(1'h1)]));
    end
  assign wire25 = $signed({$signed((~&reg21))});
endmodule