#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fa787c21e0 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -12;
v000001fa788499c0_0 .var "clk", 0 0;
v000001fa788492e0_0 .net "display1", 6 0, v000001fa787f8440_0;  1 drivers
v000001fa78849740_0 .var "entrada", 3 0;
v000001fa78849380_0 .var "insere", 0 0;
v000001fa78849880_0 .net "led", 0 0, v000001fa787de340_0;  1 drivers
v000001fa78849420_0 .var "reset", 0 0;
S_000001fa787c43b0 .scope module, "uut" "top_module" 2 15, 3 1 0, S_000001fa787c21e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "insere";
    .port_info 3 /INPUT 4 "entrada";
    .port_info 4 /OUTPUT 7 "display1";
    .port_info 5 /OUTPUT 1 "led";
v000001fa78849b00_0 .net "clk", 0 0, v000001fa788499c0_0;  1 drivers
v000001fa78849920_0 .net "controlar_led", 0 0, v000001fa787f7b70_0;  1 drivers
v000001fa78849600_0 .net "display1", 6 0, v000001fa787f8440_0;  alias, 1 drivers
v000001fa78849ec0_0 .net "entrada", 3 0, v000001fa78849740_0;  1 drivers
v000001fa788497e0_0 .net "estadoatual", 3 0, v000001fa787c0e20_0;  1 drivers
v000001fa78849560_0 .net "insere", 0 0, v000001fa78849380_0;  1 drivers
v000001fa788496a0_0 .net "led", 0 0, v000001fa787de340_0;  alias, 1 drivers
v000001fa78849f60_0 .net "proximoestado", 3 0, v000001fa787f8170_0;  1 drivers
v000001fa78849100_0 .net "reset", 0 0, v000001fa78849420_0;  1 drivers
S_000001fa787c0c90 .scope module, "controlador_inst" "Controlador" 3 14, 4 1 0, S_000001fa787c43b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "insere";
    .port_info 3 /INPUT 4 "entrada";
    .port_info 4 /OUTPUT 4 "estadoatual";
    .port_info 5 /OUTPUT 4 "proximoestado";
    .port_info 6 /OUTPUT 1 "controlar_led";
P_000001fa787bf920 .param/l "falha" 1 4 28, C4<1110>;
P_000001fa787bf958 .param/l "inicial" 1 4 11, C4<0000>;
P_000001fa787bf990 .param/l "path1" 1 4 13, C4<0001>;
P_000001fa787bf9c8 .param/l "path1_e" 1 4 20, C4<0111>;
P_000001fa787bfa00 .param/l "path2" 1 4 14, C4<0010>;
P_000001fa787bfa38 .param/l "path2_e" 1 4 21, C4<1000>;
P_000001fa787bfa70 .param/l "path3" 1 4 15, C4<0011>;
P_000001fa787bfaa8 .param/l "path3_e" 1 4 22, C4<1001>;
P_000001fa787bfae0 .param/l "path4" 1 4 16, C4<0100>;
P_000001fa787bfb18 .param/l "path4_e" 1 4 23, C4<1010>;
P_000001fa787bfb50 .param/l "path5" 1 4 17, C4<0101>;
P_000001fa787bfb88 .param/l "path5_e" 1 4 24, C4<1011>;
P_000001fa787bfbc0 .param/l "path6_e" 1 4 25, C4<1100>;
P_000001fa787bfbf8 .param/l "path6_sucesso" 1 4 18, C4<0110>;
P_000001fa787bfc30 .param/l "path7_parcial" 1 4 26, C4<1101>;
v000001fa78706d20_0 .net "clk", 0 0, v000001fa788499c0_0;  alias, 1 drivers
v000001fa787f7b70_0 .var "controlar_led", 0 0;
v000001fa787c4540_0 .net "entrada", 3 0, v000001fa78849740_0;  alias, 1 drivers
v000001fa787c0e20_0 .var "estadoatual", 3 0;
v000001fa787c0ec0_0 .net "insere", 0 0, v000001fa78849380_0;  alias, 1 drivers
v000001fa787f8170_0 .var "proximoestado", 3 0;
v000001fa787f8210_0 .net "reset", 0 0, v000001fa78849420_0;  alias, 1 drivers
E_000001fa787bc9c0 .event anyedge, v000001fa787c0e20_0, v000001fa787c0ec0_0, v000001fa787c4540_0;
E_000001fa787bcb00 .event posedge, v000001fa787f8210_0, v000001fa78706d20_0;
S_000001fa787f82b0 .scope module, "display_decoder_inst" "DisplayDecoder" 3 24, 5 1 0, S_000001fa787c43b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "entrada";
    .port_info 1 /INPUT 4 "estado";
    .port_info 2 /OUTPUT 7 "display1";
v000001fa787f8440_0 .var "display1", 6 0;
v000001fa787e37e0_0 .net "entrada", 3 0, v000001fa78849740_0;  alias, 1 drivers
v000001fa787e3880_0 .net "estado", 3 0, v000001fa787c0e20_0;  alias, 1 drivers
E_000001fa787bc840 .event anyedge, v000001fa787c4540_0, v000001fa787c0e20_0;
S_000001fa787e3920 .scope module, "led_controller_inst" "LEDController" 3 30, 6 1 0, S_000001fa787c43b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "controlar_led";
    .port_info 3 /OUTPUT 1 "led";
v000001fa787e3ab0_0 .net "clk", 0 0, v000001fa788499c0_0;  alias, 1 drivers
v000001fa787e3b50_0 .net "controlar_led", 0 0, v000001fa787f7b70_0;  alias, 1 drivers
v000001fa787de340_0 .var "led", 0 0;
v000001fa78849ba0_0 .net "reset", 0 0, v000001fa78849420_0;  alias, 1 drivers
    .scope S_000001fa787c0c90;
T_0 ;
    %wait E_000001fa787bcb00;
    %load/vec4 v000001fa787f8210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fa787c0e20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fa787f8170_0;
    %assign/vec4 v000001fa787c0e20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fa787c0c90;
T_1 ;
    %wait E_000001fa787bc9c0;
    %load/vec4 v000001fa787c0e20_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa787f7b70_0, 0, 1;
T_1.0 ;
    %load/vec4 v000001fa787c0ec0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000001fa787c0e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %jmp T_1.19;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa787f7b70_0, 0, 1;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/ne 5, 0, 4;
    %jmp/0xz  T_1.20, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa787f7b70_0, 0, 1;
    %jmp T_1.21;
T_1.20 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_1.22, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa787f7b70_0, 0, 1;
T_1.22 ;
T_1.21 ;
    %jmp T_1.19;
T_1.5 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/ne 9, 0, 4;
    %jmp/0xz  T_1.24, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa787f7b70_0, 0, 1;
    %jmp T_1.25;
T_1.24 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_1.26, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa787f7b70_0, 0, 1;
T_1.26 ;
T_1.25 ;
    %jmp T_1.19;
T_1.6 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_1.28, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa787f7b70_0, 0, 1;
    %jmp T_1.29;
T_1.28 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.30, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa787f7b70_0, 0, 1;
T_1.30 ;
T_1.29 ;
    %jmp T_1.19;
T_1.7 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_1.32, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa787f7b70_0, 0, 1;
    %jmp T_1.33;
T_1.32 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.34, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa787f7b70_0, 0, 1;
T_1.34 ;
T_1.33 ;
    %jmp T_1.19;
T_1.8 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/ne 6, 0, 4;
    %jmp/0xz  T_1.36, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa787f7b70_0, 0, 1;
    %jmp T_1.37;
T_1.36 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_1.38, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa787f7b70_0, 0, 1;
T_1.38 ;
T_1.37 ;
    %jmp T_1.19;
T_1.9 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_1.40, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa787f7b70_0, 0, 1;
    %jmp T_1.41;
T_1.40 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.42, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa787f7b70_0, 0, 1;
T_1.42 ;
T_1.41 ;
    %jmp T_1.19;
T_1.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %jmp T_1.19;
T_1.11 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/ne 5, 0, 4;
    %jmp/0xz  T_1.44, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %jmp T_1.45;
T_1.44 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_1.46, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
T_1.46 ;
T_1.45 ;
    %jmp T_1.19;
T_1.12 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/ne 9, 0, 4;
    %jmp/0xz  T_1.48, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %jmp T_1.49;
T_1.48 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_1.50, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
T_1.50 ;
T_1.49 ;
    %jmp T_1.19;
T_1.13 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_1.52, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %jmp T_1.53;
T_1.52 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.54, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
T_1.54 ;
T_1.53 ;
    %jmp T_1.19;
T_1.14 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_1.56, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %jmp T_1.57;
T_1.56 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.58, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
T_1.58 ;
T_1.57 ;
    %jmp T_1.19;
T_1.15 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/ne 6, 0, 4;
    %jmp/0xz  T_1.60, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %jmp T_1.61;
T_1.60 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_1.62, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
T_1.62 ;
T_1.61 ;
    %jmp T_1.19;
T_1.16 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_1.64, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %jmp T_1.65;
T_1.64 ;
    %load/vec4 v000001fa787c4540_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.66, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
T_1.66 ;
T_1.65 ;
    %jmp T_1.19;
T_1.17 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %jmp T_1.19;
T_1.18 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001fa787f8170_0, 0, 4;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001fa787c0e20_0;
    %store/vec4 v000001fa787f8170_0, 0, 4;
T_1.3 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001fa787f82b0;
T_2 ;
    %wait E_000001fa787bc840;
    %load/vec4 v000001fa787e37e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 126, 0, 7;
    %store/vec4 v000001fa787f8440_0, 0, 7;
    %jmp T_2.11;
T_2.0 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v000001fa787f8440_0, 0, 7;
    %jmp T_2.11;
T_2.1 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v000001fa787f8440_0, 0, 7;
    %jmp T_2.11;
T_2.2 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000001fa787f8440_0, 0, 7;
    %jmp T_2.11;
T_2.3 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001fa787f8440_0, 0, 7;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v000001fa787f8440_0, 0, 7;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000001fa787f8440_0, 0, 7;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v000001fa787f8440_0, 0, 7;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v000001fa787f8440_0, 0, 7;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001fa787f8440_0, 0, 7;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 4, 0, 7;
    %store/vec4 v000001fa787f8440_0, 0, 7;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %load/vec4 v000001fa787e3880_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %jmp T_2.15;
T_2.12 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000001fa787f8440_0, 0, 7;
    %jmp T_2.15;
T_2.13 ;
    %pushi/vec4 24, 0, 7;
    %store/vec4 v000001fa787f8440_0, 0, 7;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 56, 0, 7;
    %store/vec4 v000001fa787f8440_0, 0, 7;
    %jmp T_2.15;
T_2.15 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001fa787e3920;
T_3 ;
    %wait E_000001fa787bcb00;
    %load/vec4 v000001fa78849ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa787de340_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001fa787e3b50_0;
    %assign/vec4 v000001fa787de340_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fa787c21e0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v000001fa788499c0_0;
    %inv;
    %store/vec4 v000001fa788499c0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fa787c21e0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa788499c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa78849420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa78849380_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fa78849740_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa78849420_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001fa78849740_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 38 "$display", "Display = %b (esperado: 5)", v000001fa788492e0_0 {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001fa78849740_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 39 "$display", "Display = %b (esperado: 9)", v000001fa788492e0_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fa78849740_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 40 "$display", "Display = %b (esperado: 0)", v000001fa788492e0_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fa78849740_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 41 "$display", "Display = %b (esperado: 0)", v000001fa788492e0_0 {0 0 0};
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001fa78849740_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 42 "$display", "Display = %b (esperado: 6)", v000001fa788492e0_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fa78849740_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 43 "$display", "Display = %b (esperado: 0)", v000001fa788492e0_0 {0 0 0};
    %vpi_call 2 46 "$display", "Teste 1: Display final = %b (esperado: S)", v000001fa788492e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa78849420_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa78849420_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001fa78849740_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 50 "$display", "Display = %b (esperado: 5)", v000001fa788492e0_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001fa78849740_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 51 "$display", "Display = %b (esperado: erro)", v000001fa788492e0_0 {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001fa78849740_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 52 "$display", "Display = %b (esperado: 9)", v000001fa788492e0_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fa78849740_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 53 "$display", "Display = %b (esperado: 0)", v000001fa788492e0_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fa78849740_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 54 "$display", "Display = %b (esperado: 0)", v000001fa788492e0_0 {0 0 0};
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001fa78849740_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 55 "$display", "Display = %b (esperado: 6)", v000001fa788492e0_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fa78849740_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 56 "$display", "Display = %b (esperado: 0)", v000001fa788492e0_0 {0 0 0};
    %vpi_call 2 59 "$display", "Teste 2: Display final = %b (esperado: P)", v000001fa788492e0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa78849420_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa78849420_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001fa78849740_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 63 "$display", "Display = %b (esperado: 5)", v000001fa788492e0_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001fa78849740_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 64 "$display", "Display = %b (esperado: erro)", v000001fa788492e0_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001fa78849740_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 65 "$display", "Display = %b (esperado: erro)", v000001fa788492e0_0 {0 0 0};
    %vpi_call 2 68 "$display", "Teste 3: Display final = %b (esperado: F)", v000001fa788492e0_0 {0 0 0};
    %vpi_call 2 71 "$stop" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top_module.v";
    "controlador.v";
    "display_decoder.v";
    "controlador_led.v";
