# SVModule
SystemVerilog &amp; Verilog Module I/O parser and printer

## Introduction
SVModule is set of python scripts/classes to parse [System]Verilog module declaration and paste it as instance,
parameters... It manages module imports, parameters, standard and interface ports.

## License
SVModule is distributed under the GPLv3, the complete license description can be found
[here](http://www.gnu.org/licenses/gpl-3.0.html">.

## General information
Tests are being restructured and the documentation will be available soon [here](https://wavecruncher.net>. Of course,
contribution are welcomed.
