set_property IOSTANDARD LVCMOS18 [get_ports {D[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {D[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Q[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports CP]
set_property IOSTANDARD LVCMOS18 [get_ports CT_]
set_property IOSTANDARD LVCMOS18 [get_ports LD_]
set_property IOSTANDARD LVCMOS18 [get_ports M]
set_property IOSTANDARD LVCMOS18 [get_ports R]
set_property IOSTANDARD LVCMOS18 [get_ports UD]
set_property PACKAGE_PIN V5 [get_ports {D[3]}]
set_property PACKAGE_PIN T4 [get_ports {D[2]}]
set_property PACKAGE_PIN V6 [get_ports {D[1]}]
set_property PACKAGE_PIN T5 [get_ports {D[0]}]
set_property PACKAGE_PIN N17 [get_ports CP]
set_property PACKAGE_PIN T6 [get_ports CT_]
set_property PACKAGE_PIN V7 [get_ports LD_]
set_property PACKAGE_PIN R8 [get_ports UD]
set_property PACKAGE_PIN U6 [get_ports {Q[3]}]
set_property PACKAGE_PIN R5 [get_ports {Q[2]}]
set_property PACKAGE_PIN U7 [get_ports {Q[1]}]
set_property PACKAGE_PIN R6 [get_ports {Q[0]}]
set_property PACKAGE_PIN U8 [get_ports M]
set_property PACKAGE_PIN T8 [get_ports R]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets CP_IBUF]
