{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1.11 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1.11 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 02 15:18:01 2022 " "Info: Processing started: Sun Jan 02 15:18:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg_group -c reg_group --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reg_group -c reg_group --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_group.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_group " "Info: Found entity 1: reg_group" {  } { { "reg_group.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/reg_group/reg_group.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_group " "Info: Elaborating entity \"reg_group\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a reg_group.v(15) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(15): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "reg_group.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/reg_group/reg_group.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b reg_group.v(16) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(16): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "reg_group.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/reg_group/reg_group.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c reg_group.v(17) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(17): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "reg_group.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/reg_group/reg_group.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a reg_group.v(18) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(18): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "reg_group.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/reg_group/reg_group.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b reg_group.v(19) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(19): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "reg_group.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/reg_group/reg_group.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c reg_group.v(20) " "Warning (10235): Verilog HDL Always Construct warning at reg_group.v(20): variable \"c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "reg_group.v" "" { Text "D:/Files/文档/大二上/数电模电/逻辑电路设计/reg_group/reg_group.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 02 15:18:01 2022 " "Info: Processing ended: Sun Jan 02 15:18:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
