
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _131_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.003781    0.022274    0.012363    2.512363 v rst (in)
                                                         rst (net)
                      0.022274    0.000000    2.512363 v input51/A (sky130_fd_sc_hd__buf_1)
     3    0.017677    0.206972    0.260399    2.772762 v input51/X (sky130_fd_sc_hd__buf_1)
                                                         net51 (net)
                      0.207063    0.002072    2.774834 v fanout112/A (sky130_fd_sc_hd__buf_4)
    17    0.086646    0.213901    0.443392    3.218226 v fanout112/X (sky130_fd_sc_hd__buf_4)
                                                         net112 (net)
                      0.213929    0.002153    3.220379 v fanout111/A (sky130_fd_sc_hd__buf_2)
    11    0.043458    0.202752    0.439749    3.660128 v fanout111/X (sky130_fd_sc_hd__buf_2)
                                                         net111 (net)
                      0.202762    0.001770    3.661898 v fanout109/A (sky130_fd_sc_hd__buf_4)
    10    0.056321    0.146319    0.403634    4.065532 v fanout109/X (sky130_fd_sc_hd__buf_4)
                                                         net109 (net)
                      0.146332    0.001559    4.067091 v _106_/A (sky130_fd_sc_hd__inv_2)
     1    0.006626    0.072003    0.119048    4.186139 ^ _106_/Y (sky130_fd_sc_hd__inv_2)
                                                         _036_ (net)
                      0.072004    0.000353    4.186492 ^ _131_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              4.186492   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.119763    0.860482    0.603977    5.603977 ^ clk (in)
                                                         clk (net)
                      0.860650    0.000000    5.603977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.137635    0.238050    0.648881    6.252858 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.239607    0.014565    6.267423 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.058054    0.118301    0.345133    6.612556 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.118508    0.004329    6.616885 ^ _131_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000    6.366885   clock uncertainty
                                  0.000000    6.366885   clock reconvergence pessimism
                                  0.477994    6.844879   library recovery time
                                              6.844879   data required time
---------------------------------------------------------------------------------------------
                                              6.844879   data required time
                                             -4.186492   data arrival time
---------------------------------------------------------------------------------------------
                                              2.658386   slack (MET)


Startpoint: _142_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.119763    0.860482    0.603977    0.603977 ^ clk (in)
                                                         clk (net)
                      0.860650    0.000000    0.603977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.137635    0.238050    0.648881    1.252858 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.239254    0.012608    1.265466 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.084215    0.154677    0.372515    1.637980 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_3__leaf_clk (net)
                      0.155348    0.007398    1.645378 ^ _142_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.030848    0.312092    0.995254    2.640633 v _142_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net63 (net)
                      0.312148    0.004086    2.644718 v output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000759    0.033645    0.241470    2.886189 v output63/X (sky130_fd_sc_hd__buf_1)
                                                         sine_out[5] (net)
                      0.033645    0.000022    2.886211 v sine_out[5] (out)
                                              2.886211   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -2.886211   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.636211   slack (VIOLATED)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: _142_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.119763    0.860482    0.603977    0.603977 ^ clk (in)
                                                         clk (net)
                      0.860650    0.000000    0.603977 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.137635    0.238050    0.648881    1.252858 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.239254    0.012608    1.265466 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.084215    0.154677    0.372515    1.637980 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_3__leaf_clk (net)
                      0.155348    0.007398    1.645378 ^ _142_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.030848    0.312092    0.995254    2.640633 v _142_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net63 (net)
                      0.312148    0.004086    2.644718 v output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000759    0.033645    0.241470    2.886189 v output63/X (sky130_fd_sc_hd__buf_1)
                                                         sine_out[5] (net)
                      0.033645    0.000022    2.886211 v sine_out[5] (out)
                                              2.886211   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -2.886211   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.636211   slack (VIOLATED)




===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
mem_i1/addr1[0]                         0.045000    0.950755   -0.905755 (VIOLATED)
mem_i1/addr1[1]                         0.045000    0.903646   -0.858646 (VIOLATED)
mem_i0/addr1[7]                         0.045000    0.840078   -0.795078 (VIOLATED)
mem_i1/addr0[1]                         0.040000    0.755207   -0.715207 (VIOLATED)
mem_i0/addr1[6]                         0.045000    0.751184   -0.706184 (VIOLATED)
mem_i0/addr1[5]                         0.045000    0.725343   -0.680343 (VIOLATED)
mem_i0/addr1[2]                         0.045000    0.608095   -0.563095 (VIOLATED)
mem_i0/addr1[4]                         0.045000    0.510529   -0.465529 (VIOLATED)
mem_i0/addr0[4]                         0.040000    0.482651   -0.442651 (VIOLATED)
_073_/A1                                0.750000    1.174618   -0.424618 (VIOLATED)
ANTENNA__073__A1/DIODE                  0.750000    1.174616   -0.424616 (VIOLATED)
ANTENNA_wire82_X/DIODE                  0.750000    1.169034   -0.419034 (VIOLATED)
wire82/X                                0.750000    1.169020   -0.419020 (VIOLATED)
mem_i1/addr1[3]                         0.045000    0.463749   -0.418749 (VIOLATED)
_074_/A1                                0.750000    1.149349   -0.399349 (VIOLATED)
ANTENNA__074__A1/DIODE                  0.750000    1.149348   -0.399348 (VIOLATED)
ANTENNA_wire81_X/DIODE                  0.750000    1.143953   -0.393953 (VIOLATED)
wire81/X                                0.750000    1.143940   -0.393940 (VIOLATED)
mem_i0/addr1[3]                         0.045000    0.438119   -0.393119 (VIOLATED)
mem_i1/addr1[2]                         0.045000    0.437817   -0.392817 (VIOLATED)
_068_/A1                                0.750000    1.137722   -0.387722 (VIOLATED)
ANTENNA__068__A1/DIODE                  0.750000    1.137721   -0.387721 (VIOLATED)
ANTENNA_wire72_X/DIODE                  0.750000    1.132704   -0.382704 (VIOLATED)
wire72/X                                0.750000    1.132692   -0.382692 (VIOLATED)
mem_i0/addr0[3]                         0.040000    0.421692   -0.381692 (VIOLATED)
mem_i1/addr1[4]                         0.045000    0.405414   -0.360414 (VIOLATED)
_066_/A1                                0.750000    1.106426   -0.356426 (VIOLATED)
ANTENNA__066__A1/DIODE                  0.750000    1.106425   -0.356425 (VIOLATED)
ANTENNA_wire74_X/DIODE                  0.750000    1.101501   -0.351501 (VIOLATED)
wire74/X                                0.750000    1.101490   -0.351490 (VIOLATED)
_072_/A1                                0.750000    1.091687   -0.341687 (VIOLATED)
ANTENNA__072__A1/DIODE                  0.750000    1.091685   -0.341685 (VIOLATED)
ANTENNA_wire68_X/DIODE                  0.750000    1.086525   -0.336525 (VIOLATED)
wire68/X                                0.750000    1.086512   -0.336513 (VIOLATED)
_076_/A1                                0.750000    1.082333   -0.332333 (VIOLATED)
ANTENNA__076__A1/DIODE                  0.750000    1.082333   -0.332333 (VIOLATED)
mem_i0/addr1[0]                         0.045000    0.373789   -0.328789 (VIOLATED)
ANTENNA_wire79_X/DIODE                  0.750000    1.077730   -0.327730 (VIOLATED)
wire79/X                                0.750000    1.077717   -0.327717 (VIOLATED)
mem_i0/addr0[2]                         0.040000    0.365162   -0.325162 (VIOLATED)
mem_i1/addr0[0]                         0.040000    0.363038   -0.323038 (VIOLATED)
ANTENNA__077__A1/DIODE                  0.750000    1.058634   -0.308634 (VIOLATED)
_077_/A1                                0.750000    1.058633   -0.308633 (VIOLATED)
mem_i0/addr0[0]                         0.040000    0.345115   -0.305115 (VIOLATED)
ANTENNA_wire78_X/DIODE                  0.750000    1.054122   -0.304122 (VIOLATED)
wire78/X                                0.750000    1.054110   -0.304110 (VIOLATED)
mem_i0/addr0[6]                         0.040000    0.333264   -0.293264 (VIOLATED)
mem_i1/addr0[4]                         0.040000    0.323207   -0.283207 (VIOLATED)
mem_i1/addr0[3]                         0.040000    0.322978   -0.282978 (VIOLATED)
mem_i1/addr0[2]                         0.040000    0.320855   -0.280855 (VIOLATED)
mem_i1/addr0[5]                         0.040000    0.320763   -0.280763 (VIOLATED)
mem_i1/addr0[7]                         0.040000    0.320096   -0.280096 (VIOLATED)
mem_i1/addr0[6]                         0.040000    0.319761   -0.279761 (VIOLATED)
mem_i0/addr0[5]                         0.040000    0.315845   -0.275845 (VIOLATED)
mem_i0/addr0[7]                         0.040000    0.313599   -0.273599 (VIOLATED)
mem_i0/addr0[1]                         0.040000    0.301006   -0.261006 (VIOLATED)
_075_/A1                                0.750000    0.982836   -0.232836 (VIOLATED)
ANTENNA__075__A1/DIODE                  0.750000    0.982835   -0.232835 (VIOLATED)
_071_/A1                                0.750000    0.982834   -0.232834 (VIOLATED)
ANTENNA__071__A1/DIODE                  0.750000    0.982834   -0.232834 (VIOLATED)
ANTENNA_wire80_X/DIODE                  0.750000    0.978879   -0.228879 (VIOLATED)
wire80/X                                0.750000    0.978867   -0.228867 (VIOLATED)
ANTENNA_wire69_X/DIODE                  0.750000    0.978348   -0.228348 (VIOLATED)
wire69/X                                0.750000    0.978336   -0.228336 (VIOLATED)
_064_/A1                                0.750000    0.969985   -0.219985 (VIOLATED)
ANTENNA__064__A1/DIODE                  0.750000    0.969985   -0.219985 (VIOLATED)
ANTENNA_wire76_X/DIODE                  0.750000    0.966173   -0.216173 (VIOLATED)
wire76/X                                0.750000    0.966164   -0.216164 (VIOLATED)
_078_/A1                                0.750000    0.948535   -0.198535 (VIOLATED)
ANTENNA__078__A1/DIODE                  0.750000    0.948535   -0.198535 (VIOLATED)
ANTENNA_wire77_X/DIODE                  0.750000    0.944497   -0.194497 (VIOLATED)
wire77/X                                0.750000    0.944486   -0.194486 (VIOLATED)
mem_i1/addr1[6]                         0.045000    0.237195   -0.192195 (VIOLATED)
_067_/A1                                0.750000    0.937854   -0.187854 (VIOLATED)
ANTENNA__067__A1/DIODE                  0.750000    0.937854   -0.187854 (VIOLATED)
ANTENNA_wire73_X/DIODE                  0.750000    0.933578   -0.183578 (VIOLATED)
wire73/X                                0.750000    0.933568   -0.183568 (VIOLATED)
_069_/A1                                0.750000    0.925647   -0.175647 (VIOLATED)
ANTENNA__069__A1/DIODE                  0.750000    0.925646   -0.175646 (VIOLATED)
ANTENNA_wire71_X/DIODE                  0.750000    0.921127   -0.171127 (VIOLATED)
wire71/X                                0.750000    0.921118   -0.171118 (VIOLATED)
mem_i1/addr1[5]                         0.045000    0.213723   -0.168723 (VIOLATED)
mem_i1/addr1[7]                         0.045000    0.209177   -0.164177 (VIOLATED)
mem_i0/addr1[1]                         0.045000    0.179821   -0.134821 (VIOLATED)
_065_/A1                                0.750000    0.880559   -0.130559 (VIOLATED)
ANTENNA__065__A1/DIODE                  0.750000    0.880558   -0.130558 (VIOLATED)
ANTENNA_wire75_X/DIODE                  0.750000    0.877449   -0.127449 (VIOLATED)
wire75/X                                0.750000    0.877440   -0.127440 (VIOLATED)
clkbuf_0_clk/A                          0.750000    0.860650   -0.110650 (VIOLATED)
ANTENNA_clkbuf_0_clk_A/DIODE            0.750000    0.860641   -0.110641 (VIOLATED)
clk                                     0.750000    0.860482   -0.110482 (VIOLATED)
_070_/A1                                0.750000    0.834786   -0.084786 (VIOLATED)
ANTENNA__070__A1/DIODE                  0.750000    0.834786   -0.084786 (VIOLATED)
ANTENNA_wire70_X/DIODE                  0.750000    0.830735   -0.080735 (VIOLATED)
wire70/X                                0.750000    0.830726   -0.080726 (VIOLATED)
_063_/A1                                0.750000    0.813327   -0.063327 (VIOLATED)
ANTENNA__063__A1/DIODE                  0.750000    0.813326   -0.063326 (VIOLATED)
ANTENNA_wire83_X/DIODE                  0.750000    0.810403   -0.060403 (VIOLATED)
wire83/X                                0.750000    0.810395   -0.060395 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_1__f_clk/X                      10     21    -11 (VIOLATED)
fanout84/X                               10     21    -11 (VIOLATED)
clkbuf_2_0__f_clk/X                      10     19     -9 (VIOLATED)
fanout112/X                              10     17     -7 (VIOLATED)
clkbuf_2_3__f_clk/X                      10     15     -5 (VIOLATED)
fanout85/X                               10     15     -5 (VIOLATED)
clkbuf_2_2__f_clk/X                      10     13     -3 (VIOLATED)
fanout111/X                              10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/X
 clkload1/X
 clkload2/Y
 mem_i0_113/HI
 mem_i1_114/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 99
max fanout violation count 8
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
