

================================================================
== Vivado HLS Report for 'doImgproc'
================================================================
* Date:           Sun Dec  8 12:15:02 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        doImgproc
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  691688|  691688|  691688|  691688|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  691203|  691203|        13|          9|          1|  76800|    yes   |
        |- Loop 2  |     482|     482|         2|          -|          -|    241|    no    |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      5|       -|      -|
|Expression       |        -|      0|       0|    920|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     146|    150|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    772|
|Register         |        -|      -|     858|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        5|      5|    1004|   1842|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      2|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |doImgproc_CRTL_BUS_s_axi_U    |doImgproc_CRTL_BUS_s_axi    |        0|      0|   36|   40|
    |doImgproc_KERNEL_BUS_s_axi_U  |doImgproc_KERNEL_BUS_s_axi  |        2|      0|  110|  110|
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                         |                            |        2|      0|  146|  150|
    +------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |doImgproc_mac_muleOg_U1  |doImgproc_mac_muleOg  | i0 + i1 * i2 |
    |doImgproc_mac_muleOg_U2  |doImgproc_mac_muleOg  | i0 + i1 * i2 |
    |doImgproc_mac_muleOg_U4  |doImgproc_mac_muleOg  | i0 + i1 * i2 |
    |doImgproc_mac_muleOg_U5  |doImgproc_mac_muleOg  | i0 + i1 * i2 |
    |doImgproc_mac_mulfYi_U3  |doImgproc_mac_mulfYi  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |lineBuff_val_0_U  |doImgproc_lineBufbkb  |        1|  0|   0|   240|    8|     1|         1920|
    |lineBuff_val_1_U  |doImgproc_lineBufbkb  |        1|  0|   0|   240|    8|     1|         1920|
    |lineBuff_val_2_U  |doImgproc_lineBufbkb  |        1|  0|   0|   240|    8|     1|         1920|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |        3|  0|   0|   720|   24|     3|         5760|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_911_p2                        |     *    |      0|  0|  41|           8|           8|
    |window_val_0_0_fu_707_p2             |     *    |      0|  0|  41|           8|           8|
    |window_val_1_1_fu_693_p2             |     *    |      0|  0|  41|           8|           8|
    |window_val_2_1_fu_728_p2             |     *    |      0|  0|  41|           8|           8|
    |accumulator_2_2_2_i_fu_790_p2        |     +    |      0|  0|  16|          16|          16|
    |col_assign_1_0_2_fu_653_p2           |     +    |      0|  0|  39|           2|          32|
    |countWait_2_fu_891_p2                |     +    |      0|  0|  15|           8|           1|
    |idxCol_fu_582_p2                     |     +    |      0|  0|  39|           1|          32|
    |idxRow_2_fu_588_p2                   |     +    |      0|  0|  39|           1|          32|
    |phitmp_fu_769_p2                     |     +    |      0|  0|  24|          17|           1|
    |pixConvolved_3_fu_642_p2             |     +    |      0|  0|  39|           1|          32|
    |tmp4_fu_786_p2                       |     +    |      0|  0|  16|          16|          16|
    |tmp7_fu_782_p2                       |     +    |      0|  0|  23|          16|          16|
    |p_neg_fu_808_p2                      |     -    |      0|  0|  24|           1|          17|
    |tmp_1_fu_840_p2                      |     -    |      0|  0|  21|           1|          15|
    |ap_block_pp0_stage2_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1859                    |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |inStream_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |inStream_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_570_p2                    |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |outStream_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |outStream_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |dataOutSideChannel_l_fu_897_p2       |   icmp   |      0|  0|  11|           8|           6|
    |exitcond1_fu_526_p2                  |   icmp   |      0|  0|  18|          17|          17|
    |exitcond_fu_885_p2                   |   icmp   |      0|  0|  11|           8|           5|
    |icmp3_fu_564_p2                      |   icmp   |      0|  0|  18|          31|           1|
    |icmp_fu_548_p2                       |   icmp   |      0|  0|  18|          31|           1|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_12_fu_576_p2                     |   icmp   |      0|  0|  18|          32|           8|
    |tmp_13_fu_602_p2                     |   icmp   |      0|  0|  18|          17|           8|
    |ap_block_pp0_stage2_11001            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state16                     |    or    |      0|  0|   2|           1|           1|
    |dataOutSideChannel_d_1_fu_877_p3     |  select  |      0|  0|   8|           1|           8|
    |idxCol_1_fu_672_p3                   |  select  |      0|  0|  32|           1|          32|
    |idxRow_1_fu_594_p3                   |  select  |      0|  0|  32|           1|          32|
    |phitmp1_fu_869_p3                    |  select  |      0|  0|   8|           1|           1|
    |pixConvolved_1_fu_665_p3             |  select  |      0|  0|  32|           1|          32|
    |pixConvolved_2_fu_678_p3             |  select  |      0|  0|  32|           1|          32|
    |valOutput_fu_850_p3                  |  select  |      0|  0|  15|           1|          15|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 920|         331|         494|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1                |  15|          3|    1|          3|
    |ap_phi_mux_col_assign_phi_fu_460_p4    |   9|          2|   32|         64|
    |ap_phi_mux_countWait_phi_fu_494_p4     |   9|          2|   17|         34|
    |ap_phi_mux_idxRow_phi_fu_471_p4        |   9|          2|   32|         64|
    |ap_phi_mux_pixConvolved_phi_fu_482_p4  |   9|          2|   32|         64|
    |col_assign_reg_456                     |   9|          2|   32|         64|
    |countWait_1_reg_502                    |   9|          2|    8|         16|
    |countWait_reg_490                      |   9|          2|   17|         34|
    |idxRow_reg_467                         |   9|          2|   32|         64|
    |inStream_TDATA_blk_n                   |   9|          2|    1|          2|
    |inStream_V_data_V_0_data_out           |   9|          2|    8|         16|
    |inStream_V_data_V_0_state              |  15|          3|    2|          6|
    |inStream_V_dest_V_0_data_out           |   9|          2|    6|         12|
    |inStream_V_dest_V_0_state              |  15|          3|    2|          6|
    |inStream_V_id_V_0_data_out             |   9|          2|    5|         10|
    |inStream_V_id_V_0_state                |  15|          3|    2|          6|
    |inStream_V_keep_V_0_data_out           |   9|          2|    1|          2|
    |inStream_V_keep_V_0_state              |  15|          3|    2|          6|
    |inStream_V_last_V_0_data_out           |   9|          2|    1|          2|
    |inStream_V_last_V_0_state              |  15|          3|    2|          6|
    |inStream_V_strb_V_0_data_out           |   9|          2|    1|          2|
    |inStream_V_strb_V_0_state              |  15|          3|    2|          6|
    |inStream_V_user_V_0_data_out           |   9|          2|    2|          4|
    |inStream_V_user_V_0_state              |  15|          3|    2|          6|
    |kernel_address0                        |  47|         10|    4|         40|
    |lineBuff_val_0_address0                |  15|          3|    8|         24|
    |lineBuff_val_0_address1                |  15|          3|    8|         24|
    |lineBuff_val_1_address0                |  21|          4|    8|         32|
    |lineBuff_val_1_address1                |  15|          3|    8|         24|
    |lineBuff_val_2_address0                |  21|          4|    8|         32|
    |lineBuff_val_2_address1                |  15|          3|    8|         24|
    |outStream_TDATA_blk_n                  |   9|          2|    1|          2|
    |outStream_V_data_V_1_data_in           |  15|          3|    8|         24|
    |outStream_V_data_V_1_data_out          |   9|          2|    8|         16|
    |outStream_V_data_V_1_state             |  15|          3|    2|          6|
    |outStream_V_dest_V_1_data_in           |  15|          3|    6|         18|
    |outStream_V_dest_V_1_data_out          |   9|          2|    6|         12|
    |outStream_V_dest_V_1_state             |  15|          3|    2|          6|
    |outStream_V_id_V_1_data_in             |  15|          3|    5|         15|
    |outStream_V_id_V_1_data_out            |   9|          2|    5|         10|
    |outStream_V_id_V_1_state               |  15|          3|    2|          6|
    |outStream_V_keep_V_1_data_in           |  15|          3|    1|          3|
    |outStream_V_keep_V_1_data_out          |   9|          2|    1|          2|
    |outStream_V_keep_V_1_state             |  15|          3|    2|          6|
    |outStream_V_last_V_1_data_in           |  15|          3|    1|          3|
    |outStream_V_last_V_1_data_out          |   9|          2|    1|          2|
    |outStream_V_last_V_1_state             |  15|          3|    2|          6|
    |outStream_V_strb_V_1_data_in           |  15|          3|    1|          3|
    |outStream_V_strb_V_1_data_out          |   9|          2|    1|          2|
    |outStream_V_strb_V_1_state             |  15|          3|    2|          6|
    |outStream_V_user_V_1_data_in           |  15|          3|    2|          6|
    |outStream_V_user_V_1_data_out          |   9|          2|    2|          4|
    |outStream_V_user_V_1_state             |  15|          3|    2|          6|
    |pixConvolved_reg_478                   |   9|          2|   32|         64|
    |reg_517                                |   9|          2|    8|         16|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 772|        162|  398|        957|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |col_assign_reg_456                 |  32|   0|   32|          0|
    |countWait_1_reg_502                |   8|   0|    8|          0|
    |countWait_2_reg_1230               |   8|   0|    8|          0|
    |countWait_reg_490                  |  17|   0|   17|          0|
    |dataOutSideChannel_d_reg_443       |   6|   0|    6|          0|
    |dataOutSideChannel_i_reg_391       |   5|   0|    5|          0|
    |dataOutSideChannel_k_reg_430       |   1|   0|    1|          0|
    |dataOutSideChannel_s_reg_417       |   1|   0|    1|          0|
    |dataOutSideChannel_u_reg_404       |   2|   0|    2|          0|
    |exitcond1_reg_985                  |   1|   0|    1|          0|
    |exitcond1_reg_985_pp0_iter1_reg    |   1|   0|    1|          0|
    |idxCol_1_reg_1107                  |  32|   0|   32|          0|
    |idxCol_reg_1016                    |  32|   0|   32|          0|
    |idxRow_1_reg_1021                  |  32|   0|   32|          0|
    |idxRow_reg_467                     |  32|   0|   32|          0|
    |inStream_V_data_V_0_payload_A      |   8|   0|    8|          0|
    |inStream_V_data_V_0_payload_B      |   8|   0|    8|          0|
    |inStream_V_data_V_0_sel_rd         |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr         |   1|   0|    1|          0|
    |inStream_V_data_V_0_state          |   2|   0|    2|          0|
    |inStream_V_dest_V_0_payload_A      |   6|   0|    6|          0|
    |inStream_V_dest_V_0_payload_B      |   6|   0|    6|          0|
    |inStream_V_dest_V_0_sel_rd         |   1|   0|    1|          0|
    |inStream_V_dest_V_0_sel_wr         |   1|   0|    1|          0|
    |inStream_V_dest_V_0_state          |   2|   0|    2|          0|
    |inStream_V_id_V_0_payload_A        |   5|   0|    5|          0|
    |inStream_V_id_V_0_payload_B        |   5|   0|    5|          0|
    |inStream_V_id_V_0_sel_rd           |   1|   0|    1|          0|
    |inStream_V_id_V_0_sel_wr           |   1|   0|    1|          0|
    |inStream_V_id_V_0_state            |   2|   0|    2|          0|
    |inStream_V_keep_V_0_payload_A      |   1|   0|    1|          0|
    |inStream_V_keep_V_0_payload_B      |   1|   0|    1|          0|
    |inStream_V_keep_V_0_sel_rd         |   1|   0|    1|          0|
    |inStream_V_keep_V_0_sel_wr         |   1|   0|    1|          0|
    |inStream_V_keep_V_0_state          |   2|   0|    2|          0|
    |inStream_V_last_V_0_payload_A      |   1|   0|    1|          0|
    |inStream_V_last_V_0_payload_B      |   1|   0|    1|          0|
    |inStream_V_last_V_0_sel_rd         |   1|   0|    1|          0|
    |inStream_V_last_V_0_sel_wr         |   1|   0|    1|          0|
    |inStream_V_last_V_0_state          |   2|   0|    2|          0|
    |inStream_V_strb_V_0_payload_A      |   1|   0|    1|          0|
    |inStream_V_strb_V_0_payload_B      |   1|   0|    1|          0|
    |inStream_V_strb_V_0_sel_rd         |   1|   0|    1|          0|
    |inStream_V_strb_V_0_sel_wr         |   1|   0|    1|          0|
    |inStream_V_strb_V_0_state          |   2|   0|    2|          0|
    |inStream_V_user_V_0_payload_A      |   2|   0|    2|          0|
    |inStream_V_user_V_0_payload_B      |   2|   0|    2|          0|
    |inStream_V_user_V_0_sel_rd         |   1|   0|    1|          0|
    |inStream_V_user_V_0_sel_wr         |   1|   0|    1|          0|
    |inStream_V_user_V_0_state          |   2|   0|    2|          0|
    |kernel_load_7_reg_1102             |   8|   0|    8|          0|
    |lineBuff_val_0_load_2_reg_1122     |   8|   0|    8|          0|
    |lineBuff_val_1_addr_reg_994        |   8|   0|    8|          0|
    |lineBuff_val_1_load_1_reg_1157     |   8|   0|    8|          0|
    |lineBuff_val_1_load_3_reg_1137     |   8|   0|    8|          0|
    |lineBuff_val_2_addr_reg_999        |   8|   0|    8|          0|
    |lineBuff_val_2_load_1_reg_1162     |   8|   0|    8|          0|
    |or_cond_reg_1004                   |   1|   0|    1|          0|
    |or_cond_reg_1004_pp0_iter1_reg     |   1|   0|    1|          0|
    |outStream_V_data_V_1_payload_A     |   8|   0|    8|          0|
    |outStream_V_data_V_1_payload_B     |   8|   0|    8|          0|
    |outStream_V_data_V_1_sel_rd        |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr        |   1|   0|    1|          0|
    |outStream_V_data_V_1_state         |   2|   0|    2|          0|
    |outStream_V_dest_V_1_payload_A     |   6|   0|    6|          0|
    |outStream_V_dest_V_1_payload_B     |   6|   0|    6|          0|
    |outStream_V_dest_V_1_sel_rd        |   1|   0|    1|          0|
    |outStream_V_dest_V_1_sel_wr        |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state         |   2|   0|    2|          0|
    |outStream_V_id_V_1_payload_A       |   5|   0|    5|          0|
    |outStream_V_id_V_1_payload_B       |   5|   0|    5|          0|
    |outStream_V_id_V_1_sel_rd          |   1|   0|    1|          0|
    |outStream_V_id_V_1_sel_wr          |   1|   0|    1|          0|
    |outStream_V_id_V_1_state           |   2|   0|    2|          0|
    |outStream_V_keep_V_1_payload_A     |   1|   0|    1|          0|
    |outStream_V_keep_V_1_payload_B     |   1|   0|    1|          0|
    |outStream_V_keep_V_1_sel_rd        |   1|   0|    1|          0|
    |outStream_V_keep_V_1_sel_wr        |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state         |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A     |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B     |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd        |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr        |   1|   0|    1|          0|
    |outStream_V_last_V_1_state         |   2|   0|    2|          0|
    |outStream_V_strb_V_1_payload_A     |   1|   0|    1|          0|
    |outStream_V_strb_V_1_payload_B     |   1|   0|    1|          0|
    |outStream_V_strb_V_1_sel_rd        |   1|   0|    1|          0|
    |outStream_V_strb_V_1_sel_wr        |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state         |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_A     |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_B     |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd        |   1|   0|    1|          0|
    |outStream_V_user_V_1_sel_wr        |   1|   0|    1|          0|
    |outStream_V_user_V_1_state         |   2|   0|    2|          0|
    |phitmp_reg_1197                    |  17|   0|   17|          0|
    |pixConvolved_2_reg_1112            |  32|   0|   32|          0|
    |pixConvolved_reg_478               |  32|   0|   32|          0|
    |reg_513                            |   8|   0|    8|          0|
    |reg_517                            |   8|   0|    8|          0|
    |reg_522                            |   8|   0|    8|          0|
    |tmp1_reg_1177                      |  16|   0|   16|          0|
    |tmp2_reg_1182                      |  16|   0|   16|          0|
    |tmp3_reg_1187                      |  16|   0|   16|          0|
    |tmp8_reg_1202                      |  16|   0|   16|          0|
    |tmp9_reg_1192                      |  16|   0|   16|          0|
    |tmp_12_reg_1010                    |   1|   0|    1|          0|
    |tmp_13_reg_1026                    |   1|   0|    1|          0|
    |tmp_13_reg_1026_pp0_iter1_reg      |   1|   0|    1|          0|
    |tmp_20_0_1_reg_1076                |  32|   0|   64|         32|
    |tmp_20_0_2_reg_1082                |  32|   0|   64|         32|
    |tmp_5_reg_1207                     |   1|   0|    1|          0|
    |tmp_6_reg_1065                     |  32|   0|   64|         32|
    |tmp_7_reg_1212                     |  14|   0|   14|          0|
    |tmp_8_reg_1217                     |  13|   0|   13|          0|
    |tmp_dest_V_reg_1059                |   6|   0|    6|          0|
    |tmp_dest_V_reg_1059_pp0_iter1_reg  |   6|   0|    6|          0|
    |tmp_id_V_reg_1053                  |   5|   0|    5|          0|
    |tmp_id_V_reg_1053_pp0_iter1_reg    |   5|   0|    5|          0|
    |tmp_keep_V_reg_1030                |   1|   0|    1|          0|
    |tmp_keep_V_reg_1030_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_last_V_reg_1048                |   1|   0|    1|          0|
    |tmp_s_reg_989                      |  32|   0|   64|         32|
    |tmp_strb_V_reg_1036                |   1|   0|    1|          0|
    |tmp_strb_V_reg_1036_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_user_V_reg_1042                |   2|   0|    2|          0|
    |tmp_user_V_reg_1042_pp0_iter1_reg  |   2|   0|    2|          0|
    |window_val_0_0_reg_1152            |  16|   0|   16|          0|
    |window_val_1_1_reg_1132            |  16|   0|   16|          0|
    |window_val_2_1_reg_1172            |  16|   0|   16|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 858|   0|  986|        128|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CRTL_BUS_AWVALID    |  in |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_AWREADY    | out |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_AWADDR     |  in |    4|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_WVALID     |  in |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_WREADY     | out |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_WDATA      |  in |   32|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_WSTRB      |  in |    4|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_ARVALID    |  in |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_ARREADY    | out |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_ARADDR     |  in |    4|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_RVALID     | out |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_RREADY     |  in |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_RDATA      | out |   32|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_RRESP      | out |    2|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_BVALID     | out |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_BREADY     |  in |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_BRESP      | out |    2|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_KERNEL_BUS_AWVALID  |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_AWREADY  | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_AWADDR   |  in |    5|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_WVALID   |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_WREADY   | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_WDATA    |  in |   32|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_WSTRB    |  in |    4|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_ARVALID  |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_ARREADY  | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_ARADDR   |  in |    5|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_RVALID   | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_RREADY   |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_RDATA    | out |   32|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_RRESP    | out |    2|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_BVALID   | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_BREADY   |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_BRESP    | out |    2|    s_axi   |     KERNEL_BUS     |     array    |
|ap_clk                    |  in |    1| ap_ctrl_hs |      doImgproc     | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |      doImgproc     | return value |
|interrupt                 | out |    1| ap_ctrl_hs |      doImgproc     | return value |
|inStream_TDATA            |  in |    8|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID           |  in |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TREADY           | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST            |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP            |  in |    1|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB            |  in |    1|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER            |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST            |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID              |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA           | out |    8|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID          | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TREADY          |  in |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST           | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP           | out |    1|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB           | out |    1|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER           | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST           | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID             | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+--------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 9, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	15  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
15 --> 
	16  / true
16 --> 
	17  / (!exitcond)
17 --> 
	16  / true

* FSM state operations: 

 <State 1> : 3.25ns
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_data_V), !map !85"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_keep_V), !map !89"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_strb_V), !map !93"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !97"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !101"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !105"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !109"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_data_V), !map !113"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_keep_V), !map !117"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_strb_V), !map !121"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !125"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !129"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !133"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !137"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %kernel), !map !141"
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @doImgproc_str) nounwind"
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%lineBuff_val_0 = alloca [240 x i8], align 1" [core.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%lineBuff_val_1 = alloca [240 x i8], align 1" [core.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%lineBuff_val_2 = alloca [240 x i8], align 1" [core.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i8]* %kernel, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)"
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([9 x i8]* %kernel, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [core.cpp:5]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [core.cpp:6]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [core.cpp:7]
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind"
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind"
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i8]* %kernel, i64 0, i64 0" [core.cpp:30]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x i8]* %kernel, i64 0, i64 1" [core.cpp:30]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [9 x i8]* %kernel, i64 0, i64 2" [core.cpp:30]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [9 x i8]* %kernel, i64 0, i64 3" [core.cpp:30]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [9 x i8]* %kernel, i64 0, i64 4" [core.cpp:30]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [9 x i8]* %kernel, i64 0, i64 5" [core.cpp:30]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [9 x i8]* %kernel, i64 0, i64 6" [core.cpp:30]
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [9 x i8]* %kernel, i64 0, i64 7" [core.cpp:30]
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [9 x i8]* %kernel, i64 0, i64 8" [core.cpp:30]
ST_1 : Operation 53 [1/1] (1.76ns)   --->   "br label %1" [core.cpp:19]

 <State 2> : 3.45ns
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%dataOutSideChannel_i = phi i5 [ undef, %0 ], [ %tmp_id_V, %._crit_edge128 ]"
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%dataOutSideChannel_u = phi i2 [ undef, %0 ], [ %tmp_user_V, %._crit_edge128 ]"
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%dataOutSideChannel_s = phi i1 [ undef, %0 ], [ %tmp_strb_V, %._crit_edge128 ]"
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%dataOutSideChannel_k = phi i1 [ undef, %0 ], [ %tmp_keep_V, %._crit_edge128 ]"
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%dataOutSideChannel_d = phi i6 [ undef, %0 ], [ %tmp_dest_V, %._crit_edge128 ]"
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%col_assign = phi i32 [ 0, %0 ], [ %idxCol_1, %._crit_edge128 ]"
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%idxRow = phi i32 [ 0, %0 ], [ %idxRow_1, %._crit_edge128 ]"
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%pixConvolved = phi i32 [ 0, %0 ], [ %pixConvolved_2, %._crit_edge128 ]" [core.cpp:42]
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%countWait = phi i17 [ 1, %0 ], [ %phitmp, %._crit_edge128 ]" [core.cpp:19]
ST_2 : Operation 63 [1/1] (2.43ns)   --->   "%exitcond1 = icmp eq i17 %countWait, -54271" [core.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 76800, i64 76800, i64 76800)"
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %._crit_edge.i.i_ifconv" [core.cpp:19]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = zext i32 %col_assign to i64" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr = getelementptr [240 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_s" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr = getelementptr [240 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_s" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_2 : Operation 71 [2/2] (2.32ns)   --->   "%kernel_load_4 = load i8* %kernel_addr_4, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idxRow, i32 1, i32 31)" [core.cpp:36]
ST_2 : Operation 73 [1/1] (2.47ns)   --->   "%icmp = icmp sgt i31 %tmp_3, 0" [core.cpp:36]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %col_assign, i32 1, i32 31)" [core.cpp:36]
ST_2 : Operation 75 [1/1] (2.47ns)   --->   "%icmp3 = icmp sgt i31 %tmp_4, 0" [core.cpp:36]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.97ns)   --->   "%or_cond = and i1 %icmp, %icmp3" [core.cpp:36]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (2.47ns)   --->   "%tmp_12 = icmp slt i32 %col_assign, 239" [core.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (2.55ns)   --->   "%idxCol = add nsw i32 1, %col_assign" [core.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (2.55ns)   --->   "%idxRow_2 = add nsw i32 1, %idxRow" [core.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.69ns)   --->   "%idxRow_1 = select i1 %tmp_12, i32 %idxRow, i32 %idxRow_2" [core.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (2.43ns)   --->   "%tmp_13 = icmp ugt i17 %countWait, 241" [core.cpp:51]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %2, label %._crit_edge128" [core.cpp:51]

 <State 3> : 6.51ns
ST_3 : Operation 83 [2/2] (0.00ns)   --->   "%empty_10 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [core.cpp:21]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr = getelementptr [240 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_s" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]
ST_3 : Operation 86 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_1_load, i8* %lineBuff_val_0_addr, align 1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_3 : Operation 87 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_3 : Operation 88 [1/1] (3.25ns)   --->   "store i8 %lineBuff_val_2_load, i8* %lineBuff_val_1_addr, align 1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:863->core.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_3 : Operation 89 [1/2] (2.32ns)   --->   "%kernel_load_4 = load i8* %kernel_addr_4, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 90 [2/2] (2.32ns)   --->   "%kernel_load_7 = load i8* %kernel_addr_7, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>

 <State 4> : 5.81ns
ST_4 : Operation 91 [1/2] (0.00ns)   --->   "%empty_10 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [core.cpp:21]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 0" [core.cpp:21]
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 1" [core.cpp:21]
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 2" [core.cpp:21]
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 3" [core.cpp:21]
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 4" [core.cpp:21]
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 5" [core.cpp:21]
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 6" [core.cpp:21]
ST_4 : Operation 99 [1/1] (3.25ns)   --->   "store i8 %tmp_data_V_1, i8* %lineBuff_val_2_addr, align 1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:765->D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:883->core.cpp:25]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_6 = zext i32 %pixConvolved to i64" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_1 = getelementptr [240 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_6" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_4 : Operation 102 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_4 : Operation 103 [1/1] (2.55ns)   --->   "%pixConvolved_3 = add nsw i32 1, %pixConvolved" [core.cpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_20_0_1 = zext i32 %pixConvolved_3 to i64" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_4 : Operation 105 [1/1] (2.55ns)   --->   "%col_assign_1_0_2 = add nsw i32 2, %pixConvolved" [core.cpp:29]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_20_0_2 = zext i32 %col_assign_1_0_2 to i64" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_3 = getelementptr [240 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_20_0_2" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_2 = getelementptr [240 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_20_0_1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_4 : Operation 110 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_3 = getelementptr [240 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_20_0_2" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_4 : Operation 112 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_4 : Operation 113 [1/2] (2.32ns)   --->   "%kernel_load_7 = load i8* %kernel_addr_7, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 114 [2/2] (2.32ns)   --->   "%kernel_load_8 = load i8* %kernel_addr_8, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node pixConvolved_2)   --->   "%pixConvolved_1 = select i1 %or_cond, i32 %pixConvolved_3, i32 %pixConvolved" [core.cpp:36]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.69ns)   --->   "%idxCol_1 = select i1 %tmp_12, i32 %idxCol, i32 0" [core.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.69ns) (out node of the LUT)   --->   "%pixConvolved_2 = select i1 %tmp_12, i32 %pixConvolved_1, i32 0" [core.cpp:42]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 5> : 7.42ns
ST_5 : Operation 118 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_5 : Operation 119 [2/2] (2.32ns)   --->   "%kernel_load = load i8* %kernel_addr, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%lineBuff_val_0_addr_2 = getelementptr [240 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_20_0_1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_5 : Operation 121 [2/2] (3.25ns)   --->   "%lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_5 : Operation 122 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%lineBuff_val_1_addr_1 = getelementptr [240 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_6" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_5 : Operation 124 [2/2] (3.25ns)   --->   "%lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_5 : Operation 125 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%val_1_1 = zext i8 %lineBuff_val_1_load_2 to i16" [core.cpp:29]
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_24_1_1 = sext i8 %kernel_load_4 to i16" [core.cpp:30]
ST_5 : Operation 128 [1/1] (4.17ns)   --->   "%window_val_1_1 = mul i16 %tmp_24_1_1, %val_1_1" [core.cpp:30]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_1 = getelementptr [240 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_6" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_5 : Operation 131 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_2 = getelementptr [240 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_20_0_1" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_5 : Operation 133 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_5 : Operation 134 [1/2] (2.32ns)   --->   "%kernel_load_8 = load i8* %kernel_addr_8, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>

 <State 6> : 6.49ns
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%val = zext i8 %lineBuff_val_0_load to i16" [core.cpp:29]
ST_6 : Operation 136 [1/2] (2.32ns)   --->   "%kernel_load = load i8* %kernel_addr, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_2 = sext i8 %kernel_load to i16" [core.cpp:30]
ST_6 : Operation 138 [1/1] (4.17ns)   --->   "%window_val_0_0 = mul i16 %tmp_2, %val" [core.cpp:30]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/2] (3.25ns)   --->   "%lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_6 : Operation 140 [2/2] (2.32ns)   --->   "%kernel_load_1 = load i8* %kernel_addr_1, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 141 [1/2] (3.25ns)   --->   "%lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_6 : Operation 142 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_6 : Operation 143 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%lineBuff_val_2_addr_3 = getelementptr [240 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_20_0_2" [D:/Xilinx/Vivado/2018.1/common/technology/autopilot/hls/hls_video_mem.h:835->core.cpp:29]
ST_6 : Operation 145 [2/2] (3.25ns)   --->   "%lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>

 <State 7> : 8.70ns
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%val_0_1 = zext i8 %lineBuff_val_0_load_1 to i16" [core.cpp:29]
ST_7 : Operation 147 [1/2] (2.32ns)   --->   "%kernel_load_1 = load i8* %kernel_addr_1, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_24_0_1 = sext i8 %kernel_load_1 to i16" [core.cpp:30]
ST_7 : Operation 149 [1/1] (3.36ns)   --->   "%window_val_0_1 = mul i16 %tmp_24_0_1, %val_0_1" [core.cpp:30]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 150 [2/2] (2.32ns)   --->   "%kernel_load_2 = load i8* %kernel_addr_2, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%val_233_1 = zext i8 %lineBuff_val_2_load_2 to i16" [core.cpp:29]
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_24_2_1 = sext i8 %kernel_load_7 to i16" [core.cpp:30]
ST_7 : Operation 153 [1/1] (4.17ns)   --->   "%window_val_2_1 = mul i16 %tmp_24_2_1, %val_233_1" [core.cpp:30]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/2] (3.25ns)   --->   "%lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1" [core.cpp:29]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_7 : Operation 155 [1/1] (3.02ns)   --->   "%tmp1 = add i16 %window_val_0_0, %window_val_0_1" [core.cpp:79->core.cpp:37]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 8> : 8.70ns
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%val_0_2 = zext i8 %lineBuff_val_0_load_2 to i16" [core.cpp:29]
ST_8 : Operation 157 [1/2] (2.32ns)   --->   "%kernel_load_2 = load i8* %kernel_addr_2, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_24_0_2 = sext i8 %kernel_load_2 to i16" [core.cpp:30]
ST_8 : Operation 159 [1/1] (3.36ns)   --->   "%window_val_0_2 = mul i16 %tmp_24_0_2, %val_0_2" [core.cpp:30]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 160 [2/2] (2.32ns)   --->   "%kernel_load_3 = load i8* %kernel_addr_3, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%val_233_2 = zext i8 %lineBuff_val_2_load_3 to i16" [core.cpp:29]
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_24_2_2 = sext i8 %kernel_load_8 to i16" [core.cpp:30]
ST_8 : Operation 163 [1/1] (4.17ns)   --->   "%window_val_2_2 = mul i16 %tmp_24_2_2, %val_233_2" [core.cpp:30]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (3.02ns)   --->   "%tmp2 = add i16 %window_val_2_2, %window_val_0_2" [core.cpp:79->core.cpp:37]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 9> : 8.70ns
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%val_1 = zext i8 %lineBuff_val_1_load_1 to i16" [core.cpp:29]
ST_9 : Operation 166 [1/2] (2.32ns)   --->   "%kernel_load_3 = load i8* %kernel_addr_3, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_24_1 = sext i8 %kernel_load_3 to i16" [core.cpp:30]
ST_9 : Operation 168 [1/1] (3.36ns)   --->   "%window_val_1_0 = mul i16 %tmp_24_1, %val_1" [core.cpp:30]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 169 [2/2] (2.32ns)   --->   "%kernel_load_5 = load i8* %kernel_addr_5, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_9 : Operation 170 [1/1] (3.02ns)   --->   "%tmp3 = add i16 %window_val_1_0, %tmp2" [core.cpp:79->core.cpp:37]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 10> : 8.70ns
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [core.cpp:19]
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%val_1_2 = zext i8 %lineBuff_val_1_load_3 to i16" [core.cpp:29]
ST_10 : Operation 173 [1/2] (2.32ns)   --->   "%kernel_load_5 = load i8* %kernel_addr_5, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_24_1_2 = sext i8 %kernel_load_5 to i16" [core.cpp:30]
ST_10 : Operation 175 [1/1] (3.36ns)   --->   "%window_val_1_2 = mul i16 %tmp_24_1_2, %val_1_2" [core.cpp:30]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 176 [2/2] (2.32ns)   --->   "%kernel_load_6 = load i8* %kernel_addr_6, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_10 : Operation 177 [1/1] (3.02ns)   --->   "%tmp9 = add i16 %window_val_1_1, %window_val_1_2" [core.cpp:79->core.cpp:37]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)" [core.cpp:61]
ST_10 : Operation 179 [1/1] (2.10ns)   --->   "%phitmp = add i17 %countWait, 1" [core.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "br label %1" [core.cpp:19]

 <State 11> : 8.70ns
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%val_s = zext i8 %lineBuff_val_2_load_1 to i16" [core.cpp:29]
ST_11 : Operation 182 [1/2] (2.32ns)   --->   "%kernel_load_6 = load i8* %kernel_addr_6, align 1" [core.cpp:30]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_24_2 = sext i8 %kernel_load_6 to i16" [core.cpp:30]
ST_11 : Operation 184 [1/1] (3.36ns)   --->   "%window_val_2_0 = mul i16 %tmp_24_2, %val_s" [core.cpp:30]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 185 [1/1] (3.02ns)   --->   "%tmp8 = add i16 %window_val_2_1, %window_val_2_0" [core.cpp:79->core.cpp:37]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 12> : 8.06ns
ST_12 : Operation 186 [1/1] (2.07ns)   --->   "%tmp7 = add i16 %tmp8, %tmp9" [core.cpp:79->core.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i16 %tmp1, %tmp3" [core.cpp:79->core.cpp:37]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 188 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%accumulator_2_2_2_i = add i16 %tmp7, %tmp4" [core.cpp:79->core.cpp:37]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_10_tr = sext i16 %accumulator_2_2_2_i to i17" [core.cpp:37]
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %accumulator_2_2_2_i, i32 15)" [core.cpp:37]
ST_12 : Operation 191 [1/1] (2.07ns)   --->   "%p_neg = sub i17 0, %tmp_10_tr" [core.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_7 = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %p_neg, i32 3, i32 16)" [core.cpp:37]
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_8 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %accumulator_2_2_2_i, i32 3, i32 15)" [core.cpp:37]

 <State 13> : 3.81ns
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [core.cpp:20]
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i14 %tmp_7 to i15" [core.cpp:37]
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_9 = sext i13 %tmp_8 to i14" [core.cpp:37]
ST_13 : Operation 197 [1/1] (1.81ns)   --->   "%tmp_1 = sub i15 0, %tmp_6_cast" [core.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i14 %tmp_9 to i15" [core.cpp:37]
ST_13 : Operation 199 [1/1] (0.75ns)   --->   "%valOutput = select i1 %tmp_5, i15 %tmp_1, i15 %tmp_10_cast" [core.cpp:37]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node dataOutSideChannel_d_1)   --->   "%tmp_10 = trunc i15 %valOutput to i8" [core.cpp:40]
ST_13 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node dataOutSideChannel_d_1)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %valOutput, i32 14)" [core.cpp:38]
ST_13 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node dataOutSideChannel_d_1)   --->   "%phitmp1 = select i1 %tmp_11, i8 0, i8 %tmp_10" [core.cpp:40]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (1.24ns) (out node of the LUT)   --->   "%dataOutSideChannel_d_1 = select i1 %or_cond, i8 %phitmp1, i8 0" [core.cpp:52]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 204 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 %dataOutSideChannel_d_1, i1 %tmp_keep_V, i1 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [core.cpp:59]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 14> : 0.00ns
ST_14 : Operation 205 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 %dataOutSideChannel_d_1, i1 %tmp_keep_V, i1 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [core.cpp:59]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "br label %._crit_edge128" [core.cpp:60]

 <State 15> : 1.77ns
ST_15 : Operation 207 [1/1] (1.76ns)   --->   "br label %.preheader" [core.cpp:63]

 <State 16> : 1.92ns
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%countWait_1 = phi i8 [ %countWait_2, %3 ], [ 0, %.preheader.preheader ]"
ST_16 : Operation 209 [1/1] (1.55ns)   --->   "%exitcond = icmp eq i8 %countWait_1, -15" [core.cpp:63]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 241, i64 241, i64 241)"
ST_16 : Operation 211 [1/1] (1.91ns)   --->   "%countWait_2 = add i8 %countWait_1, 1" [core.cpp:63]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [core.cpp:63]
ST_16 : Operation 213 [1/1] (1.55ns)   --->   "%dataOutSideChannel_l = icmp ugt i8 %countWait_1, -17" [core.cpp:68]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 0, i1 %dataOutSideChannel_k, i1 %dataOutSideChannel_s, i2 %dataOutSideChannel_u, i1 %dataOutSideChannel_l, i5 %dataOutSideChannel_i, i6 %dataOutSideChannel_d)" [core.cpp:71]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "ret void" [core.cpp:73]

 <State 17> : 0.00ns
ST_17 : Operation 216 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 0, i1 %dataOutSideChannel_k, i1 %dataOutSideChannel_s, i2 %dataOutSideChannel_u, i1 %dataOutSideChannel_l, i5 %dataOutSideChannel_i, i6 %dataOutSideChannel_d)" [core.cpp:71]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "br label %.preheader" [core.cpp:63]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_18            (specbitsmap      ) [ 000000000000000000]
StgValue_19            (specbitsmap      ) [ 000000000000000000]
StgValue_20            (specbitsmap      ) [ 000000000000000000]
StgValue_21            (specbitsmap      ) [ 000000000000000000]
StgValue_22            (specbitsmap      ) [ 000000000000000000]
StgValue_23            (specbitsmap      ) [ 000000000000000000]
StgValue_24            (specbitsmap      ) [ 000000000000000000]
StgValue_25            (specbitsmap      ) [ 000000000000000000]
StgValue_26            (specbitsmap      ) [ 000000000000000000]
StgValue_27            (specbitsmap      ) [ 000000000000000000]
StgValue_28            (specbitsmap      ) [ 000000000000000000]
StgValue_29            (specbitsmap      ) [ 000000000000000000]
StgValue_30            (specbitsmap      ) [ 000000000000000000]
StgValue_31            (specbitsmap      ) [ 000000000000000000]
StgValue_32            (specbitsmap      ) [ 000000000000000000]
StgValue_33            (spectopmodule    ) [ 000000000000000000]
lineBuff_val_0         (alloca           ) [ 001111111111111000]
lineBuff_val_1         (alloca           ) [ 001111111111111000]
lineBuff_val_2         (alloca           ) [ 001111111111111000]
empty                  (specmemcore      ) [ 000000000000000000]
StgValue_38            (specinterface    ) [ 000000000000000000]
StgValue_39            (specinterface    ) [ 000000000000000000]
StgValue_40            (specinterface    ) [ 000000000000000000]
StgValue_41            (specinterface    ) [ 000000000000000000]
rbegin_i               (specregionbegin  ) [ 000000000000000000]
rend_i                 (specregionend    ) [ 000000000000000000]
kernel_addr            (getelementptr    ) [ 001111111111111000]
kernel_addr_1          (getelementptr    ) [ 001111111111111000]
kernel_addr_2          (getelementptr    ) [ 001111111111111000]
kernel_addr_3          (getelementptr    ) [ 001111111111111000]
kernel_addr_4          (getelementptr    ) [ 001111111111111000]
kernel_addr_5          (getelementptr    ) [ 001111111111111000]
kernel_addr_6          (getelementptr    ) [ 001111111111111000]
kernel_addr_7          (getelementptr    ) [ 001111111111111000]
kernel_addr_8          (getelementptr    ) [ 001111111111111000]
StgValue_53            (br               ) [ 011111111111111000]
dataOutSideChannel_i   (phi              ) [ 001111000001111111]
dataOutSideChannel_u   (phi              ) [ 001111000001111111]
dataOutSideChannel_s   (phi              ) [ 001111000001111111]
dataOutSideChannel_k   (phi              ) [ 001111000001111111]
dataOutSideChannel_d   (phi              ) [ 001111000001111111]
col_assign             (phi              ) [ 001111000001111000]
idxRow                 (phi              ) [ 001111000001111000]
pixConvolved           (phi              ) [ 001111000001111000]
countWait              (phi              ) [ 001111111111111000]
exitcond1              (icmp             ) [ 001111111111111000]
empty_9                (speclooptripcount) [ 000000000000000000]
StgValue_65            (br               ) [ 000000000000000000]
tmp_s                  (zext             ) [ 000100000000000000]
lineBuff_val_1_addr    (getelementptr    ) [ 000100000000000000]
lineBuff_val_2_addr    (getelementptr    ) [ 000110000000000000]
tmp_3                  (partselect       ) [ 000000000000000000]
icmp                   (icmp             ) [ 000000000000000000]
tmp_4                  (partselect       ) [ 000000000000000000]
icmp3                  (icmp             ) [ 000000000000000000]
or_cond                (and              ) [ 001111111111110000]
tmp_12                 (icmp             ) [ 000110000000000000]
idxCol                 (add              ) [ 000110000000000000]
idxRow_2               (add              ) [ 000000000000000000]
idxRow_1               (select           ) [ 011111111111111000]
tmp_13                 (icmp             ) [ 001111111111111000]
StgValue_82            (br               ) [ 000000000000000000]
lineBuff_val_1_load    (load             ) [ 000000000000000000]
lineBuff_val_0_addr    (getelementptr    ) [ 000000000000000000]
StgValue_86            (store            ) [ 000000000000000000]
lineBuff_val_2_load    (load             ) [ 000000000000000000]
StgValue_88            (store            ) [ 000000000000000000]
kernel_load_4          (load             ) [ 000011000000000000]
empty_10               (read             ) [ 000000000000000000]
tmp_data_V_1           (extractvalue     ) [ 000000000000000000]
tmp_keep_V             (extractvalue     ) [ 011111111111111000]
tmp_strb_V             (extractvalue     ) [ 011111111111111000]
tmp_user_V             (extractvalue     ) [ 011111111111111000]
tmp_last_V             (extractvalue     ) [ 001111111111111000]
tmp_id_V               (extractvalue     ) [ 011111111111111000]
tmp_dest_V             (extractvalue     ) [ 011111111111111000]
StgValue_99            (store            ) [ 000000000000000000]
tmp_6                  (zext             ) [ 000001000000000000]
lineBuff_val_0_addr_1  (getelementptr    ) [ 000001000000000000]
pixConvolved_3         (add              ) [ 000000000000000000]
tmp_20_0_1             (zext             ) [ 000001000000000000]
col_assign_1_0_2       (add              ) [ 000000000000000000]
tmp_20_0_2             (zext             ) [ 000001100000000000]
lineBuff_val_0_addr_3  (getelementptr    ) [ 000001000000000000]
lineBuff_val_1_addr_2  (getelementptr    ) [ 000001000000000000]
lineBuff_val_1_addr_3  (getelementptr    ) [ 000001000000000000]
kernel_load_7          (load             ) [ 000001110000000000]
pixConvolved_1         (select           ) [ 000000000000000000]
idxCol_1               (select           ) [ 011111111111111000]
pixConvolved_2         (select           ) [ 011111111111111000]
lineBuff_val_0_load    (load             ) [ 000000100000000000]
lineBuff_val_0_addr_2  (getelementptr    ) [ 000000100000000000]
lineBuff_val_0_load_2  (load             ) [ 000000111000000000]
lineBuff_val_1_addr_1  (getelementptr    ) [ 000000100000000000]
lineBuff_val_1_load_2  (load             ) [ 000000000000000000]
val_1_1                (zext             ) [ 000000000000000000]
tmp_24_1_1             (sext             ) [ 000000000000000000]
window_val_1_1         (mul              ) [ 000000111110000000]
lineBuff_val_1_load_3  (load             ) [ 000000111110000000]
lineBuff_val_2_addr_1  (getelementptr    ) [ 000000100000000000]
lineBuff_val_2_addr_2  (getelementptr    ) [ 000000100000000000]
kernel_load_8          (load             ) [ 000000111000000000]
val                    (zext             ) [ 000000000000000000]
kernel_load            (load             ) [ 000000000000000000]
tmp_2                  (sext             ) [ 000000000000000000]
window_val_0_0         (mul              ) [ 000000010000000000]
lineBuff_val_0_load_1  (load             ) [ 000000010000000000]
lineBuff_val_1_load_1  (load             ) [ 000000011100000000]
lineBuff_val_2_load_1  (load             ) [ 001000011111000000]
lineBuff_val_2_load_2  (load             ) [ 000000010000000000]
lineBuff_val_2_addr_3  (getelementptr    ) [ 000000010000000000]
val_0_1                (zext             ) [ 000000000000000000]
kernel_load_1          (load             ) [ 000000000000000000]
tmp_24_0_1             (sext             ) [ 000000000000000000]
window_val_0_1         (mul              ) [ 000000000000000000]
val_233_1              (zext             ) [ 000000000000000000]
tmp_24_2_1             (sext             ) [ 000000000000000000]
window_val_2_1         (mul              ) [ 001000001111000000]
lineBuff_val_2_load_3  (load             ) [ 000000001000000000]
tmp1                   (add              ) [ 001100001111100000]
val_0_2                (zext             ) [ 000000000000000000]
kernel_load_2          (load             ) [ 000000000000000000]
tmp_24_0_2             (sext             ) [ 000000000000000000]
window_val_0_2         (mul              ) [ 000000000000000000]
val_233_2              (zext             ) [ 000000000000000000]
tmp_24_2_2             (sext             ) [ 000000000000000000]
window_val_2_2         (mul              ) [ 000000000000000000]
tmp2                   (add              ) [ 000000000100000000]
val_1                  (zext             ) [ 000000000000000000]
kernel_load_3          (load             ) [ 000000000000000000]
tmp_24_1               (sext             ) [ 000000000000000000]
window_val_1_0         (mul              ) [ 000000000000000000]
tmp3                   (add              ) [ 001100000011100000]
tmp                    (specregionbegin  ) [ 000000000000000000]
val_1_2                (zext             ) [ 000000000000000000]
kernel_load_5          (load             ) [ 000000000000000000]
tmp_24_1_2             (sext             ) [ 000000000000000000]
window_val_1_2         (mul              ) [ 000000000000000000]
tmp9                   (add              ) [ 001100000001100000]
empty_11               (specregionend    ) [ 000000000000000000]
phitmp                 (add              ) [ 011111111111111000]
StgValue_180           (br               ) [ 011111111111111000]
val_s                  (zext             ) [ 000000000000000000]
kernel_load_6          (load             ) [ 000000000000000000]
tmp_24_2               (sext             ) [ 000000000000000000]
window_val_2_0         (mul              ) [ 000000000000000000]
tmp8                   (add              ) [ 000100000000100000]
tmp7                   (add              ) [ 000000000000000000]
tmp4                   (add              ) [ 000000000000000000]
accumulator_2_2_2_i    (add              ) [ 000000000000000000]
tmp_10_tr              (sext             ) [ 000000000000000000]
tmp_5                  (bitselect        ) [ 000010000000010000]
p_neg                  (sub              ) [ 000000000000000000]
tmp_7                  (partselect       ) [ 000010000000010000]
tmp_8                  (partselect       ) [ 000010000000010000]
StgValue_194           (specpipeline     ) [ 000000000000000000]
tmp_6_cast             (zext             ) [ 000000000000000000]
tmp_9                  (sext             ) [ 000000000000000000]
tmp_1                  (sub              ) [ 000000000000000000]
tmp_10_cast            (zext             ) [ 000000000000000000]
valOutput              (select           ) [ 000000000000000000]
tmp_10                 (trunc            ) [ 000000000000000000]
tmp_11                 (bitselect        ) [ 000000000000000000]
phitmp1                (select           ) [ 000000000000000000]
dataOutSideChannel_d_1 (select           ) [ 000001000000001000]
StgValue_205           (write            ) [ 000000000000000000]
StgValue_206           (br               ) [ 000000000000000000]
StgValue_207           (br               ) [ 000000000000000111]
countWait_1            (phi              ) [ 000000000000000010]
exitcond               (icmp             ) [ 000000000000000011]
empty_12               (speclooptripcount) [ 000000000000000000]
countWait_2            (add              ) [ 000000000000000111]
StgValue_212           (br               ) [ 000000000000000000]
dataOutSideChannel_l   (icmp             ) [ 000000000000000001]
StgValue_215           (ret              ) [ 000000000000000000]
StgValue_216           (write            ) [ 000000000000000000]
StgValue_217           (br               ) [ 000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="doImgproc_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="lineBuff_val_0_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="lineBuff_val_1_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="lineBuff_val_2_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="24" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="0" index="3" bw="1" slack="0"/>
<pin id="169" dir="0" index="4" bw="2" slack="0"/>
<pin id="170" dir="0" index="5" bw="1" slack="0"/>
<pin id="171" dir="0" index="6" bw="5" slack="0"/>
<pin id="172" dir="0" index="7" bw="6" slack="0"/>
<pin id="173" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_10/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="0" index="3" bw="1" slack="0"/>
<pin id="187" dir="0" index="4" bw="2" slack="0"/>
<pin id="188" dir="0" index="5" bw="1" slack="0"/>
<pin id="189" dir="0" index="6" bw="5" slack="0"/>
<pin id="190" dir="0" index="7" bw="6" slack="0"/>
<pin id="191" dir="0" index="8" bw="8" slack="0"/>
<pin id="192" dir="0" index="9" bw="1" slack="2"/>
<pin id="193" dir="0" index="10" bw="1" slack="2"/>
<pin id="194" dir="0" index="11" bw="2" slack="2"/>
<pin id="195" dir="0" index="12" bw="1" slack="0"/>
<pin id="196" dir="0" index="13" bw="5" slack="2"/>
<pin id="197" dir="0" index="14" bw="6" slack="2"/>
<pin id="198" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_204/13 StgValue_214/16 "/>
</bind>
</comp>

<comp id="208" class="1004" name="kernel_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="kernel_addr_1_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="kernel_addr_2_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_2/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="kernel_addr_3_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="3" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_3/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="kernel_addr_4_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="4" slack="0"/>
<pin id="244" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_4/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="kernel_addr_5_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="1" index="3" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_5/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="kernel_addr_6_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="1" index="3" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_6/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="kernel_addr_7_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="4" slack="0"/>
<pin id="268" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_7/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="kernel_addr_8_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="5" slack="0"/>
<pin id="276" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_8/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="lineBuff_val_1_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="0" index="3" bw="8" slack="0"/>
<pin id="350" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="289" dir="1" index="2" bw="8" slack="0"/>
<pin id="351" dir="1" index="5" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="lineBuff_val_1_load/2 StgValue_88/3 lineBuff_val_1_load_2/4 lineBuff_val_1_load_3/4 lineBuff_val_1_load_1/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="lineBuff_val_2_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="32" slack="0"/>
<pin id="295" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="0" index="3" bw="8" slack="0"/>
<pin id="381" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="300" dir="1" index="2" bw="8" slack="0"/>
<pin id="382" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="lineBuff_val_2_load/2 StgValue_99/4 lineBuff_val_2_load_1/5 lineBuff_val_2_load_2/5 lineBuff_val_2_load_3/6 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="1"/>
<pin id="304" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="305" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load_4/2 kernel_load_7/3 kernel_load_8/4 kernel_load/5 kernel_load_1/6 kernel_load_2/7 kernel_load_3/8 kernel_load_5/9 kernel_load_6/10 "/>
</bind>
</comp>

<comp id="306" class="1004" name="lineBuff_val_0_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="32" slack="1"/>
<pin id="310" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="0" index="3" bw="8" slack="0"/>
<pin id="333" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="315" dir="1" index="2" bw="8" slack="1"/>
<pin id="334" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_86/3 lineBuff_val_0_load/4 lineBuff_val_0_load_2/4 lineBuff_val_0_load_1/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="lineBuff_val_0_addr_1_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="32" slack="0"/>
<pin id="323" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_1/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="lineBuff_val_0_addr_3_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="32" slack="0"/>
<pin id="330" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_3/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="lineBuff_val_1_addr_2_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr_2/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="lineBuff_val_1_addr_3_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="32" slack="0"/>
<pin id="347" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr_3/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="lineBuff_val_0_addr_2_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="32" slack="1"/>
<pin id="357" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_2/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="lineBuff_val_1_addr_1_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="32" slack="1"/>
<pin id="364" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr_1/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="lineBuff_val_2_addr_1_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="32" slack="1"/>
<pin id="371" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr_1/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="lineBuff_val_2_addr_2_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="32" slack="1"/>
<pin id="378" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr_2/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="lineBuff_val_2_addr_3_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="32" slack="2"/>
<pin id="388" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr_3/6 "/>
</bind>
</comp>

<comp id="391" class="1005" name="dataOutSideChannel_i_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="1"/>
<pin id="393" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dataOutSideChannel_i (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="dataOutSideChannel_i_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="5" slack="1"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dataOutSideChannel_i/2 "/>
</bind>
</comp>

<comp id="404" class="1005" name="dataOutSideChannel_u_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="1"/>
<pin id="406" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dataOutSideChannel_u (phireg) "/>
</bind>
</comp>

<comp id="409" class="1004" name="dataOutSideChannel_u_phi_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="2" slack="1"/>
<pin id="413" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dataOutSideChannel_u/2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="dataOutSideChannel_s_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="dataOutSideChannel_s (phireg) "/>
</bind>
</comp>

<comp id="422" class="1004" name="dataOutSideChannel_s_phi_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="1" slack="1"/>
<pin id="426" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="427" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dataOutSideChannel_s/2 "/>
</bind>
</comp>

<comp id="430" class="1005" name="dataOutSideChannel_k_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="dataOutSideChannel_k (phireg) "/>
</bind>
</comp>

<comp id="435" class="1004" name="dataOutSideChannel_k_phi_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="1" slack="1"/>
<pin id="439" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dataOutSideChannel_k/2 "/>
</bind>
</comp>

<comp id="443" class="1005" name="dataOutSideChannel_d_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="1"/>
<pin id="445" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dataOutSideChannel_d (phireg) "/>
</bind>
</comp>

<comp id="448" class="1004" name="dataOutSideChannel_d_phi_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="6" slack="1"/>
<pin id="452" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dataOutSideChannel_d/2 "/>
</bind>
</comp>

<comp id="456" class="1005" name="col_assign_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_assign (phireg) "/>
</bind>
</comp>

<comp id="460" class="1004" name="col_assign_phi_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="1"/>
<pin id="462" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="2" bw="32" slack="1"/>
<pin id="464" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="465" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign/2 "/>
</bind>
</comp>

<comp id="467" class="1005" name="idxRow_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idxRow (phireg) "/>
</bind>
</comp>

<comp id="471" class="1004" name="idxRow_phi_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="474" dir="0" index="2" bw="32" slack="0"/>
<pin id="475" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="476" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idxRow/2 "/>
</bind>
</comp>

<comp id="478" class="1005" name="pixConvolved_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixConvolved (phireg) "/>
</bind>
</comp>

<comp id="482" class="1004" name="pixConvolved_phi_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="32" slack="1"/>
<pin id="486" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="487" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixConvolved/2 "/>
</bind>
</comp>

<comp id="490" class="1005" name="countWait_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="17" slack="1"/>
<pin id="492" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="countWait (phireg) "/>
</bind>
</comp>

<comp id="494" class="1004" name="countWait_phi_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="1"/>
<pin id="496" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="2" bw="17" slack="1"/>
<pin id="498" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="499" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="countWait/2 "/>
</bind>
</comp>

<comp id="502" class="1005" name="countWait_1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="1"/>
<pin id="504" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="countWait_1 (phireg) "/>
</bind>
</comp>

<comp id="506" class="1004" name="countWait_1_phi_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="1" slack="1"/>
<pin id="510" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="countWait_1/16 "/>
</bind>
</comp>

<comp id="513" class="1005" name="reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="2"/>
<pin id="515" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_4 kernel_load_8 "/>
</bind>
</comp>

<comp id="517" class="1005" name="reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="1"/>
<pin id="519" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_load lineBuff_val_0_load_1 "/>
</bind>
</comp>

<comp id="522" class="1005" name="reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="1"/>
<pin id="524" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_load_2 lineBuff_val_2_load_3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="exitcond1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="17" slack="0"/>
<pin id="528" dir="0" index="1" bw="17" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_s_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_3_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="31" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="0" index="2" bw="1" slack="0"/>
<pin id="542" dir="0" index="3" bw="6" slack="0"/>
<pin id="543" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="31" slack="0"/>
<pin id="550" dir="0" index="1" bw="31" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_4_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="31" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="0"/>
<pin id="557" dir="0" index="2" bw="1" slack="0"/>
<pin id="558" dir="0" index="3" bw="6" slack="0"/>
<pin id="559" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="icmp3_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="31" slack="0"/>
<pin id="566" dir="0" index="1" bw="31" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="or_cond_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_12_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="idxCol_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxCol/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="idxRow_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxRow_2/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="idxRow_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="0" index="2" bw="32" slack="0"/>
<pin id="598" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idxRow_1/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_13_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="17" slack="0"/>
<pin id="604" dir="0" index="1" bw="17" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_data_V_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="24" slack="0"/>
<pin id="610" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_keep_V_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="24" slack="0"/>
<pin id="615" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_strb_V_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="24" slack="0"/>
<pin id="619" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_user_V_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="24" slack="0"/>
<pin id="623" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_last_V_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="24" slack="0"/>
<pin id="627" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_id_V_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="24" slack="0"/>
<pin id="631" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_dest_V_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="24" slack="0"/>
<pin id="635" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_6_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="2"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="pixConvolved_3_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="2"/>
<pin id="645" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixConvolved_3/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_20_0_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_0_1/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="col_assign_1_0_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="3" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="2"/>
<pin id="656" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_1_0_2/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_20_0_2_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_0_2/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="pixConvolved_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="2"/>
<pin id="667" dir="0" index="1" bw="32" slack="0"/>
<pin id="668" dir="0" index="2" bw="32" slack="2"/>
<pin id="669" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixConvolved_1/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="idxCol_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="2"/>
<pin id="674" dir="0" index="1" bw="32" slack="2"/>
<pin id="675" dir="0" index="2" bw="32" slack="0"/>
<pin id="676" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idxCol_1/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="pixConvolved_2_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="2"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="0" index="2" bw="32" slack="0"/>
<pin id="682" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixConvolved_2/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="val_1_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_1_1/5 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_24_1_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="2"/>
<pin id="691" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_1_1/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="window_val_1_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="0"/>
<pin id="695" dir="0" index="1" bw="8" slack="0"/>
<pin id="696" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_1_1/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="val_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="1"/>
<pin id="701" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val/6 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="707" class="1004" name="window_val_0_0_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="0"/>
<pin id="709" dir="0" index="1" bw="8" slack="0"/>
<pin id="710" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_0_0/6 "/>
</bind>
</comp>

<comp id="713" class="1004" name="val_0_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="1"/>
<pin id="715" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_0_1/7 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_24_0_1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="0"/>
<pin id="719" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_0_1/7 "/>
</bind>
</comp>

<comp id="721" class="1004" name="val_233_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="1"/>
<pin id="723" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_233_1/7 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_24_2_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="8" slack="3"/>
<pin id="727" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_2_1/7 "/>
</bind>
</comp>

<comp id="728" class="1004" name="window_val_2_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="8" slack="0"/>
<pin id="731" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_2_1/7 "/>
</bind>
</comp>

<comp id="734" class="1004" name="val_0_2_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="8" slack="3"/>
<pin id="736" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_0_2/8 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_24_0_2_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="0"/>
<pin id="739" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_0_2/8 "/>
</bind>
</comp>

<comp id="741" class="1004" name="val_233_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="1"/>
<pin id="743" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_233_2/8 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_24_2_2_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="3"/>
<pin id="747" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_2_2/8 "/>
</bind>
</comp>

<comp id="749" class="1004" name="window_val_2_2_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="0"/>
<pin id="751" dir="0" index="1" bw="8" slack="0"/>
<pin id="752" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_2_2/8 "/>
</bind>
</comp>

<comp id="755" class="1004" name="val_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="3"/>
<pin id="757" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_1/9 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_24_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_1/9 "/>
</bind>
</comp>

<comp id="762" class="1004" name="val_1_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="5"/>
<pin id="764" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_1_2/10 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_24_1_2_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="0"/>
<pin id="767" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_1_2/10 "/>
</bind>
</comp>

<comp id="769" class="1004" name="phitmp_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="17" slack="8"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phitmp/10 "/>
</bind>
</comp>

<comp id="775" class="1004" name="val_s_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="5"/>
<pin id="777" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_s/11 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_24_2_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="0"/>
<pin id="780" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_2/11 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp7_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="1"/>
<pin id="784" dir="0" index="1" bw="16" slack="2"/>
<pin id="785" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/12 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp4_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="5"/>
<pin id="788" dir="0" index="1" bw="16" slack="3"/>
<pin id="789" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/12 "/>
</bind>
</comp>

<comp id="790" class="1004" name="accumulator_2_2_2_i_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="0"/>
<pin id="792" dir="0" index="1" bw="16" slack="0"/>
<pin id="793" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accumulator_2_2_2_i/12 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp_10_tr_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="16" slack="0"/>
<pin id="798" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_tr/12 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_5_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="16" slack="0"/>
<pin id="803" dir="0" index="2" bw="5" slack="0"/>
<pin id="804" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="808" class="1004" name="p_neg_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="16" slack="0"/>
<pin id="811" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/12 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_7_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="14" slack="0"/>
<pin id="816" dir="0" index="1" bw="17" slack="0"/>
<pin id="817" dir="0" index="2" bw="3" slack="0"/>
<pin id="818" dir="0" index="3" bw="6" slack="0"/>
<pin id="819" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/12 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_8_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="13" slack="0"/>
<pin id="826" dir="0" index="1" bw="16" slack="0"/>
<pin id="827" dir="0" index="2" bw="3" slack="0"/>
<pin id="828" dir="0" index="3" bw="5" slack="0"/>
<pin id="829" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_6_cast_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="14" slack="1"/>
<pin id="836" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/13 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_9_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="13" slack="1"/>
<pin id="839" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/13 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="14" slack="0"/>
<pin id="843" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_10_cast_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="13" slack="0"/>
<pin id="848" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/13 "/>
</bind>
</comp>

<comp id="850" class="1004" name="valOutput_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="1"/>
<pin id="852" dir="0" index="1" bw="15" slack="0"/>
<pin id="853" dir="0" index="2" bw="15" slack="0"/>
<pin id="854" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valOutput/13 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_10_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="15" slack="0"/>
<pin id="859" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/13 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_11_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="15" slack="0"/>
<pin id="864" dir="0" index="2" bw="5" slack="0"/>
<pin id="865" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/13 "/>
</bind>
</comp>

<comp id="869" class="1004" name="phitmp1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="8" slack="0"/>
<pin id="872" dir="0" index="2" bw="8" slack="0"/>
<pin id="873" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp1/13 "/>
</bind>
</comp>

<comp id="877" class="1004" name="dataOutSideChannel_d_1_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="11"/>
<pin id="879" dir="0" index="1" bw="8" slack="0"/>
<pin id="880" dir="0" index="2" bw="8" slack="0"/>
<pin id="881" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dataOutSideChannel_d_1/13 "/>
</bind>
</comp>

<comp id="885" class="1004" name="exitcond_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="0"/>
<pin id="887" dir="0" index="1" bw="8" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/16 "/>
</bind>
</comp>

<comp id="891" class="1004" name="countWait_2_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="countWait_2/16 "/>
</bind>
</comp>

<comp id="897" class="1004" name="dataOutSideChannel_l_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="0"/>
<pin id="899" dir="0" index="1" bw="8" slack="0"/>
<pin id="900" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="dataOutSideChannel_l/16 "/>
</bind>
</comp>

<comp id="904" class="1007" name="grp_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="0" index="1" bw="8" slack="0"/>
<pin id="907" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="908" dir="1" index="3" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="window_val_0_1/7 tmp1/7 "/>
</bind>
</comp>

<comp id="911" class="1007" name="grp_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="0"/>
<pin id="913" dir="0" index="1" bw="8" slack="0"/>
<pin id="914" dir="0" index="2" bw="16" slack="0"/>
<pin id="915" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="window_val_0_2/8 tmp2/8 "/>
</bind>
</comp>

<comp id="919" class="1007" name="grp_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="0"/>
<pin id="921" dir="0" index="1" bw="8" slack="0"/>
<pin id="922" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="923" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="window_val_1_0/9 tmp3/9 "/>
</bind>
</comp>

<comp id="926" class="1007" name="grp_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="0"/>
<pin id="928" dir="0" index="1" bw="8" slack="0"/>
<pin id="929" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="930" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="window_val_1_2/10 tmp9/10 "/>
</bind>
</comp>

<comp id="933" class="1007" name="grp_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="0"/>
<pin id="935" dir="0" index="1" bw="8" slack="0"/>
<pin id="936" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="937" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="window_val_2_0/11 tmp8/11 "/>
</bind>
</comp>

<comp id="940" class="1005" name="kernel_addr_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="4" slack="4"/>
<pin id="942" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="945" class="1005" name="kernel_addr_1_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="4" slack="5"/>
<pin id="947" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="kernel_addr_1 "/>
</bind>
</comp>

<comp id="950" class="1005" name="kernel_addr_2_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="4" slack="6"/>
<pin id="952" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="kernel_addr_2 "/>
</bind>
</comp>

<comp id="955" class="1005" name="kernel_addr_3_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="4" slack="7"/>
<pin id="957" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="kernel_addr_3 "/>
</bind>
</comp>

<comp id="960" class="1005" name="kernel_addr_4_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="4" slack="1"/>
<pin id="962" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_4 "/>
</bind>
</comp>

<comp id="965" class="1005" name="kernel_addr_5_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="4" slack="8"/>
<pin id="967" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="kernel_addr_5 "/>
</bind>
</comp>

<comp id="970" class="1005" name="kernel_addr_6_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="4" slack="9"/>
<pin id="972" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="kernel_addr_6 "/>
</bind>
</comp>

<comp id="975" class="1005" name="kernel_addr_7_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="4" slack="2"/>
<pin id="977" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="kernel_addr_7 "/>
</bind>
</comp>

<comp id="980" class="1005" name="kernel_addr_8_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="4" slack="3"/>
<pin id="982" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="kernel_addr_8 "/>
</bind>
</comp>

<comp id="985" class="1005" name="exitcond1_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="1"/>
<pin id="987" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="989" class="1005" name="tmp_s_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="64" slack="1"/>
<pin id="991" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="994" class="1005" name="lineBuff_val_1_addr_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="1"/>
<pin id="996" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr "/>
</bind>
</comp>

<comp id="999" class="1005" name="lineBuff_val_2_addr_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="8" slack="1"/>
<pin id="1001" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr "/>
</bind>
</comp>

<comp id="1004" class="1005" name="or_cond_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="1"/>
<pin id="1006" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1010" class="1005" name="tmp_12_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="2"/>
<pin id="1012" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="idxCol_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="2"/>
<pin id="1018" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="idxCol "/>
</bind>
</comp>

<comp id="1021" class="1005" name="idxRow_1_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="0"/>
<pin id="1023" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idxRow_1 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="tmp_13_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="11"/>
<pin id="1028" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_keep_V_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="1"/>
<pin id="1032" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="1036" class="1005" name="tmp_strb_V_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="1"/>
<pin id="1038" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="1042" class="1005" name="tmp_user_V_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="2" slack="1"/>
<pin id="1044" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="1048" class="1005" name="tmp_last_V_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="9"/>
<pin id="1050" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="1053" class="1005" name="tmp_id_V_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="5" slack="1"/>
<pin id="1055" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="1059" class="1005" name="tmp_dest_V_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="6" slack="1"/>
<pin id="1061" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="1065" class="1005" name="tmp_6_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="64" slack="1"/>
<pin id="1067" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="lineBuff_val_0_addr_1_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="8" slack="1"/>
<pin id="1073" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_1 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="tmp_20_0_1_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="64" slack="1"/>
<pin id="1078" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20_0_1 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="tmp_20_0_2_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="64" slack="2"/>
<pin id="1084" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_20_0_2 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="lineBuff_val_0_addr_3_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="8" slack="1"/>
<pin id="1089" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_3 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="lineBuff_val_1_addr_2_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="8" slack="1"/>
<pin id="1094" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr_2 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="lineBuff_val_1_addr_3_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="8" slack="1"/>
<pin id="1099" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr_3 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="kernel_load_7_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="8" slack="3"/>
<pin id="1104" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_load_7 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="idxCol_1_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="1"/>
<pin id="1109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idxCol_1 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="pixConvolved_2_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="1"/>
<pin id="1114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixConvolved_2 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="lineBuff_val_0_addr_2_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="8" slack="1"/>
<pin id="1119" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_2 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="lineBuff_val_0_load_2_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="8" slack="3"/>
<pin id="1124" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_load_2 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="lineBuff_val_1_addr_1_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="8" slack="1"/>
<pin id="1129" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr_1 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="window_val_1_1_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="16" slack="5"/>
<pin id="1134" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="window_val_1_1 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="lineBuff_val_1_load_3_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="8" slack="5"/>
<pin id="1139" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_load_3 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="lineBuff_val_2_addr_1_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="8" slack="1"/>
<pin id="1144" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr_1 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="lineBuff_val_2_addr_2_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="8" slack="1"/>
<pin id="1149" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr_2 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="window_val_0_0_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="16" slack="1"/>
<pin id="1154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_val_0_0 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="lineBuff_val_1_load_1_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="8" slack="3"/>
<pin id="1159" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_load_1 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="lineBuff_val_2_load_1_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="8" slack="5"/>
<pin id="1164" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_load_1 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="lineBuff_val_2_addr_3_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="8" slack="1"/>
<pin id="1169" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr_3 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="window_val_2_1_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="16" slack="4"/>
<pin id="1174" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="window_val_2_1 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="tmp1_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="16" slack="5"/>
<pin id="1179" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="tmp2_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="16" slack="1"/>
<pin id="1184" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="tmp3_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="16" slack="3"/>
<pin id="1189" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="tmp9_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="16" slack="2"/>
<pin id="1194" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="phitmp_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="17" slack="1"/>
<pin id="1199" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="1202" class="1005" name="tmp8_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="16" slack="1"/>
<pin id="1204" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="tmp_5_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="1"/>
<pin id="1209" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="tmp_7_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="14" slack="1"/>
<pin id="1214" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="tmp_8_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="13" slack="1"/>
<pin id="1219" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="dataOutSideChannel_d_1_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="8" slack="1"/>
<pin id="1224" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dataOutSideChannel_d_1 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="countWait_2_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="8" slack="0"/>
<pin id="1232" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="countWait_2 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="dataOutSideChannel_l_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="1"/>
<pin id="1237" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="dataOutSideChannel_l "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="155"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="174"><net_src comp="112" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="164" pin=5"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="164" pin=6"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="164" pin=7"/></net>

<net id="199"><net_src comp="142" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="202"><net_src comp="18" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="182" pin=4"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="182" pin=5"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="182" pin=6"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="182" pin=7"/></net>

<net id="207"><net_src comp="140" pin="0"/><net_sink comp="182" pin=8"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="70" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="70" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="70" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="70" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="72" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="70" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="74" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="70" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="76" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="70" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="78" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="70" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="80" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="70" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="82" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="70" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="84" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="70" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="280" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="70" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="291" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="311"><net_src comp="70" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="286" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="297" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="324"><net_src comp="70" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="319" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="331"><net_src comp="70" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="3"/><net_sink comp="312" pin=3"/></net>

<net id="341"><net_src comp="70" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="336" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="348"><net_src comp="70" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="343" pin="3"/><net_sink comp="286" pin=3"/></net>

<net id="358"><net_src comp="70" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="353" pin="3"/><net_sink comp="312" pin=3"/></net>

<net id="365"><net_src comp="70" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="360" pin="3"/><net_sink comp="286" pin=3"/></net>

<net id="372"><net_src comp="70" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="373"><net_src comp="367" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="379"><net_src comp="70" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="374" pin="3"/><net_sink comp="297" pin=3"/></net>

<net id="389"><net_src comp="70" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="390"><net_src comp="384" pin="3"/><net_sink comp="297" pin=3"/></net>

<net id="394"><net_src comp="86" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="182" pin=13"/></net>

<net id="402"><net_src comp="391" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="396" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="407"><net_src comp="88" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="182" pin=11"/></net>

<net id="415"><net_src comp="404" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="409" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="420"><net_src comp="90" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="182" pin=10"/></net>

<net id="428"><net_src comp="417" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="422" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="433"><net_src comp="90" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="182" pin=9"/></net>

<net id="441"><net_src comp="430" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="435" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="446"><net_src comp="92" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="182" pin=14"/></net>

<net id="454"><net_src comp="443" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="448" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="459"><net_src comp="50" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="466"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="50" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="477"><net_src comp="467" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="50" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="482" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="493"><net_src comp="94" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="500"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="494" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="505"><net_src comp="140" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="502" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="516"><net_src comp="302" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="312" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="312" pin="5"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="297" pin="5"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="494" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="96" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="460" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="544"><net_src comp="102" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="471" pin="4"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="60" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="547"><net_src comp="104" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="552"><net_src comp="538" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="106" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="560"><net_src comp="102" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="460" pin="4"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="60" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="104" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="568"><net_src comp="554" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="106" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="548" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="564" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="460" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="108" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="60" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="460" pin="4"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="60" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="471" pin="4"/><net_sink comp="588" pin=1"/></net>

<net id="599"><net_src comp="576" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="471" pin="4"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="588" pin="2"/><net_sink comp="594" pin=2"/></net>

<net id="606"><net_src comp="494" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="110" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="164" pin="8"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="616"><net_src comp="164" pin="8"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="164" pin="8"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="164" pin="8"/><net_sink comp="621" pin=0"/></net>

<net id="628"><net_src comp="164" pin="8"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="164" pin="8"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="164" pin="8"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="478" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="646"><net_src comp="60" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="478" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="657"><net_src comp="114" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="478" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="670"><net_src comp="642" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="671"><net_src comp="478" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="677"><net_src comp="50" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="683"><net_src comp="665" pin="3"/><net_sink comp="678" pin=1"/></net>

<net id="684"><net_src comp="50" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="688"><net_src comp="286" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="513" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="689" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="685" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="517" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="302" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="703" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="699" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="517" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="302" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="522" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="732"><net_src comp="725" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="721" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="740"><net_src comp="302" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="522" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="513" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="745" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="741" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="761"><net_src comp="302" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="768"><net_src comp="302" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="490" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="94" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="781"><net_src comp="302" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="794"><net_src comp="782" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="786" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="790" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="805"><net_src comp="118" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="790" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="120" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="812"><net_src comp="122" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="796" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="820"><net_src comp="124" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="808" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="822"><net_src comp="126" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="823"><net_src comp="128" pin="0"/><net_sink comp="814" pin=3"/></net>

<net id="830"><net_src comp="130" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="790" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="832"><net_src comp="126" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="833"><net_src comp="120" pin="0"/><net_sink comp="824" pin=3"/></net>

<net id="844"><net_src comp="134" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="834" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="849"><net_src comp="837" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="855"><net_src comp="840" pin="2"/><net_sink comp="850" pin=1"/></net>

<net id="856"><net_src comp="846" pin="1"/><net_sink comp="850" pin=2"/></net>

<net id="860"><net_src comp="850" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="866"><net_src comp="136" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="850" pin="3"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="138" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="874"><net_src comp="861" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="140" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="857" pin="1"/><net_sink comp="869" pin=2"/></net>

<net id="882"><net_src comp="869" pin="3"/><net_sink comp="877" pin=1"/></net>

<net id="883"><net_src comp="140" pin="0"/><net_sink comp="877" pin=2"/></net>

<net id="884"><net_src comp="877" pin="3"/><net_sink comp="182" pin=8"/></net>

<net id="889"><net_src comp="506" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="144" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="506" pin="4"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="148" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="901"><net_src comp="506" pin="4"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="150" pin="0"/><net_sink comp="897" pin=1"/></net>

<net id="903"><net_src comp="897" pin="2"/><net_sink comp="182" pin=12"/></net>

<net id="909"><net_src comp="717" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="713" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="916"><net_src comp="737" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="734" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="749" pin="2"/><net_sink comp="911" pin=2"/></net>

<net id="924"><net_src comp="758" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="755" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="931"><net_src comp="765" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="762" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="938"><net_src comp="778" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="939"><net_src comp="775" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="208" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="948"><net_src comp="216" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="953"><net_src comp="224" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="958"><net_src comp="232" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="963"><net_src comp="240" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="968"><net_src comp="248" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="973"><net_src comp="256" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="978"><net_src comp="264" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="983"><net_src comp="272" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="988"><net_src comp="526" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="532" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="997"><net_src comp="280" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1002"><net_src comp="291" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1007"><net_src comp="570" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1013"><net_src comp="576" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1019"><net_src comp="582" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1024"><net_src comp="594" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="1029"><net_src comp="602" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="613" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="182" pin=9"/></net>

<net id="1039"><net_src comp="617" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="182" pin=10"/></net>

<net id="1045"><net_src comp="621" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="182" pin=11"/></net>

<net id="1051"><net_src comp="625" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="182" pin=12"/></net>

<net id="1056"><net_src comp="629" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1058"><net_src comp="1053" pin="1"/><net_sink comp="182" pin=13"/></net>

<net id="1062"><net_src comp="633" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="182" pin=14"/></net>

<net id="1068"><net_src comp="637" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1074"><net_src comp="319" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1079"><net_src comp="648" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1081"><net_src comp="1076" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1085"><net_src comp="659" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1090"><net_src comp="326" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="312" pin=3"/></net>

<net id="1095"><net_src comp="336" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1100"><net_src comp="343" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="286" pin=3"/></net>

<net id="1105"><net_src comp="302" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1110"><net_src comp="672" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="1115"><net_src comp="678" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="1120"><net_src comp="353" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="312" pin=3"/></net>

<net id="1125"><net_src comp="312" pin="5"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1130"><net_src comp="360" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="286" pin=3"/></net>

<net id="1135"><net_src comp="693" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1140"><net_src comp="286" pin="5"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1145"><net_src comp="367" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1150"><net_src comp="374" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="297" pin=3"/></net>

<net id="1155"><net_src comp="707" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1160"><net_src comp="286" pin="5"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1165"><net_src comp="297" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1170"><net_src comp="384" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="297" pin=3"/></net>

<net id="1175"><net_src comp="728" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1180"><net_src comp="904" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1185"><net_src comp="911" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="1190"><net_src comp="919" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1195"><net_src comp="926" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="1200"><net_src comp="769" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="1205"><net_src comp="933" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1210"><net_src comp="800" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1215"><net_src comp="814" pin="4"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1220"><net_src comp="824" pin="4"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1225"><net_src comp="877" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="182" pin=8"/></net>

<net id="1233"><net_src comp="891" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1238"><net_src comp="897" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="182" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {14 17 }
	Port: outStream_V_keep_V | {14 17 }
	Port: outStream_V_strb_V | {14 17 }
	Port: outStream_V_user_V | {14 17 }
	Port: outStream_V_last_V | {14 17 }
	Port: outStream_V_id_V | {14 17 }
	Port: outStream_V_dest_V | {14 17 }
 - Input state : 
	Port: doImgproc : inStream_V_data_V | {3 }
	Port: doImgproc : inStream_V_keep_V | {3 }
	Port: doImgproc : inStream_V_strb_V | {3 }
	Port: doImgproc : inStream_V_user_V | {3 }
	Port: doImgproc : inStream_V_last_V | {3 }
	Port: doImgproc : inStream_V_id_V | {3 }
	Port: doImgproc : inStream_V_dest_V | {3 }
	Port: doImgproc : kernel | {2 3 4 5 6 7 8 9 10 11 }
  - Chain level:
	State 1
		rend_i : 1
	State 2
		exitcond1 : 1
		StgValue_65 : 2
		tmp_s : 1
		lineBuff_val_1_addr : 2
		lineBuff_val_1_load : 3
		lineBuff_val_2_addr : 2
		lineBuff_val_2_load : 3
		tmp_3 : 1
		icmp : 2
		tmp_4 : 1
		icmp3 : 2
		or_cond : 3
		tmp_12 : 1
		idxCol : 1
		idxRow_2 : 1
		idxRow_1 : 2
		tmp_13 : 1
		StgValue_82 : 2
	State 3
		StgValue_86 : 1
		StgValue_88 : 1
	State 4
		StgValue_99 : 1
		lineBuff_val_0_addr_1 : 1
		lineBuff_val_0_load : 2
		tmp_20_0_1 : 1
		tmp_20_0_2 : 1
		lineBuff_val_0_addr_3 : 2
		lineBuff_val_0_load_2 : 3
		lineBuff_val_1_addr_2 : 2
		lineBuff_val_1_load_2 : 3
		lineBuff_val_1_addr_3 : 2
		lineBuff_val_1_load_3 : 3
		pixConvolved_1 : 1
		pixConvolved_2 : 2
	State 5
		lineBuff_val_0_load_1 : 1
		lineBuff_val_1_load_1 : 1
		val_1_1 : 1
		window_val_1_1 : 2
		lineBuff_val_2_load_1 : 1
		lineBuff_val_2_load_2 : 1
	State 6
		tmp_2 : 1
		window_val_0_0 : 2
		lineBuff_val_2_load_3 : 1
	State 7
		tmp_24_0_1 : 1
		window_val_0_1 : 2
		window_val_2_1 : 1
		tmp1 : 3
	State 8
		tmp_24_0_2 : 1
		window_val_0_2 : 2
		window_val_2_2 : 1
		tmp2 : 3
	State 9
		tmp_24_1 : 1
		window_val_1_0 : 2
		tmp3 : 3
	State 10
		tmp_24_1_2 : 1
		window_val_1_2 : 2
		tmp9 : 3
		empty_11 : 1
	State 11
		tmp_24_2 : 1
		window_val_2_0 : 2
		tmp8 : 3
	State 12
		accumulator_2_2_2_i : 1
		tmp_10_tr : 2
		tmp_5 : 2
		p_neg : 3
		tmp_7 : 4
		tmp_8 : 2
	State 13
		tmp_1 : 1
		tmp_10_cast : 1
		valOutput : 2
		tmp_10 : 3
		tmp_11 : 3
		phitmp1 : 4
		dataOutSideChannel_d_1 : 5
		StgValue_204 : 6
	State 14
	State 15
	State 16
		exitcond : 1
		countWait_2 : 1
		StgValue_212 : 2
		dataOutSideChannel_l : 1
		StgValue_214 : 2
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |         idxCol_fu_582         |    0    |    0    |    39   |
|          |        idxRow_2_fu_588        |    0    |    0    |    39   |
|          |     pixConvolved_3_fu_642     |    0    |    0    |    39   |
|          |    col_assign_1_0_2_fu_653    |    0    |    0    |    39   |
|    add   |         phitmp_fu_769         |    0    |    0    |    24   |
|          |          tmp7_fu_782          |    0    |    0    |    23   |
|          |          tmp4_fu_786          |    0    |    0    |    16   |
|          |   accumulator_2_2_2_i_fu_790  |    0    |    0    |    16   |
|          |       countWait_2_fu_891      |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |     window_val_1_1_fu_693     |    0    |    0    |    41   |
|    mul   |     window_val_0_0_fu_707     |    0    |    0    |    41   |
|          |     window_val_2_1_fu_728     |    0    |    0    |    41   |
|          |     window_val_2_2_fu_749     |    0    |    0    |    41   |
|----------|-------------------------------|---------|---------|---------|
|          |        idxRow_1_fu_594        |    0    |    0    |    32   |
|          |     pixConvolved_1_fu_665     |    0    |    0    |    32   |
|          |        idxCol_1_fu_672        |    0    |    0    |    32   |
|  select  |     pixConvolved_2_fu_678     |    0    |    0    |    32   |
|          |        valOutput_fu_850       |    0    |    0    |    15   |
|          |         phitmp1_fu_869        |    0    |    0    |    8    |
|          | dataOutSideChannel_d_1_fu_877 |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond1_fu_526       |    0    |    0    |    18   |
|          |          icmp_fu_548          |    0    |    0    |    18   |
|          |          icmp3_fu_564         |    0    |    0    |    18   |
|   icmp   |         tmp_12_fu_576         |    0    |    0    |    18   |
|          |         tmp_13_fu_602         |    0    |    0    |    18   |
|          |        exitcond_fu_885        |    0    |    0    |    11   |
|          |  dataOutSideChannel_l_fu_897  |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |          p_neg_fu_808         |    0    |    0    |    23   |
|          |          tmp_1_fu_840         |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_904          |    1    |    0    |    0    |
|          |           grp_fu_911          |    1    |    0    |    0    |
|  muladd  |           grp_fu_919          |    1    |    0    |    0    |
|          |           grp_fu_926          |    1    |    0    |    0    |
|          |           grp_fu_933          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    and   |         or_cond_fu_570        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|   read   |        grp_read_fu_164        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |        grp_write_fu_182       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_532         |    0    |    0    |    0    |
|          |          tmp_6_fu_637         |    0    |    0    |    0    |
|          |       tmp_20_0_1_fu_648       |    0    |    0    |    0    |
|          |       tmp_20_0_2_fu_659       |    0    |    0    |    0    |
|          |         val_1_1_fu_685        |    0    |    0    |    0    |
|          |           val_fu_699          |    0    |    0    |    0    |
|          |         val_0_1_fu_713        |    0    |    0    |    0    |
|   zext   |        val_233_1_fu_721       |    0    |    0    |    0    |
|          |         val_0_2_fu_734        |    0    |    0    |    0    |
|          |        val_233_2_fu_741       |    0    |    0    |    0    |
|          |          val_1_fu_755         |    0    |    0    |    0    |
|          |         val_1_2_fu_762        |    0    |    0    |    0    |
|          |          val_s_fu_775         |    0    |    0    |    0    |
|          |       tmp_6_cast_fu_834       |    0    |    0    |    0    |
|          |       tmp_10_cast_fu_846      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_3_fu_538         |    0    |    0    |    0    |
|partselect|          tmp_4_fu_554         |    0    |    0    |    0    |
|          |          tmp_7_fu_814         |    0    |    0    |    0    |
|          |          tmp_8_fu_824         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      tmp_data_V_1_fu_608      |    0    |    0    |    0    |
|          |       tmp_keep_V_fu_613       |    0    |    0    |    0    |
|          |       tmp_strb_V_fu_617       |    0    |    0    |    0    |
|extractvalue|       tmp_user_V_fu_621       |    0    |    0    |    0    |
|          |       tmp_last_V_fu_625       |    0    |    0    |    0    |
|          |        tmp_id_V_fu_629        |    0    |    0    |    0    |
|          |       tmp_dest_V_fu_633       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       tmp_24_1_1_fu_689       |    0    |    0    |    0    |
|          |          tmp_2_fu_703         |    0    |    0    |    0    |
|          |       tmp_24_0_1_fu_717       |    0    |    0    |    0    |
|          |       tmp_24_2_1_fu_725       |    0    |    0    |    0    |
|          |       tmp_24_0_2_fu_737       |    0    |    0    |    0    |
|   sext   |       tmp_24_2_2_fu_745       |    0    |    0    |    0    |
|          |        tmp_24_1_fu_758        |    0    |    0    |    0    |
|          |       tmp_24_1_2_fu_765       |    0    |    0    |    0    |
|          |        tmp_24_2_fu_778        |    0    |    0    |    0    |
|          |        tmp_10_tr_fu_796       |    0    |    0    |    0    |
|          |          tmp_9_fu_837         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| bitselect|          tmp_5_fu_800         |    0    |    0    |    0    |
|          |         tmp_11_fu_861         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |         tmp_10_fu_857         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |    0    |   729   |
|----------|-------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|lineBuff_val_0|    1   |    0   |    0   |
|lineBuff_val_1|    1   |    0   |    0   |
|lineBuff_val_2|    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    3   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       col_assign_reg_456      |   32   |
|      countWait_1_reg_502      |    8   |
|      countWait_2_reg_1230     |    8   |
|       countWait_reg_490       |   17   |
|dataOutSideChannel_d_1_reg_1222|    8   |
|  dataOutSideChannel_d_reg_443 |    6   |
|  dataOutSideChannel_i_reg_391 |    5   |
|  dataOutSideChannel_k_reg_430 |    1   |
| dataOutSideChannel_l_reg_1235 |    1   |
|  dataOutSideChannel_s_reg_417 |    1   |
|  dataOutSideChannel_u_reg_404 |    2   |
|       exitcond1_reg_985       |    1   |
|       idxCol_1_reg_1107       |   32   |
|        idxCol_reg_1016        |   32   |
|       idxRow_1_reg_1021       |   32   |
|         idxRow_reg_467        |   32   |
|     kernel_addr_1_reg_945     |    4   |
|     kernel_addr_2_reg_950     |    4   |
|     kernel_addr_3_reg_955     |    4   |
|     kernel_addr_4_reg_960     |    4   |
|     kernel_addr_5_reg_965     |    4   |
|     kernel_addr_6_reg_970     |    4   |
|     kernel_addr_7_reg_975     |    4   |
|     kernel_addr_8_reg_980     |    4   |
|      kernel_addr_reg_940      |    4   |
|     kernel_load_7_reg_1102    |    8   |
| lineBuff_val_0_addr_1_reg_1071|    8   |
| lineBuff_val_0_addr_2_reg_1117|    8   |
| lineBuff_val_0_addr_3_reg_1087|    8   |
| lineBuff_val_0_load_2_reg_1122|    8   |
| lineBuff_val_1_addr_1_reg_1127|    8   |
| lineBuff_val_1_addr_2_reg_1092|    8   |
| lineBuff_val_1_addr_3_reg_1097|    8   |
|  lineBuff_val_1_addr_reg_994  |    8   |
| lineBuff_val_1_load_1_reg_1157|    8   |
| lineBuff_val_1_load_3_reg_1137|    8   |
| lineBuff_val_2_addr_1_reg_1142|    8   |
| lineBuff_val_2_addr_2_reg_1147|    8   |
| lineBuff_val_2_addr_3_reg_1167|    8   |
|  lineBuff_val_2_addr_reg_999  |    8   |
| lineBuff_val_2_load_1_reg_1162|    8   |
|        or_cond_reg_1004       |    1   |
|        phitmp_reg_1197        |   17   |
|    pixConvolved_2_reg_1112    |   32   |
|      pixConvolved_reg_478     |   32   |
|            reg_513            |    8   |
|            reg_517            |    8   |
|            reg_522            |    8   |
|         tmp1_reg_1177         |   16   |
|         tmp2_reg_1182         |   16   |
|         tmp3_reg_1187         |   16   |
|         tmp8_reg_1202         |   16   |
|         tmp9_reg_1192         |   16   |
|        tmp_12_reg_1010        |    1   |
|        tmp_13_reg_1026        |    1   |
|      tmp_20_0_1_reg_1076      |   64   |
|      tmp_20_0_2_reg_1082      |   64   |
|         tmp_5_reg_1207        |    1   |
|         tmp_6_reg_1065        |   64   |
|         tmp_7_reg_1212        |   14   |
|         tmp_8_reg_1217        |   13   |
|      tmp_dest_V_reg_1059      |    6   |
|       tmp_id_V_reg_1053       |    5   |
|      tmp_keep_V_reg_1030      |    1   |
|      tmp_last_V_reg_1048      |    1   |
|         tmp_s_reg_989         |   64   |
|      tmp_strb_V_reg_1036      |    1   |
|      tmp_user_V_reg_1042      |    2   |
|    window_val_0_0_reg_1152    |   16   |
|    window_val_1_1_reg_1132    |   16   |
|    window_val_2_1_reg_1172    |   16   |
+-------------------------------+--------+
|             Total             |   918  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_write_fu_182       |  p8  |   3  |   8  |   24   ||    15   |
|       grp_write_fu_182       |  p9  |   2  |   1  |    2   ||    9    |
|       grp_write_fu_182       |  p10 |   2  |   1  |    2   ||    9    |
|       grp_write_fu_182       |  p11 |   2  |   2  |    4   ||    9    |
|       grp_write_fu_182       |  p12 |   3  |   1  |    3   ||    15   |
|       grp_write_fu_182       |  p13 |   2  |   5  |   10   ||    9    |
|       grp_write_fu_182       |  p14 |   2  |   6  |   12   ||    9    |
|       grp_access_fu_286      |  p0  |   4  |   8  |   32   ||    21   |
|       grp_access_fu_286      |  p3  |   4  |   8  |   32   ||    21   |
|       grp_access_fu_297      |  p0  |   4  |   8  |   32   ||    21   |
|       grp_access_fu_297      |  p3  |   4  |   8  |   32   ||    21   |
|       grp_access_fu_302      |  p0  |   9  |   4  |   36   ||    44   |
|       grp_access_fu_312      |  p0  |   3  |   8  |   24   ||    15   |
|       grp_access_fu_312      |  p3  |   4  |   8  |   32   ||    21   |
| dataOutSideChannel_i_reg_391 |  p0  |   2  |   5  |   10   ||    9    |
| dataOutSideChannel_u_reg_404 |  p0  |   2  |   2  |    4   ||    9    |
| dataOutSideChannel_s_reg_417 |  p0  |   2  |   1  |    2   ||    9    |
| dataOutSideChannel_k_reg_430 |  p0  |   2  |   1  |    2   ||    9    |
| dataOutSideChannel_d_reg_443 |  p0  |   2  |   6  |   12   ||    9    |
|     pixConvolved_reg_478     |  p0  |   2  |  32  |   64   ||    9    |
|       countWait_reg_490      |  p0  |   2  |  17  |   34   ||    9    |
|            reg_517           |  p0  |   2  |   8  |   16   ||    9    |
|          grp_fu_904          |  p0  |   2  |   8  |   16   ||    9    |
|          grp_fu_919          |  p1  |   2  |   8  |   16   ||    9    |
|          grp_fu_926          |  p0  |   2  |   8  |   16   ||    9    |
|          grp_fu_933          |  p0  |   2  |   8  |   16   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   485  || 46.8458 ||   347   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |    0   |   729  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   46   |    -   |   347  |
|  Register |    -   |    -   |    -   |   918  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   46   |   918  |  1076  |
+-----------+--------+--------+--------+--------+--------+
