 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: Z1                                  Date: 12-10-2024, 12:28PM
Device Used: XC9572XL-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
5  /72  (  7%) 25  /360  (  7%) 14 /216 (  6%)   4  /72  (  6%) 12 /34  ( 35%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           0/18        0/54        0/90       3/ 9
FB2           5/18       14/54       25/90       5/ 9
FB3           0/18        0/54        0/90       1/ 9
FB4           0/18        0/54        0/90       3/ 7
             -----       -----       -----      -----    
              5/72       14/216      25/360     12/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   10          10    |  I/O              :     9      28
Output        :    1           1    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     1       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     12          12

** Power Data **

There are 5 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'Z1.ise'.
*************************  Summary of Mapped Logic  ************************

** 1 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
Y                   1     2     FB2_2   35   I/O     O       STD  FAST 

** 4 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
state_FSM_FFd3      7     14    FB2_1   STD  RESET
state_FSM_FFd1      5     14    FB2_15  STD  RESET
state_FSM_FFd4      6     14    FB2_17  STD  RESET
state_FSM_FFd2      6     14    FB2_18  STD  RESET

** 11 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
DO<6>               FB1_5   2    I/O     I
DO<7>               FB1_6   3    I/O     I
CLK                 FB1_9   5~   GCK/I/O GCK
DO<1>               FB2_6   37   I/O     I
DO<2>               FB2_9   39   GSR/I/O I
DO_Rdy              FB2_11  40   GTS/I/O I
DO<4>               FB2_15  43   I/O     I
RST                 FB3_16  24   I/O     I
DO<5>               FB4_2   25   I/O     I
DO<3>               FB4_8   27   I/O     I
DO<0>               FB4_17  34   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   1     I/O     
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   2     I/O     I
(unused)              0       0     0   5     FB1_6   3     I/O     I
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   4     I/O     
(unused)              0       0     0   5     FB1_9   5     GCK/I/O GCK
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  6     GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  7     GCK/I/O 
(unused)              0       0     0   5     FB1_15  8     I/O     
(unused)              0       0     0   5     FB1_16        (b)     
(unused)              0       0     0   5     FB1_17  9     I/O     
(unused)              0       0     0   5     FB1_18        (b)     
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               14/40
Number of signals used by logic mapping into function block:  14
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
state_FSM_FFd3        7       3<- /\1   0     FB2_1         (b)     (b)
Y                     1       0   /\3   1     FB2_2   35    I/O     O
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     
(unused)              0       0     0   5     FB2_6   37    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     
(unused)              0       0     0   5     FB2_9   39    GSR/I/O I
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O I
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O 
state_FSM_FFd1        5       0     0   0     FB2_15  43    I/O     I
(unused)              0       0   \/1   4     FB2_16        (b)     (b)
state_FSM_FFd4        6       1<-   0   0     FB2_17  44    I/O     (b)
state_FSM_FFd2        6       1<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: DO<0>              6: DO<5>             11: state_FSM_FFd1 
  2: DO<1>              7: DO<6>             12: state_FSM_FFd2 
  3: DO<2>              8: DO<7>             13: state_FSM_FFd3 
  4: DO<3>              9: DO_Rdy            14: state_FSM_FFd4 
  5: DO<4>             10: RST              

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
state_FSM_FFd3       XXXXXXXXXXXXXX.......................... 14
Y                    ..........XX............................ 2
state_FSM_FFd1       XXXXXXXXXXXXXX.......................... 14
state_FSM_FFd4       XXXXXXXXXXXXXX.......................... 14
state_FSM_FFd2       XXXXXXXXXXXXXX.......................... 14
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   11    I/O     
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   13    I/O     
(unused)              0       0     0   5     FB3_9   14    I/O     
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  18    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  19    I/O     
(unused)              0       0     0   5     FB3_15  20    I/O     
(unused)              0       0     0   5     FB3_16  24    I/O     I
(unused)              0       0     0   5     FB3_17  22    I/O     
(unused)              0       0     0   5     FB3_18        (b)     
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     I
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     I
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  34    I/O     I
(unused)              0       0     0   5     FB4_18        (b)     
*******************************  Equations  ********************************

********** Mapped Logic **********




Y <= (state_FSM_FFd1 AND state_FSM_FFd2);

FDCPE_state_FSM_FFd1: FDCPE port map (state_FSM_FFd1,state_FSM_FFd1_D,CLK,'0','0');
state_FSM_FFd1_D <= ((NOT DO_Rdy AND NOT RST AND state_FSM_FFd1)
	OR (NOT DO(1) AND DO(2) AND NOT DO(7) AND NOT DO(5) AND NOT DO(4) AND DO(6) AND 
	NOT DO(3) AND NOT DO(0) AND NOT RST AND state_FSM_FFd4 AND state_FSM_FFd1)
	OR (NOT DO(1) AND NOT DO(2) AND DO(7) AND DO(5) AND DO(4) AND DO(6) AND 
	NOT DO(3) AND NOT DO(0) AND NOT RST AND state_FSM_FFd3 AND NOT state_FSM_FFd4 AND 
	state_FSM_FFd1)
	OR (DO(1) AND NOT DO(2) AND NOT DO(7) AND NOT DO(5) AND NOT DO(4) AND DO(6) AND 
	NOT DO(3) AND NOT DO(0) AND NOT RST AND NOT state_FSM_FFd3 AND NOT state_FSM_FFd4 AND 
	state_FSM_FFd1 AND NOT state_FSM_FFd2)
	OR (NOT DO(1) AND NOT DO(2) AND DO(7) AND DO(5) AND DO(4) AND DO(6) AND 
	DO_Rdy AND NOT DO(3) AND NOT DO(0) AND NOT RST AND state_FSM_FFd3 AND 
	state_FSM_FFd4 AND state_FSM_FFd2));

FDCPE_state_FSM_FFd2: FDCPE port map (state_FSM_FFd2,state_FSM_FFd2_D,CLK,'0','0');
state_FSM_FFd2_D <= ((DO(1) AND NOT DO(2) AND NOT DO(7) AND NOT DO(5) AND NOT DO(4) AND DO(6) AND 
	DO_Rdy AND NOT DO(3) AND NOT DO(0) AND NOT RST AND state_FSM_FFd3 AND 
	state_FSM_FFd4 AND NOT state_FSM_FFd1 AND NOT state_FSM_FFd2)
	OR (NOT DO_Rdy AND NOT RST AND state_FSM_FFd2)
	OR (DO(1) AND NOT DO(2) AND NOT DO(7) AND NOT DO(5) AND NOT DO(4) AND DO(6) AND 
	NOT DO(3) AND NOT DO(0) AND NOT RST AND state_FSM_FFd3 AND NOT state_FSM_FFd4 AND 
	state_FSM_FFd2)
	OR (DO(1) AND NOT DO(2) AND NOT DO(7) AND NOT DO(5) AND NOT DO(4) AND DO(6) AND 
	NOT DO(3) AND NOT DO(0) AND NOT RST AND NOT state_FSM_FFd3 AND state_FSM_FFd4 AND 
	state_FSM_FFd2)
	OR (NOT DO(1) AND DO(2) AND NOT DO(7) AND NOT DO(5) AND NOT DO(4) AND DO(6) AND 
	DO_Rdy AND NOT DO(3) AND NOT DO(0) AND NOT RST AND state_FSM_FFd3 AND 
	state_FSM_FFd4 AND state_FSM_FFd1)
	OR (NOT DO(1) AND NOT DO(2) AND DO(7) AND DO(5) AND DO(4) AND DO(6) AND 
	NOT DO(3) AND NOT DO(0) AND NOT RST AND NOT state_FSM_FFd3 AND NOT state_FSM_FFd4 AND 
	NOT state_FSM_FFd1 AND state_FSM_FFd2));

FDCPE_state_FSM_FFd3: FDCPE port map (state_FSM_FFd3,state_FSM_FFd3_D,CLK,'0','0');
state_FSM_FFd3_D <= ((DO(1) AND NOT DO(2) AND NOT DO(7) AND DO(5) AND DO(4) AND NOT DO(6) AND 
	NOT DO(3) AND NOT DO(0) AND NOT RST AND state_FSM_FFd3 AND NOT state_FSM_FFd4 AND 
	NOT state_FSM_FFd1 AND NOT state_FSM_FFd2)
	OR (DO(1) AND NOT DO(2) AND NOT DO(7) AND NOT DO(5) AND NOT DO(4) AND DO(6) AND 
	DO_Rdy AND NOT DO(3) AND NOT DO(0) AND NOT RST AND NOT state_FSM_FFd3 AND 
	state_FSM_FFd4 AND state_FSM_FFd2)
	OR (NOT DO(1) AND NOT DO(2) AND DO(7) AND DO(5) AND DO(4) AND DO(6) AND 
	DO_Rdy AND NOT DO(3) AND NOT DO(0) AND NOT RST AND NOT state_FSM_FFd3 AND 
	state_FSM_FFd4 AND NOT state_FSM_FFd1 AND NOT state_FSM_FFd2)
	OR (NOT DO_Rdy AND NOT RST AND state_FSM_FFd3)
	OR (DO(1) AND NOT DO(2) AND NOT DO(7) AND NOT DO(5) AND NOT DO(4) AND DO(6) AND 
	NOT DO(3) AND NOT DO(0) AND NOT RST AND state_FSM_FFd3 AND NOT state_FSM_FFd4 AND 
	state_FSM_FFd2)
	OR (NOT DO(1) AND NOT DO(2) AND DO(7) AND DO(5) AND DO(4) AND DO(6) AND 
	NOT DO(3) AND NOT DO(0) AND NOT RST AND state_FSM_FFd3 AND NOT state_FSM_FFd4 AND 
	state_FSM_FFd1)
	OR (NOT DO(1) AND DO(2) AND NOT DO(7) AND NOT DO(5) AND NOT DO(4) AND DO(6) AND 
	DO_Rdy AND NOT DO(3) AND NOT DO(0) AND NOT RST AND NOT state_FSM_FFd3 AND 
	state_FSM_FFd4 AND state_FSM_FFd1));

FDCPE_state_FSM_FFd4: FDCPE port map (state_FSM_FFd4,state_FSM_FFd4_D,CLK,'0','0');
state_FSM_FFd4_D <= ((NOT DO(1) AND NOT DO(2) AND DO(7) AND DO(5) AND DO(4) AND DO(6) AND 
	DO_Rdy AND NOT DO(3) AND NOT DO(0) AND NOT RST AND NOT state_FSM_FFd3 AND 
	NOT state_FSM_FFd4 AND NOT state_FSM_FFd1 AND state_FSM_FFd2)
	OR (NOT DO_Rdy AND NOT RST AND state_FSM_FFd4)
	OR (DO(1) AND NOT DO(2) AND NOT DO(7) AND DO(5) AND DO(4) AND NOT DO(6) AND 
	DO_Rdy AND NOT DO(3) AND NOT DO(0) AND NOT RST)
	OR (DO(1) AND NOT DO(2) AND NOT DO(7) AND NOT DO(5) AND NOT DO(4) AND DO(6) AND 
	DO_Rdy AND NOT DO(3) AND NOT DO(0) AND NOT RST AND state_FSM_FFd3 AND 
	NOT state_FSM_FFd4 AND state_FSM_FFd2)
	OR (NOT DO(1) AND NOT DO(2) AND DO(7) AND DO(5) AND DO(4) AND DO(6) AND 
	DO_Rdy AND NOT DO(3) AND NOT DO(0) AND NOT RST AND state_FSM_FFd3 AND 
	NOT state_FSM_FFd4 AND state_FSM_FFd1)
	OR (DO(1) AND NOT DO(2) AND NOT DO(7) AND NOT DO(5) AND NOT DO(4) AND DO(6) AND 
	DO_Rdy AND NOT DO(3) AND NOT DO(0) AND NOT RST AND NOT state_FSM_FFd3 AND 
	NOT state_FSM_FFd4 AND state_FSM_FFd1 AND NOT state_FSM_FFd2));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11       XC9572XL-10-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 GND                           
  2 DO<6>                            24 RST                           
  3 DO<7>                            25 DO<5>                         
  4 KPR                              26 KPR                           
  5 CLK                              27 DO<3>                         
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 KPR                           
 12 KPR                              34 DO<0>                         
 13 KPR                              35 Y                             
 14 KPR                              36 KPR                           
 15 TDI                              37 DO<1>                         
 16 TMS                              38 KPR                           
 17 TCK                              39 DO<2>                         
 18 KPR                              40 DO_Rdy                        
 19 KPR                              41 VCC                           
 20 KPR                              42 KPR                           
 21 VCC                              43 DO<4>                         
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
