
self_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f28  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080090bc  080090bc  000190bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009144  08009144  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  08009144  08009144  00019144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800914c  0800914c  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800914c  0800914c  0001914c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009150  08009150  00019150  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08009154  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000198c  200001f4  08009348  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001b80  08009348  00021b80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bf31  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003774  00000000  00000000  0003c155  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001358  00000000  00000000  0003f8d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011b0  00000000  00000000  00040c28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002604e  00000000  00000000  00041dd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001239d  00000000  00000000  00067e26  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d8b5f  00000000  00000000  0007a1c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00152d22  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050a0  00000000  00000000  00152da0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	200001f4 	.word	0x200001f4
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080090a4 	.word	0x080090a4

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	200001f8 	.word	0x200001f8
 80001d0:	080090a4 	.word	0x080090a4

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b972 	b.w	80004d0 <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9e08      	ldr	r6, [sp, #32]
 800020a:	4604      	mov	r4, r0
 800020c:	4688      	mov	r8, r1
 800020e:	2b00      	cmp	r3, #0
 8000210:	d14b      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000212:	428a      	cmp	r2, r1
 8000214:	4615      	mov	r5, r2
 8000216:	d967      	bls.n	80002e8 <__udivmoddi4+0xe4>
 8000218:	fab2 f282 	clz	r2, r2
 800021c:	b14a      	cbz	r2, 8000232 <__udivmoddi4+0x2e>
 800021e:	f1c2 0720 	rsb	r7, r2, #32
 8000222:	fa01 f302 	lsl.w	r3, r1, r2
 8000226:	fa20 f707 	lsr.w	r7, r0, r7
 800022a:	4095      	lsls	r5, r2
 800022c:	ea47 0803 	orr.w	r8, r7, r3
 8000230:	4094      	lsls	r4, r2
 8000232:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000236:	0c23      	lsrs	r3, r4, #16
 8000238:	fbb8 f7fe 	udiv	r7, r8, lr
 800023c:	fa1f fc85 	uxth.w	ip, r5
 8000240:	fb0e 8817 	mls	r8, lr, r7, r8
 8000244:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000248:	fb07 f10c 	mul.w	r1, r7, ip
 800024c:	4299      	cmp	r1, r3
 800024e:	d909      	bls.n	8000264 <__udivmoddi4+0x60>
 8000250:	18eb      	adds	r3, r5, r3
 8000252:	f107 30ff 	add.w	r0, r7, #4294967295
 8000256:	f080 811b 	bcs.w	8000490 <__udivmoddi4+0x28c>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 8118 	bls.w	8000490 <__udivmoddi4+0x28c>
 8000260:	3f02      	subs	r7, #2
 8000262:	442b      	add	r3, r5
 8000264:	1a5b      	subs	r3, r3, r1
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb3 f0fe 	udiv	r0, r3, lr
 800026c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000274:	fb00 fc0c 	mul.w	ip, r0, ip
 8000278:	45a4      	cmp	ip, r4
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x8c>
 800027c:	192c      	adds	r4, r5, r4
 800027e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000282:	f080 8107 	bcs.w	8000494 <__udivmoddi4+0x290>
 8000286:	45a4      	cmp	ip, r4
 8000288:	f240 8104 	bls.w	8000494 <__udivmoddi4+0x290>
 800028c:	3802      	subs	r0, #2
 800028e:	442c      	add	r4, r5
 8000290:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000294:	eba4 040c 	sub.w	r4, r4, ip
 8000298:	2700      	movs	r7, #0
 800029a:	b11e      	cbz	r6, 80002a4 <__udivmoddi4+0xa0>
 800029c:	40d4      	lsrs	r4, r2
 800029e:	2300      	movs	r3, #0
 80002a0:	e9c6 4300 	strd	r4, r3, [r6]
 80002a4:	4639      	mov	r1, r7
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xbe>
 80002ae:	2e00      	cmp	r6, #0
 80002b0:	f000 80eb 	beq.w	800048a <__udivmoddi4+0x286>
 80002b4:	2700      	movs	r7, #0
 80002b6:	e9c6 0100 	strd	r0, r1, [r6]
 80002ba:	4638      	mov	r0, r7
 80002bc:	4639      	mov	r1, r7
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f783 	clz	r7, r3
 80002c6:	2f00      	cmp	r7, #0
 80002c8:	d147      	bne.n	800035a <__udivmoddi4+0x156>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd0>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80fa 	bhi.w	80004c8 <__udivmoddi4+0x2c4>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	4698      	mov	r8, r3
 80002de:	2e00      	cmp	r6, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa0>
 80002e2:	e9c6 4800 	strd	r4, r8, [r6]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa0>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xe8>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 808f 	bne.w	8000414 <__udivmoddi4+0x210>
 80002f6:	1b49      	subs	r1, r1, r5
 80002f8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002fc:	fa1f f885 	uxth.w	r8, r5
 8000300:	2701      	movs	r7, #1
 8000302:	fbb1 fcfe 	udiv	ip, r1, lr
 8000306:	0c23      	lsrs	r3, r4, #16
 8000308:	fb0e 111c 	mls	r1, lr, ip, r1
 800030c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000310:	fb08 f10c 	mul.w	r1, r8, ip
 8000314:	4299      	cmp	r1, r3
 8000316:	d907      	bls.n	8000328 <__udivmoddi4+0x124>
 8000318:	18eb      	adds	r3, r5, r3
 800031a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800031e:	d202      	bcs.n	8000326 <__udivmoddi4+0x122>
 8000320:	4299      	cmp	r1, r3
 8000322:	f200 80cd 	bhi.w	80004c0 <__udivmoddi4+0x2bc>
 8000326:	4684      	mov	ip, r0
 8000328:	1a59      	subs	r1, r3, r1
 800032a:	b2a3      	uxth	r3, r4
 800032c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000330:	fb0e 1410 	mls	r4, lr, r0, r1
 8000334:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000338:	fb08 f800 	mul.w	r8, r8, r0
 800033c:	45a0      	cmp	r8, r4
 800033e:	d907      	bls.n	8000350 <__udivmoddi4+0x14c>
 8000340:	192c      	adds	r4, r5, r4
 8000342:	f100 33ff 	add.w	r3, r0, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x14a>
 8000348:	45a0      	cmp	r8, r4
 800034a:	f200 80b6 	bhi.w	80004ba <__udivmoddi4+0x2b6>
 800034e:	4618      	mov	r0, r3
 8000350:	eba4 0408 	sub.w	r4, r4, r8
 8000354:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000358:	e79f      	b.n	800029a <__udivmoddi4+0x96>
 800035a:	f1c7 0c20 	rsb	ip, r7, #32
 800035e:	40bb      	lsls	r3, r7
 8000360:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000364:	ea4e 0e03 	orr.w	lr, lr, r3
 8000368:	fa01 f407 	lsl.w	r4, r1, r7
 800036c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000370:	fa21 f30c 	lsr.w	r3, r1, ip
 8000374:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000378:	4325      	orrs	r5, r4
 800037a:	fbb3 f9f8 	udiv	r9, r3, r8
 800037e:	0c2c      	lsrs	r4, r5, #16
 8000380:	fb08 3319 	mls	r3, r8, r9, r3
 8000384:	fa1f fa8e 	uxth.w	sl, lr
 8000388:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 800038c:	fb09 f40a 	mul.w	r4, r9, sl
 8000390:	429c      	cmp	r4, r3
 8000392:	fa02 f207 	lsl.w	r2, r2, r7
 8000396:	fa00 f107 	lsl.w	r1, r0, r7
 800039a:	d90b      	bls.n	80003b4 <__udivmoddi4+0x1b0>
 800039c:	eb1e 0303 	adds.w	r3, lr, r3
 80003a0:	f109 30ff 	add.w	r0, r9, #4294967295
 80003a4:	f080 8087 	bcs.w	80004b6 <__udivmoddi4+0x2b2>
 80003a8:	429c      	cmp	r4, r3
 80003aa:	f240 8084 	bls.w	80004b6 <__udivmoddi4+0x2b2>
 80003ae:	f1a9 0902 	sub.w	r9, r9, #2
 80003b2:	4473      	add	r3, lr
 80003b4:	1b1b      	subs	r3, r3, r4
 80003b6:	b2ad      	uxth	r5, r5
 80003b8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003bc:	fb08 3310 	mls	r3, r8, r0, r3
 80003c0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003c4:	fb00 fa0a 	mul.w	sl, r0, sl
 80003c8:	45a2      	cmp	sl, r4
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1da>
 80003cc:	eb1e 0404 	adds.w	r4, lr, r4
 80003d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d4:	d26b      	bcs.n	80004ae <__udivmoddi4+0x2aa>
 80003d6:	45a2      	cmp	sl, r4
 80003d8:	d969      	bls.n	80004ae <__udivmoddi4+0x2aa>
 80003da:	3802      	subs	r0, #2
 80003dc:	4474      	add	r4, lr
 80003de:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003e2:	fba0 8902 	umull	r8, r9, r0, r2
 80003e6:	eba4 040a 	sub.w	r4, r4, sl
 80003ea:	454c      	cmp	r4, r9
 80003ec:	46c2      	mov	sl, r8
 80003ee:	464b      	mov	r3, r9
 80003f0:	d354      	bcc.n	800049c <__udivmoddi4+0x298>
 80003f2:	d051      	beq.n	8000498 <__udivmoddi4+0x294>
 80003f4:	2e00      	cmp	r6, #0
 80003f6:	d069      	beq.n	80004cc <__udivmoddi4+0x2c8>
 80003f8:	ebb1 050a 	subs.w	r5, r1, sl
 80003fc:	eb64 0403 	sbc.w	r4, r4, r3
 8000400:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000404:	40fd      	lsrs	r5, r7
 8000406:	40fc      	lsrs	r4, r7
 8000408:	ea4c 0505 	orr.w	r5, ip, r5
 800040c:	e9c6 5400 	strd	r5, r4, [r6]
 8000410:	2700      	movs	r7, #0
 8000412:	e747      	b.n	80002a4 <__udivmoddi4+0xa0>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f703 	lsr.w	r7, r0, r3
 800041c:	4095      	lsls	r5, r2
 800041e:	fa01 f002 	lsl.w	r0, r1, r2
 8000422:	fa21 f303 	lsr.w	r3, r1, r3
 8000426:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800042a:	4338      	orrs	r0, r7
 800042c:	0c01      	lsrs	r1, r0, #16
 800042e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000432:	fa1f f885 	uxth.w	r8, r5
 8000436:	fb0e 3317 	mls	r3, lr, r7, r3
 800043a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800043e:	fb07 f308 	mul.w	r3, r7, r8
 8000442:	428b      	cmp	r3, r1
 8000444:	fa04 f402 	lsl.w	r4, r4, r2
 8000448:	d907      	bls.n	800045a <__udivmoddi4+0x256>
 800044a:	1869      	adds	r1, r5, r1
 800044c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000450:	d22f      	bcs.n	80004b2 <__udivmoddi4+0x2ae>
 8000452:	428b      	cmp	r3, r1
 8000454:	d92d      	bls.n	80004b2 <__udivmoddi4+0x2ae>
 8000456:	3f02      	subs	r7, #2
 8000458:	4429      	add	r1, r5
 800045a:	1acb      	subs	r3, r1, r3
 800045c:	b281      	uxth	r1, r0
 800045e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000462:	fb0e 3310 	mls	r3, lr, r0, r3
 8000466:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046a:	fb00 f308 	mul.w	r3, r0, r8
 800046e:	428b      	cmp	r3, r1
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x27e>
 8000472:	1869      	adds	r1, r5, r1
 8000474:	f100 3cff 	add.w	ip, r0, #4294967295
 8000478:	d217      	bcs.n	80004aa <__udivmoddi4+0x2a6>
 800047a:	428b      	cmp	r3, r1
 800047c:	d915      	bls.n	80004aa <__udivmoddi4+0x2a6>
 800047e:	3802      	subs	r0, #2
 8000480:	4429      	add	r1, r5
 8000482:	1ac9      	subs	r1, r1, r3
 8000484:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000488:	e73b      	b.n	8000302 <__udivmoddi4+0xfe>
 800048a:	4637      	mov	r7, r6
 800048c:	4630      	mov	r0, r6
 800048e:	e709      	b.n	80002a4 <__udivmoddi4+0xa0>
 8000490:	4607      	mov	r7, r0
 8000492:	e6e7      	b.n	8000264 <__udivmoddi4+0x60>
 8000494:	4618      	mov	r0, r3
 8000496:	e6fb      	b.n	8000290 <__udivmoddi4+0x8c>
 8000498:	4541      	cmp	r1, r8
 800049a:	d2ab      	bcs.n	80003f4 <__udivmoddi4+0x1f0>
 800049c:	ebb8 0a02 	subs.w	sl, r8, r2
 80004a0:	eb69 020e 	sbc.w	r2, r9, lr
 80004a4:	3801      	subs	r0, #1
 80004a6:	4613      	mov	r3, r2
 80004a8:	e7a4      	b.n	80003f4 <__udivmoddi4+0x1f0>
 80004aa:	4660      	mov	r0, ip
 80004ac:	e7e9      	b.n	8000482 <__udivmoddi4+0x27e>
 80004ae:	4618      	mov	r0, r3
 80004b0:	e795      	b.n	80003de <__udivmoddi4+0x1da>
 80004b2:	4667      	mov	r7, ip
 80004b4:	e7d1      	b.n	800045a <__udivmoddi4+0x256>
 80004b6:	4681      	mov	r9, r0
 80004b8:	e77c      	b.n	80003b4 <__udivmoddi4+0x1b0>
 80004ba:	3802      	subs	r0, #2
 80004bc:	442c      	add	r4, r5
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0x14c>
 80004c0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c4:	442b      	add	r3, r5
 80004c6:	e72f      	b.n	8000328 <__udivmoddi4+0x124>
 80004c8:	4638      	mov	r0, r7
 80004ca:	e708      	b.n	80002de <__udivmoddi4+0xda>
 80004cc:	4637      	mov	r7, r6
 80004ce:	e6e9      	b.n	80002a4 <__udivmoddi4+0xa0>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d8:	f000 fc87 	bl	8000dea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004dc:	f000 f814 	bl	8000508 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004e0:	f000 f980 	bl	80007e4 <MX_GPIO_Init>
  MX_SPI3_Init();
 80004e4:	f000 f910 	bl	8000708 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80004e8:	f000 f94c 	bl	8000784 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 80004ec:	f007 ff60 	bl	80083b0 <MX_USB_DEVICE_Init>
  MX_QUADSPI_Init();
 80004f0:	f000 f8a0 	bl	8000634 <MX_QUADSPI_Init>
  MX_SPI2_Init();
 80004f4:	f000 f8ca 	bl	800068c <MX_SPI2_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  report(query());
 80004f8:	f000 fa1e 	bl	8000938 <query>
 80004fc:	4603      	mov	r3, r0
 80004fe:	4618      	mov	r0, r3
 8000500:	f000 fa22 	bl	8000948 <report>
 8000504:	e7f8      	b.n	80004f8 <main+0x24>
	...

08000508 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b0b0      	sub	sp, #192	; 0xc0
 800050c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800050e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000512:	2244      	movs	r2, #68	; 0x44
 8000514:	2100      	movs	r1, #0
 8000516:	4618      	mov	r0, r3
 8000518:	f008 fd02 	bl	8008f20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800051c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000520:	2200      	movs	r2, #0
 8000522:	601a      	str	r2, [r3, #0]
 8000524:	605a      	str	r2, [r3, #4]
 8000526:	609a      	str	r2, [r3, #8]
 8000528:	60da      	str	r2, [r3, #12]
 800052a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800052c:	463b      	mov	r3, r7
 800052e:	2268      	movs	r2, #104	; 0x68
 8000530:	2100      	movs	r1, #0
 8000532:	4618      	mov	r0, r3
 8000534:	f008 fcf4 	bl	8008f20 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000538:	f002 fb06 	bl	8002b48 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800053c:	4b3c      	ldr	r3, [pc, #240]	; (8000630 <SystemClock_Config+0x128>)
 800053e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000542:	4a3b      	ldr	r2, [pc, #236]	; (8000630 <SystemClock_Config+0x128>)
 8000544:	f023 0318 	bic.w	r3, r3, #24
 8000548:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800054c:	2314      	movs	r3, #20
 800054e:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000550:	2301      	movs	r3, #1
 8000552:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000556:	2301      	movs	r3, #1
 8000558:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800055c:	2300      	movs	r3, #0
 800055e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000562:	2360      	movs	r3, #96	; 0x60
 8000564:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000568:	2302      	movs	r3, #2
 800056a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800056e:	2301      	movs	r3, #1
 8000570:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000574:	2301      	movs	r3, #1
 8000576:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLN = 40;
 800057a:	2328      	movs	r3, #40	; 0x28
 800057c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000580:	2307      	movs	r3, #7
 8000582:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000586:	2302      	movs	r3, #2
 8000588:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800058c:	2302      	movs	r3, #2
 800058e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000592:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000596:	4618      	mov	r0, r3
 8000598:	f002 fc1c 	bl	8002dd4 <HAL_RCC_OscConfig>
 800059c:	4603      	mov	r3, r0
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d001      	beq.n	80005a6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80005a2:	f000 f9dc 	bl	800095e <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005a6:	230f      	movs	r3, #15
 80005a8:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005aa:	2303      	movs	r3, #3
 80005ac:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ae:	2300      	movs	r3, #0
 80005b0:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005b2:	2300      	movs	r3, #0
 80005b4:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005b6:	2300      	movs	r3, #0
 80005b8:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80005ba:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80005be:	2104      	movs	r1, #4
 80005c0:	4618      	mov	r0, r3
 80005c2:	f003 f827 	bl	8003614 <HAL_RCC_ClockConfig>
 80005c6:	4603      	mov	r3, r0
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d001      	beq.n	80005d0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80005cc:	f000 f9c7 	bl	800095e <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USB;
 80005d0:	f242 0301 	movw	r3, #8193	; 0x2001
 80005d4:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80005d6:	2300      	movs	r3, #0
 80005d8:	623b      	str	r3, [r7, #32]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80005da:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80005de:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80005e0:	2301      	movs	r3, #1
 80005e2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80005e4:	2301      	movs	r3, #1
 80005e6:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80005e8:	2318      	movs	r3, #24
 80005ea:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80005ec:	2307      	movs	r3, #7
 80005ee:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80005f0:	2302      	movs	r3, #2
 80005f2:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80005f4:	2302      	movs	r3, #2
 80005f6:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80005f8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80005fc:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005fe:	463b      	mov	r3, r7
 8000600:	4618      	mov	r0, r3
 8000602:	f003 fa0b 	bl	8003a1c <HAL_RCCEx_PeriphCLKConfig>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <SystemClock_Config+0x108>
  {
    Error_Handler();
 800060c:	f000 f9a7 	bl	800095e <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000610:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000614:	f002 fab6 	bl	8002b84 <HAL_PWREx_ControlVoltageScaling>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <SystemClock_Config+0x11a>
  {
    Error_Handler();
 800061e:	f000 f99e 	bl	800095e <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000622:	f003 fc65 	bl	8003ef0 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000626:	bf00      	nop
 8000628:	37c0      	adds	r7, #192	; 0xc0
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	40021000 	.word	0x40021000

08000634 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000638:	4b12      	ldr	r3, [pc, #72]	; (8000684 <MX_QUADSPI_Init+0x50>)
 800063a:	4a13      	ldr	r2, [pc, #76]	; (8000688 <MX_QUADSPI_Init+0x54>)
 800063c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 800063e:	4b11      	ldr	r3, [pc, #68]	; (8000684 <MX_QUADSPI_Init+0x50>)
 8000640:	22ff      	movs	r2, #255	; 0xff
 8000642:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8000644:	4b0f      	ldr	r3, [pc, #60]	; (8000684 <MX_QUADSPI_Init+0x50>)
 8000646:	2201      	movs	r2, #1
 8000648:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800064a:	4b0e      	ldr	r3, [pc, #56]	; (8000684 <MX_QUADSPI_Init+0x50>)
 800064c:	2200      	movs	r2, #0
 800064e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8000650:	4b0c      	ldr	r3, [pc, #48]	; (8000684 <MX_QUADSPI_Init+0x50>)
 8000652:	2201      	movs	r2, #1
 8000654:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000656:	4b0b      	ldr	r3, [pc, #44]	; (8000684 <MX_QUADSPI_Init+0x50>)
 8000658:	2200      	movs	r2, #0
 800065a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800065c:	4b09      	ldr	r3, [pc, #36]	; (8000684 <MX_QUADSPI_Init+0x50>)
 800065e:	2200      	movs	r2, #0
 8000660:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000662:	4b08      	ldr	r3, [pc, #32]	; (8000684 <MX_QUADSPI_Init+0x50>)
 8000664:	2200      	movs	r2, #0
 8000666:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000668:	4b06      	ldr	r3, [pc, #24]	; (8000684 <MX_QUADSPI_Init+0x50>)
 800066a:	2200      	movs	r2, #0
 800066c:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800066e:	4805      	ldr	r0, [pc, #20]	; (8000684 <MX_QUADSPI_Init+0x50>)
 8000670:	f002 faee 	bl	8002c50 <HAL_QSPI_Init>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 800067a:	f000 f970 	bl	800095e <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 800067e:	bf00      	nop
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	20000368 	.word	0x20000368
 8000688:	a0001000 	.word	0xa0001000

0800068c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000690:	4b1b      	ldr	r3, [pc, #108]	; (8000700 <MX_SPI2_Init+0x74>)
 8000692:	4a1c      	ldr	r2, [pc, #112]	; (8000704 <MX_SPI2_Init+0x78>)
 8000694:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000696:	4b1a      	ldr	r3, [pc, #104]	; (8000700 <MX_SPI2_Init+0x74>)
 8000698:	f44f 7282 	mov.w	r2, #260	; 0x104
 800069c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800069e:	4b18      	ldr	r3, [pc, #96]	; (8000700 <MX_SPI2_Init+0x74>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80006a4:	4b16      	ldr	r3, [pc, #88]	; (8000700 <MX_SPI2_Init+0x74>)
 80006a6:	f44f 7240 	mov.w	r2, #768	; 0x300
 80006aa:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006ac:	4b14      	ldr	r3, [pc, #80]	; (8000700 <MX_SPI2_Init+0x74>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006b2:	4b13      	ldr	r3, [pc, #76]	; (8000700 <MX_SPI2_Init+0x74>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80006b8:	4b11      	ldr	r3, [pc, #68]	; (8000700 <MX_SPI2_Init+0x74>)
 80006ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006be:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006c0:	4b0f      	ldr	r3, [pc, #60]	; (8000700 <MX_SPI2_Init+0x74>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006c6:	4b0e      	ldr	r3, [pc, #56]	; (8000700 <MX_SPI2_Init+0x74>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80006cc:	4b0c      	ldr	r3, [pc, #48]	; (8000700 <MX_SPI2_Init+0x74>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006d2:	4b0b      	ldr	r3, [pc, #44]	; (8000700 <MX_SPI2_Init+0x74>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80006d8:	4b09      	ldr	r3, [pc, #36]	; (8000700 <MX_SPI2_Init+0x74>)
 80006da:	2207      	movs	r2, #7
 80006dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80006de:	4b08      	ldr	r3, [pc, #32]	; (8000700 <MX_SPI2_Init+0x74>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80006e4:	4b06      	ldr	r3, [pc, #24]	; (8000700 <MX_SPI2_Init+0x74>)
 80006e6:	2208      	movs	r2, #8
 80006e8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80006ea:	4805      	ldr	r0, [pc, #20]	; (8000700 <MX_SPI2_Init+0x74>)
 80006ec:	f003 fd00 	bl	80040f0 <HAL_SPI_Init>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80006f6:	f000 f932 	bl	800095e <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80006fa:	bf00      	nop
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	20000220 	.word	0x20000220
 8000704:	40003800 	.word	0x40003800

08000708 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800070c:	4b1b      	ldr	r3, [pc, #108]	; (800077c <MX_SPI3_Init+0x74>)
 800070e:	4a1c      	ldr	r2, [pc, #112]	; (8000780 <MX_SPI3_Init+0x78>)
 8000710:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000712:	4b1a      	ldr	r3, [pc, #104]	; (800077c <MX_SPI3_Init+0x74>)
 8000714:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000718:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800071a:	4b18      	ldr	r3, [pc, #96]	; (800077c <MX_SPI3_Init+0x74>)
 800071c:	2200      	movs	r2, #0
 800071e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000720:	4b16      	ldr	r3, [pc, #88]	; (800077c <MX_SPI3_Init+0x74>)
 8000722:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000726:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000728:	4b14      	ldr	r3, [pc, #80]	; (800077c <MX_SPI3_Init+0x74>)
 800072a:	2200      	movs	r2, #0
 800072c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800072e:	4b13      	ldr	r3, [pc, #76]	; (800077c <MX_SPI3_Init+0x74>)
 8000730:	2200      	movs	r2, #0
 8000732:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000734:	4b11      	ldr	r3, [pc, #68]	; (800077c <MX_SPI3_Init+0x74>)
 8000736:	f44f 7200 	mov.w	r2, #512	; 0x200
 800073a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800073c:	4b0f      	ldr	r3, [pc, #60]	; (800077c <MX_SPI3_Init+0x74>)
 800073e:	2200      	movs	r2, #0
 8000740:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000742:	4b0e      	ldr	r3, [pc, #56]	; (800077c <MX_SPI3_Init+0x74>)
 8000744:	2200      	movs	r2, #0
 8000746:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000748:	4b0c      	ldr	r3, [pc, #48]	; (800077c <MX_SPI3_Init+0x74>)
 800074a:	2200      	movs	r2, #0
 800074c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800074e:	4b0b      	ldr	r3, [pc, #44]	; (800077c <MX_SPI3_Init+0x74>)
 8000750:	2200      	movs	r2, #0
 8000752:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000754:	4b09      	ldr	r3, [pc, #36]	; (800077c <MX_SPI3_Init+0x74>)
 8000756:	2207      	movs	r2, #7
 8000758:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800075a:	4b08      	ldr	r3, [pc, #32]	; (800077c <MX_SPI3_Init+0x74>)
 800075c:	2200      	movs	r2, #0
 800075e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000760:	4b06      	ldr	r3, [pc, #24]	; (800077c <MX_SPI3_Init+0x74>)
 8000762:	2208      	movs	r2, #8
 8000764:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000766:	4805      	ldr	r0, [pc, #20]	; (800077c <MX_SPI3_Init+0x74>)
 8000768:	f003 fcc2 	bl	80040f0 <HAL_SPI_Init>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000772:	f000 f8f4 	bl	800095e <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000776:	bf00      	nop
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	20000284 	.word	0x20000284
 8000780:	40003c00 	.word	0x40003c00

08000784 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000788:	4b14      	ldr	r3, [pc, #80]	; (80007dc <MX_USART1_UART_Init+0x58>)
 800078a:	4a15      	ldr	r2, [pc, #84]	; (80007e0 <MX_USART1_UART_Init+0x5c>)
 800078c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800078e:	4b13      	ldr	r3, [pc, #76]	; (80007dc <MX_USART1_UART_Init+0x58>)
 8000790:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000794:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000796:	4b11      	ldr	r3, [pc, #68]	; (80007dc <MX_USART1_UART_Init+0x58>)
 8000798:	2200      	movs	r2, #0
 800079a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800079c:	4b0f      	ldr	r3, [pc, #60]	; (80007dc <MX_USART1_UART_Init+0x58>)
 800079e:	2200      	movs	r2, #0
 80007a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007a2:	4b0e      	ldr	r3, [pc, #56]	; (80007dc <MX_USART1_UART_Init+0x58>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007a8:	4b0c      	ldr	r3, [pc, #48]	; (80007dc <MX_USART1_UART_Init+0x58>)
 80007aa:	220c      	movs	r2, #12
 80007ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ae:	4b0b      	ldr	r3, [pc, #44]	; (80007dc <MX_USART1_UART_Init+0x58>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007b4:	4b09      	ldr	r3, [pc, #36]	; (80007dc <MX_USART1_UART_Init+0x58>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007ba:	4b08      	ldr	r3, [pc, #32]	; (80007dc <MX_USART1_UART_Init+0x58>)
 80007bc:	2200      	movs	r2, #0
 80007be:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007c0:	4b06      	ldr	r3, [pc, #24]	; (80007dc <MX_USART1_UART_Init+0x58>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007c6:	4805      	ldr	r0, [pc, #20]	; (80007dc <MX_USART1_UART_Init+0x58>)
 80007c8:	f003 fd35 	bl	8004236 <HAL_UART_Init>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80007d2:	f000 f8c4 	bl	800095e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007d6:	bf00      	nop
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	200002e8 	.word	0x200002e8
 80007e0:	40013800 	.word	0x40013800

080007e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b08a      	sub	sp, #40	; 0x28
 80007e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ea:	f107 0314 	add.w	r3, r7, #20
 80007ee:	2200      	movs	r2, #0
 80007f0:	601a      	str	r2, [r3, #0]
 80007f2:	605a      	str	r2, [r3, #4]
 80007f4:	609a      	str	r2, [r3, #8]
 80007f6:	60da      	str	r2, [r3, #12]
 80007f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fa:	4b4a      	ldr	r3, [pc, #296]	; (8000924 <MX_GPIO_Init+0x140>)
 80007fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007fe:	4a49      	ldr	r2, [pc, #292]	; (8000924 <MX_GPIO_Init+0x140>)
 8000800:	f043 0304 	orr.w	r3, r3, #4
 8000804:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000806:	4b47      	ldr	r3, [pc, #284]	; (8000924 <MX_GPIO_Init+0x140>)
 8000808:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800080a:	f003 0304 	and.w	r3, r3, #4
 800080e:	613b      	str	r3, [r7, #16]
 8000810:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000812:	4b44      	ldr	r3, [pc, #272]	; (8000924 <MX_GPIO_Init+0x140>)
 8000814:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000816:	4a43      	ldr	r2, [pc, #268]	; (8000924 <MX_GPIO_Init+0x140>)
 8000818:	f043 0301 	orr.w	r3, r3, #1
 800081c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800081e:	4b41      	ldr	r3, [pc, #260]	; (8000924 <MX_GPIO_Init+0x140>)
 8000820:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000822:	f003 0301 	and.w	r3, r3, #1
 8000826:	60fb      	str	r3, [r7, #12]
 8000828:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800082a:	4b3e      	ldr	r3, [pc, #248]	; (8000924 <MX_GPIO_Init+0x140>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800082e:	4a3d      	ldr	r2, [pc, #244]	; (8000924 <MX_GPIO_Init+0x140>)
 8000830:	f043 0302 	orr.w	r3, r3, #2
 8000834:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000836:	4b3b      	ldr	r3, [pc, #236]	; (8000924 <MX_GPIO_Init+0x140>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800083a:	f003 0302 	and.w	r3, r3, #2
 800083e:	60bb      	str	r3, [r7, #8]
 8000840:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000842:	4b38      	ldr	r3, [pc, #224]	; (8000924 <MX_GPIO_Init+0x140>)
 8000844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000846:	4a37      	ldr	r2, [pc, #220]	; (8000924 <MX_GPIO_Init+0x140>)
 8000848:	f043 0308 	orr.w	r3, r3, #8
 800084c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800084e:	4b35      	ldr	r3, [pc, #212]	; (8000924 <MX_GPIO_Init+0x140>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000852:	f003 0308 	and.w	r3, r3, #8
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800085a:	4b32      	ldr	r3, [pc, #200]	; (8000924 <MX_GPIO_Init+0x140>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800085e:	4a31      	ldr	r2, [pc, #196]	; (8000924 <MX_GPIO_Init+0x140>)
 8000860:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000864:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000866:	4b2f      	ldr	r3, [pc, #188]	; (8000924 <MX_GPIO_Init+0x140>)
 8000868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800086a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800086e:	603b      	str	r3, [r7, #0]
 8000870:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ADXL_CS_Pin|ADS_PWDN_Pin, GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	f241 0110 	movw	r1, #4112	; 0x1010
 8000878:	482b      	ldr	r0, [pc, #172]	; (8000928 <MX_GPIO_Init+0x144>)
 800087a:	f000 fdb7 	bl	80013ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED1_Pin|SPI3_CS_Pin|ADS_START_Pin
 800087e:	2200      	movs	r2, #0
 8000880:	f246 3140 	movw	r1, #25408	; 0x6340
 8000884:	4829      	ldr	r0, [pc, #164]	; (800092c <MX_GPIO_Init+0x148>)
 8000886:	f000 fdb1 	bl	80013ec <HAL_GPIO_WritePin>
                          |ADS_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(APWR_EN_GPIO_Port, APWR_EN_Pin, GPIO_PIN_RESET);
 800088a:	2200      	movs	r2, #0
 800088c:	2104      	movs	r1, #4
 800088e:	4828      	ldr	r0, [pc, #160]	; (8000930 <MX_GPIO_Init+0x14c>)
 8000890:	f000 fdac 	bl	80013ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADXL_CS_Pin ADS_PWDN_Pin */
  GPIO_InitStruct.Pin = ADXL_CS_Pin|ADS_PWDN_Pin;
 8000894:	f241 0310 	movw	r3, #4112	; 0x1010
 8000898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089a:	2301      	movs	r3, #1
 800089c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a2:	2300      	movs	r3, #0
 80008a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008a6:	f107 0314 	add.w	r3, r7, #20
 80008aa:	4619      	mov	r1, r3
 80008ac:	481e      	ldr	r0, [pc, #120]	; (8000928 <MX_GPIO_Init+0x144>)
 80008ae:	f000 fc23 	bl	80010f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LED1_Pin SPI3_CS_Pin ADS_START_Pin
                           ADS_RST_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin|SPI3_CS_Pin|ADS_START_Pin
 80008b2:	f246 3340 	movw	r3, #25408	; 0x6340
 80008b6:	617b      	str	r3, [r7, #20]
                          |ADS_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008b8:	2301      	movs	r3, #1
 80008ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008bc:	2300      	movs	r3, #0
 80008be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c0:	2300      	movs	r3, #0
 80008c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008c4:	f107 0314 	add.w	r3, r7, #20
 80008c8:	4619      	mov	r1, r3
 80008ca:	4818      	ldr	r0, [pc, #96]	; (800092c <MX_GPIO_Init+0x148>)
 80008cc:	f000 fc14 	bl	80010f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : APWR_EN_Pin */
  GPIO_InitStruct.Pin = APWR_EN_Pin;
 80008d0:	2304      	movs	r3, #4
 80008d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d4:	2301      	movs	r3, #1
 80008d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d8:	2300      	movs	r3, #0
 80008da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008dc:	2300      	movs	r3, #0
 80008de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(APWR_EN_GPIO_Port, &GPIO_InitStruct);
 80008e0:	f107 0314 	add.w	r3, r7, #20
 80008e4:	4619      	mov	r1, r3
 80008e6:	4812      	ldr	r0, [pc, #72]	; (8000930 <MX_GPIO_Init+0x14c>)
 80008e8:	f000 fc06 	bl	80010f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADS_DRDY_Pin */
  GPIO_InitStruct.Pin = ADS_DRDY_Pin;
 80008ec:	2380      	movs	r3, #128	; 0x80
 80008ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008f0:	2300      	movs	r3, #0
 80008f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADS_DRDY_GPIO_Port, &GPIO_InitStruct);
 80008f8:	f107 0314 	add.w	r3, r7, #20
 80008fc:	4619      	mov	r1, r3
 80008fe:	480b      	ldr	r0, [pc, #44]	; (800092c <MX_GPIO_Init+0x148>)
 8000900:	f000 fbfa 	bl	80010f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT0_Pin */
  GPIO_InitStruct.Pin = BOOT0_Pin;
 8000904:	2308      	movs	r3, #8
 8000906:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000908:	2300      	movs	r3, #0
 800090a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090c:	2300      	movs	r3, #0
 800090e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT0_GPIO_Port, &GPIO_InitStruct);
 8000910:	f107 0314 	add.w	r3, r7, #20
 8000914:	4619      	mov	r1, r3
 8000916:	4807      	ldr	r0, [pc, #28]	; (8000934 <MX_GPIO_Init+0x150>)
 8000918:	f000 fbee 	bl	80010f8 <HAL_GPIO_Init>

}
 800091c:	bf00      	nop
 800091e:	3728      	adds	r7, #40	; 0x28
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	40021000 	.word	0x40021000
 8000928:	48000800 	.word	0x48000800
 800092c:	48000400 	.word	0x48000400
 8000930:	48000c00 	.word	0x48000c00
 8000934:	48001c00 	.word	0x48001c00

08000938 <query>:

/* USER CODE BEGIN 4 */
static uint8_t query(void) {
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0
	return 0;
 800093c:	2300      	movs	r3, #0
}
 800093e:	4618      	mov	r0, r3
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr

08000948 <report>:

static void report(uint8_t test_reg) {
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
 800094e:	4603      	mov	r3, r0
 8000950:	71fb      	strb	r3, [r7, #7]

}
 8000952:	bf00      	nop
 8000954:	370c      	adds	r7, #12
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr

0800095e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800095e:	b480      	push	{r7}
 8000960:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000962:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000964:	e7fe      	b.n	8000964 <Error_Handler+0x6>
	...

08000968 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000968:	b480      	push	{r7}
 800096a:	b083      	sub	sp, #12
 800096c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800096e:	4b0f      	ldr	r3, [pc, #60]	; (80009ac <HAL_MspInit+0x44>)
 8000970:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000972:	4a0e      	ldr	r2, [pc, #56]	; (80009ac <HAL_MspInit+0x44>)
 8000974:	f043 0301 	orr.w	r3, r3, #1
 8000978:	6613      	str	r3, [r2, #96]	; 0x60
 800097a:	4b0c      	ldr	r3, [pc, #48]	; (80009ac <HAL_MspInit+0x44>)
 800097c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800097e:	f003 0301 	and.w	r3, r3, #1
 8000982:	607b      	str	r3, [r7, #4]
 8000984:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000986:	4b09      	ldr	r3, [pc, #36]	; (80009ac <HAL_MspInit+0x44>)
 8000988:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800098a:	4a08      	ldr	r2, [pc, #32]	; (80009ac <HAL_MspInit+0x44>)
 800098c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000990:	6593      	str	r3, [r2, #88]	; 0x58
 8000992:	4b06      	ldr	r3, [pc, #24]	; (80009ac <HAL_MspInit+0x44>)
 8000994:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000996:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800099a:	603b      	str	r3, [r7, #0]
 800099c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800099e:	bf00      	nop
 80009a0:	370c      	adds	r7, #12
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop
 80009ac:	40021000 	.word	0x40021000

080009b0 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b08a      	sub	sp, #40	; 0x28
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b8:	f107 0314 	add.w	r3, r7, #20
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	609a      	str	r2, [r3, #8]
 80009c4:	60da      	str	r2, [r3, #12]
 80009c6:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	4a25      	ldr	r2, [pc, #148]	; (8000a64 <HAL_QSPI_MspInit+0xb4>)
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d144      	bne.n	8000a5c <HAL_QSPI_MspInit+0xac>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80009d2:	4b25      	ldr	r3, [pc, #148]	; (8000a68 <HAL_QSPI_MspInit+0xb8>)
 80009d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80009d6:	4a24      	ldr	r2, [pc, #144]	; (8000a68 <HAL_QSPI_MspInit+0xb8>)
 80009d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009dc:	6513      	str	r3, [r2, #80]	; 0x50
 80009de:	4b22      	ldr	r3, [pc, #136]	; (8000a68 <HAL_QSPI_MspInit+0xb8>)
 80009e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80009e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80009e6:	613b      	str	r3, [r7, #16]
 80009e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ea:	4b1f      	ldr	r3, [pc, #124]	; (8000a68 <HAL_QSPI_MspInit+0xb8>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ee:	4a1e      	ldr	r2, [pc, #120]	; (8000a68 <HAL_QSPI_MspInit+0xb8>)
 80009f0:	f043 0301 	orr.w	r3, r3, #1
 80009f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009f6:	4b1c      	ldr	r3, [pc, #112]	; (8000a68 <HAL_QSPI_MspInit+0xb8>)
 80009f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009fa:	f003 0301 	and.w	r3, r3, #1
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a02:	4b19      	ldr	r3, [pc, #100]	; (8000a68 <HAL_QSPI_MspInit+0xb8>)
 8000a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a06:	4a18      	ldr	r2, [pc, #96]	; (8000a68 <HAL_QSPI_MspInit+0xb8>)
 8000a08:	f043 0302 	orr.w	r3, r3, #2
 8000a0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a0e:	4b16      	ldr	r3, [pc, #88]	; (8000a68 <HAL_QSPI_MspInit+0xb8>)
 8000a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a12:	f003 0302 	and.w	r3, r3, #2
 8000a16:	60bb      	str	r3, [r7, #8]
 8000a18:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> QUADSPI_BK1_IO3
    PA7     ------> QUADSPI_BK1_IO2
    PB0     ------> QUADSPI_BK1_IO1
    PB1     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7;
 8000a1a:	23cc      	movs	r3, #204	; 0xcc
 8000a1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1e:	2302      	movs	r3, #2
 8000a20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a22:	2300      	movs	r3, #0
 8000a24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a26:	2303      	movs	r3, #3
 8000a28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000a2a:	230a      	movs	r3, #10
 8000a2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a2e:	f107 0314 	add.w	r3, r7, #20
 8000a32:	4619      	mov	r1, r3
 8000a34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a38:	f000 fb5e 	bl	80010f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a3c:	2303      	movs	r3, #3
 8000a3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a40:	2302      	movs	r3, #2
 8000a42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a44:	2300      	movs	r3, #0
 8000a46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a48:	2303      	movs	r3, #3
 8000a4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000a4c:	230a      	movs	r3, #10
 8000a4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a50:	f107 0314 	add.w	r3, r7, #20
 8000a54:	4619      	mov	r1, r3
 8000a56:	4805      	ldr	r0, [pc, #20]	; (8000a6c <HAL_QSPI_MspInit+0xbc>)
 8000a58:	f000 fb4e 	bl	80010f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8000a5c:	bf00      	nop
 8000a5e:	3728      	adds	r7, #40	; 0x28
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	a0001000 	.word	0xa0001000
 8000a68:	40021000 	.word	0x40021000
 8000a6c:	48000400 	.word	0x48000400

08000a70 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b08e      	sub	sp, #56	; 0x38
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	601a      	str	r2, [r3, #0]
 8000a80:	605a      	str	r2, [r3, #4]
 8000a82:	609a      	str	r2, [r3, #8]
 8000a84:	60da      	str	r2, [r3, #12]
 8000a86:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a4b      	ldr	r2, [pc, #300]	; (8000bbc <HAL_SPI_MspInit+0x14c>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d145      	bne.n	8000b1e <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a92:	4b4b      	ldr	r3, [pc, #300]	; (8000bc0 <HAL_SPI_MspInit+0x150>)
 8000a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a96:	4a4a      	ldr	r2, [pc, #296]	; (8000bc0 <HAL_SPI_MspInit+0x150>)
 8000a98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a9c:	6593      	str	r3, [r2, #88]	; 0x58
 8000a9e:	4b48      	ldr	r3, [pc, #288]	; (8000bc0 <HAL_SPI_MspInit+0x150>)
 8000aa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aa2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aa6:	623b      	str	r3, [r7, #32]
 8000aa8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aaa:	4b45      	ldr	r3, [pc, #276]	; (8000bc0 <HAL_SPI_MspInit+0x150>)
 8000aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aae:	4a44      	ldr	r2, [pc, #272]	; (8000bc0 <HAL_SPI_MspInit+0x150>)
 8000ab0:	f043 0304 	orr.w	r3, r3, #4
 8000ab4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ab6:	4b42      	ldr	r3, [pc, #264]	; (8000bc0 <HAL_SPI_MspInit+0x150>)
 8000ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aba:	f003 0304 	and.w	r3, r3, #4
 8000abe:	61fb      	str	r3, [r7, #28]
 8000ac0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac2:	4b3f      	ldr	r3, [pc, #252]	; (8000bc0 <HAL_SPI_MspInit+0x150>)
 8000ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ac6:	4a3e      	ldr	r2, [pc, #248]	; (8000bc0 <HAL_SPI_MspInit+0x150>)
 8000ac8:	f043 0302 	orr.w	r3, r3, #2
 8000acc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ace:	4b3c      	ldr	r3, [pc, #240]	; (8000bc0 <HAL_SPI_MspInit+0x150>)
 8000ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ad2:	f003 0302 	and.w	r3, r3, #2
 8000ad6:	61bb      	str	r3, [r7, #24]
 8000ad8:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ada:	230c      	movs	r3, #12
 8000adc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ade:	2302      	movs	r3, #2
 8000ae0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae6:	2303      	movs	r3, #3
 8000ae8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000aea:	2305      	movs	r3, #5
 8000aec:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000aee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000af2:	4619      	mov	r1, r3
 8000af4:	4833      	ldr	r0, [pc, #204]	; (8000bc4 <HAL_SPI_MspInit+0x154>)
 8000af6:	f000 faff 	bl	80010f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000afa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000afe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b00:	2302      	movs	r3, #2
 8000b02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b08:	2303      	movs	r3, #3
 8000b0a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b0c:	2305      	movs	r3, #5
 8000b0e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b14:	4619      	mov	r1, r3
 8000b16:	482c      	ldr	r0, [pc, #176]	; (8000bc8 <HAL_SPI_MspInit+0x158>)
 8000b18:	f000 faee 	bl	80010f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000b1c:	e049      	b.n	8000bb2 <HAL_SPI_MspInit+0x142>
  else if(hspi->Instance==SPI3)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4a2a      	ldr	r2, [pc, #168]	; (8000bcc <HAL_SPI_MspInit+0x15c>)
 8000b24:	4293      	cmp	r3, r2
 8000b26:	d144      	bne.n	8000bb2 <HAL_SPI_MspInit+0x142>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b28:	4b25      	ldr	r3, [pc, #148]	; (8000bc0 <HAL_SPI_MspInit+0x150>)
 8000b2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b2c:	4a24      	ldr	r2, [pc, #144]	; (8000bc0 <HAL_SPI_MspInit+0x150>)
 8000b2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b32:	6593      	str	r3, [r2, #88]	; 0x58
 8000b34:	4b22      	ldr	r3, [pc, #136]	; (8000bc0 <HAL_SPI_MspInit+0x150>)
 8000b36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b3c:	617b      	str	r3, [r7, #20]
 8000b3e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b40:	4b1f      	ldr	r3, [pc, #124]	; (8000bc0 <HAL_SPI_MspInit+0x150>)
 8000b42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b44:	4a1e      	ldr	r2, [pc, #120]	; (8000bc0 <HAL_SPI_MspInit+0x150>)
 8000b46:	f043 0304 	orr.w	r3, r3, #4
 8000b4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b4c:	4b1c      	ldr	r3, [pc, #112]	; (8000bc0 <HAL_SPI_MspInit+0x150>)
 8000b4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b50:	f003 0304 	and.w	r3, r3, #4
 8000b54:	613b      	str	r3, [r7, #16]
 8000b56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b58:	4b19      	ldr	r3, [pc, #100]	; (8000bc0 <HAL_SPI_MspInit+0x150>)
 8000b5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b5c:	4a18      	ldr	r2, [pc, #96]	; (8000bc0 <HAL_SPI_MspInit+0x150>)
 8000b5e:	f043 0302 	orr.w	r3, r3, #2
 8000b62:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b64:	4b16      	ldr	r3, [pc, #88]	; (8000bc0 <HAL_SPI_MspInit+0x150>)
 8000b66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b68:	f003 0302 	and.w	r3, r3, #2
 8000b6c:	60fb      	str	r3, [r7, #12]
 8000b6e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b76:	2302      	movs	r3, #2
 8000b78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b7e:	2303      	movs	r3, #3
 8000b80:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b82:	2306      	movs	r3, #6
 8000b84:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	480d      	ldr	r0, [pc, #52]	; (8000bc4 <HAL_SPI_MspInit+0x154>)
 8000b8e:	f000 fab3 	bl	80010f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000b92:	2330      	movs	r3, #48	; 0x30
 8000b94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b96:	2302      	movs	r3, #2
 8000b98:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b9e:	2303      	movs	r3, #3
 8000ba0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ba2:	2306      	movs	r3, #6
 8000ba4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ba6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000baa:	4619      	mov	r1, r3
 8000bac:	4806      	ldr	r0, [pc, #24]	; (8000bc8 <HAL_SPI_MspInit+0x158>)
 8000bae:	f000 faa3 	bl	80010f8 <HAL_GPIO_Init>
}
 8000bb2:	bf00      	nop
 8000bb4:	3738      	adds	r7, #56	; 0x38
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40003800 	.word	0x40003800
 8000bc0:	40021000 	.word	0x40021000
 8000bc4:	48000800 	.word	0x48000800
 8000bc8:	48000400 	.word	0x48000400
 8000bcc:	40003c00 	.word	0x40003c00

08000bd0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b08a      	sub	sp, #40	; 0x28
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd8:	f107 0314 	add.w	r3, r7, #20
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]
 8000be4:	60da      	str	r2, [r3, #12]
 8000be6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a18      	ldr	r2, [pc, #96]	; (8000c50 <HAL_UART_MspInit+0x80>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d129      	bne.n	8000c46 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000bf2:	4b18      	ldr	r3, [pc, #96]	; (8000c54 <HAL_UART_MspInit+0x84>)
 8000bf4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bf6:	4a17      	ldr	r2, [pc, #92]	; (8000c54 <HAL_UART_MspInit+0x84>)
 8000bf8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bfc:	6613      	str	r3, [r2, #96]	; 0x60
 8000bfe:	4b15      	ldr	r3, [pc, #84]	; (8000c54 <HAL_UART_MspInit+0x84>)
 8000c00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c06:	613b      	str	r3, [r7, #16]
 8000c08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0a:	4b12      	ldr	r3, [pc, #72]	; (8000c54 <HAL_UART_MspInit+0x84>)
 8000c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c0e:	4a11      	ldr	r2, [pc, #68]	; (8000c54 <HAL_UART_MspInit+0x84>)
 8000c10:	f043 0301 	orr.w	r3, r3, #1
 8000c14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c16:	4b0f      	ldr	r3, [pc, #60]	; (8000c54 <HAL_UART_MspInit+0x84>)
 8000c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c1a:	f003 0301 	and.w	r3, r3, #1
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000c22:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000c26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c28:	2302      	movs	r3, #2
 8000c2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c30:	2303      	movs	r3, #3
 8000c32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c34:	2307      	movs	r3, #7
 8000c36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c38:	f107 0314 	add.w	r3, r7, #20
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c42:	f000 fa59 	bl	80010f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000c46:	bf00      	nop
 8000c48:	3728      	adds	r7, #40	; 0x28
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	40013800 	.word	0x40013800
 8000c54:	40021000 	.word	0x40021000

08000c58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c5c:	e7fe      	b.n	8000c5c <NMI_Handler+0x4>

08000c5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c5e:	b480      	push	{r7}
 8000c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c62:	e7fe      	b.n	8000c62 <HardFault_Handler+0x4>

08000c64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c68:	e7fe      	b.n	8000c68 <MemManage_Handler+0x4>

08000c6a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c6e:	e7fe      	b.n	8000c6e <BusFault_Handler+0x4>

08000c70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c74:	e7fe      	b.n	8000c74 <UsageFault_Handler+0x4>

08000c76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c76:	b480      	push	{r7}
 8000c78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c7a:	bf00      	nop
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr

08000c84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c88:	bf00      	nop
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr

08000c92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c92:	b480      	push	{r7}
 8000c94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c96:	bf00      	nop
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr

08000ca0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ca4:	f000 f8f6 	bl	8000e94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ca8:	bf00      	nop
 8000caa:	bd80      	pop	{r7, pc}

08000cac <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000cb0:	4802      	ldr	r0, [pc, #8]	; (8000cbc <USB_IRQHandler+0x10>)
 8000cb2:	f000 fce7 	bl	8001684 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8000cb6:	bf00      	nop
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	20001888 	.word	0x20001888

08000cc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b086      	sub	sp, #24
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cc8:	4a14      	ldr	r2, [pc, #80]	; (8000d1c <_sbrk+0x5c>)
 8000cca:	4b15      	ldr	r3, [pc, #84]	; (8000d20 <_sbrk+0x60>)
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cd4:	4b13      	ldr	r3, [pc, #76]	; (8000d24 <_sbrk+0x64>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d102      	bne.n	8000ce2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cdc:	4b11      	ldr	r3, [pc, #68]	; (8000d24 <_sbrk+0x64>)
 8000cde:	4a12      	ldr	r2, [pc, #72]	; (8000d28 <_sbrk+0x68>)
 8000ce0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ce2:	4b10      	ldr	r3, [pc, #64]	; (8000d24 <_sbrk+0x64>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	4413      	add	r3, r2
 8000cea:	693a      	ldr	r2, [r7, #16]
 8000cec:	429a      	cmp	r2, r3
 8000cee:	d207      	bcs.n	8000d00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cf0:	f008 f8dc 	bl	8008eac <__errno>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	230c      	movs	r3, #12
 8000cf8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8000cfe:	e009      	b.n	8000d14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d00:	4b08      	ldr	r3, [pc, #32]	; (8000d24 <_sbrk+0x64>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d06:	4b07      	ldr	r3, [pc, #28]	; (8000d24 <_sbrk+0x64>)
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	4a05      	ldr	r2, [pc, #20]	; (8000d24 <_sbrk+0x64>)
 8000d10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d12:	68fb      	ldr	r3, [r7, #12]
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	3718      	adds	r7, #24
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	20028000 	.word	0x20028000
 8000d20:	00000400 	.word	0x00000400
 8000d24:	20000210 	.word	0x20000210
 8000d28:	20001b80 	.word	0x20001b80

08000d2c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d30:	4b17      	ldr	r3, [pc, #92]	; (8000d90 <SystemInit+0x64>)
 8000d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d36:	4a16      	ldr	r2, [pc, #88]	; (8000d90 <SystemInit+0x64>)
 8000d38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000d40:	4b14      	ldr	r3, [pc, #80]	; (8000d94 <SystemInit+0x68>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a13      	ldr	r2, [pc, #76]	; (8000d94 <SystemInit+0x68>)
 8000d46:	f043 0301 	orr.w	r3, r3, #1
 8000d4a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000d4c:	4b11      	ldr	r3, [pc, #68]	; (8000d94 <SystemInit+0x68>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000d52:	4b10      	ldr	r3, [pc, #64]	; (8000d94 <SystemInit+0x68>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a0f      	ldr	r2, [pc, #60]	; (8000d94 <SystemInit+0x68>)
 8000d58:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000d5c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000d60:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000d62:	4b0c      	ldr	r3, [pc, #48]	; (8000d94 <SystemInit+0x68>)
 8000d64:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d68:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d6a:	4b0a      	ldr	r3, [pc, #40]	; (8000d94 <SystemInit+0x68>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a09      	ldr	r2, [pc, #36]	; (8000d94 <SystemInit+0x68>)
 8000d70:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d74:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000d76:	4b07      	ldr	r3, [pc, #28]	; (8000d94 <SystemInit+0x68>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d7c:	4b04      	ldr	r3, [pc, #16]	; (8000d90 <SystemInit+0x64>)
 8000d7e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d82:	609a      	str	r2, [r3, #8]
#endif
}
 8000d84:	bf00      	nop
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	e000ed00 	.word	0xe000ed00
 8000d94:	40021000 	.word	0x40021000

08000d98 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000d98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000dd0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d9c:	f7ff ffc6 	bl	8000d2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000da0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000da2:	e003      	b.n	8000dac <LoopCopyDataInit>

08000da4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000da4:	4b0b      	ldr	r3, [pc, #44]	; (8000dd4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000da6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000da8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000daa:	3104      	adds	r1, #4

08000dac <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000dac:	480a      	ldr	r0, [pc, #40]	; (8000dd8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000dae:	4b0b      	ldr	r3, [pc, #44]	; (8000ddc <LoopForever+0xe>)
	adds	r2, r0, r1
 8000db0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000db2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000db4:	d3f6      	bcc.n	8000da4 <CopyDataInit>
	ldr	r2, =_sbss
 8000db6:	4a0a      	ldr	r2, [pc, #40]	; (8000de0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000db8:	e002      	b.n	8000dc0 <LoopFillZerobss>

08000dba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000dba:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000dbc:	f842 3b04 	str.w	r3, [r2], #4

08000dc0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000dc0:	4b08      	ldr	r3, [pc, #32]	; (8000de4 <LoopForever+0x16>)
	cmp	r2, r3
 8000dc2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000dc4:	d3f9      	bcc.n	8000dba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dc6:	f008 f877 	bl	8008eb8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000dca:	f7ff fb83 	bl	80004d4 <main>

08000dce <LoopForever>:

LoopForever:
    b LoopForever
 8000dce:	e7fe      	b.n	8000dce <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000dd0:	20028000 	.word	0x20028000
	ldr	r3, =_sidata
 8000dd4:	08009154 	.word	0x08009154
	ldr	r0, =_sdata
 8000dd8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000ddc:	200001f4 	.word	0x200001f4
	ldr	r2, =_sbss
 8000de0:	200001f4 	.word	0x200001f4
	ldr	r3, = _ebss
 8000de4:	20001b80 	.word	0x20001b80

08000de8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000de8:	e7fe      	b.n	8000de8 <ADC1_IRQHandler>

08000dea <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dea:	b580      	push	{r7, lr}
 8000dec:	b082      	sub	sp, #8
 8000dee:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000df0:	2300      	movs	r3, #0
 8000df2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000df4:	2003      	movs	r0, #3
 8000df6:	f000 f93d 	bl	8001074 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000dfa:	2000      	movs	r0, #0
 8000dfc:	f000 f80e 	bl	8000e1c <HAL_InitTick>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d002      	beq.n	8000e0c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e06:	2301      	movs	r3, #1
 8000e08:	71fb      	strb	r3, [r7, #7]
 8000e0a:	e001      	b.n	8000e10 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e0c:	f7ff fdac 	bl	8000968 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e10:	79fb      	ldrb	r3, [r7, #7]
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	3708      	adds	r7, #8
 8000e16:	46bd      	mov	sp, r7
 8000e18:	bd80      	pop	{r7, pc}
	...

08000e1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b084      	sub	sp, #16
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e24:	2300      	movs	r3, #0
 8000e26:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000e28:	4b17      	ldr	r3, [pc, #92]	; (8000e88 <HAL_InitTick+0x6c>)
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d023      	beq.n	8000e78 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000e30:	4b16      	ldr	r3, [pc, #88]	; (8000e8c <HAL_InitTick+0x70>)
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	4b14      	ldr	r3, [pc, #80]	; (8000e88 <HAL_InitTick+0x6c>)
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	4619      	mov	r1, r3
 8000e3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e46:	4618      	mov	r0, r3
 8000e48:	f000 f949 	bl	80010de <HAL_SYSTICK_Config>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d10f      	bne.n	8000e72 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2b0f      	cmp	r3, #15
 8000e56:	d809      	bhi.n	8000e6c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	6879      	ldr	r1, [r7, #4]
 8000e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e60:	f000 f913 	bl	800108a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e64:	4a0a      	ldr	r2, [pc, #40]	; (8000e90 <HAL_InitTick+0x74>)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6013      	str	r3, [r2, #0]
 8000e6a:	e007      	b.n	8000e7c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	73fb      	strb	r3, [r7, #15]
 8000e70:	e004      	b.n	8000e7c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e72:	2301      	movs	r3, #1
 8000e74:	73fb      	strb	r3, [r7, #15]
 8000e76:	e001      	b.n	8000e7c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	3710      	adds	r7, #16
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	20000008 	.word	0x20000008
 8000e8c:	20000000 	.word	0x20000000
 8000e90:	20000004 	.word	0x20000004

08000e94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e98:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <HAL_IncTick+0x20>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <HAL_IncTick+0x24>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	4a04      	ldr	r2, [pc, #16]	; (8000eb8 <HAL_IncTick+0x24>)
 8000ea6:	6013      	str	r3, [r2, #0]
}
 8000ea8:	bf00      	nop
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	20000008 	.word	0x20000008
 8000eb8:	200003b4 	.word	0x200003b4

08000ebc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  return uwTick;
 8000ec0:	4b03      	ldr	r3, [pc, #12]	; (8000ed0 <HAL_GetTick+0x14>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop
 8000ed0:	200003b4 	.word	0x200003b4

08000ed4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b085      	sub	sp, #20
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	f003 0307 	and.w	r3, r3, #7
 8000ee2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ee4:	4b0c      	ldr	r3, [pc, #48]	; (8000f18 <__NVIC_SetPriorityGrouping+0x44>)
 8000ee6:	68db      	ldr	r3, [r3, #12]
 8000ee8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eea:	68ba      	ldr	r2, [r7, #8]
 8000eec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000efc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f06:	4a04      	ldr	r2, [pc, #16]	; (8000f18 <__NVIC_SetPriorityGrouping+0x44>)
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	60d3      	str	r3, [r2, #12]
}
 8000f0c:	bf00      	nop
 8000f0e:	3714      	adds	r7, #20
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr
 8000f18:	e000ed00 	.word	0xe000ed00

08000f1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f20:	4b04      	ldr	r3, [pc, #16]	; (8000f34 <__NVIC_GetPriorityGrouping+0x18>)
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	0a1b      	lsrs	r3, r3, #8
 8000f26:	f003 0307 	and.w	r3, r3, #7
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	e000ed00 	.word	0xe000ed00

08000f38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	db0b      	blt.n	8000f62 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	f003 021f 	and.w	r2, r3, #31
 8000f50:	4907      	ldr	r1, [pc, #28]	; (8000f70 <__NVIC_EnableIRQ+0x38>)
 8000f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f56:	095b      	lsrs	r3, r3, #5
 8000f58:	2001      	movs	r0, #1
 8000f5a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f62:	bf00      	nop
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	e000e100 	.word	0xe000e100

08000f74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	6039      	str	r1, [r7, #0]
 8000f7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	db0a      	blt.n	8000f9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	b2da      	uxtb	r2, r3
 8000f8c:	490c      	ldr	r1, [pc, #48]	; (8000fc0 <__NVIC_SetPriority+0x4c>)
 8000f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f92:	0112      	lsls	r2, r2, #4
 8000f94:	b2d2      	uxtb	r2, r2
 8000f96:	440b      	add	r3, r1
 8000f98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f9c:	e00a      	b.n	8000fb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	b2da      	uxtb	r2, r3
 8000fa2:	4908      	ldr	r1, [pc, #32]	; (8000fc4 <__NVIC_SetPriority+0x50>)
 8000fa4:	79fb      	ldrb	r3, [r7, #7]
 8000fa6:	f003 030f 	and.w	r3, r3, #15
 8000faa:	3b04      	subs	r3, #4
 8000fac:	0112      	lsls	r2, r2, #4
 8000fae:	b2d2      	uxtb	r2, r2
 8000fb0:	440b      	add	r3, r1
 8000fb2:	761a      	strb	r2, [r3, #24]
}
 8000fb4:	bf00      	nop
 8000fb6:	370c      	adds	r7, #12
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr
 8000fc0:	e000e100 	.word	0xe000e100
 8000fc4:	e000ed00 	.word	0xe000ed00

08000fc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b089      	sub	sp, #36	; 0x24
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	60b9      	str	r1, [r7, #8]
 8000fd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	f003 0307 	and.w	r3, r3, #7
 8000fda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fdc:	69fb      	ldr	r3, [r7, #28]
 8000fde:	f1c3 0307 	rsb	r3, r3, #7
 8000fe2:	2b04      	cmp	r3, #4
 8000fe4:	bf28      	it	cs
 8000fe6:	2304      	movcs	r3, #4
 8000fe8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fea:	69fb      	ldr	r3, [r7, #28]
 8000fec:	3304      	adds	r3, #4
 8000fee:	2b06      	cmp	r3, #6
 8000ff0:	d902      	bls.n	8000ff8 <NVIC_EncodePriority+0x30>
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	3b03      	subs	r3, #3
 8000ff6:	e000      	b.n	8000ffa <NVIC_EncodePriority+0x32>
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ffc:	f04f 32ff 	mov.w	r2, #4294967295
 8001000:	69bb      	ldr	r3, [r7, #24]
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
 8001006:	43da      	mvns	r2, r3
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	401a      	ands	r2, r3
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001010:	f04f 31ff 	mov.w	r1, #4294967295
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	fa01 f303 	lsl.w	r3, r1, r3
 800101a:	43d9      	mvns	r1, r3
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001020:	4313      	orrs	r3, r2
         );
}
 8001022:	4618      	mov	r0, r3
 8001024:	3724      	adds	r7, #36	; 0x24
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
	...

08001030 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	3b01      	subs	r3, #1
 800103c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001040:	d301      	bcc.n	8001046 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001042:	2301      	movs	r3, #1
 8001044:	e00f      	b.n	8001066 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001046:	4a0a      	ldr	r2, [pc, #40]	; (8001070 <SysTick_Config+0x40>)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	3b01      	subs	r3, #1
 800104c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800104e:	210f      	movs	r1, #15
 8001050:	f04f 30ff 	mov.w	r0, #4294967295
 8001054:	f7ff ff8e 	bl	8000f74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001058:	4b05      	ldr	r3, [pc, #20]	; (8001070 <SysTick_Config+0x40>)
 800105a:	2200      	movs	r2, #0
 800105c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800105e:	4b04      	ldr	r3, [pc, #16]	; (8001070 <SysTick_Config+0x40>)
 8001060:	2207      	movs	r2, #7
 8001062:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001064:	2300      	movs	r3, #0
}
 8001066:	4618      	mov	r0, r3
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	e000e010 	.word	0xe000e010

08001074 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff ff29 	bl	8000ed4 <__NVIC_SetPriorityGrouping>
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}

0800108a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800108a:	b580      	push	{r7, lr}
 800108c:	b086      	sub	sp, #24
 800108e:	af00      	add	r7, sp, #0
 8001090:	4603      	mov	r3, r0
 8001092:	60b9      	str	r1, [r7, #8]
 8001094:	607a      	str	r2, [r7, #4]
 8001096:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001098:	2300      	movs	r3, #0
 800109a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800109c:	f7ff ff3e 	bl	8000f1c <__NVIC_GetPriorityGrouping>
 80010a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010a2:	687a      	ldr	r2, [r7, #4]
 80010a4:	68b9      	ldr	r1, [r7, #8]
 80010a6:	6978      	ldr	r0, [r7, #20]
 80010a8:	f7ff ff8e 	bl	8000fc8 <NVIC_EncodePriority>
 80010ac:	4602      	mov	r2, r0
 80010ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010b2:	4611      	mov	r1, r2
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff ff5d 	bl	8000f74 <__NVIC_SetPriority>
}
 80010ba:	bf00      	nop
 80010bc:	3718      	adds	r7, #24
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b082      	sub	sp, #8
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	4603      	mov	r3, r0
 80010ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff ff31 	bl	8000f38 <__NVIC_EnableIRQ>
}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010de:	b580      	push	{r7, lr}
 80010e0:	b082      	sub	sp, #8
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f7ff ffa2 	bl	8001030 <SysTick_Config>
 80010ec:	4603      	mov	r3, r0
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
	...

080010f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b087      	sub	sp, #28
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001102:	2300      	movs	r3, #0
 8001104:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001106:	e154      	b.n	80013b2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	2101      	movs	r1, #1
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	fa01 f303 	lsl.w	r3, r1, r3
 8001114:	4013      	ands	r3, r2
 8001116:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	2b00      	cmp	r3, #0
 800111c:	f000 8146 	beq.w	80013ac <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	2b01      	cmp	r3, #1
 8001126:	d00b      	beq.n	8001140 <HAL_GPIO_Init+0x48>
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	685b      	ldr	r3, [r3, #4]
 800112c:	2b02      	cmp	r3, #2
 800112e:	d007      	beq.n	8001140 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001134:	2b11      	cmp	r3, #17
 8001136:	d003      	beq.n	8001140 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	2b12      	cmp	r3, #18
 800113e:	d130      	bne.n	80011a2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	005b      	lsls	r3, r3, #1
 800114a:	2203      	movs	r2, #3
 800114c:	fa02 f303 	lsl.w	r3, r2, r3
 8001150:	43db      	mvns	r3, r3
 8001152:	693a      	ldr	r2, [r7, #16]
 8001154:	4013      	ands	r3, r2
 8001156:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	68da      	ldr	r2, [r3, #12]
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	fa02 f303 	lsl.w	r3, r2, r3
 8001164:	693a      	ldr	r2, [r7, #16]
 8001166:	4313      	orrs	r3, r2
 8001168:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	693a      	ldr	r2, [r7, #16]
 800116e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001176:	2201      	movs	r2, #1
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	fa02 f303 	lsl.w	r3, r2, r3
 800117e:	43db      	mvns	r3, r3
 8001180:	693a      	ldr	r2, [r7, #16]
 8001182:	4013      	ands	r3, r2
 8001184:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	091b      	lsrs	r3, r3, #4
 800118c:	f003 0201 	and.w	r2, r3, #1
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	fa02 f303 	lsl.w	r3, r2, r3
 8001196:	693a      	ldr	r2, [r7, #16]
 8001198:	4313      	orrs	r3, r2
 800119a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	693a      	ldr	r2, [r7, #16]
 80011a0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	68db      	ldr	r3, [r3, #12]
 80011a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	005b      	lsls	r3, r3, #1
 80011ac:	2203      	movs	r2, #3
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	43db      	mvns	r3, r3
 80011b4:	693a      	ldr	r2, [r7, #16]
 80011b6:	4013      	ands	r3, r2
 80011b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	689a      	ldr	r2, [r3, #8]
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	fa02 f303 	lsl.w	r3, r2, r3
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	4313      	orrs	r3, r2
 80011ca:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	2b02      	cmp	r3, #2
 80011d8:	d003      	beq.n	80011e2 <HAL_GPIO_Init+0xea>
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	2b12      	cmp	r3, #18
 80011e0:	d123      	bne.n	800122a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	08da      	lsrs	r2, r3, #3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	3208      	adds	r2, #8
 80011ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	f003 0307 	and.w	r3, r3, #7
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	220f      	movs	r2, #15
 80011fa:	fa02 f303 	lsl.w	r3, r2, r3
 80011fe:	43db      	mvns	r3, r3
 8001200:	693a      	ldr	r2, [r7, #16]
 8001202:	4013      	ands	r3, r2
 8001204:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	691a      	ldr	r2, [r3, #16]
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	f003 0307 	and.w	r3, r3, #7
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	fa02 f303 	lsl.w	r3, r2, r3
 8001216:	693a      	ldr	r2, [r7, #16]
 8001218:	4313      	orrs	r3, r2
 800121a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	08da      	lsrs	r2, r3, #3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	3208      	adds	r2, #8
 8001224:	6939      	ldr	r1, [r7, #16]
 8001226:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	2203      	movs	r2, #3
 8001236:	fa02 f303 	lsl.w	r3, r2, r3
 800123a:	43db      	mvns	r3, r3
 800123c:	693a      	ldr	r2, [r7, #16]
 800123e:	4013      	ands	r3, r2
 8001240:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	f003 0203 	and.w	r2, r3, #3
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	005b      	lsls	r3, r3, #1
 800124e:	fa02 f303 	lsl.w	r3, r2, r3
 8001252:	693a      	ldr	r2, [r7, #16]
 8001254:	4313      	orrs	r3, r2
 8001256:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	693a      	ldr	r2, [r7, #16]
 800125c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001266:	2b00      	cmp	r3, #0
 8001268:	f000 80a0 	beq.w	80013ac <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800126c:	4b58      	ldr	r3, [pc, #352]	; (80013d0 <HAL_GPIO_Init+0x2d8>)
 800126e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001270:	4a57      	ldr	r2, [pc, #348]	; (80013d0 <HAL_GPIO_Init+0x2d8>)
 8001272:	f043 0301 	orr.w	r3, r3, #1
 8001276:	6613      	str	r3, [r2, #96]	; 0x60
 8001278:	4b55      	ldr	r3, [pc, #340]	; (80013d0 <HAL_GPIO_Init+0x2d8>)
 800127a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800127c:	f003 0301 	and.w	r3, r3, #1
 8001280:	60bb      	str	r3, [r7, #8]
 8001282:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001284:	4a53      	ldr	r2, [pc, #332]	; (80013d4 <HAL_GPIO_Init+0x2dc>)
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	089b      	lsrs	r3, r3, #2
 800128a:	3302      	adds	r3, #2
 800128c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001290:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	f003 0303 	and.w	r3, r3, #3
 8001298:	009b      	lsls	r3, r3, #2
 800129a:	220f      	movs	r2, #15
 800129c:	fa02 f303 	lsl.w	r3, r2, r3
 80012a0:	43db      	mvns	r3, r3
 80012a2:	693a      	ldr	r2, [r7, #16]
 80012a4:	4013      	ands	r3, r2
 80012a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80012ae:	d019      	beq.n	80012e4 <HAL_GPIO_Init+0x1ec>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	4a49      	ldr	r2, [pc, #292]	; (80013d8 <HAL_GPIO_Init+0x2e0>)
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d013      	beq.n	80012e0 <HAL_GPIO_Init+0x1e8>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	4a48      	ldr	r2, [pc, #288]	; (80013dc <HAL_GPIO_Init+0x2e4>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d00d      	beq.n	80012dc <HAL_GPIO_Init+0x1e4>
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4a47      	ldr	r2, [pc, #284]	; (80013e0 <HAL_GPIO_Init+0x2e8>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d007      	beq.n	80012d8 <HAL_GPIO_Init+0x1e0>
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	4a46      	ldr	r2, [pc, #280]	; (80013e4 <HAL_GPIO_Init+0x2ec>)
 80012cc:	4293      	cmp	r3, r2
 80012ce:	d101      	bne.n	80012d4 <HAL_GPIO_Init+0x1dc>
 80012d0:	2304      	movs	r3, #4
 80012d2:	e008      	b.n	80012e6 <HAL_GPIO_Init+0x1ee>
 80012d4:	2307      	movs	r3, #7
 80012d6:	e006      	b.n	80012e6 <HAL_GPIO_Init+0x1ee>
 80012d8:	2303      	movs	r3, #3
 80012da:	e004      	b.n	80012e6 <HAL_GPIO_Init+0x1ee>
 80012dc:	2302      	movs	r3, #2
 80012de:	e002      	b.n	80012e6 <HAL_GPIO_Init+0x1ee>
 80012e0:	2301      	movs	r3, #1
 80012e2:	e000      	b.n	80012e6 <HAL_GPIO_Init+0x1ee>
 80012e4:	2300      	movs	r3, #0
 80012e6:	697a      	ldr	r2, [r7, #20]
 80012e8:	f002 0203 	and.w	r2, r2, #3
 80012ec:	0092      	lsls	r2, r2, #2
 80012ee:	4093      	lsls	r3, r2
 80012f0:	693a      	ldr	r2, [r7, #16]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012f6:	4937      	ldr	r1, [pc, #220]	; (80013d4 <HAL_GPIO_Init+0x2dc>)
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	089b      	lsrs	r3, r3, #2
 80012fc:	3302      	adds	r3, #2
 80012fe:	693a      	ldr	r2, [r7, #16]
 8001300:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001304:	4b38      	ldr	r3, [pc, #224]	; (80013e8 <HAL_GPIO_Init+0x2f0>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	43db      	mvns	r3, r3
 800130e:	693a      	ldr	r2, [r7, #16]
 8001310:	4013      	ands	r3, r2
 8001312:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800131c:	2b00      	cmp	r3, #0
 800131e:	d003      	beq.n	8001328 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001320:	693a      	ldr	r2, [r7, #16]
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	4313      	orrs	r3, r2
 8001326:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001328:	4a2f      	ldr	r2, [pc, #188]	; (80013e8 <HAL_GPIO_Init+0x2f0>)
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800132e:	4b2e      	ldr	r3, [pc, #184]	; (80013e8 <HAL_GPIO_Init+0x2f0>)
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	43db      	mvns	r3, r3
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	4013      	ands	r3, r2
 800133c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d003      	beq.n	8001352 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800134a:	693a      	ldr	r2, [r7, #16]
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	4313      	orrs	r3, r2
 8001350:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001352:	4a25      	ldr	r2, [pc, #148]	; (80013e8 <HAL_GPIO_Init+0x2f0>)
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001358:	4b23      	ldr	r3, [pc, #140]	; (80013e8 <HAL_GPIO_Init+0x2f0>)
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	43db      	mvns	r3, r3
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	4013      	ands	r3, r2
 8001366:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001370:	2b00      	cmp	r3, #0
 8001372:	d003      	beq.n	800137c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001374:	693a      	ldr	r2, [r7, #16]
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	4313      	orrs	r3, r2
 800137a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800137c:	4a1a      	ldr	r2, [pc, #104]	; (80013e8 <HAL_GPIO_Init+0x2f0>)
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001382:	4b19      	ldr	r3, [pc, #100]	; (80013e8 <HAL_GPIO_Init+0x2f0>)
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	43db      	mvns	r3, r3
 800138c:	693a      	ldr	r2, [r7, #16]
 800138e:	4013      	ands	r3, r2
 8001390:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d003      	beq.n	80013a6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800139e:	693a      	ldr	r2, [r7, #16]
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80013a6:	4a10      	ldr	r2, [pc, #64]	; (80013e8 <HAL_GPIO_Init+0x2f0>)
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	3301      	adds	r3, #1
 80013b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	fa22 f303 	lsr.w	r3, r2, r3
 80013bc:	2b00      	cmp	r3, #0
 80013be:	f47f aea3 	bne.w	8001108 <HAL_GPIO_Init+0x10>
  }
}
 80013c2:	bf00      	nop
 80013c4:	371c      	adds	r7, #28
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	40021000 	.word	0x40021000
 80013d4:	40010000 	.word	0x40010000
 80013d8:	48000400 	.word	0x48000400
 80013dc:	48000800 	.word	0x48000800
 80013e0:	48000c00 	.word	0x48000c00
 80013e4:	48001000 	.word	0x48001000
 80013e8:	40010400 	.word	0x40010400

080013ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	460b      	mov	r3, r1
 80013f6:	807b      	strh	r3, [r7, #2]
 80013f8:	4613      	mov	r3, r2
 80013fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013fc:	787b      	ldrb	r3, [r7, #1]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d003      	beq.n	800140a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001402:	887a      	ldrh	r2, [r7, #2]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001408:	e002      	b.n	8001410 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800140a:	887a      	ldrh	r2, [r7, #2]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001410:	bf00      	nop
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr

0800141c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800141c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800141e:	b08b      	sub	sp, #44	; 0x2c
 8001420:	af06      	add	r7, sp, #24
 8001422:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d101      	bne.n	800142e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e104      	b.n	8001638 <HAL_PCD_Init+0x21c>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001434:	b2db      	uxtb	r3, r3
 8001436:	2b00      	cmp	r3, #0
 8001438:	d106      	bne.n	8001448 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2200      	movs	r2, #0
 800143e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f007 f9a4 	bl	8008790 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2203      	movs	r2, #3
 800144c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4618      	mov	r0, r3
 8001456:	f003 fb25 	bl	8004aa4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	603b      	str	r3, [r7, #0]
 8001460:	687e      	ldr	r6, [r7, #4]
 8001462:	466d      	mov	r5, sp
 8001464:	f106 0410 	add.w	r4, r6, #16
 8001468:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800146a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800146c:	6823      	ldr	r3, [r4, #0]
 800146e:	602b      	str	r3, [r5, #0]
 8001470:	1d33      	adds	r3, r6, #4
 8001472:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001474:	6838      	ldr	r0, [r7, #0]
 8001476:	f003 faed 	bl	8004a54 <USB_CoreInit>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d005      	beq.n	800148c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2202      	movs	r2, #2
 8001484:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8001488:	2301      	movs	r3, #1
 800148a:	e0d5      	b.n	8001638 <HAL_PCD_Init+0x21c>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2100      	movs	r1, #0
 8001492:	4618      	mov	r0, r3
 8001494:	f003 fb21 	bl	8004ada <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001498:	2300      	movs	r3, #0
 800149a:	73fb      	strb	r3, [r7, #15]
 800149c:	e04c      	b.n	8001538 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800149e:	7bfb      	ldrb	r3, [r7, #15]
 80014a0:	6879      	ldr	r1, [r7, #4]
 80014a2:	1c5a      	adds	r2, r3, #1
 80014a4:	4613      	mov	r3, r2
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	4413      	add	r3, r2
 80014aa:	00db      	lsls	r3, r3, #3
 80014ac:	440b      	add	r3, r1
 80014ae:	3301      	adds	r3, #1
 80014b0:	2201      	movs	r2, #1
 80014b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80014b4:	7bfb      	ldrb	r3, [r7, #15]
 80014b6:	6879      	ldr	r1, [r7, #4]
 80014b8:	1c5a      	adds	r2, r3, #1
 80014ba:	4613      	mov	r3, r2
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	4413      	add	r3, r2
 80014c0:	00db      	lsls	r3, r3, #3
 80014c2:	440b      	add	r3, r1
 80014c4:	7bfa      	ldrb	r2, [r7, #15]
 80014c6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80014c8:	7bfa      	ldrb	r2, [r7, #15]
 80014ca:	7bfb      	ldrb	r3, [r7, #15]
 80014cc:	b298      	uxth	r0, r3
 80014ce:	6879      	ldr	r1, [r7, #4]
 80014d0:	4613      	mov	r3, r2
 80014d2:	009b      	lsls	r3, r3, #2
 80014d4:	4413      	add	r3, r2
 80014d6:	00db      	lsls	r3, r3, #3
 80014d8:	440b      	add	r3, r1
 80014da:	3336      	adds	r3, #54	; 0x36
 80014dc:	4602      	mov	r2, r0
 80014de:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80014e0:	7bfb      	ldrb	r3, [r7, #15]
 80014e2:	6879      	ldr	r1, [r7, #4]
 80014e4:	1c5a      	adds	r2, r3, #1
 80014e6:	4613      	mov	r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	4413      	add	r3, r2
 80014ec:	00db      	lsls	r3, r3, #3
 80014ee:	440b      	add	r3, r1
 80014f0:	3303      	adds	r3, #3
 80014f2:	2200      	movs	r2, #0
 80014f4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80014f6:	7bfa      	ldrb	r2, [r7, #15]
 80014f8:	6879      	ldr	r1, [r7, #4]
 80014fa:	4613      	mov	r3, r2
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	4413      	add	r3, r2
 8001500:	00db      	lsls	r3, r3, #3
 8001502:	440b      	add	r3, r1
 8001504:	3338      	adds	r3, #56	; 0x38
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800150a:	7bfa      	ldrb	r2, [r7, #15]
 800150c:	6879      	ldr	r1, [r7, #4]
 800150e:	4613      	mov	r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	4413      	add	r3, r2
 8001514:	00db      	lsls	r3, r3, #3
 8001516:	440b      	add	r3, r1
 8001518:	333c      	adds	r3, #60	; 0x3c
 800151a:	2200      	movs	r2, #0
 800151c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800151e:	7bfa      	ldrb	r2, [r7, #15]
 8001520:	6879      	ldr	r1, [r7, #4]
 8001522:	4613      	mov	r3, r2
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	4413      	add	r3, r2
 8001528:	00db      	lsls	r3, r3, #3
 800152a:	440b      	add	r3, r1
 800152c:	3340      	adds	r3, #64	; 0x40
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001532:	7bfb      	ldrb	r3, [r7, #15]
 8001534:	3301      	adds	r3, #1
 8001536:	73fb      	strb	r3, [r7, #15]
 8001538:	7bfa      	ldrb	r2, [r7, #15]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	429a      	cmp	r2, r3
 8001540:	d3ad      	bcc.n	800149e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001542:	2300      	movs	r3, #0
 8001544:	73fb      	strb	r3, [r7, #15]
 8001546:	e044      	b.n	80015d2 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001548:	7bfa      	ldrb	r2, [r7, #15]
 800154a:	6879      	ldr	r1, [r7, #4]
 800154c:	4613      	mov	r3, r2
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	4413      	add	r3, r2
 8001552:	00db      	lsls	r3, r3, #3
 8001554:	440b      	add	r3, r1
 8001556:	f203 1369 	addw	r3, r3, #361	; 0x169
 800155a:	2200      	movs	r2, #0
 800155c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800155e:	7bfa      	ldrb	r2, [r7, #15]
 8001560:	6879      	ldr	r1, [r7, #4]
 8001562:	4613      	mov	r3, r2
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	4413      	add	r3, r2
 8001568:	00db      	lsls	r3, r3, #3
 800156a:	440b      	add	r3, r1
 800156c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001570:	7bfa      	ldrb	r2, [r7, #15]
 8001572:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001574:	7bfa      	ldrb	r2, [r7, #15]
 8001576:	6879      	ldr	r1, [r7, #4]
 8001578:	4613      	mov	r3, r2
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	4413      	add	r3, r2
 800157e:	00db      	lsls	r3, r3, #3
 8001580:	440b      	add	r3, r1
 8001582:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001586:	2200      	movs	r2, #0
 8001588:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800158a:	7bfa      	ldrb	r2, [r7, #15]
 800158c:	6879      	ldr	r1, [r7, #4]
 800158e:	4613      	mov	r3, r2
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	4413      	add	r3, r2
 8001594:	00db      	lsls	r3, r3, #3
 8001596:	440b      	add	r3, r1
 8001598:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80015a0:	7bfa      	ldrb	r2, [r7, #15]
 80015a2:	6879      	ldr	r1, [r7, #4]
 80015a4:	4613      	mov	r3, r2
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	4413      	add	r3, r2
 80015aa:	00db      	lsls	r3, r3, #3
 80015ac:	440b      	add	r3, r1
 80015ae:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80015b6:	7bfa      	ldrb	r2, [r7, #15]
 80015b8:	6879      	ldr	r1, [r7, #4]
 80015ba:	4613      	mov	r3, r2
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	4413      	add	r3, r2
 80015c0:	00db      	lsls	r3, r3, #3
 80015c2:	440b      	add	r3, r1
 80015c4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80015c8:	2200      	movs	r2, #0
 80015ca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015cc:	7bfb      	ldrb	r3, [r7, #15]
 80015ce:	3301      	adds	r3, #1
 80015d0:	73fb      	strb	r3, [r7, #15]
 80015d2:	7bfa      	ldrb	r2, [r7, #15]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	429a      	cmp	r2, r3
 80015da:	d3b5      	bcc.n	8001548 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	603b      	str	r3, [r7, #0]
 80015e2:	687e      	ldr	r6, [r7, #4]
 80015e4:	466d      	mov	r5, sp
 80015e6:	f106 0410 	add.w	r4, r6, #16
 80015ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015ee:	6823      	ldr	r3, [r4, #0]
 80015f0:	602b      	str	r3, [r5, #0]
 80015f2:	1d33      	adds	r3, r6, #4
 80015f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015f6:	6838      	ldr	r0, [r7, #0]
 80015f8:	f003 fa7c 	bl	8004af4 <USB_DevInit>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d005      	beq.n	800160e <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2202      	movs	r2, #2
 8001606:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	e014      	b.n	8001638 <HAL_PCD_Init+0x21c>
  }

  hpcd->USB_Address = 0U;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2200      	movs	r2, #0
 8001612:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2201      	movs	r2, #1
 800161a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	69db      	ldr	r3, [r3, #28]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d102      	bne.n	800162c <HAL_PCD_Init+0x210>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f001 fa63 	bl	8002af2 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4618      	mov	r0, r3
 8001632:	f005 fa35 	bl	8006aa0 <USB_DevDisconnect>

  return HAL_OK;
 8001636:	2300      	movs	r3, #0
}
 8001638:	4618      	mov	r0, r3
 800163a:	3714      	adds	r7, #20
 800163c:	46bd      	mov	sp, r7
 800163e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001640 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800164e:	2b01      	cmp	r3, #1
 8001650:	d101      	bne.n	8001656 <HAL_PCD_Start+0x16>
 8001652:	2302      	movs	r3, #2
 8001654:	e012      	b.n	800167c <HAL_PCD_Start+0x3c>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2201      	movs	r2, #1
 800165a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4618      	mov	r0, r3
 8001664:	f003 fa07 	bl	8004a76 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4618      	mov	r0, r3
 800166e:	f005 fa00 	bl	8006a72 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2200      	movs	r2, #0
 8001676:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800167a:	2300      	movs	r3, #0
}
 800167c:	4618      	mov	r0, r3
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}

08001684 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4618      	mov	r0, r3
 8001692:	f005 fa1a 	bl	8006aca <USB_ReadInterrupts>
 8001696:	4603      	mov	r3, r0
 8001698:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800169c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80016a0:	d102      	bne.n	80016a8 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f000 fb5b 	bl	8001d5e <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f005 fa0c 	bl	8006aca <USB_ReadInterrupts>
 80016b2:	4603      	mov	r3, r0
 80016b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016bc:	d112      	bne.n	80016e4 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80016d0:	b292      	uxth	r2, r2
 80016d2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f007 f8fb 	bl	80088d2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80016dc:	2100      	movs	r1, #0
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f000 f91e 	bl	8001920 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4618      	mov	r0, r3
 80016ea:	f005 f9ee 	bl	8006aca <USB_ReadInterrupts>
 80016ee:	4603      	mov	r3, r0
 80016f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80016f8:	d10b      	bne.n	8001712 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001702:	b29a      	uxth	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800170c:	b292      	uxth	r2, r2
 800170e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4618      	mov	r0, r3
 8001718:	f005 f9d7 	bl	8006aca <USB_ReadInterrupts>
 800171c:	4603      	mov	r3, r0
 800171e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001722:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001726:	d10b      	bne.n	8001740 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001730:	b29a      	uxth	r2, r3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800173a:	b292      	uxth	r2, r2
 800173c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4618      	mov	r0, r3
 8001746:	f005 f9c0 	bl	8006aca <USB_ReadInterrupts>
 800174a:	4603      	mov	r3, r0
 800174c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001750:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001754:	d133      	bne.n	80017be <HAL_PCD_IRQHandler+0x13a>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800175e:	b29a      	uxth	r2, r3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f022 0204 	bic.w	r2, r2, #4
 8001768:	b292      	uxth	r2, r2
 800176a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001776:	b29a      	uxth	r2, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f022 0208 	bic.w	r2, r2, #8
 8001780:	b292      	uxth	r2, r2
 8001782:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 800178c:	2b01      	cmp	r3, #1
 800178e:	d107      	bne.n	80017a0 <HAL_PCD_IRQHandler+0x11c>
    {
      hpcd->LPM_State = LPM_L0;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2200      	movs	r2, #0
 8001794:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001798:	2100      	movs	r1, #0
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f007 fb4a 	bl	8008e34 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f007 f8cf 	bl	8008944 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80017ae:	b29a      	uxth	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80017b8:	b292      	uxth	r2, r2
 80017ba:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f005 f981 	bl	8006aca <USB_ReadInterrupts>
 80017c8:	4603      	mov	r3, r0
 80017ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80017d2:	d126      	bne.n	8001822 <HAL_PCD_IRQHandler+0x19e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80017dc:	b29a      	uxth	r2, r3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f042 0208 	orr.w	r2, r2, #8
 80017e6:	b292      	uxth	r2, r2
 80017e8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80017f4:	b29a      	uxth	r2, r3
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80017fe:	b292      	uxth	r2, r2
 8001800:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800180c:	b29a      	uxth	r2, r3
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f042 0204 	orr.w	r2, r2, #4
 8001816:	b292      	uxth	r2, r2
 8001818:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f007 f877 	bl	8008910 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  /* Handle LPM Interrupt */
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4618      	mov	r0, r3
 8001828:	f005 f94f 	bl	8006aca <USB_ReadInterrupts>
 800182c:	4603      	mov	r3, r0
 800182e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001832:	2b80      	cmp	r3, #128	; 0x80
 8001834:	d13f      	bne.n	80018b6 <HAL_PCD_IRQHandler+0x232>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800183e:	b29a      	uxth	r2, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001848:	b292      	uxth	r2, r2
 800184a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d12b      	bne.n	80018b0 <HAL_PCD_IRQHandler+0x22c>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001860:	b29a      	uxth	r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f042 0204 	orr.w	r2, r2, #4
 800186a:	b292      	uxth	r2, r2
 800186c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001878:	b29a      	uxth	r2, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f042 0208 	orr.w	r2, r2, #8
 8001882:	b292      	uxth	r2, r2
 8001884:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2201      	movs	r2, #1
 800188c:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8001898:	b29b      	uxth	r3, r3
 800189a:	089b      	lsrs	r3, r3, #2
 800189c:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f8c3 22e4 	str.w	r2, [r3, #740]	; 0x2e4
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80018a6:	2101      	movs	r1, #1
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f007 fac3 	bl	8008e34 <HAL_PCDEx_LPM_Callback>
 80018ae:	e002      	b.n	80018b6 <HAL_PCD_IRQHandler+0x232>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 80018b0:	6878      	ldr	r0, [r7, #4]
 80018b2:	f007 f82d 	bl	8008910 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f005 f905 	bl	8006aca <USB_ReadInterrupts>
 80018c0:	4603      	mov	r3, r0
 80018c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80018ca:	d10e      	bne.n	80018ea <HAL_PCD_IRQHandler+0x266>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80018d4:	b29a      	uxth	r2, r3
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80018de:	b292      	uxth	r2, r2
 80018e0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f006 ffe6 	bl	80088b6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f005 f8eb 	bl	8006aca <USB_ReadInterrupts>
 80018f4:	4603      	mov	r3, r0
 80018f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80018fe:	d10b      	bne.n	8001918 <HAL_PCD_IRQHandler+0x294>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001908:	b29a      	uxth	r2, r3
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001912:	b292      	uxth	r2, r2
 8001914:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8001918:	bf00      	nop
 800191a:	3708      	adds	r7, #8
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	460b      	mov	r3, r1
 800192a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001932:	2b01      	cmp	r3, #1
 8001934:	d101      	bne.n	800193a <HAL_PCD_SetAddress+0x1a>
 8001936:	2302      	movs	r3, #2
 8001938:	e013      	b.n	8001962 <HAL_PCD_SetAddress+0x42>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2201      	movs	r2, #1
 800193e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	78fa      	ldrb	r2, [r7, #3]
 8001946:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	78fa      	ldrb	r2, [r7, #3]
 8001950:	4611      	mov	r1, r2
 8001952:	4618      	mov	r0, r3
 8001954:	f005 f879 	bl	8006a4a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2200      	movs	r2, #0
 800195c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001960:	2300      	movs	r3, #0
}
 8001962:	4618      	mov	r0, r3
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b084      	sub	sp, #16
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
 8001972:	4608      	mov	r0, r1
 8001974:	4611      	mov	r1, r2
 8001976:	461a      	mov	r2, r3
 8001978:	4603      	mov	r3, r0
 800197a:	70fb      	strb	r3, [r7, #3]
 800197c:	460b      	mov	r3, r1
 800197e:	803b      	strh	r3, [r7, #0]
 8001980:	4613      	mov	r3, r2
 8001982:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001984:	2300      	movs	r3, #0
 8001986:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001988:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800198c:	2b00      	cmp	r3, #0
 800198e:	da0e      	bge.n	80019ae <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001990:	78fb      	ldrb	r3, [r7, #3]
 8001992:	f003 0307 	and.w	r3, r3, #7
 8001996:	1c5a      	adds	r2, r3, #1
 8001998:	4613      	mov	r3, r2
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	4413      	add	r3, r2
 800199e:	00db      	lsls	r3, r3, #3
 80019a0:	687a      	ldr	r2, [r7, #4]
 80019a2:	4413      	add	r3, r2
 80019a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2201      	movs	r2, #1
 80019aa:	705a      	strb	r2, [r3, #1]
 80019ac:	e00e      	b.n	80019cc <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80019ae:	78fb      	ldrb	r3, [r7, #3]
 80019b0:	f003 0207 	and.w	r2, r3, #7
 80019b4:	4613      	mov	r3, r2
 80019b6:	009b      	lsls	r3, r3, #2
 80019b8:	4413      	add	r3, r2
 80019ba:	00db      	lsls	r3, r3, #3
 80019bc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80019c0:	687a      	ldr	r2, [r7, #4]
 80019c2:	4413      	add	r3, r2
 80019c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2200      	movs	r2, #0
 80019ca:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80019cc:	78fb      	ldrb	r3, [r7, #3]
 80019ce:	f003 0307 	and.w	r3, r3, #7
 80019d2:	b2da      	uxtb	r2, r3
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80019d8:	883a      	ldrh	r2, [r7, #0]
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	78ba      	ldrb	r2, [r7, #2]
 80019e2:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	785b      	ldrb	r3, [r3, #1]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d004      	beq.n	80019f6 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	781b      	ldrb	r3, [r3, #0]
 80019f0:	b29a      	uxth	r2, r3
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80019f6:	78bb      	ldrb	r3, [r7, #2]
 80019f8:	2b02      	cmp	r3, #2
 80019fa:	d102      	bne.n	8001a02 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2200      	movs	r2, #0
 8001a00:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d101      	bne.n	8001a10 <HAL_PCD_EP_Open+0xa6>
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	e00e      	b.n	8001a2e <HAL_PCD_EP_Open+0xc4>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2201      	movs	r2, #1
 8001a14:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	68f9      	ldr	r1, [r7, #12]
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f003 f88a 	bl	8004b38 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2200      	movs	r2, #0
 8001a28:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8001a2c:	7afb      	ldrb	r3, [r7, #11]
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3710      	adds	r7, #16
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}

08001a36 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001a36:	b580      	push	{r7, lr}
 8001a38:	b084      	sub	sp, #16
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
 8001a3e:	460b      	mov	r3, r1
 8001a40:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001a42:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	da0e      	bge.n	8001a68 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001a4a:	78fb      	ldrb	r3, [r7, #3]
 8001a4c:	f003 0307 	and.w	r3, r3, #7
 8001a50:	1c5a      	adds	r2, r3, #1
 8001a52:	4613      	mov	r3, r2
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	4413      	add	r3, r2
 8001a58:	00db      	lsls	r3, r3, #3
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2201      	movs	r2, #1
 8001a64:	705a      	strb	r2, [r3, #1]
 8001a66:	e00e      	b.n	8001a86 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001a68:	78fb      	ldrb	r3, [r7, #3]
 8001a6a:	f003 0207 	and.w	r2, r3, #7
 8001a6e:	4613      	mov	r3, r2
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	4413      	add	r3, r2
 8001a74:	00db      	lsls	r3, r3, #3
 8001a76:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	2200      	movs	r2, #0
 8001a84:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001a86:	78fb      	ldrb	r3, [r7, #3]
 8001a88:	f003 0307 	and.w	r3, r3, #7
 8001a8c:	b2da      	uxtb	r2, r3
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d101      	bne.n	8001aa0 <HAL_PCD_EP_Close+0x6a>
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	e00e      	b.n	8001abe <HAL_PCD_EP_Close+0x88>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	68f9      	ldr	r1, [r7, #12]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f003 fbb0 	bl	8005214 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3710      	adds	r7, #16
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b086      	sub	sp, #24
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	60f8      	str	r0, [r7, #12]
 8001ace:	607a      	str	r2, [r7, #4]
 8001ad0:	603b      	str	r3, [r7, #0]
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ad6:	7afb      	ldrb	r3, [r7, #11]
 8001ad8:	f003 0207 	and.w	r2, r3, #7
 8001adc:	4613      	mov	r3, r2
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	4413      	add	r3, r2
 8001ae2:	00db      	lsls	r3, r3, #3
 8001ae4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001ae8:	68fa      	ldr	r2, [r7, #12]
 8001aea:	4413      	add	r3, r2
 8001aec:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	687a      	ldr	r2, [r7, #4]
 8001af2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	683a      	ldr	r2, [r7, #0]
 8001af8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	2200      	movs	r2, #0
 8001afe:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	2200      	movs	r2, #0
 8001b04:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001b06:	7afb      	ldrb	r3, [r7, #11]
 8001b08:	f003 0307 	and.w	r3, r3, #7
 8001b0c:	b2da      	uxtb	r2, r3
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001b12:	7afb      	ldrb	r3, [r7, #11]
 8001b14:	f003 0307 	and.w	r3, r3, #7
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d106      	bne.n	8001b2a <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	6979      	ldr	r1, [r7, #20]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f003 fd63 	bl	80055ee <USB_EPStartXfer>
 8001b28:	e005      	b.n	8001b36 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	6979      	ldr	r1, [r7, #20]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f003 fd5c 	bl	80055ee <USB_EPStartXfer>
  }

  return HAL_OK;
 8001b36:	2300      	movs	r3, #0
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	3718      	adds	r7, #24
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	460b      	mov	r3, r1
 8001b4a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001b4c:	78fb      	ldrb	r3, [r7, #3]
 8001b4e:	f003 0207 	and.w	r2, r3, #7
 8001b52:	6879      	ldr	r1, [r7, #4]
 8001b54:	4613      	mov	r3, r2
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	4413      	add	r3, r2
 8001b5a:	00db      	lsls	r3, r3, #3
 8001b5c:	440b      	add	r3, r1
 8001b5e:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8001b62:	681b      	ldr	r3, [r3, #0]
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	370c      	adds	r7, #12
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr

08001b70 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b086      	sub	sp, #24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	60f8      	str	r0, [r7, #12]
 8001b78:	607a      	str	r2, [r7, #4]
 8001b7a:	603b      	str	r3, [r7, #0]
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b80:	7afb      	ldrb	r3, [r7, #11]
 8001b82:	f003 0307 	and.w	r3, r3, #7
 8001b86:	1c5a      	adds	r2, r3, #1
 8001b88:	4613      	mov	r3, r2
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	4413      	add	r3, r2
 8001b8e:	00db      	lsls	r3, r3, #3
 8001b90:	68fa      	ldr	r2, [r7, #12]
 8001b92:	4413      	add	r3, r2
 8001b94:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	687a      	ldr	r2, [r7, #4]
 8001b9a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	683a      	ldr	r2, [r7, #0]
 8001ba0:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	683a      	ldr	r2, [r7, #0]
 8001bae:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	2201      	movs	r2, #1
 8001bba:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001bbc:	7afb      	ldrb	r3, [r7, #11]
 8001bbe:	f003 0307 	and.w	r3, r3, #7
 8001bc2:	b2da      	uxtb	r2, r3
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001bc8:	7afb      	ldrb	r3, [r7, #11]
 8001bca:	f003 0307 	and.w	r3, r3, #7
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d106      	bne.n	8001be0 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	6979      	ldr	r1, [r7, #20]
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f003 fd08 	bl	80055ee <USB_EPStartXfer>
 8001bde:	e005      	b.n	8001bec <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	6979      	ldr	r1, [r7, #20]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f003 fd01 	bl	80055ee <USB_EPStartXfer>
  }

  return HAL_OK;
 8001bec:	2300      	movs	r3, #0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3718      	adds	r7, #24
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b084      	sub	sp, #16
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
 8001bfe:	460b      	mov	r3, r1
 8001c00:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001c02:	78fb      	ldrb	r3, [r7, #3]
 8001c04:	f003 0207 	and.w	r2, r3, #7
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	429a      	cmp	r2, r3
 8001c0e:	d901      	bls.n	8001c14 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e04c      	b.n	8001cae <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001c14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	da0e      	bge.n	8001c3a <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c1c:	78fb      	ldrb	r3, [r7, #3]
 8001c1e:	f003 0307 	and.w	r3, r3, #7
 8001c22:	1c5a      	adds	r2, r3, #1
 8001c24:	4613      	mov	r3, r2
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	4413      	add	r3, r2
 8001c2a:	00db      	lsls	r3, r3, #3
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	4413      	add	r3, r2
 8001c30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	2201      	movs	r2, #1
 8001c36:	705a      	strb	r2, [r3, #1]
 8001c38:	e00c      	b.n	8001c54 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001c3a:	78fa      	ldrb	r2, [r7, #3]
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	4413      	add	r3, r2
 8001c42:	00db      	lsls	r3, r3, #3
 8001c44:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	4413      	add	r3, r2
 8001c4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2200      	movs	r2, #0
 8001c52:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	2201      	movs	r2, #1
 8001c58:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c5a:	78fb      	ldrb	r3, [r7, #3]
 8001c5c:	f003 0307 	and.w	r3, r3, #7
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d101      	bne.n	8001c74 <HAL_PCD_EP_SetStall+0x7e>
 8001c70:	2302      	movs	r3, #2
 8001c72:	e01c      	b.n	8001cae <HAL_PCD_EP_SetStall+0xb8>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2201      	movs	r2, #1
 8001c78:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	68f9      	ldr	r1, [r7, #12]
 8001c82:	4618      	mov	r0, r3
 8001c84:	f004 fde2 	bl	800684c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001c88:	78fb      	ldrb	r3, [r7, #3]
 8001c8a:	f003 0307 	and.w	r3, r3, #7
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d108      	bne.n	8001ca4 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4610      	mov	r0, r2
 8001ca0:	f004 ff23 	bl	8006aea <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3710      	adds	r7, #16
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b084      	sub	sp, #16
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001cc2:	78fb      	ldrb	r3, [r7, #3]
 8001cc4:	f003 020f 	and.w	r2, r3, #15
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d901      	bls.n	8001cd4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e040      	b.n	8001d56 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001cd4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	da0e      	bge.n	8001cfa <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001cdc:	78fb      	ldrb	r3, [r7, #3]
 8001cde:	f003 0307 	and.w	r3, r3, #7
 8001ce2:	1c5a      	adds	r2, r3, #1
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	4413      	add	r3, r2
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	4413      	add	r3, r2
 8001cf0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	705a      	strb	r2, [r3, #1]
 8001cf8:	e00e      	b.n	8001d18 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001cfa:	78fb      	ldrb	r3, [r7, #3]
 8001cfc:	f003 0207 	and.w	r2, r3, #7
 8001d00:	4613      	mov	r3, r2
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	4413      	add	r3, r2
 8001d06:	00db      	lsls	r3, r3, #3
 8001d08:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001d0c:	687a      	ldr	r2, [r7, #4]
 8001d0e:	4413      	add	r3, r2
 8001d10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	2200      	movs	r2, #0
 8001d16:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d1e:	78fb      	ldrb	r3, [r7, #3]
 8001d20:	f003 0307 	and.w	r3, r3, #7
 8001d24:	b2da      	uxtb	r2, r3
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d101      	bne.n	8001d38 <HAL_PCD_EP_ClrStall+0x82>
 8001d34:	2302      	movs	r3, #2
 8001d36:	e00e      	b.n	8001d56 <HAL_PCD_EP_ClrStall+0xa0>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	68f9      	ldr	r1, [r7, #12]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f004 fdd1 	bl	80068ee <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3710      	adds	r7, #16
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b08e      	sub	sp, #56	; 0x38
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001d66:	e2d1      	b.n	800230c <PCD_EP_ISR_Handler+0x5ae>
  {
    wIstr = hpcd->Instance->ISTR;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001d70:	85fb      	strh	r3, [r7, #46]	; 0x2e
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001d72:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	f003 030f 	and.w	r3, r3, #15
 8001d7a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8001d7e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	f040 8152 	bne.w	800202c <PCD_EP_ISR_Handler+0x2ce>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001d88:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001d8a:	f003 0310 	and.w	r3, r3, #16
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d150      	bne.n	8001e34 <PCD_EP_ISR_Handler+0xd6>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	881b      	ldrh	r3, [r3, #0]
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001d9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001da2:	81fb      	strh	r3, [r7, #14]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	89fb      	ldrh	r3, [r7, #14]
 8001daa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001dae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	3328      	adds	r3, #40	; 0x28
 8001dba:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001dc4:	b29b      	uxth	r3, r3
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	00db      	lsls	r3, r3, #3
 8001dce:	4413      	add	r3, r2
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	6812      	ldr	r2, [r2, #0]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8001dda:	881b      	ldrh	r3, [r3, #0]
 8001ddc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de6:	695a      	ldr	r2, [r3, #20]
 8001de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dea:	69db      	ldr	r3, [r3, #28]
 8001dec:	441a      	add	r2, r3
 8001dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df0:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001df2:	2100      	movs	r1, #0
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	f006 fd44 	bl	8008882 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	f000 8282 	beq.w	800230c <PCD_EP_ISR_Handler+0x5ae>
 8001e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	f040 827d 	bne.w	800230c <PCD_EP_ISR_Handler+0x5ae>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001e1e:	b2da      	uxtb	r2, r3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	b292      	uxth	r2, r2
 8001e26:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001e32:	e26b      	b.n	800230c <PCD_EP_ISR_Handler+0x5ae>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001e3a:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	881b      	ldrh	r3, [r3, #0]
 8001e42:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001e44:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001e46:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d032      	beq.n	8001eb4 <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	461a      	mov	r2, r3
 8001e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	00db      	lsls	r3, r3, #3
 8001e60:	4413      	add	r3, r2
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	6812      	ldr	r2, [r2, #0]
 8001e66:	4413      	add	r3, r2
 8001e68:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8001e6c:	881b      	ldrh	r3, [r3, #0]
 8001e6e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e74:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6818      	ldr	r0, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8001e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e82:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e86:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001e88:	b29b      	uxth	r3, r3
 8001e8a:	f004 fe7b 	bl	8006b84 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	881b      	ldrh	r3, [r3, #0]
 8001e94:	b29a      	uxth	r2, r3
 8001e96:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	823b      	strh	r3, [r7, #16]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	8a3a      	ldrh	r2, [r7, #16]
 8001ea4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001ea8:	b292      	uxth	r2, r2
 8001eaa:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f006 fcbb 	bl	8008828 <HAL_PCD_SetupStageCallback>
 8001eb2:	e22b      	b.n	800230c <PCD_EP_ISR_Handler+0x5ae>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001eb4:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	f280 8227 	bge.w	800230c <PCD_EP_ISR_Handler+0x5ae>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	881b      	ldrh	r3, [r3, #0]
 8001ec4:	b29a      	uxth	r2, r3
 8001ec6:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001eca:	4013      	ands	r3, r2
 8001ecc:	83bb      	strh	r3, [r7, #28]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	8bba      	ldrh	r2, [r7, #28]
 8001ed4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001ed8:	b292      	uxth	r2, r2
 8001eda:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	00db      	lsls	r3, r3, #3
 8001eee:	4413      	add	r3, r2
 8001ef0:	687a      	ldr	r2, [r7, #4]
 8001ef2:	6812      	ldr	r2, [r2, #0]
 8001ef4:	4413      	add	r3, r2
 8001ef6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8001efa:	881b      	ldrh	r3, [r3, #0]
 8001efc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f02:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f06:	69db      	ldr	r3, [r3, #28]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d019      	beq.n	8001f40 <PCD_EP_ISR_Handler+0x1e2>
 8001f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f0e:	695b      	ldr	r3, [r3, #20]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d015      	beq.n	8001f40 <PCD_EP_ISR_Handler+0x1e2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6818      	ldr	r0, [r3, #0]
 8001f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1a:	6959      	ldr	r1, [r3, #20]
 8001f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8001f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f22:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	f004 fe2d 	bl	8006b84 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8001f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f2c:	695a      	ldr	r2, [r3, #20]
 8001f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f30:	69db      	ldr	r3, [r3, #28]
 8001f32:	441a      	add	r2, r3
 8001f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f36:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001f38:	2100      	movs	r1, #0
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f006 fc86 	bl	800884c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	61bb      	str	r3, [r7, #24]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	461a      	mov	r2, r3
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	4413      	add	r3, r2
 8001f56:	61bb      	str	r3, [r7, #24]
 8001f58:	69bb      	ldr	r3, [r7, #24]
 8001f5a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8001f5e:	617b      	str	r3, [r7, #20]
 8001f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f62:	691b      	ldr	r3, [r3, #16]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d112      	bne.n	8001f8e <PCD_EP_ISR_Handler+0x230>
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	881b      	ldrh	r3, [r3, #0]
 8001f6c:	b29b      	uxth	r3, r3
 8001f6e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8001f72:	b29a      	uxth	r2, r3
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	801a      	strh	r2, [r3, #0]
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	881b      	ldrh	r3, [r3, #0]
 8001f7c:	b29b      	uxth	r3, r3
 8001f7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f86:	b29a      	uxth	r2, r3
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	801a      	strh	r2, [r3, #0]
 8001f8c:	e02f      	b.n	8001fee <PCD_EP_ISR_Handler+0x290>
 8001f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	2b3e      	cmp	r3, #62	; 0x3e
 8001f94:	d813      	bhi.n	8001fbe <PCD_EP_ISR_Handler+0x260>
 8001f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f98:	691b      	ldr	r3, [r3, #16]
 8001f9a:	085b      	lsrs	r3, r3, #1
 8001f9c:	633b      	str	r3, [r7, #48]	; 0x30
 8001f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	f003 0301 	and.w	r3, r3, #1
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d002      	beq.n	8001fb0 <PCD_EP_ISR_Handler+0x252>
 8001faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fac:	3301      	adds	r3, #1
 8001fae:	633b      	str	r3, [r7, #48]	; 0x30
 8001fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	029b      	lsls	r3, r3, #10
 8001fb6:	b29a      	uxth	r2, r3
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	801a      	strh	r2, [r3, #0]
 8001fbc:	e017      	b.n	8001fee <PCD_EP_ISR_Handler+0x290>
 8001fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc0:	691b      	ldr	r3, [r3, #16]
 8001fc2:	095b      	lsrs	r3, r3, #5
 8001fc4:	633b      	str	r3, [r7, #48]	; 0x30
 8001fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fc8:	691b      	ldr	r3, [r3, #16]
 8001fca:	f003 031f 	and.w	r3, r3, #31
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d102      	bne.n	8001fd8 <PCD_EP_ISR_Handler+0x27a>
 8001fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fd4:	3b01      	subs	r3, #1
 8001fd6:	633b      	str	r3, [r7, #48]	; 0x30
 8001fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	029b      	lsls	r3, r3, #10
 8001fde:	b29b      	uxth	r3, r3
 8001fe0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001fe4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001fe8:	b29a      	uxth	r2, r3
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	881b      	ldrh	r3, [r3, #0]
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001ffa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ffe:	827b      	strh	r3, [r7, #18]
 8002000:	8a7b      	ldrh	r3, [r7, #18]
 8002002:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002006:	827b      	strh	r3, [r7, #18]
 8002008:	8a7b      	ldrh	r3, [r7, #18]
 800200a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800200e:	827b      	strh	r3, [r7, #18]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	8a7b      	ldrh	r3, [r7, #18]
 8002016:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800201a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800201e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002022:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002026:	b29b      	uxth	r3, r3
 8002028:	8013      	strh	r3, [r2, #0]
 800202a:	e16f      	b.n	800230c <PCD_EP_ISR_Handler+0x5ae>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	461a      	mov	r2, r3
 8002032:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	881b      	ldrh	r3, [r3, #0]
 800203c:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800203e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002042:	2b00      	cmp	r3, #0
 8002044:	f280 80e4 	bge.w	8002210 <PCD_EP_ISR_Handler+0x4b2>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	461a      	mov	r2, r3
 800204e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	4413      	add	r3, r2
 8002056:	881b      	ldrh	r3, [r3, #0]
 8002058:	b29a      	uxth	r2, r3
 800205a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800205e:	4013      	ands	r3, r2
 8002060:	853b      	strh	r3, [r7, #40]	; 0x28
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	461a      	mov	r2, r3
 8002068:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	4413      	add	r3, r2
 8002070:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002072:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002076:	b292      	uxth	r2, r2
 8002078:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800207a:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800207e:	4613      	mov	r3, r2
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	4413      	add	r3, r2
 8002084:	00db      	lsls	r3, r3, #3
 8002086:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	4413      	add	r3, r2
 800208e:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002092:	7b1b      	ldrb	r3, [r3, #12]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d120      	bne.n	80020da <PCD_EP_ISR_Handler+0x37c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	461a      	mov	r2, r3
 80020a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	00db      	lsls	r3, r3, #3
 80020aa:	4413      	add	r3, r2
 80020ac:	687a      	ldr	r2, [r7, #4]
 80020ae:	6812      	ldr	r2, [r2, #0]
 80020b0:	4413      	add	r3, r2
 80020b2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80020b6:	881b      	ldrh	r3, [r3, #0]
 80020b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80020bc:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 80020be:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	f000 8083 	beq.w	80021cc <PCD_EP_ISR_Handler+0x46e>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6818      	ldr	r0, [r3, #0]
 80020ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020cc:	6959      	ldr	r1, [r3, #20]
 80020ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d0:	88da      	ldrh	r2, [r3, #6]
 80020d2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80020d4:	f004 fd56 	bl	8006b84 <USB_ReadPMA>
 80020d8:	e078      	b.n	80021cc <PCD_EP_ISR_Handler+0x46e>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80020da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020dc:	78db      	ldrb	r3, [r3, #3]
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d108      	bne.n	80020f4 <PCD_EP_ISR_Handler+0x396>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80020e2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80020e4:	461a      	mov	r2, r3
 80020e6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f000 f91d 	bl	8002328 <HAL_PCD_EP_DB_Receive>
 80020ee:	4603      	mov	r3, r0
 80020f0:	86fb      	strh	r3, [r7, #54]	; 0x36
 80020f2:	e06b      	b.n	80021cc <PCD_EP_ISR_Handler+0x46e>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	461a      	mov	r2, r3
 80020fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	4413      	add	r3, r2
 8002102:	881b      	ldrh	r3, [r3, #0]
 8002104:	b29b      	uxth	r3, r3
 8002106:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800210a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800210e:	847b      	strh	r3, [r7, #34]	; 0x22
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	461a      	mov	r2, r3
 8002116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002118:	781b      	ldrb	r3, [r3, #0]
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	441a      	add	r2, r3
 800211e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002120:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002124:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002128:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800212c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002130:	b29b      	uxth	r3, r3
 8002132:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	461a      	mov	r2, r3
 800213a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	4413      	add	r3, r2
 8002142:	881b      	ldrh	r3, [r3, #0]
 8002144:	b29b      	uxth	r3, r3
 8002146:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d01f      	beq.n	800218e <PCD_EP_ISR_Handler+0x430>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002156:	b29b      	uxth	r3, r3
 8002158:	461a      	mov	r2, r3
 800215a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	00db      	lsls	r3, r3, #3
 8002160:	4413      	add	r3, r2
 8002162:	687a      	ldr	r2, [r7, #4]
 8002164:	6812      	ldr	r2, [r2, #0]
 8002166:	4413      	add	r3, r2
 8002168:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800216c:	881b      	ldrh	r3, [r3, #0]
 800216e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002172:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8002174:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002176:	2b00      	cmp	r3, #0
 8002178:	d028      	beq.n	80021cc <PCD_EP_ISR_Handler+0x46e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6818      	ldr	r0, [r3, #0]
 800217e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002180:	6959      	ldr	r1, [r3, #20]
 8002182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002184:	891a      	ldrh	r2, [r3, #8]
 8002186:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002188:	f004 fcfc 	bl	8006b84 <USB_ReadPMA>
 800218c:	e01e      	b.n	80021cc <PCD_EP_ISR_Handler+0x46e>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002196:	b29b      	uxth	r3, r3
 8002198:	461a      	mov	r2, r3
 800219a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	00db      	lsls	r3, r3, #3
 80021a0:	4413      	add	r3, r2
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	6812      	ldr	r2, [r2, #0]
 80021a6:	4413      	add	r3, r2
 80021a8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80021ac:	881b      	ldrh	r3, [r3, #0]
 80021ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021b2:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80021b4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d008      	beq.n	80021cc <PCD_EP_ISR_Handler+0x46e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6818      	ldr	r0, [r3, #0]
 80021be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c0:	6959      	ldr	r1, [r3, #20]
 80021c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c4:	895a      	ldrh	r2, [r3, #10]
 80021c6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80021c8:	f004 fcdc 	bl	8006b84 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80021cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ce:	69da      	ldr	r2, [r3, #28]
 80021d0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80021d2:	441a      	add	r2, r3
 80021d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80021d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021da:	695a      	ldr	r2, [r3, #20]
 80021dc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80021de:	441a      	add	r2, r3
 80021e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021e2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80021e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021e6:	699b      	ldr	r3, [r3, #24]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d004      	beq.n	80021f6 <PCD_EP_ISR_Handler+0x498>
 80021ec:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80021ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d206      	bcs.n	8002204 <PCD_EP_ISR_Handler+0x4a6>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80021f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	4619      	mov	r1, r3
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f006 fb25 	bl	800884c <HAL_PCD_DataOutStageCallback>
 8002202:	e005      	b.n	8002210 <PCD_EP_ISR_Handler+0x4b2>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800220a:	4618      	mov	r0, r3
 800220c:	f003 f9ef 	bl	80055ee <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002210:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002212:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002216:	2b00      	cmp	r3, #0
 8002218:	d078      	beq.n	800230c <PCD_EP_ISR_Handler+0x5ae>
      {
        ep = &hpcd->IN_ep[epindex];
 800221a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800221e:	1c5a      	adds	r2, r3, #1
 8002220:	4613      	mov	r3, r2
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	4413      	add	r3, r2
 8002226:	00db      	lsls	r3, r3, #3
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	4413      	add	r3, r2
 800222c:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	461a      	mov	r2, r3
 8002234:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	4413      	add	r3, r2
 800223c:	881b      	ldrh	r3, [r3, #0]
 800223e:	b29b      	uxth	r3, r3
 8002240:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002244:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002248:	843b      	strh	r3, [r7, #32]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	461a      	mov	r2, r3
 8002250:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	441a      	add	r2, r3
 8002258:	8c3b      	ldrh	r3, [r7, #32]
 800225a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800225e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002262:	b29b      	uxth	r3, r3
 8002264:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 8002266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002268:	78db      	ldrb	r3, [r3, #3]
 800226a:	2b02      	cmp	r3, #2
 800226c:	d108      	bne.n	8002280 <PCD_EP_ISR_Handler+0x522>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 800226e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002270:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 8002272:	2b02      	cmp	r3, #2
 8002274:	d144      	bne.n	8002300 <PCD_EP_ISR_Handler+0x5a2>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8002276:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002278:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800227c:	2b00      	cmp	r3, #0
 800227e:	d13f      	bne.n	8002300 <PCD_EP_ISR_Handler+0x5a2>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002288:	b29b      	uxth	r3, r3
 800228a:	461a      	mov	r2, r3
 800228c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	00db      	lsls	r3, r3, #3
 8002292:	4413      	add	r3, r2
 8002294:	687a      	ldr	r2, [r7, #4]
 8002296:	6812      	ldr	r2, [r2, #0]
 8002298:	4413      	add	r3, r2
 800229a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800229e:	881b      	ldrh	r3, [r3, #0]
 80022a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022a4:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 80022a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a8:	699a      	ldr	r2, [r3, #24]
 80022aa:	8bfb      	ldrh	r3, [r7, #30]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d906      	bls.n	80022be <PCD_EP_ISR_Handler+0x560>
          {
            ep->xfer_len -= TxByteNbre;
 80022b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b2:	699a      	ldr	r2, [r3, #24]
 80022b4:	8bfb      	ldrh	r3, [r7, #30]
 80022b6:	1ad2      	subs	r2, r2, r3
 80022b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ba:	619a      	str	r2, [r3, #24]
 80022bc:	e002      	b.n	80022c4 <PCD_EP_ISR_Handler+0x566>
          }
          else
          {
            ep->xfer_len = 0U;
 80022be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c0:	2200      	movs	r2, #0
 80022c2:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 80022c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d106      	bne.n	80022da <PCD_EP_ISR_Handler+0x57c>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80022cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	4619      	mov	r1, r3
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	f006 fad5 	bl	8008882 <HAL_PCD_DataInStageCallback>
 80022d8:	e018      	b.n	800230c <PCD_EP_ISR_Handler+0x5ae>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 80022da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022dc:	695a      	ldr	r2, [r3, #20]
 80022de:	8bfb      	ldrh	r3, [r7, #30]
 80022e0:	441a      	add	r2, r3
 80022e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e4:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 80022e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e8:	69da      	ldr	r2, [r3, #28]
 80022ea:	8bfb      	ldrh	r3, [r7, #30]
 80022ec:	441a      	add	r2, r3
 80022ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f0:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80022f8:	4618      	mov	r0, r3
 80022fa:	f003 f978 	bl	80055ee <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 80022fe:	e005      	b.n	800230c <PCD_EP_ISR_Handler+0x5ae>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002300:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002302:	461a      	mov	r2, r3
 8002304:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 f917 	bl	800253a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002314:	b29b      	uxth	r3, r3
 8002316:	b21b      	sxth	r3, r3
 8002318:	2b00      	cmp	r3, #0
 800231a:	f6ff ad25 	blt.w	8001d68 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800231e:	2300      	movs	r3, #0
}
 8002320:	4618      	mov	r0, r3
 8002322:	3738      	adds	r7, #56	; 0x38
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b088      	sub	sp, #32
 800232c:	af00      	add	r7, sp, #0
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	60b9      	str	r1, [r7, #8]
 8002332:	4613      	mov	r3, r2
 8002334:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002336:	88fb      	ldrh	r3, [r7, #6]
 8002338:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d07c      	beq.n	800243a <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002348:	b29b      	uxth	r3, r3
 800234a:	461a      	mov	r2, r3
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	00db      	lsls	r3, r3, #3
 8002352:	4413      	add	r3, r2
 8002354:	68fa      	ldr	r2, [r7, #12]
 8002356:	6812      	ldr	r2, [r2, #0]
 8002358:	4413      	add	r3, r2
 800235a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800235e:	881b      	ldrh	r3, [r3, #0]
 8002360:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002364:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	699a      	ldr	r2, [r3, #24]
 800236a:	8b7b      	ldrh	r3, [r7, #26]
 800236c:	429a      	cmp	r2, r3
 800236e:	d306      	bcc.n	800237e <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	699a      	ldr	r2, [r3, #24]
 8002374:	8b7b      	ldrh	r3, [r7, #26]
 8002376:	1ad2      	subs	r2, r2, r3
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	619a      	str	r2, [r3, #24]
 800237c:	e002      	b.n	8002384 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	2200      	movs	r2, #0
 8002382:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	699b      	ldr	r3, [r3, #24]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d123      	bne.n	80023d4 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	461a      	mov	r2, r3
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	4413      	add	r3, r2
 800239a:	881b      	ldrh	r3, [r3, #0]
 800239c:	b29b      	uxth	r3, r3
 800239e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80023a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023a6:	833b      	strh	r3, [r7, #24]
 80023a8:	8b3b      	ldrh	r3, [r7, #24]
 80023aa:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80023ae:	833b      	strh	r3, [r7, #24]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	461a      	mov	r2, r3
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	441a      	add	r2, r3
 80023be:	8b3b      	ldrh	r3, [r7, #24]
 80023c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80023c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80023c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80023d4:	88fb      	ldrh	r3, [r7, #6]
 80023d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d01f      	beq.n	800241e <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	461a      	mov	r2, r3
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	4413      	add	r3, r2
 80023ec:	881b      	ldrh	r3, [r3, #0]
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80023f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023f8:	82fb      	strh	r3, [r7, #22]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	461a      	mov	r2, r3
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	441a      	add	r2, r3
 8002408:	8afb      	ldrh	r3, [r7, #22]
 800240a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800240e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002412:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002416:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800241a:	b29b      	uxth	r3, r3
 800241c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800241e:	8b7b      	ldrh	r3, [r7, #26]
 8002420:	2b00      	cmp	r3, #0
 8002422:	f000 8085 	beq.w	8002530 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	6818      	ldr	r0, [r3, #0]
 800242a:	68bb      	ldr	r3, [r7, #8]
 800242c:	6959      	ldr	r1, [r3, #20]
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	891a      	ldrh	r2, [r3, #8]
 8002432:	8b7b      	ldrh	r3, [r7, #26]
 8002434:	f004 fba6 	bl	8006b84 <USB_ReadPMA>
 8002438:	e07a      	b.n	8002530 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002442:	b29b      	uxth	r3, r3
 8002444:	461a      	mov	r2, r3
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	00db      	lsls	r3, r3, #3
 800244c:	4413      	add	r3, r2
 800244e:	68fa      	ldr	r2, [r7, #12]
 8002450:	6812      	ldr	r2, [r2, #0]
 8002452:	4413      	add	r3, r2
 8002454:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002458:	881b      	ldrh	r3, [r3, #0]
 800245a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800245e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002460:	68bb      	ldr	r3, [r7, #8]
 8002462:	699a      	ldr	r2, [r3, #24]
 8002464:	8b7b      	ldrh	r3, [r7, #26]
 8002466:	429a      	cmp	r2, r3
 8002468:	d306      	bcc.n	8002478 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800246a:	68bb      	ldr	r3, [r7, #8]
 800246c:	699a      	ldr	r2, [r3, #24]
 800246e:	8b7b      	ldrh	r3, [r7, #26]
 8002470:	1ad2      	subs	r2, r2, r3
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	619a      	str	r2, [r3, #24]
 8002476:	e002      	b.n	800247e <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	2200      	movs	r2, #0
 800247c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	699b      	ldr	r3, [r3, #24]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d123      	bne.n	80024ce <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	461a      	mov	r2, r3
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	4413      	add	r3, r2
 8002494:	881b      	ldrh	r3, [r3, #0]
 8002496:	b29b      	uxth	r3, r3
 8002498:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800249c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024a0:	83fb      	strh	r3, [r7, #30]
 80024a2:	8bfb      	ldrh	r3, [r7, #30]
 80024a4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80024a8:	83fb      	strh	r3, [r7, #30]
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	461a      	mov	r2, r3
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	441a      	add	r2, r3
 80024b8:	8bfb      	ldrh	r3, [r7, #30]
 80024ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80024be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80024c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80024ce:	88fb      	ldrh	r3, [r7, #6]
 80024d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d11f      	bne.n	8002518 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	461a      	mov	r2, r3
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	781b      	ldrb	r3, [r3, #0]
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	4413      	add	r3, r2
 80024e6:	881b      	ldrh	r3, [r3, #0]
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80024ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024f2:	83bb      	strh	r3, [r7, #28]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	461a      	mov	r2, r3
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	441a      	add	r2, r3
 8002502:	8bbb      	ldrh	r3, [r7, #28]
 8002504:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002508:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800250c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002510:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002514:	b29b      	uxth	r3, r3
 8002516:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002518:	8b7b      	ldrh	r3, [r7, #26]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d008      	beq.n	8002530 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6818      	ldr	r0, [r3, #0]
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	6959      	ldr	r1, [r3, #20]
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	895a      	ldrh	r2, [r3, #10]
 800252a:	8b7b      	ldrh	r3, [r7, #26]
 800252c:	f004 fb2a 	bl	8006b84 <USB_ReadPMA>
    }
  }

  return count;
 8002530:	8b7b      	ldrh	r3, [r7, #26]
}
 8002532:	4618      	mov	r0, r3
 8002534:	3720      	adds	r7, #32
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b092      	sub	sp, #72	; 0x48
 800253e:	af00      	add	r7, sp, #0
 8002540:	60f8      	str	r0, [r7, #12]
 8002542:	60b9      	str	r1, [r7, #8]
 8002544:	4613      	mov	r3, r2
 8002546:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002548:	88fb      	ldrh	r3, [r7, #6]
 800254a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800254e:	2b00      	cmp	r3, #0
 8002550:	f000 8130 	beq.w	80027b4 <HAL_PCD_EP_DB_Transmit+0x27a>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800255c:	b29b      	uxth	r3, r3
 800255e:	461a      	mov	r2, r3
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	00db      	lsls	r3, r3, #3
 8002566:	4413      	add	r3, r2
 8002568:	68fa      	ldr	r2, [r7, #12]
 800256a:	6812      	ldr	r2, [r2, #0]
 800256c:	4413      	add	r3, r2
 800256e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8002572:	881b      	ldrh	r3, [r3, #0]
 8002574:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002578:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len > TxByteNbre)
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	699a      	ldr	r2, [r3, #24]
 800257e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002580:	429a      	cmp	r2, r3
 8002582:	d906      	bls.n	8002592 <HAL_PCD_EP_DB_Transmit+0x58>
    {
      ep->xfer_len -= TxByteNbre;
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	699a      	ldr	r2, [r3, #24]
 8002588:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800258a:	1ad2      	subs	r2, r2, r3
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	619a      	str	r2, [r3, #24]
 8002590:	e002      	b.n	8002598 <HAL_PCD_EP_DB_Transmit+0x5e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	2200      	movs	r2, #0
 8002596:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d12c      	bne.n	80025fa <HAL_PCD_EP_DB_Transmit+0xc0>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	4619      	mov	r1, r3
 80025a6:	68f8      	ldr	r0, [r7, #12]
 80025a8:	f006 f96b 	bl	8008882 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80025ac:	88fb      	ldrh	r3, [r7, #6]
 80025ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	f000 822d 	beq.w	8002a12 <HAL_PCD_EP_DB_Transmit+0x4d8>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	461a      	mov	r2, r3
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	4413      	add	r3, r2
 80025c6:	881b      	ldrh	r3, [r3, #0]
 80025c8:	b29b      	uxth	r3, r3
 80025ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80025ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025d2:	827b      	strh	r3, [r7, #18]
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	461a      	mov	r2, r3
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	441a      	add	r2, r3
 80025e2:	8a7b      	ldrh	r3, [r7, #18]
 80025e4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80025e8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80025ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80025f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	8013      	strh	r3, [r2, #0]
 80025f8:	e20b      	b.n	8002a12 <HAL_PCD_EP_DB_Transmit+0x4d8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80025fa:	88fb      	ldrh	r3, [r7, #6]
 80025fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d01f      	beq.n	8002644 <HAL_PCD_EP_DB_Transmit+0x10a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	461a      	mov	r2, r3
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	4413      	add	r3, r2
 8002612:	881b      	ldrh	r3, [r3, #0]
 8002614:	b29b      	uxth	r3, r3
 8002616:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800261a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800261e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	461a      	mov	r2, r3
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	441a      	add	r2, r3
 800262e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002630:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002634:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002638:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800263c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002640:	b29b      	uxth	r3, r3
 8002642:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800264a:	2b01      	cmp	r3, #1
 800264c:	f040 81e1 	bne.w	8002a12 <HAL_PCD_EP_DB_Transmit+0x4d8>
      {
        ep->xfer_buff += TxByteNbre;
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	695a      	ldr	r2, [r3, #20]
 8002654:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002656:	441a      	add	r2, r3
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	69da      	ldr	r2, [r3, #28]
 8002660:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002662:	441a      	add	r2, r3
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	6a1a      	ldr	r2, [r3, #32]
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	691b      	ldr	r3, [r3, #16]
 8002670:	429a      	cmp	r2, r3
 8002672:	d309      	bcc.n	8002688 <HAL_PCD_EP_DB_Transmit+0x14e>
        {
          len = ep->maxpacket;
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	691b      	ldr	r3, [r3, #16]
 8002678:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	6a1a      	ldr	r2, [r3, #32]
 800267e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002680:	1ad2      	subs	r2, r2, r3
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	621a      	str	r2, [r3, #32]
 8002686:	e014      	b.n	80026b2 <HAL_PCD_EP_DB_Transmit+0x178>
        }
        else if (ep->xfer_len_db == 0U)
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	6a1b      	ldr	r3, [r3, #32]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d106      	bne.n	800269e <HAL_PCD_EP_DB_Transmit+0x164>
        {
          len = TxByteNbre;
 8002690:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002692:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	2200      	movs	r2, #0
 8002698:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800269c:	e009      	b.n	80026b2 <HAL_PCD_EP_DB_Transmit+0x178>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	6a1b      	ldr	r3, [r3, #32]
 80026aa:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	2200      	movs	r2, #0
 80026b0:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	785b      	ldrb	r3, [r3, #1]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d155      	bne.n	8002766 <HAL_PCD_EP_DB_Transmit+0x22c>
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	61bb      	str	r3, [r7, #24]
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	461a      	mov	r2, r3
 80026cc:	69bb      	ldr	r3, [r7, #24]
 80026ce:	4413      	add	r3, r2
 80026d0:	61bb      	str	r3, [r7, #24]
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	00da      	lsls	r2, r3, #3
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	4413      	add	r3, r2
 80026dc:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80026e0:	617b      	str	r3, [r7, #20]
 80026e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d112      	bne.n	800270e <HAL_PCD_EP_DB_Transmit+0x1d4>
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	881b      	ldrh	r3, [r3, #0]
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80026f2:	b29a      	uxth	r2, r3
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	801a      	strh	r2, [r3, #0]
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	881b      	ldrh	r3, [r3, #0]
 80026fc:	b29b      	uxth	r3, r3
 80026fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002702:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002706:	b29a      	uxth	r2, r3
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	801a      	strh	r2, [r3, #0]
 800270c:	e047      	b.n	800279e <HAL_PCD_EP_DB_Transmit+0x264>
 800270e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002710:	2b3e      	cmp	r3, #62	; 0x3e
 8002712:	d811      	bhi.n	8002738 <HAL_PCD_EP_DB_Transmit+0x1fe>
 8002714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002716:	085b      	lsrs	r3, r3, #1
 8002718:	62bb      	str	r3, [r7, #40]	; 0x28
 800271a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800271c:	f003 0301 	and.w	r3, r3, #1
 8002720:	2b00      	cmp	r3, #0
 8002722:	d002      	beq.n	800272a <HAL_PCD_EP_DB_Transmit+0x1f0>
 8002724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002726:	3301      	adds	r3, #1
 8002728:	62bb      	str	r3, [r7, #40]	; 0x28
 800272a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800272c:	b29b      	uxth	r3, r3
 800272e:	029b      	lsls	r3, r3, #10
 8002730:	b29a      	uxth	r2, r3
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	801a      	strh	r2, [r3, #0]
 8002736:	e032      	b.n	800279e <HAL_PCD_EP_DB_Transmit+0x264>
 8002738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800273a:	095b      	lsrs	r3, r3, #5
 800273c:	62bb      	str	r3, [r7, #40]	; 0x28
 800273e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002740:	f003 031f 	and.w	r3, r3, #31
 8002744:	2b00      	cmp	r3, #0
 8002746:	d102      	bne.n	800274e <HAL_PCD_EP_DB_Transmit+0x214>
 8002748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800274a:	3b01      	subs	r3, #1
 800274c:	62bb      	str	r3, [r7, #40]	; 0x28
 800274e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002750:	b29b      	uxth	r3, r3
 8002752:	029b      	lsls	r3, r3, #10
 8002754:	b29b      	uxth	r3, r3
 8002756:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800275a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800275e:	b29a      	uxth	r2, r3
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	801a      	strh	r2, [r3, #0]
 8002764:	e01b      	b.n	800279e <HAL_PCD_EP_DB_Transmit+0x264>
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	785b      	ldrb	r3, [r3, #1]
 800276a:	2b01      	cmp	r3, #1
 800276c:	d117      	bne.n	800279e <HAL_PCD_EP_DB_Transmit+0x264>
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	623b      	str	r3, [r7, #32]
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800277c:	b29b      	uxth	r3, r3
 800277e:	461a      	mov	r2, r3
 8002780:	6a3b      	ldr	r3, [r7, #32]
 8002782:	4413      	add	r3, r2
 8002784:	623b      	str	r3, [r7, #32]
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	00da      	lsls	r2, r3, #3
 800278c:	6a3b      	ldr	r3, [r7, #32]
 800278e:	4413      	add	r3, r2
 8002790:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8002794:	61fb      	str	r3, [r7, #28]
 8002796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002798:	b29a      	uxth	r2, r3
 800279a:	69fb      	ldr	r3, [r7, #28]
 800279c:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6818      	ldr	r0, [r3, #0]
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	6959      	ldr	r1, [r3, #20]
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	891a      	ldrh	r2, [r3, #8]
 80027aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ac:	b29b      	uxth	r3, r3
 80027ae:	f004 f9a8 	bl	8006b02 <USB_WritePMA>
 80027b2:	e12e      	b.n	8002a12 <HAL_PCD_EP_DB_Transmit+0x4d8>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80027bc:	b29b      	uxth	r3, r3
 80027be:	461a      	mov	r2, r3
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	00db      	lsls	r3, r3, #3
 80027c6:	4413      	add	r3, r2
 80027c8:	68fa      	ldr	r2, [r7, #12]
 80027ca:	6812      	ldr	r2, [r2, #0]
 80027cc:	4413      	add	r3, r2
 80027ce:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80027d2:	881b      	ldrh	r3, [r3, #0]
 80027d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80027d8:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len >= TxByteNbre)
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	699a      	ldr	r2, [r3, #24]
 80027de:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d306      	bcc.n	80027f2 <HAL_PCD_EP_DB_Transmit+0x2b8>
    {
      ep->xfer_len -= TxByteNbre;
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	699a      	ldr	r2, [r3, #24]
 80027e8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80027ea:	1ad2      	subs	r2, r2, r3
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	619a      	str	r2, [r3, #24]
 80027f0:	e002      	b.n	80027f8 <HAL_PCD_EP_DB_Transmit+0x2be>
    }
    else
    {
      ep->xfer_len = 0U;
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	2200      	movs	r2, #0
 80027f6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	699b      	ldr	r3, [r3, #24]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d12c      	bne.n	800285a <HAL_PCD_EP_DB_Transmit+0x320>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	4619      	mov	r1, r3
 8002806:	68f8      	ldr	r0, [r7, #12]
 8002808:	f006 f83b 	bl	8008882 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800280c:	88fb      	ldrh	r3, [r7, #6]
 800280e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002812:	2b00      	cmp	r3, #0
 8002814:	f040 80fd 	bne.w	8002a12 <HAL_PCD_EP_DB_Transmit+0x4d8>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	461a      	mov	r2, r3
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	4413      	add	r3, r2
 8002826:	881b      	ldrh	r3, [r3, #0]
 8002828:	b29b      	uxth	r3, r3
 800282a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800282e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002832:	84fb      	strh	r3, [r7, #38]	; 0x26
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	461a      	mov	r2, r3
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	441a      	add	r2, r3
 8002842:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002844:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002848:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800284c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002854:	b29b      	uxth	r3, r3
 8002856:	8013      	strh	r3, [r2, #0]
 8002858:	e0db      	b.n	8002a12 <HAL_PCD_EP_DB_Transmit+0x4d8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800285a:	88fb      	ldrh	r3, [r7, #6]
 800285c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d11f      	bne.n	80028a4 <HAL_PCD_EP_DB_Transmit+0x36a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	461a      	mov	r2, r3
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	781b      	ldrb	r3, [r3, #0]
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	4413      	add	r3, r2
 8002872:	881b      	ldrh	r3, [r3, #0]
 8002874:	b29b      	uxth	r3, r3
 8002876:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800287a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800287e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	461a      	mov	r2, r3
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	441a      	add	r2, r3
 800288e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002890:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002894:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002898:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800289c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	f040 80b1 	bne.w	8002a12 <HAL_PCD_EP_DB_Transmit+0x4d8>
      {
        ep->xfer_buff += TxByteNbre;
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	695a      	ldr	r2, [r3, #20]
 80028b4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80028b6:	441a      	add	r2, r3
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	69da      	ldr	r2, [r3, #28]
 80028c0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80028c2:	441a      	add	r2, r3
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	6a1a      	ldr	r2, [r3, #32]
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	691b      	ldr	r3, [r3, #16]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d309      	bcc.n	80028e8 <HAL_PCD_EP_DB_Transmit+0x3ae>
        {
          len = ep->maxpacket;
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	691b      	ldr	r3, [r3, #16]
 80028d8:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	6a1a      	ldr	r2, [r3, #32]
 80028de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028e0:	1ad2      	subs	r2, r2, r3
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	621a      	str	r2, [r3, #32]
 80028e6:	e014      	b.n	8002912 <HAL_PCD_EP_DB_Transmit+0x3d8>
        }
        else if (ep->xfer_len_db == 0U)
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	6a1b      	ldr	r3, [r3, #32]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d106      	bne.n	80028fe <HAL_PCD_EP_DB_Transmit+0x3c4>
        {
          len = TxByteNbre;
 80028f0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80028f2:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80028fc:	e009      	b.n	8002912 <HAL_PCD_EP_DB_Transmit+0x3d8>
        }
        else
        {
          len = ep->xfer_len_db;
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	2200      	movs	r2, #0
 8002908:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	2200      	movs	r2, #0
 800290e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	637b      	str	r3, [r7, #52]	; 0x34
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	785b      	ldrb	r3, [r3, #1]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d155      	bne.n	80029cc <HAL_PCD_EP_DB_Transmit+0x492>
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	647b      	str	r3, [r7, #68]	; 0x44
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800292e:	b29b      	uxth	r3, r3
 8002930:	461a      	mov	r2, r3
 8002932:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002934:	4413      	add	r3, r2
 8002936:	647b      	str	r3, [r7, #68]	; 0x44
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	00da      	lsls	r2, r3, #3
 800293e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002940:	4413      	add	r3, r2
 8002942:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002946:	643b      	str	r3, [r7, #64]	; 0x40
 8002948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800294a:	2b00      	cmp	r3, #0
 800294c:	d112      	bne.n	8002974 <HAL_PCD_EP_DB_Transmit+0x43a>
 800294e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002950:	881b      	ldrh	r3, [r3, #0]
 8002952:	b29b      	uxth	r3, r3
 8002954:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002958:	b29a      	uxth	r2, r3
 800295a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800295c:	801a      	strh	r2, [r3, #0]
 800295e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002960:	881b      	ldrh	r3, [r3, #0]
 8002962:	b29b      	uxth	r3, r3
 8002964:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002968:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800296c:	b29a      	uxth	r2, r3
 800296e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002970:	801a      	strh	r2, [r3, #0]
 8002972:	e044      	b.n	80029fe <HAL_PCD_EP_DB_Transmit+0x4c4>
 8002974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002976:	2b3e      	cmp	r3, #62	; 0x3e
 8002978:	d811      	bhi.n	800299e <HAL_PCD_EP_DB_Transmit+0x464>
 800297a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800297c:	085b      	lsrs	r3, r3, #1
 800297e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002982:	f003 0301 	and.w	r3, r3, #1
 8002986:	2b00      	cmp	r3, #0
 8002988:	d002      	beq.n	8002990 <HAL_PCD_EP_DB_Transmit+0x456>
 800298a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800298c:	3301      	adds	r3, #1
 800298e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002990:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002992:	b29b      	uxth	r3, r3
 8002994:	029b      	lsls	r3, r3, #10
 8002996:	b29a      	uxth	r2, r3
 8002998:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800299a:	801a      	strh	r2, [r3, #0]
 800299c:	e02f      	b.n	80029fe <HAL_PCD_EP_DB_Transmit+0x4c4>
 800299e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029a0:	095b      	lsrs	r3, r3, #5
 80029a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029a6:	f003 031f 	and.w	r3, r3, #31
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d102      	bne.n	80029b4 <HAL_PCD_EP_DB_Transmit+0x47a>
 80029ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029b0:	3b01      	subs	r3, #1
 80029b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029b6:	b29b      	uxth	r3, r3
 80029b8:	029b      	lsls	r3, r3, #10
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80029c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80029c8:	801a      	strh	r2, [r3, #0]
 80029ca:	e018      	b.n	80029fe <HAL_PCD_EP_DB_Transmit+0x4c4>
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	785b      	ldrb	r3, [r3, #1]
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d114      	bne.n	80029fe <HAL_PCD_EP_DB_Transmit+0x4c4>
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80029dc:	b29b      	uxth	r3, r3
 80029de:	461a      	mov	r2, r3
 80029e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029e2:	4413      	add	r3, r2
 80029e4:	637b      	str	r3, [r7, #52]	; 0x34
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	00da      	lsls	r2, r3, #3
 80029ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029ee:	4413      	add	r3, r2
 80029f0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80029f4:	633b      	str	r3, [r7, #48]	; 0x30
 80029f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029f8:	b29a      	uxth	r2, r3
 80029fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029fc:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	6818      	ldr	r0, [r3, #0]
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	6959      	ldr	r1, [r3, #20]
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	895a      	ldrh	r2, [r3, #10]
 8002a0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a0c:	b29b      	uxth	r3, r3
 8002a0e:	f004 f878 	bl	8006b02 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	461a      	mov	r2, r3
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	009b      	lsls	r3, r3, #2
 8002a1e:	4413      	add	r3, r2
 8002a20:	881b      	ldrh	r3, [r3, #0]
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a2c:	823b      	strh	r3, [r7, #16]
 8002a2e:	8a3b      	ldrh	r3, [r7, #16]
 8002a30:	f083 0310 	eor.w	r3, r3, #16
 8002a34:	823b      	strh	r3, [r7, #16]
 8002a36:	8a3b      	ldrh	r3, [r7, #16]
 8002a38:	f083 0320 	eor.w	r3, r3, #32
 8002a3c:	823b      	strh	r3, [r7, #16]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	461a      	mov	r2, r3
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	441a      	add	r2, r3
 8002a4c:	8a3b      	ldrh	r3, [r7, #16]
 8002a4e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002a52:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002a56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a5e:	b29b      	uxth	r3, r3
 8002a60:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002a62:	2300      	movs	r3, #0
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3748      	adds	r7, #72	; 0x48
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b087      	sub	sp, #28
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	607b      	str	r3, [r7, #4]
 8002a76:	460b      	mov	r3, r1
 8002a78:	817b      	strh	r3, [r7, #10]
 8002a7a:	4613      	mov	r3, r2
 8002a7c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002a7e:	897b      	ldrh	r3, [r7, #10]
 8002a80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a84:	b29b      	uxth	r3, r3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d00b      	beq.n	8002aa2 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a8a:	897b      	ldrh	r3, [r7, #10]
 8002a8c:	f003 0307 	and.w	r3, r3, #7
 8002a90:	1c5a      	adds	r2, r3, #1
 8002a92:	4613      	mov	r3, r2
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	4413      	add	r3, r2
 8002a98:	00db      	lsls	r3, r3, #3
 8002a9a:	68fa      	ldr	r2, [r7, #12]
 8002a9c:	4413      	add	r3, r2
 8002a9e:	617b      	str	r3, [r7, #20]
 8002aa0:	e009      	b.n	8002ab6 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002aa2:	897a      	ldrh	r2, [r7, #10]
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	4413      	add	r3, r2
 8002aaa:	00db      	lsls	r3, r3, #3
 8002aac:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002ab0:	68fa      	ldr	r2, [r7, #12]
 8002ab2:	4413      	add	r3, r2
 8002ab4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002ab6:	893b      	ldrh	r3, [r7, #8]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d107      	bne.n	8002acc <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	b29a      	uxth	r2, r3
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	80da      	strh	r2, [r3, #6]
 8002aca:	e00b      	b.n	8002ae4 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	b29a      	uxth	r2, r3
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	0c1b      	lsrs	r3, r3, #16
 8002ade:	b29a      	uxth	r2, r3
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	371c      	adds	r7, #28
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr

08002af2 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002af2:	b480      	push	{r7}
 8002af4:	b085      	sub	sp, #20
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	f043 0301 	orr.w	r3, r3, #1
 8002b1c:	b29a      	uxth	r2, r3
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	f043 0302 	orr.w	r3, r3, #2
 8002b30:	b29a      	uxth	r2, r3
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8002b38:	2300      	movs	r3, #0
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3714      	adds	r7, #20
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
	...

08002b48 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b4c:	4b05      	ldr	r3, [pc, #20]	; (8002b64 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a04      	ldr	r2, [pc, #16]	; (8002b64 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002b52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b56:	6013      	str	r3, [r2, #0]
}
 8002b58:	bf00      	nop
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	40007000 	.word	0x40007000

08002b68 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002b6c:	4b04      	ldr	r3, [pc, #16]	; (8002b80 <HAL_PWREx_GetVoltageRange+0x18>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	40007000 	.word	0x40007000

08002b84 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b92:	d130      	bne.n	8002bf6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b94:	4b23      	ldr	r3, [pc, #140]	; (8002c24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ba0:	d038      	beq.n	8002c14 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ba2:	4b20      	ldr	r3, [pc, #128]	; (8002c24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002baa:	4a1e      	ldr	r2, [pc, #120]	; (8002c24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002bb0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002bb2:	4b1d      	ldr	r3, [pc, #116]	; (8002c28 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	2232      	movs	r2, #50	; 0x32
 8002bb8:	fb02 f303 	mul.w	r3, r2, r3
 8002bbc:	4a1b      	ldr	r2, [pc, #108]	; (8002c2c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002bbe:	fba2 2303 	umull	r2, r3, r2, r3
 8002bc2:	0c9b      	lsrs	r3, r3, #18
 8002bc4:	3301      	adds	r3, #1
 8002bc6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bc8:	e002      	b.n	8002bd0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	3b01      	subs	r3, #1
 8002bce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bd0:	4b14      	ldr	r3, [pc, #80]	; (8002c24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bd2:	695b      	ldr	r3, [r3, #20]
 8002bd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bdc:	d102      	bne.n	8002be4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d1f2      	bne.n	8002bca <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002be4:	4b0f      	ldr	r3, [pc, #60]	; (8002c24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002be6:	695b      	ldr	r3, [r3, #20]
 8002be8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bf0:	d110      	bne.n	8002c14 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e00f      	b.n	8002c16 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002bf6:	4b0b      	ldr	r3, [pc, #44]	; (8002c24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002bfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c02:	d007      	beq.n	8002c14 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002c04:	4b07      	ldr	r3, [pc, #28]	; (8002c24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002c0c:	4a05      	ldr	r2, [pc, #20]	; (8002c24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c12:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3714      	adds	r7, #20
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	40007000 	.word	0x40007000
 8002c28:	20000000 	.word	0x20000000
 8002c2c:	431bde83 	.word	0x431bde83

08002c30 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002c30:	b480      	push	{r7}
 8002c32:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002c34:	4b05      	ldr	r3, [pc, #20]	; (8002c4c <HAL_PWREx_EnableVddUSB+0x1c>)
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	4a04      	ldr	r2, [pc, #16]	; (8002c4c <HAL_PWREx_EnableVddUSB+0x1c>)
 8002c3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c3e:	6053      	str	r3, [r2, #4]
}
 8002c40:	bf00      	nop
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr
 8002c4a:	bf00      	nop
 8002c4c:	40007000 	.word	0x40007000

08002c50 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b086      	sub	sp, #24
 8002c54:	af02      	add	r7, sp, #8
 8002c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8002c58:	f7fe f930 	bl	8000ebc <HAL_GetTick>
 8002c5c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d101      	bne.n	8002c68 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e069      	b.n	8002d3c <HAL_QSPI_Init+0xec>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d10b      	bne.n	8002c8c <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f7fd fe97 	bl	80009b0 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8002c82:	f241 3188 	movw	r1, #5000	; 0x1388
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f000 f85e 	bl	8002d48 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	3b01      	subs	r3, #1
 8002c9c:	021a      	lsls	r2, r3, #8
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002caa:	9300      	str	r3, [sp, #0]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	2120      	movs	r1, #32
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f000 f856 	bl	8002d64 <QSPI_WaitFlagStateUntilTimeout>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8002cbc:	7afb      	ldrb	r3, [r7, #11]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d137      	bne.n	8002d32 <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002ccc:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	6852      	ldr	r2, [r2, #4]
 8002cd4:	0611      	lsls	r1, r2, #24
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	68d2      	ldr	r2, [r2, #12]
 8002cda:	4311      	orrs	r1, r2
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	69d2      	ldr	r2, [r2, #28]
 8002ce0:	4311      	orrs	r1, r2
 8002ce2:	687a      	ldr	r2, [r7, #4]
 8002ce4:	6a12      	ldr	r2, [r2, #32]
 8002ce6:	4311      	orrs	r1, r2
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	6812      	ldr	r2, [r2, #0]
 8002cec:	430b      	orrs	r3, r1
 8002cee:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	685a      	ldr	r2, [r3, #4]
 8002cf6:	4b13      	ldr	r3, [pc, #76]	; (8002d44 <HAL_QSPI_Init+0xf4>)
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	6912      	ldr	r2, [r2, #16]
 8002cfe:	0411      	lsls	r1, r2, #16
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	6952      	ldr	r2, [r2, #20]
 8002d04:	4311      	orrs	r1, r2
 8002d06:	687a      	ldr	r2, [r7, #4]
 8002d08:	6992      	ldr	r2, [r2, #24]
 8002d0a:	4311      	orrs	r1, r2
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	6812      	ldr	r2, [r2, #0]
 8002d10:	430b      	orrs	r3, r1
 8002d12:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f042 0201 	orr.w	r2, r2, #1
 8002d22:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2200      	movs	r2, #0
 8002d28:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8002d3a:	7afb      	ldrb	r3, [r7, #11]
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3710      	adds	r7, #16
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	ffe0f8fe 	.word	0xffe0f8fe

08002d48 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	683a      	ldr	r2, [r7, #0]
 8002d56:	649a      	str	r2, [r3, #72]	; 0x48
}
 8002d58:	bf00      	nop
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	603b      	str	r3, [r7, #0]
 8002d70:	4613      	mov	r3, r2
 8002d72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8002d74:	e01a      	b.n	8002dac <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d7c:	d016      	beq.n	8002dac <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d7e:	f7fe f89d 	bl	8000ebc <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d302      	bcc.n	8002d94 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d10b      	bne.n	8002dac <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2204      	movs	r2, #4
 8002d98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da0:	f043 0201 	orr.w	r2, r3, #1
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e00e      	b.n	8002dca <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	689a      	ldr	r2, [r3, #8]
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	4013      	ands	r3, r2
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	bf14      	ite	ne
 8002dba:	2301      	movne	r3, #1
 8002dbc:	2300      	moveq	r3, #0
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	79fb      	ldrb	r3, [r7, #7]
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d1d6      	bne.n	8002d76 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002dc8:	2300      	movs	r3, #0
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3710      	adds	r7, #16
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
	...

08002dd4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b088      	sub	sp, #32
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d102      	bne.n	8002de8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	f000 bc11 	b.w	800360a <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002de8:	4ba0      	ldr	r3, [pc, #640]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	f003 030c 	and.w	r3, r3, #12
 8002df0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002df2:	4b9e      	ldr	r3, [pc, #632]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	f003 0303 	and.w	r3, r3, #3
 8002dfa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0310 	and.w	r3, r3, #16
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f000 80e4 	beq.w	8002fd2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d007      	beq.n	8002e20 <HAL_RCC_OscConfig+0x4c>
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	2b0c      	cmp	r3, #12
 8002e14:	f040 808b 	bne.w	8002f2e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	f040 8087 	bne.w	8002f2e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e20:	4b92      	ldr	r3, [pc, #584]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0302 	and.w	r3, r3, #2
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d005      	beq.n	8002e38 <HAL_RCC_OscConfig+0x64>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	699b      	ldr	r3, [r3, #24]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d101      	bne.n	8002e38 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e3e8      	b.n	800360a <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6a1a      	ldr	r2, [r3, #32]
 8002e3c:	4b8b      	ldr	r3, [pc, #556]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0308 	and.w	r3, r3, #8
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d004      	beq.n	8002e52 <HAL_RCC_OscConfig+0x7e>
 8002e48:	4b88      	ldr	r3, [pc, #544]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e50:	e005      	b.n	8002e5e <HAL_RCC_OscConfig+0x8a>
 8002e52:	4b86      	ldr	r3, [pc, #536]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002e54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e58:	091b      	lsrs	r3, r3, #4
 8002e5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d223      	bcs.n	8002eaa <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6a1b      	ldr	r3, [r3, #32]
 8002e66:	4618      	mov	r0, r3
 8002e68:	f000 fd78 	bl	800395c <RCC_SetFlashLatencyFromMSIRange>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e3c9      	b.n	800360a <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e76:	4b7d      	ldr	r3, [pc, #500]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a7c      	ldr	r2, [pc, #496]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002e7c:	f043 0308 	orr.w	r3, r3, #8
 8002e80:	6013      	str	r3, [r2, #0]
 8002e82:	4b7a      	ldr	r3, [pc, #488]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6a1b      	ldr	r3, [r3, #32]
 8002e8e:	4977      	ldr	r1, [pc, #476]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002e90:	4313      	orrs	r3, r2
 8002e92:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e94:	4b75      	ldr	r3, [pc, #468]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	69db      	ldr	r3, [r3, #28]
 8002ea0:	021b      	lsls	r3, r3, #8
 8002ea2:	4972      	ldr	r1, [pc, #456]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	604b      	str	r3, [r1, #4]
 8002ea8:	e025      	b.n	8002ef6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002eaa:	4b70      	ldr	r3, [pc, #448]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a6f      	ldr	r2, [pc, #444]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002eb0:	f043 0308 	orr.w	r3, r3, #8
 8002eb4:	6013      	str	r3, [r2, #0]
 8002eb6:	4b6d      	ldr	r3, [pc, #436]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a1b      	ldr	r3, [r3, #32]
 8002ec2:	496a      	ldr	r1, [pc, #424]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ec8:	4b68      	ldr	r3, [pc, #416]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	69db      	ldr	r3, [r3, #28]
 8002ed4:	021b      	lsls	r3, r3, #8
 8002ed6:	4965      	ldr	r1, [pc, #404]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002edc:	69bb      	ldr	r3, [r7, #24]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d109      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f000 fd38 	bl	800395c <RCC_SetFlashLatencyFromMSIRange>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e389      	b.n	800360a <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ef6:	f000 fc6f 	bl	80037d8 <HAL_RCC_GetSysClockFreq>
 8002efa:	4601      	mov	r1, r0
 8002efc:	4b5b      	ldr	r3, [pc, #364]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	091b      	lsrs	r3, r3, #4
 8002f02:	f003 030f 	and.w	r3, r3, #15
 8002f06:	4a5a      	ldr	r2, [pc, #360]	; (8003070 <HAL_RCC_OscConfig+0x29c>)
 8002f08:	5cd3      	ldrb	r3, [r2, r3]
 8002f0a:	f003 031f 	and.w	r3, r3, #31
 8002f0e:	fa21 f303 	lsr.w	r3, r1, r3
 8002f12:	4a58      	ldr	r2, [pc, #352]	; (8003074 <HAL_RCC_OscConfig+0x2a0>)
 8002f14:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002f16:	4b58      	ldr	r3, [pc, #352]	; (8003078 <HAL_RCC_OscConfig+0x2a4>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f7fd ff7e 	bl	8000e1c <HAL_InitTick>
 8002f20:	4603      	mov	r3, r0
 8002f22:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002f24:	7bfb      	ldrb	r3, [r7, #15]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d052      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002f2a:	7bfb      	ldrb	r3, [r7, #15]
 8002f2c:	e36d      	b.n	800360a <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	699b      	ldr	r3, [r3, #24]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d032      	beq.n	8002f9c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002f36:	4b4d      	ldr	r3, [pc, #308]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a4c      	ldr	r2, [pc, #304]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002f3c:	f043 0301 	orr.w	r3, r3, #1
 8002f40:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002f42:	f7fd ffbb 	bl	8000ebc <HAL_GetTick>
 8002f46:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f48:	e008      	b.n	8002f5c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f4a:	f7fd ffb7 	bl	8000ebc <HAL_GetTick>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d901      	bls.n	8002f5c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e356      	b.n	800360a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f5c:	4b43      	ldr	r3, [pc, #268]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0302 	and.w	r3, r3, #2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d0f0      	beq.n	8002f4a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f68:	4b40      	ldr	r3, [pc, #256]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a3f      	ldr	r2, [pc, #252]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002f6e:	f043 0308 	orr.w	r3, r3, #8
 8002f72:	6013      	str	r3, [r2, #0]
 8002f74:	4b3d      	ldr	r3, [pc, #244]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6a1b      	ldr	r3, [r3, #32]
 8002f80:	493a      	ldr	r1, [pc, #232]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002f82:	4313      	orrs	r3, r2
 8002f84:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f86:	4b39      	ldr	r3, [pc, #228]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	69db      	ldr	r3, [r3, #28]
 8002f92:	021b      	lsls	r3, r3, #8
 8002f94:	4935      	ldr	r1, [pc, #212]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002f96:	4313      	orrs	r3, r2
 8002f98:	604b      	str	r3, [r1, #4]
 8002f9a:	e01a      	b.n	8002fd2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002f9c:	4b33      	ldr	r3, [pc, #204]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a32      	ldr	r2, [pc, #200]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002fa2:	f023 0301 	bic.w	r3, r3, #1
 8002fa6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002fa8:	f7fd ff88 	bl	8000ebc <HAL_GetTick>
 8002fac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002fae:	e008      	b.n	8002fc2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002fb0:	f7fd ff84 	bl	8000ebc <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e323      	b.n	800360a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002fc2:	4b2a      	ldr	r3, [pc, #168]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0302 	and.w	r3, r3, #2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1f0      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x1dc>
 8002fce:	e000      	b.n	8002fd2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002fd0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d073      	beq.n	80030c6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	2b08      	cmp	r3, #8
 8002fe2:	d005      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x21c>
 8002fe4:	69bb      	ldr	r3, [r7, #24]
 8002fe6:	2b0c      	cmp	r3, #12
 8002fe8:	d10e      	bne.n	8003008 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002fea:	697b      	ldr	r3, [r7, #20]
 8002fec:	2b03      	cmp	r3, #3
 8002fee:	d10b      	bne.n	8003008 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ff0:	4b1e      	ldr	r3, [pc, #120]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d063      	beq.n	80030c4 <HAL_RCC_OscConfig+0x2f0>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d15f      	bne.n	80030c4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	e300      	b.n	800360a <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003010:	d106      	bne.n	8003020 <HAL_RCC_OscConfig+0x24c>
 8003012:	4b16      	ldr	r3, [pc, #88]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a15      	ldr	r2, [pc, #84]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8003018:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800301c:	6013      	str	r3, [r2, #0]
 800301e:	e01d      	b.n	800305c <HAL_RCC_OscConfig+0x288>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003028:	d10c      	bne.n	8003044 <HAL_RCC_OscConfig+0x270>
 800302a:	4b10      	ldr	r3, [pc, #64]	; (800306c <HAL_RCC_OscConfig+0x298>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a0f      	ldr	r2, [pc, #60]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8003030:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003034:	6013      	str	r3, [r2, #0]
 8003036:	4b0d      	ldr	r3, [pc, #52]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a0c      	ldr	r2, [pc, #48]	; (800306c <HAL_RCC_OscConfig+0x298>)
 800303c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003040:	6013      	str	r3, [r2, #0]
 8003042:	e00b      	b.n	800305c <HAL_RCC_OscConfig+0x288>
 8003044:	4b09      	ldr	r3, [pc, #36]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a08      	ldr	r2, [pc, #32]	; (800306c <HAL_RCC_OscConfig+0x298>)
 800304a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800304e:	6013      	str	r3, [r2, #0]
 8003050:	4b06      	ldr	r3, [pc, #24]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a05      	ldr	r2, [pc, #20]	; (800306c <HAL_RCC_OscConfig+0x298>)
 8003056:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800305a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d01b      	beq.n	800309c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003064:	f7fd ff2a 	bl	8000ebc <HAL_GetTick>
 8003068:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800306a:	e010      	b.n	800308e <HAL_RCC_OscConfig+0x2ba>
 800306c:	40021000 	.word	0x40021000
 8003070:	080090fc 	.word	0x080090fc
 8003074:	20000000 	.word	0x20000000
 8003078:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800307c:	f7fd ff1e 	bl	8000ebc <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b64      	cmp	r3, #100	; 0x64
 8003088:	d901      	bls.n	800308e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e2bd      	b.n	800360a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800308e:	4baf      	ldr	r3, [pc, #700]	; (800334c <HAL_RCC_OscConfig+0x578>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d0f0      	beq.n	800307c <HAL_RCC_OscConfig+0x2a8>
 800309a:	e014      	b.n	80030c6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800309c:	f7fd ff0e 	bl	8000ebc <HAL_GetTick>
 80030a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80030a2:	e008      	b.n	80030b6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030a4:	f7fd ff0a 	bl	8000ebc <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b64      	cmp	r3, #100	; 0x64
 80030b0:	d901      	bls.n	80030b6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e2a9      	b.n	800360a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80030b6:	4ba5      	ldr	r3, [pc, #660]	; (800334c <HAL_RCC_OscConfig+0x578>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d1f0      	bne.n	80030a4 <HAL_RCC_OscConfig+0x2d0>
 80030c2:	e000      	b.n	80030c6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0302 	and.w	r3, r3, #2
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d060      	beq.n	8003194 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	2b04      	cmp	r3, #4
 80030d6:	d005      	beq.n	80030e4 <HAL_RCC_OscConfig+0x310>
 80030d8:	69bb      	ldr	r3, [r7, #24]
 80030da:	2b0c      	cmp	r3, #12
 80030dc:	d119      	bne.n	8003112 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d116      	bne.n	8003112 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030e4:	4b99      	ldr	r3, [pc, #612]	; (800334c <HAL_RCC_OscConfig+0x578>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d005      	beq.n	80030fc <HAL_RCC_OscConfig+0x328>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d101      	bne.n	80030fc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	e286      	b.n	800360a <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030fc:	4b93      	ldr	r3, [pc, #588]	; (800334c <HAL_RCC_OscConfig+0x578>)
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	691b      	ldr	r3, [r3, #16]
 8003108:	061b      	lsls	r3, r3, #24
 800310a:	4990      	ldr	r1, [pc, #576]	; (800334c <HAL_RCC_OscConfig+0x578>)
 800310c:	4313      	orrs	r3, r2
 800310e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003110:	e040      	b.n	8003194 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d023      	beq.n	8003162 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800311a:	4b8c      	ldr	r3, [pc, #560]	; (800334c <HAL_RCC_OscConfig+0x578>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a8b      	ldr	r2, [pc, #556]	; (800334c <HAL_RCC_OscConfig+0x578>)
 8003120:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003124:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003126:	f7fd fec9 	bl	8000ebc <HAL_GetTick>
 800312a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800312c:	e008      	b.n	8003140 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800312e:	f7fd fec5 	bl	8000ebc <HAL_GetTick>
 8003132:	4602      	mov	r2, r0
 8003134:	693b      	ldr	r3, [r7, #16]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	2b02      	cmp	r3, #2
 800313a:	d901      	bls.n	8003140 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	e264      	b.n	800360a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003140:	4b82      	ldr	r3, [pc, #520]	; (800334c <HAL_RCC_OscConfig+0x578>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003148:	2b00      	cmp	r3, #0
 800314a:	d0f0      	beq.n	800312e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800314c:	4b7f      	ldr	r3, [pc, #508]	; (800334c <HAL_RCC_OscConfig+0x578>)
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	691b      	ldr	r3, [r3, #16]
 8003158:	061b      	lsls	r3, r3, #24
 800315a:	497c      	ldr	r1, [pc, #496]	; (800334c <HAL_RCC_OscConfig+0x578>)
 800315c:	4313      	orrs	r3, r2
 800315e:	604b      	str	r3, [r1, #4]
 8003160:	e018      	b.n	8003194 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003162:	4b7a      	ldr	r3, [pc, #488]	; (800334c <HAL_RCC_OscConfig+0x578>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a79      	ldr	r2, [pc, #484]	; (800334c <HAL_RCC_OscConfig+0x578>)
 8003168:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800316c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800316e:	f7fd fea5 	bl	8000ebc <HAL_GetTick>
 8003172:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003174:	e008      	b.n	8003188 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003176:	f7fd fea1 	bl	8000ebc <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	2b02      	cmp	r3, #2
 8003182:	d901      	bls.n	8003188 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e240      	b.n	800360a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003188:	4b70      	ldr	r3, [pc, #448]	; (800334c <HAL_RCC_OscConfig+0x578>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003190:	2b00      	cmp	r3, #0
 8003192:	d1f0      	bne.n	8003176 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 0308 	and.w	r3, r3, #8
 800319c:	2b00      	cmp	r3, #0
 800319e:	d03c      	beq.n	800321a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	695b      	ldr	r3, [r3, #20]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d01c      	beq.n	80031e2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031a8:	4b68      	ldr	r3, [pc, #416]	; (800334c <HAL_RCC_OscConfig+0x578>)
 80031aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031ae:	4a67      	ldr	r2, [pc, #412]	; (800334c <HAL_RCC_OscConfig+0x578>)
 80031b0:	f043 0301 	orr.w	r3, r3, #1
 80031b4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b8:	f7fd fe80 	bl	8000ebc <HAL_GetTick>
 80031bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031be:	e008      	b.n	80031d2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031c0:	f7fd fe7c 	bl	8000ebc <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	2b02      	cmp	r3, #2
 80031cc:	d901      	bls.n	80031d2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	e21b      	b.n	800360a <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031d2:	4b5e      	ldr	r3, [pc, #376]	; (800334c <HAL_RCC_OscConfig+0x578>)
 80031d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031d8:	f003 0302 	and.w	r3, r3, #2
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d0ef      	beq.n	80031c0 <HAL_RCC_OscConfig+0x3ec>
 80031e0:	e01b      	b.n	800321a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031e2:	4b5a      	ldr	r3, [pc, #360]	; (800334c <HAL_RCC_OscConfig+0x578>)
 80031e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031e8:	4a58      	ldr	r2, [pc, #352]	; (800334c <HAL_RCC_OscConfig+0x578>)
 80031ea:	f023 0301 	bic.w	r3, r3, #1
 80031ee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031f2:	f7fd fe63 	bl	8000ebc <HAL_GetTick>
 80031f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80031f8:	e008      	b.n	800320c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031fa:	f7fd fe5f 	bl	8000ebc <HAL_GetTick>
 80031fe:	4602      	mov	r2, r0
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	1ad3      	subs	r3, r2, r3
 8003204:	2b02      	cmp	r3, #2
 8003206:	d901      	bls.n	800320c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003208:	2303      	movs	r3, #3
 800320a:	e1fe      	b.n	800360a <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800320c:	4b4f      	ldr	r3, [pc, #316]	; (800334c <HAL_RCC_OscConfig+0x578>)
 800320e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003212:	f003 0302 	and.w	r3, r3, #2
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1ef      	bne.n	80031fa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0304 	and.w	r3, r3, #4
 8003222:	2b00      	cmp	r3, #0
 8003224:	f000 80a6 	beq.w	8003374 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003228:	2300      	movs	r3, #0
 800322a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800322c:	4b47      	ldr	r3, [pc, #284]	; (800334c <HAL_RCC_OscConfig+0x578>)
 800322e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003230:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d10d      	bne.n	8003254 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003238:	4b44      	ldr	r3, [pc, #272]	; (800334c <HAL_RCC_OscConfig+0x578>)
 800323a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800323c:	4a43      	ldr	r2, [pc, #268]	; (800334c <HAL_RCC_OscConfig+0x578>)
 800323e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003242:	6593      	str	r3, [r2, #88]	; 0x58
 8003244:	4b41      	ldr	r3, [pc, #260]	; (800334c <HAL_RCC_OscConfig+0x578>)
 8003246:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003248:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800324c:	60bb      	str	r3, [r7, #8]
 800324e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003250:	2301      	movs	r3, #1
 8003252:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003254:	4b3e      	ldr	r3, [pc, #248]	; (8003350 <HAL_RCC_OscConfig+0x57c>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800325c:	2b00      	cmp	r3, #0
 800325e:	d118      	bne.n	8003292 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003260:	4b3b      	ldr	r3, [pc, #236]	; (8003350 <HAL_RCC_OscConfig+0x57c>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a3a      	ldr	r2, [pc, #232]	; (8003350 <HAL_RCC_OscConfig+0x57c>)
 8003266:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800326a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800326c:	f7fd fe26 	bl	8000ebc <HAL_GetTick>
 8003270:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003272:	e008      	b.n	8003286 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003274:	f7fd fe22 	bl	8000ebc <HAL_GetTick>
 8003278:	4602      	mov	r2, r0
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	2b02      	cmp	r3, #2
 8003280:	d901      	bls.n	8003286 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003282:	2303      	movs	r3, #3
 8003284:	e1c1      	b.n	800360a <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003286:	4b32      	ldr	r3, [pc, #200]	; (8003350 <HAL_RCC_OscConfig+0x57c>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800328e:	2b00      	cmp	r3, #0
 8003290:	d0f0      	beq.n	8003274 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	2b01      	cmp	r3, #1
 8003298:	d108      	bne.n	80032ac <HAL_RCC_OscConfig+0x4d8>
 800329a:	4b2c      	ldr	r3, [pc, #176]	; (800334c <HAL_RCC_OscConfig+0x578>)
 800329c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032a0:	4a2a      	ldr	r2, [pc, #168]	; (800334c <HAL_RCC_OscConfig+0x578>)
 80032a2:	f043 0301 	orr.w	r3, r3, #1
 80032a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80032aa:	e024      	b.n	80032f6 <HAL_RCC_OscConfig+0x522>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	2b05      	cmp	r3, #5
 80032b2:	d110      	bne.n	80032d6 <HAL_RCC_OscConfig+0x502>
 80032b4:	4b25      	ldr	r3, [pc, #148]	; (800334c <HAL_RCC_OscConfig+0x578>)
 80032b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032ba:	4a24      	ldr	r2, [pc, #144]	; (800334c <HAL_RCC_OscConfig+0x578>)
 80032bc:	f043 0304 	orr.w	r3, r3, #4
 80032c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80032c4:	4b21      	ldr	r3, [pc, #132]	; (800334c <HAL_RCC_OscConfig+0x578>)
 80032c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032ca:	4a20      	ldr	r2, [pc, #128]	; (800334c <HAL_RCC_OscConfig+0x578>)
 80032cc:	f043 0301 	orr.w	r3, r3, #1
 80032d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80032d4:	e00f      	b.n	80032f6 <HAL_RCC_OscConfig+0x522>
 80032d6:	4b1d      	ldr	r3, [pc, #116]	; (800334c <HAL_RCC_OscConfig+0x578>)
 80032d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032dc:	4a1b      	ldr	r2, [pc, #108]	; (800334c <HAL_RCC_OscConfig+0x578>)
 80032de:	f023 0301 	bic.w	r3, r3, #1
 80032e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80032e6:	4b19      	ldr	r3, [pc, #100]	; (800334c <HAL_RCC_OscConfig+0x578>)
 80032e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032ec:	4a17      	ldr	r2, [pc, #92]	; (800334c <HAL_RCC_OscConfig+0x578>)
 80032ee:	f023 0304 	bic.w	r3, r3, #4
 80032f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d016      	beq.n	800332c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032fe:	f7fd fddd 	bl	8000ebc <HAL_GetTick>
 8003302:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003304:	e00a      	b.n	800331c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003306:	f7fd fdd9 	bl	8000ebc <HAL_GetTick>
 800330a:	4602      	mov	r2, r0
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	f241 3288 	movw	r2, #5000	; 0x1388
 8003314:	4293      	cmp	r3, r2
 8003316:	d901      	bls.n	800331c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e176      	b.n	800360a <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800331c:	4b0b      	ldr	r3, [pc, #44]	; (800334c <HAL_RCC_OscConfig+0x578>)
 800331e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003322:	f003 0302 	and.w	r3, r3, #2
 8003326:	2b00      	cmp	r3, #0
 8003328:	d0ed      	beq.n	8003306 <HAL_RCC_OscConfig+0x532>
 800332a:	e01a      	b.n	8003362 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800332c:	f7fd fdc6 	bl	8000ebc <HAL_GetTick>
 8003330:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003332:	e00f      	b.n	8003354 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003334:	f7fd fdc2 	bl	8000ebc <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003342:	4293      	cmp	r3, r2
 8003344:	d906      	bls.n	8003354 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e15f      	b.n	800360a <HAL_RCC_OscConfig+0x836>
 800334a:	bf00      	nop
 800334c:	40021000 	.word	0x40021000
 8003350:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003354:	4baa      	ldr	r3, [pc, #680]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 8003356:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800335a:	f003 0302 	and.w	r3, r3, #2
 800335e:	2b00      	cmp	r3, #0
 8003360:	d1e8      	bne.n	8003334 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003362:	7ffb      	ldrb	r3, [r7, #31]
 8003364:	2b01      	cmp	r3, #1
 8003366:	d105      	bne.n	8003374 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003368:	4ba5      	ldr	r3, [pc, #660]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 800336a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800336c:	4aa4      	ldr	r2, [pc, #656]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 800336e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003372:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 0320 	and.w	r3, r3, #32
 800337c:	2b00      	cmp	r3, #0
 800337e:	d03c      	beq.n	80033fa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003384:	2b00      	cmp	r3, #0
 8003386:	d01c      	beq.n	80033c2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003388:	4b9d      	ldr	r3, [pc, #628]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 800338a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800338e:	4a9c      	ldr	r2, [pc, #624]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 8003390:	f043 0301 	orr.w	r3, r3, #1
 8003394:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003398:	f7fd fd90 	bl	8000ebc <HAL_GetTick>
 800339c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800339e:	e008      	b.n	80033b2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033a0:	f7fd fd8c 	bl	8000ebc <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d901      	bls.n	80033b2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e12b      	b.n	800360a <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80033b2:	4b93      	ldr	r3, [pc, #588]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 80033b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d0ef      	beq.n	80033a0 <HAL_RCC_OscConfig+0x5cc>
 80033c0:	e01b      	b.n	80033fa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80033c2:	4b8f      	ldr	r3, [pc, #572]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 80033c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80033c8:	4a8d      	ldr	r2, [pc, #564]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 80033ca:	f023 0301 	bic.w	r3, r3, #1
 80033ce:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033d2:	f7fd fd73 	bl	8000ebc <HAL_GetTick>
 80033d6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80033d8:	e008      	b.n	80033ec <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033da:	f7fd fd6f 	bl	8000ebc <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d901      	bls.n	80033ec <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80033e8:	2303      	movs	r3, #3
 80033ea:	e10e      	b.n	800360a <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80033ec:	4b84      	ldr	r3, [pc, #528]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 80033ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80033f2:	f003 0302 	and.w	r3, r3, #2
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d1ef      	bne.n	80033da <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033fe:	2b00      	cmp	r3, #0
 8003400:	f000 8102 	beq.w	8003608 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003408:	2b02      	cmp	r3, #2
 800340a:	f040 80c5 	bne.w	8003598 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800340e:	4b7c      	ldr	r3, [pc, #496]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	f003 0203 	and.w	r2, r3, #3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341e:	429a      	cmp	r2, r3
 8003420:	d12c      	bne.n	800347c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800342c:	3b01      	subs	r3, #1
 800342e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003430:	429a      	cmp	r2, r3
 8003432:	d123      	bne.n	800347c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800343e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003440:	429a      	cmp	r2, r3
 8003442:	d11b      	bne.n	800347c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800344e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003450:	429a      	cmp	r2, r3
 8003452:	d113      	bne.n	800347c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800345e:	085b      	lsrs	r3, r3, #1
 8003460:	3b01      	subs	r3, #1
 8003462:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003464:	429a      	cmp	r2, r3
 8003466:	d109      	bne.n	800347c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003472:	085b      	lsrs	r3, r3, #1
 8003474:	3b01      	subs	r3, #1
 8003476:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003478:	429a      	cmp	r2, r3
 800347a:	d067      	beq.n	800354c <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	2b0c      	cmp	r3, #12
 8003480:	d062      	beq.n	8003548 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003482:	4b5f      	ldr	r3, [pc, #380]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d001      	beq.n	8003492 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e0bb      	b.n	800360a <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003492:	4b5b      	ldr	r3, [pc, #364]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a5a      	ldr	r2, [pc, #360]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 8003498:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800349c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800349e:	f7fd fd0d 	bl	8000ebc <HAL_GetTick>
 80034a2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034a4:	e008      	b.n	80034b8 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034a6:	f7fd fd09 	bl	8000ebc <HAL_GetTick>
 80034aa:	4602      	mov	r2, r0
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	1ad3      	subs	r3, r2, r3
 80034b0:	2b02      	cmp	r3, #2
 80034b2:	d901      	bls.n	80034b8 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80034b4:	2303      	movs	r3, #3
 80034b6:	e0a8      	b.n	800360a <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034b8:	4b51      	ldr	r3, [pc, #324]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d1f0      	bne.n	80034a6 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034c4:	4b4e      	ldr	r3, [pc, #312]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 80034c6:	68da      	ldr	r2, [r3, #12]
 80034c8:	4b4e      	ldr	r3, [pc, #312]	; (8003604 <HAL_RCC_OscConfig+0x830>)
 80034ca:	4013      	ands	r3, r2
 80034cc:	687a      	ldr	r2, [r7, #4]
 80034ce:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80034d4:	3a01      	subs	r2, #1
 80034d6:	0112      	lsls	r2, r2, #4
 80034d8:	4311      	orrs	r1, r2
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80034de:	0212      	lsls	r2, r2, #8
 80034e0:	4311      	orrs	r1, r2
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80034e6:	0852      	lsrs	r2, r2, #1
 80034e8:	3a01      	subs	r2, #1
 80034ea:	0552      	lsls	r2, r2, #21
 80034ec:	4311      	orrs	r1, r2
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80034f2:	0852      	lsrs	r2, r2, #1
 80034f4:	3a01      	subs	r2, #1
 80034f6:	0652      	lsls	r2, r2, #25
 80034f8:	4311      	orrs	r1, r2
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80034fe:	06d2      	lsls	r2, r2, #27
 8003500:	430a      	orrs	r2, r1
 8003502:	493f      	ldr	r1, [pc, #252]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 8003504:	4313      	orrs	r3, r2
 8003506:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003508:	4b3d      	ldr	r3, [pc, #244]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a3c      	ldr	r2, [pc, #240]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 800350e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003512:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003514:	4b3a      	ldr	r3, [pc, #232]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	4a39      	ldr	r2, [pc, #228]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 800351a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800351e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003520:	f7fd fccc 	bl	8000ebc <HAL_GetTick>
 8003524:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003526:	e008      	b.n	800353a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003528:	f7fd fcc8 	bl	8000ebc <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b02      	cmp	r3, #2
 8003534:	d901      	bls.n	800353a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e067      	b.n	800360a <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800353a:	4b31      	ldr	r3, [pc, #196]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d0f0      	beq.n	8003528 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003546:	e05f      	b.n	8003608 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e05e      	b.n	800360a <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800354c:	4b2c      	ldr	r3, [pc, #176]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003554:	2b00      	cmp	r3, #0
 8003556:	d157      	bne.n	8003608 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003558:	4b29      	ldr	r3, [pc, #164]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a28      	ldr	r2, [pc, #160]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 800355e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003562:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003564:	4b26      	ldr	r3, [pc, #152]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	4a25      	ldr	r2, [pc, #148]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 800356a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800356e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003570:	f7fd fca4 	bl	8000ebc <HAL_GetTick>
 8003574:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003576:	e008      	b.n	800358a <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003578:	f7fd fca0 	bl	8000ebc <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	2b02      	cmp	r3, #2
 8003584:	d901      	bls.n	800358a <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e03f      	b.n	800360a <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800358a:	4b1d      	ldr	r3, [pc, #116]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d0f0      	beq.n	8003578 <HAL_RCC_OscConfig+0x7a4>
 8003596:	e037      	b.n	8003608 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	2b0c      	cmp	r3, #12
 800359c:	d02d      	beq.n	80035fa <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800359e:	4b18      	ldr	r3, [pc, #96]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a17      	ldr	r2, [pc, #92]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 80035a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035a8:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80035aa:	4b15      	ldr	r3, [pc, #84]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d105      	bne.n	80035c2 <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80035b6:	4b12      	ldr	r3, [pc, #72]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	4a11      	ldr	r2, [pc, #68]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 80035bc:	f023 0303 	bic.w	r3, r3, #3
 80035c0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80035c2:	4b0f      	ldr	r3, [pc, #60]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	4a0e      	ldr	r2, [pc, #56]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 80035c8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80035cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035d0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035d2:	f7fd fc73 	bl	8000ebc <HAL_GetTick>
 80035d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035d8:	e008      	b.n	80035ec <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035da:	f7fd fc6f 	bl	8000ebc <HAL_GetTick>
 80035de:	4602      	mov	r2, r0
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	1ad3      	subs	r3, r2, r3
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d901      	bls.n	80035ec <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 80035e8:	2303      	movs	r3, #3
 80035ea:	e00e      	b.n	800360a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035ec:	4b04      	ldr	r3, [pc, #16]	; (8003600 <HAL_RCC_OscConfig+0x82c>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d1f0      	bne.n	80035da <HAL_RCC_OscConfig+0x806>
 80035f8:	e006      	b.n	8003608 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e005      	b.n	800360a <HAL_RCC_OscConfig+0x836>
 80035fe:	bf00      	nop
 8003600:	40021000 	.word	0x40021000
 8003604:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8003608:	2300      	movs	r3, #0
}
 800360a:	4618      	mov	r0, r3
 800360c:	3720      	adds	r7, #32
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop

08003614 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d101      	bne.n	8003628 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e0c8      	b.n	80037ba <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003628:	4b66      	ldr	r3, [pc, #408]	; (80037c4 <HAL_RCC_ClockConfig+0x1b0>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0307 	and.w	r3, r3, #7
 8003630:	683a      	ldr	r2, [r7, #0]
 8003632:	429a      	cmp	r2, r3
 8003634:	d910      	bls.n	8003658 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003636:	4b63      	ldr	r3, [pc, #396]	; (80037c4 <HAL_RCC_ClockConfig+0x1b0>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f023 0207 	bic.w	r2, r3, #7
 800363e:	4961      	ldr	r1, [pc, #388]	; (80037c4 <HAL_RCC_ClockConfig+0x1b0>)
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	4313      	orrs	r3, r2
 8003644:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003646:	4b5f      	ldr	r3, [pc, #380]	; (80037c4 <HAL_RCC_ClockConfig+0x1b0>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 0307 	and.w	r3, r3, #7
 800364e:	683a      	ldr	r2, [r7, #0]
 8003650:	429a      	cmp	r2, r3
 8003652:	d001      	beq.n	8003658 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e0b0      	b.n	80037ba <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b00      	cmp	r3, #0
 8003662:	d04c      	beq.n	80036fe <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	2b03      	cmp	r3, #3
 800366a:	d107      	bne.n	800367c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800366c:	4b56      	ldr	r3, [pc, #344]	; (80037c8 <HAL_RCC_ClockConfig+0x1b4>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d121      	bne.n	80036bc <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e09e      	b.n	80037ba <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	2b02      	cmp	r3, #2
 8003682:	d107      	bne.n	8003694 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003684:	4b50      	ldr	r3, [pc, #320]	; (80037c8 <HAL_RCC_ClockConfig+0x1b4>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d115      	bne.n	80036bc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e092      	b.n	80037ba <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d107      	bne.n	80036ac <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800369c:	4b4a      	ldr	r3, [pc, #296]	; (80037c8 <HAL_RCC_ClockConfig+0x1b4>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0302 	and.w	r3, r3, #2
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d109      	bne.n	80036bc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e086      	b.n	80037ba <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036ac:	4b46      	ldr	r3, [pc, #280]	; (80037c8 <HAL_RCC_ClockConfig+0x1b4>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d101      	bne.n	80036bc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e07e      	b.n	80037ba <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80036bc:	4b42      	ldr	r3, [pc, #264]	; (80037c8 <HAL_RCC_ClockConfig+0x1b4>)
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	f023 0203 	bic.w	r2, r3, #3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	493f      	ldr	r1, [pc, #252]	; (80037c8 <HAL_RCC_ClockConfig+0x1b4>)
 80036ca:	4313      	orrs	r3, r2
 80036cc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036ce:	f7fd fbf5 	bl	8000ebc <HAL_GetTick>
 80036d2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036d4:	e00a      	b.n	80036ec <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036d6:	f7fd fbf1 	bl	8000ebc <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d901      	bls.n	80036ec <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e066      	b.n	80037ba <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ec:	4b36      	ldr	r3, [pc, #216]	; (80037c8 <HAL_RCC_ClockConfig+0x1b4>)
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f003 020c 	and.w	r2, r3, #12
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d1eb      	bne.n	80036d6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0302 	and.w	r3, r3, #2
 8003706:	2b00      	cmp	r3, #0
 8003708:	d008      	beq.n	800371c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800370a:	4b2f      	ldr	r3, [pc, #188]	; (80037c8 <HAL_RCC_ClockConfig+0x1b4>)
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	492c      	ldr	r1, [pc, #176]	; (80037c8 <HAL_RCC_ClockConfig+0x1b4>)
 8003718:	4313      	orrs	r3, r2
 800371a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800371c:	4b29      	ldr	r3, [pc, #164]	; (80037c4 <HAL_RCC_ClockConfig+0x1b0>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0307 	and.w	r3, r3, #7
 8003724:	683a      	ldr	r2, [r7, #0]
 8003726:	429a      	cmp	r2, r3
 8003728:	d210      	bcs.n	800374c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800372a:	4b26      	ldr	r3, [pc, #152]	; (80037c4 <HAL_RCC_ClockConfig+0x1b0>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f023 0207 	bic.w	r2, r3, #7
 8003732:	4924      	ldr	r1, [pc, #144]	; (80037c4 <HAL_RCC_ClockConfig+0x1b0>)
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	4313      	orrs	r3, r2
 8003738:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800373a:	4b22      	ldr	r3, [pc, #136]	; (80037c4 <HAL_RCC_ClockConfig+0x1b0>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0307 	and.w	r3, r3, #7
 8003742:	683a      	ldr	r2, [r7, #0]
 8003744:	429a      	cmp	r2, r3
 8003746:	d001      	beq.n	800374c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e036      	b.n	80037ba <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0304 	and.w	r3, r3, #4
 8003754:	2b00      	cmp	r3, #0
 8003756:	d008      	beq.n	800376a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003758:	4b1b      	ldr	r3, [pc, #108]	; (80037c8 <HAL_RCC_ClockConfig+0x1b4>)
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	4918      	ldr	r1, [pc, #96]	; (80037c8 <HAL_RCC_ClockConfig+0x1b4>)
 8003766:	4313      	orrs	r3, r2
 8003768:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0308 	and.w	r3, r3, #8
 8003772:	2b00      	cmp	r3, #0
 8003774:	d009      	beq.n	800378a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003776:	4b14      	ldr	r3, [pc, #80]	; (80037c8 <HAL_RCC_ClockConfig+0x1b4>)
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	691b      	ldr	r3, [r3, #16]
 8003782:	00db      	lsls	r3, r3, #3
 8003784:	4910      	ldr	r1, [pc, #64]	; (80037c8 <HAL_RCC_ClockConfig+0x1b4>)
 8003786:	4313      	orrs	r3, r2
 8003788:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800378a:	f000 f825 	bl	80037d8 <HAL_RCC_GetSysClockFreq>
 800378e:	4601      	mov	r1, r0
 8003790:	4b0d      	ldr	r3, [pc, #52]	; (80037c8 <HAL_RCC_ClockConfig+0x1b4>)
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	091b      	lsrs	r3, r3, #4
 8003796:	f003 030f 	and.w	r3, r3, #15
 800379a:	4a0c      	ldr	r2, [pc, #48]	; (80037cc <HAL_RCC_ClockConfig+0x1b8>)
 800379c:	5cd3      	ldrb	r3, [r2, r3]
 800379e:	f003 031f 	and.w	r3, r3, #31
 80037a2:	fa21 f303 	lsr.w	r3, r1, r3
 80037a6:	4a0a      	ldr	r2, [pc, #40]	; (80037d0 <HAL_RCC_ClockConfig+0x1bc>)
 80037a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80037aa:	4b0a      	ldr	r3, [pc, #40]	; (80037d4 <HAL_RCC_ClockConfig+0x1c0>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4618      	mov	r0, r3
 80037b0:	f7fd fb34 	bl	8000e1c <HAL_InitTick>
 80037b4:	4603      	mov	r3, r0
 80037b6:	72fb      	strb	r3, [r7, #11]

  return status;
 80037b8:	7afb      	ldrb	r3, [r7, #11]
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3710      	adds	r7, #16
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop
 80037c4:	40022000 	.word	0x40022000
 80037c8:	40021000 	.word	0x40021000
 80037cc:	080090fc 	.word	0x080090fc
 80037d0:	20000000 	.word	0x20000000
 80037d4:	20000004 	.word	0x20000004

080037d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037d8:	b480      	push	{r7}
 80037da:	b089      	sub	sp, #36	; 0x24
 80037dc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80037de:	2300      	movs	r3, #0
 80037e0:	61fb      	str	r3, [r7, #28]
 80037e2:	2300      	movs	r3, #0
 80037e4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037e6:	4b3d      	ldr	r3, [pc, #244]	; (80038dc <HAL_RCC_GetSysClockFreq+0x104>)
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f003 030c 	and.w	r3, r3, #12
 80037ee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037f0:	4b3a      	ldr	r3, [pc, #232]	; (80038dc <HAL_RCC_GetSysClockFreq+0x104>)
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	f003 0303 	and.w	r3, r3, #3
 80037f8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d005      	beq.n	800380c <HAL_RCC_GetSysClockFreq+0x34>
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	2b0c      	cmp	r3, #12
 8003804:	d121      	bne.n	800384a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2b01      	cmp	r3, #1
 800380a:	d11e      	bne.n	800384a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800380c:	4b33      	ldr	r3, [pc, #204]	; (80038dc <HAL_RCC_GetSysClockFreq+0x104>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0308 	and.w	r3, r3, #8
 8003814:	2b00      	cmp	r3, #0
 8003816:	d107      	bne.n	8003828 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003818:	4b30      	ldr	r3, [pc, #192]	; (80038dc <HAL_RCC_GetSysClockFreq+0x104>)
 800381a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800381e:	0a1b      	lsrs	r3, r3, #8
 8003820:	f003 030f 	and.w	r3, r3, #15
 8003824:	61fb      	str	r3, [r7, #28]
 8003826:	e005      	b.n	8003834 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003828:	4b2c      	ldr	r3, [pc, #176]	; (80038dc <HAL_RCC_GetSysClockFreq+0x104>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	091b      	lsrs	r3, r3, #4
 800382e:	f003 030f 	and.w	r3, r3, #15
 8003832:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003834:	4a2a      	ldr	r2, [pc, #168]	; (80038e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003836:	69fb      	ldr	r3, [r7, #28]
 8003838:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800383c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d10d      	bne.n	8003860 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003848:	e00a      	b.n	8003860 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	2b04      	cmp	r3, #4
 800384e:	d102      	bne.n	8003856 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003850:	4b24      	ldr	r3, [pc, #144]	; (80038e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003852:	61bb      	str	r3, [r7, #24]
 8003854:	e004      	b.n	8003860 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	2b08      	cmp	r3, #8
 800385a:	d101      	bne.n	8003860 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800385c:	4b22      	ldr	r3, [pc, #136]	; (80038e8 <HAL_RCC_GetSysClockFreq+0x110>)
 800385e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	2b0c      	cmp	r3, #12
 8003864:	d133      	bne.n	80038ce <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003866:	4b1d      	ldr	r3, [pc, #116]	; (80038dc <HAL_RCC_GetSysClockFreq+0x104>)
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	f003 0303 	and.w	r3, r3, #3
 800386e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	2b02      	cmp	r3, #2
 8003874:	d002      	beq.n	800387c <HAL_RCC_GetSysClockFreq+0xa4>
 8003876:	2b03      	cmp	r3, #3
 8003878:	d003      	beq.n	8003882 <HAL_RCC_GetSysClockFreq+0xaa>
 800387a:	e005      	b.n	8003888 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800387c:	4b19      	ldr	r3, [pc, #100]	; (80038e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800387e:	617b      	str	r3, [r7, #20]
      break;
 8003880:	e005      	b.n	800388e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003882:	4b19      	ldr	r3, [pc, #100]	; (80038e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003884:	617b      	str	r3, [r7, #20]
      break;
 8003886:	e002      	b.n	800388e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	617b      	str	r3, [r7, #20]
      break;
 800388c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800388e:	4b13      	ldr	r3, [pc, #76]	; (80038dc <HAL_RCC_GetSysClockFreq+0x104>)
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	091b      	lsrs	r3, r3, #4
 8003894:	f003 0307 	and.w	r3, r3, #7
 8003898:	3301      	adds	r3, #1
 800389a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800389c:	4b0f      	ldr	r3, [pc, #60]	; (80038dc <HAL_RCC_GetSysClockFreq+0x104>)
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	0a1b      	lsrs	r3, r3, #8
 80038a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038a6:	697a      	ldr	r2, [r7, #20]
 80038a8:	fb02 f203 	mul.w	r2, r2, r3
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80038b2:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80038b4:	4b09      	ldr	r3, [pc, #36]	; (80038dc <HAL_RCC_GetSysClockFreq+0x104>)
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	0e5b      	lsrs	r3, r3, #25
 80038ba:	f003 0303 	and.w	r3, r3, #3
 80038be:	3301      	adds	r3, #1
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80038c4:	697a      	ldr	r2, [r7, #20]
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038cc:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80038ce:	69bb      	ldr	r3, [r7, #24]
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3724      	adds	r7, #36	; 0x24
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr
 80038dc:	40021000 	.word	0x40021000
 80038e0:	08009114 	.word	0x08009114
 80038e4:	00f42400 	.word	0x00f42400
 80038e8:	007a1200 	.word	0x007a1200

080038ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038ec:	b480      	push	{r7}
 80038ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038f0:	4b03      	ldr	r3, [pc, #12]	; (8003900 <HAL_RCC_GetHCLKFreq+0x14>)
 80038f2:	681b      	ldr	r3, [r3, #0]
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	46bd      	mov	sp, r7
 80038f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fc:	4770      	bx	lr
 80038fe:	bf00      	nop
 8003900:	20000000 	.word	0x20000000

08003904 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003908:	f7ff fff0 	bl	80038ec <HAL_RCC_GetHCLKFreq>
 800390c:	4601      	mov	r1, r0
 800390e:	4b06      	ldr	r3, [pc, #24]	; (8003928 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	0a1b      	lsrs	r3, r3, #8
 8003914:	f003 0307 	and.w	r3, r3, #7
 8003918:	4a04      	ldr	r2, [pc, #16]	; (800392c <HAL_RCC_GetPCLK1Freq+0x28>)
 800391a:	5cd3      	ldrb	r3, [r2, r3]
 800391c:	f003 031f 	and.w	r3, r3, #31
 8003920:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003924:	4618      	mov	r0, r3
 8003926:	bd80      	pop	{r7, pc}
 8003928:	40021000 	.word	0x40021000
 800392c:	0800910c 	.word	0x0800910c

08003930 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003934:	f7ff ffda 	bl	80038ec <HAL_RCC_GetHCLKFreq>
 8003938:	4601      	mov	r1, r0
 800393a:	4b06      	ldr	r3, [pc, #24]	; (8003954 <HAL_RCC_GetPCLK2Freq+0x24>)
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	0adb      	lsrs	r3, r3, #11
 8003940:	f003 0307 	and.w	r3, r3, #7
 8003944:	4a04      	ldr	r2, [pc, #16]	; (8003958 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003946:	5cd3      	ldrb	r3, [r2, r3]
 8003948:	f003 031f 	and.w	r3, r3, #31
 800394c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003950:	4618      	mov	r0, r3
 8003952:	bd80      	pop	{r7, pc}
 8003954:	40021000 	.word	0x40021000
 8003958:	0800910c 	.word	0x0800910c

0800395c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b086      	sub	sp, #24
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003964:	2300      	movs	r3, #0
 8003966:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003968:	4b2a      	ldr	r3, [pc, #168]	; (8003a14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800396a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800396c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d003      	beq.n	800397c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003974:	f7ff f8f8 	bl	8002b68 <HAL_PWREx_GetVoltageRange>
 8003978:	6178      	str	r0, [r7, #20]
 800397a:	e014      	b.n	80039a6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800397c:	4b25      	ldr	r3, [pc, #148]	; (8003a14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800397e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003980:	4a24      	ldr	r2, [pc, #144]	; (8003a14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003982:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003986:	6593      	str	r3, [r2, #88]	; 0x58
 8003988:	4b22      	ldr	r3, [pc, #136]	; (8003a14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800398a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800398c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003990:	60fb      	str	r3, [r7, #12]
 8003992:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003994:	f7ff f8e8 	bl	8002b68 <HAL_PWREx_GetVoltageRange>
 8003998:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800399a:	4b1e      	ldr	r3, [pc, #120]	; (8003a14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800399c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800399e:	4a1d      	ldr	r2, [pc, #116]	; (8003a14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039a4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039ac:	d10b      	bne.n	80039c6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2b80      	cmp	r3, #128	; 0x80
 80039b2:	d919      	bls.n	80039e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2ba0      	cmp	r3, #160	; 0xa0
 80039b8:	d902      	bls.n	80039c0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80039ba:	2302      	movs	r3, #2
 80039bc:	613b      	str	r3, [r7, #16]
 80039be:	e013      	b.n	80039e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80039c0:	2301      	movs	r3, #1
 80039c2:	613b      	str	r3, [r7, #16]
 80039c4:	e010      	b.n	80039e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2b80      	cmp	r3, #128	; 0x80
 80039ca:	d902      	bls.n	80039d2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80039cc:	2303      	movs	r3, #3
 80039ce:	613b      	str	r3, [r7, #16]
 80039d0:	e00a      	b.n	80039e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2b80      	cmp	r3, #128	; 0x80
 80039d6:	d102      	bne.n	80039de <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80039d8:	2302      	movs	r3, #2
 80039da:	613b      	str	r3, [r7, #16]
 80039dc:	e004      	b.n	80039e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2b70      	cmp	r3, #112	; 0x70
 80039e2:	d101      	bne.n	80039e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80039e4:	2301      	movs	r3, #1
 80039e6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80039e8:	4b0b      	ldr	r3, [pc, #44]	; (8003a18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f023 0207 	bic.w	r2, r3, #7
 80039f0:	4909      	ldr	r1, [pc, #36]	; (8003a18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80039f8:	4b07      	ldr	r3, [pc, #28]	; (8003a18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0307 	and.w	r3, r3, #7
 8003a00:	693a      	ldr	r2, [r7, #16]
 8003a02:	429a      	cmp	r2, r3
 8003a04:	d001      	beq.n	8003a0a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e000      	b.n	8003a0c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3718      	adds	r7, #24
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	40021000 	.word	0x40021000
 8003a18:	40022000 	.word	0x40022000

08003a1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b086      	sub	sp, #24
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003a24:	2300      	movs	r3, #0
 8003a26:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003a28:	2300      	movs	r3, #0
 8003a2a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d02f      	beq.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a3c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003a40:	d005      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003a42:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003a46:	d015      	beq.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x58>
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d007      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8003a4c:	e00f      	b.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x52>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003a4e:	4b5d      	ldr	r3, [pc, #372]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	4a5c      	ldr	r2, [pc, #368]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003a54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a58:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a5a:	e00c      	b.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x5a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	3304      	adds	r3, #4
 8003a60:	2100      	movs	r1, #0
 8003a62:	4618      	mov	r0, r3
 8003a64:	f000 fa54 	bl	8003f10 <RCCEx_PLLSAI1_Config>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a6c:	e003      	b.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x5a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	74fb      	strb	r3, [r7, #19]
      break;
 8003a72:	e000      	b.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x5a>
      break;
 8003a74:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a76:	7cfb      	ldrb	r3, [r7, #19]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d10b      	bne.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a7c:	4b51      	ldr	r3, [pc, #324]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a82:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a8a:	494e      	ldr	r1, [pc, #312]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003a92:	e001      	b.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a94:	7cfb      	ldrb	r3, [r7, #19]
 8003a96:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	f000 809e 	beq.w	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003aaa:	4b46      	ldr	r3, [pc, #280]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003aac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d101      	bne.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e000      	b.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8003aba:	2300      	movs	r3, #0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00d      	beq.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ac0:	4b40      	ldr	r3, [pc, #256]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003ac2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ac4:	4a3f      	ldr	r2, [pc, #252]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003ac6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003aca:	6593      	str	r3, [r2, #88]	; 0x58
 8003acc:	4b3d      	ldr	r3, [pc, #244]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003ace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ad0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ad4:	60bb      	str	r3, [r7, #8]
 8003ad6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003adc:	4b3a      	ldr	r3, [pc, #232]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a39      	ldr	r2, [pc, #228]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ae2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ae6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003ae8:	f7fd f9e8 	bl	8000ebc <HAL_GetTick>
 8003aec:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003aee:	e009      	b.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003af0:	f7fd f9e4 	bl	8000ebc <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d902      	bls.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        ret = HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	74fb      	strb	r3, [r7, #19]
        break;
 8003b02:	e005      	b.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b04:	4b30      	ldr	r3, [pc, #192]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d0ef      	beq.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      }
    }

    if(ret == HAL_OK)
 8003b10:	7cfb      	ldrb	r3, [r7, #19]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d15a      	bne.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003b16:	4b2b      	ldr	r3, [pc, #172]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b20:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d01e      	beq.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b2c:	697a      	ldr	r2, [r7, #20]
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d019      	beq.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x14a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003b32:	4b24      	ldr	r3, [pc, #144]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b3c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b3e:	4b21      	ldr	r3, [pc, #132]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003b40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b44:	4a1f      	ldr	r2, [pc, #124]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003b46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b4a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b4e:	4b1d      	ldr	r3, [pc, #116]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003b50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b54:	4a1b      	ldr	r2, [pc, #108]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003b56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b5a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003b5e:	4a19      	ldr	r2, [pc, #100]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	f003 0301 	and.w	r3, r3, #1
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d016      	beq.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x182>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b70:	f7fd f9a4 	bl	8000ebc <HAL_GetTick>
 8003b74:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b76:	e00b      	b.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x174>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b78:	f7fd f9a0 	bl	8000ebc <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d902      	bls.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x174>
          {
            ret = HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	74fb      	strb	r3, [r7, #19]
            break;
 8003b8e:	e006      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x182>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b90:	4b0c      	ldr	r3, [pc, #48]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b96:	f003 0302 	and.w	r3, r3, #2
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d0ec      	beq.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x15c>
          }
        }
      }

      if(ret == HAL_OK)
 8003b9e:	7cfb      	ldrb	r3, [r7, #19]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d10b      	bne.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ba4:	4b07      	ldr	r3, [pc, #28]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003baa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bb2:	4904      	ldr	r1, [pc, #16]	; (8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003bba:	e009      	b.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003bbc:	7cfb      	ldrb	r3, [r7, #19]
 8003bbe:	74bb      	strb	r3, [r7, #18]
 8003bc0:	e006      	b.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8003bc2:	bf00      	nop
 8003bc4:	40021000 	.word	0x40021000
 8003bc8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bcc:	7cfb      	ldrb	r3, [r7, #19]
 8003bce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003bd0:	7c7b      	ldrb	r3, [r7, #17]
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d105      	bne.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bd6:	4b9e      	ldr	r3, [pc, #632]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003bd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bda:	4a9d      	ldr	r2, [pc, #628]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003bdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003be0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0301 	and.w	r3, r3, #1
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d00a      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003bee:	4b98      	ldr	r3, [pc, #608]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bf4:	f023 0203 	bic.w	r2, r3, #3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6a1b      	ldr	r3, [r3, #32]
 8003bfc:	4994      	ldr	r1, [pc, #592]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0302 	and.w	r3, r3, #2
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00a      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x20a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c10:	4b8f      	ldr	r3, [pc, #572]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c16:	f023 020c 	bic.w	r2, r3, #12
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1e:	498c      	ldr	r1, [pc, #560]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c20:	4313      	orrs	r3, r2
 8003c22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0304 	and.w	r3, r3, #4
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d00a      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c32:	4b87      	ldr	r3, [pc, #540]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c38:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c40:	4983      	ldr	r1, [pc, #524]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c42:	4313      	orrs	r3, r2
 8003c44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 0308 	and.w	r3, r3, #8
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00a      	beq.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x24e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c54:	4b7e      	ldr	r3, [pc, #504]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c5a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c62:	497b      	ldr	r1, [pc, #492]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c64:	4313      	orrs	r3, r2
 8003c66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0320 	and.w	r3, r3, #32
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00a      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x270>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c76:	4b76      	ldr	r3, [pc, #472]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c7c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c84:	4972      	ldr	r1, [pc, #456]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c86:	4313      	orrs	r3, r2
 8003c88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d00a      	beq.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c98:	4b6d      	ldr	r3, [pc, #436]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c9e:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca6:	496a      	ldr	r1, [pc, #424]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d00a      	beq.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003cba:	4b65      	ldr	r3, [pc, #404]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cc0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cc8:	4961      	ldr	r1, [pc, #388]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d00a      	beq.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003cdc:	4b5c      	ldr	r3, [pc, #368]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ce2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cea:	4959      	ldr	r1, [pc, #356]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003cec:	4313      	orrs	r3, r2
 8003cee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00a      	beq.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003cfe:	4b54      	ldr	r3, [pc, #336]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d04:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d0c:	4950      	ldr	r1, [pc, #320]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d00a      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d20:	4b4b      	ldr	r3, [pc, #300]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d26:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d2e:	4948      	ldr	r1, [pc, #288]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003d30:	4313      	orrs	r3, r2
 8003d32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d00a      	beq.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x33c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003d42:	4b43      	ldr	r3, [pc, #268]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003d44:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003d48:	f023 0203 	bic.w	r2, r3, #3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d50:	493f      	ldr	r1, [pc, #252]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003d52:	4313      	orrs	r3, r2
 8003d54:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d028      	beq.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x39a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d64:	4b3a      	ldr	r3, [pc, #232]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d6a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d72:	4937      	ldr	r1, [pc, #220]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003d74:	4313      	orrs	r3, r2
 8003d76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d82:	d106      	bne.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x376>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d84:	4b32      	ldr	r3, [pc, #200]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	4a31      	ldr	r2, [pc, #196]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003d8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d8e:	60d3      	str	r3, [r2, #12]
 8003d90:	e011      	b.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x39a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d96:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d9a:	d10c      	bne.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x39a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	3304      	adds	r3, #4
 8003da0:	2101      	movs	r1, #1
 8003da2:	4618      	mov	r0, r3
 8003da4:	f000 f8b4 	bl	8003f10 <RCCEx_PLLSAI1_Config>
 8003da8:	4603      	mov	r3, r0
 8003daa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003dac:	7cfb      	ldrb	r3, [r7, #19]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d001      	beq.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x39a>
        {
          /* set overall return value */
          status = ret;
 8003db2:	7cfb      	ldrb	r3, [r7, #19]
 8003db4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d028      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003dc2:	4b23      	ldr	r3, [pc, #140]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dc8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dd0:	491f      	ldr	r1, [pc, #124]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ddc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003de0:	d106      	bne.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003de2:	4b1b      	ldr	r3, [pc, #108]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003de4:	68db      	ldr	r3, [r3, #12]
 8003de6:	4a1a      	ldr	r2, [pc, #104]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003de8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003dec:	60d3      	str	r3, [r2, #12]
 8003dee:	e011      	b.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003df4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003df8:	d10c      	bne.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	3304      	adds	r3, #4
 8003dfe:	2101      	movs	r1, #1
 8003e00:	4618      	mov	r0, r3
 8003e02:	f000 f885 	bl	8003f10 <RCCEx_PLLSAI1_Config>
 8003e06:	4603      	mov	r3, r0
 8003e08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e0a:	7cfb      	ldrb	r3, [r7, #19]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d001      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
      {
        /* set overall return value */
        status = ret;
 8003e10:	7cfb      	ldrb	r3, [r7, #19]
 8003e12:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d02b      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003e20:	4b0b      	ldr	r3, [pc, #44]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e26:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e2e:	4908      	ldr	r1, [pc, #32]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003e30:	4313      	orrs	r3, r2
 8003e32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e3a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e3e:	d109      	bne.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x438>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e40:	4b03      	ldr	r3, [pc, #12]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	4a02      	ldr	r2, [pc, #8]	; (8003e50 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003e46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e4a:	60d3      	str	r3, [r2, #12]
 8003e4c:	e014      	b.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x45c>
 8003e4e:	bf00      	nop
 8003e50:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e58:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e5c:	d10c      	bne.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	3304      	adds	r3, #4
 8003e62:	2101      	movs	r1, #1
 8003e64:	4618      	mov	r0, r3
 8003e66:	f000 f853 	bl	8003f10 <RCCEx_PLLSAI1_Config>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e6e:	7cfb      	ldrb	r3, [r7, #19]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d001      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x45c>
      {
        /* set overall return value */
        status = ret;
 8003e74:	7cfb      	ldrb	r3, [r7, #19]
 8003e76:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d01c      	beq.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x4a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003e84:	4b19      	ldr	r3, [pc, #100]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8003e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e8a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e92:	4916      	ldr	r1, [pc, #88]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8003e94:	4313      	orrs	r3, r2
 8003e96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e9e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003ea2:	d10c      	bne.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x4a2>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	3304      	adds	r3, #4
 8003ea8:	2102      	movs	r1, #2
 8003eaa:	4618      	mov	r0, r3
 8003eac:	f000 f830 	bl	8003f10 <RCCEx_PLLSAI1_Config>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003eb4:	7cfb      	ldrb	r3, [r7, #19]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d001      	beq.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      {
        /* set overall return value */
        status = ret;
 8003eba:	7cfb      	ldrb	r3, [r7, #19]
 8003ebc:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00a      	beq.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003eca:	4b08      	ldr	r3, [pc, #32]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8003ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ed0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ed8:	4904      	ldr	r1, [pc, #16]	; (8003eec <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003ee0:	7cbb      	ldrb	r3, [r7, #18]
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3718      	adds	r7, #24
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	40021000 	.word	0x40021000

08003ef0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003ef4:	4b05      	ldr	r3, [pc, #20]	; (8003f0c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a04      	ldr	r2, [pc, #16]	; (8003f0c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003efa:	f043 0304 	orr.w	r3, r3, #4
 8003efe:	6013      	str	r3, [r2, #0]
}
 8003f00:	bf00      	nop
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	40021000 	.word	0x40021000

08003f10 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003f1e:	4b73      	ldr	r3, [pc, #460]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	f003 0303 	and.w	r3, r3, #3
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d018      	beq.n	8003f5c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003f2a:	4b70      	ldr	r3, [pc, #448]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f2c:	68db      	ldr	r3, [r3, #12]
 8003f2e:	f003 0203 	and.w	r2, r3, #3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d10d      	bne.n	8003f56 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
       ||
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d009      	beq.n	8003f56 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003f42:	4b6a      	ldr	r3, [pc, #424]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	091b      	lsrs	r3, r3, #4
 8003f48:	f003 0307 	and.w	r3, r3, #7
 8003f4c:	1c5a      	adds	r2, r3, #1
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
       ||
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d044      	beq.n	8003fe0 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	73fb      	strb	r3, [r7, #15]
 8003f5a:	e041      	b.n	8003fe0 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d00c      	beq.n	8003f7e <RCCEx_PLLSAI1_Config+0x6e>
 8003f64:	2b03      	cmp	r3, #3
 8003f66:	d013      	beq.n	8003f90 <RCCEx_PLLSAI1_Config+0x80>
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d120      	bne.n	8003fae <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003f6c:	4b5f      	ldr	r3, [pc, #380]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0302 	and.w	r3, r3, #2
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d11d      	bne.n	8003fb4 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f7c:	e01a      	b.n	8003fb4 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003f7e:	4b5b      	ldr	r3, [pc, #364]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d116      	bne.n	8003fb8 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f8e:	e013      	b.n	8003fb8 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003f90:	4b56      	ldr	r3, [pc, #344]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d10f      	bne.n	8003fbc <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003f9c:	4b53      	ldr	r3, [pc, #332]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d109      	bne.n	8003fbc <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003fac:	e006      	b.n	8003fbc <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	73fb      	strb	r3, [r7, #15]
      break;
 8003fb2:	e004      	b.n	8003fbe <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003fb4:	bf00      	nop
 8003fb6:	e002      	b.n	8003fbe <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003fb8:	bf00      	nop
 8003fba:	e000      	b.n	8003fbe <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003fbc:	bf00      	nop
    }

    if(status == HAL_OK)
 8003fbe:	7bfb      	ldrb	r3, [r7, #15]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d10d      	bne.n	8003fe0 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003fc4:	4b49      	ldr	r3, [pc, #292]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6819      	ldr	r1, [r3, #0]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	3b01      	subs	r3, #1
 8003fd6:	011b      	lsls	r3, r3, #4
 8003fd8:	430b      	orrs	r3, r1
 8003fda:	4944      	ldr	r1, [pc, #272]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003fe0:	7bfb      	ldrb	r3, [r7, #15]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d17c      	bne.n	80040e0 <RCCEx_PLLSAI1_Config+0x1d0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003fe6:	4b41      	ldr	r3, [pc, #260]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a40      	ldr	r2, [pc, #256]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8003fec:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003ff0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ff2:	f7fc ff63 	bl	8000ebc <HAL_GetTick>
 8003ff6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ff8:	e009      	b.n	800400e <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ffa:	f7fc ff5f 	bl	8000ebc <HAL_GetTick>
 8003ffe:	4602      	mov	r2, r0
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	2b02      	cmp	r3, #2
 8004006:	d902      	bls.n	800400e <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	73fb      	strb	r3, [r7, #15]
        break;
 800400c:	e005      	b.n	800401a <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800400e:	4b37      	ldr	r3, [pc, #220]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d1ef      	bne.n	8003ffa <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800401a:	7bfb      	ldrb	r3, [r7, #15]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d15f      	bne.n	80040e0 <RCCEx_PLLSAI1_Config+0x1d0>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d110      	bne.n	8004048 <RCCEx_PLLSAI1_Config+0x138>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004026:	4b31      	ldr	r3, [pc, #196]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800402e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	6892      	ldr	r2, [r2, #8]
 8004036:	0211      	lsls	r1, r2, #8
 8004038:	687a      	ldr	r2, [r7, #4]
 800403a:	68d2      	ldr	r2, [r2, #12]
 800403c:	06d2      	lsls	r2, r2, #27
 800403e:	430a      	orrs	r2, r1
 8004040:	492a      	ldr	r1, [pc, #168]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8004042:	4313      	orrs	r3, r2
 8004044:	610b      	str	r3, [r1, #16]
 8004046:	e027      	b.n	8004098 <RCCEx_PLLSAI1_Config+0x188>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	2b01      	cmp	r3, #1
 800404c:	d112      	bne.n	8004074 <RCCEx_PLLSAI1_Config+0x164>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800404e:	4b27      	ldr	r3, [pc, #156]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004056:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	6892      	ldr	r2, [r2, #8]
 800405e:	0211      	lsls	r1, r2, #8
 8004060:	687a      	ldr	r2, [r7, #4]
 8004062:	6912      	ldr	r2, [r2, #16]
 8004064:	0852      	lsrs	r2, r2, #1
 8004066:	3a01      	subs	r2, #1
 8004068:	0552      	lsls	r2, r2, #21
 800406a:	430a      	orrs	r2, r1
 800406c:	491f      	ldr	r1, [pc, #124]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 800406e:	4313      	orrs	r3, r2
 8004070:	610b      	str	r3, [r1, #16]
 8004072:	e011      	b.n	8004098 <RCCEx_PLLSAI1_Config+0x188>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004074:	4b1d      	ldr	r3, [pc, #116]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800407c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	6892      	ldr	r2, [r2, #8]
 8004084:	0211      	lsls	r1, r2, #8
 8004086:	687a      	ldr	r2, [r7, #4]
 8004088:	6952      	ldr	r2, [r2, #20]
 800408a:	0852      	lsrs	r2, r2, #1
 800408c:	3a01      	subs	r2, #1
 800408e:	0652      	lsls	r2, r2, #25
 8004090:	430a      	orrs	r2, r1
 8004092:	4916      	ldr	r1, [pc, #88]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8004094:	4313      	orrs	r3, r2
 8004096:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004098:	4b14      	ldr	r3, [pc, #80]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a13      	ldr	r2, [pc, #76]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 800409e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80040a2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040a4:	f7fc ff0a 	bl	8000ebc <HAL_GetTick>
 80040a8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80040aa:	e009      	b.n	80040c0 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80040ac:	f7fc ff06 	bl	8000ebc <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d902      	bls.n	80040c0 <RCCEx_PLLSAI1_Config+0x1b0>
        {
          status = HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	73fb      	strb	r3, [r7, #15]
          break;
 80040be:	e005      	b.n	80040cc <RCCEx_PLLSAI1_Config+0x1bc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80040c0:	4b0a      	ldr	r3, [pc, #40]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d0ef      	beq.n	80040ac <RCCEx_PLLSAI1_Config+0x19c>
        }
      }

      if(status == HAL_OK)
 80040cc:	7bfb      	ldrb	r3, [r7, #15]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d106      	bne.n	80040e0 <RCCEx_PLLSAI1_Config+0x1d0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80040d2:	4b06      	ldr	r3, [pc, #24]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 80040d4:	691a      	ldr	r2, [r3, #16]
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	699b      	ldr	r3, [r3, #24]
 80040da:	4904      	ldr	r1, [pc, #16]	; (80040ec <RCCEx_PLLSAI1_Config+0x1dc>)
 80040dc:	4313      	orrs	r3, r2
 80040de:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80040e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3710      	adds	r7, #16
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	40021000 	.word	0x40021000

080040f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d101      	bne.n	8004102 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e095      	b.n	800422e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004106:	2b00      	cmp	r3, #0
 8004108:	d108      	bne.n	800411c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004112:	d009      	beq.n	8004128 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2200      	movs	r2, #0
 8004118:	61da      	str	r2, [r3, #28]
 800411a:	e005      	b.n	8004128 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d106      	bne.n	8004148 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f7fc fc94 	bl	8000a70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2202      	movs	r2, #2
 800414c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800415e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004168:	d902      	bls.n	8004170 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800416a:	2300      	movs	r3, #0
 800416c:	60fb      	str	r3, [r7, #12]
 800416e:	e002      	b.n	8004176 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004170:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004174:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800417e:	d007      	beq.n	8004190 <HAL_SPI_Init+0xa0>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004188:	d002      	beq.n	8004190 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2200      	movs	r2, #0
 800418e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80041a0:	431a      	orrs	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	691b      	ldr	r3, [r3, #16]
 80041a6:	f003 0302 	and.w	r3, r3, #2
 80041aa:	431a      	orrs	r2, r3
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	695b      	ldr	r3, [r3, #20]
 80041b0:	f003 0301 	and.w	r3, r3, #1
 80041b4:	431a      	orrs	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	699b      	ldr	r3, [r3, #24]
 80041ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041be:	431a      	orrs	r2, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	69db      	ldr	r3, [r3, #28]
 80041c4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80041c8:	431a      	orrs	r2, r3
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6a1b      	ldr	r3, [r3, #32]
 80041ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041d2:	ea42 0103 	orr.w	r1, r2, r3
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041da:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	430a      	orrs	r2, r1
 80041e4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	699b      	ldr	r3, [r3, #24]
 80041ea:	0c1b      	lsrs	r3, r3, #16
 80041ec:	f003 0204 	and.w	r2, r3, #4
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f4:	f003 0310 	and.w	r3, r3, #16
 80041f8:	431a      	orrs	r2, r3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041fe:	f003 0308 	and.w	r3, r3, #8
 8004202:	431a      	orrs	r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800420c:	ea42 0103 	orr.w	r1, r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	430a      	orrs	r2, r1
 800421c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2201      	movs	r2, #1
 8004228:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800422c:	2300      	movs	r3, #0
}
 800422e:	4618      	mov	r0, r3
 8004230:	3710      	adds	r7, #16
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}

08004236 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004236:	b580      	push	{r7, lr}
 8004238:	b082      	sub	sp, #8
 800423a:	af00      	add	r7, sp, #0
 800423c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d101      	bne.n	8004248 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e040      	b.n	80042ca <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800424c:	2b00      	cmp	r3, #0
 800424e:	d106      	bne.n	800425e <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	f7fc fcb9 	bl	8000bd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2224      	movs	r2, #36	; 0x24
 8004262:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f022 0201 	bic.w	r2, r2, #1
 8004272:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f000 f82d 	bl	80042d4 <UART_SetConfig>
 800427a:	4603      	mov	r3, r0
 800427c:	2b01      	cmp	r3, #1
 800427e:	d101      	bne.n	8004284 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e022      	b.n	80042ca <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004288:	2b00      	cmp	r3, #0
 800428a:	d002      	beq.n	8004292 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	f000 fa7f 	bl	8004790 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	685a      	ldr	r2, [r3, #4]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80042a0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	689a      	ldr	r2, [r3, #8]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80042b0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f042 0201 	orr.w	r2, r2, #1
 80042c0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f000 fb06 	bl	80048d4 <UART_CheckIdleState>
 80042c8:	4603      	mov	r3, r0
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3708      	adds	r7, #8
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
	...

080042d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042d4:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80042d8:	b088      	sub	sp, #32
 80042da:	af00      	add	r7, sp, #0
 80042dc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80042de:	2300      	movs	r3, #0
 80042e0:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	689a      	ldr	r2, [r3, #8]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	691b      	ldr	r3, [r3, #16]
 80042ea:	431a      	orrs	r2, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	695b      	ldr	r3, [r3, #20]
 80042f0:	431a      	orrs	r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	69db      	ldr	r3, [r3, #28]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	4ba4      	ldr	r3, [pc, #656]	; (8004594 <UART_SetConfig+0x2c0>)
 8004302:	4013      	ands	r3, r2
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	6812      	ldr	r2, [r2, #0]
 8004308:	69f9      	ldr	r1, [r7, #28]
 800430a:	430b      	orrs	r3, r1
 800430c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	68da      	ldr	r2, [r3, #12]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	430a      	orrs	r2, r1
 8004322:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	699b      	ldr	r3, [r3, #24]
 8004328:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a9a      	ldr	r2, [pc, #616]	; (8004598 <UART_SetConfig+0x2c4>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d004      	beq.n	800433e <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6a1b      	ldr	r3, [r3, #32]
 8004338:	69fa      	ldr	r2, [r7, #28]
 800433a:	4313      	orrs	r3, r2
 800433c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	69fa      	ldr	r2, [r7, #28]
 800434e:	430a      	orrs	r2, r1
 8004350:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a91      	ldr	r2, [pc, #580]	; (800459c <UART_SetConfig+0x2c8>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d121      	bne.n	80043a0 <UART_SetConfig+0xcc>
 800435c:	4b90      	ldr	r3, [pc, #576]	; (80045a0 <UART_SetConfig+0x2cc>)
 800435e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004362:	f003 0303 	and.w	r3, r3, #3
 8004366:	2b03      	cmp	r3, #3
 8004368:	d816      	bhi.n	8004398 <UART_SetConfig+0xc4>
 800436a:	a201      	add	r2, pc, #4	; (adr r2, 8004370 <UART_SetConfig+0x9c>)
 800436c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004370:	08004381 	.word	0x08004381
 8004374:	0800438d 	.word	0x0800438d
 8004378:	08004387 	.word	0x08004387
 800437c:	08004393 	.word	0x08004393
 8004380:	2301      	movs	r3, #1
 8004382:	76fb      	strb	r3, [r7, #27]
 8004384:	e0be      	b.n	8004504 <UART_SetConfig+0x230>
 8004386:	2302      	movs	r3, #2
 8004388:	76fb      	strb	r3, [r7, #27]
 800438a:	e0bb      	b.n	8004504 <UART_SetConfig+0x230>
 800438c:	2304      	movs	r3, #4
 800438e:	76fb      	strb	r3, [r7, #27]
 8004390:	e0b8      	b.n	8004504 <UART_SetConfig+0x230>
 8004392:	2308      	movs	r3, #8
 8004394:	76fb      	strb	r3, [r7, #27]
 8004396:	e0b5      	b.n	8004504 <UART_SetConfig+0x230>
 8004398:	2310      	movs	r3, #16
 800439a:	76fb      	strb	r3, [r7, #27]
 800439c:	bf00      	nop
 800439e:	e0b1      	b.n	8004504 <UART_SetConfig+0x230>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a7f      	ldr	r2, [pc, #508]	; (80045a4 <UART_SetConfig+0x2d0>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d134      	bne.n	8004414 <UART_SetConfig+0x140>
 80043aa:	4b7d      	ldr	r3, [pc, #500]	; (80045a0 <UART_SetConfig+0x2cc>)
 80043ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043b0:	f003 030c 	and.w	r3, r3, #12
 80043b4:	2b0c      	cmp	r3, #12
 80043b6:	d829      	bhi.n	800440c <UART_SetConfig+0x138>
 80043b8:	a201      	add	r2, pc, #4	; (adr r2, 80043c0 <UART_SetConfig+0xec>)
 80043ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043be:	bf00      	nop
 80043c0:	080043f5 	.word	0x080043f5
 80043c4:	0800440d 	.word	0x0800440d
 80043c8:	0800440d 	.word	0x0800440d
 80043cc:	0800440d 	.word	0x0800440d
 80043d0:	08004401 	.word	0x08004401
 80043d4:	0800440d 	.word	0x0800440d
 80043d8:	0800440d 	.word	0x0800440d
 80043dc:	0800440d 	.word	0x0800440d
 80043e0:	080043fb 	.word	0x080043fb
 80043e4:	0800440d 	.word	0x0800440d
 80043e8:	0800440d 	.word	0x0800440d
 80043ec:	0800440d 	.word	0x0800440d
 80043f0:	08004407 	.word	0x08004407
 80043f4:	2300      	movs	r3, #0
 80043f6:	76fb      	strb	r3, [r7, #27]
 80043f8:	e084      	b.n	8004504 <UART_SetConfig+0x230>
 80043fa:	2302      	movs	r3, #2
 80043fc:	76fb      	strb	r3, [r7, #27]
 80043fe:	e081      	b.n	8004504 <UART_SetConfig+0x230>
 8004400:	2304      	movs	r3, #4
 8004402:	76fb      	strb	r3, [r7, #27]
 8004404:	e07e      	b.n	8004504 <UART_SetConfig+0x230>
 8004406:	2308      	movs	r3, #8
 8004408:	76fb      	strb	r3, [r7, #27]
 800440a:	e07b      	b.n	8004504 <UART_SetConfig+0x230>
 800440c:	2310      	movs	r3, #16
 800440e:	76fb      	strb	r3, [r7, #27]
 8004410:	bf00      	nop
 8004412:	e077      	b.n	8004504 <UART_SetConfig+0x230>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a63      	ldr	r2, [pc, #396]	; (80045a8 <UART_SetConfig+0x2d4>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d120      	bne.n	8004460 <UART_SetConfig+0x18c>
 800441e:	4b60      	ldr	r3, [pc, #384]	; (80045a0 <UART_SetConfig+0x2cc>)
 8004420:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004424:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004428:	2b10      	cmp	r3, #16
 800442a:	d00f      	beq.n	800444c <UART_SetConfig+0x178>
 800442c:	2b10      	cmp	r3, #16
 800442e:	d802      	bhi.n	8004436 <UART_SetConfig+0x162>
 8004430:	2b00      	cmp	r3, #0
 8004432:	d005      	beq.n	8004440 <UART_SetConfig+0x16c>
 8004434:	e010      	b.n	8004458 <UART_SetConfig+0x184>
 8004436:	2b20      	cmp	r3, #32
 8004438:	d005      	beq.n	8004446 <UART_SetConfig+0x172>
 800443a:	2b30      	cmp	r3, #48	; 0x30
 800443c:	d009      	beq.n	8004452 <UART_SetConfig+0x17e>
 800443e:	e00b      	b.n	8004458 <UART_SetConfig+0x184>
 8004440:	2300      	movs	r3, #0
 8004442:	76fb      	strb	r3, [r7, #27]
 8004444:	e05e      	b.n	8004504 <UART_SetConfig+0x230>
 8004446:	2302      	movs	r3, #2
 8004448:	76fb      	strb	r3, [r7, #27]
 800444a:	e05b      	b.n	8004504 <UART_SetConfig+0x230>
 800444c:	2304      	movs	r3, #4
 800444e:	76fb      	strb	r3, [r7, #27]
 8004450:	e058      	b.n	8004504 <UART_SetConfig+0x230>
 8004452:	2308      	movs	r3, #8
 8004454:	76fb      	strb	r3, [r7, #27]
 8004456:	e055      	b.n	8004504 <UART_SetConfig+0x230>
 8004458:	2310      	movs	r3, #16
 800445a:	76fb      	strb	r3, [r7, #27]
 800445c:	bf00      	nop
 800445e:	e051      	b.n	8004504 <UART_SetConfig+0x230>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a51      	ldr	r2, [pc, #324]	; (80045ac <UART_SetConfig+0x2d8>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d120      	bne.n	80044ac <UART_SetConfig+0x1d8>
 800446a:	4b4d      	ldr	r3, [pc, #308]	; (80045a0 <UART_SetConfig+0x2cc>)
 800446c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004470:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004474:	2b40      	cmp	r3, #64	; 0x40
 8004476:	d00f      	beq.n	8004498 <UART_SetConfig+0x1c4>
 8004478:	2b40      	cmp	r3, #64	; 0x40
 800447a:	d802      	bhi.n	8004482 <UART_SetConfig+0x1ae>
 800447c:	2b00      	cmp	r3, #0
 800447e:	d005      	beq.n	800448c <UART_SetConfig+0x1b8>
 8004480:	e010      	b.n	80044a4 <UART_SetConfig+0x1d0>
 8004482:	2b80      	cmp	r3, #128	; 0x80
 8004484:	d005      	beq.n	8004492 <UART_SetConfig+0x1be>
 8004486:	2bc0      	cmp	r3, #192	; 0xc0
 8004488:	d009      	beq.n	800449e <UART_SetConfig+0x1ca>
 800448a:	e00b      	b.n	80044a4 <UART_SetConfig+0x1d0>
 800448c:	2300      	movs	r3, #0
 800448e:	76fb      	strb	r3, [r7, #27]
 8004490:	e038      	b.n	8004504 <UART_SetConfig+0x230>
 8004492:	2302      	movs	r3, #2
 8004494:	76fb      	strb	r3, [r7, #27]
 8004496:	e035      	b.n	8004504 <UART_SetConfig+0x230>
 8004498:	2304      	movs	r3, #4
 800449a:	76fb      	strb	r3, [r7, #27]
 800449c:	e032      	b.n	8004504 <UART_SetConfig+0x230>
 800449e:	2308      	movs	r3, #8
 80044a0:	76fb      	strb	r3, [r7, #27]
 80044a2:	e02f      	b.n	8004504 <UART_SetConfig+0x230>
 80044a4:	2310      	movs	r3, #16
 80044a6:	76fb      	strb	r3, [r7, #27]
 80044a8:	bf00      	nop
 80044aa:	e02b      	b.n	8004504 <UART_SetConfig+0x230>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a39      	ldr	r2, [pc, #228]	; (8004598 <UART_SetConfig+0x2c4>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d124      	bne.n	8004500 <UART_SetConfig+0x22c>
 80044b6:	4b3a      	ldr	r3, [pc, #232]	; (80045a0 <UART_SetConfig+0x2cc>)
 80044b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044bc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80044c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044c4:	d012      	beq.n	80044ec <UART_SetConfig+0x218>
 80044c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044ca:	d802      	bhi.n	80044d2 <UART_SetConfig+0x1fe>
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d007      	beq.n	80044e0 <UART_SetConfig+0x20c>
 80044d0:	e012      	b.n	80044f8 <UART_SetConfig+0x224>
 80044d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044d6:	d006      	beq.n	80044e6 <UART_SetConfig+0x212>
 80044d8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044dc:	d009      	beq.n	80044f2 <UART_SetConfig+0x21e>
 80044de:	e00b      	b.n	80044f8 <UART_SetConfig+0x224>
 80044e0:	2300      	movs	r3, #0
 80044e2:	76fb      	strb	r3, [r7, #27]
 80044e4:	e00e      	b.n	8004504 <UART_SetConfig+0x230>
 80044e6:	2302      	movs	r3, #2
 80044e8:	76fb      	strb	r3, [r7, #27]
 80044ea:	e00b      	b.n	8004504 <UART_SetConfig+0x230>
 80044ec:	2304      	movs	r3, #4
 80044ee:	76fb      	strb	r3, [r7, #27]
 80044f0:	e008      	b.n	8004504 <UART_SetConfig+0x230>
 80044f2:	2308      	movs	r3, #8
 80044f4:	76fb      	strb	r3, [r7, #27]
 80044f6:	e005      	b.n	8004504 <UART_SetConfig+0x230>
 80044f8:	2310      	movs	r3, #16
 80044fa:	76fb      	strb	r3, [r7, #27]
 80044fc:	bf00      	nop
 80044fe:	e001      	b.n	8004504 <UART_SetConfig+0x230>
 8004500:	2310      	movs	r3, #16
 8004502:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a23      	ldr	r2, [pc, #140]	; (8004598 <UART_SetConfig+0x2c4>)
 800450a:	4293      	cmp	r3, r2
 800450c:	f040 8085 	bne.w	800461a <UART_SetConfig+0x346>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004510:	7efb      	ldrb	r3, [r7, #27]
 8004512:	2b08      	cmp	r3, #8
 8004514:	d823      	bhi.n	800455e <UART_SetConfig+0x28a>
 8004516:	a201      	add	r2, pc, #4	; (adr r2, 800451c <UART_SetConfig+0x248>)
 8004518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800451c:	08004541 	.word	0x08004541
 8004520:	0800455f 	.word	0x0800455f
 8004524:	08004549 	.word	0x08004549
 8004528:	0800455f 	.word	0x0800455f
 800452c:	0800454f 	.word	0x0800454f
 8004530:	0800455f 	.word	0x0800455f
 8004534:	0800455f 	.word	0x0800455f
 8004538:	0800455f 	.word	0x0800455f
 800453c:	08004557 	.word	0x08004557
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004540:	f7ff f9e0 	bl	8003904 <HAL_RCC_GetPCLK1Freq>
 8004544:	6178      	str	r0, [r7, #20]
        break;
 8004546:	e00f      	b.n	8004568 <UART_SetConfig+0x294>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004548:	4b19      	ldr	r3, [pc, #100]	; (80045b0 <UART_SetConfig+0x2dc>)
 800454a:	617b      	str	r3, [r7, #20]
        break;
 800454c:	e00c      	b.n	8004568 <UART_SetConfig+0x294>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800454e:	f7ff f943 	bl	80037d8 <HAL_RCC_GetSysClockFreq>
 8004552:	6178      	str	r0, [r7, #20]
        break;
 8004554:	e008      	b.n	8004568 <UART_SetConfig+0x294>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004556:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800455a:	617b      	str	r3, [r7, #20]
        break;
 800455c:	e004      	b.n	8004568 <UART_SetConfig+0x294>
      default:
        pclk = 0U;
 800455e:	2300      	movs	r3, #0
 8004560:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	76bb      	strb	r3, [r7, #26]
        break;
 8004566:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	2b00      	cmp	r3, #0
 800456c:	f000 8102 	beq.w	8004774 <UART_SetConfig+0x4a0>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	685a      	ldr	r2, [r3, #4]
 8004574:	4613      	mov	r3, r2
 8004576:	005b      	lsls	r3, r3, #1
 8004578:	4413      	add	r3, r2
 800457a:	697a      	ldr	r2, [r7, #20]
 800457c:	429a      	cmp	r2, r3
 800457e:	d305      	bcc.n	800458c <UART_SetConfig+0x2b8>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004586:	697a      	ldr	r2, [r7, #20]
 8004588:	429a      	cmp	r2, r3
 800458a:	d913      	bls.n	80045b4 <UART_SetConfig+0x2e0>
      {
        ret = HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	76bb      	strb	r3, [r7, #26]
 8004590:	e0f0      	b.n	8004774 <UART_SetConfig+0x4a0>
 8004592:	bf00      	nop
 8004594:	efff69f3 	.word	0xefff69f3
 8004598:	40008000 	.word	0x40008000
 800459c:	40013800 	.word	0x40013800
 80045a0:	40021000 	.word	0x40021000
 80045a4:	40004400 	.word	0x40004400
 80045a8:	40004800 	.word	0x40004800
 80045ac:	40004c00 	.word	0x40004c00
 80045b0:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	4619      	mov	r1, r3
 80045b8:	f04f 0200 	mov.w	r2, #0
 80045bc:	f04f 0300 	mov.w	r3, #0
 80045c0:	f04f 0400 	mov.w	r4, #0
 80045c4:	0214      	lsls	r4, r2, #8
 80045c6:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80045ca:	020b      	lsls	r3, r1, #8
 80045cc:	687a      	ldr	r2, [r7, #4]
 80045ce:	6852      	ldr	r2, [r2, #4]
 80045d0:	0852      	lsrs	r2, r2, #1
 80045d2:	4611      	mov	r1, r2
 80045d4:	f04f 0200 	mov.w	r2, #0
 80045d8:	eb13 0b01 	adds.w	fp, r3, r1
 80045dc:	eb44 0c02 	adc.w	ip, r4, r2
 80045e0:	4658      	mov	r0, fp
 80045e2:	4661      	mov	r1, ip
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f04f 0400 	mov.w	r4, #0
 80045ec:	461a      	mov	r2, r3
 80045ee:	4623      	mov	r3, r4
 80045f0:	f7fb fdf0 	bl	80001d4 <__aeabi_uldivmod>
 80045f4:	4603      	mov	r3, r0
 80045f6:	460c      	mov	r4, r1
 80045f8:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004600:	d308      	bcc.n	8004614 <UART_SetConfig+0x340>
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004608:	d204      	bcs.n	8004614 <UART_SetConfig+0x340>
        {
          huart->Instance->BRR = usartdiv;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	60da      	str	r2, [r3, #12]
 8004612:	e0af      	b.n	8004774 <UART_SetConfig+0x4a0>
        }
        else
        {
          ret = HAL_ERROR;
 8004614:	2301      	movs	r3, #1
 8004616:	76bb      	strb	r3, [r7, #26]
 8004618:	e0ac      	b.n	8004774 <UART_SetConfig+0x4a0>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	69db      	ldr	r3, [r3, #28]
 800461e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004622:	d15b      	bne.n	80046dc <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8004624:	7efb      	ldrb	r3, [r7, #27]
 8004626:	2b08      	cmp	r3, #8
 8004628:	d827      	bhi.n	800467a <UART_SetConfig+0x3a6>
 800462a:	a201      	add	r2, pc, #4	; (adr r2, 8004630 <UART_SetConfig+0x35c>)
 800462c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004630:	08004655 	.word	0x08004655
 8004634:	0800465d 	.word	0x0800465d
 8004638:	08004665 	.word	0x08004665
 800463c:	0800467b 	.word	0x0800467b
 8004640:	0800466b 	.word	0x0800466b
 8004644:	0800467b 	.word	0x0800467b
 8004648:	0800467b 	.word	0x0800467b
 800464c:	0800467b 	.word	0x0800467b
 8004650:	08004673 	.word	0x08004673
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004654:	f7ff f956 	bl	8003904 <HAL_RCC_GetPCLK1Freq>
 8004658:	6178      	str	r0, [r7, #20]
        break;
 800465a:	e013      	b.n	8004684 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800465c:	f7ff f968 	bl	8003930 <HAL_RCC_GetPCLK2Freq>
 8004660:	6178      	str	r0, [r7, #20]
        break;
 8004662:	e00f      	b.n	8004684 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004664:	4b49      	ldr	r3, [pc, #292]	; (800478c <UART_SetConfig+0x4b8>)
 8004666:	617b      	str	r3, [r7, #20]
        break;
 8004668:	e00c      	b.n	8004684 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800466a:	f7ff f8b5 	bl	80037d8 <HAL_RCC_GetSysClockFreq>
 800466e:	6178      	str	r0, [r7, #20]
        break;
 8004670:	e008      	b.n	8004684 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004672:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004676:	617b      	str	r3, [r7, #20]
        break;
 8004678:	e004      	b.n	8004684 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800467a:	2300      	movs	r3, #0
 800467c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	76bb      	strb	r3, [r7, #26]
        break;
 8004682:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d074      	beq.n	8004774 <UART_SetConfig+0x4a0>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	005a      	lsls	r2, r3, #1
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	085b      	lsrs	r3, r3, #1
 8004694:	441a      	add	r2, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	fbb2 f3f3 	udiv	r3, r2, r3
 800469e:	b29b      	uxth	r3, r3
 80046a0:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	2b0f      	cmp	r3, #15
 80046a6:	d916      	bls.n	80046d6 <UART_SetConfig+0x402>
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046ae:	d212      	bcs.n	80046d6 <UART_SetConfig+0x402>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	b29b      	uxth	r3, r3
 80046b4:	f023 030f 	bic.w	r3, r3, #15
 80046b8:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	085b      	lsrs	r3, r3, #1
 80046be:	b29b      	uxth	r3, r3
 80046c0:	f003 0307 	and.w	r3, r3, #7
 80046c4:	b29a      	uxth	r2, r3
 80046c6:	89fb      	ldrh	r3, [r7, #14]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	89fa      	ldrh	r2, [r7, #14]
 80046d2:	60da      	str	r2, [r3, #12]
 80046d4:	e04e      	b.n	8004774 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	76bb      	strb	r3, [r7, #26]
 80046da:	e04b      	b.n	8004774 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80046dc:	7efb      	ldrb	r3, [r7, #27]
 80046de:	2b08      	cmp	r3, #8
 80046e0:	d827      	bhi.n	8004732 <UART_SetConfig+0x45e>
 80046e2:	a201      	add	r2, pc, #4	; (adr r2, 80046e8 <UART_SetConfig+0x414>)
 80046e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e8:	0800470d 	.word	0x0800470d
 80046ec:	08004715 	.word	0x08004715
 80046f0:	0800471d 	.word	0x0800471d
 80046f4:	08004733 	.word	0x08004733
 80046f8:	08004723 	.word	0x08004723
 80046fc:	08004733 	.word	0x08004733
 8004700:	08004733 	.word	0x08004733
 8004704:	08004733 	.word	0x08004733
 8004708:	0800472b 	.word	0x0800472b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800470c:	f7ff f8fa 	bl	8003904 <HAL_RCC_GetPCLK1Freq>
 8004710:	6178      	str	r0, [r7, #20]
        break;
 8004712:	e013      	b.n	800473c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004714:	f7ff f90c 	bl	8003930 <HAL_RCC_GetPCLK2Freq>
 8004718:	6178      	str	r0, [r7, #20]
        break;
 800471a:	e00f      	b.n	800473c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800471c:	4b1b      	ldr	r3, [pc, #108]	; (800478c <UART_SetConfig+0x4b8>)
 800471e:	617b      	str	r3, [r7, #20]
        break;
 8004720:	e00c      	b.n	800473c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004722:	f7ff f859 	bl	80037d8 <HAL_RCC_GetSysClockFreq>
 8004726:	6178      	str	r0, [r7, #20]
        break;
 8004728:	e008      	b.n	800473c <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800472a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800472e:	617b      	str	r3, [r7, #20]
        break;
 8004730:	e004      	b.n	800473c <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 8004732:	2300      	movs	r3, #0
 8004734:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	76bb      	strb	r3, [r7, #26]
        break;
 800473a:	bf00      	nop
    }

    if (pclk != 0U)
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d018      	beq.n	8004774 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	085a      	lsrs	r2, r3, #1
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	441a      	add	r2, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	fbb2 f3f3 	udiv	r3, r2, r3
 8004754:	b29b      	uxth	r3, r3
 8004756:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	2b0f      	cmp	r3, #15
 800475c:	d908      	bls.n	8004770 <UART_SetConfig+0x49c>
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004764:	d204      	bcs.n	8004770 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = usartdiv;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	693a      	ldr	r2, [r7, #16]
 800476c:	60da      	str	r2, [r3, #12]
 800476e:	e001      	b.n	8004774 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004780:	7ebb      	ldrb	r3, [r7, #26]
}
 8004782:	4618      	mov	r0, r3
 8004784:	3720      	adds	r7, #32
 8004786:	46bd      	mov	sp, r7
 8004788:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800478c:	00f42400 	.word	0x00f42400

08004790 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800479c:	f003 0301 	and.w	r3, r3, #1
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d00a      	beq.n	80047ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	430a      	orrs	r2, r1
 80047b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047be:	f003 0302 	and.w	r3, r3, #2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d00a      	beq.n	80047dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	430a      	orrs	r2, r1
 80047da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e0:	f003 0304 	and.w	r3, r3, #4
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d00a      	beq.n	80047fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	430a      	orrs	r2, r1
 80047fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004802:	f003 0308 	and.w	r3, r3, #8
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00a      	beq.n	8004820 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	430a      	orrs	r2, r1
 800481e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004824:	f003 0310 	and.w	r3, r3, #16
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00a      	beq.n	8004842 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	430a      	orrs	r2, r1
 8004840:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004846:	f003 0320 	and.w	r3, r3, #32
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00a      	beq.n	8004864 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	430a      	orrs	r2, r1
 8004862:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800486c:	2b00      	cmp	r3, #0
 800486e:	d01a      	beq.n	80048a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	430a      	orrs	r2, r1
 8004884:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800488a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800488e:	d10a      	bne.n	80048a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	430a      	orrs	r2, r1
 80048a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d00a      	beq.n	80048c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	430a      	orrs	r2, r1
 80048c6:	605a      	str	r2, [r3, #4]
  }
}
 80048c8:	bf00      	nop
 80048ca:	370c      	adds	r7, #12
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr

080048d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b086      	sub	sp, #24
 80048d8:	af02      	add	r7, sp, #8
 80048da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80048e2:	f7fc faeb 	bl	8000ebc <HAL_GetTick>
 80048e6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0308 	and.w	r3, r3, #8
 80048f2:	2b08      	cmp	r3, #8
 80048f4:	d10e      	bne.n	8004914 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048f6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80048fa:	9300      	str	r3, [sp, #0]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2200      	movs	r2, #0
 8004900:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	f000 f82a 	bl	800495e <UART_WaitOnFlagUntilTimeout>
 800490a:	4603      	mov	r3, r0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d001      	beq.n	8004914 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004910:	2303      	movs	r3, #3
 8004912:	e020      	b.n	8004956 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0304 	and.w	r3, r3, #4
 800491e:	2b04      	cmp	r3, #4
 8004920:	d10e      	bne.n	8004940 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004922:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004926:	9300      	str	r3, [sp, #0]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2200      	movs	r2, #0
 800492c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f000 f814 	bl	800495e <UART_WaitOnFlagUntilTimeout>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d001      	beq.n	8004940 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800493c:	2303      	movs	r3, #3
 800493e:	e00a      	b.n	8004956 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2220      	movs	r2, #32
 8004944:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2220      	movs	r2, #32
 800494a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004954:	2300      	movs	r3, #0
}
 8004956:	4618      	mov	r0, r3
 8004958:	3710      	adds	r7, #16
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}

0800495e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800495e:	b580      	push	{r7, lr}
 8004960:	b084      	sub	sp, #16
 8004962:	af00      	add	r7, sp, #0
 8004964:	60f8      	str	r0, [r7, #12]
 8004966:	60b9      	str	r1, [r7, #8]
 8004968:	603b      	str	r3, [r7, #0]
 800496a:	4613      	mov	r3, r2
 800496c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800496e:	e05d      	b.n	8004a2c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004970:	69bb      	ldr	r3, [r7, #24]
 8004972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004976:	d059      	beq.n	8004a2c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004978:	f7fc faa0 	bl	8000ebc <HAL_GetTick>
 800497c:	4602      	mov	r2, r0
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	1ad3      	subs	r3, r2, r3
 8004982:	69ba      	ldr	r2, [r7, #24]
 8004984:	429a      	cmp	r2, r3
 8004986:	d302      	bcc.n	800498e <UART_WaitOnFlagUntilTimeout+0x30>
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d11b      	bne.n	80049c6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800499c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	689a      	ldr	r2, [r3, #8]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f022 0201 	bic.w	r2, r2, #1
 80049ac:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2220      	movs	r2, #32
 80049b2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2220      	movs	r2, #32
 80049b8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	e042      	b.n	8004a4c <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0304 	and.w	r3, r3, #4
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d02b      	beq.n	8004a2c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	69db      	ldr	r3, [r3, #28]
 80049da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049e2:	d123      	bne.n	8004a2c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80049ec:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80049fc:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	689a      	ldr	r2, [r3, #8]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f022 0201 	bic.w	r2, r2, #1
 8004a0c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2220      	movs	r2, #32
 8004a12:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2220      	movs	r2, #32
 8004a18:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2220      	movs	r2, #32
 8004a1e:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8004a28:	2303      	movs	r3, #3
 8004a2a:	e00f      	b.n	8004a4c <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	69da      	ldr	r2, [r3, #28]
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	4013      	ands	r3, r2
 8004a36:	68ba      	ldr	r2, [r7, #8]
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	bf0c      	ite	eq
 8004a3c:	2301      	moveq	r3, #1
 8004a3e:	2300      	movne	r3, #0
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	461a      	mov	r2, r3
 8004a44:	79fb      	ldrb	r3, [r7, #7]
 8004a46:	429a      	cmp	r2, r3
 8004a48:	d092      	beq.n	8004970 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a4a:	2300      	movs	r3, #0
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3710      	adds	r7, #16
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}

08004a54 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004a54:	b084      	sub	sp, #16
 8004a56:	b480      	push	{r7}
 8004a58:	b083      	sub	sp, #12
 8004a5a:	af00      	add	r7, sp, #0
 8004a5c:	6078      	str	r0, [r7, #4]
 8004a5e:	f107 0014 	add.w	r0, r7, #20
 8004a62:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	370c      	adds	r7, #12
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a72:	b004      	add	sp, #16
 8004a74:	4770      	bx	lr

08004a76 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004a76:	b480      	push	{r7}
 8004a78:	b085      	sub	sp, #20
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004a86:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8004a8a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	b29a      	uxth	r2, r3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004a96:	2300      	movs	r3, #0
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3714      	adds	r7, #20
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr

08004aa4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b085      	sub	sp, #20
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004aac:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8004ab0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004ab8:	b29a      	uxth	r2, r3
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	43db      	mvns	r3, r3
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	b29a      	uxth	r2, r3
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004acc:	2300      	movs	r3, #0
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3714      	adds	r7, #20
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr

08004ada <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004ada:	b480      	push	{r7}
 8004adc:	b083      	sub	sp, #12
 8004ade:	af00      	add	r7, sp, #0
 8004ae0:	6078      	str	r0, [r7, #4]
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004ae6:	2300      	movs	r3, #0
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	370c      	adds	r7, #12
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr

08004af4 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004af4:	b084      	sub	sp, #16
 8004af6:	b480      	push	{r7}
 8004af8:	b083      	sub	sp, #12
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
 8004afe:	f107 0014 	add.w	r0, r7, #20
 8004b02:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0U;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0U;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004b26:	2300      	movs	r3, #0
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	370c      	adds	r7, #12
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	b004      	add	sp, #16
 8004b34:	4770      	bx	lr
	...

08004b38 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b09b      	sub	sp, #108	; 0x6c
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004b42:	2300      	movs	r3, #0
 8004b44:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8004b48:	687a      	ldr	r2, [r7, #4]
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	781b      	ldrb	r3, [r3, #0]
 8004b4e:	009b      	lsls	r3, r3, #2
 8004b50:	4413      	add	r3, r2
 8004b52:	881b      	ldrh	r3, [r3, #0]
 8004b54:	b29b      	uxth	r3, r3
 8004b56:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8004b5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b5e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	78db      	ldrb	r3, [r3, #3]
 8004b66:	2b03      	cmp	r3, #3
 8004b68:	d81f      	bhi.n	8004baa <USB_ActivateEndpoint+0x72>
 8004b6a:	a201      	add	r2, pc, #4	; (adr r2, 8004b70 <USB_ActivateEndpoint+0x38>)
 8004b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b70:	08004b81 	.word	0x08004b81
 8004b74:	08004b9d 	.word	0x08004b9d
 8004b78:	08004bb3 	.word	0x08004bb3
 8004b7c:	08004b8f 	.word	0x08004b8f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004b80:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004b84:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b88:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8004b8c:	e012      	b.n	8004bb4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8004b8e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004b92:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8004b96:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8004b9a:	e00b      	b.n	8004bb4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004b9c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004ba0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004ba4:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8004ba8:	e004      	b.n	8004bb4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8004bb0:	e000      	b.n	8004bb4 <USB_ActivateEndpoint+0x7c>
      break;
 8004bb2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	781b      	ldrb	r3, [r3, #0]
 8004bba:	009b      	lsls	r3, r3, #2
 8004bbc:	441a      	add	r2, r3
 8004bbe:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004bc2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004bc6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004bca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004bce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bd2:	b29b      	uxth	r3, r3
 8004bd4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	781b      	ldrb	r3, [r3, #0]
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	4413      	add	r3, r2
 8004be0:	881b      	ldrh	r3, [r3, #0]
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	b21b      	sxth	r3, r3
 8004be6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bee:	b21a      	sxth	r2, r3
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	781b      	ldrb	r3, [r3, #0]
 8004bf4:	b21b      	sxth	r3, r3
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	b21b      	sxth	r3, r3
 8004bfa:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8004bfe:	687a      	ldr	r2, [r7, #4]
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	009b      	lsls	r3, r3, #2
 8004c06:	441a      	add	r2, r3
 8004c08:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8004c0c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c10:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c14:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	7b1b      	ldrb	r3, [r3, #12]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	f040 8149 	bne.w	8004ebc <USB_ActivateEndpoint+0x384>
  {
    if (ep->is_in != 0U)
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	785b      	ldrb	r3, [r3, #1]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	f000 8084 	beq.w	8004d3c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	617b      	str	r3, [r7, #20]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	461a      	mov	r2, r3
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	4413      	add	r3, r2
 8004c46:	617b      	str	r3, [r7, #20]
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	00da      	lsls	r2, r3, #3
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	4413      	add	r3, r2
 8004c52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c56:	613b      	str	r3, [r7, #16]
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	88db      	ldrh	r3, [r3, #6]
 8004c5c:	085b      	lsrs	r3, r3, #1
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	005b      	lsls	r3, r3, #1
 8004c62:	b29a      	uxth	r2, r3
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004c68:	687a      	ldr	r2, [r7, #4]
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	781b      	ldrb	r3, [r3, #0]
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	4413      	add	r3, r2
 8004c72:	881b      	ldrh	r3, [r3, #0]
 8004c74:	81fb      	strh	r3, [r7, #14]
 8004c76:	89fb      	ldrh	r3, [r7, #14]
 8004c78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d01b      	beq.n	8004cb8 <USB_ActivateEndpoint+0x180>
 8004c80:	687a      	ldr	r2, [r7, #4]
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	781b      	ldrb	r3, [r3, #0]
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	4413      	add	r3, r2
 8004c8a:	881b      	ldrh	r3, [r3, #0]
 8004c8c:	b29b      	uxth	r3, r3
 8004c8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c96:	81bb      	strh	r3, [r7, #12]
 8004c98:	687a      	ldr	r2, [r7, #4]
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	781b      	ldrb	r3, [r3, #0]
 8004c9e:	009b      	lsls	r3, r3, #2
 8004ca0:	441a      	add	r2, r3
 8004ca2:	89bb      	ldrh	r3, [r7, #12]
 8004ca4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ca8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004cac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004cb0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	78db      	ldrb	r3, [r3, #3]
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d020      	beq.n	8004d02 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004cc0:	687a      	ldr	r2, [r7, #4]
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	781b      	ldrb	r3, [r3, #0]
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	4413      	add	r3, r2
 8004cca:	881b      	ldrh	r3, [r3, #0]
 8004ccc:	b29b      	uxth	r3, r3
 8004cce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cd6:	813b      	strh	r3, [r7, #8]
 8004cd8:	893b      	ldrh	r3, [r7, #8]
 8004cda:	f083 0320 	eor.w	r3, r3, #32
 8004cde:	813b      	strh	r3, [r7, #8]
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	781b      	ldrb	r3, [r3, #0]
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	441a      	add	r2, r3
 8004cea:	893b      	ldrh	r3, [r7, #8]
 8004cec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004cf0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004cf4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004cf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	8013      	strh	r3, [r2, #0]
 8004d00:	e27f      	b.n	8005202 <USB_ActivateEndpoint+0x6ca>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	781b      	ldrb	r3, [r3, #0]
 8004d08:	009b      	lsls	r3, r3, #2
 8004d0a:	4413      	add	r3, r2
 8004d0c:	881b      	ldrh	r3, [r3, #0]
 8004d0e:	b29b      	uxth	r3, r3
 8004d10:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d18:	817b      	strh	r3, [r7, #10]
 8004d1a:	687a      	ldr	r2, [r7, #4]
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	781b      	ldrb	r3, [r3, #0]
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	441a      	add	r2, r3
 8004d24:	897b      	ldrh	r3, [r7, #10]
 8004d26:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d2a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	8013      	strh	r3, [r2, #0]
 8004d3a:	e262      	b.n	8005202 <USB_ActivateEndpoint+0x6ca>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	461a      	mov	r2, r3
 8004d4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d4c:	4413      	add	r3, r2
 8004d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	00da      	lsls	r2, r3, #3
 8004d56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d58:	4413      	add	r3, r2
 8004d5a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004d5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	88db      	ldrh	r3, [r3, #6]
 8004d64:	085b      	lsrs	r3, r3, #1
 8004d66:	b29b      	uxth	r3, r3
 8004d68:	005b      	lsls	r3, r3, #1
 8004d6a:	b29a      	uxth	r2, r3
 8004d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6e:	801a      	strh	r2, [r3, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	627b      	str	r3, [r7, #36]	; 0x24
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	461a      	mov	r2, r3
 8004d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d80:	4413      	add	r3, r2
 8004d82:	627b      	str	r3, [r7, #36]	; 0x24
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	781b      	ldrb	r3, [r3, #0]
 8004d88:	00da      	lsls	r2, r3, #3
 8004d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d8c:	4413      	add	r3, r2
 8004d8e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004d92:	623b      	str	r3, [r7, #32]
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	691b      	ldr	r3, [r3, #16]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d112      	bne.n	8004dc2 <USB_ActivateEndpoint+0x28a>
 8004d9c:	6a3b      	ldr	r3, [r7, #32]
 8004d9e:	881b      	ldrh	r3, [r3, #0]
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004da6:	b29a      	uxth	r2, r3
 8004da8:	6a3b      	ldr	r3, [r7, #32]
 8004daa:	801a      	strh	r2, [r3, #0]
 8004dac:	6a3b      	ldr	r3, [r7, #32]
 8004dae:	881b      	ldrh	r3, [r3, #0]
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004db6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004dba:	b29a      	uxth	r2, r3
 8004dbc:	6a3b      	ldr	r3, [r7, #32]
 8004dbe:	801a      	strh	r2, [r3, #0]
 8004dc0:	e02f      	b.n	8004e22 <USB_ActivateEndpoint+0x2ea>
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	691b      	ldr	r3, [r3, #16]
 8004dc6:	2b3e      	cmp	r3, #62	; 0x3e
 8004dc8:	d813      	bhi.n	8004df2 <USB_ActivateEndpoint+0x2ba>
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	691b      	ldr	r3, [r3, #16]
 8004dce:	085b      	lsrs	r3, r3, #1
 8004dd0:	663b      	str	r3, [r7, #96]	; 0x60
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	f003 0301 	and.w	r3, r3, #1
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d002      	beq.n	8004de4 <USB_ActivateEndpoint+0x2ac>
 8004dde:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004de0:	3301      	adds	r3, #1
 8004de2:	663b      	str	r3, [r7, #96]	; 0x60
 8004de4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	029b      	lsls	r3, r3, #10
 8004dea:	b29a      	uxth	r2, r3
 8004dec:	6a3b      	ldr	r3, [r7, #32]
 8004dee:	801a      	strh	r2, [r3, #0]
 8004df0:	e017      	b.n	8004e22 <USB_ActivateEndpoint+0x2ea>
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	095b      	lsrs	r3, r3, #5
 8004df8:	663b      	str	r3, [r7, #96]	; 0x60
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	f003 031f 	and.w	r3, r3, #31
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d102      	bne.n	8004e0c <USB_ActivateEndpoint+0x2d4>
 8004e06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e08:	3b01      	subs	r3, #1
 8004e0a:	663b      	str	r3, [r7, #96]	; 0x60
 8004e0c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	029b      	lsls	r3, r3, #10
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e1c:	b29a      	uxth	r2, r3
 8004e1e:	6a3b      	ldr	r3, [r7, #32]
 8004e20:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	781b      	ldrb	r3, [r3, #0]
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	4413      	add	r3, r2
 8004e2c:	881b      	ldrh	r3, [r3, #0]
 8004e2e:	83fb      	strh	r3, [r7, #30]
 8004e30:	8bfb      	ldrh	r3, [r7, #30]
 8004e32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d01b      	beq.n	8004e72 <USB_ActivateEndpoint+0x33a>
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	781b      	ldrb	r3, [r3, #0]
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	4413      	add	r3, r2
 8004e44:	881b      	ldrh	r3, [r3, #0]
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e50:	83bb      	strh	r3, [r7, #28]
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	781b      	ldrb	r3, [r3, #0]
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	441a      	add	r2, r3
 8004e5c:	8bbb      	ldrh	r3, [r7, #28]
 8004e5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e66:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004e6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	781b      	ldrb	r3, [r3, #0]
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	4413      	add	r3, r2
 8004e7c:	881b      	ldrh	r3, [r3, #0]
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e88:	837b      	strh	r3, [r7, #26]
 8004e8a:	8b7b      	ldrh	r3, [r7, #26]
 8004e8c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004e90:	837b      	strh	r3, [r7, #26]
 8004e92:	8b7b      	ldrh	r3, [r7, #26]
 8004e94:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004e98:	837b      	strh	r3, [r7, #26]
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	781b      	ldrb	r3, [r3, #0]
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	441a      	add	r2, r3
 8004ea4:	8b7b      	ldrh	r3, [r7, #26]
 8004ea6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004eaa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004eae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004eb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	8013      	strh	r3, [r2, #0]
 8004eba:	e1a2      	b.n	8005202 <USB_ActivateEndpoint+0x6ca>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8004ebc:	687a      	ldr	r2, [r7, #4]
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	781b      	ldrb	r3, [r3, #0]
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	4413      	add	r3, r2
 8004ec6:	881b      	ldrh	r3, [r3, #0]
 8004ec8:	b29b      	uxth	r3, r3
 8004eca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ed2:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	009b      	lsls	r3, r3, #2
 8004ede:	441a      	add	r2, r3
 8004ee0:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8004ee4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ee8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004eec:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8004ef0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	65bb      	str	r3, [r7, #88]	; 0x58
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	461a      	mov	r2, r3
 8004f06:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f08:	4413      	add	r3, r2
 8004f0a:	65bb      	str	r3, [r7, #88]	; 0x58
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	781b      	ldrb	r3, [r3, #0]
 8004f10:	00da      	lsls	r2, r3, #3
 8004f12:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f14:	4413      	add	r3, r2
 8004f16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f1a:	657b      	str	r3, [r7, #84]	; 0x54
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	891b      	ldrh	r3, [r3, #8]
 8004f20:	085b      	lsrs	r3, r3, #1
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	005b      	lsls	r3, r3, #1
 8004f26:	b29a      	uxth	r2, r3
 8004f28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004f2a:	801a      	strh	r2, [r3, #0]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	653b      	str	r3, [r7, #80]	; 0x50
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	461a      	mov	r2, r3
 8004f3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f3c:	4413      	add	r3, r2
 8004f3e:	653b      	str	r3, [r7, #80]	; 0x50
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	781b      	ldrb	r3, [r3, #0]
 8004f44:	00da      	lsls	r2, r3, #3
 8004f46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f48:	4413      	add	r3, r2
 8004f4a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004f4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	895b      	ldrh	r3, [r3, #10]
 8004f54:	085b      	lsrs	r3, r3, #1
 8004f56:	b29b      	uxth	r3, r3
 8004f58:	005b      	lsls	r3, r3, #1
 8004f5a:	b29a      	uxth	r2, r3
 8004f5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f5e:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	785b      	ldrb	r3, [r3, #1]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	f040 8091 	bne.w	800508c <USB_ActivateEndpoint+0x554>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004f6a:	687a      	ldr	r2, [r7, #4]
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	781b      	ldrb	r3, [r3, #0]
 8004f70:	009b      	lsls	r3, r3, #2
 8004f72:	4413      	add	r3, r2
 8004f74:	881b      	ldrh	r3, [r3, #0]
 8004f76:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8004f78:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004f7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d01b      	beq.n	8004fba <USB_ActivateEndpoint+0x482>
 8004f82:	687a      	ldr	r2, [r7, #4]
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	781b      	ldrb	r3, [r3, #0]
 8004f88:	009b      	lsls	r3, r3, #2
 8004f8a:	4413      	add	r3, r2
 8004f8c:	881b      	ldrh	r3, [r3, #0]
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f98:	877b      	strh	r3, [r7, #58]	; 0x3a
 8004f9a:	687a      	ldr	r2, [r7, #4]
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	781b      	ldrb	r3, [r3, #0]
 8004fa0:	009b      	lsls	r3, r3, #2
 8004fa2:	441a      	add	r2, r3
 8004fa4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8004fa6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004faa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004fae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004fb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	781b      	ldrb	r3, [r3, #0]
 8004fc0:	009b      	lsls	r3, r3, #2
 8004fc2:	4413      	add	r3, r2
 8004fc4:	881b      	ldrh	r3, [r3, #0]
 8004fc6:	873b      	strh	r3, [r7, #56]	; 0x38
 8004fc8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004fca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d01b      	beq.n	800500a <USB_ActivateEndpoint+0x4d2>
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	781b      	ldrb	r3, [r3, #0]
 8004fd8:	009b      	lsls	r3, r3, #2
 8004fda:	4413      	add	r3, r2
 8004fdc:	881b      	ldrh	r3, [r3, #0]
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fe4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fe8:	86fb      	strh	r3, [r7, #54]	; 0x36
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	781b      	ldrb	r3, [r3, #0]
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	441a      	add	r2, r3
 8004ff4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004ff6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ffa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ffe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005002:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005006:	b29b      	uxth	r3, r3
 8005008:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	781b      	ldrb	r3, [r3, #0]
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	4413      	add	r3, r2
 8005014:	881b      	ldrh	r3, [r3, #0]
 8005016:	b29b      	uxth	r3, r3
 8005018:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800501c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005020:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005022:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005024:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005028:	86bb      	strh	r3, [r7, #52]	; 0x34
 800502a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800502c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005030:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	781b      	ldrb	r3, [r3, #0]
 8005038:	009b      	lsls	r3, r3, #2
 800503a:	441a      	add	r2, r3
 800503c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800503e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005042:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005046:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800504a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800504e:	b29b      	uxth	r3, r3
 8005050:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	781b      	ldrb	r3, [r3, #0]
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	4413      	add	r3, r2
 800505c:	881b      	ldrh	r3, [r3, #0]
 800505e:	b29b      	uxth	r3, r3
 8005060:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005064:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005068:	867b      	strh	r3, [r7, #50]	; 0x32
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	781b      	ldrb	r3, [r3, #0]
 8005070:	009b      	lsls	r3, r3, #2
 8005072:	441a      	add	r2, r3
 8005074:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8005076:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800507a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800507e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005082:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005086:	b29b      	uxth	r3, r3
 8005088:	8013      	strh	r3, [r2, #0]
 800508a:	e0ba      	b.n	8005202 <USB_ActivateEndpoint+0x6ca>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800508c:	687a      	ldr	r2, [r7, #4]
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	781b      	ldrb	r3, [r3, #0]
 8005092:	009b      	lsls	r3, r3, #2
 8005094:	4413      	add	r3, r2
 8005096:	881b      	ldrh	r3, [r3, #0]
 8005098:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800509c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80050a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d01d      	beq.n	80050e4 <USB_ActivateEndpoint+0x5ac>
 80050a8:	687a      	ldr	r2, [r7, #4]
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	009b      	lsls	r3, r3, #2
 80050b0:	4413      	add	r3, r2
 80050b2:	881b      	ldrh	r3, [r3, #0]
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050be:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	781b      	ldrb	r3, [r3, #0]
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	441a      	add	r2, r3
 80050cc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80050d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80050d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80050d8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80050dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80050e4:	687a      	ldr	r2, [r7, #4]
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	781b      	ldrb	r3, [r3, #0]
 80050ea:	009b      	lsls	r3, r3, #2
 80050ec:	4413      	add	r3, r2
 80050ee:	881b      	ldrh	r3, [r3, #0]
 80050f0:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80050f4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80050f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d01d      	beq.n	800513c <USB_ActivateEndpoint+0x604>
 8005100:	687a      	ldr	r2, [r7, #4]
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	781b      	ldrb	r3, [r3, #0]
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	4413      	add	r3, r2
 800510a:	881b      	ldrh	r3, [r3, #0]
 800510c:	b29b      	uxth	r3, r3
 800510e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005112:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005116:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	009b      	lsls	r3, r3, #2
 8005122:	441a      	add	r2, r3
 8005124:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005128:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800512c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005130:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005134:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005138:	b29b      	uxth	r3, r3
 800513a:	8013      	strh	r3, [r2, #0]


      if (ep->type != EP_TYPE_ISOC)
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	78db      	ldrb	r3, [r3, #3]
 8005140:	2b01      	cmp	r3, #1
 8005142:	d024      	beq.n	800518e <USB_ActivateEndpoint+0x656>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005144:	687a      	ldr	r2, [r7, #4]
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	781b      	ldrb	r3, [r3, #0]
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	4413      	add	r3, r2
 800514e:	881b      	ldrh	r3, [r3, #0]
 8005150:	b29b      	uxth	r3, r3
 8005152:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005156:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800515a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800515e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005162:	f083 0320 	eor.w	r3, r3, #32
 8005166:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	781b      	ldrb	r3, [r3, #0]
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	441a      	add	r2, r3
 8005174:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005178:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800517c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005180:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005184:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005188:	b29b      	uxth	r3, r3
 800518a:	8013      	strh	r3, [r2, #0]
 800518c:	e01d      	b.n	80051ca <USB_ActivateEndpoint+0x692>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800518e:	687a      	ldr	r2, [r7, #4]
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	781b      	ldrb	r3, [r3, #0]
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	4413      	add	r3, r2
 8005198:	881b      	ldrh	r3, [r3, #0]
 800519a:	b29b      	uxth	r3, r3
 800519c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80051a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051a4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80051a8:	687a      	ldr	r2, [r7, #4]
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	781b      	ldrb	r3, [r3, #0]
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	441a      	add	r2, r3
 80051b2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80051b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051c6:	b29b      	uxth	r3, r3
 80051c8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	781b      	ldrb	r3, [r3, #0]
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	4413      	add	r3, r2
 80051d4:	881b      	ldrh	r3, [r3, #0]
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80051dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051e0:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	781b      	ldrb	r3, [r3, #0]
 80051e8:	009b      	lsls	r3, r3, #2
 80051ea:	441a      	add	r2, r3
 80051ec:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80051ee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051f2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051fe:	b29b      	uxth	r3, r3
 8005200:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8005202:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8005206:	4618      	mov	r0, r3
 8005208:	376c      	adds	r7, #108	; 0x6c
 800520a:	46bd      	mov	sp, r7
 800520c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005210:	4770      	bx	lr
 8005212:	bf00      	nop

08005214 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005214:	b480      	push	{r7}
 8005216:	b08d      	sub	sp, #52	; 0x34
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	7b1b      	ldrb	r3, [r3, #12]
 8005222:	2b00      	cmp	r3, #0
 8005224:	f040 808e 	bne.w	8005344 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	785b      	ldrb	r3, [r3, #1]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d044      	beq.n	80052ba <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	781b      	ldrb	r3, [r3, #0]
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	4413      	add	r3, r2
 800523a:	881b      	ldrh	r3, [r3, #0]
 800523c:	81bb      	strh	r3, [r7, #12]
 800523e:	89bb      	ldrh	r3, [r7, #12]
 8005240:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005244:	2b00      	cmp	r3, #0
 8005246:	d01b      	beq.n	8005280 <USB_DeactivateEndpoint+0x6c>
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	781b      	ldrb	r3, [r3, #0]
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	4413      	add	r3, r2
 8005252:	881b      	ldrh	r3, [r3, #0]
 8005254:	b29b      	uxth	r3, r3
 8005256:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800525a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800525e:	817b      	strh	r3, [r7, #10]
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	781b      	ldrb	r3, [r3, #0]
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	441a      	add	r2, r3
 800526a:	897b      	ldrh	r3, [r7, #10]
 800526c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005270:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005274:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005278:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800527c:	b29b      	uxth	r3, r3
 800527e:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	4413      	add	r3, r2
 800528a:	881b      	ldrh	r3, [r3, #0]
 800528c:	b29b      	uxth	r3, r3
 800528e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005292:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005296:	813b      	strh	r3, [r7, #8]
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	781b      	ldrb	r3, [r3, #0]
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	441a      	add	r2, r3
 80052a2:	893b      	ldrh	r3, [r7, #8]
 80052a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80052a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80052ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	8013      	strh	r3, [r2, #0]
 80052b8:	e192      	b.n	80055e0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	781b      	ldrb	r3, [r3, #0]
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	4413      	add	r3, r2
 80052c4:	881b      	ldrh	r3, [r3, #0]
 80052c6:	827b      	strh	r3, [r7, #18]
 80052c8:	8a7b      	ldrh	r3, [r7, #18]
 80052ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d01b      	beq.n	800530a <USB_DeactivateEndpoint+0xf6>
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	781b      	ldrb	r3, [r3, #0]
 80052d8:	009b      	lsls	r3, r3, #2
 80052da:	4413      	add	r3, r2
 80052dc:	881b      	ldrh	r3, [r3, #0]
 80052de:	b29b      	uxth	r3, r3
 80052e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052e8:	823b      	strh	r3, [r7, #16]
 80052ea:	687a      	ldr	r2, [r7, #4]
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	781b      	ldrb	r3, [r3, #0]
 80052f0:	009b      	lsls	r3, r3, #2
 80052f2:	441a      	add	r2, r3
 80052f4:	8a3b      	ldrh	r3, [r7, #16]
 80052f6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80052fa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80052fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005302:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005306:	b29b      	uxth	r3, r3
 8005308:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800530a:	687a      	ldr	r2, [r7, #4]
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	009b      	lsls	r3, r3, #2
 8005312:	4413      	add	r3, r2
 8005314:	881b      	ldrh	r3, [r3, #0]
 8005316:	b29b      	uxth	r3, r3
 8005318:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800531c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005320:	81fb      	strh	r3, [r7, #14]
 8005322:	687a      	ldr	r2, [r7, #4]
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	781b      	ldrb	r3, [r3, #0]
 8005328:	009b      	lsls	r3, r3, #2
 800532a:	441a      	add	r2, r3
 800532c:	89fb      	ldrh	r3, [r7, #14]
 800532e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005332:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005336:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800533a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800533e:	b29b      	uxth	r3, r3
 8005340:	8013      	strh	r3, [r2, #0]
 8005342:	e14d      	b.n	80055e0 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	785b      	ldrb	r3, [r3, #1]
 8005348:	2b00      	cmp	r3, #0
 800534a:	f040 80a5 	bne.w	8005498 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	781b      	ldrb	r3, [r3, #0]
 8005354:	009b      	lsls	r3, r3, #2
 8005356:	4413      	add	r3, r2
 8005358:	881b      	ldrh	r3, [r3, #0]
 800535a:	843b      	strh	r3, [r7, #32]
 800535c:	8c3b      	ldrh	r3, [r7, #32]
 800535e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005362:	2b00      	cmp	r3, #0
 8005364:	d01b      	beq.n	800539e <USB_DeactivateEndpoint+0x18a>
 8005366:	687a      	ldr	r2, [r7, #4]
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	781b      	ldrb	r3, [r3, #0]
 800536c:	009b      	lsls	r3, r3, #2
 800536e:	4413      	add	r3, r2
 8005370:	881b      	ldrh	r3, [r3, #0]
 8005372:	b29b      	uxth	r3, r3
 8005374:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005378:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800537c:	83fb      	strh	r3, [r7, #30]
 800537e:	687a      	ldr	r2, [r7, #4]
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	781b      	ldrb	r3, [r3, #0]
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	441a      	add	r2, r3
 8005388:	8bfb      	ldrh	r3, [r7, #30]
 800538a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800538e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005392:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005396:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800539a:	b29b      	uxth	r3, r3
 800539c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	781b      	ldrb	r3, [r3, #0]
 80053a4:	009b      	lsls	r3, r3, #2
 80053a6:	4413      	add	r3, r2
 80053a8:	881b      	ldrh	r3, [r3, #0]
 80053aa:	83bb      	strh	r3, [r7, #28]
 80053ac:	8bbb      	ldrh	r3, [r7, #28]
 80053ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d01b      	beq.n	80053ee <USB_DeactivateEndpoint+0x1da>
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	781b      	ldrb	r3, [r3, #0]
 80053bc:	009b      	lsls	r3, r3, #2
 80053be:	4413      	add	r3, r2
 80053c0:	881b      	ldrh	r3, [r3, #0]
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053cc:	837b      	strh	r3, [r7, #26]
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	781b      	ldrb	r3, [r3, #0]
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	441a      	add	r2, r3
 80053d8:	8b7b      	ldrh	r3, [r7, #26]
 80053da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80053de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80053e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80053e6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	781b      	ldrb	r3, [r3, #0]
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	4413      	add	r3, r2
 80053f8:	881b      	ldrh	r3, [r3, #0]
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005400:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005404:	833b      	strh	r3, [r7, #24]
 8005406:	687a      	ldr	r2, [r7, #4]
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	781b      	ldrb	r3, [r3, #0]
 800540c:	009b      	lsls	r3, r3, #2
 800540e:	441a      	add	r2, r3
 8005410:	8b3b      	ldrh	r3, [r7, #24]
 8005412:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005416:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800541a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800541e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005422:	b29b      	uxth	r3, r3
 8005424:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005426:	687a      	ldr	r2, [r7, #4]
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	781b      	ldrb	r3, [r3, #0]
 800542c:	009b      	lsls	r3, r3, #2
 800542e:	4413      	add	r3, r2
 8005430:	881b      	ldrh	r3, [r3, #0]
 8005432:	b29b      	uxth	r3, r3
 8005434:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005438:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800543c:	82fb      	strh	r3, [r7, #22]
 800543e:	687a      	ldr	r2, [r7, #4]
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	781b      	ldrb	r3, [r3, #0]
 8005444:	009b      	lsls	r3, r3, #2
 8005446:	441a      	add	r2, r3
 8005448:	8afb      	ldrh	r3, [r7, #22]
 800544a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800544e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005452:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005456:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800545a:	b29b      	uxth	r3, r3
 800545c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	781b      	ldrb	r3, [r3, #0]
 8005464:	009b      	lsls	r3, r3, #2
 8005466:	4413      	add	r3, r2
 8005468:	881b      	ldrh	r3, [r3, #0]
 800546a:	b29b      	uxth	r3, r3
 800546c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005470:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005474:	82bb      	strh	r3, [r7, #20]
 8005476:	687a      	ldr	r2, [r7, #4]
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	781b      	ldrb	r3, [r3, #0]
 800547c:	009b      	lsls	r3, r3, #2
 800547e:	441a      	add	r2, r3
 8005480:	8abb      	ldrh	r3, [r7, #20]
 8005482:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005486:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800548a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800548e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005492:	b29b      	uxth	r3, r3
 8005494:	8013      	strh	r3, [r2, #0]
 8005496:	e0a3      	b.n	80055e0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	781b      	ldrb	r3, [r3, #0]
 800549e:	009b      	lsls	r3, r3, #2
 80054a0:	4413      	add	r3, r2
 80054a2:	881b      	ldrh	r3, [r3, #0]
 80054a4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80054a6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80054a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d01b      	beq.n	80054e8 <USB_DeactivateEndpoint+0x2d4>
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	781b      	ldrb	r3, [r3, #0]
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	4413      	add	r3, r2
 80054ba:	881b      	ldrh	r3, [r3, #0]
 80054bc:	b29b      	uxth	r3, r3
 80054be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054c6:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	781b      	ldrb	r3, [r3, #0]
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	441a      	add	r2, r3
 80054d2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80054d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80054d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80054dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80054e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054e4:	b29b      	uxth	r3, r3
 80054e6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	781b      	ldrb	r3, [r3, #0]
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	4413      	add	r3, r2
 80054f2:	881b      	ldrh	r3, [r3, #0]
 80054f4:	857b      	strh	r3, [r7, #42]	; 0x2a
 80054f6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80054f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d01b      	beq.n	8005538 <USB_DeactivateEndpoint+0x324>
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	781b      	ldrb	r3, [r3, #0]
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	4413      	add	r3, r2
 800550a:	881b      	ldrh	r3, [r3, #0]
 800550c:	b29b      	uxth	r3, r3
 800550e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005512:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005516:	853b      	strh	r3, [r7, #40]	; 0x28
 8005518:	687a      	ldr	r2, [r7, #4]
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	781b      	ldrb	r3, [r3, #0]
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	441a      	add	r2, r3
 8005522:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005524:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005528:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800552c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005530:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005534:	b29b      	uxth	r3, r3
 8005536:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8005538:	687a      	ldr	r2, [r7, #4]
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	781b      	ldrb	r3, [r3, #0]
 800553e:	009b      	lsls	r3, r3, #2
 8005540:	4413      	add	r3, r2
 8005542:	881b      	ldrh	r3, [r3, #0]
 8005544:	b29b      	uxth	r3, r3
 8005546:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800554a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800554e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	781b      	ldrb	r3, [r3, #0]
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	441a      	add	r2, r3
 800555a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800555c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005560:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005564:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005568:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800556c:	b29b      	uxth	r3, r3
 800556e:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005570:	687a      	ldr	r2, [r7, #4]
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	4413      	add	r3, r2
 800557a:	881b      	ldrh	r3, [r3, #0]
 800557c:	b29b      	uxth	r3, r3
 800557e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005582:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005586:	84bb      	strh	r3, [r7, #36]	; 0x24
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	781b      	ldrb	r3, [r3, #0]
 800558e:	009b      	lsls	r3, r3, #2
 8005590:	441a      	add	r2, r3
 8005592:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005594:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005598:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800559c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80055a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	781b      	ldrb	r3, [r3, #0]
 80055ae:	009b      	lsls	r3, r3, #2
 80055b0:	4413      	add	r3, r2
 80055b2:	881b      	ldrh	r3, [r3, #0]
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80055ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055be:	847b      	strh	r3, [r7, #34]	; 0x22
 80055c0:	687a      	ldr	r2, [r7, #4]
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	441a      	add	r2, r3
 80055ca:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80055cc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80055d0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80055d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80055d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055dc:	b29b      	uxth	r3, r3
 80055de:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80055e0:	2300      	movs	r3, #0
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3734      	adds	r7, #52	; 0x34
 80055e6:	46bd      	mov	sp, r7
 80055e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ec:	4770      	bx	lr

080055ee <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80055ee:	b580      	push	{r7, lr}
 80055f0:	b0c4      	sub	sp, #272	; 0x110
 80055f2:	af00      	add	r7, sp, #0
 80055f4:	1d3b      	adds	r3, r7, #4
 80055f6:	6018      	str	r0, [r3, #0]
 80055f8:	463b      	mov	r3, r7
 80055fa:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint32_t len;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80055fc:	463b      	mov	r3, r7
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	785b      	ldrb	r3, [r3, #1]
 8005602:	2b01      	cmp	r3, #1
 8005604:	f040 8566 	bne.w	80060d4 <USB_EPStartXfer+0xae6>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8005608:	463b      	mov	r3, r7
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	699a      	ldr	r2, [r3, #24]
 800560e:	463b      	mov	r3, r7
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	691b      	ldr	r3, [r3, #16]
 8005614:	429a      	cmp	r2, r3
 8005616:	d905      	bls.n	8005624 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 8005618:	463b      	mov	r3, r7
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	691b      	ldr	r3, [r3, #16]
 800561e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8005622:	e004      	b.n	800562e <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8005624:	463b      	mov	r3, r7
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	699b      	ldr	r3, [r3, #24]
 800562a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800562e:	463b      	mov	r3, r7
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	7b1b      	ldrb	r3, [r3, #12]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d12c      	bne.n	8005692 <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8005638:	463b      	mov	r3, r7
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	6959      	ldr	r1, [r3, #20]
 800563e:	463b      	mov	r3, r7
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	88da      	ldrh	r2, [r3, #6]
 8005644:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005648:	b29b      	uxth	r3, r3
 800564a:	1d38      	adds	r0, r7, #4
 800564c:	6800      	ldr	r0, [r0, #0]
 800564e:	f001 fa58 	bl	8006b02 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005652:	1d3b      	adds	r3, r7, #4
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	617b      	str	r3, [r7, #20]
 8005658:	1d3b      	adds	r3, r7, #4
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005660:	b29b      	uxth	r3, r3
 8005662:	461a      	mov	r2, r3
 8005664:	697b      	ldr	r3, [r7, #20]
 8005666:	4413      	add	r3, r2
 8005668:	617b      	str	r3, [r7, #20]
 800566a:	463b      	mov	r3, r7
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	781b      	ldrb	r3, [r3, #0]
 8005670:	00da      	lsls	r2, r3, #3
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	4413      	add	r3, r2
 8005676:	f203 4202 	addw	r2, r3, #1026	; 0x402
 800567a:	f107 0310 	add.w	r3, r7, #16
 800567e:	601a      	str	r2, [r3, #0]
 8005680:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005684:	b29a      	uxth	r2, r3
 8005686:	f107 0310 	add.w	r3, r7, #16
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	801a      	strh	r2, [r3, #0]
 800568e:	f000 bcec 	b.w	800606a <USB_EPStartXfer+0xa7c>
    }
    else
    {
      /*double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8005692:	463b      	mov	r3, r7
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	78db      	ldrb	r3, [r3, #3]
 8005698:	2b02      	cmp	r3, #2
 800569a:	f040 8356 	bne.w	8005d4a <USB_EPStartXfer+0x75c>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800569e:	463b      	mov	r3, r7
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	6a1a      	ldr	r2, [r3, #32]
 80056a4:	463b      	mov	r3, r7
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	429a      	cmp	r2, r3
 80056ac:	f240 82fa 	bls.w	8005ca4 <USB_EPStartXfer+0x6b6>
        {
          /*enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 80056b0:	1d3b      	adds	r3, r7, #4
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	463b      	mov	r3, r7
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	781b      	ldrb	r3, [r3, #0]
 80056ba:	009b      	lsls	r3, r3, #2
 80056bc:	4413      	add	r3, r2
 80056be:	881b      	ldrh	r3, [r3, #0]
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056ca:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 80056ce:	1d3b      	adds	r3, r7, #4
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	463b      	mov	r3, r7
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	781b      	ldrb	r3, [r3, #0]
 80056d8:	009b      	lsls	r3, r3, #2
 80056da:	441a      	add	r2, r3
 80056dc:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80056e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80056e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80056e8:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80056ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	8013      	strh	r3, [r2, #0]
          len = ep->maxpacket;
 80056f4:	463b      	mov	r3, r7
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	691b      	ldr	r3, [r3, #16]
 80056fa:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
          /*each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80056fe:	463b      	mov	r3, r7
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	6a1a      	ldr	r2, [r3, #32]
 8005704:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005708:	1ad2      	subs	r2, r2, r3
 800570a:	463b      	mov	r3, r7
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1*/
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005710:	1d3b      	adds	r3, r7, #4
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	463b      	mov	r3, r7
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	781b      	ldrb	r3, [r3, #0]
 800571a:	009b      	lsls	r3, r3, #2
 800571c:	4413      	add	r3, r2
 800571e:	881b      	ldrh	r3, [r3, #0]
 8005720:	b29b      	uxth	r3, r3
 8005722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005726:	2b00      	cmp	r3, #0
 8005728:	f000 815e 	beq.w	80059e8 <USB_EPStartXfer+0x3fa>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800572c:	1d3b      	adds	r3, r7, #4
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	637b      	str	r3, [r7, #52]	; 0x34
 8005732:	463b      	mov	r3, r7
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	785b      	ldrb	r3, [r3, #1]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d164      	bne.n	8005806 <USB_EPStartXfer+0x218>
 800573c:	1d3b      	adds	r3, r7, #4
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005742:	1d3b      	adds	r3, r7, #4
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800574a:	b29b      	uxth	r3, r3
 800574c:	461a      	mov	r2, r3
 800574e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005750:	4413      	add	r3, r2
 8005752:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005754:	463b      	mov	r3, r7
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	781b      	ldrb	r3, [r3, #0]
 800575a:	00da      	lsls	r2, r3, #3
 800575c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800575e:	4413      	add	r3, r2
 8005760:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005764:	62bb      	str	r3, [r7, #40]	; 0x28
 8005766:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800576a:	2b00      	cmp	r3, #0
 800576c:	d112      	bne.n	8005794 <USB_EPStartXfer+0x1a6>
 800576e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005770:	881b      	ldrh	r3, [r3, #0]
 8005772:	b29b      	uxth	r3, r3
 8005774:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005778:	b29a      	uxth	r2, r3
 800577a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800577c:	801a      	strh	r2, [r3, #0]
 800577e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005780:	881b      	ldrh	r3, [r3, #0]
 8005782:	b29b      	uxth	r3, r3
 8005784:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005788:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800578c:	b29a      	uxth	r2, r3
 800578e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005790:	801a      	strh	r2, [r3, #0]
 8005792:	e054      	b.n	800583e <USB_EPStartXfer+0x250>
 8005794:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005798:	2b3e      	cmp	r3, #62	; 0x3e
 800579a:	d817      	bhi.n	80057cc <USB_EPStartXfer+0x1de>
 800579c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80057a0:	085b      	lsrs	r3, r3, #1
 80057a2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80057a6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80057aa:	f003 0301 	and.w	r3, r3, #1
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d004      	beq.n	80057bc <USB_EPStartXfer+0x1ce>
 80057b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80057b6:	3301      	adds	r3, #1
 80057b8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80057bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80057c0:	b29b      	uxth	r3, r3
 80057c2:	029b      	lsls	r3, r3, #10
 80057c4:	b29a      	uxth	r2, r3
 80057c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057c8:	801a      	strh	r2, [r3, #0]
 80057ca:	e038      	b.n	800583e <USB_EPStartXfer+0x250>
 80057cc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80057d0:	095b      	lsrs	r3, r3, #5
 80057d2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80057d6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80057da:	f003 031f 	and.w	r3, r3, #31
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d104      	bne.n	80057ec <USB_EPStartXfer+0x1fe>
 80057e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80057e6:	3b01      	subs	r3, #1
 80057e8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80057ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	029b      	lsls	r3, r3, #10
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80057fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80057fe:	b29a      	uxth	r2, r3
 8005800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005802:	801a      	strh	r2, [r3, #0]
 8005804:	e01b      	b.n	800583e <USB_EPStartXfer+0x250>
 8005806:	463b      	mov	r3, r7
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	785b      	ldrb	r3, [r3, #1]
 800580c:	2b01      	cmp	r3, #1
 800580e:	d116      	bne.n	800583e <USB_EPStartXfer+0x250>
 8005810:	1d3b      	adds	r3, r7, #4
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005818:	b29b      	uxth	r3, r3
 800581a:	461a      	mov	r2, r3
 800581c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800581e:	4413      	add	r3, r2
 8005820:	637b      	str	r3, [r7, #52]	; 0x34
 8005822:	463b      	mov	r3, r7
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	781b      	ldrb	r3, [r3, #0]
 8005828:	00da      	lsls	r2, r3, #3
 800582a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800582c:	4413      	add	r3, r2
 800582e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005832:	633b      	str	r3, [r7, #48]	; 0x30
 8005834:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005838:	b29a      	uxth	r2, r3
 800583a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800583c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800583e:	463b      	mov	r3, r7
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	895b      	ldrh	r3, [r3, #10]
 8005844:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

            /*Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005848:	463b      	mov	r3, r7
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	6959      	ldr	r1, [r3, #20]
 800584e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005852:	b29b      	uxth	r3, r3
 8005854:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 8005858:	1d38      	adds	r0, r7, #4
 800585a:	6800      	ldr	r0, [r0, #0]
 800585c:	f001 f951 	bl	8006b02 <USB_WritePMA>
            ep->xfer_buff += len;
 8005860:	463b      	mov	r3, r7
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	695a      	ldr	r2, [r3, #20]
 8005866:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800586a:	441a      	add	r2, r3
 800586c:	463b      	mov	r3, r7
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005872:	463b      	mov	r3, r7
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	6a1a      	ldr	r2, [r3, #32]
 8005878:	463b      	mov	r3, r7
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	429a      	cmp	r2, r3
 8005880:	d90e      	bls.n	80058a0 <USB_EPStartXfer+0x2b2>
            {
              len = ep->maxpacket;
 8005882:	463b      	mov	r3, r7
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	691b      	ldr	r3, [r3, #16]
 8005888:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
              ep->xfer_len_db -= len;
 800588c:	463b      	mov	r3, r7
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	6a1a      	ldr	r2, [r3, #32]
 8005892:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005896:	1ad2      	subs	r2, r2, r3
 8005898:	463b      	mov	r3, r7
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	621a      	str	r2, [r3, #32]
 800589e:	e008      	b.n	80058b2 <USB_EPStartXfer+0x2c4>
            }
            else
            {
              len = ep->xfer_len_db;
 80058a0:	463b      	mov	r3, r7
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	6a1b      	ldr	r3, [r3, #32]
 80058a6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
              ep->xfer_len_db = 0;
 80058aa:	463b      	mov	r3, r7
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	2200      	movs	r2, #0
 80058b0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80058b2:	463b      	mov	r3, r7
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	785b      	ldrb	r3, [r3, #1]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d164      	bne.n	8005986 <USB_EPStartXfer+0x398>
 80058bc:	1d3b      	adds	r3, r7, #4
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	61fb      	str	r3, [r7, #28]
 80058c2:	1d3b      	adds	r3, r7, #4
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80058ca:	b29b      	uxth	r3, r3
 80058cc:	461a      	mov	r2, r3
 80058ce:	69fb      	ldr	r3, [r7, #28]
 80058d0:	4413      	add	r3, r2
 80058d2:	61fb      	str	r3, [r7, #28]
 80058d4:	463b      	mov	r3, r7
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	781b      	ldrb	r3, [r3, #0]
 80058da:	00da      	lsls	r2, r3, #3
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	4413      	add	r3, r2
 80058e0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80058e4:	61bb      	str	r3, [r7, #24]
 80058e6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d112      	bne.n	8005914 <USB_EPStartXfer+0x326>
 80058ee:	69bb      	ldr	r3, [r7, #24]
 80058f0:	881b      	ldrh	r3, [r3, #0]
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	69bb      	ldr	r3, [r7, #24]
 80058fc:	801a      	strh	r2, [r3, #0]
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	881b      	ldrh	r3, [r3, #0]
 8005902:	b29b      	uxth	r3, r3
 8005904:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005908:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800590c:	b29a      	uxth	r2, r3
 800590e:	69bb      	ldr	r3, [r7, #24]
 8005910:	801a      	strh	r2, [r3, #0]
 8005912:	e057      	b.n	80059c4 <USB_EPStartXfer+0x3d6>
 8005914:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005918:	2b3e      	cmp	r3, #62	; 0x3e
 800591a:	d817      	bhi.n	800594c <USB_EPStartXfer+0x35e>
 800591c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005920:	085b      	lsrs	r3, r3, #1
 8005922:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005926:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800592a:	f003 0301 	and.w	r3, r3, #1
 800592e:	2b00      	cmp	r3, #0
 8005930:	d004      	beq.n	800593c <USB_EPStartXfer+0x34e>
 8005932:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005936:	3301      	adds	r3, #1
 8005938:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800593c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005940:	b29b      	uxth	r3, r3
 8005942:	029b      	lsls	r3, r3, #10
 8005944:	b29a      	uxth	r2, r3
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	801a      	strh	r2, [r3, #0]
 800594a:	e03b      	b.n	80059c4 <USB_EPStartXfer+0x3d6>
 800594c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005950:	095b      	lsrs	r3, r3, #5
 8005952:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005956:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800595a:	f003 031f 	and.w	r3, r3, #31
 800595e:	2b00      	cmp	r3, #0
 8005960:	d104      	bne.n	800596c <USB_EPStartXfer+0x37e>
 8005962:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005966:	3b01      	subs	r3, #1
 8005968:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800596c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005970:	b29b      	uxth	r3, r3
 8005972:	029b      	lsls	r3, r3, #10
 8005974:	b29b      	uxth	r3, r3
 8005976:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800597a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800597e:	b29a      	uxth	r2, r3
 8005980:	69bb      	ldr	r3, [r7, #24]
 8005982:	801a      	strh	r2, [r3, #0]
 8005984:	e01e      	b.n	80059c4 <USB_EPStartXfer+0x3d6>
 8005986:	463b      	mov	r3, r7
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	785b      	ldrb	r3, [r3, #1]
 800598c:	2b01      	cmp	r3, #1
 800598e:	d119      	bne.n	80059c4 <USB_EPStartXfer+0x3d6>
 8005990:	1d3b      	adds	r3, r7, #4
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	627b      	str	r3, [r7, #36]	; 0x24
 8005996:	1d3b      	adds	r3, r7, #4
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800599e:	b29b      	uxth	r3, r3
 80059a0:	461a      	mov	r2, r3
 80059a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a4:	4413      	add	r3, r2
 80059a6:	627b      	str	r3, [r7, #36]	; 0x24
 80059a8:	463b      	mov	r3, r7
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	781b      	ldrb	r3, [r3, #0]
 80059ae:	00da      	lsls	r2, r3, #3
 80059b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b2:	4413      	add	r3, r2
 80059b4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80059b8:	623b      	str	r3, [r7, #32]
 80059ba:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80059be:	b29a      	uxth	r2, r3
 80059c0:	6a3b      	ldr	r3, [r7, #32]
 80059c2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80059c4:	463b      	mov	r3, r7
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	891b      	ldrh	r3, [r3, #8]
 80059ca:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
            /*Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80059ce:	463b      	mov	r3, r7
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	6959      	ldr	r1, [r3, #20]
 80059d4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80059d8:	b29b      	uxth	r3, r3
 80059da:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 80059de:	1d38      	adds	r0, r7, #4
 80059e0:	6800      	ldr	r0, [r0, #0]
 80059e2:	f001 f88e 	bl	8006b02 <USB_WritePMA>
 80059e6:	e340      	b.n	800606a <USB_EPStartXfer+0xa7c>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80059e8:	463b      	mov	r3, r7
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	785b      	ldrb	r3, [r3, #1]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d164      	bne.n	8005abc <USB_EPStartXfer+0x4ce>
 80059f2:	1d3b      	adds	r3, r7, #4
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80059f8:	1d3b      	adds	r3, r7, #4
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	461a      	mov	r2, r3
 8005a04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a06:	4413      	add	r3, r2
 8005a08:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a0a:	463b      	mov	r3, r7
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	781b      	ldrb	r3, [r3, #0]
 8005a10:	00da      	lsls	r2, r3, #3
 8005a12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a14:	4413      	add	r3, r2
 8005a16:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005a1a:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a1c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d112      	bne.n	8005a4a <USB_EPStartXfer+0x45c>
 8005a24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a26:	881b      	ldrh	r3, [r3, #0]
 8005a28:	b29b      	uxth	r3, r3
 8005a2a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a32:	801a      	strh	r2, [r3, #0]
 8005a34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a36:	881b      	ldrh	r3, [r3, #0]
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a42:	b29a      	uxth	r2, r3
 8005a44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a46:	801a      	strh	r2, [r3, #0]
 8005a48:	e057      	b.n	8005afa <USB_EPStartXfer+0x50c>
 8005a4a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005a4e:	2b3e      	cmp	r3, #62	; 0x3e
 8005a50:	d817      	bhi.n	8005a82 <USB_EPStartXfer+0x494>
 8005a52:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005a56:	085b      	lsrs	r3, r3, #1
 8005a58:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005a5c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005a60:	f003 0301 	and.w	r3, r3, #1
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d004      	beq.n	8005a72 <USB_EPStartXfer+0x484>
 8005a68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005a72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a76:	b29b      	uxth	r3, r3
 8005a78:	029b      	lsls	r3, r3, #10
 8005a7a:	b29a      	uxth	r2, r3
 8005a7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a7e:	801a      	strh	r2, [r3, #0]
 8005a80:	e03b      	b.n	8005afa <USB_EPStartXfer+0x50c>
 8005a82:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005a86:	095b      	lsrs	r3, r3, #5
 8005a88:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005a8c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005a90:	f003 031f 	and.w	r3, r3, #31
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d104      	bne.n	8005aa2 <USB_EPStartXfer+0x4b4>
 8005a98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a9c:	3b01      	subs	r3, #1
 8005a9e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005aa2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005aa6:	b29b      	uxth	r3, r3
 8005aa8:	029b      	lsls	r3, r3, #10
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ab0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ab4:	b29a      	uxth	r2, r3
 8005ab6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ab8:	801a      	strh	r2, [r3, #0]
 8005aba:	e01e      	b.n	8005afa <USB_EPStartXfer+0x50c>
 8005abc:	463b      	mov	r3, r7
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	785b      	ldrb	r3, [r3, #1]
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d119      	bne.n	8005afa <USB_EPStartXfer+0x50c>
 8005ac6:	1d3b      	adds	r3, r7, #4
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	657b      	str	r3, [r7, #84]	; 0x54
 8005acc:	1d3b      	adds	r3, r7, #4
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ad4:	b29b      	uxth	r3, r3
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ada:	4413      	add	r3, r2
 8005adc:	657b      	str	r3, [r7, #84]	; 0x54
 8005ade:	463b      	mov	r3, r7
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	781b      	ldrb	r3, [r3, #0]
 8005ae4:	00da      	lsls	r2, r3, #3
 8005ae6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005ae8:	4413      	add	r3, r2
 8005aea:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005aee:	653b      	str	r3, [r7, #80]	; 0x50
 8005af0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005af4:	b29a      	uxth	r2, r3
 8005af6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005af8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005afa:	463b      	mov	r3, r7
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	891b      	ldrh	r3, [r3, #8]
 8005b00:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
            /*Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005b04:	463b      	mov	r3, r7
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	6959      	ldr	r1, [r3, #20]
 8005b0a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 8005b14:	1d38      	adds	r0, r7, #4
 8005b16:	6800      	ldr	r0, [r0, #0]
 8005b18:	f000 fff3 	bl	8006b02 <USB_WritePMA>
            ep->xfer_buff += len;
 8005b1c:	463b      	mov	r3, r7
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	695a      	ldr	r2, [r3, #20]
 8005b22:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005b26:	441a      	add	r2, r3
 8005b28:	463b      	mov	r3, r7
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005b2e:	463b      	mov	r3, r7
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	6a1a      	ldr	r2, [r3, #32]
 8005b34:	463b      	mov	r3, r7
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d90e      	bls.n	8005b5c <USB_EPStartXfer+0x56e>
            {
              len = ep->maxpacket;
 8005b3e:	463b      	mov	r3, r7
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	691b      	ldr	r3, [r3, #16]
 8005b44:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
              ep->xfer_len_db -= len;
 8005b48:	463b      	mov	r3, r7
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	6a1a      	ldr	r2, [r3, #32]
 8005b4e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005b52:	1ad2      	subs	r2, r2, r3
 8005b54:	463b      	mov	r3, r7
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	621a      	str	r2, [r3, #32]
 8005b5a:	e008      	b.n	8005b6e <USB_EPStartXfer+0x580>
            }
            else
            {
              len = ep->xfer_len_db;
 8005b5c:	463b      	mov	r3, r7
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	6a1b      	ldr	r3, [r3, #32]
 8005b62:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
              ep->xfer_len_db = 0;
 8005b66:	463b      	mov	r3, r7
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005b6e:	1d3b      	adds	r3, r7, #4
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	647b      	str	r3, [r7, #68]	; 0x44
 8005b74:	463b      	mov	r3, r7
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	785b      	ldrb	r3, [r3, #1]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d164      	bne.n	8005c48 <USB_EPStartXfer+0x65a>
 8005b7e:	1d3b      	adds	r3, r7, #4
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b84:	1d3b      	adds	r3, r7, #4
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b8c:	b29b      	uxth	r3, r3
 8005b8e:	461a      	mov	r2, r3
 8005b90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b92:	4413      	add	r3, r2
 8005b94:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b96:	463b      	mov	r3, r7
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	00da      	lsls	r2, r3, #3
 8005b9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ba0:	4413      	add	r3, r2
 8005ba2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005ba6:	63bb      	str	r3, [r7, #56]	; 0x38
 8005ba8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d112      	bne.n	8005bd6 <USB_EPStartXfer+0x5e8>
 8005bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bb2:	881b      	ldrh	r3, [r3, #0]
 8005bb4:	b29b      	uxth	r3, r3
 8005bb6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005bba:	b29a      	uxth	r2, r3
 8005bbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bbe:	801a      	strh	r2, [r3, #0]
 8005bc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bc2:	881b      	ldrh	r3, [r3, #0]
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bce:	b29a      	uxth	r2, r3
 8005bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bd2:	801a      	strh	r2, [r3, #0]
 8005bd4:	e054      	b.n	8005c80 <USB_EPStartXfer+0x692>
 8005bd6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005bda:	2b3e      	cmp	r3, #62	; 0x3e
 8005bdc:	d817      	bhi.n	8005c0e <USB_EPStartXfer+0x620>
 8005bde:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005be2:	085b      	lsrs	r3, r3, #1
 8005be4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005be8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005bec:	f003 0301 	and.w	r3, r3, #1
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d004      	beq.n	8005bfe <USB_EPStartXfer+0x610>
 8005bf4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005bfe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	029b      	lsls	r3, r3, #10
 8005c06:	b29a      	uxth	r2, r3
 8005c08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c0a:	801a      	strh	r2, [r3, #0]
 8005c0c:	e038      	b.n	8005c80 <USB_EPStartXfer+0x692>
 8005c0e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005c12:	095b      	lsrs	r3, r3, #5
 8005c14:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005c18:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005c1c:	f003 031f 	and.w	r3, r3, #31
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d104      	bne.n	8005c2e <USB_EPStartXfer+0x640>
 8005c24:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005c28:	3b01      	subs	r3, #1
 8005c2a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005c2e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005c32:	b29b      	uxth	r3, r3
 8005c34:	029b      	lsls	r3, r3, #10
 8005c36:	b29b      	uxth	r3, r3
 8005c38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c40:	b29a      	uxth	r2, r3
 8005c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c44:	801a      	strh	r2, [r3, #0]
 8005c46:	e01b      	b.n	8005c80 <USB_EPStartXfer+0x692>
 8005c48:	463b      	mov	r3, r7
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	785b      	ldrb	r3, [r3, #1]
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d116      	bne.n	8005c80 <USB_EPStartXfer+0x692>
 8005c52:	1d3b      	adds	r3, r7, #4
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	461a      	mov	r2, r3
 8005c5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c60:	4413      	add	r3, r2
 8005c62:	647b      	str	r3, [r7, #68]	; 0x44
 8005c64:	463b      	mov	r3, r7
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	781b      	ldrb	r3, [r3, #0]
 8005c6a:	00da      	lsls	r2, r3, #3
 8005c6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c6e:	4413      	add	r3, r2
 8005c70:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005c74:	643b      	str	r3, [r7, #64]	; 0x40
 8005c76:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005c7a:	b29a      	uxth	r2, r3
 8005c7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c7e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005c80:	463b      	mov	r3, r7
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	895b      	ldrh	r3, [r3, #10]
 8005c86:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
            /*Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005c8a:	463b      	mov	r3, r7
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	6959      	ldr	r1, [r3, #20]
 8005c90:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005c94:	b29b      	uxth	r3, r3
 8005c96:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 8005c9a:	1d38      	adds	r0, r7, #4
 8005c9c:	6800      	ldr	r0, [r0, #0]
 8005c9e:	f000 ff30 	bl	8006b02 <USB_WritePMA>
 8005ca2:	e1e2      	b.n	800606a <USB_EPStartXfer+0xa7c>
          }
        }
        /*auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer*/
        else
        {
          len = ep->xfer_len_db;
 8005ca4:	463b      	mov	r3, r7
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	6a1b      	ldr	r3, [r3, #32]
 8005caa:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
          /*disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8005cae:	1d3b      	adds	r3, r7, #4
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	463b      	mov	r3, r7
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	781b      	ldrb	r3, [r3, #0]
 8005cb8:	009b      	lsls	r3, r3, #2
 8005cba:	4413      	add	r3, r2
 8005cbc:	881b      	ldrh	r3, [r3, #0]
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8005cc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cc8:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8005ccc:	1d3b      	adds	r3, r7, #4
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	463b      	mov	r3, r7
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	781b      	ldrb	r3, [r3, #0]
 8005cd6:	009b      	lsls	r3, r3, #2
 8005cd8:	441a      	add	r2, r3
 8005cda:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8005cde:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ce2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005ce6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	8013      	strh	r3, [r2, #0]
          /*Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005cf2:	1d3b      	adds	r3, r7, #4
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	663b      	str	r3, [r7, #96]	; 0x60
 8005cf8:	1d3b      	adds	r3, r7, #4
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	461a      	mov	r2, r3
 8005d04:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d06:	4413      	add	r3, r2
 8005d08:	663b      	str	r3, [r7, #96]	; 0x60
 8005d0a:	463b      	mov	r3, r7
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	781b      	ldrb	r3, [r3, #0]
 8005d10:	00da      	lsls	r2, r3, #3
 8005d12:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d14:	4413      	add	r3, r2
 8005d16:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005d1a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d1c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005d20:	b29a      	uxth	r2, r3
 8005d22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d24:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005d26:	463b      	mov	r3, r7
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	891b      	ldrh	r3, [r3, #8]
 8005d2c:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
          /*Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005d30:	463b      	mov	r3, r7
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	6959      	ldr	r1, [r3, #20]
 8005d36:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 8005d40:	1d38      	adds	r0, r7, #4
 8005d42:	6800      	ldr	r0, [r0, #0]
 8005d44:	f000 fedd 	bl	8006b02 <USB_WritePMA>
 8005d48:	e18f      	b.n	800606a <USB_EPStartXfer+0xa7c>

      /*mange isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005d4a:	1d3b      	adds	r3, r7, #4
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	463b      	mov	r3, r7
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	781b      	ldrb	r3, [r3, #0]
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	4413      	add	r3, r2
 8005d58:	881b      	ldrh	r3, [r3, #0]
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	f000 808f 	beq.w	8005e84 <USB_EPStartXfer+0x896>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005d66:	1d3b      	adds	r3, r7, #4
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	67bb      	str	r3, [r7, #120]	; 0x78
 8005d6c:	463b      	mov	r3, r7
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	785b      	ldrb	r3, [r3, #1]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d164      	bne.n	8005e40 <USB_EPStartXfer+0x852>
 8005d76:	1d3b      	adds	r3, r7, #4
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	673b      	str	r3, [r7, #112]	; 0x70
 8005d7c:	1d3b      	adds	r3, r7, #4
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d84:	b29b      	uxth	r3, r3
 8005d86:	461a      	mov	r2, r3
 8005d88:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d8a:	4413      	add	r3, r2
 8005d8c:	673b      	str	r3, [r7, #112]	; 0x70
 8005d8e:	463b      	mov	r3, r7
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	781b      	ldrb	r3, [r3, #0]
 8005d94:	00da      	lsls	r2, r3, #3
 8005d96:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d98:	4413      	add	r3, r2
 8005d9a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005d9e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005da0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d112      	bne.n	8005dce <USB_EPStartXfer+0x7e0>
 8005da8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005daa:	881b      	ldrh	r3, [r3, #0]
 8005dac:	b29b      	uxth	r3, r3
 8005dae:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005db2:	b29a      	uxth	r2, r3
 8005db4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005db6:	801a      	strh	r2, [r3, #0]
 8005db8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dba:	881b      	ldrh	r3, [r3, #0]
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dc2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005dc6:	b29a      	uxth	r2, r3
 8005dc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dca:	801a      	strh	r2, [r3, #0]
 8005dcc:	e054      	b.n	8005e78 <USB_EPStartXfer+0x88a>
 8005dce:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005dd2:	2b3e      	cmp	r3, #62	; 0x3e
 8005dd4:	d817      	bhi.n	8005e06 <USB_EPStartXfer+0x818>
 8005dd6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005dda:	085b      	lsrs	r3, r3, #1
 8005ddc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005de0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005de4:	f003 0301 	and.w	r3, r3, #1
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d004      	beq.n	8005df6 <USB_EPStartXfer+0x808>
 8005dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005df0:	3301      	adds	r3, #1
 8005df2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005df6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	029b      	lsls	r3, r3, #10
 8005dfe:	b29a      	uxth	r2, r3
 8005e00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e02:	801a      	strh	r2, [r3, #0]
 8005e04:	e038      	b.n	8005e78 <USB_EPStartXfer+0x88a>
 8005e06:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005e0a:	095b      	lsrs	r3, r3, #5
 8005e0c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005e10:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005e14:	f003 031f 	and.w	r3, r3, #31
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d104      	bne.n	8005e26 <USB_EPStartXfer+0x838>
 8005e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e20:	3b01      	subs	r3, #1
 8005e22:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e2a:	b29b      	uxth	r3, r3
 8005e2c:	029b      	lsls	r3, r3, #10
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e38:	b29a      	uxth	r2, r3
 8005e3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e3c:	801a      	strh	r2, [r3, #0]
 8005e3e:	e01b      	b.n	8005e78 <USB_EPStartXfer+0x88a>
 8005e40:	463b      	mov	r3, r7
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	785b      	ldrb	r3, [r3, #1]
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d116      	bne.n	8005e78 <USB_EPStartXfer+0x88a>
 8005e4a:	1d3b      	adds	r3, r7, #4
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	461a      	mov	r2, r3
 8005e56:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005e58:	4413      	add	r3, r2
 8005e5a:	67bb      	str	r3, [r7, #120]	; 0x78
 8005e5c:	463b      	mov	r3, r7
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	781b      	ldrb	r3, [r3, #0]
 8005e62:	00da      	lsls	r2, r3, #3
 8005e64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005e66:	4413      	add	r3, r2
 8005e68:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005e6c:	677b      	str	r3, [r7, #116]	; 0x74
 8005e6e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005e72:	b29a      	uxth	r2, r3
 8005e74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e76:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8005e78:	463b      	mov	r3, r7
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	895b      	ldrh	r3, [r3, #10]
 8005e7e:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
 8005e82:	e097      	b.n	8005fb4 <USB_EPStartXfer+0x9c6>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005e84:	463b      	mov	r3, r7
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	785b      	ldrb	r3, [r3, #1]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d168      	bne.n	8005f60 <USB_EPStartXfer+0x972>
 8005e8e:	1d3b      	adds	r3, r7, #4
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005e96:	1d3b      	adds	r3, r7, #4
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	461a      	mov	r2, r3
 8005ea2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005ea6:	4413      	add	r3, r2
 8005ea8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005eac:	463b      	mov	r3, r7
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	781b      	ldrb	r3, [r3, #0]
 8005eb2:	00da      	lsls	r2, r3, #3
 8005eb4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005eb8:	4413      	add	r3, r2
 8005eba:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005ebe:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005ec0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d112      	bne.n	8005eee <USB_EPStartXfer+0x900>
 8005ec8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005eca:	881b      	ldrh	r3, [r3, #0]
 8005ecc:	b29b      	uxth	r3, r3
 8005ece:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005ed2:	b29a      	uxth	r2, r3
 8005ed4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005ed6:	801a      	strh	r2, [r3, #0]
 8005ed8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005eda:	881b      	ldrh	r3, [r3, #0]
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ee2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ee6:	b29a      	uxth	r2, r3
 8005ee8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005eea:	801a      	strh	r2, [r3, #0]
 8005eec:	e05d      	b.n	8005faa <USB_EPStartXfer+0x9bc>
 8005eee:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005ef2:	2b3e      	cmp	r3, #62	; 0x3e
 8005ef4:	d817      	bhi.n	8005f26 <USB_EPStartXfer+0x938>
 8005ef6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005efa:	085b      	lsrs	r3, r3, #1
 8005efc:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005f00:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005f04:	f003 0301 	and.w	r3, r3, #1
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d004      	beq.n	8005f16 <USB_EPStartXfer+0x928>
 8005f0c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005f10:	3301      	adds	r3, #1
 8005f12:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005f16:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	029b      	lsls	r3, r3, #10
 8005f1e:	b29a      	uxth	r2, r3
 8005f20:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005f22:	801a      	strh	r2, [r3, #0]
 8005f24:	e041      	b.n	8005faa <USB_EPStartXfer+0x9bc>
 8005f26:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005f2a:	095b      	lsrs	r3, r3, #5
 8005f2c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005f30:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005f34:	f003 031f 	and.w	r3, r3, #31
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d104      	bne.n	8005f46 <USB_EPStartXfer+0x958>
 8005f3c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005f40:	3b01      	subs	r3, #1
 8005f42:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005f46:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005f4a:	b29b      	uxth	r3, r3
 8005f4c:	029b      	lsls	r3, r3, #10
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f58:	b29a      	uxth	r2, r3
 8005f5a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005f5c:	801a      	strh	r2, [r3, #0]
 8005f5e:	e024      	b.n	8005faa <USB_EPStartXfer+0x9bc>
 8005f60:	463b      	mov	r3, r7
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	785b      	ldrb	r3, [r3, #1]
 8005f66:	2b01      	cmp	r3, #1
 8005f68:	d11f      	bne.n	8005faa <USB_EPStartXfer+0x9bc>
 8005f6a:	1d3b      	adds	r3, r7, #4
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005f72:	1d3b      	adds	r3, r7, #4
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	461a      	mov	r2, r3
 8005f7e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005f82:	4413      	add	r3, r2
 8005f84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005f88:	463b      	mov	r3, r7
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	781b      	ldrb	r3, [r3, #0]
 8005f8e:	00da      	lsls	r2, r3, #3
 8005f90:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005f94:	4413      	add	r3, r2
 8005f96:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005f9a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005f9e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005fa2:	b29a      	uxth	r2, r3
 8005fa4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005fa8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005faa:	463b      	mov	r3, r7
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	891b      	ldrh	r3, [r3, #8]
 8005fb0:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
        }
        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005fb4:	463b      	mov	r3, r7
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	6959      	ldr	r1, [r3, #20]
 8005fba:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 8005fc4:	1d38      	adds	r0, r7, #4
 8005fc6:	6800      	ldr	r0, [r0, #0]
 8005fc8:	f000 fd9b 	bl	8006b02 <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8005fcc:	463b      	mov	r3, r7
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	785b      	ldrb	r3, [r3, #1]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d122      	bne.n	800601c <USB_EPStartXfer+0xa2e>
 8005fd6:	1d3b      	adds	r3, r7, #4
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	463b      	mov	r3, r7
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	781b      	ldrb	r3, [r3, #0]
 8005fe0:	009b      	lsls	r3, r3, #2
 8005fe2:	4413      	add	r3, r2
 8005fe4:	881b      	ldrh	r3, [r3, #0]
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005fec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ff0:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8005ff4:	1d3b      	adds	r3, r7, #4
 8005ff6:	681a      	ldr	r2, [r3, #0]
 8005ff8:	463b      	mov	r3, r7
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	781b      	ldrb	r3, [r3, #0]
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	441a      	add	r2, r3
 8006002:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8006006:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800600a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800600e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006012:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006016:	b29b      	uxth	r3, r3
 8006018:	8013      	strh	r3, [r2, #0]
 800601a:	e026      	b.n	800606a <USB_EPStartXfer+0xa7c>
 800601c:	463b      	mov	r3, r7
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	785b      	ldrb	r3, [r3, #1]
 8006022:	2b01      	cmp	r3, #1
 8006024:	d121      	bne.n	800606a <USB_EPStartXfer+0xa7c>
 8006026:	1d3b      	adds	r3, r7, #4
 8006028:	681a      	ldr	r2, [r3, #0]
 800602a:	463b      	mov	r3, r7
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	781b      	ldrb	r3, [r3, #0]
 8006030:	009b      	lsls	r3, r3, #2
 8006032:	4413      	add	r3, r2
 8006034:	881b      	ldrh	r3, [r3, #0]
 8006036:	b29b      	uxth	r3, r3
 8006038:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800603c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006040:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8006044:	1d3b      	adds	r3, r7, #4
 8006046:	681a      	ldr	r2, [r3, #0]
 8006048:	463b      	mov	r3, r7
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	781b      	ldrb	r3, [r3, #0]
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	441a      	add	r2, r3
 8006052:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8006056:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800605a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800605e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006062:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006066:	b29b      	uxth	r3, r3
 8006068:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800606a:	1d3b      	adds	r3, r7, #4
 800606c:	681a      	ldr	r2, [r3, #0]
 800606e:	463b      	mov	r3, r7
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	781b      	ldrb	r3, [r3, #0]
 8006074:	009b      	lsls	r3, r3, #2
 8006076:	4413      	add	r3, r2
 8006078:	881b      	ldrh	r3, [r3, #0]
 800607a:	b29b      	uxth	r3, r3
 800607c:	f107 020e 	add.w	r2, r7, #14
 8006080:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006084:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006088:	8013      	strh	r3, [r2, #0]
 800608a:	f107 030e 	add.w	r3, r7, #14
 800608e:	f107 020e 	add.w	r2, r7, #14
 8006092:	8812      	ldrh	r2, [r2, #0]
 8006094:	f082 0210 	eor.w	r2, r2, #16
 8006098:	801a      	strh	r2, [r3, #0]
 800609a:	f107 030e 	add.w	r3, r7, #14
 800609e:	f107 020e 	add.w	r2, r7, #14
 80060a2:	8812      	ldrh	r2, [r2, #0]
 80060a4:	f082 0220 	eor.w	r2, r2, #32
 80060a8:	801a      	strh	r2, [r3, #0]
 80060aa:	1d3b      	adds	r3, r7, #4
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	463b      	mov	r3, r7
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	781b      	ldrb	r3, [r3, #0]
 80060b4:	009b      	lsls	r3, r3, #2
 80060b6:	441a      	add	r2, r3
 80060b8:	f107 030e 	add.w	r3, r7, #14
 80060bc:	881b      	ldrh	r3, [r3, #0]
 80060be:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80060c2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80060c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80060ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060ce:	b29b      	uxth	r3, r3
 80060d0:	8013      	strh	r3, [r2, #0]
 80060d2:	e3b5      	b.n	8006840 <USB_EPStartXfer+0x1252>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80060d4:	463b      	mov	r3, r7
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	7b1b      	ldrb	r3, [r3, #12]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	f040 8090 	bne.w	8006200 <USB_EPStartXfer+0xc12>
    {
      /* Multi packet transfer*/
      if (ep->xfer_len > ep->maxpacket)
 80060e0:	463b      	mov	r3, r7
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	699a      	ldr	r2, [r3, #24]
 80060e6:	463b      	mov	r3, r7
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	691b      	ldr	r3, [r3, #16]
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d90e      	bls.n	800610e <USB_EPStartXfer+0xb20>
      {
        len = ep->maxpacket;
 80060f0:	463b      	mov	r3, r7
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	691b      	ldr	r3, [r3, #16]
 80060f6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
        ep->xfer_len -= len;
 80060fa:	463b      	mov	r3, r7
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	699a      	ldr	r2, [r3, #24]
 8006100:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006104:	1ad2      	subs	r2, r2, r3
 8006106:	463b      	mov	r3, r7
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	619a      	str	r2, [r3, #24]
 800610c:	e008      	b.n	8006120 <USB_EPStartXfer+0xb32>
      }
      else
      {
        len = ep->xfer_len;
 800610e:	463b      	mov	r3, r7
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	699b      	ldr	r3, [r3, #24]
 8006114:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
        ep->xfer_len = 0U;
 8006118:	463b      	mov	r3, r7
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	2200      	movs	r2, #0
 800611e:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006120:	1d3b      	adds	r3, r7, #4
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006128:	1d3b      	adds	r3, r7, #4
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006130:	b29b      	uxth	r3, r3
 8006132:	461a      	mov	r2, r3
 8006134:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006138:	4413      	add	r3, r2
 800613a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800613e:	463b      	mov	r3, r7
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	781b      	ldrb	r3, [r3, #0]
 8006144:	00da      	lsls	r2, r3, #3
 8006146:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800614a:	4413      	add	r3, r2
 800614c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006150:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006154:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006158:	2b00      	cmp	r3, #0
 800615a:	d116      	bne.n	800618a <USB_EPStartXfer+0xb9c>
 800615c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006160:	881b      	ldrh	r3, [r3, #0]
 8006162:	b29b      	uxth	r3, r3
 8006164:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006168:	b29a      	uxth	r2, r3
 800616a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800616e:	801a      	strh	r2, [r3, #0]
 8006170:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006174:	881b      	ldrh	r3, [r3, #0]
 8006176:	b29b      	uxth	r3, r3
 8006178:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800617c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006180:	b29a      	uxth	r2, r3
 8006182:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006186:	801a      	strh	r2, [r3, #0]
 8006188:	e32c      	b.n	80067e4 <USB_EPStartXfer+0x11f6>
 800618a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800618e:	2b3e      	cmp	r3, #62	; 0x3e
 8006190:	d818      	bhi.n	80061c4 <USB_EPStartXfer+0xbd6>
 8006192:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006196:	085b      	lsrs	r3, r3, #1
 8006198:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800619c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80061a0:	f003 0301 	and.w	r3, r3, #1
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d004      	beq.n	80061b2 <USB_EPStartXfer+0xbc4>
 80061a8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80061ac:	3301      	adds	r3, #1
 80061ae:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80061b2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80061b6:	b29b      	uxth	r3, r3
 80061b8:	029b      	lsls	r3, r3, #10
 80061ba:	b29a      	uxth	r2, r3
 80061bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80061c0:	801a      	strh	r2, [r3, #0]
 80061c2:	e30f      	b.n	80067e4 <USB_EPStartXfer+0x11f6>
 80061c4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80061c8:	095b      	lsrs	r3, r3, #5
 80061ca:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80061ce:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80061d2:	f003 031f 	and.w	r3, r3, #31
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d104      	bne.n	80061e4 <USB_EPStartXfer+0xbf6>
 80061da:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80061de:	3b01      	subs	r3, #1
 80061e0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80061e4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	029b      	lsls	r3, r3, #10
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061f6:	b29a      	uxth	r2, r3
 80061f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80061fc:	801a      	strh	r2, [r3, #0]
 80061fe:	e2f1      	b.n	80067e4 <USB_EPStartXfer+0x11f6>
    }
    else
    {
      /*First Transfer Coming From HAL_PCD_EP_Receive & From ISR*/
      /*Set the Double buffer counter*/
      if (ep->type == EP_TYPE_BULK)
 8006200:	463b      	mov	r3, r7
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	78db      	ldrb	r3, [r3, #3]
 8006206:	2b02      	cmp	r3, #2
 8006208:	f040 818f 	bne.w	800652a <USB_EPStartXfer+0xf3c>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800620c:	463b      	mov	r3, r7
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	785b      	ldrb	r3, [r3, #1]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d175      	bne.n	8006302 <USB_EPStartXfer+0xd14>
 8006216:	1d3b      	adds	r3, r7, #4
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800621e:	1d3b      	adds	r3, r7, #4
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006226:	b29b      	uxth	r3, r3
 8006228:	461a      	mov	r2, r3
 800622a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800622e:	4413      	add	r3, r2
 8006230:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006234:	463b      	mov	r3, r7
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	781b      	ldrb	r3, [r3, #0]
 800623a:	00da      	lsls	r2, r3, #3
 800623c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006240:	4413      	add	r3, r2
 8006242:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006246:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800624a:	463b      	mov	r3, r7
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	691b      	ldr	r3, [r3, #16]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d116      	bne.n	8006282 <USB_EPStartXfer+0xc94>
 8006254:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006258:	881b      	ldrh	r3, [r3, #0]
 800625a:	b29b      	uxth	r3, r3
 800625c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006260:	b29a      	uxth	r2, r3
 8006262:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006266:	801a      	strh	r2, [r3, #0]
 8006268:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800626c:	881b      	ldrh	r3, [r3, #0]
 800626e:	b29b      	uxth	r3, r3
 8006270:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006274:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006278:	b29a      	uxth	r2, r3
 800627a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800627e:	801a      	strh	r2, [r3, #0]
 8006280:	e065      	b.n	800634e <USB_EPStartXfer+0xd60>
 8006282:	463b      	mov	r3, r7
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	691b      	ldr	r3, [r3, #16]
 8006288:	2b3e      	cmp	r3, #62	; 0x3e
 800628a:	d81a      	bhi.n	80062c2 <USB_EPStartXfer+0xcd4>
 800628c:	463b      	mov	r3, r7
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	691b      	ldr	r3, [r3, #16]
 8006292:	085b      	lsrs	r3, r3, #1
 8006294:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006298:	463b      	mov	r3, r7
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	691b      	ldr	r3, [r3, #16]
 800629e:	f003 0301 	and.w	r3, r3, #1
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d004      	beq.n	80062b0 <USB_EPStartXfer+0xcc2>
 80062a6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80062aa:	3301      	adds	r3, #1
 80062ac:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80062b0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	029b      	lsls	r3, r3, #10
 80062b8:	b29a      	uxth	r2, r3
 80062ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80062be:	801a      	strh	r2, [r3, #0]
 80062c0:	e045      	b.n	800634e <USB_EPStartXfer+0xd60>
 80062c2:	463b      	mov	r3, r7
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	691b      	ldr	r3, [r3, #16]
 80062c8:	095b      	lsrs	r3, r3, #5
 80062ca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80062ce:	463b      	mov	r3, r7
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	691b      	ldr	r3, [r3, #16]
 80062d4:	f003 031f 	and.w	r3, r3, #31
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d104      	bne.n	80062e6 <USB_EPStartXfer+0xcf8>
 80062dc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80062e0:	3b01      	subs	r3, #1
 80062e2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80062e6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	029b      	lsls	r3, r3, #10
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062f8:	b29a      	uxth	r2, r3
 80062fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80062fe:	801a      	strh	r2, [r3, #0]
 8006300:	e025      	b.n	800634e <USB_EPStartXfer+0xd60>
 8006302:	463b      	mov	r3, r7
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	785b      	ldrb	r3, [r3, #1]
 8006308:	2b01      	cmp	r3, #1
 800630a:	d120      	bne.n	800634e <USB_EPStartXfer+0xd60>
 800630c:	1d3b      	adds	r3, r7, #4
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006314:	1d3b      	adds	r3, r7, #4
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800631c:	b29b      	uxth	r3, r3
 800631e:	461a      	mov	r2, r3
 8006320:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006324:	4413      	add	r3, r2
 8006326:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800632a:	463b      	mov	r3, r7
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	781b      	ldrb	r3, [r3, #0]
 8006330:	00da      	lsls	r2, r3, #3
 8006332:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006336:	4413      	add	r3, r2
 8006338:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800633c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006340:	463b      	mov	r3, r7
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	b29a      	uxth	r2, r3
 8006348:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800634c:	801a      	strh	r2, [r3, #0]
 800634e:	1d3b      	adds	r3, r7, #4
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006356:	463b      	mov	r3, r7
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	785b      	ldrb	r3, [r3, #1]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d175      	bne.n	800644c <USB_EPStartXfer+0xe5e>
 8006360:	1d3b      	adds	r3, r7, #4
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006368:	1d3b      	adds	r3, r7, #4
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006370:	b29b      	uxth	r3, r3
 8006372:	461a      	mov	r2, r3
 8006374:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006378:	4413      	add	r3, r2
 800637a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800637e:	463b      	mov	r3, r7
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	781b      	ldrb	r3, [r3, #0]
 8006384:	00da      	lsls	r2, r3, #3
 8006386:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800638a:	4413      	add	r3, r2
 800638c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006390:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006394:	463b      	mov	r3, r7
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	691b      	ldr	r3, [r3, #16]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d116      	bne.n	80063cc <USB_EPStartXfer+0xdde>
 800639e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80063a2:	881b      	ldrh	r3, [r3, #0]
 80063a4:	b29b      	uxth	r3, r3
 80063a6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80063aa:	b29a      	uxth	r2, r3
 80063ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80063b0:	801a      	strh	r2, [r3, #0]
 80063b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80063b6:	881b      	ldrh	r3, [r3, #0]
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063c2:	b29a      	uxth	r2, r3
 80063c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80063c8:	801a      	strh	r2, [r3, #0]
 80063ca:	e061      	b.n	8006490 <USB_EPStartXfer+0xea2>
 80063cc:	463b      	mov	r3, r7
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	2b3e      	cmp	r3, #62	; 0x3e
 80063d4:	d81a      	bhi.n	800640c <USB_EPStartXfer+0xe1e>
 80063d6:	463b      	mov	r3, r7
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	691b      	ldr	r3, [r3, #16]
 80063dc:	085b      	lsrs	r3, r3, #1
 80063de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80063e2:	463b      	mov	r3, r7
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	691b      	ldr	r3, [r3, #16]
 80063e8:	f003 0301 	and.w	r3, r3, #1
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d004      	beq.n	80063fa <USB_EPStartXfer+0xe0c>
 80063f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063f4:	3301      	adds	r3, #1
 80063f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80063fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063fe:	b29b      	uxth	r3, r3
 8006400:	029b      	lsls	r3, r3, #10
 8006402:	b29a      	uxth	r2, r3
 8006404:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006408:	801a      	strh	r2, [r3, #0]
 800640a:	e041      	b.n	8006490 <USB_EPStartXfer+0xea2>
 800640c:	463b      	mov	r3, r7
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	691b      	ldr	r3, [r3, #16]
 8006412:	095b      	lsrs	r3, r3, #5
 8006414:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006418:	463b      	mov	r3, r7
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	691b      	ldr	r3, [r3, #16]
 800641e:	f003 031f 	and.w	r3, r3, #31
 8006422:	2b00      	cmp	r3, #0
 8006424:	d104      	bne.n	8006430 <USB_EPStartXfer+0xe42>
 8006426:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800642a:	3b01      	subs	r3, #1
 800642c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006430:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006434:	b29b      	uxth	r3, r3
 8006436:	029b      	lsls	r3, r3, #10
 8006438:	b29b      	uxth	r3, r3
 800643a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800643e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006442:	b29a      	uxth	r2, r3
 8006444:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006448:	801a      	strh	r2, [r3, #0]
 800644a:	e021      	b.n	8006490 <USB_EPStartXfer+0xea2>
 800644c:	463b      	mov	r3, r7
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	785b      	ldrb	r3, [r3, #1]
 8006452:	2b01      	cmp	r3, #1
 8006454:	d11c      	bne.n	8006490 <USB_EPStartXfer+0xea2>
 8006456:	1d3b      	adds	r3, r7, #4
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800645e:	b29b      	uxth	r3, r3
 8006460:	461a      	mov	r2, r3
 8006462:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006466:	4413      	add	r3, r2
 8006468:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800646c:	463b      	mov	r3, r7
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	781b      	ldrb	r3, [r3, #0]
 8006472:	00da      	lsls	r2, r3, #3
 8006474:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006478:	4413      	add	r3, r2
 800647a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800647e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8006482:	463b      	mov	r3, r7
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	691b      	ldr	r3, [r3, #16]
 8006488:	b29a      	uxth	r2, r3
 800648a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800648e:	801a      	strh	r2, [r3, #0]
        /*Coming from ISR*/
        if (ep->xfer_count != 0U)
 8006490:	463b      	mov	r3, r7
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	69db      	ldr	r3, [r3, #28]
 8006496:	2b00      	cmp	r3, #0
 8006498:	f000 81a4 	beq.w	80067e4 <USB_EPStartXfer+0x11f6>
        {
          /* update last value to check if there is blocking state*/
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800649c:	1d3b      	adds	r3, r7, #4
 800649e:	681a      	ldr	r2, [r3, #0]
 80064a0:	463b      	mov	r3, r7
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	781b      	ldrb	r3, [r3, #0]
 80064a6:	009b      	lsls	r3, r3, #2
 80064a8:	4413      	add	r3, r2
 80064aa:	881b      	ldrh	r3, [r3, #0]
 80064ac:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80064b0:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80064b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d005      	beq.n	80064c8 <USB_EPStartXfer+0xeda>
 80064bc:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80064c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d10d      	bne.n	80064e4 <USB_EPStartXfer+0xef6>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80064c8:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80064cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	f040 8187 	bne.w	80067e4 <USB_EPStartXfer+0x11f6>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80064d6:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80064da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064de:	2b00      	cmp	r3, #0
 80064e0:	f040 8180 	bne.w	80067e4 <USB_EPStartXfer+0x11f6>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 80064e4:	1d3b      	adds	r3, r7, #4
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	463b      	mov	r3, r7
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	781b      	ldrb	r3, [r3, #0]
 80064ee:	009b      	lsls	r3, r3, #2
 80064f0:	4413      	add	r3, r2
 80064f2:	881b      	ldrh	r3, [r3, #0]
 80064f4:	b29b      	uxth	r3, r3
 80064f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80064fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064fe:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8006502:	1d3b      	adds	r3, r7, #4
 8006504:	681a      	ldr	r2, [r3, #0]
 8006506:	463b      	mov	r3, r7
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	781b      	ldrb	r3, [r3, #0]
 800650c:	009b      	lsls	r3, r3, #2
 800650e:	441a      	add	r2, r3
 8006510:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8006514:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006518:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800651c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006520:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006524:	b29b      	uxth	r3, r3
 8006526:	8013      	strh	r3, [r2, #0]
 8006528:	e15c      	b.n	80067e4 <USB_EPStartXfer+0x11f6>
          }
        }
      }
      /*iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800652a:	463b      	mov	r3, r7
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	78db      	ldrb	r3, [r3, #3]
 8006530:	2b01      	cmp	r3, #1
 8006532:	f040 8155 	bne.w	80067e0 <USB_EPStartXfer+0x11f2>
      {
        /* Multi packet transfer*/
        if (ep->xfer_len > ep->maxpacket)
 8006536:	463b      	mov	r3, r7
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	699a      	ldr	r2, [r3, #24]
 800653c:	463b      	mov	r3, r7
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	691b      	ldr	r3, [r3, #16]
 8006542:	429a      	cmp	r2, r3
 8006544:	d90e      	bls.n	8006564 <USB_EPStartXfer+0xf76>
        {
          len = ep->maxpacket;
 8006546:	463b      	mov	r3, r7
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	691b      	ldr	r3, [r3, #16]
 800654c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
          ep->xfer_len -= len;
 8006550:	463b      	mov	r3, r7
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	699a      	ldr	r2, [r3, #24]
 8006556:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800655a:	1ad2      	subs	r2, r2, r3
 800655c:	463b      	mov	r3, r7
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	619a      	str	r2, [r3, #24]
 8006562:	e008      	b.n	8006576 <USB_EPStartXfer+0xf88>
        }
        else
        {
          len = ep->xfer_len;
 8006564:	463b      	mov	r3, r7
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
          ep->xfer_len = 0U;
 800656e:	463b      	mov	r3, r7
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	2200      	movs	r2, #0
 8006574:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006576:	463b      	mov	r3, r7
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	785b      	ldrb	r3, [r3, #1]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d16f      	bne.n	8006660 <USB_EPStartXfer+0x1072>
 8006580:	1d3b      	adds	r3, r7, #4
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006588:	1d3b      	adds	r3, r7, #4
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006590:	b29b      	uxth	r3, r3
 8006592:	461a      	mov	r2, r3
 8006594:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8006598:	4413      	add	r3, r2
 800659a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800659e:	463b      	mov	r3, r7
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	781b      	ldrb	r3, [r3, #0]
 80065a4:	00da      	lsls	r2, r3, #3
 80065a6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80065aa:	4413      	add	r3, r2
 80065ac:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80065b0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80065b4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d116      	bne.n	80065ea <USB_EPStartXfer+0xffc>
 80065bc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80065c0:	881b      	ldrh	r3, [r3, #0]
 80065c2:	b29b      	uxth	r3, r3
 80065c4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80065c8:	b29a      	uxth	r2, r3
 80065ca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80065ce:	801a      	strh	r2, [r3, #0]
 80065d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80065d4:	881b      	ldrh	r3, [r3, #0]
 80065d6:	b29b      	uxth	r3, r3
 80065d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065e0:	b29a      	uxth	r2, r3
 80065e2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80065e6:	801a      	strh	r2, [r3, #0]
 80065e8:	e05f      	b.n	80066aa <USB_EPStartXfer+0x10bc>
 80065ea:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80065ee:	2b3e      	cmp	r3, #62	; 0x3e
 80065f0:	d818      	bhi.n	8006624 <USB_EPStartXfer+0x1036>
 80065f2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80065f6:	085b      	lsrs	r3, r3, #1
 80065f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80065fc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006600:	f003 0301 	and.w	r3, r3, #1
 8006604:	2b00      	cmp	r3, #0
 8006606:	d004      	beq.n	8006612 <USB_EPStartXfer+0x1024>
 8006608:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800660c:	3301      	adds	r3, #1
 800660e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006612:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006616:	b29b      	uxth	r3, r3
 8006618:	029b      	lsls	r3, r3, #10
 800661a:	b29a      	uxth	r2, r3
 800661c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006620:	801a      	strh	r2, [r3, #0]
 8006622:	e042      	b.n	80066aa <USB_EPStartXfer+0x10bc>
 8006624:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006628:	095b      	lsrs	r3, r3, #5
 800662a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800662e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006632:	f003 031f 	and.w	r3, r3, #31
 8006636:	2b00      	cmp	r3, #0
 8006638:	d104      	bne.n	8006644 <USB_EPStartXfer+0x1056>
 800663a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800663e:	3b01      	subs	r3, #1
 8006640:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006644:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006648:	b29b      	uxth	r3, r3
 800664a:	029b      	lsls	r3, r3, #10
 800664c:	b29b      	uxth	r3, r3
 800664e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006652:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006656:	b29a      	uxth	r2, r3
 8006658:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800665c:	801a      	strh	r2, [r3, #0]
 800665e:	e024      	b.n	80066aa <USB_EPStartXfer+0x10bc>
 8006660:	463b      	mov	r3, r7
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	785b      	ldrb	r3, [r3, #1]
 8006666:	2b01      	cmp	r3, #1
 8006668:	d11f      	bne.n	80066aa <USB_EPStartXfer+0x10bc>
 800666a:	1d3b      	adds	r3, r7, #4
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006672:	1d3b      	adds	r3, r7, #4
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800667a:	b29b      	uxth	r3, r3
 800667c:	461a      	mov	r2, r3
 800667e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006682:	4413      	add	r3, r2
 8006684:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006688:	463b      	mov	r3, r7
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	781b      	ldrb	r3, [r3, #0]
 800668e:	00da      	lsls	r2, r3, #3
 8006690:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006694:	4413      	add	r3, r2
 8006696:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800669a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800669e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80066a2:	b29a      	uxth	r2, r3
 80066a4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80066a8:	801a      	strh	r2, [r3, #0]
 80066aa:	1d3b      	adds	r3, r7, #4
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80066b2:	463b      	mov	r3, r7
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	785b      	ldrb	r3, [r3, #1]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d16f      	bne.n	800679c <USB_EPStartXfer+0x11ae>
 80066bc:	1d3b      	adds	r3, r7, #4
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80066c4:	1d3b      	adds	r3, r7, #4
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	461a      	mov	r2, r3
 80066d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80066d4:	4413      	add	r3, r2
 80066d6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80066da:	463b      	mov	r3, r7
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	781b      	ldrb	r3, [r3, #0]
 80066e0:	00da      	lsls	r2, r3, #3
 80066e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80066e6:	4413      	add	r3, r2
 80066e8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80066ec:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80066f0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d116      	bne.n	8006726 <USB_EPStartXfer+0x1138>
 80066f8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80066fc:	881b      	ldrh	r3, [r3, #0]
 80066fe:	b29b      	uxth	r3, r3
 8006700:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006704:	b29a      	uxth	r2, r3
 8006706:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800670a:	801a      	strh	r2, [r3, #0]
 800670c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006710:	881b      	ldrh	r3, [r3, #0]
 8006712:	b29b      	uxth	r3, r3
 8006714:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006718:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800671c:	b29a      	uxth	r2, r3
 800671e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006722:	801a      	strh	r2, [r3, #0]
 8006724:	e05e      	b.n	80067e4 <USB_EPStartXfer+0x11f6>
 8006726:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800672a:	2b3e      	cmp	r3, #62	; 0x3e
 800672c:	d818      	bhi.n	8006760 <USB_EPStartXfer+0x1172>
 800672e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006732:	085b      	lsrs	r3, r3, #1
 8006734:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006738:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800673c:	f003 0301 	and.w	r3, r3, #1
 8006740:	2b00      	cmp	r3, #0
 8006742:	d004      	beq.n	800674e <USB_EPStartXfer+0x1160>
 8006744:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006748:	3301      	adds	r3, #1
 800674a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800674e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006752:	b29b      	uxth	r3, r3
 8006754:	029b      	lsls	r3, r3, #10
 8006756:	b29a      	uxth	r2, r3
 8006758:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800675c:	801a      	strh	r2, [r3, #0]
 800675e:	e041      	b.n	80067e4 <USB_EPStartXfer+0x11f6>
 8006760:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006764:	095b      	lsrs	r3, r3, #5
 8006766:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800676a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800676e:	f003 031f 	and.w	r3, r3, #31
 8006772:	2b00      	cmp	r3, #0
 8006774:	d104      	bne.n	8006780 <USB_EPStartXfer+0x1192>
 8006776:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800677a:	3b01      	subs	r3, #1
 800677c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006780:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006784:	b29b      	uxth	r3, r3
 8006786:	029b      	lsls	r3, r3, #10
 8006788:	b29b      	uxth	r3, r3
 800678a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800678e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006792:	b29a      	uxth	r2, r3
 8006794:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006798:	801a      	strh	r2, [r3, #0]
 800679a:	e023      	b.n	80067e4 <USB_EPStartXfer+0x11f6>
 800679c:	463b      	mov	r3, r7
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	785b      	ldrb	r3, [r3, #1]
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d11e      	bne.n	80067e4 <USB_EPStartXfer+0x11f6>
 80067a6:	1d3b      	adds	r3, r7, #4
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	461a      	mov	r2, r3
 80067b2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80067b6:	4413      	add	r3, r2
 80067b8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80067bc:	463b      	mov	r3, r7
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	781b      	ldrb	r3, [r3, #0]
 80067c2:	00da      	lsls	r2, r3, #3
 80067c4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80067c8:	4413      	add	r3, r2
 80067ca:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80067ce:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80067d2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80067d6:	b29a      	uxth	r2, r3
 80067d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80067dc:	801a      	strh	r2, [r3, #0]
 80067de:	e001      	b.n	80067e4 <USB_EPStartXfer+0x11f6>
      }
      else
      {
        return HAL_ERROR;
 80067e0:	2301      	movs	r3, #1
 80067e2:	e02e      	b.n	8006842 <USB_EPStartXfer+0x1254>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80067e4:	1d3b      	adds	r3, r7, #4
 80067e6:	681a      	ldr	r2, [r3, #0]
 80067e8:	463b      	mov	r3, r7
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	781b      	ldrb	r3, [r3, #0]
 80067ee:	009b      	lsls	r3, r3, #2
 80067f0:	4413      	add	r3, r2
 80067f2:	881b      	ldrh	r3, [r3, #0]
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80067fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067fe:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8006802:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8006806:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800680a:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800680e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8006812:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006816:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800681a:	1d3b      	adds	r3, r7, #4
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	463b      	mov	r3, r7
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	781b      	ldrb	r3, [r3, #0]
 8006824:	009b      	lsls	r3, r3, #2
 8006826:	441a      	add	r2, r3
 8006828:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800682c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006830:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006834:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006838:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800683c:	b29b      	uxth	r3, r3
 800683e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006840:	2300      	movs	r3, #0
}
 8006842:	4618      	mov	r0, r3
 8006844:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8006848:	46bd      	mov	sp, r7
 800684a:	bd80      	pop	{r7, pc}

0800684c <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800684c:	b480      	push	{r7}
 800684e:	b085      	sub	sp, #20
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
 8006854:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	785b      	ldrb	r3, [r3, #1]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d020      	beq.n	80068a0 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800685e:	687a      	ldr	r2, [r7, #4]
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	781b      	ldrb	r3, [r3, #0]
 8006864:	009b      	lsls	r3, r3, #2
 8006866:	4413      	add	r3, r2
 8006868:	881b      	ldrh	r3, [r3, #0]
 800686a:	b29b      	uxth	r3, r3
 800686c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006870:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006874:	81bb      	strh	r3, [r7, #12]
 8006876:	89bb      	ldrh	r3, [r7, #12]
 8006878:	f083 0310 	eor.w	r3, r3, #16
 800687c:	81bb      	strh	r3, [r7, #12]
 800687e:	687a      	ldr	r2, [r7, #4]
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	781b      	ldrb	r3, [r3, #0]
 8006884:	009b      	lsls	r3, r3, #2
 8006886:	441a      	add	r2, r3
 8006888:	89bb      	ldrh	r3, [r7, #12]
 800688a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800688e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006892:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006896:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800689a:	b29b      	uxth	r3, r3
 800689c:	8013      	strh	r3, [r2, #0]
 800689e:	e01f      	b.n	80068e0 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80068a0:	687a      	ldr	r2, [r7, #4]
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	781b      	ldrb	r3, [r3, #0]
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	4413      	add	r3, r2
 80068aa:	881b      	ldrh	r3, [r3, #0]
 80068ac:	b29b      	uxth	r3, r3
 80068ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80068b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068b6:	81fb      	strh	r3, [r7, #14]
 80068b8:	89fb      	ldrh	r3, [r7, #14]
 80068ba:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80068be:	81fb      	strh	r3, [r7, #14]
 80068c0:	687a      	ldr	r2, [r7, #4]
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	781b      	ldrb	r3, [r3, #0]
 80068c6:	009b      	lsls	r3, r3, #2
 80068c8:	441a      	add	r2, r3
 80068ca:	89fb      	ldrh	r3, [r7, #14]
 80068cc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80068d0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80068d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068dc:	b29b      	uxth	r3, r3
 80068de:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80068e0:	2300      	movs	r3, #0
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3714      	adds	r7, #20
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr

080068ee <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80068ee:	b480      	push	{r7}
 80068f0:	b087      	sub	sp, #28
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	6078      	str	r0, [r7, #4]
 80068f6:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	7b1b      	ldrb	r3, [r3, #12]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	f040 809d 	bne.w	8006a3c <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	785b      	ldrb	r3, [r3, #1]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d04c      	beq.n	80069a4 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	781b      	ldrb	r3, [r3, #0]
 8006910:	009b      	lsls	r3, r3, #2
 8006912:	4413      	add	r3, r2
 8006914:	881b      	ldrh	r3, [r3, #0]
 8006916:	823b      	strh	r3, [r7, #16]
 8006918:	8a3b      	ldrh	r3, [r7, #16]
 800691a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800691e:	2b00      	cmp	r3, #0
 8006920:	d01b      	beq.n	800695a <USB_EPClearStall+0x6c>
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	009b      	lsls	r3, r3, #2
 800692a:	4413      	add	r3, r2
 800692c:	881b      	ldrh	r3, [r3, #0]
 800692e:	b29b      	uxth	r3, r3
 8006930:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006934:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006938:	81fb      	strh	r3, [r7, #14]
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	781b      	ldrb	r3, [r3, #0]
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	441a      	add	r2, r3
 8006944:	89fb      	ldrh	r3, [r7, #14]
 8006946:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800694a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800694e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006952:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006956:	b29b      	uxth	r3, r3
 8006958:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	78db      	ldrb	r3, [r3, #3]
 800695e:	2b01      	cmp	r3, #1
 8006960:	d06c      	beq.n	8006a3c <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006962:	687a      	ldr	r2, [r7, #4]
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	781b      	ldrb	r3, [r3, #0]
 8006968:	009b      	lsls	r3, r3, #2
 800696a:	4413      	add	r3, r2
 800696c:	881b      	ldrh	r3, [r3, #0]
 800696e:	b29b      	uxth	r3, r3
 8006970:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006974:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006978:	81bb      	strh	r3, [r7, #12]
 800697a:	89bb      	ldrh	r3, [r7, #12]
 800697c:	f083 0320 	eor.w	r3, r3, #32
 8006980:	81bb      	strh	r3, [r7, #12]
 8006982:	687a      	ldr	r2, [r7, #4]
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	781b      	ldrb	r3, [r3, #0]
 8006988:	009b      	lsls	r3, r3, #2
 800698a:	441a      	add	r2, r3
 800698c:	89bb      	ldrh	r3, [r7, #12]
 800698e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006992:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006996:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800699a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800699e:	b29b      	uxth	r3, r3
 80069a0:	8013      	strh	r3, [r2, #0]
 80069a2:	e04b      	b.n	8006a3c <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80069a4:	687a      	ldr	r2, [r7, #4]
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	781b      	ldrb	r3, [r3, #0]
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	4413      	add	r3, r2
 80069ae:	881b      	ldrh	r3, [r3, #0]
 80069b0:	82fb      	strh	r3, [r7, #22]
 80069b2:	8afb      	ldrh	r3, [r7, #22]
 80069b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d01b      	beq.n	80069f4 <USB_EPClearStall+0x106>
 80069bc:	687a      	ldr	r2, [r7, #4]
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	781b      	ldrb	r3, [r3, #0]
 80069c2:	009b      	lsls	r3, r3, #2
 80069c4:	4413      	add	r3, r2
 80069c6:	881b      	ldrh	r3, [r3, #0]
 80069c8:	b29b      	uxth	r3, r3
 80069ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069d2:	82bb      	strh	r3, [r7, #20]
 80069d4:	687a      	ldr	r2, [r7, #4]
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	781b      	ldrb	r3, [r3, #0]
 80069da:	009b      	lsls	r3, r3, #2
 80069dc:	441a      	add	r2, r3
 80069de:	8abb      	ldrh	r3, [r7, #20]
 80069e0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80069e4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80069e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80069ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069f0:	b29b      	uxth	r3, r3
 80069f2:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	781b      	ldrb	r3, [r3, #0]
 80069fa:	009b      	lsls	r3, r3, #2
 80069fc:	4413      	add	r3, r2
 80069fe:	881b      	ldrh	r3, [r3, #0]
 8006a00:	b29b      	uxth	r3, r3
 8006a02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006a06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a0a:	827b      	strh	r3, [r7, #18]
 8006a0c:	8a7b      	ldrh	r3, [r7, #18]
 8006a0e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006a12:	827b      	strh	r3, [r7, #18]
 8006a14:	8a7b      	ldrh	r3, [r7, #18]
 8006a16:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006a1a:	827b      	strh	r3, [r7, #18]
 8006a1c:	687a      	ldr	r2, [r7, #4]
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	781b      	ldrb	r3, [r3, #0]
 8006a22:	009b      	lsls	r3, r3, #2
 8006a24:	441a      	add	r2, r3
 8006a26:	8a7b      	ldrh	r3, [r7, #18]
 8006a28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a38:	b29b      	uxth	r3, r3
 8006a3a:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8006a3c:	2300      	movs	r3, #0
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	371c      	adds	r7, #28
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr

08006a4a <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8006a4a:	b480      	push	{r7}
 8006a4c:	b083      	sub	sp, #12
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]
 8006a52:	460b      	mov	r3, r1
 8006a54:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8006a56:	78fb      	ldrb	r3, [r7, #3]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d103      	bne.n	8006a64 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2280      	movs	r2, #128	; 0x80
 8006a60:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8006a64:	2300      	movs	r3, #0
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	370c      	adds	r7, #12
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a70:	4770      	bx	lr

08006a72 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8006a72:	b480      	push	{r7}
 8006a74:	b083      	sub	sp, #12
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006a80:	b29b      	uxth	r3, r3
 8006a82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a8a:	b29a      	uxth	r2, r3
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8006a92:	2300      	movs	r3, #0
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	370c      	adds	r7, #12
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9e:	4770      	bx	lr

08006aa0 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b083      	sub	sp, #12
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006aae:	b29b      	uxth	r3, r3
 8006ab0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8006ab4:	b29a      	uxth	r2, r3
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 8006abc:	2300      	movs	r3, #0
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	370c      	adds	r7, #12
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr

08006aca <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8006aca:	b480      	push	{r7}
 8006acc:	b085      	sub	sp, #20
 8006ace:	af00      	add	r7, sp, #0
 8006ad0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8006adc:	68fb      	ldr	r3, [r7, #12]
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	3714      	adds	r7, #20
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr

08006aea <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8006aea:	b480      	push	{r7}
 8006aec:	b083      	sub	sp, #12
 8006aee:	af00      	add	r7, sp, #0
 8006af0:	6078      	str	r0, [r7, #4]
 8006af2:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	370c      	adds	r7, #12
 8006afa:	46bd      	mov	sp, r7
 8006afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b00:	4770      	bx	lr

08006b02 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006b02:	b480      	push	{r7}
 8006b04:	b08d      	sub	sp, #52	; 0x34
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	60f8      	str	r0, [r7, #12]
 8006b0a:	60b9      	str	r1, [r7, #8]
 8006b0c:	4611      	mov	r1, r2
 8006b0e:	461a      	mov	r2, r3
 8006b10:	460b      	mov	r3, r1
 8006b12:	80fb      	strh	r3, [r7, #6]
 8006b14:	4613      	mov	r3, r2
 8006b16:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006b18:	88bb      	ldrh	r3, [r7, #4]
 8006b1a:	3301      	adds	r3, #1
 8006b1c:	085b      	lsrs	r3, r3, #1
 8006b1e:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006b28:	88fa      	ldrh	r2, [r7, #6]
 8006b2a:	69fb      	ldr	r3, [r7, #28]
 8006b2c:	4413      	add	r3, r2
 8006b2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006b32:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8006b34:	6a3b      	ldr	r3, [r7, #32]
 8006b36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b38:	e01b      	b.n	8006b72 <USB_WritePMA+0x70>
  {
    temp1 = *pBuf;
 8006b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b3c:	781b      	ldrb	r3, [r3, #0]
 8006b3e:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8006b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b42:	3301      	adds	r3, #1
 8006b44:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8006b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	021b      	lsls	r3, r3, #8
 8006b4e:	b29b      	uxth	r3, r3
 8006b50:	461a      	mov	r2, r3
 8006b52:	69bb      	ldr	r3, [r7, #24]
 8006b54:	4313      	orrs	r3, r2
 8006b56:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	b29a      	uxth	r2, r3
 8006b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b5e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8006b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b62:	3302      	adds	r3, #2
 8006b64:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 8006b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b68:	3301      	adds	r3, #1
 8006b6a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8006b6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b6e:	3b01      	subs	r3, #1
 8006b70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d1e0      	bne.n	8006b3a <USB_WritePMA+0x38>
  }
}
 8006b78:	bf00      	nop
 8006b7a:	3734      	adds	r7, #52	; 0x34
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr

08006b84 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b08b      	sub	sp, #44	; 0x2c
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	60f8      	str	r0, [r7, #12]
 8006b8c:	60b9      	str	r1, [r7, #8]
 8006b8e:	4611      	mov	r1, r2
 8006b90:	461a      	mov	r2, r3
 8006b92:	460b      	mov	r3, r1
 8006b94:	80fb      	strh	r3, [r7, #6]
 8006b96:	4613      	mov	r3, r2
 8006b98:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006b9a:	88bb      	ldrh	r3, [r7, #4]
 8006b9c:	085b      	lsrs	r3, r3, #1
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006ba6:	68bb      	ldr	r3, [r7, #8]
 8006ba8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006baa:	88fa      	ldrh	r2, [r7, #6]
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	4413      	add	r3, r2
 8006bb0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006bb4:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8006bb6:	69bb      	ldr	r3, [r7, #24]
 8006bb8:	627b      	str	r3, [r7, #36]	; 0x24
 8006bba:	e018      	b.n	8006bee <USB_ReadPMA+0x6a>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8006bbc:	6a3b      	ldr	r3, [r7, #32]
 8006bbe:	881b      	ldrh	r3, [r3, #0]
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8006bc4:	6a3b      	ldr	r3, [r7, #32]
 8006bc6:	3302      	adds	r3, #2
 8006bc8:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8006bca:	693b      	ldr	r3, [r7, #16]
 8006bcc:	b2da      	uxtb	r2, r3
 8006bce:	69fb      	ldr	r3, [r7, #28]
 8006bd0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006bd2:	69fb      	ldr	r3, [r7, #28]
 8006bd4:	3301      	adds	r3, #1
 8006bd6:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	0a1b      	lsrs	r3, r3, #8
 8006bdc:	b2da      	uxtb	r2, r3
 8006bde:	69fb      	ldr	r3, [r7, #28]
 8006be0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006be2:	69fb      	ldr	r3, [r7, #28]
 8006be4:	3301      	adds	r3, #1
 8006be6:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 8006be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bea:	3b01      	subs	r3, #1
 8006bec:	627b      	str	r3, [r7, #36]	; 0x24
 8006bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d1e3      	bne.n	8006bbc <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8006bf4:	88bb      	ldrh	r3, [r7, #4]
 8006bf6:	f003 0301 	and.w	r3, r3, #1
 8006bfa:	b29b      	uxth	r3, r3
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d007      	beq.n	8006c10 <USB_ReadPMA+0x8c>
  {
    temp = *pdwVal;
 8006c00:	6a3b      	ldr	r3, [r7, #32]
 8006c02:	881b      	ldrh	r3, [r3, #0]
 8006c04:	b29b      	uxth	r3, r3
 8006c06:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	b2da      	uxtb	r2, r3
 8006c0c:	69fb      	ldr	r3, [r7, #28]
 8006c0e:	701a      	strb	r2, [r3, #0]
  }
}
 8006c10:	bf00      	nop
 8006c12:	372c      	adds	r7, #44	; 0x2c
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr

08006c1c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b084      	sub	sp, #16
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
 8006c24:	460b      	mov	r3, r1
 8006c26:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006c28:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006c2c:	f002 f968 	bl	8008f00 <malloc>
 8006c30:	4603      	mov	r3, r0
 8006c32:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d105      	bne.n	8006c46 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8006c42:	2302      	movs	r3, #2
 8006c44:	e066      	b.n	8006d14 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	68fa      	ldr	r2, [r7, #12]
 8006c4a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	7c1b      	ldrb	r3, [r3, #16]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d119      	bne.n	8006c8a <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006c56:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006c5a:	2202      	movs	r2, #2
 8006c5c:	2181      	movs	r1, #129	; 0x81
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f001 ff20 	bl	8008aa4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2201      	movs	r2, #1
 8006c68:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006c6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006c6e:	2202      	movs	r2, #2
 8006c70:	2101      	movs	r1, #1
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f001 ff16 	bl	8008aa4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2210      	movs	r2, #16
 8006c84:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8006c88:	e016      	b.n	8006cb8 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006c8a:	2340      	movs	r3, #64	; 0x40
 8006c8c:	2202      	movs	r2, #2
 8006c8e:	2181      	movs	r1, #129	; 0x81
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	f001 ff07 	bl	8008aa4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2201      	movs	r2, #1
 8006c9a:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006c9c:	2340      	movs	r3, #64	; 0x40
 8006c9e:	2202      	movs	r2, #2
 8006ca0:	2101      	movs	r1, #1
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f001 fefe 	bl	8008aa4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2210      	movs	r2, #16
 8006cb4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006cb8:	2308      	movs	r3, #8
 8006cba:	2203      	movs	r2, #3
 8006cbc:	2182      	movs	r1, #130	; 0x82
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f001 fef0 	bl	8008aa4 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	7c1b      	ldrb	r3, [r3, #16]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d109      	bne.n	8006d02 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006cf4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006cf8:	2101      	movs	r1, #1
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f002 f84e 	bl	8008d9c <USBD_LL_PrepareReceive>
 8006d00:	e007      	b.n	8006d12 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006d08:	2340      	movs	r3, #64	; 0x40
 8006d0a:	2101      	movs	r1, #1
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f002 f845 	bl	8008d9c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006d12:	2300      	movs	r3, #0
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	3710      	adds	r7, #16
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}

08006d1c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b082      	sub	sp, #8
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
 8006d24:	460b      	mov	r3, r1
 8006d26:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006d28:	2181      	movs	r1, #129	; 0x81
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f001 fef8 	bl	8008b20 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2200      	movs	r2, #0
 8006d34:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006d36:	2101      	movs	r1, #1
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f001 fef1 	bl	8008b20 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2200      	movs	r2, #0
 8006d42:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006d46:	2182      	movs	r1, #130	; 0x82
 8006d48:	6878      	ldr	r0, [r7, #4]
 8006d4a:	f001 fee9 	bl	8008b20 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d00e      	beq.n	8006d86 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006d78:	4618      	mov	r0, r3
 8006d7a:	f002 f8c9 	bl	8008f10 <free>
    pdev->pClassData = NULL;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2200      	movs	r2, #0
 8006d82:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006d86:	2300      	movs	r3, #0
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3708      	adds	r7, #8
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}

08006d90 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b086      	sub	sp, #24
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006da0:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8006da2:	2300      	movs	r3, #0
 8006da4:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8006da6:	2300      	movs	r3, #0
 8006da8:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8006daa:	2300      	movs	r3, #0
 8006dac:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	781b      	ldrb	r3, [r3, #0]
 8006db2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d03a      	beq.n	8006e30 <USBD_CDC_Setup+0xa0>
 8006dba:	2b20      	cmp	r3, #32
 8006dbc:	f040 8097 	bne.w	8006eee <USBD_CDC_Setup+0x15e>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	88db      	ldrh	r3, [r3, #6]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d029      	beq.n	8006e1c <USBD_CDC_Setup+0x8c>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	781b      	ldrb	r3, [r3, #0]
 8006dcc:	b25b      	sxtb	r3, r3
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	da11      	bge.n	8006df6 <USBD_CDC_Setup+0x66>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	683a      	ldr	r2, [r7, #0]
 8006ddc:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8006dde:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006de0:	683a      	ldr	r2, [r7, #0]
 8006de2:	88d2      	ldrh	r2, [r2, #6]
 8006de4:	4798      	blx	r3
                                                            req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8006de6:	6939      	ldr	r1, [r7, #16]
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	88db      	ldrh	r3, [r3, #6]
 8006dec:	461a      	mov	r2, r3
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f001 fa5d 	bl	80082ae <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8006df4:	e082      	b.n	8006efc <USBD_CDC_Setup+0x16c>
          hcdc->CmdOpCode = req->bRequest;
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	785a      	ldrb	r2, [r3, #1]
 8006dfa:	693b      	ldr	r3, [r7, #16]
 8006dfc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	88db      	ldrh	r3, [r3, #6]
 8006e04:	b2da      	uxtb	r2, r3
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8006e0c:	6939      	ldr	r1, [r7, #16]
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	88db      	ldrh	r3, [r3, #6]
 8006e12:	461a      	mov	r2, r3
 8006e14:	6878      	ldr	r0, [r7, #4]
 8006e16:	f001 fa76 	bl	8008306 <USBD_CtlPrepareRx>
      break;
 8006e1a:	e06f      	b.n	8006efc <USBD_CDC_Setup+0x16c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	683a      	ldr	r2, [r7, #0]
 8006e26:	7850      	ldrb	r0, [r2, #1]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	6839      	ldr	r1, [r7, #0]
 8006e2c:	4798      	blx	r3
      break;
 8006e2e:	e065      	b.n	8006efc <USBD_CDC_Setup+0x16c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	785b      	ldrb	r3, [r3, #1]
 8006e34:	2b0b      	cmp	r3, #11
 8006e36:	d84f      	bhi.n	8006ed8 <USBD_CDC_Setup+0x148>
 8006e38:	a201      	add	r2, pc, #4	; (adr r2, 8006e40 <USBD_CDC_Setup+0xb0>)
 8006e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e3e:	bf00      	nop
 8006e40:	08006e71 	.word	0x08006e71
 8006e44:	08006ee7 	.word	0x08006ee7
 8006e48:	08006ed9 	.word	0x08006ed9
 8006e4c:	08006ed9 	.word	0x08006ed9
 8006e50:	08006ed9 	.word	0x08006ed9
 8006e54:	08006ed9 	.word	0x08006ed9
 8006e58:	08006ed9 	.word	0x08006ed9
 8006e5c:	08006ed9 	.word	0x08006ed9
 8006e60:	08006ed9 	.word	0x08006ed9
 8006e64:	08006ed9 	.word	0x08006ed9
 8006e68:	08006e99 	.word	0x08006e99
 8006e6c:	08006ec1 	.word	0x08006ec1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e76:	2b03      	cmp	r3, #3
 8006e78:	d107      	bne.n	8006e8a <USBD_CDC_Setup+0xfa>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006e7a:	f107 030c 	add.w	r3, r7, #12
 8006e7e:	2202      	movs	r2, #2
 8006e80:	4619      	mov	r1, r3
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f001 fa13 	bl	80082ae <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006e88:	e030      	b.n	8006eec <USBD_CDC_Setup+0x15c>
            USBD_CtlError(pdev, req);
 8006e8a:	6839      	ldr	r1, [r7, #0]
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f001 f99d 	bl	80081cc <USBD_CtlError>
            ret = USBD_FAIL;
 8006e92:	2303      	movs	r3, #3
 8006e94:	75fb      	strb	r3, [r7, #23]
          break;
 8006e96:	e029      	b.n	8006eec <USBD_CDC_Setup+0x15c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e9e:	2b03      	cmp	r3, #3
 8006ea0:	d107      	bne.n	8006eb2 <USBD_CDC_Setup+0x122>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006ea2:	f107 030f 	add.w	r3, r7, #15
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	4619      	mov	r1, r3
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f001 f9ff 	bl	80082ae <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006eb0:	e01c      	b.n	8006eec <USBD_CDC_Setup+0x15c>
            USBD_CtlError(pdev, req);
 8006eb2:	6839      	ldr	r1, [r7, #0]
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f001 f989 	bl	80081cc <USBD_CtlError>
            ret = USBD_FAIL;
 8006eba:	2303      	movs	r3, #3
 8006ebc:	75fb      	strb	r3, [r7, #23]
          break;
 8006ebe:	e015      	b.n	8006eec <USBD_CDC_Setup+0x15c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ec6:	2b03      	cmp	r3, #3
 8006ec8:	d00f      	beq.n	8006eea <USBD_CDC_Setup+0x15a>
          {
            USBD_CtlError(pdev, req);
 8006eca:	6839      	ldr	r1, [r7, #0]
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f001 f97d 	bl	80081cc <USBD_CtlError>
            ret = USBD_FAIL;
 8006ed2:	2303      	movs	r3, #3
 8006ed4:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006ed6:	e008      	b.n	8006eea <USBD_CDC_Setup+0x15a>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006ed8:	6839      	ldr	r1, [r7, #0]
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f001 f976 	bl	80081cc <USBD_CtlError>
          ret = USBD_FAIL;
 8006ee0:	2303      	movs	r3, #3
 8006ee2:	75fb      	strb	r3, [r7, #23]
          break;
 8006ee4:	e002      	b.n	8006eec <USBD_CDC_Setup+0x15c>
          break;
 8006ee6:	bf00      	nop
 8006ee8:	e008      	b.n	8006efc <USBD_CDC_Setup+0x16c>
          break;
 8006eea:	bf00      	nop
      }
      break;
 8006eec:	e006      	b.n	8006efc <USBD_CDC_Setup+0x16c>

    default:
      USBD_CtlError(pdev, req);
 8006eee:	6839      	ldr	r1, [r7, #0]
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f001 f96b 	bl	80081cc <USBD_CtlError>
      ret = USBD_FAIL;
 8006ef6:	2303      	movs	r3, #3
 8006ef8:	75fb      	strb	r3, [r7, #23]
      break;
 8006efa:	bf00      	nop
  }

  return (uint8_t)ret;
 8006efc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	3718      	adds	r7, #24
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}
 8006f06:	bf00      	nop

08006f08 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	460b      	mov	r3, r1
 8006f12:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8006f1a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d101      	bne.n	8006f2a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006f26:	2303      	movs	r3, #3
 8006f28:	e04f      	b.n	8006fca <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006f30:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006f32:	78fa      	ldrb	r2, [r7, #3]
 8006f34:	6879      	ldr	r1, [r7, #4]
 8006f36:	4613      	mov	r3, r2
 8006f38:	009b      	lsls	r3, r3, #2
 8006f3a:	4413      	add	r3, r2
 8006f3c:	009b      	lsls	r3, r3, #2
 8006f3e:	440b      	add	r3, r1
 8006f40:	3318      	adds	r3, #24
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d029      	beq.n	8006f9c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006f48:	78fa      	ldrb	r2, [r7, #3]
 8006f4a:	6879      	ldr	r1, [r7, #4]
 8006f4c:	4613      	mov	r3, r2
 8006f4e:	009b      	lsls	r3, r3, #2
 8006f50:	4413      	add	r3, r2
 8006f52:	009b      	lsls	r3, r3, #2
 8006f54:	440b      	add	r3, r1
 8006f56:	3318      	adds	r3, #24
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	78f9      	ldrb	r1, [r7, #3]
 8006f5c:	68f8      	ldr	r0, [r7, #12]
 8006f5e:	460b      	mov	r3, r1
 8006f60:	009b      	lsls	r3, r3, #2
 8006f62:	440b      	add	r3, r1
 8006f64:	00db      	lsls	r3, r3, #3
 8006f66:	4403      	add	r3, r0
 8006f68:	3338      	adds	r3, #56	; 0x38
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	fbb2 f1f3 	udiv	r1, r2, r3
 8006f70:	fb03 f301 	mul.w	r3, r3, r1
 8006f74:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d110      	bne.n	8006f9c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8006f7a:	78fa      	ldrb	r2, [r7, #3]
 8006f7c:	6879      	ldr	r1, [r7, #4]
 8006f7e:	4613      	mov	r3, r2
 8006f80:	009b      	lsls	r3, r3, #2
 8006f82:	4413      	add	r3, r2
 8006f84:	009b      	lsls	r3, r3, #2
 8006f86:	440b      	add	r3, r1
 8006f88:	3318      	adds	r3, #24
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006f8e:	78f9      	ldrb	r1, [r7, #3]
 8006f90:	2300      	movs	r3, #0
 8006f92:	2200      	movs	r2, #0
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f001 fec9 	bl	8008d2c <USBD_LL_Transmit>
 8006f9a:	e015      	b.n	8006fc8 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006faa:	691b      	ldr	r3, [r3, #16]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d00b      	beq.n	8006fc8 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006fb6:	691b      	ldr	r3, [r3, #16]
 8006fb8:	68ba      	ldr	r2, [r7, #8]
 8006fba:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8006fbe:	68ba      	ldr	r2, [r7, #8]
 8006fc0:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8006fc4:	78fa      	ldrb	r2, [r7, #3]
 8006fc6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006fc8:	2300      	movs	r3, #0
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3710      	adds	r7, #16
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}

08006fd2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006fd2:	b580      	push	{r7, lr}
 8006fd4:	b084      	sub	sp, #16
 8006fd6:	af00      	add	r7, sp, #0
 8006fd8:	6078      	str	r0, [r7, #4]
 8006fda:	460b      	mov	r3, r1
 8006fdc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006fe4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d101      	bne.n	8006ff4 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006ff0:	2303      	movs	r3, #3
 8006ff2:	e015      	b.n	8007020 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006ff4:	78fb      	ldrb	r3, [r7, #3]
 8006ff6:	4619      	mov	r1, r3
 8006ff8:	6878      	ldr	r0, [r7, #4]
 8006ffa:	f001 ff07 	bl	8008e0c <USBD_LL_GetRxDataSize>
 8006ffe:	4602      	mov	r2, r0
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800700c:	68db      	ldr	r3, [r3, #12]
 800700e:	68fa      	ldr	r2, [r7, #12]
 8007010:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007014:	68fa      	ldr	r2, [r7, #12]
 8007016:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800701a:	4611      	mov	r1, r2
 800701c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800701e:	2300      	movs	r3, #0
}
 8007020:	4618      	mov	r0, r3
 8007022:	3710      	adds	r7, #16
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}

08007028 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b084      	sub	sp, #16
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007036:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800703e:	2b00      	cmp	r3, #0
 8007040:	d015      	beq.n	800706e <USBD_CDC_EP0_RxReady+0x46>
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007048:	2bff      	cmp	r3, #255	; 0xff
 800704a:	d010      	beq.n	800706e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007052:	689b      	ldr	r3, [r3, #8]
 8007054:	68fa      	ldr	r2, [r7, #12]
 8007056:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800705a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800705c:	68fa      	ldr	r2, [r7, #12]
 800705e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007062:	b292      	uxth	r2, r2
 8007064:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	22ff      	movs	r2, #255	; 0xff
 800706a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800706e:	2300      	movs	r3, #0
}
 8007070:	4618      	mov	r0, r3
 8007072:	3710      	adds	r7, #16
 8007074:	46bd      	mov	sp, r7
 8007076:	bd80      	pop	{r7, pc}

08007078 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007078:	b480      	push	{r7}
 800707a:	b083      	sub	sp, #12
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2243      	movs	r2, #67	; 0x43
 8007084:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8007086:	4b03      	ldr	r3, [pc, #12]	; (8007094 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007088:	4618      	mov	r0, r3
 800708a:	370c      	adds	r7, #12
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr
 8007094:	20000094 	.word	0x20000094

08007098 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2243      	movs	r2, #67	; 0x43
 80070a4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80070a6:	4b03      	ldr	r3, [pc, #12]	; (80070b4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	370c      	adds	r7, #12
 80070ac:	46bd      	mov	sp, r7
 80070ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b2:	4770      	bx	lr
 80070b4:	20000050 	.word	0x20000050

080070b8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b083      	sub	sp, #12
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2243      	movs	r2, #67	; 0x43
 80070c4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80070c6:	4b03      	ldr	r3, [pc, #12]	; (80070d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	370c      	adds	r7, #12
 80070cc:	46bd      	mov	sp, r7
 80070ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d2:	4770      	bx	lr
 80070d4:	200000d8 	.word	0x200000d8

080070d8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80070d8:	b480      	push	{r7}
 80070da:	b083      	sub	sp, #12
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	220a      	movs	r2, #10
 80070e4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80070e6:	4b03      	ldr	r3, [pc, #12]	; (80070f4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	370c      	adds	r7, #12
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr
 80070f4:	2000000c 	.word	0x2000000c

080070f8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b083      	sub	sp, #12
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d101      	bne.n	800710c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007108:	2303      	movs	r3, #3
 800710a:	e004      	b.n	8007116 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	683a      	ldr	r2, [r7, #0]
 8007110:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	370c      	adds	r7, #12
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr

08007122 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007122:	b480      	push	{r7}
 8007124:	b087      	sub	sp, #28
 8007126:	af00      	add	r7, sp, #0
 8007128:	60f8      	str	r0, [r7, #12]
 800712a:	60b9      	str	r1, [r7, #8]
 800712c:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007134:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	68ba      	ldr	r2, [r7, #8]
 800713a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	687a      	ldr	r2, [r7, #4]
 8007142:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8007146:	2300      	movs	r3, #0
}
 8007148:	4618      	mov	r0, r3
 800714a:	371c      	adds	r7, #28
 800714c:	46bd      	mov	sp, r7
 800714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007152:	4770      	bx	lr

08007154 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007154:	b480      	push	{r7}
 8007156:	b085      	sub	sp, #20
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
 800715c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007164:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	683a      	ldr	r2, [r7, #0]
 800716a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800716e:	2300      	movs	r3, #0
}
 8007170:	4618      	mov	r0, r3
 8007172:	3714      	adds	r7, #20
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr

0800717c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b084      	sub	sp, #16
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800718a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007192:	2b00      	cmp	r3, #0
 8007194:	d101      	bne.n	800719a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8007196:	2303      	movs	r3, #3
 8007198:	e016      	b.n	80071c8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	7c1b      	ldrb	r3, [r3, #16]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d109      	bne.n	80071b6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80071a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80071ac:	2101      	movs	r1, #1
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f001 fdf4 	bl	8008d9c <USBD_LL_PrepareReceive>
 80071b4:	e007      	b.n	80071c6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80071bc:	2340      	movs	r3, #64	; 0x40
 80071be:	2101      	movs	r1, #1
 80071c0:	6878      	ldr	r0, [r7, #4]
 80071c2:	f001 fdeb 	bl	8008d9c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80071c6:	2300      	movs	r3, #0
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	3710      	adds	r7, #16
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}

080071d0 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b086      	sub	sp, #24
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	60f8      	str	r0, [r7, #12]
 80071d8:	60b9      	str	r1, [r7, #8]
 80071da:	4613      	mov	r3, r2
 80071dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d101      	bne.n	80071e8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80071e4:	2303      	movs	r3, #3
 80071e6:	e01f      	b.n	8007228 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2200      	movs	r2, #0
 80071ec:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	2200      	movs	r2, #0
 80071f4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	2200      	movs	r2, #0
 80071fc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d003      	beq.n	800720e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	68ba      	ldr	r2, [r7, #8]
 800720a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2201      	movs	r2, #1
 8007212:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	79fa      	ldrb	r2, [r7, #7]
 800721a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800721c:	68f8      	ldr	r0, [r7, #12]
 800721e:	f001 fbad 	bl	800897c <USBD_LL_Init>
 8007222:	4603      	mov	r3, r0
 8007224:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007226:	7dfb      	ldrb	r3, [r7, #23]
}
 8007228:	4618      	mov	r0, r3
 800722a:	3718      	adds	r7, #24
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}

08007230 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b084      	sub	sp, #16
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
 8007238:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800723a:	2300      	movs	r3, #0
 800723c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d101      	bne.n	8007248 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8007244:	2303      	movs	r3, #3
 8007246:	e016      	b.n	8007276 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	683a      	ldr	r2, [r7, #0]
 800724c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007258:	2b00      	cmp	r3, #0
 800725a:	d00b      	beq.n	8007274 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007264:	f107 020e 	add.w	r2, r7, #14
 8007268:	4610      	mov	r0, r2
 800726a:	4798      	blx	r3
 800726c:	4602      	mov	r2, r0
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8007274:	2300      	movs	r3, #0
}
 8007276:	4618      	mov	r0, r3
 8007278:	3710      	adds	r7, #16
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}

0800727e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800727e:	b580      	push	{r7, lr}
 8007280:	b082      	sub	sp, #8
 8007282:	af00      	add	r7, sp, #0
 8007284:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f001 fbda 	bl	8008a40 <USBD_LL_Start>
 800728c:	4603      	mov	r3, r0
}
 800728e:	4618      	mov	r0, r3
 8007290:	3708      	adds	r7, #8
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}

08007296 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007296:	b480      	push	{r7}
 8007298:	b083      	sub	sp, #12
 800729a:	af00      	add	r7, sp, #0
 800729c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800729e:	2300      	movs	r3, #0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b084      	sub	sp, #16
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	460b      	mov	r3, r1
 80072b6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80072b8:	2303      	movs	r3, #3
 80072ba:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d009      	beq.n	80072da <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	78fa      	ldrb	r2, [r7, #3]
 80072d0:	4611      	mov	r1, r2
 80072d2:	6878      	ldr	r0, [r7, #4]
 80072d4:	4798      	blx	r3
 80072d6:	4603      	mov	r3, r0
 80072d8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80072da:	7bfb      	ldrb	r3, [r7, #15]
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3710      	adds	r7, #16
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}

080072e4 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b082      	sub	sp, #8
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
 80072ec:	460b      	mov	r3, r1
 80072ee:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d007      	beq.n	800730a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	78fa      	ldrb	r2, [r7, #3]
 8007304:	4611      	mov	r1, r2
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	4798      	blx	r3
  }

  return USBD_OK;
 800730a:	2300      	movs	r3, #0
}
 800730c:	4618      	mov	r0, r3
 800730e:	3708      	adds	r7, #8
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b084      	sub	sp, #16
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007324:	6839      	ldr	r1, [r7, #0]
 8007326:	4618      	mov	r0, r3
 8007328:	f000 ff16 	bl	8008158 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2201      	movs	r2, #1
 8007330:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800733a:	461a      	mov	r2, r3
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007348:	f003 031f 	and.w	r3, r3, #31
 800734c:	2b01      	cmp	r3, #1
 800734e:	d00e      	beq.n	800736e <USBD_LL_SetupStage+0x5a>
 8007350:	2b01      	cmp	r3, #1
 8007352:	d302      	bcc.n	800735a <USBD_LL_SetupStage+0x46>
 8007354:	2b02      	cmp	r3, #2
 8007356:	d014      	beq.n	8007382 <USBD_LL_SetupStage+0x6e>
 8007358:	e01d      	b.n	8007396 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007360:	4619      	mov	r1, r3
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f000 f9d6 	bl	8007714 <USBD_StdDevReq>
 8007368:	4603      	mov	r3, r0
 800736a:	73fb      	strb	r3, [r7, #15]
      break;
 800736c:	e020      	b.n	80073b0 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007374:	4619      	mov	r1, r3
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f000 fa3a 	bl	80077f0 <USBD_StdItfReq>
 800737c:	4603      	mov	r3, r0
 800737e:	73fb      	strb	r3, [r7, #15]
      break;
 8007380:	e016      	b.n	80073b0 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8007388:	4619      	mov	r1, r3
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 fa76 	bl	800787c <USBD_StdEPReq>
 8007390:	4603      	mov	r3, r0
 8007392:	73fb      	strb	r3, [r7, #15]
      break;
 8007394:	e00c      	b.n	80073b0 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800739c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	4619      	mov	r1, r3
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f001 fbf1 	bl	8008b8c <USBD_LL_StallEP>
 80073aa:	4603      	mov	r3, r0
 80073ac:	73fb      	strb	r3, [r7, #15]
      break;
 80073ae:	bf00      	nop
  }

  return ret;
 80073b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	3710      	adds	r7, #16
 80073b6:	46bd      	mov	sp, r7
 80073b8:	bd80      	pop	{r7, pc}

080073ba <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80073ba:	b580      	push	{r7, lr}
 80073bc:	b086      	sub	sp, #24
 80073be:	af00      	add	r7, sp, #0
 80073c0:	60f8      	str	r0, [r7, #12]
 80073c2:	460b      	mov	r3, r1
 80073c4:	607a      	str	r2, [r7, #4]
 80073c6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80073c8:	7afb      	ldrb	r3, [r7, #11]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d137      	bne.n	800743e <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80073d4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80073dc:	2b03      	cmp	r3, #3
 80073de:	d14a      	bne.n	8007476 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80073e0:	693b      	ldr	r3, [r7, #16]
 80073e2:	689a      	ldr	r2, [r3, #8]
 80073e4:	693b      	ldr	r3, [r7, #16]
 80073e6:	68db      	ldr	r3, [r3, #12]
 80073e8:	429a      	cmp	r2, r3
 80073ea:	d913      	bls.n	8007414 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	689a      	ldr	r2, [r3, #8]
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	68db      	ldr	r3, [r3, #12]
 80073f4:	1ad2      	subs	r2, r2, r3
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80073fa:	693b      	ldr	r3, [r7, #16]
 80073fc:	68da      	ldr	r2, [r3, #12]
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	4293      	cmp	r3, r2
 8007404:	bf28      	it	cs
 8007406:	4613      	movcs	r3, r2
 8007408:	461a      	mov	r2, r3
 800740a:	6879      	ldr	r1, [r7, #4]
 800740c:	68f8      	ldr	r0, [r7, #12]
 800740e:	f000 ff97 	bl	8008340 <USBD_CtlContinueRx>
 8007412:	e030      	b.n	8007476 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800741a:	691b      	ldr	r3, [r3, #16]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d00a      	beq.n	8007436 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007426:	2b03      	cmp	r3, #3
 8007428:	d105      	bne.n	8007436 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007430:	691b      	ldr	r3, [r3, #16]
 8007432:	68f8      	ldr	r0, [r7, #12]
 8007434:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 8007436:	68f8      	ldr	r0, [r7, #12]
 8007438:	f000 ff93 	bl	8008362 <USBD_CtlSendStatus>
 800743c:	e01b      	b.n	8007476 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007444:	699b      	ldr	r3, [r3, #24]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d013      	beq.n	8007472 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8007450:	2b03      	cmp	r3, #3
 8007452:	d10e      	bne.n	8007472 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800745a:	699b      	ldr	r3, [r3, #24]
 800745c:	7afa      	ldrb	r2, [r7, #11]
 800745e:	4611      	mov	r1, r2
 8007460:	68f8      	ldr	r0, [r7, #12]
 8007462:	4798      	blx	r3
 8007464:	4603      	mov	r3, r0
 8007466:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8007468:	7dfb      	ldrb	r3, [r7, #23]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d003      	beq.n	8007476 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800746e:	7dfb      	ldrb	r3, [r7, #23]
 8007470:	e002      	b.n	8007478 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007472:	2303      	movs	r3, #3
 8007474:	e000      	b.n	8007478 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 8007476:	2300      	movs	r3, #0
}
 8007478:	4618      	mov	r0, r3
 800747a:	3718      	adds	r7, #24
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b086      	sub	sp, #24
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	460b      	mov	r3, r1
 800748a:	607a      	str	r2, [r7, #4]
 800748c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800748e:	7afb      	ldrb	r3, [r7, #11]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d16a      	bne.n	800756a <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	3314      	adds	r3, #20
 8007498:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80074a0:	2b02      	cmp	r3, #2
 80074a2:	d155      	bne.n	8007550 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 80074a4:	693b      	ldr	r3, [r7, #16]
 80074a6:	689a      	ldr	r2, [r3, #8]
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	68db      	ldr	r3, [r3, #12]
 80074ac:	429a      	cmp	r2, r3
 80074ae:	d914      	bls.n	80074da <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80074b0:	693b      	ldr	r3, [r7, #16]
 80074b2:	689a      	ldr	r2, [r3, #8]
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	68db      	ldr	r3, [r3, #12]
 80074b8:	1ad2      	subs	r2, r2, r3
 80074ba:	693b      	ldr	r3, [r7, #16]
 80074bc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80074be:	693b      	ldr	r3, [r7, #16]
 80074c0:	689b      	ldr	r3, [r3, #8]
 80074c2:	461a      	mov	r2, r3
 80074c4:	6879      	ldr	r1, [r7, #4]
 80074c6:	68f8      	ldr	r0, [r7, #12]
 80074c8:	f000 ff0c 	bl	80082e4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80074cc:	2300      	movs	r3, #0
 80074ce:	2200      	movs	r2, #0
 80074d0:	2100      	movs	r1, #0
 80074d2:	68f8      	ldr	r0, [r7, #12]
 80074d4:	f001 fc62 	bl	8008d9c <USBD_LL_PrepareReceive>
 80074d8:	e03a      	b.n	8007550 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80074da:	693b      	ldr	r3, [r7, #16]
 80074dc:	68da      	ldr	r2, [r3, #12]
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	429a      	cmp	r2, r3
 80074e4:	d11c      	bne.n	8007520 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80074e6:	693b      	ldr	r3, [r7, #16]
 80074e8:	685a      	ldr	r2, [r3, #4]
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80074ee:	429a      	cmp	r2, r3
 80074f0:	d316      	bcc.n	8007520 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80074f2:	693b      	ldr	r3, [r7, #16]
 80074f4:	685a      	ldr	r2, [r3, #4]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80074fc:	429a      	cmp	r2, r3
 80074fe:	d20f      	bcs.n	8007520 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007500:	2200      	movs	r2, #0
 8007502:	2100      	movs	r1, #0
 8007504:	68f8      	ldr	r0, [r7, #12]
 8007506:	f000 feed 	bl	80082e4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	2200      	movs	r2, #0
 800750e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007512:	2300      	movs	r3, #0
 8007514:	2200      	movs	r2, #0
 8007516:	2100      	movs	r1, #0
 8007518:	68f8      	ldr	r0, [r7, #12]
 800751a:	f001 fc3f 	bl	8008d9c <USBD_LL_PrepareReceive>
 800751e:	e017      	b.n	8007550 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007526:	68db      	ldr	r3, [r3, #12]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d00a      	beq.n	8007542 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007532:	2b03      	cmp	r3, #3
 8007534:	d105      	bne.n	8007542 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800753c:	68db      	ldr	r3, [r3, #12]
 800753e:	68f8      	ldr	r0, [r7, #12]
 8007540:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007542:	2180      	movs	r1, #128	; 0x80
 8007544:	68f8      	ldr	r0, [r7, #12]
 8007546:	f001 fb21 	bl	8008b8c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800754a:	68f8      	ldr	r0, [r7, #12]
 800754c:	f000 ff1c 	bl	8008388 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007556:	2b01      	cmp	r3, #1
 8007558:	d123      	bne.n	80075a2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800755a:	68f8      	ldr	r0, [r7, #12]
 800755c:	f7ff fe9b 	bl	8007296 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	2200      	movs	r2, #0
 8007564:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007568:	e01b      	b.n	80075a2 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007570:	695b      	ldr	r3, [r3, #20]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d013      	beq.n	800759e <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800757c:	2b03      	cmp	r3, #3
 800757e:	d10e      	bne.n	800759e <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007586:	695b      	ldr	r3, [r3, #20]
 8007588:	7afa      	ldrb	r2, [r7, #11]
 800758a:	4611      	mov	r1, r2
 800758c:	68f8      	ldr	r0, [r7, #12]
 800758e:	4798      	blx	r3
 8007590:	4603      	mov	r3, r0
 8007592:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8007594:	7dfb      	ldrb	r3, [r7, #23]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d003      	beq.n	80075a2 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800759a:	7dfb      	ldrb	r3, [r7, #23]
 800759c:	e002      	b.n	80075a4 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800759e:	2303      	movs	r3, #3
 80075a0:	e000      	b.n	80075a4 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 80075a2:	2300      	movs	r3, #0
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	3718      	adds	r7, #24
 80075a8:	46bd      	mov	sp, r7
 80075aa:	bd80      	pop	{r7, pc}

080075ac <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b082      	sub	sp, #8
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2201      	movs	r2, #1
 80075b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2200      	movs	r2, #0
 80075c0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2200      	movs	r2, #0
 80075c8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2200      	movs	r2, #0
 80075ce:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d009      	beq.n	80075f0 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80075e2:	685b      	ldr	r3, [r3, #4]
 80075e4:	687a      	ldr	r2, [r7, #4]
 80075e6:	6852      	ldr	r2, [r2, #4]
 80075e8:	b2d2      	uxtb	r2, r2
 80075ea:	4611      	mov	r1, r2
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80075f0:	2340      	movs	r3, #64	; 0x40
 80075f2:	2200      	movs	r2, #0
 80075f4:	2100      	movs	r1, #0
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f001 fa54 	bl	8008aa4 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2201      	movs	r2, #1
 8007600:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2240      	movs	r2, #64	; 0x40
 8007608:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800760c:	2340      	movs	r3, #64	; 0x40
 800760e:	2200      	movs	r2, #0
 8007610:	2180      	movs	r1, #128	; 0x80
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f001 fa46 	bl	8008aa4 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2201      	movs	r2, #1
 800761c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2240      	movs	r2, #64	; 0x40
 8007622:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8007624:	2300      	movs	r3, #0
}
 8007626:	4618      	mov	r0, r3
 8007628:	3708      	adds	r7, #8
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}

0800762e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800762e:	b480      	push	{r7}
 8007630:	b083      	sub	sp, #12
 8007632:	af00      	add	r7, sp, #0
 8007634:	6078      	str	r0, [r7, #4]
 8007636:	460b      	mov	r3, r1
 8007638:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	78fa      	ldrb	r2, [r7, #3]
 800763e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007640:	2300      	movs	r3, #0
}
 8007642:	4618      	mov	r0, r3
 8007644:	370c      	adds	r7, #12
 8007646:	46bd      	mov	sp, r7
 8007648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764c:	4770      	bx	lr

0800764e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800764e:	b480      	push	{r7}
 8007650:	b083      	sub	sp, #12
 8007652:	af00      	add	r7, sp, #0
 8007654:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2204      	movs	r2, #4
 8007666:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800766a:	2300      	movs	r3, #0
}
 800766c:	4618      	mov	r0, r3
 800766e:	370c      	adds	r7, #12
 8007670:	46bd      	mov	sp, r7
 8007672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007676:	4770      	bx	lr

08007678 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007678:	b480      	push	{r7}
 800767a:	b083      	sub	sp, #12
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007686:	2b04      	cmp	r3, #4
 8007688:	d105      	bne.n	8007696 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007696:	2300      	movs	r3, #0
}
 8007698:	4618      	mov	r0, r3
 800769a:	370c      	adds	r7, #12
 800769c:	46bd      	mov	sp, r7
 800769e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a2:	4770      	bx	lr

080076a4 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b082      	sub	sp, #8
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80076b2:	2b03      	cmp	r3, #3
 80076b4:	d10b      	bne.n	80076ce <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80076bc:	69db      	ldr	r3, [r3, #28]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d005      	beq.n	80076ce <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80076c8:	69db      	ldr	r3, [r3, #28]
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80076ce:	2300      	movs	r3, #0
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3708      	adds	r7, #8
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80076d8:	b480      	push	{r7}
 80076da:	b087      	sub	sp, #28
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	781b      	ldrb	r3, [r3, #0]
 80076e8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80076ea:	697b      	ldr	r3, [r7, #20]
 80076ec:	3301      	adds	r3, #1
 80076ee:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	781b      	ldrb	r3, [r3, #0]
 80076f4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80076f6:	8a3b      	ldrh	r3, [r7, #16]
 80076f8:	021b      	lsls	r3, r3, #8
 80076fa:	b21a      	sxth	r2, r3
 80076fc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007700:	4313      	orrs	r3, r2
 8007702:	b21b      	sxth	r3, r3
 8007704:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007706:	89fb      	ldrh	r3, [r7, #14]
}
 8007708:	4618      	mov	r0, r3
 800770a:	371c      	adds	r7, #28
 800770c:	46bd      	mov	sp, r7
 800770e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007712:	4770      	bx	lr

08007714 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b084      	sub	sp, #16
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800771e:	2300      	movs	r3, #0
 8007720:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	781b      	ldrb	r3, [r3, #0]
 8007726:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800772a:	2b20      	cmp	r3, #32
 800772c:	d004      	beq.n	8007738 <USBD_StdDevReq+0x24>
 800772e:	2b40      	cmp	r3, #64	; 0x40
 8007730:	d002      	beq.n	8007738 <USBD_StdDevReq+0x24>
 8007732:	2b00      	cmp	r3, #0
 8007734:	d00a      	beq.n	800774c <USBD_StdDevReq+0x38>
 8007736:	e050      	b.n	80077da <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800773e:	689b      	ldr	r3, [r3, #8]
 8007740:	6839      	ldr	r1, [r7, #0]
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	4798      	blx	r3
 8007746:	4603      	mov	r3, r0
 8007748:	73fb      	strb	r3, [r7, #15]
    break;
 800774a:	e04b      	b.n	80077e4 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	785b      	ldrb	r3, [r3, #1]
 8007750:	2b09      	cmp	r3, #9
 8007752:	d83c      	bhi.n	80077ce <USBD_StdDevReq+0xba>
 8007754:	a201      	add	r2, pc, #4	; (adr r2, 800775c <USBD_StdDevReq+0x48>)
 8007756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800775a:	bf00      	nop
 800775c:	080077b1 	.word	0x080077b1
 8007760:	080077c5 	.word	0x080077c5
 8007764:	080077cf 	.word	0x080077cf
 8007768:	080077bb 	.word	0x080077bb
 800776c:	080077cf 	.word	0x080077cf
 8007770:	0800778f 	.word	0x0800778f
 8007774:	08007785 	.word	0x08007785
 8007778:	080077cf 	.word	0x080077cf
 800777c:	080077a7 	.word	0x080077a7
 8007780:	08007799 	.word	0x08007799
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8007784:	6839      	ldr	r1, [r7, #0]
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 f9d0 	bl	8007b2c <USBD_GetDescriptor>
      break;
 800778c:	e024      	b.n	80077d8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800778e:	6839      	ldr	r1, [r7, #0]
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	f000 fb5f 	bl	8007e54 <USBD_SetAddress>
      break;
 8007796:	e01f      	b.n	80077d8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8007798:	6839      	ldr	r1, [r7, #0]
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f000 fb9c 	bl	8007ed8 <USBD_SetConfig>
 80077a0:	4603      	mov	r3, r0
 80077a2:	73fb      	strb	r3, [r7, #15]
      break;
 80077a4:	e018      	b.n	80077d8 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 80077a6:	6839      	ldr	r1, [r7, #0]
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f000 fc39 	bl	8008020 <USBD_GetConfig>
      break;
 80077ae:	e013      	b.n	80077d8 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 80077b0:	6839      	ldr	r1, [r7, #0]
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f000 fc68 	bl	8008088 <USBD_GetStatus>
      break;
 80077b8:	e00e      	b.n	80077d8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 80077ba:	6839      	ldr	r1, [r7, #0]
 80077bc:	6878      	ldr	r0, [r7, #4]
 80077be:	f000 fc96 	bl	80080ee <USBD_SetFeature>
      break;
 80077c2:	e009      	b.n	80077d8 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 80077c4:	6839      	ldr	r1, [r7, #0]
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 fca5 	bl	8008116 <USBD_ClrFeature>
      break;
 80077cc:	e004      	b.n	80077d8 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 80077ce:	6839      	ldr	r1, [r7, #0]
 80077d0:	6878      	ldr	r0, [r7, #4]
 80077d2:	f000 fcfb 	bl	80081cc <USBD_CtlError>
      break;
 80077d6:	bf00      	nop
    }
    break;
 80077d8:	e004      	b.n	80077e4 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 80077da:	6839      	ldr	r1, [r7, #0]
 80077dc:	6878      	ldr	r0, [r7, #4]
 80077de:	f000 fcf5 	bl	80081cc <USBD_CtlError>
    break;
 80077e2:	bf00      	nop
  }

  return ret;
 80077e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3710      	adds	r7, #16
 80077ea:	46bd      	mov	sp, r7
 80077ec:	bd80      	pop	{r7, pc}
 80077ee:	bf00      	nop

080077f0 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b084      	sub	sp, #16
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80077fa:	2300      	movs	r3, #0
 80077fc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	781b      	ldrb	r3, [r3, #0]
 8007802:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007806:	2b20      	cmp	r3, #32
 8007808:	d003      	beq.n	8007812 <USBD_StdItfReq+0x22>
 800780a:	2b40      	cmp	r3, #64	; 0x40
 800780c:	d001      	beq.n	8007812 <USBD_StdItfReq+0x22>
 800780e:	2b00      	cmp	r3, #0
 8007810:	d12a      	bne.n	8007868 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007818:	3b01      	subs	r3, #1
 800781a:	2b02      	cmp	r3, #2
 800781c:	d81d      	bhi.n	800785a <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	889b      	ldrh	r3, [r3, #4]
 8007822:	b2db      	uxtb	r3, r3
 8007824:	2b01      	cmp	r3, #1
 8007826:	d813      	bhi.n	8007850 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	6839      	ldr	r1, [r7, #0]
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	4798      	blx	r3
 8007836:	4603      	mov	r3, r0
 8007838:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	88db      	ldrh	r3, [r3, #6]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d110      	bne.n	8007864 <USBD_StdItfReq+0x74>
 8007842:	7bfb      	ldrb	r3, [r7, #15]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d10d      	bne.n	8007864 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	f000 fd8a 	bl	8008362 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800784e:	e009      	b.n	8007864 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8007850:	6839      	ldr	r1, [r7, #0]
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f000 fcba 	bl	80081cc <USBD_CtlError>
      break;
 8007858:	e004      	b.n	8007864 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800785a:	6839      	ldr	r1, [r7, #0]
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	f000 fcb5 	bl	80081cc <USBD_CtlError>
      break;
 8007862:	e000      	b.n	8007866 <USBD_StdItfReq+0x76>
      break;
 8007864:	bf00      	nop
    }
    break;
 8007866:	e004      	b.n	8007872 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8007868:	6839      	ldr	r1, [r7, #0]
 800786a:	6878      	ldr	r0, [r7, #4]
 800786c:	f000 fcae 	bl	80081cc <USBD_CtlError>
    break;
 8007870:	bf00      	nop
  }

  return ret;
 8007872:	7bfb      	ldrb	r3, [r7, #15]
}
 8007874:	4618      	mov	r0, r3
 8007876:	3710      	adds	r7, #16
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}

0800787c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b084      	sub	sp, #16
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007886:	2300      	movs	r3, #0
 8007888:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	889b      	ldrh	r3, [r3, #4]
 800788e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	781b      	ldrb	r3, [r3, #0]
 8007894:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007898:	2b20      	cmp	r3, #32
 800789a:	d004      	beq.n	80078a6 <USBD_StdEPReq+0x2a>
 800789c:	2b40      	cmp	r3, #64	; 0x40
 800789e:	d002      	beq.n	80078a6 <USBD_StdEPReq+0x2a>
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d00a      	beq.n	80078ba <USBD_StdEPReq+0x3e>
 80078a4:	e137      	b.n	8007b16 <USBD_StdEPReq+0x29a>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	6839      	ldr	r1, [r7, #0]
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	4798      	blx	r3
 80078b4:	4603      	mov	r3, r0
 80078b6:	73fb      	strb	r3, [r7, #15]
    break;
 80078b8:	e132      	b.n	8007b20 <USBD_StdEPReq+0x2a4>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	785b      	ldrb	r3, [r3, #1]
 80078be:	2b01      	cmp	r3, #1
 80078c0:	d03e      	beq.n	8007940 <USBD_StdEPReq+0xc4>
 80078c2:	2b03      	cmp	r3, #3
 80078c4:	d002      	beq.n	80078cc <USBD_StdEPReq+0x50>
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d079      	beq.n	80079be <USBD_StdEPReq+0x142>
 80078ca:	e11e      	b.n	8007b0a <USBD_StdEPReq+0x28e>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80078d2:	2b02      	cmp	r3, #2
 80078d4:	d002      	beq.n	80078dc <USBD_StdEPReq+0x60>
 80078d6:	2b03      	cmp	r3, #3
 80078d8:	d015      	beq.n	8007906 <USBD_StdEPReq+0x8a>
 80078da:	e02b      	b.n	8007934 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80078dc:	7bbb      	ldrb	r3, [r7, #14]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d00c      	beq.n	80078fc <USBD_StdEPReq+0x80>
 80078e2:	7bbb      	ldrb	r3, [r7, #14]
 80078e4:	2b80      	cmp	r3, #128	; 0x80
 80078e6:	d009      	beq.n	80078fc <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 80078e8:	7bbb      	ldrb	r3, [r7, #14]
 80078ea:	4619      	mov	r1, r3
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f001 f94d 	bl	8008b8c <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80078f2:	2180      	movs	r1, #128	; 0x80
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f001 f949 	bl	8008b8c <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 80078fa:	e020      	b.n	800793e <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 80078fc:	6839      	ldr	r1, [r7, #0]
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f000 fc64 	bl	80081cc <USBD_CtlError>
        break;
 8007904:	e01b      	b.n	800793e <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	885b      	ldrh	r3, [r3, #2]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d10e      	bne.n	800792c <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800790e:	7bbb      	ldrb	r3, [r7, #14]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d00b      	beq.n	800792c <USBD_StdEPReq+0xb0>
 8007914:	7bbb      	ldrb	r3, [r7, #14]
 8007916:	2b80      	cmp	r3, #128	; 0x80
 8007918:	d008      	beq.n	800792c <USBD_StdEPReq+0xb0>
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	88db      	ldrh	r3, [r3, #6]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d104      	bne.n	800792c <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8007922:	7bbb      	ldrb	r3, [r7, #14]
 8007924:	4619      	mov	r1, r3
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f001 f930 	bl	8008b8c <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800792c:	6878      	ldr	r0, [r7, #4]
 800792e:	f000 fd18 	bl	8008362 <USBD_CtlSendStatus>

        break;
 8007932:	e004      	b.n	800793e <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8007934:	6839      	ldr	r1, [r7, #0]
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f000 fc48 	bl	80081cc <USBD_CtlError>
        break;
 800793c:	bf00      	nop
      }
      break;
 800793e:	e0e9      	b.n	8007b14 <USBD_StdEPReq+0x298>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007946:	2b02      	cmp	r3, #2
 8007948:	d002      	beq.n	8007950 <USBD_StdEPReq+0xd4>
 800794a:	2b03      	cmp	r3, #3
 800794c:	d015      	beq.n	800797a <USBD_StdEPReq+0xfe>
 800794e:	e02f      	b.n	80079b0 <USBD_StdEPReq+0x134>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007950:	7bbb      	ldrb	r3, [r7, #14]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d00c      	beq.n	8007970 <USBD_StdEPReq+0xf4>
 8007956:	7bbb      	ldrb	r3, [r7, #14]
 8007958:	2b80      	cmp	r3, #128	; 0x80
 800795a:	d009      	beq.n	8007970 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800795c:	7bbb      	ldrb	r3, [r7, #14]
 800795e:	4619      	mov	r1, r3
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f001 f913 	bl	8008b8c <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007966:	2180      	movs	r1, #128	; 0x80
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	f001 f90f 	bl	8008b8c <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800796e:	e025      	b.n	80079bc <USBD_StdEPReq+0x140>
          USBD_CtlError(pdev, req);
 8007970:	6839      	ldr	r1, [r7, #0]
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f000 fc2a 	bl	80081cc <USBD_CtlError>
        break;
 8007978:	e020      	b.n	80079bc <USBD_StdEPReq+0x140>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	885b      	ldrh	r3, [r3, #2]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d11b      	bne.n	80079ba <USBD_StdEPReq+0x13e>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8007982:	7bbb      	ldrb	r3, [r7, #14]
 8007984:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007988:	2b00      	cmp	r3, #0
 800798a:	d004      	beq.n	8007996 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800798c:	7bbb      	ldrb	r3, [r7, #14]
 800798e:	4619      	mov	r1, r3
 8007990:	6878      	ldr	r0, [r7, #4]
 8007992:	f001 f931 	bl	8008bf8 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 fce3 	bl	8008362 <USBD_CtlSendStatus>
          ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80079a2:	689b      	ldr	r3, [r3, #8]
 80079a4:	6839      	ldr	r1, [r7, #0]
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	4798      	blx	r3
 80079aa:	4603      	mov	r3, r0
 80079ac:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80079ae:	e004      	b.n	80079ba <USBD_StdEPReq+0x13e>

      default:
        USBD_CtlError(pdev, req);
 80079b0:	6839      	ldr	r1, [r7, #0]
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f000 fc0a 	bl	80081cc <USBD_CtlError>
        break;
 80079b8:	e000      	b.n	80079bc <USBD_StdEPReq+0x140>
        break;
 80079ba:	bf00      	nop
      }
      break;
 80079bc:	e0aa      	b.n	8007b14 <USBD_StdEPReq+0x298>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80079c4:	2b02      	cmp	r3, #2
 80079c6:	d002      	beq.n	80079ce <USBD_StdEPReq+0x152>
 80079c8:	2b03      	cmp	r3, #3
 80079ca:	d032      	beq.n	8007a32 <USBD_StdEPReq+0x1b6>
 80079cc:	e097      	b.n	8007afe <USBD_StdEPReq+0x282>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80079ce:	7bbb      	ldrb	r3, [r7, #14]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d007      	beq.n	80079e4 <USBD_StdEPReq+0x168>
 80079d4:	7bbb      	ldrb	r3, [r7, #14]
 80079d6:	2b80      	cmp	r3, #128	; 0x80
 80079d8:	d004      	beq.n	80079e4 <USBD_StdEPReq+0x168>
        {
          USBD_CtlError(pdev, req);
 80079da:	6839      	ldr	r1, [r7, #0]
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f000 fbf5 	bl	80081cc <USBD_CtlError>
          break;
 80079e2:	e091      	b.n	8007b08 <USBD_StdEPReq+0x28c>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80079e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	da0b      	bge.n	8007a04 <USBD_StdEPReq+0x188>
 80079ec:	7bbb      	ldrb	r3, [r7, #14]
 80079ee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80079f2:	4613      	mov	r3, r2
 80079f4:	009b      	lsls	r3, r3, #2
 80079f6:	4413      	add	r3, r2
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	3310      	adds	r3, #16
 80079fc:	687a      	ldr	r2, [r7, #4]
 80079fe:	4413      	add	r3, r2
 8007a00:	3304      	adds	r3, #4
 8007a02:	e00b      	b.n	8007a1c <USBD_StdEPReq+0x1a0>
              &pdev->ep_out[ep_addr & 0x7FU];
 8007a04:	7bbb      	ldrb	r3, [r7, #14]
 8007a06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a0a:	4613      	mov	r3, r2
 8007a0c:	009b      	lsls	r3, r3, #2
 8007a0e:	4413      	add	r3, r2
 8007a10:	009b      	lsls	r3, r3, #2
 8007a12:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	4413      	add	r3, r2
 8007a1a:	3304      	adds	r3, #4
 8007a1c:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	2200      	movs	r2, #0
 8007a22:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	2202      	movs	r2, #2
 8007a28:	4619      	mov	r1, r3
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f000 fc3f 	bl	80082ae <USBD_CtlSendData>
        break;
 8007a30:	e06a      	b.n	8007b08 <USBD_StdEPReq+0x28c>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8007a32:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	da11      	bge.n	8007a5e <USBD_StdEPReq+0x1e2>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007a3a:	7bbb      	ldrb	r3, [r7, #14]
 8007a3c:	f003 020f 	and.w	r2, r3, #15
 8007a40:	6879      	ldr	r1, [r7, #4]
 8007a42:	4613      	mov	r3, r2
 8007a44:	009b      	lsls	r3, r3, #2
 8007a46:	4413      	add	r3, r2
 8007a48:	009b      	lsls	r3, r3, #2
 8007a4a:	440b      	add	r3, r1
 8007a4c:	3324      	adds	r3, #36	; 0x24
 8007a4e:	881b      	ldrh	r3, [r3, #0]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d117      	bne.n	8007a84 <USBD_StdEPReq+0x208>
          {
            USBD_CtlError(pdev, req);
 8007a54:	6839      	ldr	r1, [r7, #0]
 8007a56:	6878      	ldr	r0, [r7, #4]
 8007a58:	f000 fbb8 	bl	80081cc <USBD_CtlError>
            break;
 8007a5c:	e054      	b.n	8007b08 <USBD_StdEPReq+0x28c>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007a5e:	7bbb      	ldrb	r3, [r7, #14]
 8007a60:	f003 020f 	and.w	r2, r3, #15
 8007a64:	6879      	ldr	r1, [r7, #4]
 8007a66:	4613      	mov	r3, r2
 8007a68:	009b      	lsls	r3, r3, #2
 8007a6a:	4413      	add	r3, r2
 8007a6c:	009b      	lsls	r3, r3, #2
 8007a6e:	440b      	add	r3, r1
 8007a70:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007a74:	881b      	ldrh	r3, [r3, #0]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d104      	bne.n	8007a84 <USBD_StdEPReq+0x208>
          {
            USBD_CtlError(pdev, req);
 8007a7a:	6839      	ldr	r1, [r7, #0]
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f000 fba5 	bl	80081cc <USBD_CtlError>
            break;
 8007a82:	e041      	b.n	8007b08 <USBD_StdEPReq+0x28c>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a84:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	da0b      	bge.n	8007aa4 <USBD_StdEPReq+0x228>
 8007a8c:	7bbb      	ldrb	r3, [r7, #14]
 8007a8e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007a92:	4613      	mov	r3, r2
 8007a94:	009b      	lsls	r3, r3, #2
 8007a96:	4413      	add	r3, r2
 8007a98:	009b      	lsls	r3, r3, #2
 8007a9a:	3310      	adds	r3, #16
 8007a9c:	687a      	ldr	r2, [r7, #4]
 8007a9e:	4413      	add	r3, r2
 8007aa0:	3304      	adds	r3, #4
 8007aa2:	e00b      	b.n	8007abc <USBD_StdEPReq+0x240>
              &pdev->ep_out[ep_addr & 0x7FU];
 8007aa4:	7bbb      	ldrb	r3, [r7, #14]
 8007aa6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007aaa:	4613      	mov	r3, r2
 8007aac:	009b      	lsls	r3, r3, #2
 8007aae:	4413      	add	r3, r2
 8007ab0:	009b      	lsls	r3, r3, #2
 8007ab2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007ab6:	687a      	ldr	r2, [r7, #4]
 8007ab8:	4413      	add	r3, r2
 8007aba:	3304      	adds	r3, #4
 8007abc:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007abe:	7bbb      	ldrb	r3, [r7, #14]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d002      	beq.n	8007aca <USBD_StdEPReq+0x24e>
 8007ac4:	7bbb      	ldrb	r3, [r7, #14]
 8007ac6:	2b80      	cmp	r3, #128	; 0x80
 8007ac8:	d103      	bne.n	8007ad2 <USBD_StdEPReq+0x256>
          {
            pep->status = 0x0000U;
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	2200      	movs	r2, #0
 8007ace:	601a      	str	r2, [r3, #0]
 8007ad0:	e00e      	b.n	8007af0 <USBD_StdEPReq+0x274>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007ad2:	7bbb      	ldrb	r3, [r7, #14]
 8007ad4:	4619      	mov	r1, r3
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f001 f8c4 	bl	8008c64 <USBD_LL_IsStallEP>
 8007adc:	4603      	mov	r3, r0
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d003      	beq.n	8007aea <USBD_StdEPReq+0x26e>
          {
            pep->status = 0x0001U;
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	601a      	str	r2, [r3, #0]
 8007ae8:	e002      	b.n	8007af0 <USBD_StdEPReq+0x274>
          }
          else
          {
            pep->status = 0x0000U;
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	2200      	movs	r2, #0
 8007aee:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	2202      	movs	r2, #2
 8007af4:	4619      	mov	r1, r3
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	f000 fbd9 	bl	80082ae <USBD_CtlSendData>
          break;
 8007afc:	e004      	b.n	8007b08 <USBD_StdEPReq+0x28c>

      default:
        USBD_CtlError(pdev, req);
 8007afe:	6839      	ldr	r1, [r7, #0]
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f000 fb63 	bl	80081cc <USBD_CtlError>
        break;
 8007b06:	bf00      	nop
      }
      break;
 8007b08:	e004      	b.n	8007b14 <USBD_StdEPReq+0x298>

    default:
      USBD_CtlError(pdev, req);
 8007b0a:	6839      	ldr	r1, [r7, #0]
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	f000 fb5d 	bl	80081cc <USBD_CtlError>
      break;
 8007b12:	bf00      	nop
    }
    break;
 8007b14:	e004      	b.n	8007b20 <USBD_StdEPReq+0x2a4>

  default:
    USBD_CtlError(pdev, req);
 8007b16:	6839      	ldr	r1, [r7, #0]
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	f000 fb57 	bl	80081cc <USBD_CtlError>
    break;
 8007b1e:	bf00      	nop
  }

  return ret;
 8007b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b22:	4618      	mov	r0, r3
 8007b24:	3710      	adds	r7, #16
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}
	...

08007b2c <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b084      	sub	sp, #16
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
 8007b34:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007b36:	2300      	movs	r3, #0
 8007b38:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007b3e:	2300      	movs	r3, #0
 8007b40:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	885b      	ldrh	r3, [r3, #2]
 8007b46:	0a1b      	lsrs	r3, r3, #8
 8007b48:	b29b      	uxth	r3, r3
 8007b4a:	3b01      	subs	r3, #1
 8007b4c:	2b0e      	cmp	r3, #14
 8007b4e:	f200 8152 	bhi.w	8007df6 <USBD_GetDescriptor+0x2ca>
 8007b52:	a201      	add	r2, pc, #4	; (adr r2, 8007b58 <USBD_GetDescriptor+0x2c>)
 8007b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b58:	08007bc9 	.word	0x08007bc9
 8007b5c:	08007be1 	.word	0x08007be1
 8007b60:	08007c21 	.word	0x08007c21
 8007b64:	08007df7 	.word	0x08007df7
 8007b68:	08007df7 	.word	0x08007df7
 8007b6c:	08007d97 	.word	0x08007d97
 8007b70:	08007dc3 	.word	0x08007dc3
 8007b74:	08007df7 	.word	0x08007df7
 8007b78:	08007df7 	.word	0x08007df7
 8007b7c:	08007df7 	.word	0x08007df7
 8007b80:	08007df7 	.word	0x08007df7
 8007b84:	08007df7 	.word	0x08007df7
 8007b88:	08007df7 	.word	0x08007df7
 8007b8c:	08007df7 	.word	0x08007df7
 8007b90:	08007b95 	.word	0x08007b95
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
  case USB_DESC_TYPE_BOS:
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b9a:	69db      	ldr	r3, [r3, #28]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d00b      	beq.n	8007bb8 <USBD_GetDescriptor+0x8c>
    {
      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ba6:	69db      	ldr	r3, [r3, #28]
 8007ba8:	687a      	ldr	r2, [r7, #4]
 8007baa:	7c12      	ldrb	r2, [r2, #16]
 8007bac:	f107 0108 	add.w	r1, r7, #8
 8007bb0:	4610      	mov	r0, r2
 8007bb2:	4798      	blx	r3
 8007bb4:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8007bb6:	e126      	b.n	8007e06 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8007bb8:	6839      	ldr	r1, [r7, #0]
 8007bba:	6878      	ldr	r0, [r7, #4]
 8007bbc:	f000 fb06 	bl	80081cc <USBD_CtlError>
      err++;
 8007bc0:	7afb      	ldrb	r3, [r7, #11]
 8007bc2:	3301      	adds	r3, #1
 8007bc4:	72fb      	strb	r3, [r7, #11]
    break;
 8007bc6:	e11e      	b.n	8007e06 <USBD_GetDescriptor+0x2da>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	687a      	ldr	r2, [r7, #4]
 8007bd2:	7c12      	ldrb	r2, [r2, #16]
 8007bd4:	f107 0108 	add.w	r1, r7, #8
 8007bd8:	4610      	mov	r0, r2
 8007bda:	4798      	blx	r3
 8007bdc:	60f8      	str	r0, [r7, #12]
    break;
 8007bde:	e112      	b.n	8007e06 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	7c1b      	ldrb	r3, [r3, #16]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d10d      	bne.n	8007c04 <USBD_GetDescriptor+0xd8>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bf0:	f107 0208 	add.w	r2, r7, #8
 8007bf4:	4610      	mov	r0, r2
 8007bf6:	4798      	blx	r3
 8007bf8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	3301      	adds	r3, #1
 8007bfe:	2202      	movs	r2, #2
 8007c00:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8007c02:	e100      	b.n	8007e06 <USBD_GetDescriptor+0x2da>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c0c:	f107 0208 	add.w	r2, r7, #8
 8007c10:	4610      	mov	r0, r2
 8007c12:	4798      	blx	r3
 8007c14:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	3301      	adds	r3, #1
 8007c1a:	2202      	movs	r2, #2
 8007c1c:	701a      	strb	r2, [r3, #0]
    break;
 8007c1e:	e0f2      	b.n	8007e06 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	885b      	ldrh	r3, [r3, #2]
 8007c24:	b2db      	uxtb	r3, r3
 8007c26:	2b05      	cmp	r3, #5
 8007c28:	f200 80ac 	bhi.w	8007d84 <USBD_GetDescriptor+0x258>
 8007c2c:	a201      	add	r2, pc, #4	; (adr r2, 8007c34 <USBD_GetDescriptor+0x108>)
 8007c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c32:	bf00      	nop
 8007c34:	08007c4d 	.word	0x08007c4d
 8007c38:	08007c81 	.word	0x08007c81
 8007c3c:	08007cb5 	.word	0x08007cb5
 8007c40:	08007ce9 	.word	0x08007ce9
 8007c44:	08007d1d 	.word	0x08007d1d
 8007c48:	08007d51 	.word	0x08007d51
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c52:	685b      	ldr	r3, [r3, #4]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d00b      	beq.n	8007c70 <USBD_GetDescriptor+0x144>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c5e:	685b      	ldr	r3, [r3, #4]
 8007c60:	687a      	ldr	r2, [r7, #4]
 8007c62:	7c12      	ldrb	r2, [r2, #16]
 8007c64:	f107 0108 	add.w	r1, r7, #8
 8007c68:	4610      	mov	r0, r2
 8007c6a:	4798      	blx	r3
 8007c6c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007c6e:	e091      	b.n	8007d94 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8007c70:	6839      	ldr	r1, [r7, #0]
 8007c72:	6878      	ldr	r0, [r7, #4]
 8007c74:	f000 faaa 	bl	80081cc <USBD_CtlError>
        err++;
 8007c78:	7afb      	ldrb	r3, [r7, #11]
 8007c7a:	3301      	adds	r3, #1
 8007c7c:	72fb      	strb	r3, [r7, #11]
      break;
 8007c7e:	e089      	b.n	8007d94 <USBD_GetDescriptor+0x268>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c86:	689b      	ldr	r3, [r3, #8]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d00b      	beq.n	8007ca4 <USBD_GetDescriptor+0x178>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c92:	689b      	ldr	r3, [r3, #8]
 8007c94:	687a      	ldr	r2, [r7, #4]
 8007c96:	7c12      	ldrb	r2, [r2, #16]
 8007c98:	f107 0108 	add.w	r1, r7, #8
 8007c9c:	4610      	mov	r0, r2
 8007c9e:	4798      	blx	r3
 8007ca0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007ca2:	e077      	b.n	8007d94 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8007ca4:	6839      	ldr	r1, [r7, #0]
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f000 fa90 	bl	80081cc <USBD_CtlError>
        err++;
 8007cac:	7afb      	ldrb	r3, [r7, #11]
 8007cae:	3301      	adds	r3, #1
 8007cb0:	72fb      	strb	r3, [r7, #11]
      break;
 8007cb2:	e06f      	b.n	8007d94 <USBD_GetDescriptor+0x268>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007cba:	68db      	ldr	r3, [r3, #12]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d00b      	beq.n	8007cd8 <USBD_GetDescriptor+0x1ac>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007cc6:	68db      	ldr	r3, [r3, #12]
 8007cc8:	687a      	ldr	r2, [r7, #4]
 8007cca:	7c12      	ldrb	r2, [r2, #16]
 8007ccc:	f107 0108 	add.w	r1, r7, #8
 8007cd0:	4610      	mov	r0, r2
 8007cd2:	4798      	blx	r3
 8007cd4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007cd6:	e05d      	b.n	8007d94 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8007cd8:	6839      	ldr	r1, [r7, #0]
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 fa76 	bl	80081cc <USBD_CtlError>
        err++;
 8007ce0:	7afb      	ldrb	r3, [r7, #11]
 8007ce2:	3301      	adds	r3, #1
 8007ce4:	72fb      	strb	r3, [r7, #11]
      break;
 8007ce6:	e055      	b.n	8007d94 <USBD_GetDescriptor+0x268>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007cee:	691b      	ldr	r3, [r3, #16]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d00b      	beq.n	8007d0c <USBD_GetDescriptor+0x1e0>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007cfa:	691b      	ldr	r3, [r3, #16]
 8007cfc:	687a      	ldr	r2, [r7, #4]
 8007cfe:	7c12      	ldrb	r2, [r2, #16]
 8007d00:	f107 0108 	add.w	r1, r7, #8
 8007d04:	4610      	mov	r0, r2
 8007d06:	4798      	blx	r3
 8007d08:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007d0a:	e043      	b.n	8007d94 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8007d0c:	6839      	ldr	r1, [r7, #0]
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	f000 fa5c 	bl	80081cc <USBD_CtlError>
        err++;
 8007d14:	7afb      	ldrb	r3, [r7, #11]
 8007d16:	3301      	adds	r3, #1
 8007d18:	72fb      	strb	r3, [r7, #11]
      break;
 8007d1a:	e03b      	b.n	8007d94 <USBD_GetDescriptor+0x268>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d22:	695b      	ldr	r3, [r3, #20]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d00b      	beq.n	8007d40 <USBD_GetDescriptor+0x214>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d2e:	695b      	ldr	r3, [r3, #20]
 8007d30:	687a      	ldr	r2, [r7, #4]
 8007d32:	7c12      	ldrb	r2, [r2, #16]
 8007d34:	f107 0108 	add.w	r1, r7, #8
 8007d38:	4610      	mov	r0, r2
 8007d3a:	4798      	blx	r3
 8007d3c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007d3e:	e029      	b.n	8007d94 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8007d40:	6839      	ldr	r1, [r7, #0]
 8007d42:	6878      	ldr	r0, [r7, #4]
 8007d44:	f000 fa42 	bl	80081cc <USBD_CtlError>
        err++;
 8007d48:	7afb      	ldrb	r3, [r7, #11]
 8007d4a:	3301      	adds	r3, #1
 8007d4c:	72fb      	strb	r3, [r7, #11]
      break;
 8007d4e:	e021      	b.n	8007d94 <USBD_GetDescriptor+0x268>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d56:	699b      	ldr	r3, [r3, #24]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d00b      	beq.n	8007d74 <USBD_GetDescriptor+0x248>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d62:	699b      	ldr	r3, [r3, #24]
 8007d64:	687a      	ldr	r2, [r7, #4]
 8007d66:	7c12      	ldrb	r2, [r2, #16]
 8007d68:	f107 0108 	add.w	r1, r7, #8
 8007d6c:	4610      	mov	r0, r2
 8007d6e:	4798      	blx	r3
 8007d70:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007d72:	e00f      	b.n	8007d94 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8007d74:	6839      	ldr	r1, [r7, #0]
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f000 fa28 	bl	80081cc <USBD_CtlError>
        err++;
 8007d7c:	7afb      	ldrb	r3, [r7, #11]
 8007d7e:	3301      	adds	r3, #1
 8007d80:	72fb      	strb	r3, [r7, #11]
      break;
 8007d82:	e007      	b.n	8007d94 <USBD_GetDescriptor+0x268>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8007d84:	6839      	ldr	r1, [r7, #0]
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	f000 fa20 	bl	80081cc <USBD_CtlError>
      err++;
 8007d8c:	7afb      	ldrb	r3, [r7, #11]
 8007d8e:	3301      	adds	r3, #1
 8007d90:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8007d92:	bf00      	nop
    }
    break;
 8007d94:	e037      	b.n	8007e06 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	7c1b      	ldrb	r3, [r3, #16]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d109      	bne.n	8007db2 <USBD_GetDescriptor+0x286>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007da4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007da6:	f107 0208 	add.w	r2, r7, #8
 8007daa:	4610      	mov	r0, r2
 8007dac:	4798      	blx	r3
 8007dae:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8007db0:	e029      	b.n	8007e06 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8007db2:	6839      	ldr	r1, [r7, #0]
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	f000 fa09 	bl	80081cc <USBD_CtlError>
      err++;
 8007dba:	7afb      	ldrb	r3, [r7, #11]
 8007dbc:	3301      	adds	r3, #1
 8007dbe:	72fb      	strb	r3, [r7, #11]
    break;
 8007dc0:	e021      	b.n	8007e06 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	7c1b      	ldrb	r3, [r3, #16]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d10d      	bne.n	8007de6 <USBD_GetDescriptor+0x2ba>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dd2:	f107 0208 	add.w	r2, r7, #8
 8007dd6:	4610      	mov	r0, r2
 8007dd8:	4798      	blx	r3
 8007dda:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	3301      	adds	r3, #1
 8007de0:	2207      	movs	r2, #7
 8007de2:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8007de4:	e00f      	b.n	8007e06 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8007de6:	6839      	ldr	r1, [r7, #0]
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	f000 f9ef 	bl	80081cc <USBD_CtlError>
      err++;
 8007dee:	7afb      	ldrb	r3, [r7, #11]
 8007df0:	3301      	adds	r3, #1
 8007df2:	72fb      	strb	r3, [r7, #11]
    break;
 8007df4:	e007      	b.n	8007e06 <USBD_GetDescriptor+0x2da>

  default:
    USBD_CtlError(pdev, req);
 8007df6:	6839      	ldr	r1, [r7, #0]
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f000 f9e7 	bl	80081cc <USBD_CtlError>
    err++;
 8007dfe:	7afb      	ldrb	r3, [r7, #11]
 8007e00:	3301      	adds	r3, #1
 8007e02:	72fb      	strb	r3, [r7, #11]
    break;
 8007e04:	bf00      	nop
  }

  if (err != 0U)
 8007e06:	7afb      	ldrb	r3, [r7, #11]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d11e      	bne.n	8007e4a <USBD_GetDescriptor+0x31e>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	88db      	ldrh	r3, [r3, #6]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d016      	beq.n	8007e42 <USBD_GetDescriptor+0x316>
    {
      if (len != 0U)
 8007e14:	893b      	ldrh	r3, [r7, #8]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d00e      	beq.n	8007e38 <USBD_GetDescriptor+0x30c>
      {
        len = MIN(len, req->wLength);
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	88da      	ldrh	r2, [r3, #6]
 8007e1e:	893b      	ldrh	r3, [r7, #8]
 8007e20:	4293      	cmp	r3, r2
 8007e22:	bf28      	it	cs
 8007e24:	4613      	movcs	r3, r2
 8007e26:	b29b      	uxth	r3, r3
 8007e28:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8007e2a:	893b      	ldrh	r3, [r7, #8]
 8007e2c:	461a      	mov	r2, r3
 8007e2e:	68f9      	ldr	r1, [r7, #12]
 8007e30:	6878      	ldr	r0, [r7, #4]
 8007e32:	f000 fa3c 	bl	80082ae <USBD_CtlSendData>
 8007e36:	e009      	b.n	8007e4c <USBD_GetDescriptor+0x320>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8007e38:	6839      	ldr	r1, [r7, #0]
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f000 f9c6 	bl	80081cc <USBD_CtlError>
 8007e40:	e004      	b.n	8007e4c <USBD_GetDescriptor+0x320>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f000 fa8d 	bl	8008362 <USBD_CtlSendStatus>
 8007e48:	e000      	b.n	8007e4c <USBD_GetDescriptor+0x320>
    return;
 8007e4a:	bf00      	nop
    }
  }
}
 8007e4c:	3710      	adds	r7, #16
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bd80      	pop	{r7, pc}
 8007e52:	bf00      	nop

08007e54 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b084      	sub	sp, #16
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
 8007e5c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	889b      	ldrh	r3, [r3, #4]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d130      	bne.n	8007ec8 <USBD_SetAddress+0x74>
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	88db      	ldrh	r3, [r3, #6]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d12c      	bne.n	8007ec8 <USBD_SetAddress+0x74>
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	885b      	ldrh	r3, [r3, #2]
 8007e72:	2b7f      	cmp	r3, #127	; 0x7f
 8007e74:	d828      	bhi.n	8007ec8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	885b      	ldrh	r3, [r3, #2]
 8007e7a:	b2db      	uxtb	r3, r3
 8007e7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e80:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e88:	2b03      	cmp	r3, #3
 8007e8a:	d104      	bne.n	8007e96 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8007e8c:	6839      	ldr	r1, [r7, #0]
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f000 f99c 	bl	80081cc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e94:	e01c      	b.n	8007ed0 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	7bfa      	ldrb	r2, [r7, #15]
 8007e9a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007e9e:	7bfb      	ldrb	r3, [r7, #15]
 8007ea0:	4619      	mov	r1, r3
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 ff0c 	bl	8008cc0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f000 fa5a 	bl	8008362 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007eae:	7bfb      	ldrb	r3, [r7, #15]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d004      	beq.n	8007ebe <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2202      	movs	r2, #2
 8007eb8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ebc:	e008      	b.n	8007ed0 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2201      	movs	r2, #1
 8007ec2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ec6:	e003      	b.n	8007ed0 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007ec8:	6839      	ldr	r1, [r7, #0]
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f000 f97e 	bl	80081cc <USBD_CtlError>
  }
}
 8007ed0:	bf00      	nop
 8007ed2:	3710      	adds	r7, #16
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	bd80      	pop	{r7, pc}

08007ed8 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b084      	sub	sp, #16
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
 8007ee0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	885b      	ldrh	r3, [r3, #2]
 8007eea:	b2da      	uxtb	r2, r3
 8007eec:	4b4b      	ldr	r3, [pc, #300]	; (800801c <USBD_SetConfig+0x144>)
 8007eee:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007ef0:	4b4a      	ldr	r3, [pc, #296]	; (800801c <USBD_SetConfig+0x144>)
 8007ef2:	781b      	ldrb	r3, [r3, #0]
 8007ef4:	2b01      	cmp	r3, #1
 8007ef6:	d905      	bls.n	8007f04 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007ef8:	6839      	ldr	r1, [r7, #0]
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f000 f966 	bl	80081cc <USBD_CtlError>
    return USBD_FAIL;
 8007f00:	2303      	movs	r3, #3
 8007f02:	e087      	b.n	8008014 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f0a:	2b02      	cmp	r3, #2
 8007f0c:	d002      	beq.n	8007f14 <USBD_SetConfig+0x3c>
 8007f0e:	2b03      	cmp	r3, #3
 8007f10:	d025      	beq.n	8007f5e <USBD_SetConfig+0x86>
 8007f12:	e071      	b.n	8007ff8 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8007f14:	4b41      	ldr	r3, [pc, #260]	; (800801c <USBD_SetConfig+0x144>)
 8007f16:	781b      	ldrb	r3, [r3, #0]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d01c      	beq.n	8007f56 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8007f1c:	4b3f      	ldr	r3, [pc, #252]	; (800801c <USBD_SetConfig+0x144>)
 8007f1e:	781b      	ldrb	r3, [r3, #0]
 8007f20:	461a      	mov	r2, r3
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 8007f26:	4b3d      	ldr	r3, [pc, #244]	; (800801c <USBD_SetConfig+0x144>)
 8007f28:	781b      	ldrb	r3, [r3, #0]
 8007f2a:	4619      	mov	r1, r3
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f7ff f9bd 	bl	80072ac <USBD_SetClassConfig>
 8007f32:	4603      	mov	r3, r0
 8007f34:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 8007f36:	7bfb      	ldrb	r3, [r7, #15]
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d004      	beq.n	8007f46 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8007f3c:	6839      	ldr	r1, [r7, #0]
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f000 f944 	bl	80081cc <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8007f44:	e065      	b.n	8008012 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f000 fa0b 	bl	8008362 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2203      	movs	r2, #3
 8007f50:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8007f54:	e05d      	b.n	8008012 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8007f56:	6878      	ldr	r0, [r7, #4]
 8007f58:	f000 fa03 	bl	8008362 <USBD_CtlSendStatus>
    break;
 8007f5c:	e059      	b.n	8008012 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8007f5e:	4b2f      	ldr	r3, [pc, #188]	; (800801c <USBD_SetConfig+0x144>)
 8007f60:	781b      	ldrb	r3, [r3, #0]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d112      	bne.n	8007f8c <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2202      	movs	r2, #2
 8007f6a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8007f6e:	4b2b      	ldr	r3, [pc, #172]	; (800801c <USBD_SetConfig+0x144>)
 8007f70:	781b      	ldrb	r3, [r3, #0]
 8007f72:	461a      	mov	r2, r3
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007f78:	4b28      	ldr	r3, [pc, #160]	; (800801c <USBD_SetConfig+0x144>)
 8007f7a:	781b      	ldrb	r3, [r3, #0]
 8007f7c:	4619      	mov	r1, r3
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f7ff f9b0 	bl	80072e4 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8007f84:	6878      	ldr	r0, [r7, #4]
 8007f86:	f000 f9ec 	bl	8008362 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8007f8a:	e042      	b.n	8008012 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8007f8c:	4b23      	ldr	r3, [pc, #140]	; (800801c <USBD_SetConfig+0x144>)
 8007f8e:	781b      	ldrb	r3, [r3, #0]
 8007f90:	461a      	mov	r2, r3
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	429a      	cmp	r2, r3
 8007f98:	d02a      	beq.n	8007ff0 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	b2db      	uxtb	r3, r3
 8007fa0:	4619      	mov	r1, r3
 8007fa2:	6878      	ldr	r0, [r7, #4]
 8007fa4:	f7ff f99e 	bl	80072e4 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8007fa8:	4b1c      	ldr	r3, [pc, #112]	; (800801c <USBD_SetConfig+0x144>)
 8007faa:	781b      	ldrb	r3, [r3, #0]
 8007fac:	461a      	mov	r2, r3
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8007fb2:	4b1a      	ldr	r3, [pc, #104]	; (800801c <USBD_SetConfig+0x144>)
 8007fb4:	781b      	ldrb	r3, [r3, #0]
 8007fb6:	4619      	mov	r1, r3
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	f7ff f977 	bl	80072ac <USBD_SetClassConfig>
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8007fc2:	7bfb      	ldrb	r3, [r7, #15]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d00f      	beq.n	8007fe8 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8007fc8:	6839      	ldr	r1, [r7, #0]
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f000 f8fe 	bl	80081cc <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	685b      	ldr	r3, [r3, #4]
 8007fd4:	b2db      	uxtb	r3, r3
 8007fd6:	4619      	mov	r1, r3
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f7ff f983 	bl	80072e4 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	2202      	movs	r2, #2
 8007fe2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8007fe6:	e014      	b.n	8008012 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f000 f9ba 	bl	8008362 <USBD_CtlSendStatus>
    break;
 8007fee:	e010      	b.n	8008012 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f000 f9b6 	bl	8008362 <USBD_CtlSendStatus>
    break;
 8007ff6:	e00c      	b.n	8008012 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8007ff8:	6839      	ldr	r1, [r7, #0]
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f000 f8e6 	bl	80081cc <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008000:	4b06      	ldr	r3, [pc, #24]	; (800801c <USBD_SetConfig+0x144>)
 8008002:	781b      	ldrb	r3, [r3, #0]
 8008004:	4619      	mov	r1, r3
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f7ff f96c 	bl	80072e4 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800800c:	2303      	movs	r3, #3
 800800e:	73fb      	strb	r3, [r7, #15]
    break;
 8008010:	bf00      	nop
  }

  return ret;
 8008012:	7bfb      	ldrb	r3, [r7, #15]
}
 8008014:	4618      	mov	r0, r3
 8008016:	3710      	adds	r7, #16
 8008018:	46bd      	mov	sp, r7
 800801a:	bd80      	pop	{r7, pc}
 800801c:	20000214 	.word	0x20000214

08008020 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b082      	sub	sp, #8
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
 8008028:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	88db      	ldrh	r3, [r3, #6]
 800802e:	2b01      	cmp	r3, #1
 8008030:	d004      	beq.n	800803c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008032:	6839      	ldr	r1, [r7, #0]
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f000 f8c9 	bl	80081cc <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800803a:	e021      	b.n	8008080 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008042:	2b01      	cmp	r3, #1
 8008044:	db17      	blt.n	8008076 <USBD_GetConfig+0x56>
 8008046:	2b02      	cmp	r3, #2
 8008048:	dd02      	ble.n	8008050 <USBD_GetConfig+0x30>
 800804a:	2b03      	cmp	r3, #3
 800804c:	d00b      	beq.n	8008066 <USBD_GetConfig+0x46>
 800804e:	e012      	b.n	8008076 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2200      	movs	r2, #0
 8008054:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	3308      	adds	r3, #8
 800805a:	2201      	movs	r2, #1
 800805c:	4619      	mov	r1, r3
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f000 f925 	bl	80082ae <USBD_CtlSendData>
      break;
 8008064:	e00c      	b.n	8008080 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	3304      	adds	r3, #4
 800806a:	2201      	movs	r2, #1
 800806c:	4619      	mov	r1, r3
 800806e:	6878      	ldr	r0, [r7, #4]
 8008070:	f000 f91d 	bl	80082ae <USBD_CtlSendData>
      break;
 8008074:	e004      	b.n	8008080 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 8008076:	6839      	ldr	r1, [r7, #0]
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f000 f8a7 	bl	80081cc <USBD_CtlError>
      break;
 800807e:	bf00      	nop
}
 8008080:	bf00      	nop
 8008082:	3708      	adds	r7, #8
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}

08008088 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b082      	sub	sp, #8
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
 8008090:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008098:	3b01      	subs	r3, #1
 800809a:	2b02      	cmp	r3, #2
 800809c:	d81e      	bhi.n	80080dc <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	88db      	ldrh	r3, [r3, #6]
 80080a2:	2b02      	cmp	r3, #2
 80080a4:	d004      	beq.n	80080b0 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 80080a6:	6839      	ldr	r1, [r7, #0]
 80080a8:	6878      	ldr	r0, [r7, #4]
 80080aa:	f000 f88f 	bl	80081cc <USBD_CtlError>
      break;
 80080ae:	e01a      	b.n	80080e6 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2201      	movs	r2, #1
 80080b4:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d005      	beq.n	80080cc <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	68db      	ldr	r3, [r3, #12]
 80080c4:	f043 0202 	orr.w	r2, r3, #2
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	330c      	adds	r3, #12
 80080d0:	2202      	movs	r2, #2
 80080d2:	4619      	mov	r1, r3
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f000 f8ea 	bl	80082ae <USBD_CtlSendData>
    break;
 80080da:	e004      	b.n	80080e6 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 80080dc:	6839      	ldr	r1, [r7, #0]
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f000 f874 	bl	80081cc <USBD_CtlError>
    break;
 80080e4:	bf00      	nop
  }
}
 80080e6:	bf00      	nop
 80080e8:	3708      	adds	r7, #8
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}

080080ee <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080ee:	b580      	push	{r7, lr}
 80080f0:	b082      	sub	sp, #8
 80080f2:	af00      	add	r7, sp, #0
 80080f4:	6078      	str	r0, [r7, #4]
 80080f6:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	885b      	ldrh	r3, [r3, #2]
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	d106      	bne.n	800810e <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2201      	movs	r2, #1
 8008104:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f000 f92a 	bl	8008362 <USBD_CtlSendStatus>
  }
}
 800810e:	bf00      	nop
 8008110:	3708      	adds	r7, #8
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}

08008116 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008116:	b580      	push	{r7, lr}
 8008118:	b082      	sub	sp, #8
 800811a:	af00      	add	r7, sp, #0
 800811c:	6078      	str	r0, [r7, #4]
 800811e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008126:	3b01      	subs	r3, #1
 8008128:	2b02      	cmp	r3, #2
 800812a:	d80b      	bhi.n	8008144 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800812c:	683b      	ldr	r3, [r7, #0]
 800812e:	885b      	ldrh	r3, [r3, #2]
 8008130:	2b01      	cmp	r3, #1
 8008132:	d10c      	bne.n	800814e <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2200      	movs	r2, #0
 8008138:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800813c:	6878      	ldr	r0, [r7, #4]
 800813e:	f000 f910 	bl	8008362 <USBD_CtlSendStatus>
      }
      break;
 8008142:	e004      	b.n	800814e <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008144:	6839      	ldr	r1, [r7, #0]
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f000 f840 	bl	80081cc <USBD_CtlError>
      break;
 800814c:	e000      	b.n	8008150 <USBD_ClrFeature+0x3a>
      break;
 800814e:	bf00      	nop
  }
}
 8008150:	bf00      	nop
 8008152:	3708      	adds	r7, #8
 8008154:	46bd      	mov	sp, r7
 8008156:	bd80      	pop	{r7, pc}

08008158 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b084      	sub	sp, #16
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
 8008160:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	781a      	ldrb	r2, [r3, #0]
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	3301      	adds	r3, #1
 8008172:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	781a      	ldrb	r2, [r3, #0]
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	3301      	adds	r3, #1
 8008180:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008182:	68f8      	ldr	r0, [r7, #12]
 8008184:	f7ff faa8 	bl	80076d8 <SWAPBYTE>
 8008188:	4603      	mov	r3, r0
 800818a:	461a      	mov	r2, r3
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	3301      	adds	r3, #1
 8008194:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	3301      	adds	r3, #1
 800819a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800819c:	68f8      	ldr	r0, [r7, #12]
 800819e:	f7ff fa9b 	bl	80076d8 <SWAPBYTE>
 80081a2:	4603      	mov	r3, r0
 80081a4:	461a      	mov	r2, r3
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	3301      	adds	r3, #1
 80081ae:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	3301      	adds	r3, #1
 80081b4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80081b6:	68f8      	ldr	r0, [r7, #12]
 80081b8:	f7ff fa8e 	bl	80076d8 <SWAPBYTE>
 80081bc:	4603      	mov	r3, r0
 80081be:	461a      	mov	r2, r3
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	80da      	strh	r2, [r3, #6]
}
 80081c4:	bf00      	nop
 80081c6:	3710      	adds	r7, #16
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b082      	sub	sp, #8
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
 80081d4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80081d6:	2180      	movs	r1, #128	; 0x80
 80081d8:	6878      	ldr	r0, [r7, #4]
 80081da:	f000 fcd7 	bl	8008b8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80081de:	2100      	movs	r1, #0
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f000 fcd3 	bl	8008b8c <USBD_LL_StallEP>
}
 80081e6:	bf00      	nop
 80081e8:	3708      	adds	r7, #8
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}

080081ee <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80081ee:	b580      	push	{r7, lr}
 80081f0:	b086      	sub	sp, #24
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	60f8      	str	r0, [r7, #12]
 80081f6:	60b9      	str	r1, [r7, #8]
 80081f8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80081fa:	2300      	movs	r3, #0
 80081fc:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d036      	beq.n	8008272 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008208:	6938      	ldr	r0, [r7, #16]
 800820a:	f000 f836 	bl	800827a <USBD_GetLen>
 800820e:	4603      	mov	r3, r0
 8008210:	3301      	adds	r3, #1
 8008212:	b29b      	uxth	r3, r3
 8008214:	005b      	lsls	r3, r3, #1
 8008216:	b29a      	uxth	r2, r3
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800821c:	7dfb      	ldrb	r3, [r7, #23]
 800821e:	68ba      	ldr	r2, [r7, #8]
 8008220:	4413      	add	r3, r2
 8008222:	687a      	ldr	r2, [r7, #4]
 8008224:	7812      	ldrb	r2, [r2, #0]
 8008226:	701a      	strb	r2, [r3, #0]
  idx++;
 8008228:	7dfb      	ldrb	r3, [r7, #23]
 800822a:	3301      	adds	r3, #1
 800822c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800822e:	7dfb      	ldrb	r3, [r7, #23]
 8008230:	68ba      	ldr	r2, [r7, #8]
 8008232:	4413      	add	r3, r2
 8008234:	2203      	movs	r2, #3
 8008236:	701a      	strb	r2, [r3, #0]
  idx++;
 8008238:	7dfb      	ldrb	r3, [r7, #23]
 800823a:	3301      	adds	r3, #1
 800823c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800823e:	e013      	b.n	8008268 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008240:	7dfb      	ldrb	r3, [r7, #23]
 8008242:	68ba      	ldr	r2, [r7, #8]
 8008244:	4413      	add	r3, r2
 8008246:	693a      	ldr	r2, [r7, #16]
 8008248:	7812      	ldrb	r2, [r2, #0]
 800824a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800824c:	693b      	ldr	r3, [r7, #16]
 800824e:	3301      	adds	r3, #1
 8008250:	613b      	str	r3, [r7, #16]
    idx++;
 8008252:	7dfb      	ldrb	r3, [r7, #23]
 8008254:	3301      	adds	r3, #1
 8008256:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008258:	7dfb      	ldrb	r3, [r7, #23]
 800825a:	68ba      	ldr	r2, [r7, #8]
 800825c:	4413      	add	r3, r2
 800825e:	2200      	movs	r2, #0
 8008260:	701a      	strb	r2, [r3, #0]
    idx++;
 8008262:	7dfb      	ldrb	r3, [r7, #23]
 8008264:	3301      	adds	r3, #1
 8008266:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008268:	693b      	ldr	r3, [r7, #16]
 800826a:	781b      	ldrb	r3, [r3, #0]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d1e7      	bne.n	8008240 <USBD_GetString+0x52>
 8008270:	e000      	b.n	8008274 <USBD_GetString+0x86>
    return;
 8008272:	bf00      	nop
  }
}
 8008274:	3718      	adds	r7, #24
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}

0800827a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800827a:	b480      	push	{r7}
 800827c:	b085      	sub	sp, #20
 800827e:	af00      	add	r7, sp, #0
 8008280:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008282:	2300      	movs	r3, #0
 8008284:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800828a:	e005      	b.n	8008298 <USBD_GetLen+0x1e>
  {
    len++;
 800828c:	7bfb      	ldrb	r3, [r7, #15]
 800828e:	3301      	adds	r3, #1
 8008290:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	3301      	adds	r3, #1
 8008296:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	781b      	ldrb	r3, [r3, #0]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d1f5      	bne.n	800828c <USBD_GetLen+0x12>
  }

  return len;
 80082a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80082a2:	4618      	mov	r0, r3
 80082a4:	3714      	adds	r7, #20
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr

080082ae <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80082ae:	b580      	push	{r7, lr}
 80082b0:	b084      	sub	sp, #16
 80082b2:	af00      	add	r7, sp, #0
 80082b4:	60f8      	str	r0, [r7, #12]
 80082b6:	60b9      	str	r1, [r7, #8]
 80082b8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	2202      	movs	r2, #2
 80082be:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	687a      	ldr	r2, [r7, #4]
 80082c6:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	687a      	ldr	r2, [r7, #4]
 80082cc:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	68ba      	ldr	r2, [r7, #8]
 80082d2:	2100      	movs	r1, #0
 80082d4:	68f8      	ldr	r0, [r7, #12]
 80082d6:	f000 fd29 	bl	8008d2c <USBD_LL_Transmit>

  return USBD_OK;
 80082da:	2300      	movs	r3, #0
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3710      	adds	r7, #16
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bd80      	pop	{r7, pc}

080082e4 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b084      	sub	sp, #16
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	60f8      	str	r0, [r7, #12]
 80082ec:	60b9      	str	r1, [r7, #8]
 80082ee:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	68ba      	ldr	r2, [r7, #8]
 80082f4:	2100      	movs	r1, #0
 80082f6:	68f8      	ldr	r0, [r7, #12]
 80082f8:	f000 fd18 	bl	8008d2c <USBD_LL_Transmit>

  return USBD_OK;
 80082fc:	2300      	movs	r3, #0
}
 80082fe:	4618      	mov	r0, r3
 8008300:	3710      	adds	r7, #16
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}

08008306 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008306:	b580      	push	{r7, lr}
 8008308:	b084      	sub	sp, #16
 800830a:	af00      	add	r7, sp, #0
 800830c:	60f8      	str	r0, [r7, #12]
 800830e:	60b9      	str	r1, [r7, #8]
 8008310:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	2203      	movs	r2, #3
 8008316:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	687a      	ldr	r2, [r7, #4]
 800831e:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	687a      	ldr	r2, [r7, #4]
 8008326:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	68ba      	ldr	r2, [r7, #8]
 800832e:	2100      	movs	r1, #0
 8008330:	68f8      	ldr	r0, [r7, #12]
 8008332:	f000 fd33 	bl	8008d9c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008336:	2300      	movs	r3, #0
}
 8008338:	4618      	mov	r0, r3
 800833a:	3710      	adds	r7, #16
 800833c:	46bd      	mov	sp, r7
 800833e:	bd80      	pop	{r7, pc}

08008340 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b084      	sub	sp, #16
 8008344:	af00      	add	r7, sp, #0
 8008346:	60f8      	str	r0, [r7, #12]
 8008348:	60b9      	str	r1, [r7, #8]
 800834a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	68ba      	ldr	r2, [r7, #8]
 8008350:	2100      	movs	r1, #0
 8008352:	68f8      	ldr	r0, [r7, #12]
 8008354:	f000 fd22 	bl	8008d9c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008358:	2300      	movs	r3, #0
}
 800835a:	4618      	mov	r0, r3
 800835c:	3710      	adds	r7, #16
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}

08008362 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008362:	b580      	push	{r7, lr}
 8008364:	b082      	sub	sp, #8
 8008366:	af00      	add	r7, sp, #0
 8008368:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2204      	movs	r2, #4
 800836e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008372:	2300      	movs	r3, #0
 8008374:	2200      	movs	r2, #0
 8008376:	2100      	movs	r1, #0
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f000 fcd7 	bl	8008d2c <USBD_LL_Transmit>

  return USBD_OK;
 800837e:	2300      	movs	r3, #0
}
 8008380:	4618      	mov	r0, r3
 8008382:	3708      	adds	r7, #8
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}

08008388 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b082      	sub	sp, #8
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2205      	movs	r2, #5
 8008394:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008398:	2300      	movs	r3, #0
 800839a:	2200      	movs	r2, #0
 800839c:	2100      	movs	r1, #0
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f000 fcfc 	bl	8008d9c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80083a4:	2300      	movs	r3, #0
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3708      	adds	r7, #8
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}
	...

080083b0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80083b4:	2200      	movs	r2, #0
 80083b6:	4912      	ldr	r1, [pc, #72]	; (8008400 <MX_USB_DEVICE_Init+0x50>)
 80083b8:	4812      	ldr	r0, [pc, #72]	; (8008404 <MX_USB_DEVICE_Init+0x54>)
 80083ba:	f7fe ff09 	bl	80071d0 <USBD_Init>
 80083be:	4603      	mov	r3, r0
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d001      	beq.n	80083c8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80083c4:	f7f8 facb 	bl	800095e <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80083c8:	490f      	ldr	r1, [pc, #60]	; (8008408 <MX_USB_DEVICE_Init+0x58>)
 80083ca:	480e      	ldr	r0, [pc, #56]	; (8008404 <MX_USB_DEVICE_Init+0x54>)
 80083cc:	f7fe ff30 	bl	8007230 <USBD_RegisterClass>
 80083d0:	4603      	mov	r3, r0
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d001      	beq.n	80083da <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80083d6:	f7f8 fac2 	bl	800095e <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80083da:	490c      	ldr	r1, [pc, #48]	; (800840c <MX_USB_DEVICE_Init+0x5c>)
 80083dc:	4809      	ldr	r0, [pc, #36]	; (8008404 <MX_USB_DEVICE_Init+0x54>)
 80083de:	f7fe fe8b 	bl	80070f8 <USBD_CDC_RegisterInterface>
 80083e2:	4603      	mov	r3, r0
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d001      	beq.n	80083ec <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80083e8:	f7f8 fab9 	bl	800095e <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80083ec:	4805      	ldr	r0, [pc, #20]	; (8008404 <MX_USB_DEVICE_Init+0x54>)
 80083ee:	f7fe ff46 	bl	800727e <USBD_Start>
 80083f2:	4603      	mov	r3, r0
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d001      	beq.n	80083fc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80083f8:	f7f8 fab1 	bl	800095e <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80083fc:	bf00      	nop
 80083fe:	bd80      	pop	{r7, pc}
 8008400:	20000130 	.word	0x20000130
 8008404:	200003b8 	.word	0x200003b8
 8008408:	20000018 	.word	0x20000018
 800840c:	2000011c 	.word	0x2000011c

08008410 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008410:	b580      	push	{r7, lr}
 8008412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008414:	2200      	movs	r2, #0
 8008416:	4905      	ldr	r1, [pc, #20]	; (800842c <CDC_Init_FS+0x1c>)
 8008418:	4805      	ldr	r0, [pc, #20]	; (8008430 <CDC_Init_FS+0x20>)
 800841a:	f7fe fe82 	bl	8007122 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800841e:	4905      	ldr	r1, [pc, #20]	; (8008434 <CDC_Init_FS+0x24>)
 8008420:	4803      	ldr	r0, [pc, #12]	; (8008430 <CDC_Init_FS+0x20>)
 8008422:	f7fe fe97 	bl	8007154 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008426:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008428:	4618      	mov	r0, r3
 800842a:	bd80      	pop	{r7, pc}
 800842c:	20000e88 	.word	0x20000e88
 8008430:	200003b8 	.word	0x200003b8
 8008434:	20000688 	.word	0x20000688

08008438 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008438:	b480      	push	{r7}
 800843a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800843c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800843e:	4618      	mov	r0, r3
 8008440:	46bd      	mov	sp, r7
 8008442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008446:	4770      	bx	lr

08008448 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008448:	b480      	push	{r7}
 800844a:	b083      	sub	sp, #12
 800844c:	af00      	add	r7, sp, #0
 800844e:	4603      	mov	r3, r0
 8008450:	6039      	str	r1, [r7, #0]
 8008452:	71fb      	strb	r3, [r7, #7]
 8008454:	4613      	mov	r3, r2
 8008456:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008458:	79fb      	ldrb	r3, [r7, #7]
 800845a:	2b23      	cmp	r3, #35	; 0x23
 800845c:	d84a      	bhi.n	80084f4 <CDC_Control_FS+0xac>
 800845e:	a201      	add	r2, pc, #4	; (adr r2, 8008464 <CDC_Control_FS+0x1c>)
 8008460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008464:	080084f5 	.word	0x080084f5
 8008468:	080084f5 	.word	0x080084f5
 800846c:	080084f5 	.word	0x080084f5
 8008470:	080084f5 	.word	0x080084f5
 8008474:	080084f5 	.word	0x080084f5
 8008478:	080084f5 	.word	0x080084f5
 800847c:	080084f5 	.word	0x080084f5
 8008480:	080084f5 	.word	0x080084f5
 8008484:	080084f5 	.word	0x080084f5
 8008488:	080084f5 	.word	0x080084f5
 800848c:	080084f5 	.word	0x080084f5
 8008490:	080084f5 	.word	0x080084f5
 8008494:	080084f5 	.word	0x080084f5
 8008498:	080084f5 	.word	0x080084f5
 800849c:	080084f5 	.word	0x080084f5
 80084a0:	080084f5 	.word	0x080084f5
 80084a4:	080084f5 	.word	0x080084f5
 80084a8:	080084f5 	.word	0x080084f5
 80084ac:	080084f5 	.word	0x080084f5
 80084b0:	080084f5 	.word	0x080084f5
 80084b4:	080084f5 	.word	0x080084f5
 80084b8:	080084f5 	.word	0x080084f5
 80084bc:	080084f5 	.word	0x080084f5
 80084c0:	080084f5 	.word	0x080084f5
 80084c4:	080084f5 	.word	0x080084f5
 80084c8:	080084f5 	.word	0x080084f5
 80084cc:	080084f5 	.word	0x080084f5
 80084d0:	080084f5 	.word	0x080084f5
 80084d4:	080084f5 	.word	0x080084f5
 80084d8:	080084f5 	.word	0x080084f5
 80084dc:	080084f5 	.word	0x080084f5
 80084e0:	080084f5 	.word	0x080084f5
 80084e4:	080084f5 	.word	0x080084f5
 80084e8:	080084f5 	.word	0x080084f5
 80084ec:	080084f5 	.word	0x080084f5
 80084f0:	080084f5 	.word	0x080084f5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80084f4:	bf00      	nop
  }

  return (USBD_OK);
 80084f6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	370c      	adds	r7, #12
 80084fc:	46bd      	mov	sp, r7
 80084fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008502:	4770      	bx	lr

08008504 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008504:	b580      	push	{r7, lr}
 8008506:	b082      	sub	sp, #8
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
 800850c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800850e:	6879      	ldr	r1, [r7, #4]
 8008510:	4805      	ldr	r0, [pc, #20]	; (8008528 <CDC_Receive_FS+0x24>)
 8008512:	f7fe fe1f 	bl	8007154 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008516:	4804      	ldr	r0, [pc, #16]	; (8008528 <CDC_Receive_FS+0x24>)
 8008518:	f7fe fe30 	bl	800717c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800851c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800851e:	4618      	mov	r0, r3
 8008520:	3708      	adds	r7, #8
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}
 8008526:	bf00      	nop
 8008528:	200003b8 	.word	0x200003b8

0800852c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800852c:	b480      	push	{r7}
 800852e:	b087      	sub	sp, #28
 8008530:	af00      	add	r7, sp, #0
 8008532:	60f8      	str	r0, [r7, #12]
 8008534:	60b9      	str	r1, [r7, #8]
 8008536:	4613      	mov	r3, r2
 8008538:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800853a:	2300      	movs	r3, #0
 800853c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800853e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008542:	4618      	mov	r0, r3
 8008544:	371c      	adds	r7, #28
 8008546:	46bd      	mov	sp, r7
 8008548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854c:	4770      	bx	lr
	...

08008550 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008550:	b480      	push	{r7}
 8008552:	b083      	sub	sp, #12
 8008554:	af00      	add	r7, sp, #0
 8008556:	4603      	mov	r3, r0
 8008558:	6039      	str	r1, [r7, #0]
 800855a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	2212      	movs	r2, #18
 8008560:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008562:	4b03      	ldr	r3, [pc, #12]	; (8008570 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008564:	4618      	mov	r0, r3
 8008566:	370c      	adds	r7, #12
 8008568:	46bd      	mov	sp, r7
 800856a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856e:	4770      	bx	lr
 8008570:	20000150 	.word	0x20000150

08008574 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008574:	b480      	push	{r7}
 8008576:	b083      	sub	sp, #12
 8008578:	af00      	add	r7, sp, #0
 800857a:	4603      	mov	r3, r0
 800857c:	6039      	str	r1, [r7, #0]
 800857e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	2204      	movs	r2, #4
 8008584:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008586:	4b03      	ldr	r3, [pc, #12]	; (8008594 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008588:	4618      	mov	r0, r3
 800858a:	370c      	adds	r7, #12
 800858c:	46bd      	mov	sp, r7
 800858e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008592:	4770      	bx	lr
 8008594:	20000170 	.word	0x20000170

08008598 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b082      	sub	sp, #8
 800859c:	af00      	add	r7, sp, #0
 800859e:	4603      	mov	r3, r0
 80085a0:	6039      	str	r1, [r7, #0]
 80085a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80085a4:	79fb      	ldrb	r3, [r7, #7]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d105      	bne.n	80085b6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80085aa:	683a      	ldr	r2, [r7, #0]
 80085ac:	4907      	ldr	r1, [pc, #28]	; (80085cc <USBD_FS_ProductStrDescriptor+0x34>)
 80085ae:	4808      	ldr	r0, [pc, #32]	; (80085d0 <USBD_FS_ProductStrDescriptor+0x38>)
 80085b0:	f7ff fe1d 	bl	80081ee <USBD_GetString>
 80085b4:	e004      	b.n	80085c0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80085b6:	683a      	ldr	r2, [r7, #0]
 80085b8:	4904      	ldr	r1, [pc, #16]	; (80085cc <USBD_FS_ProductStrDescriptor+0x34>)
 80085ba:	4805      	ldr	r0, [pc, #20]	; (80085d0 <USBD_FS_ProductStrDescriptor+0x38>)
 80085bc:	f7ff fe17 	bl	80081ee <USBD_GetString>
  }
  return USBD_StrDesc;
 80085c0:	4b02      	ldr	r3, [pc, #8]	; (80085cc <USBD_FS_ProductStrDescriptor+0x34>)
}
 80085c2:	4618      	mov	r0, r3
 80085c4:	3708      	adds	r7, #8
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}
 80085ca:	bf00      	nop
 80085cc:	20001688 	.word	0x20001688
 80085d0:	080090bc 	.word	0x080090bc

080085d4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b082      	sub	sp, #8
 80085d8:	af00      	add	r7, sp, #0
 80085da:	4603      	mov	r3, r0
 80085dc:	6039      	str	r1, [r7, #0]
 80085de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80085e0:	683a      	ldr	r2, [r7, #0]
 80085e2:	4904      	ldr	r1, [pc, #16]	; (80085f4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80085e4:	4804      	ldr	r0, [pc, #16]	; (80085f8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80085e6:	f7ff fe02 	bl	80081ee <USBD_GetString>
  return USBD_StrDesc;
 80085ea:	4b02      	ldr	r3, [pc, #8]	; (80085f4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80085ec:	4618      	mov	r0, r3
 80085ee:	3708      	adds	r7, #8
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}
 80085f4:	20001688 	.word	0x20001688
 80085f8:	080090cc 	.word	0x080090cc

080085fc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b082      	sub	sp, #8
 8008600:	af00      	add	r7, sp, #0
 8008602:	4603      	mov	r3, r0
 8008604:	6039      	str	r1, [r7, #0]
 8008606:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	221a      	movs	r2, #26
 800860c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800860e:	f000 f855 	bl	80086bc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008612:	4b02      	ldr	r3, [pc, #8]	; (800861c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008614:	4618      	mov	r0, r3
 8008616:	3708      	adds	r7, #8
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}
 800861c:	20000174 	.word	0x20000174

08008620 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b082      	sub	sp, #8
 8008624:	af00      	add	r7, sp, #0
 8008626:	4603      	mov	r3, r0
 8008628:	6039      	str	r1, [r7, #0]
 800862a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800862c:	79fb      	ldrb	r3, [r7, #7]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d105      	bne.n	800863e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008632:	683a      	ldr	r2, [r7, #0]
 8008634:	4907      	ldr	r1, [pc, #28]	; (8008654 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008636:	4808      	ldr	r0, [pc, #32]	; (8008658 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008638:	f7ff fdd9 	bl	80081ee <USBD_GetString>
 800863c:	e004      	b.n	8008648 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800863e:	683a      	ldr	r2, [r7, #0]
 8008640:	4904      	ldr	r1, [pc, #16]	; (8008654 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008642:	4805      	ldr	r0, [pc, #20]	; (8008658 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008644:	f7ff fdd3 	bl	80081ee <USBD_GetString>
  }
  return USBD_StrDesc;
 8008648:	4b02      	ldr	r3, [pc, #8]	; (8008654 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800864a:	4618      	mov	r0, r3
 800864c:	3708      	adds	r7, #8
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}
 8008652:	bf00      	nop
 8008654:	20001688 	.word	0x20001688
 8008658:	080090e0 	.word	0x080090e0

0800865c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b082      	sub	sp, #8
 8008660:	af00      	add	r7, sp, #0
 8008662:	4603      	mov	r3, r0
 8008664:	6039      	str	r1, [r7, #0]
 8008666:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008668:	79fb      	ldrb	r3, [r7, #7]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d105      	bne.n	800867a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800866e:	683a      	ldr	r2, [r7, #0]
 8008670:	4907      	ldr	r1, [pc, #28]	; (8008690 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008672:	4808      	ldr	r0, [pc, #32]	; (8008694 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008674:	f7ff fdbb 	bl	80081ee <USBD_GetString>
 8008678:	e004      	b.n	8008684 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800867a:	683a      	ldr	r2, [r7, #0]
 800867c:	4904      	ldr	r1, [pc, #16]	; (8008690 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800867e:	4805      	ldr	r0, [pc, #20]	; (8008694 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008680:	f7ff fdb5 	bl	80081ee <USBD_GetString>
  }
  return USBD_StrDesc;
 8008684:	4b02      	ldr	r3, [pc, #8]	; (8008690 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008686:	4618      	mov	r0, r3
 8008688:	3708      	adds	r7, #8
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}
 800868e:	bf00      	nop
 8008690:	20001688 	.word	0x20001688
 8008694:	080090ec 	.word	0x080090ec

08008698 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008698:	b480      	push	{r7}
 800869a:	b083      	sub	sp, #12
 800869c:	af00      	add	r7, sp, #0
 800869e:	4603      	mov	r3, r0
 80086a0:	6039      	str	r1, [r7, #0]
 80086a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	220c      	movs	r2, #12
 80086a8:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 80086aa:	4b03      	ldr	r3, [pc, #12]	; (80086b8 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 80086ac:	4618      	mov	r0, r3
 80086ae:	370c      	adds	r7, #12
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr
 80086b8:	20000164 	.word	0x20000164

080086bc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b084      	sub	sp, #16
 80086c0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80086c2:	4b0f      	ldr	r3, [pc, #60]	; (8008700 <Get_SerialNum+0x44>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80086c8:	4b0e      	ldr	r3, [pc, #56]	; (8008704 <Get_SerialNum+0x48>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80086ce:	4b0e      	ldr	r3, [pc, #56]	; (8008708 <Get_SerialNum+0x4c>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80086d4:	68fa      	ldr	r2, [r7, #12]
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	4413      	add	r3, r2
 80086da:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d009      	beq.n	80086f6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80086e2:	2208      	movs	r2, #8
 80086e4:	4909      	ldr	r1, [pc, #36]	; (800870c <Get_SerialNum+0x50>)
 80086e6:	68f8      	ldr	r0, [r7, #12]
 80086e8:	f000 f814 	bl	8008714 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80086ec:	2204      	movs	r2, #4
 80086ee:	4908      	ldr	r1, [pc, #32]	; (8008710 <Get_SerialNum+0x54>)
 80086f0:	68b8      	ldr	r0, [r7, #8]
 80086f2:	f000 f80f 	bl	8008714 <IntToUnicode>
  }
}
 80086f6:	bf00      	nop
 80086f8:	3710      	adds	r7, #16
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}
 80086fe:	bf00      	nop
 8008700:	1fff7590 	.word	0x1fff7590
 8008704:	1fff7594 	.word	0x1fff7594
 8008708:	1fff7598 	.word	0x1fff7598
 800870c:	20000176 	.word	0x20000176
 8008710:	20000186 	.word	0x20000186

08008714 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008714:	b480      	push	{r7}
 8008716:	b087      	sub	sp, #28
 8008718:	af00      	add	r7, sp, #0
 800871a:	60f8      	str	r0, [r7, #12]
 800871c:	60b9      	str	r1, [r7, #8]
 800871e:	4613      	mov	r3, r2
 8008720:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008722:	2300      	movs	r3, #0
 8008724:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008726:	2300      	movs	r3, #0
 8008728:	75fb      	strb	r3, [r7, #23]
 800872a:	e027      	b.n	800877c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	0f1b      	lsrs	r3, r3, #28
 8008730:	2b09      	cmp	r3, #9
 8008732:	d80b      	bhi.n	800874c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	0f1b      	lsrs	r3, r3, #28
 8008738:	b2da      	uxtb	r2, r3
 800873a:	7dfb      	ldrb	r3, [r7, #23]
 800873c:	005b      	lsls	r3, r3, #1
 800873e:	4619      	mov	r1, r3
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	440b      	add	r3, r1
 8008744:	3230      	adds	r2, #48	; 0x30
 8008746:	b2d2      	uxtb	r2, r2
 8008748:	701a      	strb	r2, [r3, #0]
 800874a:	e00a      	b.n	8008762 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	0f1b      	lsrs	r3, r3, #28
 8008750:	b2da      	uxtb	r2, r3
 8008752:	7dfb      	ldrb	r3, [r7, #23]
 8008754:	005b      	lsls	r3, r3, #1
 8008756:	4619      	mov	r1, r3
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	440b      	add	r3, r1
 800875c:	3237      	adds	r2, #55	; 0x37
 800875e:	b2d2      	uxtb	r2, r2
 8008760:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	011b      	lsls	r3, r3, #4
 8008766:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008768:	7dfb      	ldrb	r3, [r7, #23]
 800876a:	005b      	lsls	r3, r3, #1
 800876c:	3301      	adds	r3, #1
 800876e:	68ba      	ldr	r2, [r7, #8]
 8008770:	4413      	add	r3, r2
 8008772:	2200      	movs	r2, #0
 8008774:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008776:	7dfb      	ldrb	r3, [r7, #23]
 8008778:	3301      	adds	r3, #1
 800877a:	75fb      	strb	r3, [r7, #23]
 800877c:	7dfa      	ldrb	r2, [r7, #23]
 800877e:	79fb      	ldrb	r3, [r7, #7]
 8008780:	429a      	cmp	r2, r3
 8008782:	d3d3      	bcc.n	800872c <IntToUnicode+0x18>
  }
}
 8008784:	bf00      	nop
 8008786:	371c      	adds	r7, #28
 8008788:	46bd      	mov	sp, r7
 800878a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878e:	4770      	bx	lr

08008790 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b08a      	sub	sp, #40	; 0x28
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008798:	f107 0314 	add.w	r3, r7, #20
 800879c:	2200      	movs	r2, #0
 800879e:	601a      	str	r2, [r3, #0]
 80087a0:	605a      	str	r2, [r3, #4]
 80087a2:	609a      	str	r2, [r3, #8]
 80087a4:	60da      	str	r2, [r3, #12]
 80087a6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a1c      	ldr	r2, [pc, #112]	; (8008820 <HAL_PCD_MspInit+0x90>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d131      	bne.n	8008816 <HAL_PCD_MspInit+0x86>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80087b2:	4b1c      	ldr	r3, [pc, #112]	; (8008824 <HAL_PCD_MspInit+0x94>)
 80087b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087b6:	4a1b      	ldr	r2, [pc, #108]	; (8008824 <HAL_PCD_MspInit+0x94>)
 80087b8:	f043 0301 	orr.w	r3, r3, #1
 80087bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80087be:	4b19      	ldr	r3, [pc, #100]	; (8008824 <HAL_PCD_MspInit+0x94>)
 80087c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087c2:	f003 0301 	and.w	r3, r3, #1
 80087c6:	613b      	str	r3, [r7, #16]
 80087c8:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80087ca:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80087ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80087d0:	2302      	movs	r3, #2
 80087d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80087d4:	2300      	movs	r3, #0
 80087d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80087d8:	2303      	movs	r3, #3
 80087da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_USB_FS;
 80087dc:	230a      	movs	r3, #10
 80087de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80087e0:	f107 0314 	add.w	r3, r7, #20
 80087e4:	4619      	mov	r1, r3
 80087e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80087ea:	f7f8 fc85 	bl	80010f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80087ee:	4b0d      	ldr	r3, [pc, #52]	; (8008824 <HAL_PCD_MspInit+0x94>)
 80087f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087f2:	4a0c      	ldr	r2, [pc, #48]	; (8008824 <HAL_PCD_MspInit+0x94>)
 80087f4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80087f8:	6593      	str	r3, [r2, #88]	; 0x58
 80087fa:	4b0a      	ldr	r3, [pc, #40]	; (8008824 <HAL_PCD_MspInit+0x94>)
 80087fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087fe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008802:	60fb      	str	r3, [r7, #12]
 8008804:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8008806:	2200      	movs	r2, #0
 8008808:	2100      	movs	r1, #0
 800880a:	2043      	movs	r0, #67	; 0x43
 800880c:	f7f8 fc3d 	bl	800108a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8008810:	2043      	movs	r0, #67	; 0x43
 8008812:	f7f8 fc56 	bl	80010c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8008816:	bf00      	nop
 8008818:	3728      	adds	r7, #40	; 0x28
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}
 800881e:	bf00      	nop
 8008820:	40006800 	.word	0x40006800
 8008824:	40021000 	.word	0x40021000

08008828 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b082      	sub	sp, #8
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f8d3 22f0 	ldr.w	r2, [r3, #752]	; 0x2f0
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800883c:	4619      	mov	r1, r3
 800883e:	4610      	mov	r0, r2
 8008840:	f7fe fd68 	bl	8007314 <USBD_LL_SetupStage>
}
 8008844:	bf00      	nop
 8008846:	3708      	adds	r7, #8
 8008848:	46bd      	mov	sp, r7
 800884a:	bd80      	pop	{r7, pc}

0800884c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b082      	sub	sp, #8
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
 8008854:	460b      	mov	r3, r1
 8008856:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f8d3 02f0 	ldr.w	r0, [r3, #752]	; 0x2f0
 800885e:	78fa      	ldrb	r2, [r7, #3]
 8008860:	6879      	ldr	r1, [r7, #4]
 8008862:	4613      	mov	r3, r2
 8008864:	009b      	lsls	r3, r3, #2
 8008866:	4413      	add	r3, r2
 8008868:	00db      	lsls	r3, r3, #3
 800886a:	440b      	add	r3, r1
 800886c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8008870:	681a      	ldr	r2, [r3, #0]
 8008872:	78fb      	ldrb	r3, [r7, #3]
 8008874:	4619      	mov	r1, r3
 8008876:	f7fe fda0 	bl	80073ba <USBD_LL_DataOutStage>
}
 800887a:	bf00      	nop
 800887c:	3708      	adds	r7, #8
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}

08008882 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008882:	b580      	push	{r7, lr}
 8008884:	b082      	sub	sp, #8
 8008886:	af00      	add	r7, sp, #0
 8008888:	6078      	str	r0, [r7, #4]
 800888a:	460b      	mov	r3, r1
 800888c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f8d3 02f0 	ldr.w	r0, [r3, #752]	; 0x2f0
 8008894:	78fa      	ldrb	r2, [r7, #3]
 8008896:	6879      	ldr	r1, [r7, #4]
 8008898:	4613      	mov	r3, r2
 800889a:	009b      	lsls	r3, r3, #2
 800889c:	4413      	add	r3, r2
 800889e:	00db      	lsls	r3, r3, #3
 80088a0:	440b      	add	r3, r1
 80088a2:	333c      	adds	r3, #60	; 0x3c
 80088a4:	681a      	ldr	r2, [r3, #0]
 80088a6:	78fb      	ldrb	r3, [r7, #3]
 80088a8:	4619      	mov	r1, r3
 80088aa:	f7fe fde9 	bl	8007480 <USBD_LL_DataInStage>
}
 80088ae:	bf00      	nop
 80088b0:	3708      	adds	r7, #8
 80088b2:	46bd      	mov	sp, r7
 80088b4:	bd80      	pop	{r7, pc}

080088b6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80088b6:	b580      	push	{r7, lr}
 80088b8:	b082      	sub	sp, #8
 80088ba:	af00      	add	r7, sp, #0
 80088bc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 80088c4:	4618      	mov	r0, r3
 80088c6:	f7fe feed 	bl	80076a4 <USBD_LL_SOF>
}
 80088ca:	bf00      	nop
 80088cc:	3708      	adds	r7, #8
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}

080088d2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80088d2:	b580      	push	{r7, lr}
 80088d4:	b084      	sub	sp, #16
 80088d6:	af00      	add	r7, sp, #0
 80088d8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80088da:	2301      	movs	r3, #1
 80088dc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	689b      	ldr	r3, [r3, #8]
 80088e2:	2b02      	cmp	r3, #2
 80088e4:	d001      	beq.n	80088ea <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80088e6:	f7f8 f83a 	bl	800095e <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 80088f0:	7bfa      	ldrb	r2, [r7, #15]
 80088f2:	4611      	mov	r1, r2
 80088f4:	4618      	mov	r0, r3
 80088f6:	f7fe fe9a 	bl	800762e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 8008900:	4618      	mov	r0, r3
 8008902:	f7fe fe53 	bl	80075ac <USBD_LL_Reset>
}
 8008906:	bf00      	nop
 8008908:	3710      	adds	r7, #16
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}
	...

08008910 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b082      	sub	sp, #8
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800891e:	4618      	mov	r0, r3
 8008920:	f7fe fe95 	bl	800764e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	699b      	ldr	r3, [r3, #24]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d005      	beq.n	8008938 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800892c:	4b04      	ldr	r3, [pc, #16]	; (8008940 <HAL_PCD_SuspendCallback+0x30>)
 800892e:	691b      	ldr	r3, [r3, #16]
 8008930:	4a03      	ldr	r2, [pc, #12]	; (8008940 <HAL_PCD_SuspendCallback+0x30>)
 8008932:	f043 0306 	orr.w	r3, r3, #6
 8008936:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008938:	bf00      	nop
 800893a:	3708      	adds	r7, #8
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}
 8008940:	e000ed00 	.word	0xe000ed00

08008944 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008944:	b580      	push	{r7, lr}
 8008946:	b082      	sub	sp, #8
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	699b      	ldr	r3, [r3, #24]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d007      	beq.n	8008964 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008954:	4b08      	ldr	r3, [pc, #32]	; (8008978 <HAL_PCD_ResumeCallback+0x34>)
 8008956:	691b      	ldr	r3, [r3, #16]
 8008958:	4a07      	ldr	r2, [pc, #28]	; (8008978 <HAL_PCD_ResumeCallback+0x34>)
 800895a:	f023 0306 	bic.w	r3, r3, #6
 800895e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8008960:	f000 fa9e 	bl	8008ea0 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800896a:	4618      	mov	r0, r3
 800896c:	f7fe fe84 	bl	8007678 <USBD_LL_Resume>
}
 8008970:	bf00      	nop
 8008972:	3708      	adds	r7, #8
 8008974:	46bd      	mov	sp, r7
 8008976:	bd80      	pop	{r7, pc}
 8008978:	e000ed00 	.word	0xe000ed00

0800897c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b082      	sub	sp, #8
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 8008984:	f7fa f954 	bl	8002c30 <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8008988:	4a2b      	ldr	r2, [pc, #172]	; (8008a38 <USBD_LL_Init+0xbc>)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	f8c2 32f0 	str.w	r3, [r2, #752]	; 0x2f0
  pdev->pData = &hpcd_USB_FS;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	4a29      	ldr	r2, [pc, #164]	; (8008a38 <USBD_LL_Init+0xbc>)
 8008994:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_FS.Instance = USB;
 8008998:	4b27      	ldr	r3, [pc, #156]	; (8008a38 <USBD_LL_Init+0xbc>)
 800899a:	4a28      	ldr	r2, [pc, #160]	; (8008a3c <USBD_LL_Init+0xc0>)
 800899c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800899e:	4b26      	ldr	r3, [pc, #152]	; (8008a38 <USBD_LL_Init+0xbc>)
 80089a0:	2208      	movs	r2, #8
 80089a2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80089a4:	4b24      	ldr	r3, [pc, #144]	; (8008a38 <USBD_LL_Init+0xbc>)
 80089a6:	2202      	movs	r2, #2
 80089a8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80089aa:	4b23      	ldr	r3, [pc, #140]	; (8008a38 <USBD_LL_Init+0xbc>)
 80089ac:	2202      	movs	r2, #2
 80089ae:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80089b0:	4b21      	ldr	r3, [pc, #132]	; (8008a38 <USBD_LL_Init+0xbc>)
 80089b2:	2200      	movs	r2, #0
 80089b4:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80089b6:	4b20      	ldr	r3, [pc, #128]	; (8008a38 <USBD_LL_Init+0xbc>)
 80089b8:	2200      	movs	r2, #0
 80089ba:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80089bc:	4b1e      	ldr	r3, [pc, #120]	; (8008a38 <USBD_LL_Init+0xbc>)
 80089be:	2200      	movs	r2, #0
 80089c0:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80089c2:	4b1d      	ldr	r3, [pc, #116]	; (8008a38 <USBD_LL_Init+0xbc>)
 80089c4:	2200      	movs	r2, #0
 80089c6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80089c8:	481b      	ldr	r0, [pc, #108]	; (8008a38 <USBD_LL_Init+0xbc>)
 80089ca:	f7f8 fd27 	bl	800141c <HAL_PCD_Init>
 80089ce:	4603      	mov	r3, r0
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d001      	beq.n	80089d8 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 80089d4:	f7f7 ffc3 	bl	800095e <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80089de:	2318      	movs	r3, #24
 80089e0:	2200      	movs	r2, #0
 80089e2:	2100      	movs	r1, #0
 80089e4:	f7fa f842 	bl	8002a6c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80089ee:	2358      	movs	r3, #88	; 0x58
 80089f0:	2200      	movs	r2, #0
 80089f2:	2180      	movs	r1, #128	; 0x80
 80089f4:	f7fa f83a 	bl	8002a6c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80089fe:	23c0      	movs	r3, #192	; 0xc0
 8008a00:	2200      	movs	r2, #0
 8008a02:	2181      	movs	r1, #129	; 0x81
 8008a04:	f7fa f832 	bl	8002a6c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008a0e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8008a12:	2200      	movs	r2, #0
 8008a14:	2101      	movs	r1, #1
 8008a16:	f7fa f829 	bl	8002a6c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008a20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008a24:	2200      	movs	r2, #0
 8008a26:	2182      	movs	r1, #130	; 0x82
 8008a28:	f7fa f820 	bl	8002a6c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8008a2c:	2300      	movs	r3, #0
}
 8008a2e:	4618      	mov	r0, r3
 8008a30:	3708      	adds	r7, #8
 8008a32:	46bd      	mov	sp, r7
 8008a34:	bd80      	pop	{r7, pc}
 8008a36:	bf00      	nop
 8008a38:	20001888 	.word	0x20001888
 8008a3c:	40006800 	.word	0x40006800

08008a40 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b084      	sub	sp, #16
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a48:	2300      	movs	r3, #0
 8008a4a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008a56:	4618      	mov	r0, r3
 8008a58:	f7f8 fdf2 	bl	8001640 <HAL_PCD_Start>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8008a60:	7bbb      	ldrb	r3, [r7, #14]
 8008a62:	2b03      	cmp	r3, #3
 8008a64:	d816      	bhi.n	8008a94 <USBD_LL_Start+0x54>
 8008a66:	a201      	add	r2, pc, #4	; (adr r2, 8008a6c <USBD_LL_Start+0x2c>)
 8008a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a6c:	08008a7d 	.word	0x08008a7d
 8008a70:	08008a83 	.word	0x08008a83
 8008a74:	08008a89 	.word	0x08008a89
 8008a78:	08008a8f 	.word	0x08008a8f
    case HAL_OK :
      usb_status = USBD_OK;
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	73fb      	strb	r3, [r7, #15]
    break;
 8008a80:	e00b      	b.n	8008a9a <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008a82:	2303      	movs	r3, #3
 8008a84:	73fb      	strb	r3, [r7, #15]
    break;
 8008a86:	e008      	b.n	8008a9a <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008a88:	2301      	movs	r3, #1
 8008a8a:	73fb      	strb	r3, [r7, #15]
    break;
 8008a8c:	e005      	b.n	8008a9a <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008a8e:	2303      	movs	r3, #3
 8008a90:	73fb      	strb	r3, [r7, #15]
    break;
 8008a92:	e002      	b.n	8008a9a <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8008a94:	2303      	movs	r3, #3
 8008a96:	73fb      	strb	r3, [r7, #15]
    break;
 8008a98:	bf00      	nop
  }
  return usb_status;
 8008a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	3710      	adds	r7, #16
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bd80      	pop	{r7, pc}

08008aa4 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b084      	sub	sp, #16
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
 8008aac:	4608      	mov	r0, r1
 8008aae:	4611      	mov	r1, r2
 8008ab0:	461a      	mov	r2, r3
 8008ab2:	4603      	mov	r3, r0
 8008ab4:	70fb      	strb	r3, [r7, #3]
 8008ab6:	460b      	mov	r3, r1
 8008ab8:	70bb      	strb	r3, [r7, #2]
 8008aba:	4613      	mov	r3, r2
 8008abc:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008acc:	78bb      	ldrb	r3, [r7, #2]
 8008ace:	883a      	ldrh	r2, [r7, #0]
 8008ad0:	78f9      	ldrb	r1, [r7, #3]
 8008ad2:	f7f8 ff4a 	bl	800196a <HAL_PCD_EP_Open>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8008ada:	7bbb      	ldrb	r3, [r7, #14]
 8008adc:	2b03      	cmp	r3, #3
 8008ade:	d817      	bhi.n	8008b10 <USBD_LL_OpenEP+0x6c>
 8008ae0:	a201      	add	r2, pc, #4	; (adr r2, 8008ae8 <USBD_LL_OpenEP+0x44>)
 8008ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ae6:	bf00      	nop
 8008ae8:	08008af9 	.word	0x08008af9
 8008aec:	08008aff 	.word	0x08008aff
 8008af0:	08008b05 	.word	0x08008b05
 8008af4:	08008b0b 	.word	0x08008b0b
    case HAL_OK :
      usb_status = USBD_OK;
 8008af8:	2300      	movs	r3, #0
 8008afa:	73fb      	strb	r3, [r7, #15]
    break;
 8008afc:	e00b      	b.n	8008b16 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008afe:	2303      	movs	r3, #3
 8008b00:	73fb      	strb	r3, [r7, #15]
    break;
 8008b02:	e008      	b.n	8008b16 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008b04:	2301      	movs	r3, #1
 8008b06:	73fb      	strb	r3, [r7, #15]
    break;
 8008b08:	e005      	b.n	8008b16 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008b0a:	2303      	movs	r3, #3
 8008b0c:	73fb      	strb	r3, [r7, #15]
    break;
 8008b0e:	e002      	b.n	8008b16 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8008b10:	2303      	movs	r3, #3
 8008b12:	73fb      	strb	r3, [r7, #15]
    break;
 8008b14:	bf00      	nop
  }
  return usb_status;
 8008b16:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b18:	4618      	mov	r0, r3
 8008b1a:	3710      	adds	r7, #16
 8008b1c:	46bd      	mov	sp, r7
 8008b1e:	bd80      	pop	{r7, pc}

08008b20 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b084      	sub	sp, #16
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
 8008b28:	460b      	mov	r3, r1
 8008b2a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b30:	2300      	movs	r3, #0
 8008b32:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008b3a:	78fa      	ldrb	r2, [r7, #3]
 8008b3c:	4611      	mov	r1, r2
 8008b3e:	4618      	mov	r0, r3
 8008b40:	f7f8 ff79 	bl	8001a36 <HAL_PCD_EP_Close>
 8008b44:	4603      	mov	r3, r0
 8008b46:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8008b48:	7bbb      	ldrb	r3, [r7, #14]
 8008b4a:	2b03      	cmp	r3, #3
 8008b4c:	d816      	bhi.n	8008b7c <USBD_LL_CloseEP+0x5c>
 8008b4e:	a201      	add	r2, pc, #4	; (adr r2, 8008b54 <USBD_LL_CloseEP+0x34>)
 8008b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b54:	08008b65 	.word	0x08008b65
 8008b58:	08008b6b 	.word	0x08008b6b
 8008b5c:	08008b71 	.word	0x08008b71
 8008b60:	08008b77 	.word	0x08008b77
    case HAL_OK :
      usb_status = USBD_OK;
 8008b64:	2300      	movs	r3, #0
 8008b66:	73fb      	strb	r3, [r7, #15]
    break;
 8008b68:	e00b      	b.n	8008b82 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008b6a:	2303      	movs	r3, #3
 8008b6c:	73fb      	strb	r3, [r7, #15]
    break;
 8008b6e:	e008      	b.n	8008b82 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008b70:	2301      	movs	r3, #1
 8008b72:	73fb      	strb	r3, [r7, #15]
    break;
 8008b74:	e005      	b.n	8008b82 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008b76:	2303      	movs	r3, #3
 8008b78:	73fb      	strb	r3, [r7, #15]
    break;
 8008b7a:	e002      	b.n	8008b82 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8008b7c:	2303      	movs	r3, #3
 8008b7e:	73fb      	strb	r3, [r7, #15]
    break;
 8008b80:	bf00      	nop
  }
  return usb_status;
 8008b82:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3710      	adds	r7, #16
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}

08008b8c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b084      	sub	sp, #16
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
 8008b94:	460b      	mov	r3, r1
 8008b96:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b98:	2300      	movs	r3, #0
 8008b9a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008ba6:	78fa      	ldrb	r2, [r7, #3]
 8008ba8:	4611      	mov	r1, r2
 8008baa:	4618      	mov	r0, r3
 8008bac:	f7f9 f823 	bl	8001bf6 <HAL_PCD_EP_SetStall>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8008bb4:	7bbb      	ldrb	r3, [r7, #14]
 8008bb6:	2b03      	cmp	r3, #3
 8008bb8:	d816      	bhi.n	8008be8 <USBD_LL_StallEP+0x5c>
 8008bba:	a201      	add	r2, pc, #4	; (adr r2, 8008bc0 <USBD_LL_StallEP+0x34>)
 8008bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bc0:	08008bd1 	.word	0x08008bd1
 8008bc4:	08008bd7 	.word	0x08008bd7
 8008bc8:	08008bdd 	.word	0x08008bdd
 8008bcc:	08008be3 	.word	0x08008be3
    case HAL_OK :
      usb_status = USBD_OK;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	73fb      	strb	r3, [r7, #15]
    break;
 8008bd4:	e00b      	b.n	8008bee <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008bd6:	2303      	movs	r3, #3
 8008bd8:	73fb      	strb	r3, [r7, #15]
    break;
 8008bda:	e008      	b.n	8008bee <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008bdc:	2301      	movs	r3, #1
 8008bde:	73fb      	strb	r3, [r7, #15]
    break;
 8008be0:	e005      	b.n	8008bee <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008be2:	2303      	movs	r3, #3
 8008be4:	73fb      	strb	r3, [r7, #15]
    break;
 8008be6:	e002      	b.n	8008bee <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8008be8:	2303      	movs	r3, #3
 8008bea:	73fb      	strb	r3, [r7, #15]
    break;
 8008bec:	bf00      	nop
  }
  return usb_status;
 8008bee:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	3710      	adds	r7, #16
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}

08008bf8 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b084      	sub	sp, #16
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
 8008c00:	460b      	mov	r3, r1
 8008c02:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c04:	2300      	movs	r3, #0
 8008c06:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008c12:	78fa      	ldrb	r2, [r7, #3]
 8008c14:	4611      	mov	r1, r2
 8008c16:	4618      	mov	r0, r3
 8008c18:	f7f9 f84d 	bl	8001cb6 <HAL_PCD_EP_ClrStall>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8008c20:	7bbb      	ldrb	r3, [r7, #14]
 8008c22:	2b03      	cmp	r3, #3
 8008c24:	d816      	bhi.n	8008c54 <USBD_LL_ClearStallEP+0x5c>
 8008c26:	a201      	add	r2, pc, #4	; (adr r2, 8008c2c <USBD_LL_ClearStallEP+0x34>)
 8008c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c2c:	08008c3d 	.word	0x08008c3d
 8008c30:	08008c43 	.word	0x08008c43
 8008c34:	08008c49 	.word	0x08008c49
 8008c38:	08008c4f 	.word	0x08008c4f
    case HAL_OK :
      usb_status = USBD_OK;
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	73fb      	strb	r3, [r7, #15]
    break;
 8008c40:	e00b      	b.n	8008c5a <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008c42:	2303      	movs	r3, #3
 8008c44:	73fb      	strb	r3, [r7, #15]
    break;
 8008c46:	e008      	b.n	8008c5a <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008c48:	2301      	movs	r3, #1
 8008c4a:	73fb      	strb	r3, [r7, #15]
    break;
 8008c4c:	e005      	b.n	8008c5a <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008c4e:	2303      	movs	r3, #3
 8008c50:	73fb      	strb	r3, [r7, #15]
    break;
 8008c52:	e002      	b.n	8008c5a <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8008c54:	2303      	movs	r3, #3
 8008c56:	73fb      	strb	r3, [r7, #15]
    break;
 8008c58:	bf00      	nop
  }
  return usb_status;
 8008c5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	3710      	adds	r7, #16
 8008c60:	46bd      	mov	sp, r7
 8008c62:	bd80      	pop	{r7, pc}

08008c64 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008c64:	b480      	push	{r7}
 8008c66:	b085      	sub	sp, #20
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
 8008c6c:	460b      	mov	r3, r1
 8008c6e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008c76:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008c78:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	da0c      	bge.n	8008c9a <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008c80:	78fb      	ldrb	r3, [r7, #3]
 8008c82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c86:	68f9      	ldr	r1, [r7, #12]
 8008c88:	1c5a      	adds	r2, r3, #1
 8008c8a:	4613      	mov	r3, r2
 8008c8c:	009b      	lsls	r3, r3, #2
 8008c8e:	4413      	add	r3, r2
 8008c90:	00db      	lsls	r3, r3, #3
 8008c92:	440b      	add	r3, r1
 8008c94:	3302      	adds	r3, #2
 8008c96:	781b      	ldrb	r3, [r3, #0]
 8008c98:	e00b      	b.n	8008cb2 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008c9a:	78fb      	ldrb	r3, [r7, #3]
 8008c9c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008ca0:	68f9      	ldr	r1, [r7, #12]
 8008ca2:	4613      	mov	r3, r2
 8008ca4:	009b      	lsls	r3, r3, #2
 8008ca6:	4413      	add	r3, r2
 8008ca8:	00db      	lsls	r3, r3, #3
 8008caa:	440b      	add	r3, r1
 8008cac:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8008cb0:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3714      	adds	r7, #20
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbc:	4770      	bx	lr
	...

08008cc0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b084      	sub	sp, #16
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	6078      	str	r0, [r7, #4]
 8008cc8:	460b      	mov	r3, r1
 8008cca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ccc:	2300      	movs	r3, #0
 8008cce:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008cda:	78fa      	ldrb	r2, [r7, #3]
 8008cdc:	4611      	mov	r1, r2
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f7f8 fe1e 	bl	8001920 <HAL_PCD_SetAddress>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8008ce8:	7bbb      	ldrb	r3, [r7, #14]
 8008cea:	2b03      	cmp	r3, #3
 8008cec:	d816      	bhi.n	8008d1c <USBD_LL_SetUSBAddress+0x5c>
 8008cee:	a201      	add	r2, pc, #4	; (adr r2, 8008cf4 <USBD_LL_SetUSBAddress+0x34>)
 8008cf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cf4:	08008d05 	.word	0x08008d05
 8008cf8:	08008d0b 	.word	0x08008d0b
 8008cfc:	08008d11 	.word	0x08008d11
 8008d00:	08008d17 	.word	0x08008d17
    case HAL_OK :
      usb_status = USBD_OK;
 8008d04:	2300      	movs	r3, #0
 8008d06:	73fb      	strb	r3, [r7, #15]
    break;
 8008d08:	e00b      	b.n	8008d22 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008d0a:	2303      	movs	r3, #3
 8008d0c:	73fb      	strb	r3, [r7, #15]
    break;
 8008d0e:	e008      	b.n	8008d22 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008d10:	2301      	movs	r3, #1
 8008d12:	73fb      	strb	r3, [r7, #15]
    break;
 8008d14:	e005      	b.n	8008d22 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008d16:	2303      	movs	r3, #3
 8008d18:	73fb      	strb	r3, [r7, #15]
    break;
 8008d1a:	e002      	b.n	8008d22 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8008d1c:	2303      	movs	r3, #3
 8008d1e:	73fb      	strb	r3, [r7, #15]
    break;
 8008d20:	bf00      	nop
  }
  return usb_status;
 8008d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d24:	4618      	mov	r0, r3
 8008d26:	3710      	adds	r7, #16
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	bd80      	pop	{r7, pc}

08008d2c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b086      	sub	sp, #24
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	60f8      	str	r0, [r7, #12]
 8008d34:	607a      	str	r2, [r7, #4]
 8008d36:	603b      	str	r3, [r7, #0]
 8008d38:	460b      	mov	r3, r1
 8008d3a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d40:	2300      	movs	r3, #0
 8008d42:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008d4a:	7af9      	ldrb	r1, [r7, #11]
 8008d4c:	683b      	ldr	r3, [r7, #0]
 8008d4e:	687a      	ldr	r2, [r7, #4]
 8008d50:	f7f8 ff0e 	bl	8001b70 <HAL_PCD_EP_Transmit>
 8008d54:	4603      	mov	r3, r0
 8008d56:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8008d58:	7dbb      	ldrb	r3, [r7, #22]
 8008d5a:	2b03      	cmp	r3, #3
 8008d5c:	d816      	bhi.n	8008d8c <USBD_LL_Transmit+0x60>
 8008d5e:	a201      	add	r2, pc, #4	; (adr r2, 8008d64 <USBD_LL_Transmit+0x38>)
 8008d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d64:	08008d75 	.word	0x08008d75
 8008d68:	08008d7b 	.word	0x08008d7b
 8008d6c:	08008d81 	.word	0x08008d81
 8008d70:	08008d87 	.word	0x08008d87
    case HAL_OK :
      usb_status = USBD_OK;
 8008d74:	2300      	movs	r3, #0
 8008d76:	75fb      	strb	r3, [r7, #23]
    break;
 8008d78:	e00b      	b.n	8008d92 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008d7a:	2303      	movs	r3, #3
 8008d7c:	75fb      	strb	r3, [r7, #23]
    break;
 8008d7e:	e008      	b.n	8008d92 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008d80:	2301      	movs	r3, #1
 8008d82:	75fb      	strb	r3, [r7, #23]
    break;
 8008d84:	e005      	b.n	8008d92 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008d86:	2303      	movs	r3, #3
 8008d88:	75fb      	strb	r3, [r7, #23]
    break;
 8008d8a:	e002      	b.n	8008d92 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8008d8c:	2303      	movs	r3, #3
 8008d8e:	75fb      	strb	r3, [r7, #23]
    break;
 8008d90:	bf00      	nop
  }
  return usb_status;
 8008d92:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d94:	4618      	mov	r0, r3
 8008d96:	3718      	adds	r7, #24
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	bd80      	pop	{r7, pc}

08008d9c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b086      	sub	sp, #24
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	60f8      	str	r0, [r7, #12]
 8008da4:	607a      	str	r2, [r7, #4]
 8008da6:	603b      	str	r3, [r7, #0]
 8008da8:	460b      	mov	r3, r1
 8008daa:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008dac:	2300      	movs	r3, #0
 8008dae:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008db0:	2300      	movs	r3, #0
 8008db2:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008dba:	7af9      	ldrb	r1, [r7, #11]
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	687a      	ldr	r2, [r7, #4]
 8008dc0:	f7f8 fe81 	bl	8001ac6 <HAL_PCD_EP_Receive>
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8008dc8:	7dbb      	ldrb	r3, [r7, #22]
 8008dca:	2b03      	cmp	r3, #3
 8008dcc:	d816      	bhi.n	8008dfc <USBD_LL_PrepareReceive+0x60>
 8008dce:	a201      	add	r2, pc, #4	; (adr r2, 8008dd4 <USBD_LL_PrepareReceive+0x38>)
 8008dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dd4:	08008de5 	.word	0x08008de5
 8008dd8:	08008deb 	.word	0x08008deb
 8008ddc:	08008df1 	.word	0x08008df1
 8008de0:	08008df7 	.word	0x08008df7
    case HAL_OK :
      usb_status = USBD_OK;
 8008de4:	2300      	movs	r3, #0
 8008de6:	75fb      	strb	r3, [r7, #23]
    break;
 8008de8:	e00b      	b.n	8008e02 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008dea:	2303      	movs	r3, #3
 8008dec:	75fb      	strb	r3, [r7, #23]
    break;
 8008dee:	e008      	b.n	8008e02 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008df0:	2301      	movs	r3, #1
 8008df2:	75fb      	strb	r3, [r7, #23]
    break;
 8008df4:	e005      	b.n	8008e02 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008df6:	2303      	movs	r3, #3
 8008df8:	75fb      	strb	r3, [r7, #23]
    break;
 8008dfa:	e002      	b.n	8008e02 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8008dfc:	2303      	movs	r3, #3
 8008dfe:	75fb      	strb	r3, [r7, #23]
    break;
 8008e00:	bf00      	nop
  }
  return usb_status;
 8008e02:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e04:	4618      	mov	r0, r3
 8008e06:	3718      	adds	r7, #24
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd80      	pop	{r7, pc}

08008e0c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b082      	sub	sp, #8
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
 8008e14:	460b      	mov	r3, r1
 8008e16:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008e1e:	78fa      	ldrb	r2, [r7, #3]
 8008e20:	4611      	mov	r1, r2
 8008e22:	4618      	mov	r0, r3
 8008e24:	f7f8 fe8c 	bl	8001b40 <HAL_PCD_EP_GetRxCount>
 8008e28:	4603      	mov	r3, r0
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	3708      	adds	r7, #8
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	bd80      	pop	{r7, pc}
	...

08008e34 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b082      	sub	sp, #8
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
 8008e3c:	460b      	mov	r3, r1
 8008e3e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8008e40:	78fb      	ldrb	r3, [r7, #3]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d002      	beq.n	8008e4c <HAL_PCDEx_LPM_Callback+0x18>
 8008e46:	2b01      	cmp	r3, #1
 8008e48:	d013      	beq.n	8008e72 <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8008e4a:	e023      	b.n	8008e94 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	699b      	ldr	r3, [r3, #24]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d007      	beq.n	8008e64 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8008e54:	f000 f824 	bl	8008ea0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008e58:	4b10      	ldr	r3, [pc, #64]	; (8008e9c <HAL_PCDEx_LPM_Callback+0x68>)
 8008e5a:	691b      	ldr	r3, [r3, #16]
 8008e5c:	4a0f      	ldr	r2, [pc, #60]	; (8008e9c <HAL_PCDEx_LPM_Callback+0x68>)
 8008e5e:	f023 0306 	bic.w	r3, r3, #6
 8008e62:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f7fe fc04 	bl	8007678 <USBD_LL_Resume>
    break;
 8008e70:	e010      	b.n	8008e94 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 8008e78:	4618      	mov	r0, r3
 8008e7a:	f7fe fbe8 	bl	800764e <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	699b      	ldr	r3, [r3, #24]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d005      	beq.n	8008e92 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008e86:	4b05      	ldr	r3, [pc, #20]	; (8008e9c <HAL_PCDEx_LPM_Callback+0x68>)
 8008e88:	691b      	ldr	r3, [r3, #16]
 8008e8a:	4a04      	ldr	r2, [pc, #16]	; (8008e9c <HAL_PCDEx_LPM_Callback+0x68>)
 8008e8c:	f043 0306 	orr.w	r3, r3, #6
 8008e90:	6113      	str	r3, [r2, #16]
    break;
 8008e92:	bf00      	nop
}
 8008e94:	bf00      	nop
 8008e96:	3708      	adds	r7, #8
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}
 8008e9c:	e000ed00 	.word	0xe000ed00

08008ea0 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8008ea4:	f7f7 fb30 	bl	8000508 <SystemClock_Config>
}
 8008ea8:	bf00      	nop
 8008eaa:	bd80      	pop	{r7, pc}

08008eac <__errno>:
 8008eac:	4b01      	ldr	r3, [pc, #4]	; (8008eb4 <__errno+0x8>)
 8008eae:	6818      	ldr	r0, [r3, #0]
 8008eb0:	4770      	bx	lr
 8008eb2:	bf00      	nop
 8008eb4:	20000190 	.word	0x20000190

08008eb8 <__libc_init_array>:
 8008eb8:	b570      	push	{r4, r5, r6, lr}
 8008eba:	4e0d      	ldr	r6, [pc, #52]	; (8008ef0 <__libc_init_array+0x38>)
 8008ebc:	4c0d      	ldr	r4, [pc, #52]	; (8008ef4 <__libc_init_array+0x3c>)
 8008ebe:	1ba4      	subs	r4, r4, r6
 8008ec0:	10a4      	asrs	r4, r4, #2
 8008ec2:	2500      	movs	r5, #0
 8008ec4:	42a5      	cmp	r5, r4
 8008ec6:	d109      	bne.n	8008edc <__libc_init_array+0x24>
 8008ec8:	4e0b      	ldr	r6, [pc, #44]	; (8008ef8 <__libc_init_array+0x40>)
 8008eca:	4c0c      	ldr	r4, [pc, #48]	; (8008efc <__libc_init_array+0x44>)
 8008ecc:	f000 f8ea 	bl	80090a4 <_init>
 8008ed0:	1ba4      	subs	r4, r4, r6
 8008ed2:	10a4      	asrs	r4, r4, #2
 8008ed4:	2500      	movs	r5, #0
 8008ed6:	42a5      	cmp	r5, r4
 8008ed8:	d105      	bne.n	8008ee6 <__libc_init_array+0x2e>
 8008eda:	bd70      	pop	{r4, r5, r6, pc}
 8008edc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008ee0:	4798      	blx	r3
 8008ee2:	3501      	adds	r5, #1
 8008ee4:	e7ee      	b.n	8008ec4 <__libc_init_array+0xc>
 8008ee6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008eea:	4798      	blx	r3
 8008eec:	3501      	adds	r5, #1
 8008eee:	e7f2      	b.n	8008ed6 <__libc_init_array+0x1e>
 8008ef0:	0800914c 	.word	0x0800914c
 8008ef4:	0800914c 	.word	0x0800914c
 8008ef8:	0800914c 	.word	0x0800914c
 8008efc:	08009150 	.word	0x08009150

08008f00 <malloc>:
 8008f00:	4b02      	ldr	r3, [pc, #8]	; (8008f0c <malloc+0xc>)
 8008f02:	4601      	mov	r1, r0
 8008f04:	6818      	ldr	r0, [r3, #0]
 8008f06:	f000 b861 	b.w	8008fcc <_malloc_r>
 8008f0a:	bf00      	nop
 8008f0c:	20000190 	.word	0x20000190

08008f10 <free>:
 8008f10:	4b02      	ldr	r3, [pc, #8]	; (8008f1c <free+0xc>)
 8008f12:	4601      	mov	r1, r0
 8008f14:	6818      	ldr	r0, [r3, #0]
 8008f16:	f000 b80b 	b.w	8008f30 <_free_r>
 8008f1a:	bf00      	nop
 8008f1c:	20000190 	.word	0x20000190

08008f20 <memset>:
 8008f20:	4402      	add	r2, r0
 8008f22:	4603      	mov	r3, r0
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d100      	bne.n	8008f2a <memset+0xa>
 8008f28:	4770      	bx	lr
 8008f2a:	f803 1b01 	strb.w	r1, [r3], #1
 8008f2e:	e7f9      	b.n	8008f24 <memset+0x4>

08008f30 <_free_r>:
 8008f30:	b538      	push	{r3, r4, r5, lr}
 8008f32:	4605      	mov	r5, r0
 8008f34:	2900      	cmp	r1, #0
 8008f36:	d045      	beq.n	8008fc4 <_free_r+0x94>
 8008f38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f3c:	1f0c      	subs	r4, r1, #4
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	bfb8      	it	lt
 8008f42:	18e4      	addlt	r4, r4, r3
 8008f44:	f000 f8ac 	bl	80090a0 <__malloc_lock>
 8008f48:	4a1f      	ldr	r2, [pc, #124]	; (8008fc8 <_free_r+0x98>)
 8008f4a:	6813      	ldr	r3, [r2, #0]
 8008f4c:	4610      	mov	r0, r2
 8008f4e:	b933      	cbnz	r3, 8008f5e <_free_r+0x2e>
 8008f50:	6063      	str	r3, [r4, #4]
 8008f52:	6014      	str	r4, [r2, #0]
 8008f54:	4628      	mov	r0, r5
 8008f56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f5a:	f000 b8a2 	b.w	80090a2 <__malloc_unlock>
 8008f5e:	42a3      	cmp	r3, r4
 8008f60:	d90c      	bls.n	8008f7c <_free_r+0x4c>
 8008f62:	6821      	ldr	r1, [r4, #0]
 8008f64:	1862      	adds	r2, r4, r1
 8008f66:	4293      	cmp	r3, r2
 8008f68:	bf04      	itt	eq
 8008f6a:	681a      	ldreq	r2, [r3, #0]
 8008f6c:	685b      	ldreq	r3, [r3, #4]
 8008f6e:	6063      	str	r3, [r4, #4]
 8008f70:	bf04      	itt	eq
 8008f72:	1852      	addeq	r2, r2, r1
 8008f74:	6022      	streq	r2, [r4, #0]
 8008f76:	6004      	str	r4, [r0, #0]
 8008f78:	e7ec      	b.n	8008f54 <_free_r+0x24>
 8008f7a:	4613      	mov	r3, r2
 8008f7c:	685a      	ldr	r2, [r3, #4]
 8008f7e:	b10a      	cbz	r2, 8008f84 <_free_r+0x54>
 8008f80:	42a2      	cmp	r2, r4
 8008f82:	d9fa      	bls.n	8008f7a <_free_r+0x4a>
 8008f84:	6819      	ldr	r1, [r3, #0]
 8008f86:	1858      	adds	r0, r3, r1
 8008f88:	42a0      	cmp	r0, r4
 8008f8a:	d10b      	bne.n	8008fa4 <_free_r+0x74>
 8008f8c:	6820      	ldr	r0, [r4, #0]
 8008f8e:	4401      	add	r1, r0
 8008f90:	1858      	adds	r0, r3, r1
 8008f92:	4282      	cmp	r2, r0
 8008f94:	6019      	str	r1, [r3, #0]
 8008f96:	d1dd      	bne.n	8008f54 <_free_r+0x24>
 8008f98:	6810      	ldr	r0, [r2, #0]
 8008f9a:	6852      	ldr	r2, [r2, #4]
 8008f9c:	605a      	str	r2, [r3, #4]
 8008f9e:	4401      	add	r1, r0
 8008fa0:	6019      	str	r1, [r3, #0]
 8008fa2:	e7d7      	b.n	8008f54 <_free_r+0x24>
 8008fa4:	d902      	bls.n	8008fac <_free_r+0x7c>
 8008fa6:	230c      	movs	r3, #12
 8008fa8:	602b      	str	r3, [r5, #0]
 8008faa:	e7d3      	b.n	8008f54 <_free_r+0x24>
 8008fac:	6820      	ldr	r0, [r4, #0]
 8008fae:	1821      	adds	r1, r4, r0
 8008fb0:	428a      	cmp	r2, r1
 8008fb2:	bf04      	itt	eq
 8008fb4:	6811      	ldreq	r1, [r2, #0]
 8008fb6:	6852      	ldreq	r2, [r2, #4]
 8008fb8:	6062      	str	r2, [r4, #4]
 8008fba:	bf04      	itt	eq
 8008fbc:	1809      	addeq	r1, r1, r0
 8008fbe:	6021      	streq	r1, [r4, #0]
 8008fc0:	605c      	str	r4, [r3, #4]
 8008fc2:	e7c7      	b.n	8008f54 <_free_r+0x24>
 8008fc4:	bd38      	pop	{r3, r4, r5, pc}
 8008fc6:	bf00      	nop
 8008fc8:	20000218 	.word	0x20000218

08008fcc <_malloc_r>:
 8008fcc:	b570      	push	{r4, r5, r6, lr}
 8008fce:	1ccd      	adds	r5, r1, #3
 8008fd0:	f025 0503 	bic.w	r5, r5, #3
 8008fd4:	3508      	adds	r5, #8
 8008fd6:	2d0c      	cmp	r5, #12
 8008fd8:	bf38      	it	cc
 8008fda:	250c      	movcc	r5, #12
 8008fdc:	2d00      	cmp	r5, #0
 8008fde:	4606      	mov	r6, r0
 8008fe0:	db01      	blt.n	8008fe6 <_malloc_r+0x1a>
 8008fe2:	42a9      	cmp	r1, r5
 8008fe4:	d903      	bls.n	8008fee <_malloc_r+0x22>
 8008fe6:	230c      	movs	r3, #12
 8008fe8:	6033      	str	r3, [r6, #0]
 8008fea:	2000      	movs	r0, #0
 8008fec:	bd70      	pop	{r4, r5, r6, pc}
 8008fee:	f000 f857 	bl	80090a0 <__malloc_lock>
 8008ff2:	4a21      	ldr	r2, [pc, #132]	; (8009078 <_malloc_r+0xac>)
 8008ff4:	6814      	ldr	r4, [r2, #0]
 8008ff6:	4621      	mov	r1, r4
 8008ff8:	b991      	cbnz	r1, 8009020 <_malloc_r+0x54>
 8008ffa:	4c20      	ldr	r4, [pc, #128]	; (800907c <_malloc_r+0xb0>)
 8008ffc:	6823      	ldr	r3, [r4, #0]
 8008ffe:	b91b      	cbnz	r3, 8009008 <_malloc_r+0x3c>
 8009000:	4630      	mov	r0, r6
 8009002:	f000 f83d 	bl	8009080 <_sbrk_r>
 8009006:	6020      	str	r0, [r4, #0]
 8009008:	4629      	mov	r1, r5
 800900a:	4630      	mov	r0, r6
 800900c:	f000 f838 	bl	8009080 <_sbrk_r>
 8009010:	1c43      	adds	r3, r0, #1
 8009012:	d124      	bne.n	800905e <_malloc_r+0x92>
 8009014:	230c      	movs	r3, #12
 8009016:	6033      	str	r3, [r6, #0]
 8009018:	4630      	mov	r0, r6
 800901a:	f000 f842 	bl	80090a2 <__malloc_unlock>
 800901e:	e7e4      	b.n	8008fea <_malloc_r+0x1e>
 8009020:	680b      	ldr	r3, [r1, #0]
 8009022:	1b5b      	subs	r3, r3, r5
 8009024:	d418      	bmi.n	8009058 <_malloc_r+0x8c>
 8009026:	2b0b      	cmp	r3, #11
 8009028:	d90f      	bls.n	800904a <_malloc_r+0x7e>
 800902a:	600b      	str	r3, [r1, #0]
 800902c:	50cd      	str	r5, [r1, r3]
 800902e:	18cc      	adds	r4, r1, r3
 8009030:	4630      	mov	r0, r6
 8009032:	f000 f836 	bl	80090a2 <__malloc_unlock>
 8009036:	f104 000b 	add.w	r0, r4, #11
 800903a:	1d23      	adds	r3, r4, #4
 800903c:	f020 0007 	bic.w	r0, r0, #7
 8009040:	1ac3      	subs	r3, r0, r3
 8009042:	d0d3      	beq.n	8008fec <_malloc_r+0x20>
 8009044:	425a      	negs	r2, r3
 8009046:	50e2      	str	r2, [r4, r3]
 8009048:	e7d0      	b.n	8008fec <_malloc_r+0x20>
 800904a:	428c      	cmp	r4, r1
 800904c:	684b      	ldr	r3, [r1, #4]
 800904e:	bf16      	itet	ne
 8009050:	6063      	strne	r3, [r4, #4]
 8009052:	6013      	streq	r3, [r2, #0]
 8009054:	460c      	movne	r4, r1
 8009056:	e7eb      	b.n	8009030 <_malloc_r+0x64>
 8009058:	460c      	mov	r4, r1
 800905a:	6849      	ldr	r1, [r1, #4]
 800905c:	e7cc      	b.n	8008ff8 <_malloc_r+0x2c>
 800905e:	1cc4      	adds	r4, r0, #3
 8009060:	f024 0403 	bic.w	r4, r4, #3
 8009064:	42a0      	cmp	r0, r4
 8009066:	d005      	beq.n	8009074 <_malloc_r+0xa8>
 8009068:	1a21      	subs	r1, r4, r0
 800906a:	4630      	mov	r0, r6
 800906c:	f000 f808 	bl	8009080 <_sbrk_r>
 8009070:	3001      	adds	r0, #1
 8009072:	d0cf      	beq.n	8009014 <_malloc_r+0x48>
 8009074:	6025      	str	r5, [r4, #0]
 8009076:	e7db      	b.n	8009030 <_malloc_r+0x64>
 8009078:	20000218 	.word	0x20000218
 800907c:	2000021c 	.word	0x2000021c

08009080 <_sbrk_r>:
 8009080:	b538      	push	{r3, r4, r5, lr}
 8009082:	4c06      	ldr	r4, [pc, #24]	; (800909c <_sbrk_r+0x1c>)
 8009084:	2300      	movs	r3, #0
 8009086:	4605      	mov	r5, r0
 8009088:	4608      	mov	r0, r1
 800908a:	6023      	str	r3, [r4, #0]
 800908c:	f7f7 fe18 	bl	8000cc0 <_sbrk>
 8009090:	1c43      	adds	r3, r0, #1
 8009092:	d102      	bne.n	800909a <_sbrk_r+0x1a>
 8009094:	6823      	ldr	r3, [r4, #0]
 8009096:	b103      	cbz	r3, 800909a <_sbrk_r+0x1a>
 8009098:	602b      	str	r3, [r5, #0]
 800909a:	bd38      	pop	{r3, r4, r5, pc}
 800909c:	20001b7c 	.word	0x20001b7c

080090a0 <__malloc_lock>:
 80090a0:	4770      	bx	lr

080090a2 <__malloc_unlock>:
 80090a2:	4770      	bx	lr

080090a4 <_init>:
 80090a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090a6:	bf00      	nop
 80090a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090aa:	bc08      	pop	{r3}
 80090ac:	469e      	mov	lr, r3
 80090ae:	4770      	bx	lr

080090b0 <_fini>:
 80090b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090b2:	bf00      	nop
 80090b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090b6:	bc08      	pop	{r3}
 80090b8:	469e      	mov	lr, r3
 80090ba:	4770      	bx	lr
