

================================================================
== Vitis HLS Report for 'logmap'
================================================================
* Date:           Wed Jun  7 23:11:34 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  8.015 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+----------+----------+----------+-----------+-----------+--------+----------+
        |                   |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |    min   |    max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+----------+----------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_81_1  |         ?|         ?|        27|          -|          -|       ?|        no|
        |- VITIS_LOOP_97_2  |  10485760|  10485760|        40|          -|          -|  262144|        no|
        +-------------------+----------+----------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 28 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 5 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 28 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.48>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 62 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%x_perm = alloca i32 1"   --->   Operation 63 'alloca' 'x_perm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%y_perm_1 = alloca i32 1"   --->   Operation 64 'alloca' 'y_perm_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%x_diff = alloca i32 1"   --->   Operation 65 'alloca' 'x_diff' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%y_diff_1 = alloca i32 1"   --->   Operation 66 'alloca' 'y_diff_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.83ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 67 'read' 'p_read_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 68 [1/1] (1.83ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 68 'read' 'p_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 69 [1/1] (1.86ns)   --->   "%u_dt_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %u_dt"   --->   Operation 69 'read' 'u_dt_read' <Predicate = true> <Delay = 1.86> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 70 [1/1] (1.86ns)   --->   "%u_perm_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %u_perm"   --->   Operation 70 'read' 'u_perm_read' <Predicate = true> <Delay = 1.86> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 71 [1/1] (1.86ns)   --->   "%u_diff_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %u_diff"   --->   Operation 71 'read' 'u_diff_read' <Predicate = true> <Delay = 1.86> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : [1/1] (0.42ns)   --->   Input mux for Operation 72 '%uu_perm = sitodp i32 %u_perm_read'
ST_1 : Operation 72 [4/4] (5.19ns)   --->   "%uu_perm = sitodp i32 %u_perm_read" [chls/sub_modules.cpp:75]   --->   Operation 72 'sitodp' 'uu_perm' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : [1/1] (0.42ns)   --->   Input mux for Operation 73 '%uu_diff = sitodp i32 %u_diff_read'
ST_1 : Operation 73 [4/4] (5.19ns)   --->   "%uu_diff = sitodp i32 %u_diff_read" [chls/sub_modules.cpp:76]   --->   Operation 73 'sitodp' 'uu_diff' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 %p_read_1, i32 %y_diff_1" [chls/sub_modules.cpp:81]   --->   Operation 74 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 %p_read_1, i32 %x_diff" [chls/sub_modules.cpp:81]   --->   Operation 75 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 %p_read_2, i32 %y_perm_1" [chls/sub_modules.cpp:81]   --->   Operation 76 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 %p_read_2, i32 %x_perm" [chls/sub_modules.cpp:81]   --->   Operation 77 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln81 = store i31 0, i31 %i" [chls/sub_modules.cpp:81]   --->   Operation 78 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.62>
ST_2 : Operation 79 [3/4] (5.62ns)   --->   "%uu_perm = sitodp i32 %u_perm_read" [chls/sub_modules.cpp:75]   --->   Operation 79 'sitodp' 'uu_perm' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 80 [3/4] (5.62ns)   --->   "%uu_diff = sitodp i32 %u_diff_read" [chls/sub_modules.cpp:76]   --->   Operation 80 'sitodp' 'uu_diff' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.62>
ST_3 : Operation 81 [2/4] (5.62ns)   --->   "%uu_perm = sitodp i32 %u_perm_read" [chls/sub_modules.cpp:75]   --->   Operation 81 'sitodp' 'uu_perm' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 82 [2/4] (5.62ns)   --->   "%uu_diff = sitodp i32 %u_diff_read" [chls/sub_modules.cpp:76]   --->   Operation 82 'sitodp' 'uu_diff' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.62>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_dt, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_perm, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_diff, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, void @empty_7"   --->   Operation 86 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %output_stream_V_dest_V, i1 %output_stream_V_id_V, i1 %output_stream_V_last_V, i1 %output_stream_V_user_V, i8 %output_stream_V_strb_V, i8 %output_stream_V_keep_V, i64 %output_stream_V_data_V, void @empty_16, i32 1, i32 1, void @empty_11, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/4] (5.62ns)   --->   "%uu_perm = sitodp i32 %u_perm_read" [chls/sub_modules.cpp:75]   --->   Operation 88 'sitodp' 'uu_perm' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 89 [1/4] (5.62ns)   --->   "%uu_diff = sitodp i32 %u_diff_read" [chls/sub_modules.cpp:76]   --->   Operation 89 'sitodp' 'uu_diff' <Predicate = true> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc" [chls/sub_modules.cpp:81]   --->   Operation 90 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.30>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%i_7 = load i31 %i" [chls/sub_modules.cpp:81]   --->   Operation 91 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%x_perm_4 = load i32 %x_perm"   --->   Operation 92 'load' 'x_perm_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%y_perm_4 = load i32 %y_perm_1"   --->   Operation 93 'load' 'y_perm_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%x_diff_4 = load i32 %x_diff"   --->   Operation 94 'load' 'x_diff_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%y_diff_4 = load i32 %y_diff_1"   --->   Operation 95 'load' 'y_diff_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i31 %i_7" [chls/sub_modules.cpp:69]   --->   Operation 96 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.01ns)   --->   "%icmp_ln81 = icmp_slt  i32 %zext_ln69, i32 %u_dt_read" [chls/sub_modules.cpp:81]   --->   Operation 97 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.00ns)   --->   "%i_8 = add i31 %i_7, i31 1" [chls/sub_modules.cpp:81]   --->   Operation 98 'add' 'i_8' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.inc84.preheader, void %for.inc.split" [chls/sub_modules.cpp:81]   --->   Operation 99 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_5 : [1/1] (0.72ns)   --->   Input mux for Operation 100 '%conv2 = fpext i32 %x_perm_4'
ST_5 : Operation 100 [2/2] (1.58ns)   --->   "%conv2 = fpext i32 %x_perm_4" [chls/sub_modules.cpp:84]   --->   Operation 100 'fpext' 'conv2' <Predicate = (icmp_ln81)> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : [1/1] (0.72ns)   --->   Input mux for Operation 101 '%conv4 = fpext i32 %x_diff_4'
ST_5 : Operation 101 [2/2] (1.58ns)   --->   "%conv4 = fpext i32 %x_diff_4" [chls/sub_modules.cpp:90]   --->   Operation 101 'fpext' 'conv4' <Predicate = (icmp_ln81)> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln81 = store i31 %i_8, i31 %i" [chls/sub_modules.cpp:81]   --->   Operation 102 'store' 'store_ln81' <Predicate = (icmp_ln81)> <Delay = 0.42>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%x_perm_2 = alloca i32 1"   --->   Operation 103 'alloca' 'x_perm_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%y_perm_3 = alloca i32 1"   --->   Operation 104 'alloca' 'y_perm_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%x_diff_2 = alloca i32 1"   --->   Operation 105 'alloca' 'x_diff_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%y_diff_3 = alloca i32 1"   --->   Operation 106 'alloca' 'y_diff_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 107 'alloca' 'i_5' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.42ns)   --->   "%store_ln97 = store i19 0, i19 %i_5" [chls/sub_modules.cpp:97]   --->   Operation 108 'store' 'store_ln97' <Predicate = (!icmp_ln81)> <Delay = 0.42>
ST_5 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln97 = store i32 %y_diff_4, i32 %y_diff_3" [chls/sub_modules.cpp:97]   --->   Operation 109 'store' 'store_ln97' <Predicate = (!icmp_ln81)> <Delay = 0.42>
ST_5 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln97 = store i32 %x_diff_4, i32 %x_diff_2" [chls/sub_modules.cpp:97]   --->   Operation 110 'store' 'store_ln97' <Predicate = (!icmp_ln81)> <Delay = 0.42>
ST_5 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln97 = store i32 %y_perm_4, i32 %y_perm_3" [chls/sub_modules.cpp:97]   --->   Operation 111 'store' 'store_ln97' <Predicate = (!icmp_ln81)> <Delay = 0.42>
ST_5 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln97 = store i32 %x_perm_4, i32 %x_perm_2" [chls/sub_modules.cpp:97]   --->   Operation 112 'store' 'store_ln97' <Predicate = (!icmp_ln81)> <Delay = 0.42>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.inc84" [chls/sub_modules.cpp:97]   --->   Operation 113 'br' 'br_ln97' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.30>
ST_6 : Operation 114 [1/2] (2.30ns)   --->   "%conv2 = fpext i32 %x_perm_4" [chls/sub_modules.cpp:84]   --->   Operation 114 'fpext' 'conv2' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 115 [8/8] (2.11ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85]   --->   Operation 115 'call' 'tmp' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 116 [1/2] (2.30ns)   --->   "%conv4 = fpext i32 %x_diff_4" [chls/sub_modules.cpp:90]   --->   Operation 116 'fpext' 'conv4' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 117 [8/8] (2.11ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:91]   --->   Operation 117 'call' 'tmp_s' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.01>
ST_7 : [1/1] (0.76ns)   --->   Input mux for Operation 118 '%mul = dmul i64 %uu_perm, i64 %conv2'
ST_7 : Operation 118 [5/5] (6.27ns)   --->   "%mul = dmul i64 %uu_perm, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 118 'dmul' 'mul' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.75ns)   --->   Input mux for Operation 119 '%sub = dsub i64 1, i64 %conv2'
ST_7 : Operation 119 [5/5] (4.31ns)   --->   "%sub = dsub i64 1, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 119 'dsub' 'sub' <Predicate = true> <Delay = 4.31> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [7/8] (8.01ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85]   --->   Operation 120 'call' 'tmp' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : [1/1] (0.76ns)   --->   Input mux for Operation 121 '%mul1 = dmul i64 %uu_diff, i64 %conv4'
ST_7 : Operation 121 [5/5] (6.27ns)   --->   "%mul1 = dmul i64 %uu_diff, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 121 'dmul' 'mul1' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.75ns)   --->   Input mux for Operation 122 '%sub1 = dsub i64 1, i64 %conv4'
ST_7 : Operation 122 [5/5] (4.31ns)   --->   "%sub1 = dsub i64 1, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 122 'dsub' 'sub1' <Predicate = true> <Delay = 4.31> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [7/8] (8.01ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:91]   --->   Operation 123 'call' 'tmp_s' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.01>
ST_8 : Operation 124 [4/5] (7.04ns)   --->   "%mul = dmul i64 %uu_perm, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 124 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [4/5] (5.06ns)   --->   "%sub = dsub i64 1, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 125 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [6/8] (8.01ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85]   --->   Operation 126 'call' 'tmp' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 127 [4/5] (7.04ns)   --->   "%mul1 = dmul i64 %uu_diff, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 127 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [4/5] (5.06ns)   --->   "%sub1 = dsub i64 1, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 128 'dsub' 'sub1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [6/8] (8.01ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:91]   --->   Operation 129 'call' 'tmp_s' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.01>
ST_9 : Operation 130 [3/5] (7.04ns)   --->   "%mul = dmul i64 %uu_perm, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 130 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [3/5] (5.06ns)   --->   "%sub = dsub i64 1, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 131 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [5/8] (8.01ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85]   --->   Operation 132 'call' 'tmp' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 133 [3/5] (7.04ns)   --->   "%mul1 = dmul i64 %uu_diff, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 133 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [3/5] (5.06ns)   --->   "%sub1 = dsub i64 1, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 134 'dsub' 'sub1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [5/8] (8.01ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:91]   --->   Operation 135 'call' 'tmp_s' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.01>
ST_10 : Operation 136 [2/5] (7.04ns)   --->   "%mul = dmul i64 %uu_perm, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 136 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [2/5] (5.06ns)   --->   "%sub = dsub i64 1, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 137 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [4/8] (8.01ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85]   --->   Operation 138 'call' 'tmp' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 139 [2/5] (7.04ns)   --->   "%mul1 = dmul i64 %uu_diff, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 139 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [2/5] (5.06ns)   --->   "%sub1 = dsub i64 1, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 140 'dsub' 'sub1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [4/8] (8.01ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:91]   --->   Operation 141 'call' 'tmp_s' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 8.01>
ST_11 : Operation 142 [1/5] (7.04ns)   --->   "%mul = dmul i64 %uu_perm, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 142 'dmul' 'mul' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/5] (5.06ns)   --->   "%sub = dsub i64 1, i64 %conv2" [chls/sub_modules.cpp:84]   --->   Operation 143 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [3/8] (8.01ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85]   --->   Operation 144 'call' 'tmp' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 145 [1/5] (7.04ns)   --->   "%mul1 = dmul i64 %uu_diff, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 145 'dmul' 'mul1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/5] (5.06ns)   --->   "%sub1 = dsub i64 1, i64 %conv4" [chls/sub_modules.cpp:90]   --->   Operation 146 'dsub' 'sub1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [3/8] (8.01ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:91]   --->   Operation 147 'call' 'tmp_s' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 8.01>
ST_12 : [1/1] (0.76ns)   --->   Input mux for Operation 148 '%logmap1_perm = dmul i64 %mul, i64 %sub'
ST_12 : Operation 148 [5/5] (6.27ns)   --->   "%logmap1_perm = dmul i64 %mul, i64 %sub" [chls/sub_modules.cpp:84]   --->   Operation 148 'dmul' 'logmap1_perm' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [2/8] (8.01ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85]   --->   Operation 149 'call' 'tmp' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : [1/1] (0.76ns)   --->   Input mux for Operation 150 '%logmap1_diff = dmul i64 %mul1, i64 %sub1'
ST_12 : Operation 150 [5/5] (6.27ns)   --->   "%logmap1_diff = dmul i64 %mul1, i64 %sub1" [chls/sub_modules.cpp:90]   --->   Operation 150 'dmul' 'logmap1_diff' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [2/8] (8.01ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:91]   --->   Operation 151 'call' 'tmp_s' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.58>
ST_13 : Operation 152 [4/5] (7.04ns)   --->   "%logmap1_perm = dmul i64 %mul, i64 %sub" [chls/sub_modules.cpp:84]   --->   Operation 152 'dmul' 'logmap1_perm' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/8] (7.58ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_perm_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85]   --->   Operation 153 'call' 'tmp' <Predicate = true> <Delay = 7.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 154 [4/5] (7.04ns)   --->   "%logmap1_diff = dmul i64 %mul1, i64 %sub1" [chls/sub_modules.cpp:90]   --->   Operation 154 'dmul' 'logmap1_diff' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/8] (7.58ns)   --->   "%tmp_s = call i32 @pow_generic<float>, i32 %y_diff_4, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:91]   --->   Operation 155 'call' 'tmp_s' <Predicate = true> <Delay = 7.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.04>
ST_14 : Operation 156 [3/5] (7.04ns)   --->   "%logmap1_perm = dmul i64 %mul, i64 %sub" [chls/sub_modules.cpp:84]   --->   Operation 156 'dmul' 'logmap1_perm' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (0.72ns)   --->   Input mux for Operation 157 '%conv5 = fpext i32 %y_perm_4'
ST_14 : Operation 157 [2/2] (1.58ns)   --->   "%conv5 = fpext i32 %y_perm_4" [chls/sub_modules.cpp:85]   --->   Operation 157 'fpext' 'conv5' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : [1/1] (0.72ns)   --->   Input mux for Operation 158 '%conv7 = fpext i32 %tmp'
ST_14 : Operation 158 [2/2] (1.58ns)   --->   "%conv7 = fpext i32 %tmp" [chls/sub_modules.cpp:85]   --->   Operation 158 'fpext' 'conv7' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 159 [3/5] (7.04ns)   --->   "%logmap1_diff = dmul i64 %mul1, i64 %sub1" [chls/sub_modules.cpp:90]   --->   Operation 159 'dmul' 'logmap1_diff' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (0.72ns)   --->   Input mux for Operation 160 '%conv6 = fpext i32 %y_diff_4'
ST_14 : Operation 160 [2/2] (1.58ns)   --->   "%conv6 = fpext i32 %y_diff_4" [chls/sub_modules.cpp:91]   --->   Operation 160 'fpext' 'conv6' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : [1/1] (0.72ns)   --->   Input mux for Operation 161 '%conv8 = fpext i32 %tmp_s'
ST_14 : Operation 161 [2/2] (1.58ns)   --->   "%conv8 = fpext i32 %tmp_s" [chls/sub_modules.cpp:91]   --->   Operation 161 'fpext' 'conv8' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.04>
ST_15 : Operation 162 [2/5] (7.04ns)   --->   "%logmap1_perm = dmul i64 %mul, i64 %sub" [chls/sub_modules.cpp:84]   --->   Operation 162 'dmul' 'logmap1_perm' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [1/2] (2.30ns)   --->   "%conv5 = fpext i32 %y_perm_4" [chls/sub_modules.cpp:85]   --->   Operation 163 'fpext' 'conv5' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 164 [1/2] (2.30ns)   --->   "%conv7 = fpext i32 %tmp" [chls/sub_modules.cpp:85]   --->   Operation 164 'fpext' 'conv7' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 165 [2/5] (7.04ns)   --->   "%logmap1_diff = dmul i64 %mul1, i64 %sub1" [chls/sub_modules.cpp:90]   --->   Operation 165 'dmul' 'logmap1_diff' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/2] (2.30ns)   --->   "%conv6 = fpext i32 %y_diff_4" [chls/sub_modules.cpp:91]   --->   Operation 166 'fpext' 'conv6' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 167 [1/2] (2.30ns)   --->   "%conv8 = fpext i32 %tmp_s" [chls/sub_modules.cpp:91]   --->   Operation 167 'fpext' 'conv8' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.04>
ST_16 : Operation 168 [1/5] (7.04ns)   --->   "%logmap1_perm = dmul i64 %mul, i64 %sub" [chls/sub_modules.cpp:84]   --->   Operation 168 'dmul' 'logmap1_perm' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (0.76ns)   --->   Input mux for Operation 169 '%mul6 = dmul i64 %uu_perm, i64 %conv5'
ST_16 : Operation 169 [5/5] (6.27ns)   --->   "%mul6 = dmul i64 %uu_perm, i64 %conv5" [chls/sub_modules.cpp:85]   --->   Operation 169 'dmul' 'mul6' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (0.76ns)   --->   Input mux for Operation 170 '%mul8 = dmul i64 %uu_perm, i64 %conv7'
ST_16 : Operation 170 [5/5] (6.27ns)   --->   "%mul8 = dmul i64 %uu_perm, i64 %conv7" [chls/sub_modules.cpp:85]   --->   Operation 170 'dmul' 'mul8' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/5] (7.04ns)   --->   "%logmap1_diff = dmul i64 %mul1, i64 %sub1" [chls/sub_modules.cpp:90]   --->   Operation 171 'dmul' 'logmap1_diff' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (0.76ns)   --->   Input mux for Operation 172 '%mul3 = dmul i64 %uu_diff, i64 %conv6'
ST_16 : Operation 172 [5/5] (6.27ns)   --->   "%mul3 = dmul i64 %uu_diff, i64 %conv6" [chls/sub_modules.cpp:91]   --->   Operation 172 'dmul' 'mul3' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (0.76ns)   --->   Input mux for Operation 173 '%mul4 = dmul i64 %uu_diff, i64 %conv8'
ST_16 : Operation 173 [5/5] (6.27ns)   --->   "%mul4 = dmul i64 %uu_diff, i64 %conv8" [chls/sub_modules.cpp:91]   --->   Operation 173 'dmul' 'mul4' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.04>
ST_17 : Operation 174 [4/5] (7.04ns)   --->   "%mul6 = dmul i64 %uu_perm, i64 %conv5" [chls/sub_modules.cpp:85]   --->   Operation 174 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [4/5] (7.04ns)   --->   "%mul8 = dmul i64 %uu_perm, i64 %conv7" [chls/sub_modules.cpp:85]   --->   Operation 175 'dmul' 'mul8' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [2/2] (1.23ns)   --->   "%call_ret1 = call i64 @generic_modf<double>, i64 %logmap1_perm, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:87]   --->   Operation 176 'call' 'call_ret1' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 177 [4/5] (7.04ns)   --->   "%mul3 = dmul i64 %uu_diff, i64 %conv6" [chls/sub_modules.cpp:91]   --->   Operation 177 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 178 [4/5] (7.04ns)   --->   "%mul4 = dmul i64 %uu_diff, i64 %conv8" [chls/sub_modules.cpp:91]   --->   Operation 178 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 179 [2/2] (1.23ns)   --->   "%call_ret3 = call i64 @generic_modf<double>, i64 %logmap1_diff, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:93]   --->   Operation 179 'call' 'call_ret3' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.04>
ST_18 : Operation 180 [3/5] (7.04ns)   --->   "%mul6 = dmul i64 %uu_perm, i64 %conv5" [chls/sub_modules.cpp:85]   --->   Operation 180 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [3/5] (7.04ns)   --->   "%mul8 = dmul i64 %uu_perm, i64 %conv7" [chls/sub_modules.cpp:85]   --->   Operation 181 'dmul' 'mul8' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [1/2] (3.44ns)   --->   "%call_ret1 = call i64 @generic_modf<double>, i64 %logmap1_perm, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:87]   --->   Operation 182 'call' 'call_ret1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : [1/1] (0.77ns)   --->   Input mux for Operation 183 '%x_perm_1 = fptrunc i64 %call_ret1'
ST_18 : Operation 183 [2/2] (2.12ns)   --->   "%x_perm_1 = fptrunc i64 %call_ret1" [chls/sub_modules.cpp:87]   --->   Operation 183 'fptrunc' 'x_perm_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 184 [3/5] (7.04ns)   --->   "%mul3 = dmul i64 %uu_diff, i64 %conv6" [chls/sub_modules.cpp:91]   --->   Operation 184 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [3/5] (7.04ns)   --->   "%mul4 = dmul i64 %uu_diff, i64 %conv8" [chls/sub_modules.cpp:91]   --->   Operation 185 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/2] (3.44ns)   --->   "%call_ret3 = call i64 @generic_modf<double>, i64 %logmap1_diff, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:93]   --->   Operation 186 'call' 'call_ret3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : [1/1] (0.77ns)   --->   Input mux for Operation 187 '%x_diff_1 = fptrunc i64 %call_ret3'
ST_18 : Operation 187 [2/2] (2.12ns)   --->   "%x_diff_1 = fptrunc i64 %call_ret3" [chls/sub_modules.cpp:93]   --->   Operation 187 'fptrunc' 'x_diff_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.04>
ST_19 : Operation 188 [2/5] (7.04ns)   --->   "%mul6 = dmul i64 %uu_perm, i64 %conv5" [chls/sub_modules.cpp:85]   --->   Operation 188 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 189 [2/5] (7.04ns)   --->   "%mul8 = dmul i64 %uu_perm, i64 %conv7" [chls/sub_modules.cpp:85]   --->   Operation 189 'dmul' 'mul8' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/2] (2.89ns)   --->   "%x_perm_1 = fptrunc i64 %call_ret1" [chls/sub_modules.cpp:87]   --->   Operation 190 'fptrunc' 'x_perm_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 191 [2/5] (7.04ns)   --->   "%mul3 = dmul i64 %uu_diff, i64 %conv6" [chls/sub_modules.cpp:91]   --->   Operation 191 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 192 [2/5] (7.04ns)   --->   "%mul4 = dmul i64 %uu_diff, i64 %conv8" [chls/sub_modules.cpp:91]   --->   Operation 192 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 193 [1/2] (2.89ns)   --->   "%x_diff_1 = fptrunc i64 %call_ret3" [chls/sub_modules.cpp:93]   --->   Operation 193 'fptrunc' 'x_diff_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 194 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 %x_diff_1, i32 %x_diff" [chls/sub_modules.cpp:81]   --->   Operation 194 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>
ST_19 : Operation 195 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 %x_perm_1, i32 %x_perm" [chls/sub_modules.cpp:81]   --->   Operation 195 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>

State 20 <SV = 19> <Delay = 7.04>
ST_20 : Operation 196 [1/5] (7.04ns)   --->   "%mul6 = dmul i64 %uu_perm, i64 %conv5" [chls/sub_modules.cpp:85]   --->   Operation 196 'dmul' 'mul6' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 197 [1/5] (7.04ns)   --->   "%mul8 = dmul i64 %uu_perm, i64 %conv7" [chls/sub_modules.cpp:85]   --->   Operation 197 'dmul' 'mul8' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 198 [1/5] (7.04ns)   --->   "%mul3 = dmul i64 %uu_diff, i64 %conv6" [chls/sub_modules.cpp:91]   --->   Operation 198 'dmul' 'mul3' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 199 [1/5] (7.04ns)   --->   "%mul4 = dmul i64 %uu_diff, i64 %conv8" [chls/sub_modules.cpp:91]   --->   Operation 199 'dmul' 'mul4' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.06>
ST_21 : [1/1] (0.75ns)   --->   Input mux for Operation 200 '%logmap2_perm = dsub i64 %mul6, i64 %mul8'
ST_21 : Operation 200 [5/5] (4.31ns)   --->   "%logmap2_perm = dsub i64 %mul6, i64 %mul8" [chls/sub_modules.cpp:85]   --->   Operation 200 'dsub' 'logmap2_perm' <Predicate = true> <Delay = 4.31> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (0.75ns)   --->   Input mux for Operation 201 '%logmap2_diff = dsub i64 %mul3, i64 %mul4'
ST_21 : Operation 201 [5/5] (4.31ns)   --->   "%logmap2_diff = dsub i64 %mul3, i64 %mul4" [chls/sub_modules.cpp:91]   --->   Operation 201 'dsub' 'logmap2_diff' <Predicate = true> <Delay = 4.31> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.06>
ST_22 : Operation 202 [4/5] (5.06ns)   --->   "%logmap2_perm = dsub i64 %mul6, i64 %mul8" [chls/sub_modules.cpp:85]   --->   Operation 202 'dsub' 'logmap2_perm' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 203 [4/5] (5.06ns)   --->   "%logmap2_diff = dsub i64 %mul3, i64 %mul4" [chls/sub_modules.cpp:91]   --->   Operation 203 'dsub' 'logmap2_diff' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.06>
ST_23 : Operation 204 [3/5] (5.06ns)   --->   "%logmap2_perm = dsub i64 %mul6, i64 %mul8" [chls/sub_modules.cpp:85]   --->   Operation 204 'dsub' 'logmap2_perm' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 205 [3/5] (5.06ns)   --->   "%logmap2_diff = dsub i64 %mul3, i64 %mul4" [chls/sub_modules.cpp:91]   --->   Operation 205 'dsub' 'logmap2_diff' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.06>
ST_24 : Operation 206 [2/5] (5.06ns)   --->   "%logmap2_perm = dsub i64 %mul6, i64 %mul8" [chls/sub_modules.cpp:85]   --->   Operation 206 'dsub' 'logmap2_perm' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 207 [2/5] (5.06ns)   --->   "%logmap2_diff = dsub i64 %mul3, i64 %mul4" [chls/sub_modules.cpp:91]   --->   Operation 207 'dsub' 'logmap2_diff' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.30>
ST_25 : Operation 208 [1/5] (5.06ns)   --->   "%logmap2_perm = dsub i64 %mul6, i64 %mul8" [chls/sub_modules.cpp:85]   --->   Operation 208 'dsub' 'logmap2_perm' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 209 [2/2] (1.23ns)   --->   "%call_ret2 = call i64 @generic_modf<double>, i64 %logmap2_perm, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:88]   --->   Operation 209 'call' 'call_ret2' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 210 [1/5] (5.06ns)   --->   "%logmap2_diff = dsub i64 %mul3, i64 %mul4" [chls/sub_modules.cpp:91]   --->   Operation 210 'dsub' 'logmap2_diff' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 211 [2/2] (1.23ns)   --->   "%call_ret4 = call i64 @generic_modf<double>, i64 %logmap2_diff, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:94]   --->   Operation 211 'call' 'call_ret4' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 6.33>
ST_26 : Operation 212 [1/2] (3.44ns)   --->   "%call_ret2 = call i64 @generic_modf<double>, i64 %logmap2_perm, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:88]   --->   Operation 212 'call' 'call_ret2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : [1/1] (0.77ns)   --->   Input mux for Operation 213 '%y_perm = fptrunc i64 %call_ret2'
ST_26 : Operation 213 [2/2] (2.12ns)   --->   "%y_perm = fptrunc i64 %call_ret2" [chls/sub_modules.cpp:88]   --->   Operation 213 'fptrunc' 'y_perm' <Predicate = true> <Delay = 2.12> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 214 [1/2] (3.44ns)   --->   "%call_ret4 = call i64 @generic_modf<double>, i64 %logmap2_diff, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:94]   --->   Operation 214 'call' 'call_ret4' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : [1/1] (0.77ns)   --->   Input mux for Operation 215 '%y_diff = fptrunc i64 %call_ret4'
ST_26 : Operation 215 [2/2] (2.12ns)   --->   "%y_diff = fptrunc i64 %call_ret4" [chls/sub_modules.cpp:94]   --->   Operation 215 'fptrunc' 'y_diff' <Predicate = true> <Delay = 2.12> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.31>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [chls/sub_modules.cpp:81]   --->   Operation 216 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 217 [1/2] (2.89ns)   --->   "%y_perm = fptrunc i64 %call_ret2" [chls/sub_modules.cpp:88]   --->   Operation 217 'fptrunc' 'y_perm' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 218 [1/2] (2.89ns)   --->   "%y_diff = fptrunc i64 %call_ret4" [chls/sub_modules.cpp:94]   --->   Operation 218 'fptrunc' 'y_diff' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 219 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 %y_diff, i32 %y_diff_1" [chls/sub_modules.cpp:81]   --->   Operation 219 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>
ST_27 : Operation 220 [1/1] (0.42ns)   --->   "%store_ln81 = store i32 %y_perm, i32 %y_perm_1" [chls/sub_modules.cpp:81]   --->   Operation 220 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>
ST_27 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc" [chls/sub_modules.cpp:81]   --->   Operation 221 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 28 <SV = 5> <Delay = 1.31>
ST_28 : Operation 222 [1/1] (0.00ns)   --->   "%i_9 = load i19 %i_5" [chls/sub_modules.cpp:97]   --->   Operation 222 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 223 [1/1] (0.88ns)   --->   "%icmp_ln97 = icmp_eq  i19 %i_9, i19 262144" [chls/sub_modules.cpp:97]   --->   Operation 223 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 224 [1/1] (0.88ns)   --->   "%i_10 = add i19 %i_9, i19 1" [chls/sub_modules.cpp:97]   --->   Operation 224 'add' 'i_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %for.inc84.split, void %for.end86" [chls/sub_modules.cpp:97]   --->   Operation 225 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 226 [1/1] (0.88ns)   --->   "%outHash_last = icmp_eq  i19 %i_9, i19 262143" [chls/sub_modules.cpp:120]   --->   Operation 226 'icmp' 'outHash_last' <Predicate = (!icmp_ln97)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 227 [1/1] (0.42ns)   --->   "%store_ln97 = store i19 %i_10, i19 %i_5" [chls/sub_modules.cpp:97]   --->   Operation 227 'store' 'store_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.42>
ST_28 : Operation 228 [1/1] (0.00ns)   --->   "%ret_ln126 = ret" [chls/sub_modules.cpp:126]   --->   Operation 228 'ret' 'ret_ln126' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 29 <SV = 6> <Delay = 2.11>
ST_29 : Operation 229 [1/1] (0.00ns)   --->   "%y_perm_3_load = load i32 %y_perm_3" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101]   --->   Operation 229 'load' 'y_perm_3_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 230 [1/1] (0.00ns)   --->   "%y_diff_3_load = load i32 %y_diff_3" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:107]   --->   Operation 230 'load' 'y_diff_3_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 231 [8/8] (2.11ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101]   --->   Operation 231 'call' 'tmp_2' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 232 [8/8] (2.11ns)   --->   "%tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:107]   --->   Operation 232 'call' 'tmp_3' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 7> <Delay = 8.01>
ST_30 : Operation 233 [7/8] (8.01ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101]   --->   Operation 233 'call' 'tmp_2' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 234 [7/8] (8.01ns)   --->   "%tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:107]   --->   Operation 234 'call' 'tmp_3' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 8> <Delay = 8.01>
ST_31 : Operation 235 [6/8] (8.01ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101]   --->   Operation 235 'call' 'tmp_2' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 236 [6/8] (8.01ns)   --->   "%tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:107]   --->   Operation 236 'call' 'tmp_3' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 9> <Delay = 8.01>
ST_32 : Operation 237 [5/8] (8.01ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101]   --->   Operation 237 'call' 'tmp_2' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 238 [5/8] (8.01ns)   --->   "%tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:107]   --->   Operation 238 'call' 'tmp_3' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 10> <Delay = 8.01>
ST_33 : Operation 239 [4/8] (8.01ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101]   --->   Operation 239 'call' 'tmp_2' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 240 [4/8] (8.01ns)   --->   "%tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:107]   --->   Operation 240 'call' 'tmp_3' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 11> <Delay = 8.01>
ST_34 : Operation 241 [3/8] (8.01ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101]   --->   Operation 241 'call' 'tmp_2' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 242 [3/8] (8.01ns)   --->   "%tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:107]   --->   Operation 242 'call' 'tmp_3' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 12> <Delay = 8.01>
ST_35 : Operation 243 [2/8] (8.01ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101]   --->   Operation 243 'call' 'tmp_2' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 244 [2/8] (8.01ns)   --->   "%tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:107]   --->   Operation 244 'call' 'tmp_3' <Predicate = true> <Delay = 8.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 13> <Delay = 7.58>
ST_36 : Operation 245 [1/8] (7.58ns)   --->   "%tmp_2 = call i32 @pow_generic<float>, i32 %y_perm_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101]   --->   Operation 245 'call' 'tmp_2' <Predicate = true> <Delay = 7.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 246 [1/8] (7.58ns)   --->   "%tmp_3 = call i32 @pow_generic<float>, i32 %y_diff_3_load, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:107]   --->   Operation 246 'call' 'tmp_3' <Predicate = true> <Delay = 7.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 14> <Delay = 2.30>
ST_37 : Operation 247 [1/1] (0.00ns)   --->   "%x_perm_2_load = load i32 %x_perm_2" [chls/sub_modules.cpp:100]   --->   Operation 247 'load' 'x_perm_2_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 248 [1/1] (0.00ns)   --->   "%x_diff_2_load = load i32 %x_diff_2" [chls/sub_modules.cpp:106]   --->   Operation 248 'load' 'x_diff_2_load' <Predicate = true> <Delay = 0.00>
ST_37 : [1/1] (0.72ns)   --->   Input mux for Operation 249 '%conv = fpext i32 %x_perm_2_load'
ST_37 : Operation 249 [2/2] (1.58ns)   --->   "%conv = fpext i32 %x_perm_2_load" [chls/sub_modules.cpp:100]   --->   Operation 249 'fpext' 'conv' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : [1/1] (0.72ns)   --->   Input mux for Operation 250 '%conv1 = fpext i32 %y_perm_3_load'
ST_37 : Operation 250 [2/2] (1.58ns)   --->   "%conv1 = fpext i32 %y_perm_3_load" [chls/sub_modules.cpp:101]   --->   Operation 250 'fpext' 'conv1' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : [1/1] (0.72ns)   --->   Input mux for Operation 251 '%conv3 = fpext i32 %tmp_2'
ST_37 : Operation 251 [2/2] (1.58ns)   --->   "%conv3 = fpext i32 %tmp_2" [chls/sub_modules.cpp:101]   --->   Operation 251 'fpext' 'conv3' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : [1/1] (0.72ns)   --->   Input mux for Operation 252 '%conv9 = fpext i32 %x_diff_2_load'
ST_37 : Operation 252 [2/2] (1.58ns)   --->   "%conv9 = fpext i32 %x_diff_2_load" [chls/sub_modules.cpp:106]   --->   Operation 252 'fpext' 'conv9' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : [1/1] (0.72ns)   --->   Input mux for Operation 253 '%conv10 = fpext i32 %y_diff_3_load'
ST_37 : Operation 253 [2/2] (1.58ns)   --->   "%conv10 = fpext i32 %y_diff_3_load" [chls/sub_modules.cpp:107]   --->   Operation 253 'fpext' 'conv10' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : [1/1] (0.72ns)   --->   Input mux for Operation 254 '%conv11 = fpext i32 %tmp_3'
ST_37 : Operation 254 [2/2] (1.58ns)   --->   "%conv11 = fpext i32 %tmp_3" [chls/sub_modules.cpp:107]   --->   Operation 254 'fpext' 'conv11' <Predicate = true> <Delay = 1.58> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 15> <Delay = 2.30>
ST_38 : Operation 255 [1/2] (2.30ns)   --->   "%conv = fpext i32 %x_perm_2_load" [chls/sub_modules.cpp:100]   --->   Operation 255 'fpext' 'conv' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 256 [1/2] (2.30ns)   --->   "%conv1 = fpext i32 %y_perm_3_load" [chls/sub_modules.cpp:101]   --->   Operation 256 'fpext' 'conv1' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 257 [1/2] (2.30ns)   --->   "%conv3 = fpext i32 %tmp_2" [chls/sub_modules.cpp:101]   --->   Operation 257 'fpext' 'conv3' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 258 [1/2] (2.30ns)   --->   "%conv9 = fpext i32 %x_diff_2_load" [chls/sub_modules.cpp:106]   --->   Operation 258 'fpext' 'conv9' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 259 [1/2] (2.30ns)   --->   "%conv10 = fpext i32 %y_diff_3_load" [chls/sub_modules.cpp:107]   --->   Operation 259 'fpext' 'conv10' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 260 [1/2] (2.30ns)   --->   "%conv11 = fpext i32 %tmp_3" [chls/sub_modules.cpp:107]   --->   Operation 260 'fpext' 'conv11' <Predicate = true> <Delay = 2.30> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 16> <Delay = 7.04>
ST_39 : [1/1] (0.76ns)   --->   Input mux for Operation 261 '%mul5 = dmul i64 %uu_perm, i64 %conv'
ST_39 : Operation 261 [5/5] (6.27ns)   --->   "%mul5 = dmul i64 %uu_perm, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 261 'dmul' 'mul5' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.75ns)   --->   Input mux for Operation 262 '%sub3 = dsub i64 1, i64 %conv'
ST_39 : Operation 262 [5/5] (4.31ns)   --->   "%sub3 = dsub i64 1, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 262 'dsub' 'sub3' <Predicate = true> <Delay = 4.31> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.76ns)   --->   Input mux for Operation 263 '%mul9 = dmul i64 %uu_perm, i64 %conv1'
ST_39 : Operation 263 [5/5] (6.27ns)   --->   "%mul9 = dmul i64 %uu_perm, i64 %conv1" [chls/sub_modules.cpp:101]   --->   Operation 263 'dmul' 'mul9' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.76ns)   --->   Input mux for Operation 264 '%mul2 = dmul i64 %uu_perm, i64 %conv3'
ST_39 : Operation 264 [5/5] (6.27ns)   --->   "%mul2 = dmul i64 %uu_perm, i64 %conv3" [chls/sub_modules.cpp:101]   --->   Operation 264 'dmul' 'mul2' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.76ns)   --->   Input mux for Operation 265 '%mul7 = dmul i64 %uu_diff, i64 %conv9'
ST_39 : Operation 265 [5/5] (6.27ns)   --->   "%mul7 = dmul i64 %uu_diff, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 265 'dmul' 'mul7' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.75ns)   --->   Input mux for Operation 266 '%sub5 = dsub i64 1, i64 %conv9'
ST_39 : Operation 266 [5/5] (4.31ns)   --->   "%sub5 = dsub i64 1, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 266 'dsub' 'sub5' <Predicate = true> <Delay = 4.31> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.76ns)   --->   Input mux for Operation 267 '%mul10 = dmul i64 %uu_diff, i64 %conv10'
ST_39 : Operation 267 [5/5] (6.27ns)   --->   "%mul10 = dmul i64 %uu_diff, i64 %conv10" [chls/sub_modules.cpp:107]   --->   Operation 267 'dmul' 'mul10' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (0.76ns)   --->   Input mux for Operation 268 '%mul11 = dmul i64 %uu_diff, i64 %conv11'
ST_39 : Operation 268 [5/5] (6.27ns)   --->   "%mul11 = dmul i64 %uu_diff, i64 %conv11" [chls/sub_modules.cpp:107]   --->   Operation 268 'dmul' 'mul11' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 17> <Delay = 7.04>
ST_40 : Operation 269 [4/5] (7.04ns)   --->   "%mul5 = dmul i64 %uu_perm, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 269 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 270 [4/5] (5.06ns)   --->   "%sub3 = dsub i64 1, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 270 'dsub' 'sub3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 271 [4/5] (7.04ns)   --->   "%mul9 = dmul i64 %uu_perm, i64 %conv1" [chls/sub_modules.cpp:101]   --->   Operation 271 'dmul' 'mul9' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 272 [4/5] (7.04ns)   --->   "%mul2 = dmul i64 %uu_perm, i64 %conv3" [chls/sub_modules.cpp:101]   --->   Operation 272 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 273 [4/5] (7.04ns)   --->   "%mul7 = dmul i64 %uu_diff, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 273 'dmul' 'mul7' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 274 [4/5] (5.06ns)   --->   "%sub5 = dsub i64 1, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 274 'dsub' 'sub5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 275 [4/5] (7.04ns)   --->   "%mul10 = dmul i64 %uu_diff, i64 %conv10" [chls/sub_modules.cpp:107]   --->   Operation 275 'dmul' 'mul10' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 276 [4/5] (7.04ns)   --->   "%mul11 = dmul i64 %uu_diff, i64 %conv11" [chls/sub_modules.cpp:107]   --->   Operation 276 'dmul' 'mul11' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 18> <Delay = 7.04>
ST_41 : Operation 277 [3/5] (7.04ns)   --->   "%mul5 = dmul i64 %uu_perm, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 277 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 278 [3/5] (5.06ns)   --->   "%sub3 = dsub i64 1, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 278 'dsub' 'sub3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 279 [3/5] (7.04ns)   --->   "%mul9 = dmul i64 %uu_perm, i64 %conv1" [chls/sub_modules.cpp:101]   --->   Operation 279 'dmul' 'mul9' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 280 [3/5] (7.04ns)   --->   "%mul2 = dmul i64 %uu_perm, i64 %conv3" [chls/sub_modules.cpp:101]   --->   Operation 280 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 281 [3/5] (7.04ns)   --->   "%mul7 = dmul i64 %uu_diff, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 281 'dmul' 'mul7' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 282 [3/5] (5.06ns)   --->   "%sub5 = dsub i64 1, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 282 'dsub' 'sub5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 283 [3/5] (7.04ns)   --->   "%mul10 = dmul i64 %uu_diff, i64 %conv10" [chls/sub_modules.cpp:107]   --->   Operation 283 'dmul' 'mul10' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 284 [3/5] (7.04ns)   --->   "%mul11 = dmul i64 %uu_diff, i64 %conv11" [chls/sub_modules.cpp:107]   --->   Operation 284 'dmul' 'mul11' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 19> <Delay = 7.04>
ST_42 : Operation 285 [2/5] (7.04ns)   --->   "%mul5 = dmul i64 %uu_perm, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 285 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 286 [2/5] (5.06ns)   --->   "%sub3 = dsub i64 1, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 286 'dsub' 'sub3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 287 [2/5] (7.04ns)   --->   "%mul9 = dmul i64 %uu_perm, i64 %conv1" [chls/sub_modules.cpp:101]   --->   Operation 287 'dmul' 'mul9' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 288 [2/5] (7.04ns)   --->   "%mul2 = dmul i64 %uu_perm, i64 %conv3" [chls/sub_modules.cpp:101]   --->   Operation 288 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 289 [2/5] (7.04ns)   --->   "%mul7 = dmul i64 %uu_diff, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 289 'dmul' 'mul7' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 290 [2/5] (5.06ns)   --->   "%sub5 = dsub i64 1, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 290 'dsub' 'sub5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 291 [2/5] (7.04ns)   --->   "%mul10 = dmul i64 %uu_diff, i64 %conv10" [chls/sub_modules.cpp:107]   --->   Operation 291 'dmul' 'mul10' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 292 [2/5] (7.04ns)   --->   "%mul11 = dmul i64 %uu_diff, i64 %conv11" [chls/sub_modules.cpp:107]   --->   Operation 292 'dmul' 'mul11' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 20> <Delay = 7.04>
ST_43 : Operation 293 [1/5] (7.04ns)   --->   "%mul5 = dmul i64 %uu_perm, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 293 'dmul' 'mul5' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 294 [1/5] (5.06ns)   --->   "%sub3 = dsub i64 1, i64 %conv" [chls/sub_modules.cpp:100]   --->   Operation 294 'dsub' 'sub3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 295 [1/5] (7.04ns)   --->   "%mul9 = dmul i64 %uu_perm, i64 %conv1" [chls/sub_modules.cpp:101]   --->   Operation 295 'dmul' 'mul9' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 296 [1/5] (7.04ns)   --->   "%mul2 = dmul i64 %uu_perm, i64 %conv3" [chls/sub_modules.cpp:101]   --->   Operation 296 'dmul' 'mul2' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 297 [1/5] (7.04ns)   --->   "%mul7 = dmul i64 %uu_diff, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 297 'dmul' 'mul7' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 298 [1/5] (5.06ns)   --->   "%sub5 = dsub i64 1, i64 %conv9" [chls/sub_modules.cpp:106]   --->   Operation 298 'dsub' 'sub5' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 299 [1/5] (7.04ns)   --->   "%mul10 = dmul i64 %uu_diff, i64 %conv10" [chls/sub_modules.cpp:107]   --->   Operation 299 'dmul' 'mul10' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 300 [1/5] (7.04ns)   --->   "%mul11 = dmul i64 %uu_diff, i64 %conv11" [chls/sub_modules.cpp:107]   --->   Operation 300 'dmul' 'mul11' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 21> <Delay = 7.04>
ST_44 : [1/1] (0.76ns)   --->   Input mux for Operation 301 '%logmap1_perm_1 = dmul i64 %mul5, i64 %sub3'
ST_44 : Operation 301 [5/5] (6.27ns)   --->   "%logmap1_perm_1 = dmul i64 %mul5, i64 %sub3" [chls/sub_modules.cpp:100]   --->   Operation 301 'dmul' 'logmap1_perm_1' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (0.75ns)   --->   Input mux for Operation 302 '%logmap2_perm_1 = dsub i64 %mul9, i64 %mul2'
ST_44 : Operation 302 [5/5] (4.31ns)   --->   "%logmap2_perm_1 = dsub i64 %mul9, i64 %mul2" [chls/sub_modules.cpp:101]   --->   Operation 302 'dsub' 'logmap2_perm_1' <Predicate = true> <Delay = 4.31> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (0.76ns)   --->   Input mux for Operation 303 '%logmap1_diff_1 = dmul i64 %mul7, i64 %sub5'
ST_44 : Operation 303 [5/5] (6.27ns)   --->   "%logmap1_diff_1 = dmul i64 %mul7, i64 %sub5" [chls/sub_modules.cpp:106]   --->   Operation 303 'dmul' 'logmap1_diff_1' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (0.75ns)   --->   Input mux for Operation 304 '%logmap2_diff_1 = dsub i64 %mul10, i64 %mul11'
ST_44 : Operation 304 [5/5] (4.31ns)   --->   "%logmap2_diff_1 = dsub i64 %mul10, i64 %mul11" [chls/sub_modules.cpp:107]   --->   Operation 304 'dsub' 'logmap2_diff_1' <Predicate = true> <Delay = 4.31> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 22> <Delay = 7.04>
ST_45 : Operation 305 [4/5] (7.04ns)   --->   "%logmap1_perm_1 = dmul i64 %mul5, i64 %sub3" [chls/sub_modules.cpp:100]   --->   Operation 305 'dmul' 'logmap1_perm_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 306 [4/5] (5.06ns)   --->   "%logmap2_perm_1 = dsub i64 %mul9, i64 %mul2" [chls/sub_modules.cpp:101]   --->   Operation 306 'dsub' 'logmap2_perm_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 307 [4/5] (7.04ns)   --->   "%logmap1_diff_1 = dmul i64 %mul7, i64 %sub5" [chls/sub_modules.cpp:106]   --->   Operation 307 'dmul' 'logmap1_diff_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 308 [4/5] (5.06ns)   --->   "%logmap2_diff_1 = dsub i64 %mul10, i64 %mul11" [chls/sub_modules.cpp:107]   --->   Operation 308 'dsub' 'logmap2_diff_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 23> <Delay = 7.04>
ST_46 : Operation 309 [3/5] (7.04ns)   --->   "%logmap1_perm_1 = dmul i64 %mul5, i64 %sub3" [chls/sub_modules.cpp:100]   --->   Operation 309 'dmul' 'logmap1_perm_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 310 [3/5] (5.06ns)   --->   "%logmap2_perm_1 = dsub i64 %mul9, i64 %mul2" [chls/sub_modules.cpp:101]   --->   Operation 310 'dsub' 'logmap2_perm_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 311 [3/5] (7.04ns)   --->   "%logmap1_diff_1 = dmul i64 %mul7, i64 %sub5" [chls/sub_modules.cpp:106]   --->   Operation 311 'dmul' 'logmap1_diff_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 312 [3/5] (5.06ns)   --->   "%logmap2_diff_1 = dsub i64 %mul10, i64 %mul11" [chls/sub_modules.cpp:107]   --->   Operation 312 'dsub' 'logmap2_diff_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 24> <Delay = 7.04>
ST_47 : Operation 313 [2/5] (7.04ns)   --->   "%logmap1_perm_1 = dmul i64 %mul5, i64 %sub3" [chls/sub_modules.cpp:100]   --->   Operation 313 'dmul' 'logmap1_perm_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 314 [2/5] (5.06ns)   --->   "%logmap2_perm_1 = dsub i64 %mul9, i64 %mul2" [chls/sub_modules.cpp:101]   --->   Operation 314 'dsub' 'logmap2_perm_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 315 [2/5] (7.04ns)   --->   "%logmap1_diff_1 = dmul i64 %mul7, i64 %sub5" [chls/sub_modules.cpp:106]   --->   Operation 315 'dmul' 'logmap1_diff_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 316 [2/5] (5.06ns)   --->   "%logmap2_diff_1 = dsub i64 %mul10, i64 %mul11" [chls/sub_modules.cpp:107]   --->   Operation 316 'dsub' 'logmap2_diff_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 25> <Delay = 7.04>
ST_48 : Operation 317 [1/5] (7.04ns)   --->   "%logmap1_perm_1 = dmul i64 %mul5, i64 %sub3" [chls/sub_modules.cpp:100]   --->   Operation 317 'dmul' 'logmap1_perm_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 318 [1/5] (5.06ns)   --->   "%logmap2_perm_1 = dsub i64 %mul9, i64 %mul2" [chls/sub_modules.cpp:101]   --->   Operation 318 'dsub' 'logmap2_perm_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 319 [2/2] (1.23ns)   --->   "%call_ret6 = call i64 @generic_modf<double>, i64 %logmap2_perm_1, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:104]   --->   Operation 319 'call' 'call_ret6' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 320 [1/5] (7.04ns)   --->   "%logmap1_diff_1 = dmul i64 %mul7, i64 %sub5" [chls/sub_modules.cpp:106]   --->   Operation 320 'dmul' 'logmap1_diff_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 321 [1/5] (5.06ns)   --->   "%logmap2_diff_1 = dsub i64 %mul10, i64 %mul11" [chls/sub_modules.cpp:107]   --->   Operation 321 'dsub' 'logmap2_diff_1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 322 [2/2] (1.23ns)   --->   "%call_ret8 = call i64 @generic_modf<double>, i64 %logmap2_diff_1, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:110]   --->   Operation 322 'call' 'call_ret8' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 26> <Delay = 6.33>
ST_49 : Operation 323 [2/2] (1.23ns)   --->   "%call_ret5 = call i64 @generic_modf<double>, i64 %logmap1_perm_1, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:103]   --->   Operation 323 'call' 'call_ret5' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 324 [1/2] (3.44ns)   --->   "%call_ret6 = call i64 @generic_modf<double>, i64 %logmap2_perm_1, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:104]   --->   Operation 324 'call' 'call_ret6' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : [1/1] (0.77ns)   --->   Input mux for Operation 325 '%y_perm_2 = fptrunc i64 %call_ret6'
ST_49 : Operation 325 [2/2] (2.12ns)   --->   "%y_perm_2 = fptrunc i64 %call_ret6" [chls/sub_modules.cpp:104]   --->   Operation 325 'fptrunc' 'y_perm_2' <Predicate = true> <Delay = 2.12> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 326 [2/2] (1.23ns)   --->   "%call_ret7 = call i64 @generic_modf<double>, i64 %logmap1_diff_1, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:109]   --->   Operation 326 'call' 'call_ret7' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 327 [1/2] (3.44ns)   --->   "%call_ret8 = call i64 @generic_modf<double>, i64 %logmap2_diff_1, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:110]   --->   Operation 327 'call' 'call_ret8' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : [1/1] (0.77ns)   --->   Input mux for Operation 328 '%y_diff_2 = fptrunc i64 %call_ret8'
ST_49 : Operation 328 [2/2] (2.12ns)   --->   "%y_diff_2 = fptrunc i64 %call_ret8" [chls/sub_modules.cpp:110]   --->   Operation 328 'fptrunc' 'y_diff_2' <Predicate = true> <Delay = 2.12> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_49 : [1/1] (0.75ns)   --->   Input mux for Operation 329 '%x_assign_s = dsub i64 %logmap1_diff_1, i64 %logmap2_diff_1'
ST_49 : Operation 329 [5/5] (4.31ns)   --->   "%x_assign_s = dsub i64 %logmap1_diff_1, i64 %logmap2_diff_1" [chls/sub_modules.cpp:112]   --->   Operation 329 'dsub' 'x_assign_s' <Predicate = true> <Delay = 4.31> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (0.75ns)   --->   Input mux for Operation 330 '%x_assign = dsub i64 %logmap1_perm_1, i64 %logmap2_perm_1'
ST_49 : Operation 330 [5/5] (4.31ns)   --->   "%x_assign = dsub i64 %logmap1_perm_1, i64 %logmap2_perm_1" [chls/sub_modules.cpp:118]   --->   Operation 330 'dsub' 'x_assign' <Predicate = true> <Delay = 4.31> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 27> <Delay = 6.33>
ST_50 : Operation 331 [1/2] (3.44ns)   --->   "%call_ret5 = call i64 @generic_modf<double>, i64 %logmap1_perm_1, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:103]   --->   Operation 331 'call' 'call_ret5' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : [1/1] (0.77ns)   --->   Input mux for Operation 332 '%x_perm_3 = fptrunc i64 %call_ret5'
ST_50 : Operation 332 [2/2] (2.12ns)   --->   "%x_perm_3 = fptrunc i64 %call_ret5" [chls/sub_modules.cpp:103]   --->   Operation 332 'fptrunc' 'x_perm_3' <Predicate = true> <Delay = 2.12> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 333 [1/2] (2.89ns)   --->   "%y_perm_2 = fptrunc i64 %call_ret6" [chls/sub_modules.cpp:104]   --->   Operation 333 'fptrunc' 'y_perm_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 334 [1/2] (3.44ns)   --->   "%call_ret7 = call i64 @generic_modf<double>, i64 %logmap1_diff_1, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:109]   --->   Operation 334 'call' 'call_ret7' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : [1/1] (0.77ns)   --->   Input mux for Operation 335 '%x_diff_3 = fptrunc i64 %call_ret7'
ST_50 : Operation 335 [2/2] (2.12ns)   --->   "%x_diff_3 = fptrunc i64 %call_ret7" [chls/sub_modules.cpp:109]   --->   Operation 335 'fptrunc' 'x_diff_3' <Predicate = true> <Delay = 2.12> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 336 [1/2] (2.89ns)   --->   "%y_diff_2 = fptrunc i64 %call_ret8" [chls/sub_modules.cpp:110]   --->   Operation 336 'fptrunc' 'y_diff_2' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 337 [4/5] (5.06ns)   --->   "%x_assign_s = dsub i64 %logmap1_diff_1, i64 %logmap2_diff_1" [chls/sub_modules.cpp:112]   --->   Operation 337 'dsub' 'x_assign_s' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 338 [4/5] (5.06ns)   --->   "%x_assign = dsub i64 %logmap1_perm_1, i64 %logmap2_perm_1" [chls/sub_modules.cpp:118]   --->   Operation 338 'dsub' 'x_assign' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 339 [1/1] (0.42ns)   --->   "%store_ln97 = store i32 %y_diff_2, i32 %y_diff_3" [chls/sub_modules.cpp:97]   --->   Operation 339 'store' 'store_ln97' <Predicate = true> <Delay = 0.42>
ST_50 : Operation 340 [1/1] (0.42ns)   --->   "%store_ln97 = store i32 %y_perm_2, i32 %y_perm_3" [chls/sub_modules.cpp:97]   --->   Operation 340 'store' 'store_ln97' <Predicate = true> <Delay = 0.42>

State 51 <SV = 28> <Delay = 5.06>
ST_51 : Operation 341 [1/2] (2.89ns)   --->   "%x_perm_3 = fptrunc i64 %call_ret5" [chls/sub_modules.cpp:103]   --->   Operation 341 'fptrunc' 'x_perm_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 342 [1/2] (2.89ns)   --->   "%x_diff_3 = fptrunc i64 %call_ret7" [chls/sub_modules.cpp:109]   --->   Operation 342 'fptrunc' 'x_diff_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 343 [3/5] (5.06ns)   --->   "%x_assign_s = dsub i64 %logmap1_diff_1, i64 %logmap2_diff_1" [chls/sub_modules.cpp:112]   --->   Operation 343 'dsub' 'x_assign_s' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 344 [3/5] (5.06ns)   --->   "%x_assign = dsub i64 %logmap1_perm_1, i64 %logmap2_perm_1" [chls/sub_modules.cpp:118]   --->   Operation 344 'dsub' 'x_assign' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 345 [1/1] (0.42ns)   --->   "%store_ln97 = store i32 %x_diff_3, i32 %x_diff_2" [chls/sub_modules.cpp:97]   --->   Operation 345 'store' 'store_ln97' <Predicate = true> <Delay = 0.42>
ST_51 : Operation 346 [1/1] (0.42ns)   --->   "%store_ln97 = store i32 %x_perm_3, i32 %x_perm_2" [chls/sub_modules.cpp:97]   --->   Operation 346 'store' 'store_ln97' <Predicate = true> <Delay = 0.42>

State 52 <SV = 29> <Delay = 5.06>
ST_52 : Operation 347 [2/5] (5.06ns)   --->   "%x_assign_s = dsub i64 %logmap1_diff_1, i64 %logmap2_diff_1" [chls/sub_modules.cpp:112]   --->   Operation 347 'dsub' 'x_assign_s' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 348 [2/5] (5.06ns)   --->   "%x_assign = dsub i64 %logmap1_perm_1, i64 %logmap2_perm_1" [chls/sub_modules.cpp:118]   --->   Operation 348 'dsub' 'x_assign' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 30> <Delay = 6.30>
ST_53 : Operation 349 [1/5] (5.06ns)   --->   "%x_assign_s = dsub i64 %logmap1_diff_1, i64 %logmap2_diff_1" [chls/sub_modules.cpp:112]   --->   Operation 349 'dsub' 'x_assign_s' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 350 [2/2] (1.23ns)   --->   "%dc = call i64 @generic_modf<double>, i64 %x_assign_s, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:112]   --->   Operation 350 'call' 'dc' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 351 [1/5] (5.06ns)   --->   "%x_assign = dsub i64 %logmap1_perm_1, i64 %logmap2_perm_1" [chls/sub_modules.cpp:118]   --->   Operation 351 'dsub' 'x_assign' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 352 [2/2] (1.23ns)   --->   "%dc_2 = call i64 @generic_modf<double>, i64 %x_assign, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:118]   --->   Operation 352 'call' 'dc_2' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 31> <Delay = 6.33>
ST_54 : Operation 353 [1/2] (3.44ns)   --->   "%dc = call i64 @generic_modf<double>, i64 %x_assign_s, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:112]   --->   Operation 353 'call' 'dc' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 354 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:8->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71->chls/sub_modules.cpp:112]   --->   Operation 354 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln508 = trunc i64 %data" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:508->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:525->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:539->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:8->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71->chls/sub_modules.cpp:112]   --->   Operation 355 'trunc' 'trunc_ln508' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 356 [1/2] (3.44ns)   --->   "%dc_2 = call i64 @generic_modf<double>, i64 %x_assign, i52 %mask_table" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:118]   --->   Operation 356 'call' 'dc_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 357 [1/1] (0.00ns)   --->   "%data_2 = bitcast i64 %dc_2" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:12->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:8->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71->chls/sub_modules.cpp:118]   --->   Operation 357 'bitcast' 'data_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln508_1 = trunc i64 %data_2" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:508->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:525->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:539->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:8->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71->chls/sub_modules.cpp:118]   --->   Operation 358 'trunc' 'trunc_ln508_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 359 [1/1] (0.00ns)   --->   "%t_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:508->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:525->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:539->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:8->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71->chls/sub_modules.cpp:118]   --->   Operation 359 'bitconcatenate' 't_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 360 [1/1] (0.00ns)   --->   "%bitcast_ln526 = bitcast i64 %t_3" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:526->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:539->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:8->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71->chls/sub_modules.cpp:118]   --->   Operation 360 'bitcast' 'bitcast_ln526' <Predicate = true> <Delay = 0.00>
ST_54 : [1/1] (0.77ns)   --->   Input mux for Operation 361 '%outHash_data_perm_map = fptrunc i64 %bitcast_ln526'
ST_54 : Operation 361 [2/2] (2.12ns)   --->   "%outHash_data_perm_map = fptrunc i64 %bitcast_ln526" [chls/sub_modules.cpp:118]   --->   Operation 361 'fptrunc' 'outHash_data_perm_map' <Predicate = true> <Delay = 2.12> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 32> <Delay = 7.04>
ST_55 : Operation 362 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:508->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:525->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:539->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:8->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71->chls/sub_modules.cpp:112]   --->   Operation 362 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 363 [1/1] (0.00ns)   --->   "%map_diff = bitcast i64 %t" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:526->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:539->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:8->/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/std_abs.h:71->chls/sub_modules.cpp:112]   --->   Operation 363 'bitcast' 'map_diff' <Predicate = true> <Delay = 0.00>
ST_55 : [1/1] (0.76ns)   --->   Input mux for Operation 364 '%dc_1 = dmul i64 %map_diff, i64 100000'
ST_55 : Operation 364 [5/5] (6.27ns)   --->   "%dc_1 = dmul i64 %map_diff, i64 100000" [chls/sub_modules.cpp:114]   --->   Operation 364 'dmul' 'dc_1' <Predicate = true> <Delay = 6.27> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 365 [1/2] (2.89ns)   --->   "%outHash_data_perm_map = fptrunc i64 %bitcast_ln526" [chls/sub_modules.cpp:118]   --->   Operation 365 'fptrunc' 'outHash_data_perm_map' <Predicate = true> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 33> <Delay = 7.04>
ST_56 : Operation 366 [4/5] (7.04ns)   --->   "%dc_1 = dmul i64 %map_diff, i64 100000" [chls/sub_modules.cpp:114]   --->   Operation 366 'dmul' 'dc_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 34> <Delay = 7.04>
ST_57 : Operation 367 [3/5] (7.04ns)   --->   "%dc_1 = dmul i64 %map_diff, i64 100000" [chls/sub_modules.cpp:114]   --->   Operation 367 'dmul' 'dc_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 35> <Delay = 7.04>
ST_58 : Operation 368 [2/5] (7.04ns)   --->   "%dc_1 = dmul i64 %map_diff, i64 100000" [chls/sub_modules.cpp:114]   --->   Operation 368 'dmul' 'dc_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 36> <Delay = 7.04>
ST_59 : Operation 369 [1/5] (7.04ns)   --->   "%dc_1 = dmul i64 %map_diff, i64 100000" [chls/sub_modules.cpp:114]   --->   Operation 369 'dmul' 'dc_1' <Predicate = true> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 37> <Delay = 4.22>
ST_60 : Operation 370 [1/1] (0.00ns)   --->   "%data_1 = bitcast i64 %dc_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 370 'bitcast' 'data_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 371 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_1, i32 63" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:489->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 371 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 372 [1/1] (0.00ns)   --->   "%xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_1, i32 52, i32 62" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:490->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 372 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln534 = trunc i64 %data_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:534->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 373 'trunc' 'trunc_ln534' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 374 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln534, i1 0" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 374 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 375 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 376 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 377 [1/1] (0.79ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 377 'add' 'add_ln515' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 378 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 379 [1/1] (0.79ns)   --->   "%sub_ln18 = sub i11 1023, i11 %xs_exp" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 379 'sub' 'sub_ln18' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i11 %sub_ln18" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 380 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 381 [1/1] (0.37ns)   --->   "%select_ln18 = select i1 %tmp_11, i12 %sext_ln18, i12 %add_ln515" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 381 'select' 'select_ln18' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i12 %select_ln18" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 382 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 383 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 384 [1/1] (1.50ns)   --->   "%lshr_ln18 = lshr i169 %zext_ln15, i169 %zext_ln18" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 384 'lshr' 'lshr_ln18' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 385 [1/1] (1.50ns)   --->   "%shl_ln18 = shl i169 %zext_ln15, i169 %zext_ln18" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 385 'shl' 'shl_ln18' <Predicate = true> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %lshr_ln18, i32 53" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 386 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i1 %tmp_12" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 387 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 388 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i169.i32.i32, i169 %shl_ln18, i32 53, i32 60" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 388 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 389 [1/1] (0.39ns)   --->   "%val = select i1 %tmp_11, i8 %zext_ln21, i8 %tmp_13" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 389 'select' 'val' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 390 [1/1] (0.76ns)   --->   "%result_1 = sub i8 0, i8 %val" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 390 'sub' 'result_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 391 [1/1] (0.39ns)   --->   "%l_diff = select i1 %xs_sign, i8 %result_1, i8 %val" [/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114]   --->   Operation 391 'select' 'l_diff' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 392 [1/1] (0.00ns)   --->   "%bitcast_ln123 = bitcast i32 %outHash_data_perm_map" [chls/sub_modules.cpp:123]   --->   Operation 392 'bitcast' 'bitcast_ln123' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i32, i8 %l_diff, i32 %bitcast_ln123" [chls/sub_modules.cpp:123]   --->   Operation 393 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i40 %tmp_8" [chls/sub_modules.cpp:123]   --->   Operation 394 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 395 [2/2] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, i64 %zext_ln123, i8 255, i8 255, i1 0, i1 %outHash_last, i1 0, i1 0" [chls/sub_modules.cpp:123]   --->   Operation 395 'write' 'write_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 61 <SV = 38> <Delay = 0.00>
ST_61 : Operation 396 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144" [chls/sub_modules.cpp:69]   --->   Operation 396 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 397 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [chls/sub_modules.cpp:97]   --->   Operation 397 'specloopname' 'specloopname_ln97' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 398 [1/2] (0.00ns)   --->   "%write_ln123 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, i64 %zext_ln123, i8 255, i8 255, i1 0, i1 %outHash_last, i1 0, i1 0" [chls/sub_modules.cpp:123]   --->   Operation 398 'write' 'write_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_61 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.inc84" [chls/sub_modules.cpp:97]   --->   Operation 399 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 11.000ns, clock uncertainty: 2.970ns.

 <State 1>: 7.482ns
The critical path consists of the following:
	fifo read operation ('u_perm_read') on port 'u_perm' [31]  (1.861 ns)
	multiplexor before operation 'sitodp' with delay (0.427 ns)
'sitodp' operation ('uu_perm', chls/sub_modules.cpp:75) [36]  (5.194 ns)

 <State 2>: 5.621ns
The critical path consists of the following:
	'sitodp' operation ('uu_perm', chls/sub_modules.cpp:75) [36]  (5.621 ns)

 <State 3>: 5.621ns
The critical path consists of the following:
	'sitodp' operation ('uu_perm', chls/sub_modules.cpp:75) [36]  (5.621 ns)

 <State 4>: 5.621ns
The critical path consists of the following:
	'sitodp' operation ('uu_perm', chls/sub_modules.cpp:75) [36]  (5.621 ns)

 <State 5>: 2.306ns
The critical path consists of the following:
	'load' operation ('x_perm') on local variable 'x_perm' [46]  (0.000 ns)
	multiplexor before operation 'fpext' with delay (0.723 ns)
'fpext' operation ('conv2', chls/sub_modules.cpp:84) [56]  (1.583 ns)

 <State 6>: 2.306ns
The critical path consists of the following:
	'fpext' operation ('conv2', chls/sub_modules.cpp:84) [56]  (2.306 ns)

 <State 7>: 8.015ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85) to 'pow_generic<float>' [62]  (8.015 ns)

 <State 8>: 8.015ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85) to 'pow_generic<float>' [62]  (8.015 ns)

 <State 9>: 8.015ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85) to 'pow_generic<float>' [62]  (8.015 ns)

 <State 10>: 8.015ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85) to 'pow_generic<float>' [62]  (8.015 ns)

 <State 11>: 8.015ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85) to 'pow_generic<float>' [62]  (8.015 ns)

 <State 12>: 8.015ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85) to 'pow_generic<float>' [62]  (8.015 ns)

 <State 13>: 7.580ns
The critical path consists of the following:
	'call' operation ('tmp', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:85) to 'pow_generic<float>' [62]  (7.580 ns)

 <State 14>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('logmap1_perm', chls/sub_modules.cpp:84) [59]  (7.042 ns)

 <State 15>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('logmap1_perm', chls/sub_modules.cpp:84) [59]  (7.042 ns)

 <State 16>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('logmap1_perm', chls/sub_modules.cpp:84) [59]  (7.042 ns)

 <State 17>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul6', chls/sub_modules.cpp:85) [61]  (7.042 ns)

 <State 18>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul6', chls/sub_modules.cpp:85) [61]  (7.042 ns)

 <State 19>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul6', chls/sub_modules.cpp:85) [61]  (7.042 ns)

 <State 20>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul6', chls/sub_modules.cpp:85) [61]  (7.042 ns)

 <State 21>: 5.069ns
The critical path consists of the following:
	multiplexor before operation 'dsub' with delay (0.754 ns)
'dsub' operation ('logmap2_perm', chls/sub_modules.cpp:85) [65]  (4.315 ns)

 <State 22>: 5.069ns
The critical path consists of the following:
	'dsub' operation ('logmap2_perm', chls/sub_modules.cpp:85) [65]  (5.069 ns)

 <State 23>: 5.069ns
The critical path consists of the following:
	'dsub' operation ('logmap2_perm', chls/sub_modules.cpp:85) [65]  (5.069 ns)

 <State 24>: 5.069ns
The critical path consists of the following:
	'dsub' operation ('logmap2_perm', chls/sub_modules.cpp:85) [65]  (5.069 ns)

 <State 25>: 6.306ns
The critical path consists of the following:
	'dsub' operation ('logmap2_perm', chls/sub_modules.cpp:85) [65]  (5.069 ns)
	'call' operation ('call_ret2', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:88) to 'generic_modf<double>' [68]  (1.237 ns)

 <State 26>: 6.335ns
The critical path consists of the following:
	'call' operation ('call_ret2', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:88) to 'generic_modf<double>' [68]  (3.444 ns)
	multiplexor before operation 'fptrunc' with delay (0.770 ns)
'fptrunc' operation ('y_perm', chls/sub_modules.cpp:88) [69]  (2.121 ns)

 <State 27>: 3.318ns
The critical path consists of the following:
	'fptrunc' operation ('y_diff', chls/sub_modules.cpp:94) [83]  (2.891 ns)
	'store' operation ('store_ln81', chls/sub_modules.cpp:81) of variable 'y_diff', chls/sub_modules.cpp:94 on local variable 'x' [84]  (0.427 ns)

 <State 28>: 1.311ns
The critical path consists of the following:
	'load' operation ('i', chls/sub_modules.cpp:97) on local variable 'i' [103]  (0.000 ns)
	'add' operation ('i', chls/sub_modules.cpp:97) [105]  (0.884 ns)
	'store' operation ('store_ln97', chls/sub_modules.cpp:97) of variable 'i', chls/sub_modules.cpp:97 on local variable 'i' [183]  (0.427 ns)

 <State 29>: 2.115ns
The critical path consists of the following:
	'load' operation ('y_perm_3_load', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101) on local variable 'x' [109]  (0.000 ns)
	'call' operation ('tmp_2', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101) to 'pow_generic<float>' [120]  (2.115 ns)

 <State 30>: 8.015ns
The critical path consists of the following:
	'call' operation ('tmp_2', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101) to 'pow_generic<float>' [120]  (8.015 ns)

 <State 31>: 8.015ns
The critical path consists of the following:
	'call' operation ('tmp_2', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101) to 'pow_generic<float>' [120]  (8.015 ns)

 <State 32>: 8.015ns
The critical path consists of the following:
	'call' operation ('tmp_2', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101) to 'pow_generic<float>' [120]  (8.015 ns)

 <State 33>: 8.015ns
The critical path consists of the following:
	'call' operation ('tmp_2', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101) to 'pow_generic<float>' [120]  (8.015 ns)

 <State 34>: 8.015ns
The critical path consists of the following:
	'call' operation ('tmp_2', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101) to 'pow_generic<float>' [120]  (8.015 ns)

 <State 35>: 8.015ns
The critical path consists of the following:
	'call' operation ('tmp_2', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101) to 'pow_generic<float>' [120]  (8.015 ns)

 <State 36>: 7.580ns
The critical path consists of the following:
	'call' operation ('tmp_2', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/powfloat.cpp:8->chls/sub_modules.cpp:101) to 'pow_generic<float>' [120]  (7.580 ns)

 <State 37>: 2.306ns
The critical path consists of the following:
	'load' operation ('x_perm_2_load', chls/sub_modules.cpp:100) on local variable 'x_perm' [108]  (0.000 ns)
	multiplexor before operation 'fpext' with delay (0.723 ns)
'fpext' operation ('conv', chls/sub_modules.cpp:100) [114]  (1.583 ns)

 <State 38>: 2.306ns
The critical path consists of the following:
	'fpext' operation ('conv', chls/sub_modules.cpp:100) [114]  (2.306 ns)

 <State 39>: 7.042ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (0.766 ns)
'dmul' operation ('mul5', chls/sub_modules.cpp:100) [115]  (6.276 ns)

 <State 40>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul5', chls/sub_modules.cpp:100) [115]  (7.042 ns)

 <State 41>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul5', chls/sub_modules.cpp:100) [115]  (7.042 ns)

 <State 42>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul5', chls/sub_modules.cpp:100) [115]  (7.042 ns)

 <State 43>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('mul5', chls/sub_modules.cpp:100) [115]  (7.042 ns)

 <State 44>: 7.042ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (0.766 ns)
'dmul' operation ('logmap1_perm', chls/sub_modules.cpp:100) [117]  (6.276 ns)

 <State 45>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('logmap1_perm', chls/sub_modules.cpp:100) [117]  (7.042 ns)

 <State 46>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('logmap1_perm', chls/sub_modules.cpp:100) [117]  (7.042 ns)

 <State 47>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('logmap1_perm', chls/sub_modules.cpp:100) [117]  (7.042 ns)

 <State 48>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('logmap1_perm', chls/sub_modules.cpp:100) [117]  (7.042 ns)

 <State 49>: 6.335ns
The critical path consists of the following:
	'call' operation ('call_ret6', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:104) to 'generic_modf<double>' [126]  (3.444 ns)
	multiplexor before operation 'fptrunc' with delay (0.770 ns)
'fptrunc' operation ('y_perm', chls/sub_modules.cpp:104) [127]  (2.121 ns)

 <State 50>: 6.335ns
The critical path consists of the following:
	'call' operation ('call_ret5', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:103) to 'generic_modf<double>' [124]  (3.444 ns)
	multiplexor before operation 'fptrunc' with delay (0.770 ns)
'fptrunc' operation ('x_perm', chls/sub_modules.cpp:103) [125]  (2.121 ns)

 <State 51>: 5.069ns
The critical path consists of the following:
	'dsub' operation ('x', chls/sub_modules.cpp:112) [142]  (5.069 ns)

 <State 52>: 5.069ns
The critical path consists of the following:
	'dsub' operation ('x', chls/sub_modules.cpp:112) [142]  (5.069 ns)

 <State 53>: 6.306ns
The critical path consists of the following:
	'dsub' operation ('x', chls/sub_modules.cpp:112) [142]  (5.069 ns)
	'call' operation ('__x', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:112) to 'generic_modf<double>' [143]  (1.237 ns)

 <State 54>: 6.335ns
The critical path consists of the following:
	'call' operation ('__x', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/modfdouble.cpp:9->chls/sub_modules.cpp:118) to 'generic_modf<double>' [172]  (3.444 ns)
	multiplexor before operation 'fptrunc' with delay (0.770 ns)
'fptrunc' operation ('outHash.data.perm_map', chls/sub_modules.cpp:118) [177]  (2.121 ns)

 <State 55>: 7.042ns
The critical path consists of the following:
	multiplexor before operation 'dmul' with delay (0.766 ns)
'dmul' operation ('x', chls/sub_modules.cpp:114) [148]  (6.276 ns)

 <State 56>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('x', chls/sub_modules.cpp:114) [148]  (7.042 ns)

 <State 57>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('x', chls/sub_modules.cpp:114) [148]  (7.042 ns)

 <State 58>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('x', chls/sub_modules.cpp:114) [148]  (7.042 ns)

 <State 59>: 7.042ns
The critical path consists of the following:
	'dmul' operation ('x', chls/sub_modules.cpp:114) [148]  (7.042 ns)

 <State 60>: 4.230ns
The critical path consists of the following:
	'add' operation ('add_ln515', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114) [156]  (0.798 ns)
	'select' operation ('select_ln18', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114) [160]  (0.375 ns)
	'lshr' operation ('lshr_ln18', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114) [163]  (1.506 ns)
	'select' operation ('val', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114) [168]  (0.393 ns)
	'sub' operation ('result', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114) [169]  (0.765 ns)
	'select' operation ('l_diff', /wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56->chls/sub_modules.cpp:114) [170]  (0.393 ns)

 <State 61>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
