v 20110115 2
C 47100 47100 1 0 1 nmosEnhancementA.sym
{
T 46500 47600 5 10 0 0 0 6 1
device=NMOS_TRANSISTOR
}
C 46100 48400 1 0 0 nmosEnhancementA.sym
{
T 46700 48900 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
N 46600 47900 46600 48400 4
N 46100 48800 45900 48800 4
N 46600 49600 46600 49200 4
C 46600 49700 1 270 0 vcc-3.sym
C 47100 47600 1 270 0 vcc-3.sym
B 39800 45800 9500 4300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 45800 48500 1 0 0 gnd-1.sym
C 46500 46500 1 0 0 gnd-1.sym
N 46600 47100 46600 46800 4
C 42800 49100 1 270 0 kControlledCurrentSourceA.sym
{
T 43300 49000 5 10 0 0 270 0 1
device=CURRENT_SOURCE
}
C 43900 48200 1 90 0 resistor-1.sym
{
T 43500 48500 5 10 0 0 90 0 1
device=RESISTOR
}
C 43900 46800 1 90 0 resistor-1.sym
{
T 43500 47100 5 10 0 0 90 0 1
device=RESISTOR
}
C 42800 47700 1 270 0 kControlledCurrentSourceA.sym
{
T 43300 47600 5 10 0 0 270 0 1
device=CURRENT_SOURCE
}
C 43400 46500 1 0 0 gnd-1.sym
C 40000 48800 1 0 0 gnd-1.sym
N 40700 46800 43800 46800 4
N 43000 46900 43000 46800 4
N 40700 48200 43800 48200 4
N 43000 48200 43000 48300 4
N 43800 47700 43000 47700 4
N 43400 48200 43400 47700 4
N 43000 49100 44600 49100 4
C 40000 47400 1 0 0 gnd-1.sym
C 40400 49200 1 270 0 kpin.sym
C 40300 47800 1 270 0 kpin.sym
C 40700 48100 1 90 0 kpin.sym
N 40400 49100 40100 49100 4
N 40300 47700 40100 47700 4
C 40700 46700 1 90 0 kpin.sym
C 44400 47500 1 0 0 kvoltageVertical.sym
{
T 44400 48500 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
}
C 44500 46500 1 0 0 gnd-1.sym
N 44600 48400 44600 49100 4
N 44600 46800 44600 47500 4
