/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [9:0] _04_;
  wire [5:0] _05_;
  wire [15:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [37:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  reg [10:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire [7:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [4:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [4:0] celloutsig_0_62z;
  wire [15:0] celloutsig_0_64z;
  wire [4:0] celloutsig_0_66z;
  wire [6:0] celloutsig_0_67z;
  wire [20:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_15z;
  wire [15:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [21:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [17:0] celloutsig_1_5z;
  reg [7:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = in_data[67] | celloutsig_0_0z[8];
  assign celloutsig_0_35z = celloutsig_0_15z[2] | in_data[61];
  assign celloutsig_0_4z = celloutsig_0_0z[4] | celloutsig_0_3z;
  assign celloutsig_0_48z = celloutsig_0_2z | celloutsig_0_0z[3];
  assign celloutsig_0_55z = celloutsig_0_1z[2] | celloutsig_0_22z[1];
  assign celloutsig_1_0z = in_data[169] | in_data[140];
  assign celloutsig_1_2z = celloutsig_1_1z[2] | celloutsig_1_0z;
  assign celloutsig_1_3z = celloutsig_1_2z | in_data[177];
  assign celloutsig_1_4z = celloutsig_1_1z[21] | celloutsig_1_1z[5];
  assign celloutsig_0_7z = celloutsig_0_0z[4] | celloutsig_0_6z[12];
  assign celloutsig_1_9z = celloutsig_1_7z[4] | celloutsig_1_4z;
  assign celloutsig_1_13z = celloutsig_1_9z | celloutsig_1_7z[4];
  assign celloutsig_1_18z = celloutsig_1_9z | celloutsig_1_11z[3];
  assign celloutsig_1_19z = celloutsig_1_0z | celloutsig_1_16z[15];
  assign celloutsig_0_9z = celloutsig_0_0z[10] | _01_;
  assign celloutsig_0_14z = celloutsig_0_9z | celloutsig_0_6z[18];
  assign celloutsig_0_2z = celloutsig_0_1z[2] | in_data[66];
  assign celloutsig_0_26z = celloutsig_0_12z[14] | celloutsig_0_2z;
  assign celloutsig_0_27z = _02_ | celloutsig_0_2z;
  assign celloutsig_0_29z = _03_ | celloutsig_0_11z[9];
  reg [9:0] _26_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _26_ <= 10'h000;
    else _26_ <= celloutsig_0_0z[15:6];
  assign { _04_[9:8], _02_, _04_[6:4], _01_, _04_[2:0] } = _26_;
  reg [5:0] _27_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _27_ <= 6'h00;
    else _27_ <= celloutsig_0_8z[12:7];
  assign { _05_[5:4], _03_, _05_[2:1], _00_ } = _27_;
  assign celloutsig_0_0z = in_data[37:22] <<< in_data[71:56];
  assign celloutsig_0_38z = { celloutsig_0_17z[4:2], celloutsig_0_7z, celloutsig_0_35z, celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_7z } <<< celloutsig_0_12z[14:7];
  assign celloutsig_0_46z = celloutsig_0_22z[7:4] <<< celloutsig_0_8z[5:2];
  assign celloutsig_0_49z = celloutsig_0_28z[5:1] <<< celloutsig_0_22z[5:1];
  assign celloutsig_0_62z = { celloutsig_0_49z[3:0], celloutsig_0_7z } <<< in_data[78:74];
  assign celloutsig_0_64z = { celloutsig_0_16z[9:3], celloutsig_0_2z, celloutsig_0_38z } <<< { celloutsig_0_28z[2], celloutsig_0_8z };
  assign celloutsig_0_6z = { celloutsig_0_0z[11:1], _04_[9:8], _02_, _04_[6:4], _01_, _04_[2:0] } <<< { in_data[95:79], celloutsig_0_1z };
  assign celloutsig_0_66z = { celloutsig_0_62z[2:0], celloutsig_0_35z, celloutsig_0_55z } <<< { celloutsig_0_64z[8:6], celloutsig_0_27z, celloutsig_0_14z };
  assign celloutsig_0_67z = { celloutsig_0_21z[4:3], celloutsig_0_46z, celloutsig_0_48z } <<< celloutsig_0_0z[13:7];
  assign celloutsig_1_1z = in_data[141:120] <<< { in_data[119:99], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_1z[16:5], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z } <<< { celloutsig_1_1z[18:2], celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_6z[4:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z } <<< { celloutsig_1_6z[5:0], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_8z = { celloutsig_1_5z[8], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z } <<< in_data[177:167];
  assign celloutsig_1_10z = { in_data[187:186], celloutsig_1_2z, celloutsig_1_7z } <<< { celloutsig_1_5z[10], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_8z[10], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_2z } <<< celloutsig_1_5z[9:5];
  assign celloutsig_1_15z = celloutsig_1_1z[17:7] <<< celloutsig_1_5z[11:1];
  assign celloutsig_1_16z = { celloutsig_1_15z[4:1], celloutsig_1_10z, celloutsig_1_13z } <<< { celloutsig_1_10z[7:0], celloutsig_1_6z };
  assign celloutsig_0_8z = in_data[94:80] <<< { celloutsig_0_6z[17:8], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_0z[12:5], celloutsig_0_4z, celloutsig_0_2z } <<< celloutsig_0_6z[12:3];
  assign celloutsig_0_11z = { celloutsig_0_6z[16:0], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_10z } <<< { celloutsig_0_0z[1], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_12z = celloutsig_0_11z[24:8] <<< { celloutsig_0_1z[3:1], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[3:0] <<< in_data[80:77];
  assign celloutsig_0_15z = { celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_4z } <<< { _04_[1], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_11z[22:12], celloutsig_0_7z } <<< { celloutsig_0_12z[13:6], celloutsig_0_1z };
  assign celloutsig_0_17z = { _04_[6:5], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_9z } <<< celloutsig_0_6z[15:11];
  assign celloutsig_0_18z = celloutsig_0_8z[7:2] <<< celloutsig_0_6z[16:11];
  assign celloutsig_0_21z = celloutsig_0_10z[5:0] <<< celloutsig_0_8z[12:7];
  assign celloutsig_0_22z = { celloutsig_0_10z[7:6], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z } <<< { in_data[60:58], celloutsig_0_17z };
  always_latch
    if (clkin_data[64]) celloutsig_1_6z = 8'h00;
    else if (clkin_data[128]) celloutsig_1_6z = in_data[168:161];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_28z = 11'h000;
    else if (clkin_data[96]) celloutsig_0_28z = { in_data[21:17], celloutsig_0_18z };
  assign { _04_[7], _04_[3] } = { _02_, _01_ };
  assign { _05_[3], _05_[0] } = { _03_, _00_ };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
