// Seed: 3935022108
module module_0 ();
  logic [-1 : 1] id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1,
    output tri0 id_2,
    output wire id_3
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    input wire id_1,
    input tri0 id_2,
    output wor id_3,
    input tri1 id_4,
    input tri id_5,
    input tri0 id_6,
    input tri id_7,
    input tri id_8,
    input wire id_9,
    input tri0 id_10,
    input supply0 id_11,
    output wire id_12,
    input wor id_13
);
  wire id_15;
  parameter id_16 = "";
  module_0 modCall_1 ();
endmodule
