<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>tp_sac_documentation: FDCAN_GlobalTypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">tp_sac_documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">FDCAN_GlobalTypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32g431xx.html">Stm32g431xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>FD Controller Area Network.  
 <a href="struct_f_d_c_a_n___global_type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a9fd0362bbfc6a3137b441bdc6a39511d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a9fd0362bbfc6a3137b441bdc6a39511d">CREL</a></td></tr>
<tr class="separator:a9fd0362bbfc6a3137b441bdc6a39511d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab81d2b1ba9cc468bc74a9921d1180296"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#ab81d2b1ba9cc468bc74a9921d1180296">ENDN</a></td></tr>
<tr class="separator:ab81d2b1ba9cc468bc74a9921d1180296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:ac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54412819ff4fa0f86fe0d5d16980abba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a54412819ff4fa0f86fe0d5d16980abba">DBTP</a></td></tr>
<tr class="separator:a54412819ff4fa0f86fe0d5d16980abba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071509075a20265b5c09b13d91247a9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a071509075a20265b5c09b13d91247a9c">TEST</a></td></tr>
<tr class="separator:a071509075a20265b5c09b13d91247a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfa1ae20aeb2b84ef6e175171b7fc05a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#acfa1ae20aeb2b84ef6e175171b7fc05a">RWD</a></td></tr>
<tr class="separator:acfa1ae20aeb2b84ef6e175171b7fc05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade82175f8de1848c6f0f3c7c588c73ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#ade82175f8de1848c6f0f3c7c588c73ea">CCCR</a></td></tr>
<tr class="separator:ade82175f8de1848c6f0f3c7c588c73ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc2f55ee54956bc99fd0e444318ee41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a5fc2f55ee54956bc99fd0e444318ee41">NBTP</a></td></tr>
<tr class="separator:a5fc2f55ee54956bc99fd0e444318ee41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a086c81ab5ca3076448e6cc0421ee513e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a086c81ab5ca3076448e6cc0421ee513e">TSCC</a></td></tr>
<tr class="separator:a086c81ab5ca3076448e6cc0421ee513e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2121ccada33a19629c9b2acdb775fbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#ab2121ccada33a19629c9b2acdb775fbe">TSCV</a></td></tr>
<tr class="separator:ab2121ccada33a19629c9b2acdb775fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af26521f26d7f49be0ad265ebd3160e8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#af26521f26d7f49be0ad265ebd3160e8e">TOCC</a></td></tr>
<tr class="separator:af26521f26d7f49be0ad265ebd3160e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ffb1d45ff35a47752802a8d2bc20ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#ae4ffb1d45ff35a47752802a8d2bc20ca">TOCV</a></td></tr>
<tr class="separator:ae4ffb1d45ff35a47752802a8d2bc20ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5da9a4bd236721b4dae0a04987d684"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a6f5da9a4bd236721b4dae0a04987d684">RESERVED2</a> [4]</td></tr>
<tr class="separator:a6f5da9a4bd236721b4dae0a04987d684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c146954c72b1cc2c05a85dd55ae5c9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a1c146954c72b1cc2c05a85dd55ae5c9b">ECR</a></td></tr>
<tr class="separator:a1c146954c72b1cc2c05a85dd55ae5c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909d70d4d88dd6731a07b76a21c8214b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a909d70d4d88dd6731a07b76a21c8214b">PSR</a></td></tr>
<tr class="separator:a909d70d4d88dd6731a07b76a21c8214b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac689816b67ce3d5a6ef496bd97c57eca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#ac689816b67ce3d5a6ef496bd97c57eca">TDCR</a></td></tr>
<tr class="separator:ac689816b67ce3d5a6ef496bd97c57eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b40c5e36a5e861490988275499e158"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a></td></tr>
<tr class="separator:af2b40c5e36a5e861490988275499e158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6615bc39cfcd7131bdc8662583cc6714"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a6615bc39cfcd7131bdc8662583cc6714">IR</a></td></tr>
<tr class="separator:a6615bc39cfcd7131bdc8662583cc6714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5334fa489ba4df825113ac9b606e7da3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a5334fa489ba4df825113ac9b606e7da3">IE</a></td></tr>
<tr class="separator:a5334fa489ba4df825113ac9b606e7da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18a6edb2c46482b657a9a83730bba06c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a18a6edb2c46482b657a9a83730bba06c">ILS</a></td></tr>
<tr class="separator:a18a6edb2c46482b657a9a83730bba06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6837a68a3220a3612715b8ad5ec5cb0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a6837a68a3220a3612715b8ad5ec5cb0f">ILE</a></td></tr>
<tr class="separator:a6837a68a3220a3612715b8ad5ec5cb0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a347aa8896e2bf52030fab5519af7c3d5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a347aa8896e2bf52030fab5519af7c3d5">RESERVED4</a> [8]</td></tr>
<tr class="separator:a347aa8896e2bf52030fab5519af7c3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a504c4a37aa4e7840305d30af1e3baf96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a504c4a37aa4e7840305d30af1e3baf96">RXGFC</a></td></tr>
<tr class="separator:a504c4a37aa4e7840305d30af1e3baf96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7676c0a83a28dbab64586a95888c96f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a7676c0a83a28dbab64586a95888c96f9">XIDAM</a></td></tr>
<tr class="separator:a7676c0a83a28dbab64586a95888c96f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7855cdf00d457c3ce75c622d41a1af61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a7855cdf00d457c3ce75c622d41a1af61">HPMS</a></td></tr>
<tr class="separator:a7855cdf00d457c3ce75c622d41a1af61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb4bebbe6b0ac5c1518bc6efb1086fd9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#adb4bebbe6b0ac5c1518bc6efb1086fd9">RESERVED5</a></td></tr>
<tr class="separator:adb4bebbe6b0ac5c1518bc6efb1086fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd4a44a328b5c1b90288f2d9f7561ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a7dd4a44a328b5c1b90288f2d9f7561ab">RXF0S</a></td></tr>
<tr class="separator:a7dd4a44a328b5c1b90288f2d9f7561ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e82fba635d5f8dcf81bb8a1652ff8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a44e82fba635d5f8dcf81bb8a1652ff8d">RXF0A</a></td></tr>
<tr class="separator:a44e82fba635d5f8dcf81bb8a1652ff8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add7915afdd5454d4eb76c9f2c76feea3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#add7915afdd5454d4eb76c9f2c76feea3">RXF1S</a></td></tr>
<tr class="separator:add7915afdd5454d4eb76c9f2c76feea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ecba07f23cf2933186251dc0daf73c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#aa2ecba07f23cf2933186251dc0daf73c">RXF1A</a></td></tr>
<tr class="separator:aa2ecba07f23cf2933186251dc0daf73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab82e625880640f59562f37478966c979"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#ab82e625880640f59562f37478966c979">RESERVED6</a> [8]</td></tr>
<tr class="separator:ab82e625880640f59562f37478966c979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801972b18965fcbcd16ede1babf526ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a801972b18965fcbcd16ede1babf526ce">TXBC</a></td></tr>
<tr class="separator:a801972b18965fcbcd16ede1babf526ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c012535bc8bee1680f07e11e7ccab6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a7c012535bc8bee1680f07e11e7ccab6e">TXFQS</a></td></tr>
<tr class="separator:a7c012535bc8bee1680f07e11e7ccab6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771b4bc494bb9ec48347a243743191ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a771b4bc494bb9ec48347a243743191ed">TXBRP</a></td></tr>
<tr class="separator:a771b4bc494bb9ec48347a243743191ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedcc891e5b22b924df352e73f9205ff3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#aedcc891e5b22b924df352e73f9205ff3">TXBAR</a></td></tr>
<tr class="separator:aedcc891e5b22b924df352e73f9205ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c8921ff8dc0d21b3ddbbbf4294c2ca9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a4c8921ff8dc0d21b3ddbbbf4294c2ca9">TXBCR</a></td></tr>
<tr class="separator:a4c8921ff8dc0d21b3ddbbbf4294c2ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6127c4ebef48cee524225ba363defd70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a6127c4ebef48cee524225ba363defd70">TXBTO</a></td></tr>
<tr class="separator:a6127c4ebef48cee524225ba363defd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3631e18bd4bcae72d8d61f1eba15e9d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a3631e18bd4bcae72d8d61f1eba15e9d7">TXBCF</a></td></tr>
<tr class="separator:a3631e18bd4bcae72d8d61f1eba15e9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1065651598e12b8655b92125eba6775"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#ab1065651598e12b8655b92125eba6775">TXBTIE</a></td></tr>
<tr class="separator:ab1065651598e12b8655b92125eba6775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d86090c003567e1b5e3e9207124ba86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a6d86090c003567e1b5e3e9207124ba86">TXBCIE</a></td></tr>
<tr class="separator:a6d86090c003567e1b5e3e9207124ba86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6c3cefbcdb46a4aa2d0b1f67768a8b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#aa6c3cefbcdb46a4aa2d0b1f67768a8b2">TXEFS</a></td></tr>
<tr class="separator:aa6c3cefbcdb46a4aa2d0b1f67768a8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2ee9121bf6e4f9b6f9c794346e8f64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_d_c_a_n___global_type_def.html#a7d2ee9121bf6e4f9b6f9c794346e8f64">TXEFA</a></td></tr>
<tr class="separator:a7d2ee9121bf6e4f9b6f9c794346e8f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >FD Controller Area Network. </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00221">221</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ade82175f8de1848c6f0f3c7c588c73ea" name="ade82175f8de1848c6f0f3c7c588c73ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade82175f8de1848c6f0f3c7c588c73ea">&#9670;&#160;</a></span>CCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN CC Control register, Address offset: 0x018 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00229">229</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a9fd0362bbfc6a3137b441bdc6a39511d" name="a9fd0362bbfc6a3137b441bdc6a39511d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fd0362bbfc6a3137b441bdc6a39511d">&#9670;&#160;</a></span>CREL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CREL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Core Release register, Address offset: 0x000 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00223">223</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a54412819ff4fa0f86fe0d5d16980abba" name="a54412819ff4fa0f86fe0d5d16980abba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54412819ff4fa0f86fe0d5d16980abba">&#9670;&#160;</a></span>DBTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DBTP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Data Bit Timing &amp; Prescaler register, Address offset: 0x00C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00226">226</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a1c146954c72b1cc2c05a85dd55ae5c9b" name="a1c146954c72b1cc2c05a85dd55ae5c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c146954c72b1cc2c05a85dd55ae5c9b">&#9670;&#160;</a></span>ECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ECR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Error Counter register, Address offset: 0x040 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00236">236</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ab81d2b1ba9cc468bc74a9921d1180296" name="ab81d2b1ba9cc468bc74a9921d1180296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab81d2b1ba9cc468bc74a9921d1180296">&#9670;&#160;</a></span>ENDN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENDN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Endian register, Address offset: 0x004 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00224">224</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a7855cdf00d457c3ce75c622d41a1af61" name="a7855cdf00d457c3ce75c622d41a1af61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7855cdf00d457c3ce75c622d41a1af61">&#9670;&#160;</a></span>HPMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HPMS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN High Priority Message Status register, Address offset: 0x088 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00247">247</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a5334fa489ba4df825113ac9b606e7da3" name="a5334fa489ba4df825113ac9b606e7da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5334fa489ba4df825113ac9b606e7da3">&#9670;&#160;</a></span>IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Interrupt Enable register, Address offset: 0x054 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00241">241</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a6837a68a3220a3612715b8ad5ec5cb0f" name="a6837a68a3220a3612715b8ad5ec5cb0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6837a68a3220a3612715b8ad5ec5cb0f">&#9670;&#160;</a></span>ILE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ILE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Interrupt Line Enable register, Address offset: 0x05C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00243">243</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a18a6edb2c46482b657a9a83730bba06c" name="a18a6edb2c46482b657a9a83730bba06c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18a6edb2c46482b657a9a83730bba06c">&#9670;&#160;</a></span>ILS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ILS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Interrupt Line Select register, Address offset: 0x058 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00242">242</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a6615bc39cfcd7131bdc8662583cc6714" name="a6615bc39cfcd7131bdc8662583cc6714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6615bc39cfcd7131bdc8662583cc6714">&#9670;&#160;</a></span>IR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Interrupt register, Address offset: 0x050 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00240">240</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a5fc2f55ee54956bc99fd0e444318ee41" name="a5fc2f55ee54956bc99fd0e444318ee41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fc2f55ee54956bc99fd0e444318ee41">&#9670;&#160;</a></span>NBTP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NBTP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Nominal Bit Timing &amp; Prescaler register, Address offset: 0x01C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00230">230</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a909d70d4d88dd6731a07b76a21c8214b" name="a909d70d4d88dd6731a07b76a21c8214b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909d70d4d88dd6731a07b76a21c8214b">&#9670;&#160;</a></span>PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Protocol Status register, Address offset: 0x044 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00237">237</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ac4ac04e673b5b8320d53f7b0947db902" name="ac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ac04e673b5b8320d53f7b0947db902">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved, 0x008 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00225">225</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a6f5da9a4bd236721b4dae0a04987d684" name="a6f5da9a4bd236721b4dae0a04987d684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f5da9a4bd236721b4dae0a04987d684">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved, 0x030 - 0x03C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00235">235</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="af2b40c5e36a5e861490988275499e158" name="af2b40c5e36a5e861490988275499e158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b40c5e36a5e861490988275499e158">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved, 0x04C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00239">239</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a347aa8896e2bf52030fab5519af7c3d5" name="a347aa8896e2bf52030fab5519af7c3d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a347aa8896e2bf52030fab5519af7c3d5">&#9670;&#160;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved, 0x060 - 0x07C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00244">244</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="adb4bebbe6b0ac5c1518bc6efb1086fd9" name="adb4bebbe6b0ac5c1518bc6efb1086fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb4bebbe6b0ac5c1518bc6efb1086fd9">&#9670;&#160;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved, 0x08C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00248">248</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ab82e625880640f59562f37478966c979" name="ab82e625880640f59562f37478966c979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab82e625880640f59562f37478966c979">&#9670;&#160;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved, 0x0A0 - 0x0BC </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00253">253</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="acfa1ae20aeb2b84ef6e175171b7fc05a" name="acfa1ae20aeb2b84ef6e175171b7fc05a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfa1ae20aeb2b84ef6e175171b7fc05a">&#9670;&#160;</a></span>RWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RWD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN RAM Watchdog register, Address offset: 0x014 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00228">228</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a44e82fba635d5f8dcf81bb8a1652ff8d" name="a44e82fba635d5f8dcf81bb8a1652ff8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44e82fba635d5f8dcf81bb8a1652ff8d">&#9670;&#160;</a></span>RXF0A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXF0A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Rx FIFO 0 Acknowledge register, Address offset: 0x094 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00250">250</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a7dd4a44a328b5c1b90288f2d9f7561ab" name="a7dd4a44a328b5c1b90288f2d9f7561ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dd4a44a328b5c1b90288f2d9f7561ab">&#9670;&#160;</a></span>RXF0S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXF0S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Rx FIFO 0 Status register, Address offset: 0x090 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00249">249</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="aa2ecba07f23cf2933186251dc0daf73c" name="aa2ecba07f23cf2933186251dc0daf73c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2ecba07f23cf2933186251dc0daf73c">&#9670;&#160;</a></span>RXF1A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXF1A</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Rx FIFO 1 Acknowledge register, Address offset: 0x09C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00252">252</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="add7915afdd5454d4eb76c9f2c76feea3" name="add7915afdd5454d4eb76c9f2c76feea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add7915afdd5454d4eb76c9f2c76feea3">&#9670;&#160;</a></span>RXF1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXF1S</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Rx FIFO 1 Status register, Address offset: 0x098 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00251">251</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a504c4a37aa4e7840305d30af1e3baf96" name="a504c4a37aa4e7840305d30af1e3baf96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a504c4a37aa4e7840305d30af1e3baf96">&#9670;&#160;</a></span>RXGFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXGFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Global Filter Configuration register, Address offset: 0x080 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00245">245</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ac689816b67ce3d5a6ef496bd97c57eca" name="ac689816b67ce3d5a6ef496bd97c57eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac689816b67ce3d5a6ef496bd97c57eca">&#9670;&#160;</a></span>TDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Transmitter Delay Compensation register, Address offset: 0x048 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00238">238</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a071509075a20265b5c09b13d91247a9c" name="a071509075a20265b5c09b13d91247a9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a071509075a20265b5c09b13d91247a9c">&#9670;&#160;</a></span>TEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TEST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Test register, Address offset: 0x010 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00227">227</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="af26521f26d7f49be0ad265ebd3160e8e" name="af26521f26d7f49be0ad265ebd3160e8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af26521f26d7f49be0ad265ebd3160e8e">&#9670;&#160;</a></span>TOCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TOCC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Timeout Counter Configuration register, Address offset: 0x028 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00233">233</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ae4ffb1d45ff35a47752802a8d2bc20ca" name="ae4ffb1d45ff35a47752802a8d2bc20ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4ffb1d45ff35a47752802a8d2bc20ca">&#9670;&#160;</a></span>TOCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TOCV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Timeout Counter Value register, Address offset: 0x02C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00234">234</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a086c81ab5ca3076448e6cc0421ee513e" name="a086c81ab5ca3076448e6cc0421ee513e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a086c81ab5ca3076448e6cc0421ee513e">&#9670;&#160;</a></span>TSCC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSCC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Timestamp Counter Configuration register, Address offset: 0x020 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00231">231</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ab2121ccada33a19629c9b2acdb775fbe" name="ab2121ccada33a19629c9b2acdb775fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2121ccada33a19629c9b2acdb775fbe">&#9670;&#160;</a></span>TSCV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSCV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Timestamp Counter Value register, Address offset: 0x024 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00232">232</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="aedcc891e5b22b924df352e73f9205ff3" name="aedcc891e5b22b924df352e73f9205ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedcc891e5b22b924df352e73f9205ff3">&#9670;&#160;</a></span>TXBAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXBAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Tx Buffer Add Request register, Address offset: 0x0CC </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00257">257</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a801972b18965fcbcd16ede1babf526ce" name="a801972b18965fcbcd16ede1babf526ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a801972b18965fcbcd16ede1babf526ce">&#9670;&#160;</a></span>TXBC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXBC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Tx Buffer Configuration register, Address offset: 0x0C0 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00254">254</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a3631e18bd4bcae72d8d61f1eba15e9d7" name="a3631e18bd4bcae72d8d61f1eba15e9d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3631e18bd4bcae72d8d61f1eba15e9d7">&#9670;&#160;</a></span>TXBCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXBCF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Tx Buffer Cancellation Finished register, Address offset: 0x0D8 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00260">260</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a6d86090c003567e1b5e3e9207124ba86" name="a6d86090c003567e1b5e3e9207124ba86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d86090c003567e1b5e3e9207124ba86">&#9670;&#160;</a></span>TXBCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXBCIE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Tx Buffer Cancellation Finished Interrupt Enable register, Address offset: 0x0E0 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00262">262</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a4c8921ff8dc0d21b3ddbbbf4294c2ca9" name="a4c8921ff8dc0d21b3ddbbbf4294c2ca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c8921ff8dc0d21b3ddbbbf4294c2ca9">&#9670;&#160;</a></span>TXBCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXBCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Tx Buffer Cancellation Request register, Address offset: 0x0D0 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00258">258</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a771b4bc494bb9ec48347a243743191ed" name="a771b4bc494bb9ec48347a243743191ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a771b4bc494bb9ec48347a243743191ed">&#9670;&#160;</a></span>TXBRP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXBRP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Tx Buffer Request Pending register, Address offset: 0x0C8 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00256">256</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ab1065651598e12b8655b92125eba6775" name="ab1065651598e12b8655b92125eba6775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1065651598e12b8655b92125eba6775">&#9670;&#160;</a></span>TXBTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXBTIE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Tx Buffer Transmission Interrupt Enable register, Address offset: 0x0DC </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00261">261</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a6127c4ebef48cee524225ba363defd70" name="a6127c4ebef48cee524225ba363defd70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6127c4ebef48cee524225ba363defd70">&#9670;&#160;</a></span>TXBTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXBTO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Tx Buffer Transmission Occurred register, Address offset: 0x0D4 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00259">259</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a7d2ee9121bf6e4f9b6f9c794346e8f64" name="a7d2ee9121bf6e4f9b6f9c794346e8f64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d2ee9121bf6e4f9b6f9c794346e8f64">&#9670;&#160;</a></span>TXEFA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXEFA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Tx Event FIFO Acknowledge register, Address offset: 0x0E8 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00264">264</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="aa6c3cefbcdb46a4aa2d0b1f67768a8b2" name="aa6c3cefbcdb46a4aa2d0b1f67768a8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6c3cefbcdb46a4aa2d0b1f67768a8b2">&#9670;&#160;</a></span>TXEFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXEFS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Tx Event FIFO Status register, Address offset: 0x0E4 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00263">263</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a7c012535bc8bee1680f07e11e7ccab6e" name="a7c012535bc8bee1680f07e11e7ccab6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c012535bc8bee1680f07e11e7ccab6e">&#9670;&#160;</a></span>TXFQS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXFQS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Tx FIFO/Queue Status register, Address offset: 0x0C4 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00255">255</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a7676c0a83a28dbab64586a95888c96f9" name="a7676c0a83a28dbab64586a95888c96f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7676c0a83a28dbab64586a95888c96f9">&#9670;&#160;</a></span>XIDAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XIDAM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >FDCAN Extended ID AND Mask register, Address offset: 0x084 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00246">246</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>D:/ProgettiSTEMENSEA/tp_sac/NUCLEO-G431RB-MSC_Shell/Drivers/CMSIS/Device/ST/STM32G4xx/Include/<a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
