
*** Running vivado
    with args -log TOP_LEVEL.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_LEVEL.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TOP_LEVEL.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 460.195 ; gain = 168.973
Command: synth_design -top TOP_LEVEL -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23820 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1006.801 ; gain = 234.105
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_LEVEL' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/TOP_LEVEL.vhd:51]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.runs/synth_1/.Xil/Vivado-10168-Ido/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_gen' of component 'clk_wiz_0' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/TOP_LEVEL.vhd:119]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.runs/synth_1/.Xil/Vivado-10168-Ido/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CAMERA_INTERFACE' declared at 'C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/CAMERA_INTERFACE.vhd:34' bound to instance 'cam_if' of component 'camera_interface' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/TOP_LEVEL.vhd:128]
INFO: [Synth 8-638] synthesizing module 'CAMERA_INTERFACE' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/CAMERA_INTERFACE.vhd:47]
WARNING: [Synth 8-2897] clock signal used as data [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/CAMERA_INTERFACE.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'CAMERA_INTERFACE' (1#1) [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/CAMERA_INTERFACE.vhd:47]
INFO: [Synth 8-3491] module 'FRAME_BUFFER' declared at 'C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/FRAME_BUFFER.vhd:28' bound to instance 'fb' of component 'frame_buffer' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/TOP_LEVEL.vhd:141]
INFO: [Synth 8-638] synthesizing module 'FRAME_BUFFER' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/FRAME_BUFFER.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'FRAME_BUFFER' (2#1) [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/FRAME_BUFFER.vhd:40]
INFO: [Synth 8-3491] module 'VGA_CONTROLLER' declared at 'C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/VGA_CONTROLLER.vhd:25' bound to instance 'vga_ctrl' of component 'VGA_CONTROLLER' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/TOP_LEVEL.vhd:153]
INFO: [Synth 8-638] synthesizing module 'VGA_CONTROLLER' [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/VGA_CONTROLLER.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'VGA_CONTROLLER' (3#1) [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/VGA_CONTROLLER.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'TOP_LEVEL' (4#1) [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/new/TOP_LEVEL.vhd:51]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[18]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[17]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[16]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[15]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[14]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[13]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[12]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[11]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[10]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[9]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[8]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[7]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[6]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[5]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[4]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[3]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[2]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[1]
WARNING: [Synth 8-3331] design VGA_CONTROLLER has unconnected port FRAME_ADDR[0]
WARNING: [Synth 8-3331] design FRAME_BUFFER has unconnected port PIX_CLK
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1080.855 ; gain = 308.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1080.855 ; gain = 308.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1080.855 ; gain = 308.160
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1080.855 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen'
Finished Parsing XDC File [c:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_gen'
Parsing XDC File [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'BTN[1]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'BTN[2]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'BTN[3]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'BTN[4]'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'CAM_XCLK'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'CAM_RESET'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'CAM_PWDN'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'CAM_SCL'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'CAM_SDA'. [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc:116]
Finished Parsing XDC File [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_LEVEL_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/constrs_1/new/NEXYS_A7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_LEVEL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_LEVEL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1183.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1183.039 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.039 ; gain = 410.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.039 ; gain = 410.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  c:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.039 ; gain = 410.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.039 ; gain = 410.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CAMERA_INTERFACE 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module FRAME_BUFFER 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 2     
Module VGA_CONTROLLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1183.039 ; gain = 410.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1183.039 ; gain = 410.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1183.039 ; gain = 410.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1183.039 ; gain = 410.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1183.039 ; gain = 410.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1183.039 ; gain = 410.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1183.039 ; gain = 410.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1183.039 ; gain = 410.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1183.039 ; gain = 410.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1183.039 ; gain = 410.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |BUFG             |     1|
|3     |CARRY4           |     4|
|4     |LUT1             |     2|
|5     |LUT2             |     8|
|6     |LUT3             |     5|
|7     |LUT4             |     5|
|8     |LUT5             |     5|
|9     |LUT6             |    18|
|10    |FDRE             |    49|
|11    |IBUF             |    11|
|12    |OBUF             |    14|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------+-----------------+------+
|      |Instance   |Module           |Cells |
+------+-----------+-----------------+------+
|1     |top        |                 |   124|
|2     |  cam_if   |CAMERA_INTERFACE |    11|
|3     |  fb       |FRAME_BUFFER     |    16|
|4     |  vga_ctrl |VGA_CONTROLLER   |    69|
+------+-----------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1183.039 ; gain = 410.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.039 ; gain = 308.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1183.039 ; gain = 410.344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1194.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1199.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1199.219 ; gain = 707.648
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1199.219 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/idowe/myProjects/FPGA-image-interpolator/IMAGE_INTERPOLATION/IMAGE_INTERPOLATION.runs/synth_1/TOP_LEVEL.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_LEVEL_utilization_synth.rpt -pb TOP_LEVEL_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  7 15:25:15 2025...
