

================================================================
== Vitis HLS Report for 'gemm_systolic_array'
================================================================
* Date:           Mon Sep  4 22:09:00 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   197212|   197212|  1.972 ms|  1.972 ms|  197213|  197213|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |                                     |                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |               Instance              |              Module              |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+----------+
        |dataflow_in_loop_VITIS_LOOP_19_1_U0  |dataflow_in_loop_VITIS_LOOP_19_1  |     3106|     3106|  31.060 us|  31.060 us|  3081|  3081|  dataflow|
        +-------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |   197211|   197211|      3109|          -|          -|    64|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|     110|      34|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|  744|  151521|  190819|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      18|    -|
|Register         |        -|    -|      14|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|  744|  151645|  190871|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      280|  220|  106400|   53200|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|  338|     142|     358|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-----+--------+--------+-----+
    |               Instance              |              Module              | BRAM_18K| DSP |   FF   |   LUT  | URAM|
    +-------------------------------------+----------------------------------+---------+-----+--------+--------+-----+
    |dataflow_in_loop_VITIS_LOOP_19_1_U0  |dataflow_in_loop_VITIS_LOOP_19_1  |        0|  744|  151521|  190819|    0|
    +-------------------------------------+----------------------------------+---------+-----+--------+--------+-----+
    |Total                                |                                  |        0|  744|  151521|  190819|    0|
    +-------------------------------------+----------------------------------+---------+-----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  35|  11|           7|           1|
    |loop_dataflow_output_count  |         +|   0|  35|  11|           7|           1|
    |bound_minus_1               |         -|   0|  40|  12|           8|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0| 110|  34|          22|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    7|         14|
    |loop_dataflow_output_count  |   9|          2|    7|         14|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   14|         28|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  7|   0|    7|          0|
    |loop_dataflow_output_count  |  7|   0|    7|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 14|   0|   14|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------+-----+-----+------------+---------------------+--------------+
|A_0_address0   |  out|   10|   ap_memory|                  A_0|         array|
|A_0_ce0        |  out|    1|   ap_memory|                  A_0|         array|
|A_0_d0         |  out|   32|   ap_memory|                  A_0|         array|
|A_0_q0         |   in|   32|   ap_memory|                  A_0|         array|
|A_0_we0        |  out|    1|   ap_memory|                  A_0|         array|
|A_0_address1   |  out|   10|   ap_memory|                  A_0|         array|
|A_0_ce1        |  out|    1|   ap_memory|                  A_0|         array|
|A_0_d1         |  out|   32|   ap_memory|                  A_0|         array|
|A_0_q1         |   in|   32|   ap_memory|                  A_0|         array|
|A_0_we1        |  out|    1|   ap_memory|                  A_0|         array|
|A_1_address0   |  out|   10|   ap_memory|                  A_1|         array|
|A_1_ce0        |  out|    1|   ap_memory|                  A_1|         array|
|A_1_d0         |  out|   32|   ap_memory|                  A_1|         array|
|A_1_q0         |   in|   32|   ap_memory|                  A_1|         array|
|A_1_we0        |  out|    1|   ap_memory|                  A_1|         array|
|A_1_address1   |  out|   10|   ap_memory|                  A_1|         array|
|A_1_ce1        |  out|    1|   ap_memory|                  A_1|         array|
|A_1_d1         |  out|   32|   ap_memory|                  A_1|         array|
|A_1_q1         |   in|   32|   ap_memory|                  A_1|         array|
|A_1_we1        |  out|    1|   ap_memory|                  A_1|         array|
|A_2_address0   |  out|   10|   ap_memory|                  A_2|         array|
|A_2_ce0        |  out|    1|   ap_memory|                  A_2|         array|
|A_2_d0         |  out|   32|   ap_memory|                  A_2|         array|
|A_2_q0         |   in|   32|   ap_memory|                  A_2|         array|
|A_2_we0        |  out|    1|   ap_memory|                  A_2|         array|
|A_2_address1   |  out|   10|   ap_memory|                  A_2|         array|
|A_2_ce1        |  out|    1|   ap_memory|                  A_2|         array|
|A_2_d1         |  out|   32|   ap_memory|                  A_2|         array|
|A_2_q1         |   in|   32|   ap_memory|                  A_2|         array|
|A_2_we1        |  out|    1|   ap_memory|                  A_2|         array|
|A_3_address0   |  out|   10|   ap_memory|                  A_3|         array|
|A_3_ce0        |  out|    1|   ap_memory|                  A_3|         array|
|A_3_d0         |  out|   32|   ap_memory|                  A_3|         array|
|A_3_q0         |   in|   32|   ap_memory|                  A_3|         array|
|A_3_we0        |  out|    1|   ap_memory|                  A_3|         array|
|A_3_address1   |  out|   10|   ap_memory|                  A_3|         array|
|A_3_ce1        |  out|    1|   ap_memory|                  A_3|         array|
|A_3_d1         |  out|   32|   ap_memory|                  A_3|         array|
|A_3_q1         |   in|   32|   ap_memory|                  A_3|         array|
|A_3_we1        |  out|    1|   ap_memory|                  A_3|         array|
|A_4_address0   |  out|   10|   ap_memory|                  A_4|         array|
|A_4_ce0        |  out|    1|   ap_memory|                  A_4|         array|
|A_4_d0         |  out|   32|   ap_memory|                  A_4|         array|
|A_4_q0         |   in|   32|   ap_memory|                  A_4|         array|
|A_4_we0        |  out|    1|   ap_memory|                  A_4|         array|
|A_4_address1   |  out|   10|   ap_memory|                  A_4|         array|
|A_4_ce1        |  out|    1|   ap_memory|                  A_4|         array|
|A_4_d1         |  out|   32|   ap_memory|                  A_4|         array|
|A_4_q1         |   in|   32|   ap_memory|                  A_4|         array|
|A_4_we1        |  out|    1|   ap_memory|                  A_4|         array|
|A_5_address0   |  out|   10|   ap_memory|                  A_5|         array|
|A_5_ce0        |  out|    1|   ap_memory|                  A_5|         array|
|A_5_d0         |  out|   32|   ap_memory|                  A_5|         array|
|A_5_q0         |   in|   32|   ap_memory|                  A_5|         array|
|A_5_we0        |  out|    1|   ap_memory|                  A_5|         array|
|A_5_address1   |  out|   10|   ap_memory|                  A_5|         array|
|A_5_ce1        |  out|    1|   ap_memory|                  A_5|         array|
|A_5_d1         |  out|   32|   ap_memory|                  A_5|         array|
|A_5_q1         |   in|   32|   ap_memory|                  A_5|         array|
|A_5_we1        |  out|    1|   ap_memory|                  A_5|         array|
|A_6_address0   |  out|   10|   ap_memory|                  A_6|         array|
|A_6_ce0        |  out|    1|   ap_memory|                  A_6|         array|
|A_6_d0         |  out|   32|   ap_memory|                  A_6|         array|
|A_6_q0         |   in|   32|   ap_memory|                  A_6|         array|
|A_6_we0        |  out|    1|   ap_memory|                  A_6|         array|
|A_6_address1   |  out|   10|   ap_memory|                  A_6|         array|
|A_6_ce1        |  out|    1|   ap_memory|                  A_6|         array|
|A_6_d1         |  out|   32|   ap_memory|                  A_6|         array|
|A_6_q1         |   in|   32|   ap_memory|                  A_6|         array|
|A_6_we1        |  out|    1|   ap_memory|                  A_6|         array|
|A_7_address0   |  out|   10|   ap_memory|                  A_7|         array|
|A_7_ce0        |  out|    1|   ap_memory|                  A_7|         array|
|A_7_d0         |  out|   32|   ap_memory|                  A_7|         array|
|A_7_q0         |   in|   32|   ap_memory|                  A_7|         array|
|A_7_we0        |  out|    1|   ap_memory|                  A_7|         array|
|A_7_address1   |  out|   10|   ap_memory|                  A_7|         array|
|A_7_ce1        |  out|    1|   ap_memory|                  A_7|         array|
|A_7_d1         |  out|   32|   ap_memory|                  A_7|         array|
|A_7_q1         |   in|   32|   ap_memory|                  A_7|         array|
|A_7_we1        |  out|    1|   ap_memory|                  A_7|         array|
|A_8_address0   |  out|   10|   ap_memory|                  A_8|         array|
|A_8_ce0        |  out|    1|   ap_memory|                  A_8|         array|
|A_8_d0         |  out|   32|   ap_memory|                  A_8|         array|
|A_8_q0         |   in|   32|   ap_memory|                  A_8|         array|
|A_8_we0        |  out|    1|   ap_memory|                  A_8|         array|
|A_8_address1   |  out|   10|   ap_memory|                  A_8|         array|
|A_8_ce1        |  out|    1|   ap_memory|                  A_8|         array|
|A_8_d1         |  out|   32|   ap_memory|                  A_8|         array|
|A_8_q1         |   in|   32|   ap_memory|                  A_8|         array|
|A_8_we1        |  out|    1|   ap_memory|                  A_8|         array|
|A_9_address0   |  out|   10|   ap_memory|                  A_9|         array|
|A_9_ce0        |  out|    1|   ap_memory|                  A_9|         array|
|A_9_d0         |  out|   32|   ap_memory|                  A_9|         array|
|A_9_q0         |   in|   32|   ap_memory|                  A_9|         array|
|A_9_we0        |  out|    1|   ap_memory|                  A_9|         array|
|A_9_address1   |  out|   10|   ap_memory|                  A_9|         array|
|A_9_ce1        |  out|    1|   ap_memory|                  A_9|         array|
|A_9_d1         |  out|   32|   ap_memory|                  A_9|         array|
|A_9_q1         |   in|   32|   ap_memory|                  A_9|         array|
|A_9_we1        |  out|    1|   ap_memory|                  A_9|         array|
|A_10_address0  |  out|   10|   ap_memory|                 A_10|         array|
|A_10_ce0       |  out|    1|   ap_memory|                 A_10|         array|
|A_10_d0        |  out|   32|   ap_memory|                 A_10|         array|
|A_10_q0        |   in|   32|   ap_memory|                 A_10|         array|
|A_10_we0       |  out|    1|   ap_memory|                 A_10|         array|
|A_10_address1  |  out|   10|   ap_memory|                 A_10|         array|
|A_10_ce1       |  out|    1|   ap_memory|                 A_10|         array|
|A_10_d1        |  out|   32|   ap_memory|                 A_10|         array|
|A_10_q1        |   in|   32|   ap_memory|                 A_10|         array|
|A_10_we1       |  out|    1|   ap_memory|                 A_10|         array|
|A_11_address0  |  out|   10|   ap_memory|                 A_11|         array|
|A_11_ce0       |  out|    1|   ap_memory|                 A_11|         array|
|A_11_d0        |  out|   32|   ap_memory|                 A_11|         array|
|A_11_q0        |   in|   32|   ap_memory|                 A_11|         array|
|A_11_we0       |  out|    1|   ap_memory|                 A_11|         array|
|A_11_address1  |  out|   10|   ap_memory|                 A_11|         array|
|A_11_ce1       |  out|    1|   ap_memory|                 A_11|         array|
|A_11_d1        |  out|   32|   ap_memory|                 A_11|         array|
|A_11_q1        |   in|   32|   ap_memory|                 A_11|         array|
|A_11_we1       |  out|    1|   ap_memory|                 A_11|         array|
|B_0_address0   |  out|   16|   ap_memory|                  B_0|         array|
|B_0_ce0        |  out|    1|   ap_memory|                  B_0|         array|
|B_0_d0         |  out|   32|   ap_memory|                  B_0|         array|
|B_0_q0         |   in|   32|   ap_memory|                  B_0|         array|
|B_0_we0        |  out|    1|   ap_memory|                  B_0|         array|
|B_0_address1   |  out|   16|   ap_memory|                  B_0|         array|
|B_0_ce1        |  out|    1|   ap_memory|                  B_0|         array|
|B_0_d1         |  out|   32|   ap_memory|                  B_0|         array|
|B_0_q1         |   in|   32|   ap_memory|                  B_0|         array|
|B_0_we1        |  out|    1|   ap_memory|                  B_0|         array|
|B_1_address0   |  out|   16|   ap_memory|                  B_1|         array|
|B_1_ce0        |  out|    1|   ap_memory|                  B_1|         array|
|B_1_d0         |  out|   32|   ap_memory|                  B_1|         array|
|B_1_q0         |   in|   32|   ap_memory|                  B_1|         array|
|B_1_we0        |  out|    1|   ap_memory|                  B_1|         array|
|B_1_address1   |  out|   16|   ap_memory|                  B_1|         array|
|B_1_ce1        |  out|    1|   ap_memory|                  B_1|         array|
|B_1_d1         |  out|   32|   ap_memory|                  B_1|         array|
|B_1_q1         |   in|   32|   ap_memory|                  B_1|         array|
|B_1_we1        |  out|    1|   ap_memory|                  B_1|         array|
|B_2_address0   |  out|   16|   ap_memory|                  B_2|         array|
|B_2_ce0        |  out|    1|   ap_memory|                  B_2|         array|
|B_2_d0         |  out|   32|   ap_memory|                  B_2|         array|
|B_2_q0         |   in|   32|   ap_memory|                  B_2|         array|
|B_2_we0        |  out|    1|   ap_memory|                  B_2|         array|
|B_2_address1   |  out|   16|   ap_memory|                  B_2|         array|
|B_2_ce1        |  out|    1|   ap_memory|                  B_2|         array|
|B_2_d1         |  out|   32|   ap_memory|                  B_2|         array|
|B_2_q1         |   in|   32|   ap_memory|                  B_2|         array|
|B_2_we1        |  out|    1|   ap_memory|                  B_2|         array|
|B_3_address0   |  out|   16|   ap_memory|                  B_3|         array|
|B_3_ce0        |  out|    1|   ap_memory|                  B_3|         array|
|B_3_d0         |  out|   32|   ap_memory|                  B_3|         array|
|B_3_q0         |   in|   32|   ap_memory|                  B_3|         array|
|B_3_we0        |  out|    1|   ap_memory|                  B_3|         array|
|B_3_address1   |  out|   16|   ap_memory|                  B_3|         array|
|B_3_ce1        |  out|    1|   ap_memory|                  B_3|         array|
|B_3_d1         |  out|   32|   ap_memory|                  B_3|         array|
|B_3_q1         |   in|   32|   ap_memory|                  B_3|         array|
|B_3_we1        |  out|    1|   ap_memory|                  B_3|         array|
|B_4_address0   |  out|   16|   ap_memory|                  B_4|         array|
|B_4_ce0        |  out|    1|   ap_memory|                  B_4|         array|
|B_4_d0         |  out|   32|   ap_memory|                  B_4|         array|
|B_4_q0         |   in|   32|   ap_memory|                  B_4|         array|
|B_4_we0        |  out|    1|   ap_memory|                  B_4|         array|
|B_4_address1   |  out|   16|   ap_memory|                  B_4|         array|
|B_4_ce1        |  out|    1|   ap_memory|                  B_4|         array|
|B_4_d1         |  out|   32|   ap_memory|                  B_4|         array|
|B_4_q1         |   in|   32|   ap_memory|                  B_4|         array|
|B_4_we1        |  out|    1|   ap_memory|                  B_4|         array|
|B_5_address0   |  out|   16|   ap_memory|                  B_5|         array|
|B_5_ce0        |  out|    1|   ap_memory|                  B_5|         array|
|B_5_d0         |  out|   32|   ap_memory|                  B_5|         array|
|B_5_q0         |   in|   32|   ap_memory|                  B_5|         array|
|B_5_we0        |  out|    1|   ap_memory|                  B_5|         array|
|B_5_address1   |  out|   16|   ap_memory|                  B_5|         array|
|B_5_ce1        |  out|    1|   ap_memory|                  B_5|         array|
|B_5_d1         |  out|   32|   ap_memory|                  B_5|         array|
|B_5_q1         |   in|   32|   ap_memory|                  B_5|         array|
|B_5_we1        |  out|    1|   ap_memory|                  B_5|         array|
|B_6_address0   |  out|   16|   ap_memory|                  B_6|         array|
|B_6_ce0        |  out|    1|   ap_memory|                  B_6|         array|
|B_6_d0         |  out|   32|   ap_memory|                  B_6|         array|
|B_6_q0         |   in|   32|   ap_memory|                  B_6|         array|
|B_6_we0        |  out|    1|   ap_memory|                  B_6|         array|
|B_6_address1   |  out|   16|   ap_memory|                  B_6|         array|
|B_6_ce1        |  out|    1|   ap_memory|                  B_6|         array|
|B_6_d1         |  out|   32|   ap_memory|                  B_6|         array|
|B_6_q1         |   in|   32|   ap_memory|                  B_6|         array|
|B_6_we1        |  out|    1|   ap_memory|                  B_6|         array|
|B_7_address0   |  out|   16|   ap_memory|                  B_7|         array|
|B_7_ce0        |  out|    1|   ap_memory|                  B_7|         array|
|B_7_d0         |  out|   32|   ap_memory|                  B_7|         array|
|B_7_q0         |   in|   32|   ap_memory|                  B_7|         array|
|B_7_we0        |  out|    1|   ap_memory|                  B_7|         array|
|B_7_address1   |  out|   16|   ap_memory|                  B_7|         array|
|B_7_ce1        |  out|    1|   ap_memory|                  B_7|         array|
|B_7_d1         |  out|   32|   ap_memory|                  B_7|         array|
|B_7_q1         |   in|   32|   ap_memory|                  B_7|         array|
|B_7_we1        |  out|    1|   ap_memory|                  B_7|         array|
|B_8_address0   |  out|   16|   ap_memory|                  B_8|         array|
|B_8_ce0        |  out|    1|   ap_memory|                  B_8|         array|
|B_8_d0         |  out|   32|   ap_memory|                  B_8|         array|
|B_8_q0         |   in|   32|   ap_memory|                  B_8|         array|
|B_8_we0        |  out|    1|   ap_memory|                  B_8|         array|
|B_8_address1   |  out|   16|   ap_memory|                  B_8|         array|
|B_8_ce1        |  out|    1|   ap_memory|                  B_8|         array|
|B_8_d1         |  out|   32|   ap_memory|                  B_8|         array|
|B_8_q1         |   in|   32|   ap_memory|                  B_8|         array|
|B_8_we1        |  out|    1|   ap_memory|                  B_8|         array|
|B_9_address0   |  out|   16|   ap_memory|                  B_9|         array|
|B_9_ce0        |  out|    1|   ap_memory|                  B_9|         array|
|B_9_d0         |  out|   32|   ap_memory|                  B_9|         array|
|B_9_q0         |   in|   32|   ap_memory|                  B_9|         array|
|B_9_we0        |  out|    1|   ap_memory|                  B_9|         array|
|B_9_address1   |  out|   16|   ap_memory|                  B_9|         array|
|B_9_ce1        |  out|    1|   ap_memory|                  B_9|         array|
|B_9_d1         |  out|   32|   ap_memory|                  B_9|         array|
|B_9_q1         |   in|   32|   ap_memory|                  B_9|         array|
|B_9_we1        |  out|    1|   ap_memory|                  B_9|         array|
|B_10_address0  |  out|   16|   ap_memory|                 B_10|         array|
|B_10_ce0       |  out|    1|   ap_memory|                 B_10|         array|
|B_10_d0        |  out|   32|   ap_memory|                 B_10|         array|
|B_10_q0        |   in|   32|   ap_memory|                 B_10|         array|
|B_10_we0       |  out|    1|   ap_memory|                 B_10|         array|
|B_10_address1  |  out|   16|   ap_memory|                 B_10|         array|
|B_10_ce1       |  out|    1|   ap_memory|                 B_10|         array|
|B_10_d1        |  out|   32|   ap_memory|                 B_10|         array|
|B_10_q1        |   in|   32|   ap_memory|                 B_10|         array|
|B_10_we1       |  out|    1|   ap_memory|                 B_10|         array|
|B_11_address0  |  out|   16|   ap_memory|                 B_11|         array|
|B_11_ce0       |  out|    1|   ap_memory|                 B_11|         array|
|B_11_d0        |  out|   32|   ap_memory|                 B_11|         array|
|B_11_q0        |   in|   32|   ap_memory|                 B_11|         array|
|B_11_we0       |  out|    1|   ap_memory|                 B_11|         array|
|B_11_address1  |  out|   16|   ap_memory|                 B_11|         array|
|B_11_ce1       |  out|    1|   ap_memory|                 B_11|         array|
|B_11_d1        |  out|   32|   ap_memory|                 B_11|         array|
|B_11_q1        |   in|   32|   ap_memory|                 B_11|         array|
|B_11_we1       |  out|    1|   ap_memory|                 B_11|         array|
|C_0_address0   |  out|   10|   ap_memory|                  C_0|         array|
|C_0_ce0        |  out|    1|   ap_memory|                  C_0|         array|
|C_0_d0         |  out|   32|   ap_memory|                  C_0|         array|
|C_0_q0         |   in|   32|   ap_memory|                  C_0|         array|
|C_0_we0        |  out|    1|   ap_memory|                  C_0|         array|
|C_0_address1   |  out|   10|   ap_memory|                  C_0|         array|
|C_0_ce1        |  out|    1|   ap_memory|                  C_0|         array|
|C_0_d1         |  out|   32|   ap_memory|                  C_0|         array|
|C_0_q1         |   in|   32|   ap_memory|                  C_0|         array|
|C_0_we1        |  out|    1|   ap_memory|                  C_0|         array|
|C_1_address0   |  out|   10|   ap_memory|                  C_1|         array|
|C_1_ce0        |  out|    1|   ap_memory|                  C_1|         array|
|C_1_d0         |  out|   32|   ap_memory|                  C_1|         array|
|C_1_q0         |   in|   32|   ap_memory|                  C_1|         array|
|C_1_we0        |  out|    1|   ap_memory|                  C_1|         array|
|C_1_address1   |  out|   10|   ap_memory|                  C_1|         array|
|C_1_ce1        |  out|    1|   ap_memory|                  C_1|         array|
|C_1_d1         |  out|   32|   ap_memory|                  C_1|         array|
|C_1_q1         |   in|   32|   ap_memory|                  C_1|         array|
|C_1_we1        |  out|    1|   ap_memory|                  C_1|         array|
|C_2_address0   |  out|   10|   ap_memory|                  C_2|         array|
|C_2_ce0        |  out|    1|   ap_memory|                  C_2|         array|
|C_2_d0         |  out|   32|   ap_memory|                  C_2|         array|
|C_2_q0         |   in|   32|   ap_memory|                  C_2|         array|
|C_2_we0        |  out|    1|   ap_memory|                  C_2|         array|
|C_2_address1   |  out|   10|   ap_memory|                  C_2|         array|
|C_2_ce1        |  out|    1|   ap_memory|                  C_2|         array|
|C_2_d1         |  out|   32|   ap_memory|                  C_2|         array|
|C_2_q1         |   in|   32|   ap_memory|                  C_2|         array|
|C_2_we1        |  out|    1|   ap_memory|                  C_2|         array|
|C_3_address0   |  out|   10|   ap_memory|                  C_3|         array|
|C_3_ce0        |  out|    1|   ap_memory|                  C_3|         array|
|C_3_d0         |  out|   32|   ap_memory|                  C_3|         array|
|C_3_q0         |   in|   32|   ap_memory|                  C_3|         array|
|C_3_we0        |  out|    1|   ap_memory|                  C_3|         array|
|C_3_address1   |  out|   10|   ap_memory|                  C_3|         array|
|C_3_ce1        |  out|    1|   ap_memory|                  C_3|         array|
|C_3_d1         |  out|   32|   ap_memory|                  C_3|         array|
|C_3_q1         |   in|   32|   ap_memory|                  C_3|         array|
|C_3_we1        |  out|    1|   ap_memory|                  C_3|         array|
|C_4_address0   |  out|   10|   ap_memory|                  C_4|         array|
|C_4_ce0        |  out|    1|   ap_memory|                  C_4|         array|
|C_4_d0         |  out|   32|   ap_memory|                  C_4|         array|
|C_4_q0         |   in|   32|   ap_memory|                  C_4|         array|
|C_4_we0        |  out|    1|   ap_memory|                  C_4|         array|
|C_4_address1   |  out|   10|   ap_memory|                  C_4|         array|
|C_4_ce1        |  out|    1|   ap_memory|                  C_4|         array|
|C_4_d1         |  out|   32|   ap_memory|                  C_4|         array|
|C_4_q1         |   in|   32|   ap_memory|                  C_4|         array|
|C_4_we1        |  out|    1|   ap_memory|                  C_4|         array|
|C_5_address0   |  out|   10|   ap_memory|                  C_5|         array|
|C_5_ce0        |  out|    1|   ap_memory|                  C_5|         array|
|C_5_d0         |  out|   32|   ap_memory|                  C_5|         array|
|C_5_q0         |   in|   32|   ap_memory|                  C_5|         array|
|C_5_we0        |  out|    1|   ap_memory|                  C_5|         array|
|C_5_address1   |  out|   10|   ap_memory|                  C_5|         array|
|C_5_ce1        |  out|    1|   ap_memory|                  C_5|         array|
|C_5_d1         |  out|   32|   ap_memory|                  C_5|         array|
|C_5_q1         |   in|   32|   ap_memory|                  C_5|         array|
|C_5_we1        |  out|    1|   ap_memory|                  C_5|         array|
|C_6_address0   |  out|   10|   ap_memory|                  C_6|         array|
|C_6_ce0        |  out|    1|   ap_memory|                  C_6|         array|
|C_6_d0         |  out|   32|   ap_memory|                  C_6|         array|
|C_6_q0         |   in|   32|   ap_memory|                  C_6|         array|
|C_6_we0        |  out|    1|   ap_memory|                  C_6|         array|
|C_6_address1   |  out|   10|   ap_memory|                  C_6|         array|
|C_6_ce1        |  out|    1|   ap_memory|                  C_6|         array|
|C_6_d1         |  out|   32|   ap_memory|                  C_6|         array|
|C_6_q1         |   in|   32|   ap_memory|                  C_6|         array|
|C_6_we1        |  out|    1|   ap_memory|                  C_6|         array|
|C_7_address0   |  out|   10|   ap_memory|                  C_7|         array|
|C_7_ce0        |  out|    1|   ap_memory|                  C_7|         array|
|C_7_d0         |  out|   32|   ap_memory|                  C_7|         array|
|C_7_q0         |   in|   32|   ap_memory|                  C_7|         array|
|C_7_we0        |  out|    1|   ap_memory|                  C_7|         array|
|C_7_address1   |  out|   10|   ap_memory|                  C_7|         array|
|C_7_ce1        |  out|    1|   ap_memory|                  C_7|         array|
|C_7_d1         |  out|   32|   ap_memory|                  C_7|         array|
|C_7_q1         |   in|   32|   ap_memory|                  C_7|         array|
|C_7_we1        |  out|    1|   ap_memory|                  C_7|         array|
|C_8_address0   |  out|   10|   ap_memory|                  C_8|         array|
|C_8_ce0        |  out|    1|   ap_memory|                  C_8|         array|
|C_8_d0         |  out|   32|   ap_memory|                  C_8|         array|
|C_8_q0         |   in|   32|   ap_memory|                  C_8|         array|
|C_8_we0        |  out|    1|   ap_memory|                  C_8|         array|
|C_8_address1   |  out|   10|   ap_memory|                  C_8|         array|
|C_8_ce1        |  out|    1|   ap_memory|                  C_8|         array|
|C_8_d1         |  out|   32|   ap_memory|                  C_8|         array|
|C_8_q1         |   in|   32|   ap_memory|                  C_8|         array|
|C_8_we1        |  out|    1|   ap_memory|                  C_8|         array|
|C_9_address0   |  out|   10|   ap_memory|                  C_9|         array|
|C_9_ce0        |  out|    1|   ap_memory|                  C_9|         array|
|C_9_d0         |  out|   32|   ap_memory|                  C_9|         array|
|C_9_q0         |   in|   32|   ap_memory|                  C_9|         array|
|C_9_we0        |  out|    1|   ap_memory|                  C_9|         array|
|C_9_address1   |  out|   10|   ap_memory|                  C_9|         array|
|C_9_ce1        |  out|    1|   ap_memory|                  C_9|         array|
|C_9_d1         |  out|   32|   ap_memory|                  C_9|         array|
|C_9_q1         |   in|   32|   ap_memory|                  C_9|         array|
|C_9_we1        |  out|    1|   ap_memory|                  C_9|         array|
|C_10_address0  |  out|   10|   ap_memory|                 C_10|         array|
|C_10_ce0       |  out|    1|   ap_memory|                 C_10|         array|
|C_10_d0        |  out|   32|   ap_memory|                 C_10|         array|
|C_10_q0        |   in|   32|   ap_memory|                 C_10|         array|
|C_10_we0       |  out|    1|   ap_memory|                 C_10|         array|
|C_10_address1  |  out|   10|   ap_memory|                 C_10|         array|
|C_10_ce1       |  out|    1|   ap_memory|                 C_10|         array|
|C_10_d1        |  out|   32|   ap_memory|                 C_10|         array|
|C_10_q1        |   in|   32|   ap_memory|                 C_10|         array|
|C_10_we1       |  out|    1|   ap_memory|                 C_10|         array|
|C_11_address0  |  out|   10|   ap_memory|                 C_11|         array|
|C_11_ce0       |  out|    1|   ap_memory|                 C_11|         array|
|C_11_d0        |  out|   32|   ap_memory|                 C_11|         array|
|C_11_q0        |   in|   32|   ap_memory|                 C_11|         array|
|C_11_we0       |  out|    1|   ap_memory|                 C_11|         array|
|C_11_address1  |  out|   10|   ap_memory|                 C_11|         array|
|C_11_ce1       |  out|    1|   ap_memory|                 C_11|         array|
|C_11_d1        |  out|   32|   ap_memory|                 C_11|         array|
|C_11_q1        |   in|   32|   ap_memory|                 C_11|         array|
|C_11_we1       |  out|    1|   ap_memory|                 C_11|         array|
|ap_clk         |   in|    1|  ap_ctrl_hs|  gemm_systolic_array|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  gemm_systolic_array|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  gemm_systolic_array|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  gemm_systolic_array|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  gemm_systolic_array|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  gemm_systolic_array|  return value|
+---------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [gemm_systolic_array.cpp:3]   --->   Operation 5 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_0"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_1"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_2, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_2"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_3, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_3"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_4, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_4"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_5, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_5"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_6, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_6"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_7, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_7"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_8, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_8"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_9, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_9"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_10, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_10"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_11, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_11"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_1"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_2, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_2"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_3, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_3"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_4, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_4"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_5, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_5"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_6, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_6"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_7, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_7"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_8, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_8"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_9, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_9"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_10, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_10"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_11, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_11"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_0, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_0"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_1, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_1"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_2, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_2"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_3, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_3"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_4, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_4"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_5, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_5"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_6, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_6"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_7, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_7"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_8, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_8"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_9, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_9"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_10, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_10"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_11, void @empty_5, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_11"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.cond17.i.i"   --->   Operation 114 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%jj = phi i7 %add_ln19, void %init_block_AB.i.i, i7 0, void %entry" [gemm_systolic_array.cpp:19]   --->   Operation 115 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.48ns)   --->   "%icmp_ln19 = icmp_eq  i7 %jj, i7 64" [gemm_systolic_array.cpp:19]   --->   Operation 116 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 117 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln19 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i7 %jj, i7 64, i32 0" [gemm_systolic_array.cpp:19]   --->   Operation 118 'specdataflowpipeline' 'specdataflowpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.87ns)   --->   "%add_ln19 = add i7 %jj, i7 1" [gemm_systolic_array.cpp:19]   --->   Operation 119 'add' 'add_ln19' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %init_block_AB.i.i, void %gemm_systolic_array_for.cond17.i.exit" [gemm_systolic_array.cpp:19]   --->   Operation 120 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [gemm_systolic_array.cpp:49]   --->   Operation 121 'ret' 'ret_ln49' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 122 [2/2] (7.26ns)   --->   "%call_ln19 = call void @dataflow_in_loop_VITIS_LOOP_19_1, i32 %A_0, i32 %A_1, i32 %A_2, i32 %A_3, i32 %A_4, i32 %A_5, i32 %A_6, i32 %A_7, i32 %A_8, i32 %A_9, i32 %A_10, i32 %A_11, i32 %B_0, i7 %jj, i32 %B_1, i32 %B_2, i32 %B_3, i32 %B_4, i32 %B_5, i32 %B_6, i32 %B_7, i32 %B_8, i32 %B_9, i32 %B_10, i32 %B_11, i32 %C_11, i32 %C_10, i32 %C_9, i32 %C_8, i32 %C_7, i32 %C_6, i32 %C_5, i32 %C_4, i32 %C_3, i32 %C_2, i32 %C_1, i32 %C_0" [gemm_systolic_array.cpp:19]   --->   Operation 122 'call' 'call_ln19' <Predicate = (!icmp_ln19)> <Delay = 7.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [gemm_systolic_array.cpp:24]   --->   Operation 123 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln19 = call void @dataflow_in_loop_VITIS_LOOP_19_1, i32 %A_0, i32 %A_1, i32 %A_2, i32 %A_3, i32 %A_4, i32 %A_5, i32 %A_6, i32 %A_7, i32 %A_8, i32 %A_9, i32 %A_10, i32 %A_11, i32 %B_0, i7 %jj, i32 %B_1, i32 %B_2, i32 %B_3, i32 %B_4, i32 %B_5, i32 %B_6, i32 %B_7, i32 %B_8, i32 %B_9, i32 %B_10, i32 %B_11, i32 %C_11, i32 %C_10, i32 %C_9, i32 %C_8, i32 %C_7, i32 %C_6, i32 %C_5, i32 %C_4, i32 %C_3, i32 %C_2, i32 %C_1, i32 %C_0" [gemm_systolic_array.cpp:19]   --->   Operation 124 'call' 'call_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.cond17.i.i" [gemm_systolic_array.cpp:19]   --->   Operation 125 'br' 'br_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ C_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln3         (spectopmodule       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specbitsmap_ln0           (specbitsmap         ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
specinterface_ln0         (specinterface       ) [ 00000]
br_ln0                    (br                  ) [ 01111]
jj                        (phi                 ) [ 00111]
icmp_ln19                 (icmp                ) [ 00111]
empty                     (speclooptripcount   ) [ 00000]
specdataflowpipeline_ln19 (specdataflowpipeline) [ 00000]
add_ln19                  (add                 ) [ 01111]
br_ln19                   (br                  ) [ 00000]
ret_ln49                  (ret                 ) [ 00000]
specloopname_ln24         (specloopname        ) [ 00000]
call_ln19                 (call                ) [ 00000]
br_ln19                   (br                  ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="A_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="A_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="B_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="B_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="B_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="B_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="B_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="B_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="B_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="B_8">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="B_9">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="B_10">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="B_11">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="C_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="C_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="C_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="C_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="C_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="C_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="C_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="C_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="C_8">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="C_9">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="C_10">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="C_11">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_VITIS_LOOP_19_1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1005" name="jj_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="1"/>
<pin id="114" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="jj (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="jj_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_dataflow_in_loop_VITIS_LOOP_19_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="0" index="3" bw="32" slack="0"/>
<pin id="129" dir="0" index="4" bw="32" slack="0"/>
<pin id="130" dir="0" index="5" bw="32" slack="0"/>
<pin id="131" dir="0" index="6" bw="32" slack="0"/>
<pin id="132" dir="0" index="7" bw="32" slack="0"/>
<pin id="133" dir="0" index="8" bw="32" slack="0"/>
<pin id="134" dir="0" index="9" bw="32" slack="0"/>
<pin id="135" dir="0" index="10" bw="32" slack="0"/>
<pin id="136" dir="0" index="11" bw="32" slack="0"/>
<pin id="137" dir="0" index="12" bw="32" slack="0"/>
<pin id="138" dir="0" index="13" bw="32" slack="0"/>
<pin id="139" dir="0" index="14" bw="7" slack="1"/>
<pin id="140" dir="0" index="15" bw="32" slack="0"/>
<pin id="141" dir="0" index="16" bw="32" slack="0"/>
<pin id="142" dir="0" index="17" bw="32" slack="0"/>
<pin id="143" dir="0" index="18" bw="32" slack="0"/>
<pin id="144" dir="0" index="19" bw="32" slack="0"/>
<pin id="145" dir="0" index="20" bw="32" slack="0"/>
<pin id="146" dir="0" index="21" bw="32" slack="0"/>
<pin id="147" dir="0" index="22" bw="32" slack="0"/>
<pin id="148" dir="0" index="23" bw="32" slack="0"/>
<pin id="149" dir="0" index="24" bw="32" slack="0"/>
<pin id="150" dir="0" index="25" bw="32" slack="0"/>
<pin id="151" dir="0" index="26" bw="32" slack="0"/>
<pin id="152" dir="0" index="27" bw="32" slack="0"/>
<pin id="153" dir="0" index="28" bw="32" slack="0"/>
<pin id="154" dir="0" index="29" bw="32" slack="0"/>
<pin id="155" dir="0" index="30" bw="32" slack="0"/>
<pin id="156" dir="0" index="31" bw="32" slack="0"/>
<pin id="157" dir="0" index="32" bw="32" slack="0"/>
<pin id="158" dir="0" index="33" bw="32" slack="0"/>
<pin id="159" dir="0" index="34" bw="32" slack="0"/>
<pin id="160" dir="0" index="35" bw="32" slack="0"/>
<pin id="161" dir="0" index="36" bw="32" slack="0"/>
<pin id="162" dir="0" index="37" bw="32" slack="0"/>
<pin id="163" dir="1" index="38" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln19_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="0" index="1" bw="7" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln19_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="icmp_ln19_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="218" class="1005" name="add_ln19_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="92" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="164"><net_src comp="106" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="124" pin=6"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="124" pin=8"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="124" pin=9"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="124" pin=10"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="124" pin=11"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="124" pin=12"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="124" pin=13"/></net>

<net id="178"><net_src comp="112" pin="1"/><net_sink comp="124" pin=14"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="124" pin=15"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="124" pin=16"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="124" pin=17"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="124" pin=18"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="124" pin=19"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="124" pin=20"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="124" pin=21"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="124" pin=22"/></net>

<net id="187"><net_src comp="42" pin="0"/><net_sink comp="124" pin=23"/></net>

<net id="188"><net_src comp="44" pin="0"/><net_sink comp="124" pin=24"/></net>

<net id="189"><net_src comp="46" pin="0"/><net_sink comp="124" pin=25"/></net>

<net id="190"><net_src comp="70" pin="0"/><net_sink comp="124" pin=26"/></net>

<net id="191"><net_src comp="68" pin="0"/><net_sink comp="124" pin=27"/></net>

<net id="192"><net_src comp="66" pin="0"/><net_sink comp="124" pin=28"/></net>

<net id="193"><net_src comp="64" pin="0"/><net_sink comp="124" pin=29"/></net>

<net id="194"><net_src comp="62" pin="0"/><net_sink comp="124" pin=30"/></net>

<net id="195"><net_src comp="60" pin="0"/><net_sink comp="124" pin=31"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="124" pin=32"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="124" pin=33"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="124" pin=34"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="124" pin=35"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="124" pin=36"/></net>

<net id="201"><net_src comp="48" pin="0"/><net_sink comp="124" pin=37"/></net>

<net id="206"><net_src comp="116" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="94" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="116" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="104" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="202" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="208" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="116" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_0 | {3 4 }
	Port: C_1 | {3 4 }
	Port: C_2 | {3 4 }
	Port: C_3 | {3 4 }
	Port: C_4 | {3 4 }
	Port: C_5 | {3 4 }
	Port: C_6 | {3 4 }
	Port: C_7 | {3 4 }
	Port: C_8 | {3 4 }
	Port: C_9 | {3 4 }
	Port: C_10 | {3 4 }
	Port: C_11 | {3 4 }
 - Input state : 
	Port: gemm_systolic_array : A_0 | {3 4 }
	Port: gemm_systolic_array : A_1 | {3 4 }
	Port: gemm_systolic_array : A_2 | {3 4 }
	Port: gemm_systolic_array : A_3 | {3 4 }
	Port: gemm_systolic_array : A_4 | {3 4 }
	Port: gemm_systolic_array : A_5 | {3 4 }
	Port: gemm_systolic_array : A_6 | {3 4 }
	Port: gemm_systolic_array : A_7 | {3 4 }
	Port: gemm_systolic_array : A_8 | {3 4 }
	Port: gemm_systolic_array : A_9 | {3 4 }
	Port: gemm_systolic_array : A_10 | {3 4 }
	Port: gemm_systolic_array : A_11 | {3 4 }
	Port: gemm_systolic_array : B_0 | {3 4 }
	Port: gemm_systolic_array : B_1 | {3 4 }
	Port: gemm_systolic_array : B_2 | {3 4 }
	Port: gemm_systolic_array : B_3 | {3 4 }
	Port: gemm_systolic_array : B_4 | {3 4 }
	Port: gemm_systolic_array : B_5 | {3 4 }
	Port: gemm_systolic_array : B_6 | {3 4 }
	Port: gemm_systolic_array : B_7 | {3 4 }
	Port: gemm_systolic_array : B_8 | {3 4 }
	Port: gemm_systolic_array : B_9 | {3 4 }
	Port: gemm_systolic_array : B_10 | {3 4 }
	Port: gemm_systolic_array : B_11 | {3 4 }
	Port: gemm_systolic_array : C_0 | {3 4 }
	Port: gemm_systolic_array : C_1 | {3 4 }
	Port: gemm_systolic_array : C_2 | {3 4 }
	Port: gemm_systolic_array : C_3 | {3 4 }
	Port: gemm_systolic_array : C_4 | {3 4 }
	Port: gemm_systolic_array : C_5 | {3 4 }
	Port: gemm_systolic_array : C_6 | {3 4 }
	Port: gemm_systolic_array : C_7 | {3 4 }
	Port: gemm_systolic_array : C_8 | {3 4 }
	Port: gemm_systolic_array : C_9 | {3 4 }
	Port: gemm_systolic_array : C_10 | {3 4 }
	Port: gemm_systolic_array : C_11 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln19 : 1
		specdataflowpipeline_ln19 : 1
		add_ln19 : 1
		br_ln19 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_VITIS_LOOP_19_1_fu_124 |   744   |  801.94 |  110606 |  116515 |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    add   |               add_ln19_fu_208               |    0    |    0    |    0    |    14   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   icmp   |               icmp_ln19_fu_202              |    0    |    0    |    0    |    10   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |   744   |  801.94 |  110606 |  116539 |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln19_reg_218|    7   |
|icmp_ln19_reg_214|    1   |
|    jj_reg_112   |    7   |
+-----------------+--------+
|      Total      |   15   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| jj_reg_112 |  p0  |   2  |   7  |   14   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   14   ||  1.588  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   744  |   801  | 110606 | 116539 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   15   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   744  |   803  | 110621 | 116548 |
+-----------+--------+--------+--------+--------+
