# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/phy/hisilicon,inno-usb2-phy.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: HiSilicon HiSTB SoCs INNO USB2 PHY device

maintainers:
  - Yang Xiwen <forbidden405@outlook.com>

properties:
  compatible:
    items:
      - enum:
          - hisilicon,hi3798cv200-usb2-phy

  reg:
    maxItems: 1
    description: Should be the address space for PHY configuration register in
      peripheral controller, e.g. PERI_USB0 for USB 2.0 PHY01 on Hi3798CV200 SoC,
      or direct MMIO address space.

  '#address-cells':
    const: 1

  '#size-cells':
    const: 0

  clocks:
    maxItems: 1
    description: reference clock

  resets:
    maxItems: 1

patternProperties:
  'phy@[0-9a-f]+':
    type: object
    additionalProperties: false
    description: individual ports provided by INNO PHY

    properties:
      reg:
        maxItems: 1
        description: should be the port index (if under a perictrl node)
          or port address space

      '#phy-cells':
        const: 0

      resets:
        maxItems: 1

    required:
      - reg
      - '#phy-cells'
      - resets

required:
  - compatible
  - clocks
  - reg
  - '#address-cells'
  - '#size-cells'
  - resets

additionalProperties: false

examples:
  - |
    usb2-phy@120 {
        compatible = "hisilicon,hi3798cv200-usb2-phy";
        reg = <0x120 0x4>;
        clocks = <&clk_ref>;
        resets = <&crg 0xbc 4>;
        #address-cells = <1>;
        #size-cells = <0>;

        phy@0 {
            reg = <0>;
            #phy-cells = <0>;
            resets = <&crg 0xbc 8>;
        };

        phy@1 {
            reg = <1>;
            #phy-cells = <0>;
            resets = <&crg 0xbc 9>;
        };
    };
