ARM GAS  /tmp/ccT29lwb.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 2
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"SWO_debug.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "src/SWO_debug.c"
  20              		.section	.text._pow10,"ax",%progbits
  21              		.align	1
  22              		.p2align 2,,3
  23              		.global	_pow10
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  28              	_pow10:
  29              	.LVL0:
  30              	.LFB137:
   1:src/SWO_debug.c **** #include "SWO_debug.h"
   2:src/SWO_debug.c **** //This also includes core_cmX.h which contains the ITM_SendChar function
   3:src/SWO_debug.c **** #include <stm32f4xx.h>
   4:src/SWO_debug.c **** #include <stdio.h>
   5:src/SWO_debug.c **** 
   6:src/SWO_debug.c **** //#define USE_SERIAL
   7:src/SWO_debug.c **** uint32_t _pow10(uint8_t e) {
  31              		.loc 1 7 28 view -0
  32              		.cfi_startproc
  33              		@ args = 0, pretend = 0, frame = 0
  34              		@ frame_needed = 0, uses_anonymous_args = 0
  35              		@ link register save eliminated.
   8:src/SWO_debug.c ****     uint32_t r = 1;
  36              		.loc 1 8 5 view .LVU1
   9:src/SWO_debug.c ****     for (uint8_t i = 0; i != e; i++)r *= 10;
  37              		.loc 1 9 5 view .LVU2
  38              	.LBB32:
  39              		.loc 1 9 10 view .LVU3
  40              		.loc 1 9 27 discriminator 1 view .LVU4
  41 0000 0246     		mov	r2, r0
  42 0002 48B1     		cbz	r0, .L4
  43 0004 0023     		movs	r3, #0
  44              	.LBE32:
   8:src/SWO_debug.c ****     uint32_t r = 1;
  45              		.loc 1 8 14 is_stmt 0 view .LVU5
  46 0006 0120     		movs	r0, #1
  47              	.LVL1:
  48              	.L3:
ARM GAS  /tmp/ccT29lwb.s 			page 2


  49              	.LBB33:
  50              		.loc 1 9 37 is_stmt 1 discriminator 3 view .LVU6
  51              		.loc 1 9 27 is_stmt 0 discriminator 1 view .LVU7
  52 0008 0133     		adds	r3, r3, #1
  53              	.LVL2:
  54              		.loc 1 9 39 discriminator 3 view .LVU8
  55 000a 00EB8000 		add	r0, r0, r0, lsl #2
  56              	.LVL3:
  57              		.loc 1 9 27 discriminator 1 view .LVU9
  58 000e 9342     		cmp	r3, r2
  59              		.loc 1 9 39 discriminator 3 view .LVU10
  60 0010 4FEA4000 		lsl	r0, r0, #1
  61              	.LVL4:
  62              		.loc 1 9 34 is_stmt 1 discriminator 3 view .LVU11
  63              		.loc 1 9 27 discriminator 1 view .LVU12
  64 0014 F8D1     		bne	.L3
  65 0016 7047     		bx	lr
  66              	.LVL5:
  67              	.L4:
  68              		.loc 1 9 27 is_stmt 0 discriminator 1 view .LVU13
  69              	.LBE33:
   8:src/SWO_debug.c ****     uint32_t r = 1;
  70              		.loc 1 8 14 view .LVU14
  71 0018 0120     		movs	r0, #1
  72              	.LVL6:
  10:src/SWO_debug.c ****     return r;
  73              		.loc 1 10 5 is_stmt 1 view .LVU15
  11:src/SWO_debug.c **** }
  74              		.loc 1 11 1 is_stmt 0 view .LVU16
  75 001a 7047     		bx	lr
  76              		.cfi_endproc
  77              	.LFE137:
  79              		.section	.text._pow16,"ax",%progbits
  80              		.align	1
  81              		.p2align 2,,3
  82              		.global	_pow16
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  87              	_pow16:
  88              	.LVL7:
  89              	.LFB138:
  12:src/SWO_debug.c **** uint32_t _pow16(uint8_t e) {
  90              		.loc 1 12 28 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 0
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		@ link register save eliminated.
  13:src/SWO_debug.c ****     uint32_t r = 1;
  95              		.loc 1 13 5 view .LVU18
  14:src/SWO_debug.c ****     for (uint8_t i = 0; i != e; i++)r *= 0x10;
  96              		.loc 1 14 5 view .LVU19
  97              	.LBB34:
  98              		.loc 1 14 10 view .LVU20
  99              		.loc 1 14 27 discriminator 1 view .LVU21
 100 0000 0246     		mov	r2, r0
 101 0002 38B1     		cbz	r0, .L10
ARM GAS  /tmp/ccT29lwb.s 			page 3


 102 0004 0023     		movs	r3, #0
 103              	.LBE34:
  13:src/SWO_debug.c ****     uint32_t r = 1;
 104              		.loc 1 13 14 is_stmt 0 view .LVU22
 105 0006 0120     		movs	r0, #1
 106              	.LVL8:
 107              	.L9:
 108              	.LBB35:
 109              		.loc 1 14 37 is_stmt 1 discriminator 3 view .LVU23
 110              		.loc 1 14 27 is_stmt 0 discriminator 1 view .LVU24
 111 0008 0133     		adds	r3, r3, #1
 112              	.LVL9:
 113              		.loc 1 14 27 discriminator 1 view .LVU25
 114 000a 9342     		cmp	r3, r2
 115              		.loc 1 14 39 discriminator 3 view .LVU26
 116 000c 4FEA0010 		lsl	r0, r0, #4
 117              	.LVL10:
 118              		.loc 1 14 34 is_stmt 1 discriminator 3 view .LVU27
 119              		.loc 1 14 27 discriminator 1 view .LVU28
 120 0010 FAD1     		bne	.L9
 121 0012 7047     		bx	lr
 122              	.LVL11:
 123              	.L10:
 124              		.loc 1 14 27 is_stmt 0 discriminator 1 view .LVU29
 125              	.LBE35:
  13:src/SWO_debug.c ****     uint32_t r = 1;
 126              		.loc 1 13 14 view .LVU30
 127 0014 0120     		movs	r0, #1
 128              	.LVL12:
  15:src/SWO_debug.c ****     return r;
 129              		.loc 1 15 5 is_stmt 1 view .LVU31
  16:src/SWO_debug.c **** }
 130              		.loc 1 16 1 is_stmt 0 view .LVU32
 131 0016 7047     		bx	lr
 132              		.cfi_endproc
 133              	.LFE138:
 135              		.section	.text._pow2,"ax",%progbits
 136              		.align	1
 137              		.p2align 2,,3
 138              		.global	_pow2
 139              		.syntax unified
 140              		.thumb
 141              		.thumb_func
 143              	_pow2:
 144              	.LVL13:
 145              	.LFB139:
  17:src/SWO_debug.c **** uint32_t _pow2(uint8_t e) {
 146              		.loc 1 17 27 is_stmt 1 view -0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 0
 149              		@ frame_needed = 0, uses_anonymous_args = 0
 150              		@ link register save eliminated.
  18:src/SWO_debug.c ****     uint32_t r = 1;
 151              		.loc 1 18 5 view .LVU34
  19:src/SWO_debug.c ****     r <<= e;
 152              		.loc 1 19 5 view .LVU35
  20:src/SWO_debug.c ****     return r;
ARM GAS  /tmp/ccT29lwb.s 			page 4


 153              		.loc 1 20 5 view .LVU36
  19:src/SWO_debug.c ****     r <<= e;
 154              		.loc 1 19 7 is_stmt 0 view .LVU37
 155 0000 0123     		movs	r3, #1
  21:src/SWO_debug.c **** }
 156              		.loc 1 21 1 view .LVU38
 157 0002 03FA00F0 		lsl	r0, r3, r0
 158              	.LVL14:
 159              		.loc 1 21 1 view .LVU39
 160 0006 7047     		bx	lr
 161              		.cfi_endproc
 162              	.LFE139:
 164              		.section	.text.SWO_init,"ax",%progbits
 165              		.align	1
 166              		.p2align 2,,3
 167              		.global	SWO_init
 168              		.syntax unified
 169              		.thumb
 170              		.thumb_func
 172              	SWO_init:
 173              	.LFB140:
  22:src/SWO_debug.c **** 
  23:src/SWO_debug.c **** void SWO_init(){
 174              		.loc 1 23 16 is_stmt 1 view -0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		@ link register save eliminated.
  24:src/SWO_debug.c ****     #ifdef USE_SERIAL
  25:src/SWO_debug.c ****         RCC->APB2ENR |= RCC_APB2ENR_USART1EN | RCC_APB2ENR_IOPAEN;
  26:src/SWO_debug.c ****         GPIOA->CRH = (GPIOA ->CRH & ~GPIO_CRH_CNF9_0) | GPIO_CRH_CNF9_1 | GPIO_CRH_MODE9_0;
  27:src/SWO_debug.c ****         USART1->CR1 = USART_CR1_UE | USART_CR1_TE;
  28:src/SWO_debug.c ****         USART1->BRR=(39<<4);
  29:src/SWO_debug.c ****         #else
  30:src/SWO_debug.c ****         //RCC->APB2ENR |= RCC_APB2ENR_AFIOEN | RCC_APB2ENR_IOPAEN | RCC_APB2ENR_IOPBEN;
  31:src/SWO_debug.c ****         //AFIO->MAPR = (AFIO->MAPR & ~(AFIO_MAPR_SWJ_CFG_0 | AFIO_MAPR_SWJ_CFG_1 | AFIO_MAPR_SWJ_CF
  32:src/SWO_debug.c ****     #endif
  33:src/SWO_debug.c **** }
 179              		.loc 1 33 1 view .LVU41
 180 0000 7047     		bx	lr
 181              		.cfi_endproc
 182              	.LFE140:
 184 0002 00BF     		.section	.text.SWO_send_ln,"ax",%progbits
 185              		.align	1
 186              		.p2align 2,,3
 187              		.global	SWO_send_ln
 188              		.syntax unified
 189              		.thumb
 190              		.thumb_func
 192              	SWO_send_ln:
 193              	.LFB141:
  34:src/SWO_debug.c **** 
  35:src/SWO_debug.c **** void SWO_send_ln(){
 194              		.loc 1 35 19 view -0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 0
 197              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccT29lwb.s 			page 5


 198              		@ link register save eliminated.
  36:src/SWO_debug.c ****     SWO_send_byte('\n');    
 199              		.loc 1 36 5 view .LVU43
 200              	.LVL15:
 201              	.LBB44:
 202              	.LBI44:
  37:src/SWO_debug.c **** }
  38:src/SWO_debug.c **** 
  39:src/SWO_debug.c **** void SWO_send_byte(uint8_t b){
 203              		.loc 1 39 6 view .LVU44
  40:src/SWO_debug.c ****     #ifdef USE_SERIAL
  41:src/SWO_debug.c ****         while(!(USART1->SR & USART_SR_TXE));
  42:src/SWO_debug.c ****         USART1->DR = b;
  43:src/SWO_debug.c ****         #else
  44:src/SWO_debug.c ****         ITM_SendChar(b); 
 204              		.loc 1 44 9 view .LVU45
 205              	.LBB45:
 206              	.LBI45:
 207              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.1.2
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2021
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
ARM GAS  /tmp/ccT29lwb.s 			page 6


  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_FP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
ARM GAS  /tmp/ccT29lwb.s 			page 7


  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
ARM GAS  /tmp/ccT29lwb.s 			page 8


 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** 
 207:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
ARM GAS  /tmp/ccT29lwb.s 			page 9


 210:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 211:Drivers/CMSIS/Include/core_cm4.h **** #endif
 212:Drivers/CMSIS/Include/core_cm4.h **** 
 213:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:Drivers/CMSIS/Include/core_cm4.h **** /**
 215:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:Drivers/CMSIS/Include/core_cm4.h **** 
 217:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 219:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:Drivers/CMSIS/Include/core_cm4.h **** */
 221:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 222:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** #else
 224:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:Drivers/CMSIS/Include/core_cm4.h **** #endif
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 230:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:Drivers/CMSIS/Include/core_cm4.h **** 
 234:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 235:Drivers/CMSIS/Include/core_cm4.h **** 
 236:Drivers/CMSIS/Include/core_cm4.h **** 
 237:Drivers/CMSIS/Include/core_cm4.h **** 
 238:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 239:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 240:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 243:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 244:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 245:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 246:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 247:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 248:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:Drivers/CMSIS/Include/core_cm4.h **** */
 253:Drivers/CMSIS/Include/core_cm4.h **** 
 254:Drivers/CMSIS/Include/core_cm4.h **** /**
 255:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 256:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 258:Drivers/CMSIS/Include/core_cm4.h ****   @{
 259:Drivers/CMSIS/Include/core_cm4.h ****  */
 260:Drivers/CMSIS/Include/core_cm4.h **** 
 261:Drivers/CMSIS/Include/core_cm4.h **** /**
 262:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:Drivers/CMSIS/Include/core_cm4.h ****  */
 264:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 265:Drivers/CMSIS/Include/core_cm4.h **** {
 266:Drivers/CMSIS/Include/core_cm4.h ****   struct
ARM GAS  /tmp/ccT29lwb.s 			page 10


 267:Drivers/CMSIS/Include/core_cm4.h ****   {
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 279:Drivers/CMSIS/Include/core_cm4.h **** 
 280:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 281:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** 
 284:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** 
 287:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** 
 290:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** 
 293:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:Drivers/CMSIS/Include/core_cm4.h **** 
 296:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:Drivers/CMSIS/Include/core_cm4.h **** 
 299:Drivers/CMSIS/Include/core_cm4.h **** 
 300:Drivers/CMSIS/Include/core_cm4.h **** /**
 301:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:Drivers/CMSIS/Include/core_cm4.h ****  */
 303:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 304:Drivers/CMSIS/Include/core_cm4.h **** {
 305:Drivers/CMSIS/Include/core_cm4.h ****   struct
 306:Drivers/CMSIS/Include/core_cm4.h ****   {
 307:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 314:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:Drivers/CMSIS/Include/core_cm4.h **** 
 317:Drivers/CMSIS/Include/core_cm4.h **** 
 318:Drivers/CMSIS/Include/core_cm4.h **** /**
 319:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:Drivers/CMSIS/Include/core_cm4.h ****  */
 321:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 322:Drivers/CMSIS/Include/core_cm4.h **** {
 323:Drivers/CMSIS/Include/core_cm4.h ****   struct
ARM GAS  /tmp/ccT29lwb.s 			page 11


 324:Drivers/CMSIS/Include/core_cm4.h ****   {
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 340:Drivers/CMSIS/Include/core_cm4.h **** 
 341:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 342:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** 
 345:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** 
 348:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** 
 351:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** 
 354:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** 
 357:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** 
 360:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** 
 363:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** 
 366:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:Drivers/CMSIS/Include/core_cm4.h **** 
 369:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:Drivers/CMSIS/Include/core_cm4.h **** 
 372:Drivers/CMSIS/Include/core_cm4.h **** 
 373:Drivers/CMSIS/Include/core_cm4.h **** /**
 374:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:Drivers/CMSIS/Include/core_cm4.h ****  */
 376:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 377:Drivers/CMSIS/Include/core_cm4.h **** {
 378:Drivers/CMSIS/Include/core_cm4.h ****   struct
 379:Drivers/CMSIS/Include/core_cm4.h ****   {
 380:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
ARM GAS  /tmp/ccT29lwb.s 			page 12


 381:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 387:Drivers/CMSIS/Include/core_cm4.h **** 
 388:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 389:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** 
 392:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:Drivers/CMSIS/Include/core_cm4.h **** 
 398:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:Drivers/CMSIS/Include/core_cm4.h **** 
 400:Drivers/CMSIS/Include/core_cm4.h **** 
 401:Drivers/CMSIS/Include/core_cm4.h **** /**
 402:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 403:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:Drivers/CMSIS/Include/core_cm4.h ****   @{
 406:Drivers/CMSIS/Include/core_cm4.h ****  */
 407:Drivers/CMSIS/Include/core_cm4.h **** 
 408:Drivers/CMSIS/Include/core_cm4.h **** /**
 409:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:Drivers/CMSIS/Include/core_cm4.h ****  */
 411:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 412:Drivers/CMSIS/Include/core_cm4.h **** {
 413:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 415:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[24U];
 417:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 419:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 421:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 423:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 425:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 427:Drivers/CMSIS/Include/core_cm4.h **** 
 428:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:Drivers/CMSIS/Include/core_cm4.h **** 
 432:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:Drivers/CMSIS/Include/core_cm4.h **** 
 434:Drivers/CMSIS/Include/core_cm4.h **** 
 435:Drivers/CMSIS/Include/core_cm4.h **** /**
 436:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 437:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
ARM GAS  /tmp/ccT29lwb.s 			page 13


 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:Drivers/CMSIS/Include/core_cm4.h ****   @{
 440:Drivers/CMSIS/Include/core_cm4.h ****  */
 441:Drivers/CMSIS/Include/core_cm4.h **** 
 442:Drivers/CMSIS/Include/core_cm4.h **** /**
 443:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:Drivers/CMSIS/Include/core_cm4.h ****  */
 445:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 446:Drivers/CMSIS/Include/core_cm4.h **** {
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 467:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 469:Drivers/CMSIS/Include/core_cm4.h **** 
 470:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 471:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** 
 474:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** 
 477:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** 
 480:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm4.h **** 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm4.h **** 
 486:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** 
 490:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** 
 493:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
ARM GAS  /tmp/ccT29lwb.s 			page 14


 495:Drivers/CMSIS/Include/core_cm4.h **** 
 496:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** 
 499:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** 
 502:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** 
 505:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** 
 508:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** 
 511:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:Drivers/CMSIS/Include/core_cm4.h **** 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:Drivers/CMSIS/Include/core_cm4.h **** 
 517:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm4.h **** 
 521:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** 
 525:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** 
 528:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** 
 531:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** 
 534:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** 
 537:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm4.h **** 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm4.h **** 
 543:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 544:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** 
 547:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:Drivers/CMSIS/Include/core_cm4.h **** 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
ARM GAS  /tmp/ccT29lwb.s 			page 15


 552:Drivers/CMSIS/Include/core_cm4.h **** 
 553:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** 
 557:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** 
 560:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** 
 563:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** 
 566:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm4.h **** 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm4.h **** 
 572:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** 
 576:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** 
 579:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** 
 582:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** 
 585:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** 
 588:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** 
 591:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** 
 594:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** 
 597:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** 
 600:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** 
 603:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** 
 606:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccT29lwb.s 			page 16


 609:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm4.h **** 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm4.h **** 
 615:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** 
 619:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm4.h **** 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm4.h **** 
 625:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** 
 629:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** 
 632:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** 
 635:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** 
 638:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 639:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm4.h **** 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:Drivers/CMSIS/Include/core_cm4.h **** 
 644:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** 
 648:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** 
 651:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** 
 654:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** 
 657:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** 
 660:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:Drivers/CMSIS/Include/core_cm4.h **** 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccT29lwb.s 			page 17


 666:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** 
 670:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** 
 673:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** 
 676:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** 
 679:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:Drivers/CMSIS/Include/core_cm4.h **** 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:Drivers/CMSIS/Include/core_cm4.h **** 
 685:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** 
 689:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:Drivers/CMSIS/Include/core_cm4.h **** 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:Drivers/CMSIS/Include/core_cm4.h **** 
 695:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** 
 699:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** 
 702:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** 
 705:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:Drivers/CMSIS/Include/core_cm4.h **** 
 711:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:Drivers/CMSIS/Include/core_cm4.h **** 
 713:Drivers/CMSIS/Include/core_cm4.h **** 
 714:Drivers/CMSIS/Include/core_cm4.h **** /**
 715:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 716:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:Drivers/CMSIS/Include/core_cm4.h ****   @{
 719:Drivers/CMSIS/Include/core_cm4.h ****  */
 720:Drivers/CMSIS/Include/core_cm4.h **** 
 721:Drivers/CMSIS/Include/core_cm4.h **** /**
 722:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
ARM GAS  /tmp/ccT29lwb.s 			page 18


 723:Drivers/CMSIS/Include/core_cm4.h ****  */
 724:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 725:Drivers/CMSIS/Include/core_cm4.h **** {
 726:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 727:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 730:Drivers/CMSIS/Include/core_cm4.h **** 
 731:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:Drivers/CMSIS/Include/core_cm4.h **** 
 735:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** 
 739:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** 
 742:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** 
 745:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:Drivers/CMSIS/Include/core_cm4.h **** 
 751:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:Drivers/CMSIS/Include/core_cm4.h **** 
 753:Drivers/CMSIS/Include/core_cm4.h **** 
 754:Drivers/CMSIS/Include/core_cm4.h **** /**
 755:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 756:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:Drivers/CMSIS/Include/core_cm4.h ****   @{
 759:Drivers/CMSIS/Include/core_cm4.h ****  */
 760:Drivers/CMSIS/Include/core_cm4.h **** 
 761:Drivers/CMSIS/Include/core_cm4.h **** /**
 762:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:Drivers/CMSIS/Include/core_cm4.h ****  */
 764:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 765:Drivers/CMSIS/Include/core_cm4.h **** {
 766:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 771:Drivers/CMSIS/Include/core_cm4.h **** 
 772:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** 
 776:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** 
 779:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
ARM GAS  /tmp/ccT29lwb.s 			page 19


 780:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:Drivers/CMSIS/Include/core_cm4.h **** 
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:Drivers/CMSIS/Include/core_cm4.h **** 
 785:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:Drivers/CMSIS/Include/core_cm4.h **** 
 789:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:Drivers/CMSIS/Include/core_cm4.h **** 
 793:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** 
 797:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:Drivers/CMSIS/Include/core_cm4.h **** 
 803:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:Drivers/CMSIS/Include/core_cm4.h **** 
 805:Drivers/CMSIS/Include/core_cm4.h **** 
 806:Drivers/CMSIS/Include/core_cm4.h **** /**
 807:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 808:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:Drivers/CMSIS/Include/core_cm4.h ****   @{
 811:Drivers/CMSIS/Include/core_cm4.h ****  */
 812:Drivers/CMSIS/Include/core_cm4.h **** 
 813:Drivers/CMSIS/Include/core_cm4.h **** /**
 814:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:Drivers/CMSIS/Include/core_cm4.h ****  */
 816:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 817:Drivers/CMSIS/Include/core_cm4.h **** {
 818:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 819:Drivers/CMSIS/Include/core_cm4.h ****   {
 820:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 825:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 829:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[32U];
 831:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 832:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
ARM GAS  /tmp/ccT29lwb.s 			page 20


 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 848:Drivers/CMSIS/Include/core_cm4.h **** 
 849:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:Drivers/CMSIS/Include/core_cm4.h **** 
 853:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** 
 857:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** 
 860:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** 
 863:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** 
 866:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** 
 869:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** 
 872:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** 
 875:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** 
 878:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:Drivers/CMSIS/Include/core_cm4.h **** 
 881:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:Drivers/CMSIS/Include/core_cm4.h **** 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:Drivers/CMSIS/Include/core_cm4.h **** 
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:Drivers/CMSIS/Include/core_cm4.h **** 
 893:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccT29lwb.s 			page 21


 894:Drivers/CMSIS/Include/core_cm4.h **** /**
 895:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 896:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:Drivers/CMSIS/Include/core_cm4.h ****   @{
 899:Drivers/CMSIS/Include/core_cm4.h ****  */
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /**
 902:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:Drivers/CMSIS/Include/core_cm4.h ****  */
 904:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 905:Drivers/CMSIS/Include/core_cm4.h **** {
 906:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 930:Drivers/CMSIS/Include/core_cm4.h **** 
 931:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 932:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:Drivers/CMSIS/Include/core_cm4.h **** 
 935:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:Drivers/CMSIS/Include/core_cm4.h **** 
 938:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** 
 944:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** 
 947:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** 
 950:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
ARM GAS  /tmp/ccT29lwb.s 			page 22


 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** 
 953:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** 
 956:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** 
 959:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** 
 962:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** 
 965:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** 
 968:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** 
 971:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** 
 974:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** 
 977:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** 
 980:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** 
 983:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** 
 986:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:Drivers/CMSIS/Include/core_cm4.h **** 
 994:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:Drivers/CMSIS/Include/core_cm4.h **** 
 998:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:Drivers/CMSIS/Include/core_cm4.h **** 
1002:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:Drivers/CMSIS/Include/core_cm4.h **** 
1006:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
ARM GAS  /tmp/ccT29lwb.s 			page 23


1008:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:Drivers/CMSIS/Include/core_cm4.h **** 
1010:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:Drivers/CMSIS/Include/core_cm4.h **** 
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:Drivers/CMSIS/Include/core_cm4.h **** 
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** 
1023:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** 
1026:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** 
1029:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** 
1032:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** 
1035:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** 
1038:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:Drivers/CMSIS/Include/core_cm4.h **** 
1040:Drivers/CMSIS/Include/core_cm4.h **** 
1041:Drivers/CMSIS/Include/core_cm4.h **** /**
1042:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1043:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:Drivers/CMSIS/Include/core_cm4.h ****   @{
1046:Drivers/CMSIS/Include/core_cm4.h ****  */
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /**
1049:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:Drivers/CMSIS/Include/core_cm4.h ****  */
1051:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1052:Drivers/CMSIS/Include/core_cm4.h **** {
1053:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1056:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1058:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1060:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
ARM GAS  /tmp/ccT29lwb.s 			page 24


1065:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1078:Drivers/CMSIS/Include/core_cm4.h **** 
1079:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:Drivers/CMSIS/Include/core_cm4.h **** 
1083:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:Drivers/CMSIS/Include/core_cm4.h **** 
1087:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:Drivers/CMSIS/Include/core_cm4.h **** 
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:Drivers/CMSIS/Include/core_cm4.h **** 
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** 
1100:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:Drivers/CMSIS/Include/core_cm4.h **** 
1111:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:Drivers/CMSIS/Include/core_cm4.h **** 
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:Drivers/CMSIS/Include/core_cm4.h **** 
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
ARM GAS  /tmp/ccT29lwb.s 			page 25


1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** 
1124:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** 
1127:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** 
1130:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** 
1133:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:Drivers/CMSIS/Include/core_cm4.h **** 
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** 
1153:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** 
1156:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** 
1159:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** 
1162:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:Drivers/CMSIS/Include/core_cm4.h **** 
1173:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:Drivers/CMSIS/Include/core_cm4.h **** 
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
ARM GAS  /tmp/ccT29lwb.s 			page 26


1179:Drivers/CMSIS/Include/core_cm4.h **** 
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** 
1186:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** 
1189:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** 
1192:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:Drivers/CMSIS/Include/core_cm4.h **** 
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:Drivers/CMSIS/Include/core_cm4.h **** /**
1204:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1205:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:Drivers/CMSIS/Include/core_cm4.h ****   @{
1208:Drivers/CMSIS/Include/core_cm4.h ****  */
1209:Drivers/CMSIS/Include/core_cm4.h **** 
1210:Drivers/CMSIS/Include/core_cm4.h **** /**
1211:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:Drivers/CMSIS/Include/core_cm4.h ****  */
1213:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1214:Drivers/CMSIS/Include/core_cm4.h **** {
1215:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1227:Drivers/CMSIS/Include/core_cm4.h **** 
1228:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:Drivers/CMSIS/Include/core_cm4.h **** 
1230:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm4.h **** 
1234:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
ARM GAS  /tmp/ccT29lwb.s 			page 27


1236:Drivers/CMSIS/Include/core_cm4.h **** 
1237:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:Drivers/CMSIS/Include/core_cm4.h **** 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:Drivers/CMSIS/Include/core_cm4.h **** 
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** 
1277:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** 
1280:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** 
1283:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** 
1286:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** 
1289:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** 
1292:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
ARM GAS  /tmp/ccT29lwb.s 			page 28


1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** 
1295:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:Drivers/CMSIS/Include/core_cm4.h **** 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** /**
1300:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:Drivers/CMSIS/Include/core_cm4.h ****   @{
1304:Drivers/CMSIS/Include/core_cm4.h ****  */
1305:Drivers/CMSIS/Include/core_cm4.h **** 
1306:Drivers/CMSIS/Include/core_cm4.h **** /**
1307:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:Drivers/CMSIS/Include/core_cm4.h ****  */
1309:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1310:Drivers/CMSIS/Include/core_cm4.h **** {
1311:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1319:Drivers/CMSIS/Include/core_cm4.h **** 
1320:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:Drivers/CMSIS/Include/core_cm4.h **** 
1324:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:Drivers/CMSIS/Include/core_cm4.h **** 
1327:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:Drivers/CMSIS/Include/core_cm4.h **** 
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
ARM GAS  /tmp/ccT29lwb.s 			page 29


1350:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:Drivers/CMSIS/Include/core_cm4.h **** 
1352:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:Drivers/CMSIS/Include/core_cm4.h **** 
1356:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:Drivers/CMSIS/Include/core_cm4.h **** 
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:Drivers/CMSIS/Include/core_cm4.h **** 
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:Drivers/CMSIS/Include/core_cm4.h **** 
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:Drivers/CMSIS/Include/core_cm4.h **** 
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:Drivers/CMSIS/Include/core_cm4.h **** 
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:Drivers/CMSIS/Include/core_cm4.h **** 
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:Drivers/CMSIS/Include/core_cm4.h **** 
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:Drivers/CMSIS/Include/core_cm4.h **** 
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:Drivers/CMSIS/Include/core_cm4.h **** 
1405:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
ARM GAS  /tmp/ccT29lwb.s 			page 30


1407:Drivers/CMSIS/Include/core_cm4.h **** 
1408:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:Drivers/CMSIS/Include/core_cm4.h **** 
1410:Drivers/CMSIS/Include/core_cm4.h **** 
1411:Drivers/CMSIS/Include/core_cm4.h **** /**
1412:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1413:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:Drivers/CMSIS/Include/core_cm4.h ****   @{
1416:Drivers/CMSIS/Include/core_cm4.h ****  */
1417:Drivers/CMSIS/Include/core_cm4.h **** 
1418:Drivers/CMSIS/Include/core_cm4.h **** /**
1419:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1422:Drivers/CMSIS/Include/core_cm4.h **** {
1423:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1428:Drivers/CMSIS/Include/core_cm4.h **** 
1429:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** 
1436:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** 
1439:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** 
1442:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** 
1445:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** 
1448:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** 
1451:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** 
1454:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** 
1457:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** 
1460:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** 
1463:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
ARM GAS  /tmp/ccT29lwb.s 			page 31


1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** 
1466:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** 
1473:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** 
1480:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** 
1483:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** 
1486:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** 
1489:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** 
1492:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** 
1495:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** 
1498:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** 
1501:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** 
1504:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** 
1507:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** 
1510:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** 
1513:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:Drivers/CMSIS/Include/core_cm4.h **** 
1515:Drivers/CMSIS/Include/core_cm4.h **** 
1516:Drivers/CMSIS/Include/core_cm4.h **** /**
1517:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1518:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:Drivers/CMSIS/Include/core_cm4.h ****   @{
ARM GAS  /tmp/ccT29lwb.s 			page 32


1521:Drivers/CMSIS/Include/core_cm4.h ****  */
1522:Drivers/CMSIS/Include/core_cm4.h **** 
1523:Drivers/CMSIS/Include/core_cm4.h **** /**
1524:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1528:Drivers/CMSIS/Include/core_cm4.h **** */
1529:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:Drivers/CMSIS/Include/core_cm4.h **** 
1531:Drivers/CMSIS/Include/core_cm4.h **** /**
1532:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1536:Drivers/CMSIS/Include/core_cm4.h **** */
1537:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:Drivers/CMSIS/Include/core_cm4.h **** 
1539:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:Drivers/CMSIS/Include/core_cm4.h **** 
1541:Drivers/CMSIS/Include/core_cm4.h **** 
1542:Drivers/CMSIS/Include/core_cm4.h **** /**
1543:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1544:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:Drivers/CMSIS/Include/core_cm4.h ****   @{
1547:Drivers/CMSIS/Include/core_cm4.h ****  */
1548:Drivers/CMSIS/Include/core_cm4.h **** 
1549:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1550:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:Drivers/CMSIS/Include/core_cm4.h **** 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:Drivers/CMSIS/Include/core_cm4.h **** 
1568:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:Drivers/CMSIS/Include/core_cm4.h **** #endif
1572:Drivers/CMSIS/Include/core_cm4.h **** 
1573:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:Drivers/CMSIS/Include/core_cm4.h **** 
1576:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1577:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccT29lwb.s 			page 33


1578:Drivers/CMSIS/Include/core_cm4.h **** 
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1581:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1582:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1583:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1584:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1585:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1586:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1587:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1588:Drivers/CMSIS/Include/core_cm4.h **** /**
1589:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:Drivers/CMSIS/Include/core_cm4.h **** */
1591:Drivers/CMSIS/Include/core_cm4.h **** 
1592:Drivers/CMSIS/Include/core_cm4.h **** 
1593:Drivers/CMSIS/Include/core_cm4.h **** 
1594:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:Drivers/CMSIS/Include/core_cm4.h **** /**
1596:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:Drivers/CMSIS/Include/core_cm4.h ****   @{
1600:Drivers/CMSIS/Include/core_cm4.h ****  */
1601:Drivers/CMSIS/Include/core_cm4.h **** 
1602:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1606:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:Drivers/CMSIS/Include/core_cm4.h **** #else
1608:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:Drivers/CMSIS/Include/core_cm4.h **** 
1622:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1626:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:Drivers/CMSIS/Include/core_cm4.h **** #else
1628:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:Drivers/CMSIS/Include/core_cm4.h **** 
1632:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:Drivers/CMSIS/Include/core_cm4.h **** 
1634:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccT29lwb.s 			page 34


1635:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** 
1643:Drivers/CMSIS/Include/core_cm4.h **** 
1644:Drivers/CMSIS/Include/core_cm4.h **** /**
1645:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1646:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1649:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1650:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:Drivers/CMSIS/Include/core_cm4.h ****  */
1653:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1654:Drivers/CMSIS/Include/core_cm4.h **** {
1655:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1656:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:Drivers/CMSIS/Include/core_cm4.h **** 
1658:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1660:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:Drivers/CMSIS/Include/core_cm4.h **** }
1665:Drivers/CMSIS/Include/core_cm4.h **** 
1666:Drivers/CMSIS/Include/core_cm4.h **** 
1667:Drivers/CMSIS/Include/core_cm4.h **** /**
1668:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1669:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:Drivers/CMSIS/Include/core_cm4.h ****  */
1672:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1673:Drivers/CMSIS/Include/core_cm4.h **** {
1674:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1675:Drivers/CMSIS/Include/core_cm4.h **** }
1676:Drivers/CMSIS/Include/core_cm4.h **** 
1677:Drivers/CMSIS/Include/core_cm4.h **** 
1678:Drivers/CMSIS/Include/core_cm4.h **** /**
1679:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1680:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1683:Drivers/CMSIS/Include/core_cm4.h ****  */
1684:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:Drivers/CMSIS/Include/core_cm4.h **** {
1686:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1687:Drivers/CMSIS/Include/core_cm4.h ****   {
1688:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
1689:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
1691:Drivers/CMSIS/Include/core_cm4.h ****   }
ARM GAS  /tmp/ccT29lwb.s 			page 35


1692:Drivers/CMSIS/Include/core_cm4.h **** }
1693:Drivers/CMSIS/Include/core_cm4.h **** 
1694:Drivers/CMSIS/Include/core_cm4.h **** 
1695:Drivers/CMSIS/Include/core_cm4.h **** /**
1696:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1697:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1702:Drivers/CMSIS/Include/core_cm4.h ****  */
1703:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:Drivers/CMSIS/Include/core_cm4.h **** {
1705:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1706:Drivers/CMSIS/Include/core_cm4.h ****   {
1707:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1708:Drivers/CMSIS/Include/core_cm4.h ****   }
1709:Drivers/CMSIS/Include/core_cm4.h ****   else
1710:Drivers/CMSIS/Include/core_cm4.h ****   {
1711:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1712:Drivers/CMSIS/Include/core_cm4.h ****   }
1713:Drivers/CMSIS/Include/core_cm4.h **** }
1714:Drivers/CMSIS/Include/core_cm4.h **** 
1715:Drivers/CMSIS/Include/core_cm4.h **** 
1716:Drivers/CMSIS/Include/core_cm4.h **** /**
1717:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1718:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1721:Drivers/CMSIS/Include/core_cm4.h ****  */
1722:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1723:Drivers/CMSIS/Include/core_cm4.h **** {
1724:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1725:Drivers/CMSIS/Include/core_cm4.h ****   {
1726:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1727:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1728:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1729:Drivers/CMSIS/Include/core_cm4.h ****   }
1730:Drivers/CMSIS/Include/core_cm4.h **** }
1731:Drivers/CMSIS/Include/core_cm4.h **** 
1732:Drivers/CMSIS/Include/core_cm4.h **** 
1733:Drivers/CMSIS/Include/core_cm4.h **** /**
1734:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1735:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1736:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1737:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1738:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1740:Drivers/CMSIS/Include/core_cm4.h ****  */
1741:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1742:Drivers/CMSIS/Include/core_cm4.h **** {
1743:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1744:Drivers/CMSIS/Include/core_cm4.h ****   {
1745:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1746:Drivers/CMSIS/Include/core_cm4.h ****   }
1747:Drivers/CMSIS/Include/core_cm4.h ****   else
1748:Drivers/CMSIS/Include/core_cm4.h ****   {
ARM GAS  /tmp/ccT29lwb.s 			page 36


1749:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1750:Drivers/CMSIS/Include/core_cm4.h ****   }
1751:Drivers/CMSIS/Include/core_cm4.h **** }
1752:Drivers/CMSIS/Include/core_cm4.h **** 
1753:Drivers/CMSIS/Include/core_cm4.h **** 
1754:Drivers/CMSIS/Include/core_cm4.h **** /**
1755:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1756:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1757:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1758:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1759:Drivers/CMSIS/Include/core_cm4.h ****  */
1760:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1761:Drivers/CMSIS/Include/core_cm4.h **** {
1762:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1763:Drivers/CMSIS/Include/core_cm4.h ****   {
1764:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1765:Drivers/CMSIS/Include/core_cm4.h ****   }
1766:Drivers/CMSIS/Include/core_cm4.h **** }
1767:Drivers/CMSIS/Include/core_cm4.h **** 
1768:Drivers/CMSIS/Include/core_cm4.h **** 
1769:Drivers/CMSIS/Include/core_cm4.h **** /**
1770:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1771:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1772:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1773:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1774:Drivers/CMSIS/Include/core_cm4.h ****  */
1775:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1776:Drivers/CMSIS/Include/core_cm4.h **** {
1777:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1778:Drivers/CMSIS/Include/core_cm4.h ****   {
1779:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1780:Drivers/CMSIS/Include/core_cm4.h ****   }
1781:Drivers/CMSIS/Include/core_cm4.h **** }
1782:Drivers/CMSIS/Include/core_cm4.h **** 
1783:Drivers/CMSIS/Include/core_cm4.h **** 
1784:Drivers/CMSIS/Include/core_cm4.h **** /**
1785:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1786:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1787:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1788:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1789:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1790:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1791:Drivers/CMSIS/Include/core_cm4.h ****  */
1792:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1793:Drivers/CMSIS/Include/core_cm4.h **** {
1794:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1795:Drivers/CMSIS/Include/core_cm4.h ****   {
1796:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1797:Drivers/CMSIS/Include/core_cm4.h ****   }
1798:Drivers/CMSIS/Include/core_cm4.h ****   else
1799:Drivers/CMSIS/Include/core_cm4.h ****   {
1800:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1801:Drivers/CMSIS/Include/core_cm4.h ****   }
1802:Drivers/CMSIS/Include/core_cm4.h **** }
1803:Drivers/CMSIS/Include/core_cm4.h **** 
1804:Drivers/CMSIS/Include/core_cm4.h **** 
1805:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  /tmp/ccT29lwb.s 			page 37


1806:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1807:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1808:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1809:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1810:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1811:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1812:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1813:Drivers/CMSIS/Include/core_cm4.h ****  */
1814:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1815:Drivers/CMSIS/Include/core_cm4.h **** {
1816:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1817:Drivers/CMSIS/Include/core_cm4.h ****   {
1818:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1819:Drivers/CMSIS/Include/core_cm4.h ****   }
1820:Drivers/CMSIS/Include/core_cm4.h ****   else
1821:Drivers/CMSIS/Include/core_cm4.h ****   {
1822:Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1823:Drivers/CMSIS/Include/core_cm4.h ****   }
1824:Drivers/CMSIS/Include/core_cm4.h **** }
1825:Drivers/CMSIS/Include/core_cm4.h **** 
1826:Drivers/CMSIS/Include/core_cm4.h **** 
1827:Drivers/CMSIS/Include/core_cm4.h **** /**
1828:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1829:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1830:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1831:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1832:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1833:Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1834:Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1835:Drivers/CMSIS/Include/core_cm4.h ****  */
1836:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1837:Drivers/CMSIS/Include/core_cm4.h **** {
1838:Drivers/CMSIS/Include/core_cm4.h **** 
1839:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1840:Drivers/CMSIS/Include/core_cm4.h ****   {
1841:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1842:Drivers/CMSIS/Include/core_cm4.h ****   }
1843:Drivers/CMSIS/Include/core_cm4.h ****   else
1844:Drivers/CMSIS/Include/core_cm4.h ****   {
1845:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1846:Drivers/CMSIS/Include/core_cm4.h ****   }
1847:Drivers/CMSIS/Include/core_cm4.h **** }
1848:Drivers/CMSIS/Include/core_cm4.h **** 
1849:Drivers/CMSIS/Include/core_cm4.h **** 
1850:Drivers/CMSIS/Include/core_cm4.h **** /**
1851:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1852:Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1853:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1854:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1855:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1856:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1857:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1858:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1859:Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1860:Drivers/CMSIS/Include/core_cm4.h ****  */
1861:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1862:Drivers/CMSIS/Include/core_cm4.h **** {
ARM GAS  /tmp/ccT29lwb.s 			page 38


1863:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1864:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1865:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1866:Drivers/CMSIS/Include/core_cm4.h **** 
1867:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1868:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1869:Drivers/CMSIS/Include/core_cm4.h **** 
1870:Drivers/CMSIS/Include/core_cm4.h ****   return (
1871:Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1872:Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1873:Drivers/CMSIS/Include/core_cm4.h ****          );
1874:Drivers/CMSIS/Include/core_cm4.h **** }
1875:Drivers/CMSIS/Include/core_cm4.h **** 
1876:Drivers/CMSIS/Include/core_cm4.h **** 
1877:Drivers/CMSIS/Include/core_cm4.h **** /**
1878:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1879:Drivers/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1880:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1881:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1882:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1883:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1884:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1885:Drivers/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1886:Drivers/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1887:Drivers/CMSIS/Include/core_cm4.h ****  */
1888:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1889:Drivers/CMSIS/Include/core_cm4.h **** {
1890:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1891:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1892:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1893:Drivers/CMSIS/Include/core_cm4.h **** 
1894:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1895:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1896:Drivers/CMSIS/Include/core_cm4.h **** 
1897:Drivers/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1898:Drivers/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1899:Drivers/CMSIS/Include/core_cm4.h **** }
1900:Drivers/CMSIS/Include/core_cm4.h **** 
1901:Drivers/CMSIS/Include/core_cm4.h **** 
1902:Drivers/CMSIS/Include/core_cm4.h **** /**
1903:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1904:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1905:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1906:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1907:Drivers/CMSIS/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1908:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1909:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1910:Drivers/CMSIS/Include/core_cm4.h ****  */
1911:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1912:Drivers/CMSIS/Include/core_cm4.h **** {
1913:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1914:Drivers/CMSIS/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1915:Drivers/CMSIS/Include/core_cm4.h ****   /* ARM Application Note 321 states that the M4 does not require the architectural barrier */
1916:Drivers/CMSIS/Include/core_cm4.h **** }
1917:Drivers/CMSIS/Include/core_cm4.h **** 
1918:Drivers/CMSIS/Include/core_cm4.h **** 
1919:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  /tmp/ccT29lwb.s 			page 39


1920:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1921:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1922:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1923:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1924:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1925:Drivers/CMSIS/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1926:Drivers/CMSIS/Include/core_cm4.h ****  */
1927:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1928:Drivers/CMSIS/Include/core_cm4.h **** {
1929:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1930:Drivers/CMSIS/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1931:Drivers/CMSIS/Include/core_cm4.h **** }
1932:Drivers/CMSIS/Include/core_cm4.h **** 
1933:Drivers/CMSIS/Include/core_cm4.h **** 
1934:Drivers/CMSIS/Include/core_cm4.h **** /**
1935:Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1936:Drivers/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1937:Drivers/CMSIS/Include/core_cm4.h ****  */
1938:Drivers/CMSIS/Include/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1939:Drivers/CMSIS/Include/core_cm4.h **** {
1940:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1941:Drivers/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1942:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1943:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1944:Drivers/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1945:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1946:Drivers/CMSIS/Include/core_cm4.h **** 
1947:Drivers/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1948:Drivers/CMSIS/Include/core_cm4.h ****   {
1949:Drivers/CMSIS/Include/core_cm4.h ****     __NOP();
1950:Drivers/CMSIS/Include/core_cm4.h ****   }
1951:Drivers/CMSIS/Include/core_cm4.h **** }
1952:Drivers/CMSIS/Include/core_cm4.h **** 
1953:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1954:Drivers/CMSIS/Include/core_cm4.h **** 
1955:Drivers/CMSIS/Include/core_cm4.h **** 
1956:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################  MPU functions  #################################### */
1957:Drivers/CMSIS/Include/core_cm4.h **** 
1958:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1959:Drivers/CMSIS/Include/core_cm4.h **** 
1960:Drivers/CMSIS/Include/core_cm4.h **** #include "mpu_armv7.h"
1961:Drivers/CMSIS/Include/core_cm4.h **** 
1962:Drivers/CMSIS/Include/core_cm4.h **** #endif
1963:Drivers/CMSIS/Include/core_cm4.h **** 
1964:Drivers/CMSIS/Include/core_cm4.h **** 
1965:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################  FPU functions  #################################### */
1966:Drivers/CMSIS/Include/core_cm4.h **** /**
1967:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1968:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1969:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Function that provides FPU type.
1970:Drivers/CMSIS/Include/core_cm4.h ****   @{
1971:Drivers/CMSIS/Include/core_cm4.h ****  */
1972:Drivers/CMSIS/Include/core_cm4.h **** 
1973:Drivers/CMSIS/Include/core_cm4.h **** /**
1974:Drivers/CMSIS/Include/core_cm4.h ****   \brief   get FPU type
1975:Drivers/CMSIS/Include/core_cm4.h ****   \details returns the FPU type
1976:Drivers/CMSIS/Include/core_cm4.h ****   \returns
ARM GAS  /tmp/ccT29lwb.s 			page 40


1977:Drivers/CMSIS/Include/core_cm4.h ****    - \b  0: No FPU
1978:Drivers/CMSIS/Include/core_cm4.h ****    - \b  1: Single precision FPU
1979:Drivers/CMSIS/Include/core_cm4.h ****    - \b  2: Double + Single precision FPU
1980:Drivers/CMSIS/Include/core_cm4.h ****  */
1981:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1982:Drivers/CMSIS/Include/core_cm4.h **** {
1983:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t mvfr0;
1984:Drivers/CMSIS/Include/core_cm4.h **** 
1985:Drivers/CMSIS/Include/core_cm4.h ****   mvfr0 = FPU->MVFR0;
1986:Drivers/CMSIS/Include/core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1987:Drivers/CMSIS/Include/core_cm4.h ****   {
1988:Drivers/CMSIS/Include/core_cm4.h ****     return 1U;           /* Single precision FPU */
1989:Drivers/CMSIS/Include/core_cm4.h ****   }
1990:Drivers/CMSIS/Include/core_cm4.h ****   else
1991:Drivers/CMSIS/Include/core_cm4.h ****   {
1992:Drivers/CMSIS/Include/core_cm4.h ****     return 0U;           /* No FPU */
1993:Drivers/CMSIS/Include/core_cm4.h ****   }
1994:Drivers/CMSIS/Include/core_cm4.h **** }
1995:Drivers/CMSIS/Include/core_cm4.h **** 
1996:Drivers/CMSIS/Include/core_cm4.h **** 
1997:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1998:Drivers/CMSIS/Include/core_cm4.h **** 
1999:Drivers/CMSIS/Include/core_cm4.h **** 
2000:Drivers/CMSIS/Include/core_cm4.h **** 
2001:Drivers/CMSIS/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
2002:Drivers/CMSIS/Include/core_cm4.h **** /**
2003:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
2004:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2005:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that configure the System.
2006:Drivers/CMSIS/Include/core_cm4.h ****   @{
2007:Drivers/CMSIS/Include/core_cm4.h ****  */
2008:Drivers/CMSIS/Include/core_cm4.h **** 
2009:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2010:Drivers/CMSIS/Include/core_cm4.h **** 
2011:Drivers/CMSIS/Include/core_cm4.h **** /**
2012:Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Tick Configuration
2013:Drivers/CMSIS/Include/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2014:Drivers/CMSIS/Include/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
2015:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2016:Drivers/CMSIS/Include/core_cm4.h ****   \return          0  Function succeeded.
2017:Drivers/CMSIS/Include/core_cm4.h ****   \return          1  Function failed.
2018:Drivers/CMSIS/Include/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2019:Drivers/CMSIS/Include/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2020:Drivers/CMSIS/Include/core_cm4.h ****            must contain a vendor-specific implementation of this function.
2021:Drivers/CMSIS/Include/core_cm4.h ****  */
2022:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
2023:Drivers/CMSIS/Include/core_cm4.h **** {
2024:Drivers/CMSIS/Include/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
2025:Drivers/CMSIS/Include/core_cm4.h ****   {
2026:Drivers/CMSIS/Include/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
2027:Drivers/CMSIS/Include/core_cm4.h ****   }
2028:Drivers/CMSIS/Include/core_cm4.h **** 
2029:Drivers/CMSIS/Include/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
2030:Drivers/CMSIS/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
2031:Drivers/CMSIS/Include/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
2032:Drivers/CMSIS/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
2033:Drivers/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
ARM GAS  /tmp/ccT29lwb.s 			page 41


2034:Drivers/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2035:Drivers/CMSIS/Include/core_cm4.h ****   return (0UL);                                                     /* Function successful */
2036:Drivers/CMSIS/Include/core_cm4.h **** }
2037:Drivers/CMSIS/Include/core_cm4.h **** 
2038:Drivers/CMSIS/Include/core_cm4.h **** #endif
2039:Drivers/CMSIS/Include/core_cm4.h **** 
2040:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_SysTickFunctions */
2041:Drivers/CMSIS/Include/core_cm4.h **** 
2042:Drivers/CMSIS/Include/core_cm4.h **** 
2043:Drivers/CMSIS/Include/core_cm4.h **** 
2044:Drivers/CMSIS/Include/core_cm4.h **** /* ##################################### Debug In/Output function #################################
2045:Drivers/CMSIS/Include/core_cm4.h **** /**
2046:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
2047:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_DebugFunctions ITM Functions
2048:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that access the ITM debug interface.
2049:Drivers/CMSIS/Include/core_cm4.h ****   @{
2050:Drivers/CMSIS/Include/core_cm4.h ****  */
2051:Drivers/CMSIS/Include/core_cm4.h **** 
2052:Drivers/CMSIS/Include/core_cm4.h **** extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receiv
2053:Drivers/CMSIS/Include/core_cm4.h **** #define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_
2054:Drivers/CMSIS/Include/core_cm4.h **** 
2055:Drivers/CMSIS/Include/core_cm4.h **** 
2056:Drivers/CMSIS/Include/core_cm4.h **** /**
2057:Drivers/CMSIS/Include/core_cm4.h ****   \brief   ITM Send Character
2058:Drivers/CMSIS/Include/core_cm4.h ****   \details Transmits a character via the ITM channel 0, and
2059:Drivers/CMSIS/Include/core_cm4.h ****            \li Just returns when no debugger is connected that has booked the output.
2060:Drivers/CMSIS/Include/core_cm4.h ****            \li Is blocking when a debugger is connected, but the previous character sent has not be
2061:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     ch  Character to transmit.
2062:Drivers/CMSIS/Include/core_cm4.h ****   \returns            Character to transmit.
2063:Drivers/CMSIS/Include/core_cm4.h ****  */
2064:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
 208              		.loc 2 2064 26 view .LVU46
 209              	.LBB46:
2065:Drivers/CMSIS/Include/core_cm4.h **** {
2066:Drivers/CMSIS/Include/core_cm4.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 210              		.loc 2 2066 3 view .LVU47
 211              		.loc 2 2066 12 is_stmt 0 view .LVU48
 212 0000 4FF06043 		mov	r3, #-536870912
 213 0004 D3F8802E 		ldr	r2, [r3, #3712]
 214              		.loc 2 2066 6 view .LVU49
 215 0008 D107     		lsls	r1, r2, #31
 216 000a 03D5     		bpl	.L14
2067:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 217              		.loc 2 2067 12 view .LVU50
 218 000c D3F8002E 		ldr	r2, [r3, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 219              		.loc 2 2066 48 discriminator 1 view .LVU51
 220 0010 D207     		lsls	r2, r2, #31
 221 0012 01D4     		bmi	.L26
 222              	.L14:
 223              	.LBE46:
 224              	.LBE45:
 225              	.LBE44:
  37:src/SWO_debug.c **** 
 226              		.loc 1 37 1 view .LVU52
 227 0014 7047     		bx	lr
 228              	.L17:
ARM GAS  /tmp/ccT29lwb.s 			page 42


 229              	.LBB53:
 230              	.LBB48:
 231              	.LBB49:
 232              	.LBB50:
 233              	.LBB51:
2068:Drivers/CMSIS/Include/core_cm4.h ****   {
2069:Drivers/CMSIS/Include/core_cm4.h ****     while (ITM->PORT[0U].u32 == 0UL)
2070:Drivers/CMSIS/Include/core_cm4.h ****     {
2071:Drivers/CMSIS/Include/core_cm4.h ****       __NOP();
 234              		.loc 2 2071 7 is_stmt 1 view .LVU53
 235              		.syntax unified
 236              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 237 0016 00BF     		nop
 238              	@ 0 "" 2
 239              		.thumb
 240              		.syntax unified
 241              	.L26:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 242              		.loc 2 2069 30 view .LVU54
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 243              		.loc 2 2069 25 is_stmt 0 view .LVU55
 244 0018 1A68     		ldr	r2, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 245              		.loc 2 2069 30 view .LVU56
 246 001a 002A     		cmp	r2, #0
 247 001c FBD0     		beq	.L17
2072:Drivers/CMSIS/Include/core_cm4.h ****     }
2073:Drivers/CMSIS/Include/core_cm4.h ****     ITM->PORT[0U].u8 = (uint8_t)ch;
 248              		.loc 2 2073 5 is_stmt 1 view .LVU57
 249              		.loc 2 2073 22 is_stmt 0 view .LVU58
 250 001e 4FF06043 		mov	r3, #-536870912
 251 0022 0A22     		movs	r2, #10
 252 0024 1A70     		strb	r2, [r3]
2074:Drivers/CMSIS/Include/core_cm4.h ****   }
2075:Drivers/CMSIS/Include/core_cm4.h ****   return (ch);
 253              		.loc 2 2075 3 is_stmt 1 view .LVU59
 254              	.LBE51:
 255              	.LBE50:
 256              	.LBE49:
 257              	.LBE48:
 258              	.LBB52:
 259              	.LBB47:
 260              		.loc 2 2075 3 view .LVU60
 261              	.LVL16:
 262              		.loc 2 2075 3 is_stmt 0 view .LVU61
 263              	.LBE47:
 264              	.LBE52:
 265              	.LBE53:
  37:src/SWO_debug.c **** 
 266              		.loc 1 37 1 view .LVU62
 267 0026 7047     		bx	lr
 268              		.cfi_endproc
 269              	.LFE141:
 271              		.section	.text.SWO_send_byte,"ax",%progbits
 272              		.align	1
 273              		.p2align 2,,3
 274              		.global	SWO_send_byte
ARM GAS  /tmp/ccT29lwb.s 			page 43


 275              		.syntax unified
 276              		.thumb
 277              		.thumb_func
 279              	SWO_send_byte:
 280              	.LVL17:
 281              	.LFB142:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 282              		.loc 1 39 30 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              		@ link register save eliminated.
 287              		.loc 1 44 9 view .LVU64
 288              	.LBB62:
 289              	.LBB63:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 290              		.loc 2 2066 12 is_stmt 0 view .LVU65
 291 0000 4FF06043 		mov	r3, #-536870912
 292 0004 D3F8802E 		ldr	r2, [r3, #3712]
 293              	.LVL18:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 294              		.loc 2 2066 12 view .LVU66
 295              	.LBE63:
 296              	.LBI62:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 297              		.loc 2 2064 26 is_stmt 1 view .LVU67
 298              	.LBB64:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 299              		.loc 2 2066 3 view .LVU68
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 300              		.loc 2 2066 6 is_stmt 0 view .LVU69
 301 0008 D107     		lsls	r1, r2, #31
 302 000a 03D5     		bpl	.L27
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 303              		.loc 2 2067 12 view .LVU70
 304 000c D3F8002E 		ldr	r2, [r3, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 305              		.loc 2 2066 48 discriminator 1 view .LVU71
 306 0010 D207     		lsls	r2, r2, #31
 307 0012 01D4     		bmi	.L39
 308              	.L27:
 309              	.LBE64:
 310              	.LBE62:
  45:src/SWO_debug.c ****     #endif
  46:src/SWO_debug.c **** }
 311              		.loc 1 46 1 view .LVU72
 312 0014 7047     		bx	lr
 313              	.L30:
 314              	.LBB66:
 315              	.LBB67:
 316              	.LBB68:
 317              	.LBB69:
2071:Drivers/CMSIS/Include/core_cm4.h ****     }
 318              		.loc 2 2071 7 is_stmt 1 view .LVU73
 319              		.syntax unified
 320              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 321 0016 00BF     		nop
ARM GAS  /tmp/ccT29lwb.s 			page 44


 322              	@ 0 "" 2
 323              		.thumb
 324              		.syntax unified
 325              	.L39:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 326              		.loc 2 2069 30 view .LVU74
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 327              		.loc 2 2069 25 is_stmt 0 view .LVU75
 328 0018 1A68     		ldr	r2, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 329              		.loc 2 2069 30 view .LVU76
 330 001a 002A     		cmp	r2, #0
 331 001c FBD0     		beq	.L30
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 332              		.loc 2 2073 5 is_stmt 1 view .LVU77
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 333              		.loc 2 2073 22 is_stmt 0 view .LVU78
 334 001e 4FF06043 		mov	r3, #-536870912
 335 0022 1870     		strb	r0, [r3]
 336              		.loc 2 2075 3 is_stmt 1 view .LVU79
 337              	.LBE69:
 338              	.LBE68:
 339              	.LBE67:
 340              	.LBE66:
 341              	.LBB70:
 342              	.LBB65:
 343              		.loc 2 2075 3 view .LVU80
 344              	.LVL19:
 345              		.loc 2 2075 3 is_stmt 0 view .LVU81
 346              	.LBE65:
 347              	.LBE70:
 348              		.loc 1 46 1 view .LVU82
 349 0024 7047     		bx	lr
 350              		.cfi_endproc
 351              	.LFE142:
 353 0026 00BF     		.section	.text.SWO_send_str,"ax",%progbits
 354              		.align	1
 355              		.p2align 2,,3
 356              		.global	SWO_send_str
 357              		.syntax unified
 358              		.thumb
 359              		.thumb_func
 361              	SWO_send_str:
 362              	.LVL20:
 363              	.LFB143:
  47:src/SWO_debug.c **** 
  48:src/SWO_debug.c **** void SWO_send_str(char * str){
 364              		.loc 1 48 30 is_stmt 1 view -0
 365              		.cfi_startproc
 366              		@ args = 0, pretend = 0, frame = 0
 367              		@ frame_needed = 0, uses_anonymous_args = 0
 368              		@ link register save eliminated.
  49:src/SWO_debug.c ****     while (*str) {
 369              		.loc 1 49 5 view .LVU84
 370              		.loc 1 49 12 view .LVU85
 371 0000 0178     		ldrb	r1, [r0]	@ zero_extendqisi2
 372 0002 C1B1     		cbz	r1, .L40
ARM GAS  /tmp/ccT29lwb.s 			page 45


 373              	.LBB79:
 374              	.LBB80:
 375              	.LBB81:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 376              		.loc 2 2066 12 is_stmt 0 view .LVU86
 377 0004 4FF06043 		mov	r3, #-536870912
 378 0008 02E0     		b	.L45
 379              	.LVL21:
 380              	.L42:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 381              		.loc 2 2066 12 view .LVU87
 382              	.LBE81:
 383              	.LBE80:
 384              	.LBE79:
 385              		.loc 1 49 12 is_stmt 1 view .LVU88
 386 000a 10F8011F 		ldrb	r1, [r0, #1]!	@ zero_extendqisi2
 387              	.LVL22:
 388              		.loc 1 49 12 is_stmt 0 view .LVU89
 389 000e 91B1     		cbz	r1, .L40
 390              	.LVL23:
 391              	.L45:
  50:src/SWO_debug.c ****         SWO_send_byte(*str++);
 392              		.loc 1 50 9 is_stmt 1 view .LVU90
 393              	.LBB88:
 394              	.LBI79:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 395              		.loc 1 39 6 view .LVU91
  44:src/SWO_debug.c ****     #endif
 396              		.loc 1 44 9 view .LVU92
 397              	.LBB83:
 398              	.LBI80:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 399              		.loc 2 2064 26 view .LVU93
 400              	.LBB82:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 401              		.loc 2 2066 3 view .LVU94
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 402              		.loc 2 2066 12 is_stmt 0 view .LVU95
 403 0010 D3F8802E 		ldr	r2, [r3, #3712]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 404              		.loc 2 2066 6 view .LVU96
 405 0014 D207     		lsls	r2, r2, #31
 406 0016 F8D5     		bpl	.L42
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 407              		.loc 2 2067 12 view .LVU97
 408 0018 D3F8002E 		ldr	r2, [r3, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 409              		.loc 2 2066 48 discriminator 1 view .LVU98
 410 001c D207     		lsls	r2, r2, #31
 411 001e F4D5     		bpl	.L42
 412              	.LBE82:
 413              	.LBE83:
 414              	.LBB84:
 415              	.LBB85:
 416              	.LBB86:
 417              	.LBB87:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
ARM GAS  /tmp/ccT29lwb.s 			page 46


 418              		.loc 2 2069 30 is_stmt 1 view .LVU99
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 419              		.loc 2 2069 25 is_stmt 0 view .LVU100
 420 0020 1A68     		ldr	r2, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 421              		.loc 2 2069 30 view .LVU101
 422 0022 1AB9     		cbnz	r2, .L59
 423              	.L44:
2071:Drivers/CMSIS/Include/core_cm4.h ****     }
 424              		.loc 2 2071 7 is_stmt 1 view .LVU102
 425              		.syntax unified
 426              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 427 0024 00BF     		nop
 428              	@ 0 "" 2
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 429              		.loc 2 2069 30 view .LVU103
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 430              		.loc 2 2069 25 is_stmt 0 view .LVU104
 431              		.thumb
 432              		.syntax unified
 433 0026 1A68     		ldr	r2, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 434              		.loc 2 2069 30 view .LVU105
 435 0028 002A     		cmp	r2, #0
 436 002a FBD0     		beq	.L44
 437              	.L59:
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 438              		.loc 2 2073 5 is_stmt 1 view .LVU106
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 439              		.loc 2 2073 22 is_stmt 0 view .LVU107
 440 002c 1970     		strb	r1, [r3]
 441              		.loc 2 2075 3 is_stmt 1 view .LVU108
 442              	.LVL24:
 443              		.loc 2 2075 3 is_stmt 0 view .LVU109
 444              	.LBE87:
 445              	.LBE86:
 446              	.LBE85:
 447              	.LBE84:
 448              	.LBE88:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 449              		.loc 1 49 12 is_stmt 1 view .LVU110
 450 002e 10F8011F 		ldrb	r1, [r0, #1]!	@ zero_extendqisi2
 451              	.LVL25:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 452              		.loc 1 49 12 is_stmt 0 view .LVU111
 453 0032 0029     		cmp	r1, #0
 454 0034 ECD1     		bne	.L45
 455              	.LVL26:
 456              	.L40:
  51:src/SWO_debug.c ****     }
  52:src/SWO_debug.c **** }
 457              		.loc 1 52 1 view .LVU112
 458 0036 7047     		bx	lr
 459              		.cfi_endproc
 460              	.LFE143:
 462              		.section	.text.SWO_send_str_ln,"ax",%progbits
 463              		.align	1
ARM GAS  /tmp/ccT29lwb.s 			page 47


 464              		.p2align 2,,3
 465              		.global	SWO_send_str_ln
 466              		.syntax unified
 467              		.thumb
 468              		.thumb_func
 470              	SWO_send_str_ln:
 471              	.LVL27:
 472              	.LFB144:
  53:src/SWO_debug.c **** 
  54:src/SWO_debug.c **** void SWO_send_str_ln(char * str){
 473              		.loc 1 54 33 is_stmt 1 view -0
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 0
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477              		@ link register save eliminated.
  55:src/SWO_debug.c ****     while (*str) {
 478              		.loc 1 55 5 view .LVU114
 479              		.loc 1 55 12 view .LVU115
 480 0000 0178     		ldrb	r1, [r0]	@ zero_extendqisi2
 481 0002 C1B1     		cbz	r1, .L61
 482              	.LBB105:
 483              	.LBB106:
 484              	.LBB107:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 485              		.loc 2 2066 12 is_stmt 0 view .LVU116
 486 0004 4FF06043 		mov	r3, #-536870912
 487 0008 02E0     		b	.L65
 488              	.LVL28:
 489              	.L62:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 490              		.loc 2 2066 12 view .LVU117
 491              	.LBE107:
 492              	.LBE106:
 493              	.LBE105:
 494              		.loc 1 55 12 is_stmt 1 view .LVU118
 495 000a 10F8011F 		ldrb	r1, [r0, #1]!	@ zero_extendqisi2
 496              	.LVL29:
 497              		.loc 1 55 12 is_stmt 0 view .LVU119
 498 000e 91B1     		cbz	r1, .L61
 499              	.LVL30:
 500              	.L65:
  56:src/SWO_debug.c ****         SWO_send_byte(*str++);
 501              		.loc 1 56 9 is_stmt 1 view .LVU120
 502              	.LBB114:
 503              	.LBI105:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 504              		.loc 1 39 6 view .LVU121
  44:src/SWO_debug.c ****     #endif
 505              		.loc 1 44 9 view .LVU122
 506              	.LBB109:
 507              	.LBI106:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 508              		.loc 2 2064 26 view .LVU123
 509              	.LBB108:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 510              		.loc 2 2066 3 view .LVU124
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
ARM GAS  /tmp/ccT29lwb.s 			page 48


 511              		.loc 2 2066 12 is_stmt 0 view .LVU125
 512 0010 D3F8802E 		ldr	r2, [r3, #3712]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 513              		.loc 2 2066 6 view .LVU126
 514 0014 D207     		lsls	r2, r2, #31
 515 0016 F8D5     		bpl	.L62
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 516              		.loc 2 2067 12 view .LVU127
 517 0018 D3F8002E 		ldr	r2, [r3, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 518              		.loc 2 2066 48 discriminator 1 view .LVU128
 519 001c D207     		lsls	r2, r2, #31
 520 001e F4D5     		bpl	.L62
 521              	.LBE108:
 522              	.LBE109:
 523              	.LBB110:
 524              	.LBB111:
 525              	.LBB112:
 526              	.LBB113:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 527              		.loc 2 2069 30 is_stmt 1 view .LVU129
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 528              		.loc 2 2069 25 is_stmt 0 view .LVU130
 529 0020 1A68     		ldr	r2, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 530              		.loc 2 2069 30 view .LVU131
 531 0022 1AB9     		cbnz	r2, .L91
 532              	.L64:
2071:Drivers/CMSIS/Include/core_cm4.h ****     }
 533              		.loc 2 2071 7 is_stmt 1 view .LVU132
 534              		.syntax unified
 535              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 536 0024 00BF     		nop
 537              	@ 0 "" 2
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 538              		.loc 2 2069 30 view .LVU133
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 539              		.loc 2 2069 25 is_stmt 0 view .LVU134
 540              		.thumb
 541              		.syntax unified
 542 0026 1A68     		ldr	r2, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 543              		.loc 2 2069 30 view .LVU135
 544 0028 002A     		cmp	r2, #0
 545 002a FBD0     		beq	.L64
 546              	.L91:
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 547              		.loc 2 2073 5 is_stmt 1 view .LVU136
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 548              		.loc 2 2073 22 is_stmt 0 view .LVU137
 549 002c 1970     		strb	r1, [r3]
 550              		.loc 2 2075 3 is_stmt 1 view .LVU138
 551              	.LVL31:
 552              		.loc 2 2075 3 is_stmt 0 view .LVU139
 553              	.LBE113:
 554              	.LBE112:
 555              	.LBE111:
ARM GAS  /tmp/ccT29lwb.s 			page 49


 556              	.LBE110:
 557              	.LBE114:
  55:src/SWO_debug.c ****         SWO_send_byte(*str++);
 558              		.loc 1 55 12 is_stmt 1 view .LVU140
 559 002e 10F8011F 		ldrb	r1, [r0, #1]!	@ zero_extendqisi2
 560              	.LVL32:
  55:src/SWO_debug.c ****         SWO_send_byte(*str++);
 561              		.loc 1 55 12 is_stmt 0 view .LVU141
 562 0032 0029     		cmp	r1, #0
 563 0034 ECD1     		bne	.L65
 564              	.LVL33:
 565              	.L61:
  57:src/SWO_debug.c ****     }
  58:src/SWO_debug.c ****     SWO_send_byte('\n');
 566              		.loc 1 58 5 is_stmt 1 view .LVU142
 567              	.LBB115:
 568              	.LBI115:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 569              		.loc 1 39 6 view .LVU143
  44:src/SWO_debug.c ****     #endif
 570              		.loc 1 44 9 view .LVU144
 571              	.LBB116:
 572              	.LBI116:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 573              		.loc 2 2064 26 view .LVU145
 574              	.LBB117:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 575              		.loc 2 2066 3 view .LVU146
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 576              		.loc 2 2066 12 is_stmt 0 view .LVU147
 577 0036 4FF06043 		mov	r3, #-536870912
 578 003a D3F8802E 		ldr	r2, [r3, #3712]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 579              		.loc 2 2066 6 view .LVU148
 580 003e D107     		lsls	r1, r2, #31
 581 0040 03D5     		bpl	.L60
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 582              		.loc 2 2067 12 view .LVU149
 583 0042 D3F8002E 		ldr	r2, [r3, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 584              		.loc 2 2066 48 discriminator 1 view .LVU150
 585 0046 D207     		lsls	r2, r2, #31
 586 0048 01D4     		bmi	.L90
 587              	.L60:
 588              	.LBE117:
 589              	.LBE116:
 590              	.LBE115:
  59:src/SWO_debug.c **** }
 591              		.loc 1 59 1 view .LVU151
 592 004a 7047     		bx	lr
 593              	.L68:
 594              	.LBB124:
 595              	.LBB119:
 596              	.LBB120:
 597              	.LBB121:
 598              	.LBB122:
2071:Drivers/CMSIS/Include/core_cm4.h ****     }
ARM GAS  /tmp/ccT29lwb.s 			page 50


 599              		.loc 2 2071 7 is_stmt 1 view .LVU152
 600              		.syntax unified
 601              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 602 004c 00BF     		nop
 603              	@ 0 "" 2
 604              		.thumb
 605              		.syntax unified
 606              	.L90:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 607              		.loc 2 2069 30 view .LVU153
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 608              		.loc 2 2069 25 is_stmt 0 view .LVU154
 609 004e 1A68     		ldr	r2, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 610              		.loc 2 2069 30 view .LVU155
 611 0050 002A     		cmp	r2, #0
 612 0052 FBD0     		beq	.L68
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 613              		.loc 2 2073 5 is_stmt 1 view .LVU156
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 614              		.loc 2 2073 22 is_stmt 0 view .LVU157
 615 0054 4FF06043 		mov	r3, #-536870912
 616 0058 0A22     		movs	r2, #10
 617 005a 1A70     		strb	r2, [r3]
 618              		.loc 2 2075 3 is_stmt 1 view .LVU158
 619              	.LBE122:
 620              	.LBE121:
 621              	.LBE120:
 622              	.LBE119:
 623              	.LBB123:
 624              	.LBB118:
 625              		.loc 2 2075 3 view .LVU159
 626              	.LVL34:
 627              		.loc 2 2075 3 is_stmt 0 view .LVU160
 628              	.LBE118:
 629              	.LBE123:
 630              	.LBE124:
 631              		.loc 1 59 1 view .LVU161
 632 005c 7047     		bx	lr
 633              		.cfi_endproc
 634              	.LFE144:
 636 005e 00BF     		.section	.rodata.display_dec.str1.4,"aMS",%progbits,1
 637              		.align	2
 638              	.LC0:
 639 0000 256400   		.ascii	"%d\000"
 640              		.section	.text.display_dec,"ax",%progbits
 641              		.align	1
 642              		.p2align 2,,3
 643              		.global	display_dec
 644              		.syntax unified
 645              		.thumb
 646              		.thumb_func
 648              	display_dec:
 649              	.LVL35:
 650              	.LFB145:
  60:src/SWO_debug.c **** 
  61:src/SWO_debug.c **** void display_dec(int32_t value) {    
ARM GAS  /tmp/ccT29lwb.s 			page 51


 651              		.loc 1 61 33 is_stmt 1 view -0
 652              		.cfi_startproc
 653              		@ args = 0, pretend = 0, frame = 24
 654              		@ frame_needed = 0, uses_anonymous_args = 0
  62:src/SWO_debug.c ****     char str[20];
 655              		.loc 1 62 5 view .LVU163
  63:src/SWO_debug.c ****     sprintf(str,"%d", (int)value);
 656              		.loc 1 63 5 view .LVU164
  61:src/SWO_debug.c ****     char str[20];
 657              		.loc 1 61 33 is_stmt 0 view .LVU165
 658 0000 00B5     		push	{lr}
 659              	.LCFI0:
 660              		.cfi_def_cfa_offset 4
 661              		.cfi_offset 14, -4
 662 0002 87B0     		sub	sp, sp, #28
 663              	.LCFI1:
 664              		.cfi_def_cfa_offset 32
 665              		.loc 1 63 5 view .LVU166
 666 0004 1249     		ldr	r1, .L113
  61:src/SWO_debug.c ****     char str[20];
 667              		.loc 1 61 33 view .LVU167
 668 0006 0246     		mov	r2, r0
 669              		.loc 1 63 5 view .LVU168
 670 0008 01A8     		add	r0, sp, #4
 671              	.LVL36:
 672              		.loc 1 63 5 view .LVU169
 673 000a FFF7FEFF 		bl	sprintf
 674              	.LVL37:
  64:src/SWO_debug.c ****     SWO_send_str(str);
 675              		.loc 1 64 5 is_stmt 1 view .LVU170
 676              	.LBB137:
 677              	.LBI137:
  48:src/SWO_debug.c ****     while (*str) {
 678              		.loc 1 48 6 view .LVU171
 679              	.LBB138:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 680              		.loc 1 49 5 view .LVU172
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 681              		.loc 1 49 12 view .LVU173
 682 000e 9DF80410 		ldrb	r1, [sp, #4]	@ zero_extendqisi2
 683 0012 C9B1     		cbz	r1, .L92
 684 0014 01A8     		add	r0, sp, #4
 685              	.LVL38:
 686              	.LBB139:
 687              	.LBB140:
 688              	.LBB141:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 689              		.loc 2 2066 12 is_stmt 0 view .LVU174
 690 0016 4FF06043 		mov	r3, #-536870912
 691 001a 02E0     		b	.L97
 692              	.LVL39:
 693              	.L94:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 694              		.loc 2 2066 12 view .LVU175
 695              	.LBE141:
 696              	.LBE140:
 697              	.LBE139:
ARM GAS  /tmp/ccT29lwb.s 			page 52


  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 698              		.loc 1 49 12 is_stmt 1 view .LVU176
 699 001c 10F8011F 		ldrb	r1, [r0, #1]!	@ zero_extendqisi2
 700              	.LVL40:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 701              		.loc 1 49 12 is_stmt 0 view .LVU177
 702 0020 91B1     		cbz	r1, .L92
 703              	.LVL41:
 704              	.L97:
  50:src/SWO_debug.c ****     }
 705              		.loc 1 50 9 is_stmt 1 view .LVU178
 706              	.LBB148:
 707              	.LBI139:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 708              		.loc 1 39 6 view .LVU179
  44:src/SWO_debug.c ****     #endif
 709              		.loc 1 44 9 view .LVU180
 710              	.LBB143:
 711              	.LBI140:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 712              		.loc 2 2064 26 view .LVU181
 713              	.LBB142:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 714              		.loc 2 2066 3 view .LVU182
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 715              		.loc 2 2066 12 is_stmt 0 view .LVU183
 716 0022 D3F8802E 		ldr	r2, [r3, #3712]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 717              		.loc 2 2066 6 view .LVU184
 718 0026 D207     		lsls	r2, r2, #31
 719 0028 F8D5     		bpl	.L94
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 720              		.loc 2 2067 12 view .LVU185
 721 002a D3F8002E 		ldr	r2, [r3, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 722              		.loc 2 2066 48 discriminator 1 view .LVU186
 723 002e D207     		lsls	r2, r2, #31
 724 0030 F4D5     		bpl	.L94
 725              	.LBE142:
 726              	.LBE143:
 727              	.LBB144:
 728              	.LBB145:
 729              	.LBB146:
 730              	.LBB147:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 731              		.loc 2 2069 30 is_stmt 1 view .LVU187
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 732              		.loc 2 2069 25 is_stmt 0 view .LVU188
 733 0032 1A68     		ldr	r2, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 734              		.loc 2 2069 30 view .LVU189
 735 0034 1AB9     		cbnz	r2, .L112
 736              	.L96:
2071:Drivers/CMSIS/Include/core_cm4.h ****     }
 737              		.loc 2 2071 7 is_stmt 1 view .LVU190
 738              		.syntax unified
 739              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
ARM GAS  /tmp/ccT29lwb.s 			page 53


 740 0036 00BF     		nop
 741              	@ 0 "" 2
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 742              		.loc 2 2069 30 view .LVU191
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 743              		.loc 2 2069 25 is_stmt 0 view .LVU192
 744              		.thumb
 745              		.syntax unified
 746 0038 1A68     		ldr	r2, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 747              		.loc 2 2069 30 view .LVU193
 748 003a 002A     		cmp	r2, #0
 749 003c FBD0     		beq	.L96
 750              	.L112:
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 751              		.loc 2 2073 5 is_stmt 1 view .LVU194
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 752              		.loc 2 2073 22 is_stmt 0 view .LVU195
 753 003e 1970     		strb	r1, [r3]
 754              		.loc 2 2075 3 is_stmt 1 view .LVU196
 755              	.LVL42:
 756              		.loc 2 2075 3 is_stmt 0 view .LVU197
 757              	.LBE147:
 758              	.LBE146:
 759              	.LBE145:
 760              	.LBE144:
 761              	.LBE148:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 762              		.loc 1 49 12 is_stmt 1 view .LVU198
 763 0040 10F8011F 		ldrb	r1, [r0, #1]!	@ zero_extendqisi2
 764              	.LVL43:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 765              		.loc 1 49 12 is_stmt 0 view .LVU199
 766 0044 0029     		cmp	r1, #0
 767 0046 ECD1     		bne	.L97
 768              	.LVL44:
 769              	.L92:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 770              		.loc 1 49 12 view .LVU200
 771              	.LBE138:
 772              	.LBE137:
  65:src/SWO_debug.c **** }
 773              		.loc 1 65 1 view .LVU201
 774 0048 07B0     		add	sp, sp, #28
 775              	.LCFI2:
 776              		.cfi_def_cfa_offset 4
 777              		@ sp needed
 778 004a 5DF804FB 		ldr	pc, [sp], #4
 779              	.L114:
 780 004e 00BF     		.align	2
 781              	.L113:
 782 0050 00000000 		.word	.LC0
 783              		.cfi_endproc
 784              	.LFE145:
 786              		.section	.text.display_hex,"ax",%progbits
 787              		.align	1
 788              		.p2align 2,,3
ARM GAS  /tmp/ccT29lwb.s 			page 54


 789              		.global	display_hex
 790              		.syntax unified
 791              		.thumb
 792              		.thumb_func
 794              	display_hex:
 795              	.LVL45:
 796              	.LFB146:
  66:src/SWO_debug.c **** 
  67:src/SWO_debug.c **** void display_hex(uint32_t value) {
 797              		.loc 1 67 34 is_stmt 1 view -0
 798              		.cfi_startproc
 799              		@ args = 0, pretend = 0, frame = 0
 800              		@ frame_needed = 0, uses_anonymous_args = 0
  68:src/SWO_debug.c ****     uint8_t digits = 1;
 801              		.loc 1 68 5 view .LVU203
  69:src/SWO_debug.c ****     for(uint8_t i = 0; i != 8; i++) {
 802              		.loc 1 69 5 view .LVU204
 803              	.LBB166:
 804              		.loc 1 69 9 view .LVU205
 805              		.loc 1 69 26 discriminator 1 view .LVU206
  70:src/SWO_debug.c ****         if (_pow16(digits + 1) > value)break;
 806              		.loc 1 70 9 view .LVU207
 807              		.loc 1 70 12 is_stmt 0 discriminator 1 view .LVU208
 808 0000 FF28     		cmp	r0, #255
 809              	.LBE166:
  67:src/SWO_debug.c ****     uint8_t digits = 1;
 810              		.loc 1 67 34 view .LVU209
 811 0002 00B5     		push	{lr}
 812              	.LCFI3:
 813              		.cfi_def_cfa_offset 4
 814              		.cfi_offset 14, -4
 815              	.LBB167:
 816              		.loc 1 70 12 discriminator 1 view .LVU210
 817 0004 42D9     		bls	.L125
  71:src/SWO_debug.c ****         digits++;
 818              		.loc 1 71 9 is_stmt 1 view .LVU211
 819              	.LVL46:
  69:src/SWO_debug.c ****         if (_pow16(digits + 1) > value)break;
 820              		.loc 1 69 33 discriminator 2 view .LVU212
  69:src/SWO_debug.c ****         if (_pow16(digits + 1) > value)break;
 821              		.loc 1 69 26 discriminator 1 view .LVU213
  70:src/SWO_debug.c ****         digits++;
 822              		.loc 1 70 9 view .LVU214
  70:src/SWO_debug.c ****         digits++;
 823              		.loc 1 70 12 is_stmt 0 discriminator 1 view .LVU215
 824 0006 B0F5805F 		cmp	r0, #4096
 825 000a 41D3     		bcc	.L126
 826              		.loc 1 71 9 is_stmt 1 view .LVU216
 827              	.LVL47:
  69:src/SWO_debug.c ****         if (_pow16(digits + 1) > value)break;
 828              		.loc 1 69 33 discriminator 2 view .LVU217
  69:src/SWO_debug.c ****         if (_pow16(digits + 1) > value)break;
 829              		.loc 1 69 26 discriminator 1 view .LVU218
  70:src/SWO_debug.c ****         digits++;
 830              		.loc 1 70 9 view .LVU219
  70:src/SWO_debug.c ****         digits++;
 831              		.loc 1 70 12 is_stmt 0 discriminator 1 view .LVU220
ARM GAS  /tmp/ccT29lwb.s 			page 55


 832 000c B0F5803F 		cmp	r0, #65536
 833 0010 40D3     		bcc	.L127
 834              		.loc 1 71 9 is_stmt 1 view .LVU221
 835              	.LVL48:
  69:src/SWO_debug.c ****         if (_pow16(digits + 1) > value)break;
 836              		.loc 1 69 33 discriminator 2 view .LVU222
  69:src/SWO_debug.c ****         if (_pow16(digits + 1) > value)break;
 837              		.loc 1 69 26 discriminator 1 view .LVU223
  70:src/SWO_debug.c ****         digits++;
 838              		.loc 1 70 9 view .LVU224
  70:src/SWO_debug.c ****         digits++;
 839              		.loc 1 70 12 is_stmt 0 discriminator 1 view .LVU225
 840 0012 B0F5801F 		cmp	r0, #1048576
 841 0016 41D3     		bcc	.L128
 842              		.loc 1 71 9 is_stmt 1 view .LVU226
 843              	.LVL49:
  69:src/SWO_debug.c ****         if (_pow16(digits + 1) > value)break;
 844              		.loc 1 69 33 discriminator 2 view .LVU227
  69:src/SWO_debug.c ****         if (_pow16(digits + 1) > value)break;
 845              		.loc 1 69 26 discriminator 1 view .LVU228
  70:src/SWO_debug.c ****         digits++;
 846              		.loc 1 70 9 view .LVU229
  70:src/SWO_debug.c ****         digits++;
 847              		.loc 1 70 12 is_stmt 0 discriminator 1 view .LVU230
 848 0018 B0F1807F 		cmp	r0, #16777216
 849 001c 3CD3     		bcc	.L129
 850              		.loc 1 71 9 is_stmt 1 view .LVU231
 851              	.LVL50:
  69:src/SWO_debug.c ****         if (_pow16(digits + 1) > value)break;
 852              		.loc 1 69 33 discriminator 2 view .LVU232
  69:src/SWO_debug.c ****         if (_pow16(digits + 1) > value)break;
 853              		.loc 1 69 26 discriminator 1 view .LVU233
  70:src/SWO_debug.c ****         digits++;
 854              		.loc 1 70 9 view .LVU234
  70:src/SWO_debug.c ****         digits++;
 855              		.loc 1 70 13 is_stmt 0 view .LVU235
 856 001e B0F1805F 		cmp	r0, #268435456
 857 0022 2CBF     		ite	cs
 858 0024 0921     		movcs	r1, #9
 859 0026 0621     		movcc	r1, #6
 860              	.LVL51:
 861              	.L117:
  70:src/SWO_debug.c ****         digits++;
 862              		.loc 1 70 13 view .LVU236
 863              	.LBE167:
  72:src/SWO_debug.c ****     }
  73:src/SWO_debug.c ****     
  74:src/SWO_debug.c ****     for (int8_t i = digits; i != -1; i--) {
 864              		.loc 1 74 5 is_stmt 1 view .LVU237
 865              	.LBB168:
 866              		.loc 1 74 10 view .LVU238
 867              		.loc 1 74 17 is_stmt 0 view .LVU239
 868 0028 49B2     		sxtb	r1, r1
 869              	.LVL52:
 870              		.loc 1 74 31 is_stmt 1 discriminator 1 view .LVU240
 871              	.LBB169:
 872              	.LBB170:
ARM GAS  /tmp/ccT29lwb.s 			page 56


 873              	.LBB171:
 874              	.LBB172:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 875              		.loc 2 2066 12 is_stmt 0 view .LVU241
 876 002a 4FF0604E 		mov	lr, #-536870912
 877              	.L124:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 878              		.loc 2 2066 12 view .LVU242
 879              	.LBE172:
 880              	.LBE171:
 881              	.LBE170:
  75:src/SWO_debug.c ****         uint8_t digit = (value / _pow16(i)) & 0xF;
 882              		.loc 1 75 9 is_stmt 1 view .LVU243
 883              	.LVL53:
 884              	.LBB185:
 885              	.LBI185:
  12:src/SWO_debug.c ****     uint32_t r = 1;
 886              		.loc 1 12 10 view .LVU244
 887              	.LBB186:
  13:src/SWO_debug.c ****     for (uint8_t i = 0; i != e; i++)r *= 0x10;
 888              		.loc 1 13 5 view .LVU245
  14:src/SWO_debug.c ****     return r;
 889              		.loc 1 14 5 view .LVU246
 890              	.LBB187:
  14:src/SWO_debug.c ****     return r;
 891              		.loc 1 14 10 view .LVU247
  14:src/SWO_debug.c ****     return r;
 892              		.loc 1 14 27 discriminator 1 view .LVU248
 893 002e 11F0FF01 		ands	r1, r1, #255
 894              	.LVL54:
  14:src/SWO_debug.c ****     return r;
 895              		.loc 1 14 27 is_stmt 0 discriminator 1 view .LVU249
 896 0032 29D0     		beq	.L131
 897 0034 0023     		movs	r3, #0
 898              	.LBE187:
  13:src/SWO_debug.c ****     for (uint8_t i = 0; i != e; i++)r *= 0x10;
 899              		.loc 1 13 14 view .LVU250
 900 0036 0122     		movs	r2, #1
 901              	.LVL55:
 902              	.L119:
 903              	.LBB188:
  14:src/SWO_debug.c ****     return r;
 904              		.loc 1 14 37 is_stmt 1 discriminator 3 view .LVU251
  14:src/SWO_debug.c ****     return r;
 905              		.loc 1 14 27 is_stmt 0 discriminator 1 view .LVU252
 906 0038 0133     		adds	r3, r3, #1
 907              	.LVL56:
  14:src/SWO_debug.c ****     return r;
 908              		.loc 1 14 27 discriminator 1 view .LVU253
 909 003a 5FFA83FC 		uxtb	ip, r3
 910 003e 8C45     		cmp	ip, r1
  14:src/SWO_debug.c ****     return r;
 911              		.loc 1 14 39 discriminator 3 view .LVU254
 912 0040 4FEA0212 		lsl	r2, r2, #4
 913              	.LVL57:
  14:src/SWO_debug.c ****     return r;
 914              		.loc 1 14 34 is_stmt 1 discriminator 3 view .LVU255
ARM GAS  /tmp/ccT29lwb.s 			page 57


  14:src/SWO_debug.c ****     return r;
 915              		.loc 1 14 27 discriminator 1 view .LVU256
 916 0044 F8D1     		bne	.L119
 917              	.LBE188:
 918              	.LBE186:
 919              	.LBE185:
 920              		.loc 1 75 32 is_stmt 0 discriminator 1 view .LVU257
 921 0046 B0FBF2F2 		udiv	r2, r0, r2
 922              	.LVL58:
 923              	.L118:
 924              	.LBB192:
 925              	.LBB190:
  15:src/SWO_debug.c **** }
 926              		.loc 1 15 5 is_stmt 1 view .LVU258
  15:src/SWO_debug.c **** }
 927              		.loc 1 15 5 is_stmt 0 view .LVU259
 928              	.LBE190:
 929              	.LBE192:
 930              	.LBB193:
 931              	.LBB175:
 932              	.LBB173:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 933              		.loc 2 2066 12 view .LVU260
 934 004a DEF8803E 		ldr	r3, [lr, #3712]
 935              	.LBE173:
 936              	.LBE175:
 937              	.LBE193:
 938              		.loc 1 75 17 discriminator 1 view .LVU261
 939 004e 02F00F02 		and	r2, r2, #15
 940              	.LVL59:
  76:src/SWO_debug.c ****         SWO_send_byte(digit + ((digit < 10) ? '0' : 'A' - 10));
 941              		.loc 1 76 9 is_stmt 1 view .LVU262
 942              		.loc 1 76 9 is_stmt 0 discriminator 1 view .LVU263
 943 0052 092A     		cmp	r2, #9
 944 0054 8CBF     		ite	hi
 945 0056 4FF0370C 		movhi	ip, #55
 946 005a 4FF0300C 		movls	ip, #48
 947              	.LVL60:
 948              	.LBB194:
 949              	.LBI170:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 950              		.loc 1 39 6 is_stmt 1 view .LVU264
  44:src/SWO_debug.c ****     #endif
 951              		.loc 1 44 9 view .LVU265
 952              	.LBB176:
 953              	.LBI171:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 954              		.loc 2 2064 26 view .LVU266
 955              	.LBB174:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 956              		.loc 2 2066 3 view .LVU267
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 957              		.loc 2 2066 6 is_stmt 0 view .LVU268
 958 005e DB07     		lsls	r3, r3, #31
 959 0060 03D5     		bpl	.L121
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 960              		.loc 2 2067 12 view .LVU269
ARM GAS  /tmp/ccT29lwb.s 			page 58


 961 0062 DEF8003E 		ldr	r3, [lr, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 962              		.loc 2 2066 48 discriminator 1 view .LVU270
 963 0066 DB07     		lsls	r3, r3, #31
 964 0068 06D4     		bmi	.L145
 965              	.LVL61:
 966              	.L121:
 967              		.loc 2 2075 3 is_stmt 1 view .LVU271
 968              		.loc 2 2075 3 is_stmt 0 view .LVU272
 969              	.LBE174:
 970              	.LBE176:
 971              	.LBE194:
 972              	.LBE169:
  74:src/SWO_debug.c ****         uint8_t digit = (value / _pow16(i)) & 0xF;
 973              		.loc 1 74 39 is_stmt 1 discriminator 2 view .LVU273
 974 006a 0139     		subs	r1, r1, #1
 975 006c 49B2     		sxtb	r1, r1
 976              	.LVL62:
  74:src/SWO_debug.c ****         uint8_t digit = (value / _pow16(i)) & 0xF;
 977              		.loc 1 74 31 discriminator 1 view .LVU274
 978 006e 4B1C     		adds	r3, r1, #1
 979 0070 DDD1     		bne	.L124
 980              	.LBE168:
  77:src/SWO_debug.c ****     }
  78:src/SWO_debug.c **** }
 981              		.loc 1 78 1 is_stmt 0 view .LVU275
 982 0072 5DF804FB 		ldr	pc, [sp], #4
 983              	.LVL63:
 984              	.L122:
 985              	.LBB199:
 986              	.LBB198:
 987              	.LBB195:
 988              	.LBB177:
 989              	.LBB178:
 990              	.LBB179:
 991              	.LBB180:
2071:Drivers/CMSIS/Include/core_cm4.h ****     }
 992              		.loc 2 2071 7 is_stmt 1 view .LVU276
 993              		.syntax unified
 994              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 995 0076 00BF     		nop
 996              	@ 0 "" 2
 997              		.thumb
 998              		.syntax unified
 999              	.L145:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1000              		.loc 2 2069 30 view .LVU277
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1001              		.loc 2 2069 25 is_stmt 0 view .LVU278
 1002 0078 DEF80030 		ldr	r3, [lr]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1003              		.loc 2 2069 30 view .LVU279
 1004 007c 002B     		cmp	r3, #0
 1005 007e FAD0     		beq	.L122
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 1006              		.loc 2 2073 5 is_stmt 1 view .LVU280
 1007              	.LBE180:
ARM GAS  /tmp/ccT29lwb.s 			page 59


 1008              	.LBE179:
 1009              	.LBE178:
 1010              	.LBE177:
 1011              	.LBE195:
  76:src/SWO_debug.c ****     }
 1012              		.loc 1 76 9 is_stmt 0 discriminator 4 view .LVU281
 1013 0080 9444     		add	ip, ip, r2
 1014              	.LVL64:
 1015              	.LBB196:
 1016              	.LBB184:
 1017              	.LBB183:
 1018              	.LBB182:
 1019              	.LBB181:
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 1020              		.loc 2 2073 22 view .LVU282
 1021 0082 8EF800C0 		strb	ip, [lr]
 1022              		.loc 2 2075 3 is_stmt 1 view .LVU283
 1023              	.LBE181:
 1024              	.LBE182:
  46:src/SWO_debug.c **** 
 1025              		.loc 1 46 1 is_stmt 0 view .LVU284
 1026 0086 F0E7     		b	.L121
 1027              	.LVL65:
 1028              	.L131:
  46:src/SWO_debug.c **** 
 1029              		.loc 1 46 1 view .LVU285
 1030              	.LBE183:
 1031              	.LBE184:
 1032              	.LBE196:
 1033              	.LBB197:
 1034              	.LBB191:
 1035              	.LBB189:
  14:src/SWO_debug.c ****     return r;
 1036              		.loc 1 14 27 discriminator 1 view .LVU286
 1037 0088 0246     		mov	r2, r0
 1038 008a DEE7     		b	.L118
 1039              	.LVL66:
 1040              	.L125:
  14:src/SWO_debug.c ****     return r;
 1041              		.loc 1 14 27 discriminator 1 view .LVU287
 1042              	.LBE189:
 1043              	.LBE191:
 1044              	.LBE197:
 1045              	.LBE198:
 1046              	.LBE199:
  68:src/SWO_debug.c ****     for(uint8_t i = 0; i != 8; i++) {
 1047              		.loc 1 68 13 view .LVU288
 1048 008c 0121     		movs	r1, #1
 1049 008e CBE7     		b	.L117
 1050              	.LVL67:
 1051              	.L126:
 1052              	.LBB200:
  70:src/SWO_debug.c ****         digits++;
 1053              		.loc 1 70 13 view .LVU289
 1054 0090 0221     		movs	r1, #2
 1055 0092 C9E7     		b	.L117
 1056              	.LVL68:
ARM GAS  /tmp/ccT29lwb.s 			page 60


 1057              	.L127:
  70:src/SWO_debug.c ****         digits++;
 1058              		.loc 1 70 13 view .LVU290
 1059 0094 0321     		movs	r1, #3
 1060 0096 C7E7     		b	.L117
 1061              	.LVL69:
 1062              	.L129:
  70:src/SWO_debug.c ****         digits++;
 1063              		.loc 1 70 13 view .LVU291
 1064 0098 0521     		movs	r1, #5
 1065 009a C5E7     		b	.L117
 1066              	.LVL70:
 1067              	.L128:
  70:src/SWO_debug.c ****         digits++;
 1068              		.loc 1 70 13 view .LVU292
 1069 009c 0421     		movs	r1, #4
 1070 009e C3E7     		b	.L117
 1071              	.LBE200:
 1072              		.cfi_endproc
 1073              	.LFE146:
 1075              		.section	.text.display_bin,"ax",%progbits
 1076              		.align	1
 1077              		.p2align 2,,3
 1078              		.global	display_bin
 1079              		.syntax unified
 1080              		.thumb
 1081              		.thumb_func
 1083              	display_bin:
 1084              	.LVL71:
 1085              	.LFB147:
  79:src/SWO_debug.c **** 
  80:src/SWO_debug.c **** void display_bin(uint32_t value) {
 1086              		.loc 1 80 34 is_stmt 1 view -0
 1087              		.cfi_startproc
 1088              		@ args = 0, pretend = 0, frame = 0
 1089              		@ frame_needed = 0, uses_anonymous_args = 0
 1090              		@ link register save eliminated.
  81:src/SWO_debug.c ****     uint8_t digits = 31;
 1091              		.loc 1 81 5 view .LVU294
  82:src/SWO_debug.c ****     for(; digits != 0; digits--) {
 1092              		.loc 1 82 5 view .LVU295
 1093              		.loc 1 82 18 discriminator 1 view .LVU296
  83:src/SWO_debug.c ****         if (_pow2(digits) & value)break;
 1094              		.loc 1 83 9 view .LVU297
 1095              	.LBB221:
 1096              	.LBI221:
  17:src/SWO_debug.c ****     uint32_t r = 1;
 1097              		.loc 1 17 10 view .LVU298
 1098              	.LBB222:
  18:src/SWO_debug.c ****     r <<= e;
 1099              		.loc 1 18 5 view .LVU299
  19:src/SWO_debug.c ****     return r;
 1100              		.loc 1 19 5 view .LVU300
  20:src/SWO_debug.c **** }
 1101              		.loc 1 20 5 view .LVU301
  20:src/SWO_debug.c **** }
 1102              		.loc 1 20 5 is_stmt 0 view .LVU302
ARM GAS  /tmp/ccT29lwb.s 			page 61


 1103              	.LBE222:
 1104              	.LBE221:
 1105              		.loc 1 83 12 discriminator 1 view .LVU303
 1106 0000 0028     		cmp	r0, #0
 1107              		.loc 1 83 12 discriminator 1 view .LVU304
 1108 0002 2CDB     		blt	.L154
 1109 0004 1E23     		movs	r3, #30
 1110              	.LBB226:
 1111              	.LBB223:
  19:src/SWO_debug.c ****     return r;
 1112              		.loc 1 19 7 view .LVU305
 1113 0006 4FF0010C 		mov	ip, #1
 1114 000a 00E0     		b	.L148
 1115              	.LVL72:
 1116              	.L155:
  19:src/SWO_debug.c ****     return r;
 1117              		.loc 1 19 7 view .LVU306
 1118              	.LBE223:
 1119              	.LBE226:
 1120 000c 0B46     		mov	r3, r1
 1121              	.LVL73:
 1122              	.L148:
 1123              		.loc 1 83 9 is_stmt 1 view .LVU307
 1124              	.LBB227:
  17:src/SWO_debug.c ****     uint32_t r = 1;
 1125              		.loc 1 17 10 view .LVU308
 1126              	.LBB224:
  18:src/SWO_debug.c ****     r <<= e;
 1127              		.loc 1 18 5 view .LVU309
  19:src/SWO_debug.c ****     return r;
 1128              		.loc 1 19 5 view .LVU310
  20:src/SWO_debug.c **** }
 1129              		.loc 1 20 5 view .LVU311
  20:src/SWO_debug.c **** }
 1130              		.loc 1 20 5 is_stmt 0 view .LVU312
 1131              	.LBE224:
 1132              	.LBE227:
  82:src/SWO_debug.c ****         if (_pow2(digits) & value)break;
 1133              		.loc 1 82 30 is_stmt 1 view .LVU313
  82:src/SWO_debug.c ****         if (_pow2(digits) & value)break;
 1134              		.loc 1 82 18 discriminator 1 view .LVU314
 1135              	.LBB228:
 1136              	.LBB225:
  19:src/SWO_debug.c ****     return r;
 1137              		.loc 1 19 7 is_stmt 0 view .LVU315
 1138 000e 0CFA03F2 		lsl	r2, ip, r3
 1139              	.LBE225:
 1140              	.LBE228:
 1141              		.loc 1 83 12 discriminator 1 view .LVU316
 1142 0012 591E     		subs	r1, r3, #1
  82:src/SWO_debug.c ****         if (_pow2(digits) & value)break;
 1143              		.loc 1 82 18 discriminator 1 view .LVU317
 1144 0014 13B1     		cbz	r3, .L147
 1145              		.loc 1 83 12 discriminator 1 view .LVU318
 1146 0016 0242     		tst	r2, r0
 1147 0018 F8D0     		beq	.L155
 1148              	.LBB229:
ARM GAS  /tmp/ccT29lwb.s 			page 62


  84:src/SWO_debug.c ****     }
  85:src/SWO_debug.c ****     
  86:src/SWO_debug.c ****     for (int8_t i = digits; i != -1; i--) {
 1149              		.loc 1 86 17 view .LVU319
 1150 001a 5BB2     		sxtb	r3, r3
 1151              	.LVL74:
 1152              	.L147:
 1153              		.loc 1 86 17 view .LVU320
 1154              	.LBE229:
 1155              		.loc 1 86 5 is_stmt 1 view .LVU321
 1156              	.LBB256:
 1157              		.loc 1 86 10 view .LVU322
 1158              		.loc 1 86 31 discriminator 1 view .LVU323
 1159              	.LBB230:
 1160              	.LBB231:
 1161              	.LBB232:
 1162              	.LBB233:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1163              		.loc 2 2066 12 is_stmt 0 view .LVU324
 1164 001c 4FF06042 		mov	r2, #-536870912
 1165 0020 03E0     		b	.L153
 1166              	.LVL75:
 1167              	.L150:
 1168              		.loc 2 2075 3 is_stmt 1 view .LVU325
 1169              		.loc 2 2075 3 is_stmt 0 view .LVU326
 1170              	.LBE233:
 1171              	.LBE232:
 1172              	.LBE231:
 1173              	.LBE230:
 1174              		.loc 1 86 39 is_stmt 1 discriminator 3 view .LVU327
 1175 0022 013B     		subs	r3, r3, #1
 1176              	.LVL76:
 1177              		.loc 1 86 39 is_stmt 0 discriminator 3 view .LVU328
 1178 0024 5BB2     		sxtb	r3, r3
 1179              	.LVL77:
 1180              		.loc 1 86 31 is_stmt 1 discriminator 1 view .LVU329
 1181 0026 591C     		adds	r1, r3, #1
 1182 0028 18D0     		beq	.L167
 1183              	.LVL78:
 1184              	.L153:
 1185              	.LBB253:
  87:src/SWO_debug.c ****         uint8_t digit = (value / _pow2(i)) & 0x01;
 1186              		.loc 1 87 9 view .LVU330
 1187              	.LBB248:
 1188              	.LBB237:
 1189              	.LBB234:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1190              		.loc 2 2066 12 is_stmt 0 view .LVU331
 1191 002a D2F8801E 		ldr	r1, [r2, #3712]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1192              		.loc 2 2066 6 view .LVU332
 1193 002e C907     		lsls	r1, r1, #31
 1194 0030 DBB2     		uxtb	r3, r3
 1195              	.LVL79:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1196              		.loc 2 2066 6 view .LVU333
 1197              	.LBE234:
ARM GAS  /tmp/ccT29lwb.s 			page 63


 1198              	.LBE237:
 1199              	.LBE248:
 1200              	.LBB249:
 1201              	.LBI249:
  17:src/SWO_debug.c ****     uint32_t r = 1;
 1202              		.loc 1 17 10 is_stmt 1 view .LVU334
 1203              	.LBB250:
  18:src/SWO_debug.c ****     r <<= e;
 1204              		.loc 1 18 5 view .LVU335
  19:src/SWO_debug.c ****     return r;
 1205              		.loc 1 19 5 view .LVU336
  20:src/SWO_debug.c **** }
 1206              		.loc 1 20 5 view .LVU337
  20:src/SWO_debug.c **** }
 1207              		.loc 1 20 5 is_stmt 0 view .LVU338
 1208              	.LBE250:
 1209              	.LBE249:
  88:src/SWO_debug.c ****         SWO_send_byte(digit + '0');
 1210              		.loc 1 88 9 is_stmt 1 view .LVU339
 1211              	.LBB251:
 1212              	.LBI231:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 1213              		.loc 1 39 6 view .LVU340
  44:src/SWO_debug.c ****     #endif
 1214              		.loc 1 44 9 view .LVU341
 1215              	.LBB238:
 1216              	.LBI232:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 1217              		.loc 2 2064 26 view .LVU342
 1218              	.LBB235:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1219              		.loc 2 2066 3 view .LVU343
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1220              		.loc 2 2066 6 is_stmt 0 view .LVU344
 1221 0032 F6D5     		bpl	.L150
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 1222              		.loc 2 2067 12 view .LVU345
 1223 0034 D2F8001E 		ldr	r1, [r2, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1224              		.loc 2 2066 48 discriminator 1 view .LVU346
 1225 0038 C907     		lsls	r1, r1, #31
 1226 003a F2D5     		bpl	.L150
 1227              	.LBE235:
 1228              	.LBE238:
 1229              	.LBB239:
 1230              	.LBB240:
 1231              	.LBB241:
 1232              	.LBB242:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1233              		.loc 2 2069 30 is_stmt 1 view .LVU347
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1234              		.loc 2 2069 25 is_stmt 0 view .LVU348
 1235 003c 1168     		ldr	r1, [r2]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1236              		.loc 2 2069 30 view .LVU349
 1237 003e 19B9     		cbnz	r1, .L168
 1238              	.L151:
ARM GAS  /tmp/ccT29lwb.s 			page 64


2071:Drivers/CMSIS/Include/core_cm4.h ****     }
 1239              		.loc 2 2071 7 is_stmt 1 view .LVU350
 1240              		.syntax unified
 1241              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 1242 0040 00BF     		nop
 1243              	@ 0 "" 2
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1244              		.loc 2 2069 30 view .LVU351
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1245              		.loc 2 2069 25 is_stmt 0 view .LVU352
 1246              		.thumb
 1247              		.syntax unified
 1248 0042 1168     		ldr	r1, [r2]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1249              		.loc 2 2069 30 view .LVU353
 1250 0044 0029     		cmp	r1, #0
 1251 0046 FBD0     		beq	.L151
 1252              	.L168:
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 1253              		.loc 2 2073 5 is_stmt 1 view .LVU354
 1254              	.LBE242:
 1255              	.LBE241:
 1256              	.LBE240:
 1257              	.LBE239:
 1258              	.LBE251:
  87:src/SWO_debug.c ****         SWO_send_byte(digit + '0');
 1259              		.loc 1 87 32 is_stmt 0 discriminator 1 view .LVU355
 1260 0048 20FA03F1 		lsr	r1, r0, r3
  87:src/SWO_debug.c ****         SWO_send_byte(digit + '0');
 1261              		.loc 1 87 17 discriminator 1 view .LVU356
 1262 004c 01F00101 		and	r1, r1, #1
 1263              	.LBE253:
  86:src/SWO_debug.c ****         uint8_t digit = (value / _pow2(i)) & 0x01;
 1264              		.loc 1 86 39 discriminator 3 view .LVU357
 1265 0050 013B     		subs	r3, r3, #1
 1266              	.LVL80:
 1267              	.LBB254:
 1268              		.loc 1 88 9 view .LVU358
 1269 0052 3031     		adds	r1, r1, #48
 1270              	.LBE254:
  86:src/SWO_debug.c ****         uint8_t digit = (value / _pow2(i)) & 0x01;
 1271              		.loc 1 86 39 discriminator 3 view .LVU359
 1272 0054 5BB2     		sxtb	r3, r3
 1273              	.LVL81:
 1274              	.LBB255:
 1275              	.LBB252:
 1276              	.LBB246:
 1277              	.LBB245:
 1278              	.LBB244:
 1279              	.LBB243:
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 1280              		.loc 2 2073 22 view .LVU360
 1281 0056 1170     		strb	r1, [r2]
 1282              		.loc 2 2075 3 is_stmt 1 view .LVU361
 1283              	.LBE243:
 1284              	.LBE244:
 1285              	.LBE245:
ARM GAS  /tmp/ccT29lwb.s 			page 65


 1286              	.LBE246:
 1287              	.LBB247:
 1288              	.LBB236:
 1289              		.loc 2 2075 3 view .LVU362
 1290              	.LVL82:
 1291              		.loc 2 2075 3 is_stmt 0 view .LVU363
 1292              	.LBE236:
 1293              	.LBE247:
 1294              	.LBE252:
 1295              	.LBE255:
  86:src/SWO_debug.c ****         uint8_t digit = (value / _pow2(i)) & 0x01;
 1296              		.loc 1 86 39 is_stmt 1 discriminator 3 view .LVU364
  86:src/SWO_debug.c ****         uint8_t digit = (value / _pow2(i)) & 0x01;
 1297              		.loc 1 86 31 discriminator 1 view .LVU365
 1298 0058 591C     		adds	r1, r3, #1
 1299 005a E6D1     		bne	.L153
 1300              	.L167:
  86:src/SWO_debug.c ****         uint8_t digit = (value / _pow2(i)) & 0x01;
 1301              		.loc 1 86 31 is_stmt 0 discriminator 1 view .LVU366
 1302              	.LBE256:
  89:src/SWO_debug.c ****     }
  90:src/SWO_debug.c **** }
 1303              		.loc 1 90 1 view .LVU367
 1304 005c 7047     		bx	lr
 1305              	.LVL83:
 1306              	.L154:
  83:src/SWO_debug.c ****     }
 1307              		.loc 1 83 12 discriminator 1 view .LVU368
 1308 005e 1F23     		movs	r3, #31
 1309 0060 DCE7     		b	.L147
 1310              		.cfi_endproc
 1311              	.LFE147:
 1313 0062 00BF     		.section	.text.SWO_send_int,"ax",%progbits
 1314              		.align	1
 1315              		.p2align 2,,3
 1316              		.global	SWO_send_int
 1317              		.syntax unified
 1318              		.thumb
 1319              		.thumb_func
 1321              	SWO_send_int:
 1322              	.LVL84:
 1323              	.LFB148:
  91:src/SWO_debug.c **** 
  92:src/SWO_debug.c **** void SWO_send_int(int32_t value, uint8_t base){
 1324              		.loc 1 92 47 is_stmt 1 view -0
 1325              		.cfi_startproc
 1326              		@ args = 0, pretend = 0, frame = 24
 1327              		@ frame_needed = 0, uses_anonymous_args = 0
  93:src/SWO_debug.c ****     switch (base) {
 1328              		.loc 1 93 5 view .LVU370
  92:src/SWO_debug.c ****     switch (base) {
 1329              		.loc 1 92 47 is_stmt 0 view .LVU371
 1330 0000 10B5     		push	{r4, lr}
 1331              	.LCFI4:
 1332              		.cfi_def_cfa_offset 8
 1333              		.cfi_offset 4, -8
 1334              		.cfi_offset 14, -4
ARM GAS  /tmp/ccT29lwb.s 			page 66


 1335              		.loc 1 93 5 view .LVU372
 1336 0002 0129     		cmp	r1, #1
  92:src/SWO_debug.c ****     switch (base) {
 1337              		.loc 1 92 47 view .LVU373
 1338 0004 86B0     		sub	sp, sp, #24
 1339              	.LCFI5:
 1340              		.cfi_def_cfa_offset 32
 1341              		.loc 1 93 5 view .LVU374
 1342 0006 51D0     		beq	.L170
 1343 0008 0229     		cmp	r1, #2
 1344 000a 24D0     		beq	.L171
 1345 000c 09BB     		cbnz	r1, .L169
  94:src/SWO_debug.c ****         case DEC:
  95:src/SWO_debug.c ****         display_dec(value);
 1346              		.loc 1 95 9 is_stmt 1 view .LVU375
 1347              	.LVL85:
 1348              	.LBB319:
 1349              	.LBI319:
  61:src/SWO_debug.c ****     char str[20];
 1350              		.loc 1 61 6 view .LVU376
 1351              	.LBB320:
  62:src/SWO_debug.c ****     sprintf(str,"%d", (int)value);
 1352              		.loc 1 62 5 view .LVU377
  63:src/SWO_debug.c ****     SWO_send_str(str);
 1353              		.loc 1 63 5 view .LVU378
 1354 000e 5149     		ldr	r1, .L264
 1355              	.LVL86:
  63:src/SWO_debug.c ****     SWO_send_str(str);
 1356              		.loc 1 63 5 is_stmt 0 view .LVU379
 1357 0010 0246     		mov	r2, r0
 1358 0012 01A8     		add	r0, sp, #4
 1359              	.LVL87:
  63:src/SWO_debug.c ****     SWO_send_str(str);
 1360              		.loc 1 63 5 view .LVU380
 1361 0014 FFF7FEFF 		bl	sprintf
 1362              	.LVL88:
  64:src/SWO_debug.c **** }
 1363              		.loc 1 64 5 is_stmt 1 view .LVU381
 1364              	.LBB321:
 1365              	.LBI321:
  48:src/SWO_debug.c ****     while (*str) {
 1366              		.loc 1 48 6 view .LVU382
 1367              	.LBB322:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 1368              		.loc 1 49 5 view .LVU383
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 1369              		.loc 1 49 12 view .LVU384
 1370 0018 9DF80410 		ldrb	r1, [sp, #4]	@ zero_extendqisi2
 1371 001c C9B1     		cbz	r1, .L169
 1372 001e 01A8     		add	r0, sp, #4
 1373              	.LVL89:
 1374              	.LBB323:
 1375              	.LBB324:
 1376              	.LBB325:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1377              		.loc 2 2066 12 is_stmt 0 view .LVU385
 1378 0020 4FF06043 		mov	r3, #-536870912
ARM GAS  /tmp/ccT29lwb.s 			page 67


 1379 0024 02E0     		b	.L177
 1380              	.LVL90:
 1381              	.L174:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1382              		.loc 2 2066 12 view .LVU386
 1383              	.LBE325:
 1384              	.LBE324:
 1385              	.LBE323:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 1386              		.loc 1 49 12 is_stmt 1 view .LVU387
 1387 0026 10F8011F 		ldrb	r1, [r0, #1]!	@ zero_extendqisi2
 1388              	.LVL91:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 1389              		.loc 1 49 12 is_stmt 0 view .LVU388
 1390 002a 91B1     		cbz	r1, .L169
 1391              	.LVL92:
 1392              	.L177:
  50:src/SWO_debug.c ****     }
 1393              		.loc 1 50 9 is_stmt 1 view .LVU389
 1394              	.LBB332:
 1395              	.LBI323:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 1396              		.loc 1 39 6 view .LVU390
  44:src/SWO_debug.c ****     #endif
 1397              		.loc 1 44 9 view .LVU391
 1398              	.LBB327:
 1399              	.LBI324:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 1400              		.loc 2 2064 26 view .LVU392
 1401              	.LBB326:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1402              		.loc 2 2066 3 view .LVU393
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1403              		.loc 2 2066 12 is_stmt 0 view .LVU394
 1404 002c D3F8802E 		ldr	r2, [r3, #3712]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1405              		.loc 2 2066 6 view .LVU395
 1406 0030 D407     		lsls	r4, r2, #31
 1407 0032 F8D5     		bpl	.L174
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 1408              		.loc 2 2067 12 view .LVU396
 1409 0034 D3F8002E 		ldr	r2, [r3, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1410              		.loc 2 2066 48 discriminator 1 view .LVU397
 1411 0038 D207     		lsls	r2, r2, #31
 1412 003a F4D5     		bpl	.L174
 1413              	.LBE326:
 1414              	.LBE327:
 1415              	.LBB328:
 1416              	.LBB329:
 1417              	.LBB330:
 1418              	.LBB331:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1419              		.loc 2 2069 30 is_stmt 1 view .LVU398
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1420              		.loc 2 2069 25 is_stmt 0 view .LVU399
 1421 003c 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/ccT29lwb.s 			page 68


2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1422              		.loc 2 2069 30 view .LVU400
 1423 003e 1AB9     		cbnz	r2, .L262
 1424              	.L175:
2071:Drivers/CMSIS/Include/core_cm4.h ****     }
 1425              		.loc 2 2071 7 is_stmt 1 view .LVU401
 1426              		.syntax unified
 1427              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 1428 0040 00BF     		nop
 1429              	@ 0 "" 2
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1430              		.loc 2 2069 30 view .LVU402
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1431              		.loc 2 2069 25 is_stmt 0 view .LVU403
 1432              		.thumb
 1433              		.syntax unified
 1434 0042 1A68     		ldr	r2, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1435              		.loc 2 2069 30 view .LVU404
 1436 0044 002A     		cmp	r2, #0
 1437 0046 FBD0     		beq	.L175
 1438              	.L262:
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 1439              		.loc 2 2073 5 is_stmt 1 view .LVU405
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 1440              		.loc 2 2073 22 is_stmt 0 view .LVU406
 1441 0048 1970     		strb	r1, [r3]
 1442              		.loc 2 2075 3 is_stmt 1 view .LVU407
 1443              	.LVL93:
 1444              		.loc 2 2075 3 is_stmt 0 view .LVU408
 1445              	.LBE331:
 1446              	.LBE330:
 1447              	.LBE329:
 1448              	.LBE328:
 1449              	.LBE332:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 1450              		.loc 1 49 12 is_stmt 1 view .LVU409
 1451 004a 10F8011F 		ldrb	r1, [r0, #1]!	@ zero_extendqisi2
 1452              	.LVL94:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 1453              		.loc 1 49 12 is_stmt 0 view .LVU410
 1454 004e 0029     		cmp	r1, #0
 1455 0050 ECD1     		bne	.L177
 1456              	.LVL95:
 1457              	.L169:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 1458              		.loc 1 49 12 view .LVU411
 1459              	.LBE322:
 1460              	.LBE321:
 1461              	.LBE320:
 1462              	.LBE319:
  96:src/SWO_debug.c ****         break;
  97:src/SWO_debug.c ****         
  98:src/SWO_debug.c ****         case HEX:
  99:src/SWO_debug.c ****         SWO_send_byte('0');
 100:src/SWO_debug.c ****         SWO_send_byte('x');
 101:src/SWO_debug.c ****         display_hex(value);
ARM GAS  /tmp/ccT29lwb.s 			page 69


 102:src/SWO_debug.c ****         break;
 103:src/SWO_debug.c ****         
 104:src/SWO_debug.c ****         case BIN:
 105:src/SWO_debug.c ****         SWO_send_byte('0');
 106:src/SWO_debug.c ****         SWO_send_byte('b');
 107:src/SWO_debug.c ****         display_bin(value);
 108:src/SWO_debug.c ****         break;
 109:src/SWO_debug.c ****     }
 110:src/SWO_debug.c **** }
 1463              		.loc 1 110 1 view .LVU412
 1464 0052 06B0     		add	sp, sp, #24
 1465              	.LCFI6:
 1466              		.cfi_remember_state
 1467              		.cfi_def_cfa_offset 8
 1468              		@ sp needed
 1469 0054 10BD     		pop	{r4, pc}
 1470              	.LVL96:
 1471              	.L171:
 1472              	.LCFI7:
 1473              		.cfi_restore_state
  99:src/SWO_debug.c ****         SWO_send_byte('x');
 1474              		.loc 1 99 9 is_stmt 1 view .LVU413
 1475              	.LBB333:
 1476              	.LBI333:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 1477              		.loc 1 39 6 view .LVU414
  44:src/SWO_debug.c ****     #endif
 1478              		.loc 1 44 9 view .LVU415
 1479              	.LBB334:
 1480              	.LBI334:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 1481              		.loc 2 2064 26 view .LVU416
 1482              	.LBB335:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1483              		.loc 2 2066 3 view .LVU417
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1484              		.loc 2 2066 12 is_stmt 0 view .LVU418
 1485 0056 4FF06043 		mov	r3, #-536870912
 1486 005a D3F8802E 		ldr	r2, [r3, #3712]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1487              		.loc 2 2066 6 view .LVU419
 1488 005e D407     		lsls	r4, r2, #31
 1489 0060 0CD5     		bpl	.L179
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 1490              		.loc 2 2067 12 view .LVU420
 1491 0062 D3F8002E 		ldr	r2, [r3, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1492              		.loc 2 2066 48 discriminator 1 view .LVU421
 1493 0066 D107     		lsls	r1, r2, #31
 1494              	.LVL97:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1495              		.loc 2 2066 48 discriminator 1 view .LVU422
 1496 0068 08D5     		bpl	.L179
 1497 006a 00E0     		b	.L258
 1498              	.L180:
 1499              	.LBE335:
 1500              	.LBE334:
ARM GAS  /tmp/ccT29lwb.s 			page 70


 1501              	.LBB337:
 1502              	.LBB338:
 1503              	.LBB339:
 1504              	.LBB340:
2071:Drivers/CMSIS/Include/core_cm4.h ****     }
 1505              		.loc 2 2071 7 is_stmt 1 view .LVU423
 1506              		.syntax unified
 1507              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 1508 006c 00BF     		nop
 1509              	@ 0 "" 2
 1510              		.thumb
 1511              		.syntax unified
 1512              	.L258:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1513              		.loc 2 2069 30 view .LVU424
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1514              		.loc 2 2069 25 is_stmt 0 view .LVU425
 1515 006e 1A68     		ldr	r2, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1516              		.loc 2 2069 30 view .LVU426
 1517 0070 002A     		cmp	r2, #0
 1518 0072 FBD0     		beq	.L180
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 1519              		.loc 2 2073 5 is_stmt 1 view .LVU427
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 1520              		.loc 2 2073 22 is_stmt 0 view .LVU428
 1521 0074 4FF06043 		mov	r3, #-536870912
 1522 0078 3022     		movs	r2, #48
 1523 007a 1A70     		strb	r2, [r3]
 1524              		.loc 2 2075 3 is_stmt 1 view .LVU429
 1525              	.L179:
 1526              	.LBE340:
 1527              	.LBE339:
 1528              	.LBE338:
 1529              	.LBE337:
 1530              	.LBB341:
 1531              	.LBB336:
 1532              		.loc 2 2075 3 view .LVU430
 1533              	.LVL98:
 1534              		.loc 2 2075 3 is_stmt 0 view .LVU431
 1535              	.LBE336:
 1536              	.LBE341:
 1537              	.LBE333:
 100:src/SWO_debug.c ****         display_hex(value);
 1538              		.loc 1 100 9 is_stmt 1 view .LVU432
 1539              	.LBB342:
 1540              	.LBI342:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 1541              		.loc 1 39 6 view .LVU433
  44:src/SWO_debug.c ****     #endif
 1542              		.loc 1 44 9 view .LVU434
 1543              	.LBB343:
 1544              	.LBI343:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 1545              		.loc 2 2064 26 view .LVU435
 1546              	.LBB344:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
ARM GAS  /tmp/ccT29lwb.s 			page 71


 1547              		.loc 2 2066 3 view .LVU436
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1548              		.loc 2 2066 12 is_stmt 0 view .LVU437
 1549 007c 4FF06043 		mov	r3, #-536870912
 1550 0080 D3F8802E 		ldr	r2, [r3, #3712]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1551              		.loc 2 2066 6 view .LVU438
 1552 0084 D207     		lsls	r2, r2, #31
 1553 0086 0CD5     		bpl	.L182
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 1554              		.loc 2 2067 12 view .LVU439
 1555 0088 D3F8002E 		ldr	r2, [r3, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1556              		.loc 2 2066 48 discriminator 1 view .LVU440
 1557 008c D407     		lsls	r4, r2, #31
 1558 008e 08D5     		bpl	.L182
 1559 0090 00E0     		b	.L259
 1560              	.L183:
 1561              	.LBE344:
 1562              	.LBE343:
 1563              	.LBB346:
 1564              	.LBB347:
 1565              	.LBB348:
 1566              	.LBB349:
2071:Drivers/CMSIS/Include/core_cm4.h ****     }
 1567              		.loc 2 2071 7 is_stmt 1 view .LVU441
 1568              		.syntax unified
 1569              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 1570 0092 00BF     		nop
 1571              	@ 0 "" 2
 1572              		.thumb
 1573              		.syntax unified
 1574              	.L259:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1575              		.loc 2 2069 30 view .LVU442
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1576              		.loc 2 2069 25 is_stmt 0 view .LVU443
 1577 0094 1A68     		ldr	r2, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1578              		.loc 2 2069 30 view .LVU444
 1579 0096 002A     		cmp	r2, #0
 1580 0098 FBD0     		beq	.L183
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 1581              		.loc 2 2073 5 is_stmt 1 view .LVU445
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 1582              		.loc 2 2073 22 is_stmt 0 view .LVU446
 1583 009a 4FF06043 		mov	r3, #-536870912
 1584 009e 7822     		movs	r2, #120
 1585 00a0 1A70     		strb	r2, [r3]
 1586              		.loc 2 2075 3 is_stmt 1 view .LVU447
 1587              	.L182:
 1588              	.LBE349:
 1589              	.LBE348:
 1590              	.LBE347:
 1591              	.LBE346:
 1592              	.LBB350:
 1593              	.LBB345:
ARM GAS  /tmp/ccT29lwb.s 			page 72


 1594              		.loc 2 2075 3 view .LVU448
 1595              	.LVL99:
 1596              		.loc 2 2075 3 is_stmt 0 view .LVU449
 1597              	.LBE345:
 1598              	.LBE350:
 1599              	.LBE342:
 101:src/SWO_debug.c ****         break;
 1600              		.loc 1 101 9 is_stmt 1 view .LVU450
 1601              		.loc 1 110 1 is_stmt 0 view .LVU451
 1602 00a2 06B0     		add	sp, sp, #24
 1603              	.LCFI8:
 1604              		.cfi_remember_state
 1605              		.cfi_def_cfa_offset 8
 1606              		@ sp needed
 1607 00a4 BDE81040 		pop	{r4, lr}
 1608              	.LCFI9:
 1609              		.cfi_restore 14
 1610              		.cfi_restore 4
 1611              		.cfi_def_cfa_offset 0
 101:src/SWO_debug.c ****         break;
 1612              		.loc 1 101 9 view .LVU452
 1613 00a8 FFF7FEBF 		b	display_hex
 1614              	.LVL100:
 1615              	.L170:
 1616              	.LCFI10:
 1617              		.cfi_restore_state
 1618              	.LBB351:
 1619              	.LBI351:
  92:src/SWO_debug.c ****     switch (base) {
 1620              		.loc 1 92 6 is_stmt 1 view .LVU453
 1621              	.LBB352:
 105:src/SWO_debug.c ****         SWO_send_byte('b');
 1622              		.loc 1 105 9 view .LVU454
 1623              	.LBB353:
 1624              	.LBI353:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 1625              		.loc 1 39 6 view .LVU455
  44:src/SWO_debug.c ****     #endif
 1626              		.loc 1 44 9 view .LVU456
 1627              	.LBB354:
 1628              	.LBI354:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 1629              		.loc 2 2064 26 view .LVU457
 1630              	.LBB355:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1631              		.loc 2 2066 3 view .LVU458
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1632              		.loc 2 2066 12 is_stmt 0 view .LVU459
 1633 00ac 4FF06043 		mov	r3, #-536870912
 1634 00b0 D3F8802E 		ldr	r2, [r3, #3712]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1635              		.loc 2 2066 6 view .LVU460
 1636 00b4 D107     		lsls	r1, r2, #31
 1637              	.LVL101:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1638              		.loc 2 2066 6 view .LVU461
 1639 00b6 0CD5     		bpl	.L185
ARM GAS  /tmp/ccT29lwb.s 			page 73


2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 1640              		.loc 2 2067 12 view .LVU462
 1641 00b8 D3F8002E 		ldr	r2, [r3, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1642              		.loc 2 2066 48 discriminator 1 view .LVU463
 1643 00bc D207     		lsls	r2, r2, #31
 1644 00be 08D5     		bpl	.L185
 1645 00c0 00E0     		b	.L260
 1646              	.L186:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1647              		.loc 2 2066 48 discriminator 1 view .LVU464
 1648              	.LBE355:
 1649              	.LBE354:
 1650              	.LBB357:
 1651              	.LBB358:
 1652              	.LBB359:
 1653              	.LBB360:
2071:Drivers/CMSIS/Include/core_cm4.h ****     }
 1654              		.loc 2 2071 7 is_stmt 1 view .LVU465
 1655              		.syntax unified
 1656              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 1657 00c2 00BF     		nop
 1658              	@ 0 "" 2
 1659              		.thumb
 1660              		.syntax unified
 1661              	.L260:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1662              		.loc 2 2069 30 view .LVU466
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1663              		.loc 2 2069 25 is_stmt 0 view .LVU467
 1664 00c4 1A68     		ldr	r2, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1665              		.loc 2 2069 30 view .LVU468
 1666 00c6 002A     		cmp	r2, #0
 1667 00c8 FBD0     		beq	.L186
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 1668              		.loc 2 2073 5 is_stmt 1 view .LVU469
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 1669              		.loc 2 2073 22 is_stmt 0 view .LVU470
 1670 00ca 4FF06043 		mov	r3, #-536870912
 1671 00ce 3022     		movs	r2, #48
 1672 00d0 1A70     		strb	r2, [r3]
 1673              		.loc 2 2075 3 is_stmt 1 view .LVU471
 1674              	.L185:
 1675              	.LBE360:
 1676              	.LBE359:
 1677              	.LBE358:
 1678              	.LBE357:
 1679              	.LBB361:
 1680              	.LBB356:
 1681              		.loc 2 2075 3 view .LVU472
 1682              	.LVL102:
 1683              		.loc 2 2075 3 is_stmt 0 view .LVU473
 1684              	.LBE356:
 1685              	.LBE361:
 1686              	.LBE353:
 106:src/SWO_debug.c ****         display_bin(value);
ARM GAS  /tmp/ccT29lwb.s 			page 74


 1687              		.loc 1 106 9 is_stmt 1 view .LVU474
 1688              	.LBB362:
 1689              	.LBI362:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 1690              		.loc 1 39 6 view .LVU475
  44:src/SWO_debug.c ****     #endif
 1691              		.loc 1 44 9 view .LVU476
 1692              	.LBB363:
 1693              	.LBI363:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 1694              		.loc 2 2064 26 view .LVU477
 1695              	.LBB364:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1696              		.loc 2 2066 3 view .LVU478
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1697              		.loc 2 2066 12 is_stmt 0 view .LVU479
 1698 00d2 4FF06043 		mov	r3, #-536870912
 1699 00d6 D3F8802E 		ldr	r2, [r3, #3712]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1700              		.loc 2 2066 6 view .LVU480
 1701 00da D407     		lsls	r4, r2, #31
 1702 00dc 29D4     		bmi	.L263
 1703              	.L188:
 1704              		.loc 2 2075 3 is_stmt 1 view .LVU481
 1705              	.LVL103:
 1706              		.loc 2 2075 3 is_stmt 0 view .LVU482
 1707              	.LBE364:
 1708              	.LBE363:
 1709              	.LBE362:
 107:src/SWO_debug.c ****         break;
 1710              		.loc 1 107 9 is_stmt 1 view .LVU483
 1711              	.LBB371:
 1712              	.LBI371:
  80:src/SWO_debug.c ****     uint8_t digits = 31;
 1713              		.loc 1 80 6 view .LVU484
 1714              	.LBB372:
  81:src/SWO_debug.c ****     for(; digits != 0; digits--) {
 1715              		.loc 1 81 5 view .LVU485
  82:src/SWO_debug.c ****         if (_pow2(digits) & value)break;
 1716              		.loc 1 82 5 view .LVU486
  82:src/SWO_debug.c ****         if (_pow2(digits) & value)break;
 1717              		.loc 1 82 18 discriminator 1 view .LVU487
  83:src/SWO_debug.c ****     }
 1718              		.loc 1 83 9 view .LVU488
 1719              	.LBB373:
 1720              	.LBI373:
  17:src/SWO_debug.c ****     uint32_t r = 1;
 1721              		.loc 1 17 10 view .LVU489
 1722              	.LBB374:
  18:src/SWO_debug.c ****     r <<= e;
 1723              		.loc 1 18 5 view .LVU490
  19:src/SWO_debug.c ****     return r;
 1724              		.loc 1 19 5 view .LVU491
  20:src/SWO_debug.c **** }
 1725              		.loc 1 20 5 view .LVU492
  20:src/SWO_debug.c **** }
 1726              		.loc 1 20 5 is_stmt 0 view .LVU493
ARM GAS  /tmp/ccT29lwb.s 			page 75


 1727              	.LBE374:
 1728              	.LBE373:
  83:src/SWO_debug.c ****     }
 1729              		.loc 1 83 12 discriminator 1 view .LVU494
 1730 00de 0028     		cmp	r0, #0
 1731 00e0 35DB     		blt	.L198
 1732 00e2 1E23     		movs	r3, #30
 1733              	.LBB378:
 1734              	.LBB375:
  19:src/SWO_debug.c ****     return r;
 1735              		.loc 1 19 7 view .LVU495
 1736 00e4 0124     		movs	r4, #1
 1737 00e6 00E0     		b	.L192
 1738              	.LVL104:
 1739              	.L199:
  19:src/SWO_debug.c ****     return r;
 1740              		.loc 1 19 7 view .LVU496
 1741              	.LBE375:
 1742              	.LBE378:
 1743 00e8 0B46     		mov	r3, r1
 1744              	.LVL105:
 1745              	.L192:
  83:src/SWO_debug.c ****     }
 1746              		.loc 1 83 9 is_stmt 1 view .LVU497
 1747              	.LBB379:
  17:src/SWO_debug.c ****     uint32_t r = 1;
 1748              		.loc 1 17 10 view .LVU498
 1749              	.LBB376:
  18:src/SWO_debug.c ****     r <<= e;
 1750              		.loc 1 18 5 view .LVU499
  19:src/SWO_debug.c ****     return r;
 1751              		.loc 1 19 5 view .LVU500
  20:src/SWO_debug.c **** }
 1752              		.loc 1 20 5 view .LVU501
  20:src/SWO_debug.c **** }
 1753              		.loc 1 20 5 is_stmt 0 view .LVU502
 1754              	.LBE376:
 1755              	.LBE379:
  82:src/SWO_debug.c ****         if (_pow2(digits) & value)break;
 1756              		.loc 1 82 30 is_stmt 1 view .LVU503
  82:src/SWO_debug.c ****         if (_pow2(digits) & value)break;
 1757              		.loc 1 82 18 discriminator 1 view .LVU504
 1758              	.LBB380:
 1759              	.LBB377:
  19:src/SWO_debug.c ****     return r;
 1760              		.loc 1 19 7 is_stmt 0 view .LVU505
 1761 00ea 04FA03F2 		lsl	r2, r4, r3
 1762              	.LBE377:
 1763              	.LBE380:
  83:src/SWO_debug.c ****     }
 1764              		.loc 1 83 12 discriminator 1 view .LVU506
 1765 00ee 591E     		subs	r1, r3, #1
  82:src/SWO_debug.c ****         if (_pow2(digits) & value)break;
 1766              		.loc 1 82 18 discriminator 1 view .LVU507
 1767 00f0 13B1     		cbz	r3, .L191
  83:src/SWO_debug.c ****     }
 1768              		.loc 1 83 12 discriminator 1 view .LVU508
ARM GAS  /tmp/ccT29lwb.s 			page 76


 1769 00f2 0242     		tst	r2, r0
 1770 00f4 F8D0     		beq	.L199
 1771              	.LBB381:
  86:src/SWO_debug.c ****         uint8_t digit = (value / _pow2(i)) & 0x01;
 1772              		.loc 1 86 17 view .LVU509
 1773 00f6 5BB2     		sxtb	r3, r3
 1774              	.LVL106:
 1775              	.L191:
  86:src/SWO_debug.c ****         uint8_t digit = (value / _pow2(i)) & 0x01;
 1776              		.loc 1 86 17 view .LVU510
 1777              	.LBE381:
  86:src/SWO_debug.c ****         uint8_t digit = (value / _pow2(i)) & 0x01;
 1778              		.loc 1 86 5 is_stmt 1 view .LVU511
 1779              	.LBB405:
  86:src/SWO_debug.c ****         uint8_t digit = (value / _pow2(i)) & 0x01;
 1780              		.loc 1 86 10 view .LVU512
  86:src/SWO_debug.c ****         uint8_t digit = (value / _pow2(i)) & 0x01;
 1781              		.loc 1 86 31 discriminator 1 view .LVU513
 1782              	.LBB382:
 1783              	.LBB383:
 1784              	.LBB384:
 1785              	.LBB385:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1786              		.loc 2 2066 12 is_stmt 0 view .LVU514
 1787 00f8 4FF06041 		mov	r1, #-536870912
 1788              	.L197:
 1789              	.LVL107:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1790              		.loc 2 2066 12 view .LVU515
 1791              	.LBE385:
 1792              	.LBE384:
 1793              	.LBE383:
  87:src/SWO_debug.c ****         SWO_send_byte(digit + '0');
 1794              		.loc 1 87 9 is_stmt 1 view .LVU516
 1795              	.LBB400:
 1796              	.LBB389:
 1797              	.LBB386:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1798              		.loc 2 2066 12 is_stmt 0 view .LVU517
 1799 00fc D1F8802E 		ldr	r2, [r1, #3712]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1800              		.loc 2 2066 6 view .LVU518
 1801 0100 D207     		lsls	r2, r2, #31
 1802 0102 DBB2     		uxtb	r3, r3
 1803              	.LVL108:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1804              		.loc 2 2066 6 view .LVU519
 1805              	.LBE386:
 1806              	.LBE389:
 1807              	.LBE400:
 1808              	.LBB401:
 1809              	.LBI401:
  17:src/SWO_debug.c ****     uint32_t r = 1;
 1810              		.loc 1 17 10 is_stmt 1 view .LVU520
 1811              	.LBB402:
  18:src/SWO_debug.c ****     r <<= e;
 1812              		.loc 1 18 5 view .LVU521
ARM GAS  /tmp/ccT29lwb.s 			page 77


  19:src/SWO_debug.c ****     return r;
 1813              		.loc 1 19 5 view .LVU522
  20:src/SWO_debug.c **** }
 1814              		.loc 1 20 5 view .LVU523
  20:src/SWO_debug.c **** }
 1815              		.loc 1 20 5 is_stmt 0 view .LVU524
 1816              	.LBE402:
 1817              	.LBE401:
  88:src/SWO_debug.c ****     }
 1818              		.loc 1 88 9 is_stmt 1 view .LVU525
 1819              	.LBB403:
 1820              	.LBI383:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 1821              		.loc 1 39 6 view .LVU526
  44:src/SWO_debug.c ****     #endif
 1822              		.loc 1 44 9 view .LVU527
 1823              	.LBB390:
 1824              	.LBI384:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 1825              		.loc 2 2064 26 view .LVU528
 1826              	.LBB387:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1827              		.loc 2 2066 3 view .LVU529
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1828              		.loc 2 2066 6 is_stmt 0 view .LVU530
 1829 0104 0FD5     		bpl	.L194
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 1830              		.loc 2 2067 12 view .LVU531
 1831 0106 D1F8002E 		ldr	r2, [r1, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1832              		.loc 2 2066 48 discriminator 1 view .LVU532
 1833 010a D407     		lsls	r4, r2, #31
 1834 010c 0BD5     		bpl	.L194
 1835              	.LBE387:
 1836              	.LBE390:
 1837              	.LBB391:
 1838              	.LBB392:
 1839              	.LBB393:
 1840              	.LBB394:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1841              		.loc 2 2069 30 is_stmt 1 view .LVU533
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1842              		.loc 2 2069 25 is_stmt 0 view .LVU534
 1843 010e 0A68     		ldr	r2, [r1]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1844              		.loc 2 2069 30 view .LVU535
 1845 0110 1AB9     		cbnz	r2, .L196
 1846              	.L195:
2071:Drivers/CMSIS/Include/core_cm4.h ****     }
 1847              		.loc 2 2071 7 is_stmt 1 view .LVU536
 1848              		.syntax unified
 1849              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 1850 0112 00BF     		nop
 1851              	@ 0 "" 2
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1852              		.loc 2 2069 30 view .LVU537
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
ARM GAS  /tmp/ccT29lwb.s 			page 78


 1853              		.loc 2 2069 25 is_stmt 0 view .LVU538
 1854              		.thumb
 1855              		.syntax unified
 1856 0114 0C68     		ldr	r4, [r1]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1857              		.loc 2 2069 30 view .LVU539
 1858 0116 002C     		cmp	r4, #0
 1859 0118 FBD0     		beq	.L195
 1860              	.L196:
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 1861              		.loc 2 2073 5 is_stmt 1 view .LVU540
 1862              	.LBE394:
 1863              	.LBE393:
 1864              	.LBE392:
 1865              	.LBE391:
 1866              	.LBE403:
  87:src/SWO_debug.c ****         SWO_send_byte(digit + '0');
 1867              		.loc 1 87 32 is_stmt 0 discriminator 1 view .LVU541
 1868 011a 20FA03F2 		lsr	r2, r0, r3
  87:src/SWO_debug.c ****         SWO_send_byte(digit + '0');
 1869              		.loc 1 87 17 discriminator 1 view .LVU542
 1870 011e 02F00102 		and	r2, r2, #1
  88:src/SWO_debug.c ****     }
 1871              		.loc 1 88 9 view .LVU543
 1872 0122 3032     		adds	r2, r2, #48
 1873              	.LBB404:
 1874              	.LBB398:
 1875              	.LBB397:
 1876              	.LBB396:
 1877              	.LBB395:
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 1878              		.loc 2 2073 22 view .LVU544
 1879 0124 0A70     		strb	r2, [r1]
 1880              		.loc 2 2075 3 is_stmt 1 view .LVU545
 1881              	.L194:
 1882              		.loc 2 2075 3 is_stmt 0 view .LVU546
 1883              	.LBE395:
 1884              	.LBE396:
 1885              	.LBE397:
 1886              	.LBE398:
 1887              	.LBB399:
 1888              	.LBB388:
 1889              		.loc 2 2075 3 is_stmt 1 view .LVU547
 1890              	.LVL109:
 1891              		.loc 2 2075 3 is_stmt 0 view .LVU548
 1892              	.LBE388:
 1893              	.LBE399:
 1894              	.LBE404:
 1895              	.LBE382:
  86:src/SWO_debug.c ****         uint8_t digit = (value / _pow2(i)) & 0x01;
 1896              		.loc 1 86 39 is_stmt 1 discriminator 3 view .LVU549
 1897 0126 013B     		subs	r3, r3, #1
 1898              	.LVL110:
  86:src/SWO_debug.c ****         uint8_t digit = (value / _pow2(i)) & 0x01;
 1899              		.loc 1 86 39 is_stmt 0 discriminator 3 view .LVU550
 1900 0128 5BB2     		sxtb	r3, r3
 1901              	.LVL111:
ARM GAS  /tmp/ccT29lwb.s 			page 79


  86:src/SWO_debug.c ****         uint8_t digit = (value / _pow2(i)) & 0x01;
 1902              		.loc 1 86 31 is_stmt 1 discriminator 1 view .LVU551
 1903 012a 5A1C     		adds	r2, r3, #1
 1904 012c E6D1     		bne	.L197
 1905              	.LBE405:
 1906              	.LBE372:
 1907              	.LBE371:
 1908              	.LBE352:
 1909              	.LBE351:
 1910              		.loc 1 110 1 is_stmt 0 view .LVU552
 1911 012e 06B0     		add	sp, sp, #24
 1912              	.LCFI11:
 1913              		.cfi_remember_state
 1914              		.cfi_def_cfa_offset 8
 1915              		@ sp needed
 1916 0130 10BD     		pop	{r4, pc}
 1917              	.LVL112:
 1918              	.L263:
 1919              	.LCFI12:
 1920              		.cfi_restore_state
 1921              	.LBB410:
 1922              	.LBB409:
 1923              	.LBB407:
 1924              	.LBB366:
 1925              	.LBB365:
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 1926              		.loc 2 2067 12 view .LVU553
 1927 0132 D3F8002E 		ldr	r2, [r3, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1928              		.loc 2 2066 48 discriminator 1 view .LVU554
 1929 0136 D107     		lsls	r1, r2, #31
 1930 0138 D1D5     		bpl	.L188
 1931 013a 00E0     		b	.L261
 1932              	.L189:
 1933              	.LBE365:
 1934              	.LBE366:
 1935              	.LBB367:
 1936              	.LBB368:
 1937              	.LBB369:
 1938              	.LBB370:
2071:Drivers/CMSIS/Include/core_cm4.h ****     }
 1939              		.loc 2 2071 7 is_stmt 1 view .LVU555
 1940              		.syntax unified
 1941              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 1942 013c 00BF     		nop
 1943              	@ 0 "" 2
 1944              		.thumb
 1945              		.syntax unified
 1946              	.L261:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1947              		.loc 2 2069 30 view .LVU556
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1948              		.loc 2 2069 25 is_stmt 0 view .LVU557
 1949 013e 1A68     		ldr	r2, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1950              		.loc 2 2069 30 view .LVU558
 1951 0140 002A     		cmp	r2, #0
ARM GAS  /tmp/ccT29lwb.s 			page 80


 1952 0142 FBD0     		beq	.L189
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 1953              		.loc 2 2073 5 is_stmt 1 view .LVU559
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 1954              		.loc 2 2073 22 is_stmt 0 view .LVU560
 1955 0144 4FF06043 		mov	r3, #-536870912
 1956 0148 6222     		movs	r2, #98
 1957 014a 1A70     		strb	r2, [r3]
 1958              		.loc 2 2075 3 is_stmt 1 view .LVU561
 1959              	.LBE370:
 1960              	.LBE369:
  46:src/SWO_debug.c **** 
 1961              		.loc 1 46 1 is_stmt 0 view .LVU562
 1962 014c C7E7     		b	.L188
 1963              	.LVL113:
 1964              	.L198:
  46:src/SWO_debug.c **** 
 1965              		.loc 1 46 1 view .LVU563
 1966              	.LBE368:
 1967              	.LBE367:
 1968              	.LBE407:
 1969              	.LBB408:
 1970              	.LBB406:
  83:src/SWO_debug.c ****     }
 1971              		.loc 1 83 12 discriminator 1 view .LVU564
 1972 014e 1F23     		movs	r3, #31
 1973 0150 D2E7     		b	.L191
 1974              	.L265:
 1975 0152 00BF     		.align	2
 1976              	.L264:
 1977 0154 00000000 		.word	.LC0
 1978              	.LBE406:
 1979              	.LBE408:
 1980              	.LBE409:
 1981              	.LBE410:
 1982              		.cfi_endproc
 1983              	.LFE148:
 1985              		.section	.rodata.SWO_send_float.str1.4,"aMS",%progbits,1
 1986              		.align	2
 1987              	.LC1:
 1988 0000 25642E25 		.ascii	"%d.%03u\000"
 1988      30337500 
 1989              		.section	.text.SWO_send_float,"ax",%progbits
 1990              		.align	1
 1991              		.p2align 2,,3
 1992              		.global	SWO_send_float
 1993              		.syntax unified
 1994              		.thumb
 1995              		.thumb_func
 1997              	SWO_send_float:
 1998              	.LVL114:
 1999              	.LFB149:
 111:src/SWO_debug.c **** 
 112:src/SWO_debug.c **** void SWO_send_float(float v){
 2000              		.loc 1 112 29 is_stmt 1 view -0
 2001              		.cfi_startproc
 2002              		@ args = 0, pretend = 0, frame = 24
ARM GAS  /tmp/ccT29lwb.s 			page 81


 2003              		@ frame_needed = 0, uses_anonymous_args = 0
 113:src/SWO_debug.c ****     char str[20];
 2004              		.loc 1 113 5 view .LVU566
 114:src/SWO_debug.c ****     sprintf(str,"%d.%03u", (int)v, (int) ((v - (int)v) * 1000) );
 2005              		.loc 1 114 5 view .LVU567
 2006 0000 FDEEC07A 		vcvt.s32.f32	s15, s0
 112:src/SWO_debug.c ****     char str[20];
 2007              		.loc 1 112 29 is_stmt 0 view .LVU568
 2008 0004 00B5     		push	{lr}
 2009              	.LCFI13:
 2010              		.cfi_def_cfa_offset 4
 2011              		.cfi_offset 14, -4
 2012              		.loc 1 114 46 view .LVU569
 2013 0006 F8EEE76A 		vcvt.f32.s32	s13, s15
 2014              		.loc 1 114 56 view .LVU570
 2015 000a 9FED187A 		vldr.32	s14, .L287
 2016              		.loc 1 114 5 view .LVU571
 2017 000e 1849     		ldr	r1, .L287+4
 2018              		.loc 1 114 46 view .LVU572
 2019 0010 30EE660A 		vsub.f32	s0, s0, s13
 2020              	.LVL115:
 2021              		.loc 1 114 5 view .LVU573
 2022 0014 17EE902A 		vmov	r2, s15	@ int
 2023              		.loc 1 114 56 view .LVU574
 2024 0018 20EE070A 		vmul.f32	s0, s0, s14
 112:src/SWO_debug.c ****     char str[20];
 2025              		.loc 1 112 29 view .LVU575
 2026 001c 87B0     		sub	sp, sp, #28
 2027              	.LCFI14:
 2028              		.cfi_def_cfa_offset 32
 2029              		.loc 1 114 5 view .LVU576
 2030 001e FDEEC07A 		vcvt.s32.f32	s15, s0
 2031 0022 01A8     		add	r0, sp, #4
 2032 0024 17EE903A 		vmov	r3, s15	@ int
 2033 0028 FFF7FEFF 		bl	sprintf
 2034              	.LVL116:
 115:src/SWO_debug.c ****     SWO_send_str(str);
 2035              		.loc 1 115 5 is_stmt 1 view .LVU577
 2036              	.LBB421:
 2037              	.LBI421:
  48:src/SWO_debug.c ****     while (*str) {
 2038              		.loc 1 48 6 view .LVU578
 2039              	.LBB422:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2040              		.loc 1 49 5 view .LVU579
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2041              		.loc 1 49 12 view .LVU580
 2042 002c 9DF80410 		ldrb	r1, [sp, #4]	@ zero_extendqisi2
 2043 0030 C9B1     		cbz	r1, .L266
 2044 0032 01A8     		add	r0, sp, #4
 2045              	.LVL117:
 2046              	.LBB423:
 2047              	.LBB424:
 2048              	.LBB425:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2049              		.loc 2 2066 12 is_stmt 0 view .LVU581
 2050 0034 4FF06043 		mov	r3, #-536870912
ARM GAS  /tmp/ccT29lwb.s 			page 82


 2051 0038 02E0     		b	.L271
 2052              	.LVL118:
 2053              	.L268:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2054              		.loc 2 2066 12 view .LVU582
 2055              	.LBE425:
 2056              	.LBE424:
 2057              	.LBE423:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2058              		.loc 1 49 12 is_stmt 1 view .LVU583
 2059 003a 10F8011F 		ldrb	r1, [r0, #1]!	@ zero_extendqisi2
 2060              	.LVL119:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2061              		.loc 1 49 12 is_stmt 0 view .LVU584
 2062 003e 91B1     		cbz	r1, .L266
 2063              	.LVL120:
 2064              	.L271:
  50:src/SWO_debug.c ****     }
 2065              		.loc 1 50 9 is_stmt 1 view .LVU585
 2066              	.LBB432:
 2067              	.LBI423:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 2068              		.loc 1 39 6 view .LVU586
  44:src/SWO_debug.c ****     #endif
 2069              		.loc 1 44 9 view .LVU587
 2070              	.LBB427:
 2071              	.LBI424:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 2072              		.loc 2 2064 26 view .LVU588
 2073              	.LBB426:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2074              		.loc 2 2066 3 view .LVU589
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2075              		.loc 2 2066 12 is_stmt 0 view .LVU590
 2076 0040 D3F8802E 		ldr	r2, [r3, #3712]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2077              		.loc 2 2066 6 view .LVU591
 2078 0044 D207     		lsls	r2, r2, #31
 2079 0046 F8D5     		bpl	.L268
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 2080              		.loc 2 2067 12 view .LVU592
 2081 0048 D3F8002E 		ldr	r2, [r3, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2082              		.loc 2 2066 48 discriminator 1 view .LVU593
 2083 004c D207     		lsls	r2, r2, #31
 2084 004e F4D5     		bpl	.L268
 2085              	.LBE426:
 2086              	.LBE427:
 2087              	.LBB428:
 2088              	.LBB429:
 2089              	.LBB430:
 2090              	.LBB431:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2091              		.loc 2 2069 30 is_stmt 1 view .LVU594
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2092              		.loc 2 2069 25 is_stmt 0 view .LVU595
 2093 0050 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/ccT29lwb.s 			page 83


2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2094              		.loc 2 2069 30 view .LVU596
 2095 0052 1AB9     		cbnz	r2, .L286
 2096              	.L270:
2071:Drivers/CMSIS/Include/core_cm4.h ****     }
 2097              		.loc 2 2071 7 is_stmt 1 view .LVU597
 2098              		.syntax unified
 2099              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 2100 0054 00BF     		nop
 2101              	@ 0 "" 2
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2102              		.loc 2 2069 30 view .LVU598
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2103              		.loc 2 2069 25 is_stmt 0 view .LVU599
 2104              		.thumb
 2105              		.syntax unified
 2106 0056 1A68     		ldr	r2, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2107              		.loc 2 2069 30 view .LVU600
 2108 0058 002A     		cmp	r2, #0
 2109 005a FBD0     		beq	.L270
 2110              	.L286:
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 2111              		.loc 2 2073 5 is_stmt 1 view .LVU601
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 2112              		.loc 2 2073 22 is_stmt 0 view .LVU602
 2113 005c 1970     		strb	r1, [r3]
 2114              		.loc 2 2075 3 is_stmt 1 view .LVU603
 2115              	.LVL121:
 2116              		.loc 2 2075 3 is_stmt 0 view .LVU604
 2117              	.LBE431:
 2118              	.LBE430:
 2119              	.LBE429:
 2120              	.LBE428:
 2121              	.LBE432:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2122              		.loc 1 49 12 is_stmt 1 view .LVU605
 2123 005e 10F8011F 		ldrb	r1, [r0, #1]!	@ zero_extendqisi2
 2124              	.LVL122:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2125              		.loc 1 49 12 is_stmt 0 view .LVU606
 2126 0062 0029     		cmp	r1, #0
 2127 0064 ECD1     		bne	.L271
 2128              	.LVL123:
 2129              	.L266:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2130              		.loc 1 49 12 view .LVU607
 2131              	.LBE422:
 2132              	.LBE421:
 116:src/SWO_debug.c **** }            
 2133              		.loc 1 116 1 view .LVU608
 2134 0066 07B0     		add	sp, sp, #28
 2135              	.LCFI15:
 2136              		.cfi_def_cfa_offset 4
 2137              		@ sp needed
 2138 0068 5DF804FB 		ldr	pc, [sp], #4
 2139              	.L288:
ARM GAS  /tmp/ccT29lwb.s 			page 84


 2140              		.align	2
 2141              	.L287:
 2142 006c 00007A44 		.word	1148846080
 2143 0070 00000000 		.word	.LC1
 2144              		.cfi_endproc
 2145              	.LFE149:
 2147              		.section	.rodata.SWO_send_hex.str1.4,"aMS",%progbits,1
 2148              		.align	2
 2149              	.LC2:
 2150 0000 5D0A00   		.ascii	"]\012\000"
 2151 0003 00       		.align	2
 2152              	.LC3:
 2153 0004 2C2000   		.ascii	", \000"
 2154              		.section	.text.SWO_send_hex,"ax",%progbits
 2155              		.align	1
 2156              		.p2align 2,,3
 2157              		.global	SWO_send_hex
 2158              		.syntax unified
 2159              		.thumb
 2160              		.thumb_func
 2162              	SWO_send_hex:
 2163              	.LVL124:
 2164              	.LFB150:
 117:src/SWO_debug.c **** 
 118:src/SWO_debug.c **** void SWO_send_hex(const void *data, uint8_t bytes){
 2165              		.loc 1 118 51 is_stmt 1 view -0
 2166              		.cfi_startproc
 2167              		@ args = 0, pretend = 0, frame = 0
 2168              		@ frame_needed = 0, uses_anonymous_args = 0
 119:src/SWO_debug.c ****     SWO_send_str("[");
 2169              		.loc 1 119 5 view .LVU610
 2170              	.LBB482:
 2171              	.LBI482:
  48:src/SWO_debug.c ****     while (*str) {
 2172              		.loc 1 48 6 view .LVU611
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2173              		.loc 1 49 5 view .LVU612
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2174              		.loc 1 49 12 view .LVU613
  50:src/SWO_debug.c ****     }
 2175              		.loc 1 50 9 view .LVU614
 2176              	.LBB483:
 2177              	.LBI483:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 2178              		.loc 1 39 6 view .LVU615
  44:src/SWO_debug.c ****     #endif
 2179              		.loc 1 44 9 view .LVU616
 2180              	.LBB484:
 2181              	.LBI484:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 2182              		.loc 2 2064 26 view .LVU617
 2183              	.LBB485:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2184              		.loc 2 2066 3 view .LVU618
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2185              		.loc 2 2066 12 is_stmt 0 view .LVU619
 2186 0000 4FF06042 		mov	r2, #-536870912
ARM GAS  /tmp/ccT29lwb.s 			page 85


 2187              	.LBE485:
 2188              	.LBE484:
 2189              	.LBE483:
 2190              	.LBE482:
 118:src/SWO_debug.c ****     SWO_send_str("[");
 2191              		.loc 1 118 51 view .LVU620
 2192 0004 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2193              	.LCFI16:
 2194              		.cfi_def_cfa_offset 24
 2195              		.cfi_offset 4, -24
 2196              		.cfi_offset 5, -20
 2197              		.cfi_offset 6, -16
 2198              		.cfi_offset 7, -12
 2199              		.cfi_offset 8, -8
 2200              		.cfi_offset 14, -4
 2201              	.LBB497:
 2202              	.LBB494:
 2203              	.LBB488:
 2204              	.LBB486:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2205              		.loc 2 2066 12 view .LVU621
 2206 0008 D2F8803E 		ldr	r3, [r2, #3712]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2207              		.loc 2 2066 6 view .LVU622
 2208 000c DC07     		lsls	r4, r3, #31
 2209              	.LBE486:
 2210              	.LBE488:
 2211              	.LBE494:
 2212              	.LBE497:
 118:src/SWO_debug.c ****     SWO_send_str("[");
 2213              		.loc 1 118 51 view .LVU623
 2214 000e 8046     		mov	r8, r0
 2215              	.LBB498:
 2216              	.LBB495:
 2217              	.LBB489:
 2218              	.LBB487:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2219              		.loc 2 2066 6 view .LVU624
 2220 0010 03D5     		bpl	.L290
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 2221              		.loc 2 2067 12 view .LVU625
 2222 0012 D2F8003E 		ldr	r3, [r2, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2223              		.loc 2 2066 48 discriminator 1 view .LVU626
 2224 0016 D807     		lsls	r0, r3, #31
 2225              	.LVL125:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2226              		.loc 2 2066 48 discriminator 1 view .LVU627
 2227 0018 58D4     		bmi	.L361
 2228              	.L290:
 2229              	.LVL126:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2230              		.loc 2 2066 48 discriminator 1 view .LVU628
 2231              	.LBE487:
 2232              	.LBE489:
 2233              	.LBE495:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
ARM GAS  /tmp/ccT29lwb.s 			page 86


 2234              		.loc 1 49 12 is_stmt 1 view .LVU629
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2235              		.loc 1 49 12 is_stmt 0 view .LVU630
 2236              	.LBE498:
 2237              	.LBB499:
 120:src/SWO_debug.c ****     for(uint8_t i = 0; i != bytes; i++){
 2238              		.loc 1 120 26 is_stmt 1 discriminator 1 view .LVU631
 2239 001a 0029     		cmp	r1, #0
 2240 001c 38D0     		beq	.L303
 121:src/SWO_debug.c ****         SWO_send_int(*((uint8_t *)data + i), HEX);
 122:src/SWO_debug.c ****         if(i != bytes - 1)SWO_send_str(", ");
 2241              		.loc 1 122 23 is_stmt 0 view .LVU632
 2242 001e 4E1E     		subs	r6, r1, #1
 2243 0020 08EB0104 		add	r4, r8, r1
 2244 0024 4546     		mov	r5, r8
 2245              	.LBB500:
 2246              	.LBB501:
 2247              	.LBB502:
 2248              	.LBB503:
 2249              	.LBB504:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2250              		.loc 2 2066 12 view .LVU633
 2251 0026 4FF06047 		mov	r7, #-536870912
 2252              	.LVL127:
 2253              	.L302:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2254              		.loc 2 2066 12 view .LVU634
 2255              	.LBE504:
 2256              	.LBE503:
 2257              	.LBE502:
 2258              	.LBE501:
 2259              	.LBE500:
 121:src/SWO_debug.c ****         SWO_send_int(*((uint8_t *)data + i), HEX);
 2260              		.loc 1 121 9 is_stmt 1 view .LVU635
 2261              	.LBB528:
 2262              	.LBB526:
 2263              	.LBB515:
 2264              	.LBB508:
 2265              	.LBB505:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2266              		.loc 2 2066 12 is_stmt 0 view .LVU636
 2267 002a D7F8803E 		ldr	r3, [r7, #3712]
 2268              	.LBE505:
 2269              	.LBE508:
 2270              	.LBE515:
 2271              	.LBE526:
 2272              	.LBE528:
 121:src/SWO_debug.c ****         SWO_send_int(*((uint8_t *)data + i), HEX);
 2273              		.loc 1 121 22 view .LVU637
 2274 002e 15F8010B 		ldrb	r0, [r5], #1	@ zero_extendqisi2
 2275              	.LVL128:
 2276              	.LBB529:
 2277              	.LBI500:
  92:src/SWO_debug.c ****     switch (base) {
 2278              		.loc 1 92 6 is_stmt 1 view .LVU638
 2279              	.LBB527:
  93:src/SWO_debug.c ****         case DEC:
ARM GAS  /tmp/ccT29lwb.s 			page 87


 2280              		.loc 1 93 5 view .LVU639
  99:src/SWO_debug.c ****         SWO_send_byte('x');
 2281              		.loc 1 99 9 view .LVU640
 2282              	.LBB516:
 2283              	.LBI502:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 2284              		.loc 1 39 6 view .LVU641
  44:src/SWO_debug.c ****     #endif
 2285              		.loc 1 44 9 view .LVU642
 2286              	.LBB509:
 2287              	.LBI503:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 2288              		.loc 2 2064 26 view .LVU643
 2289              	.LBB506:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2290              		.loc 2 2066 3 view .LVU644
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2291              		.loc 2 2066 6 is_stmt 0 view .LVU645
 2292 0032 D907     		lsls	r1, r3, #31
 2293 0034 0FD5     		bpl	.L295
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 2294              		.loc 2 2067 12 view .LVU646
 2295 0036 D7F8003E 		ldr	r3, [r7, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2296              		.loc 2 2066 48 discriminator 1 view .LVU647
 2297 003a DA07     		lsls	r2, r3, #31
 2298 003c 0BD5     		bpl	.L295
 2299              	.LBE506:
 2300              	.LBE509:
 2301              	.LBB510:
 2302              	.LBB511:
 2303              	.LBB512:
 2304              	.LBB513:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2305              		.loc 2 2069 30 is_stmt 1 view .LVU648
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2306              		.loc 2 2069 25 is_stmt 0 view .LVU649
 2307 003e 3B68     		ldr	r3, [r7]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2308              		.loc 2 2069 30 view .LVU650
 2309 0040 2BB9     		cbnz	r3, .L297
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2310              		.loc 2 2069 25 view .LVU651
 2311 0042 4FF06042 		mov	r2, #-536870912
 2312              	.L296:
2071:Drivers/CMSIS/Include/core_cm4.h ****     }
 2313              		.loc 2 2071 7 is_stmt 1 view .LVU652
 2314              		.syntax unified
 2315              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 2316 0046 00BF     		nop
 2317              	@ 0 "" 2
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2318              		.loc 2 2069 30 view .LVU653
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2319              		.loc 2 2069 25 is_stmt 0 view .LVU654
 2320              		.thumb
 2321              		.syntax unified
ARM GAS  /tmp/ccT29lwb.s 			page 88


 2322 0048 1368     		ldr	r3, [r2]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2323              		.loc 2 2069 30 view .LVU655
 2324 004a 002B     		cmp	r3, #0
 2325 004c FBD0     		beq	.L296
 2326              	.L297:
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 2327              		.loc 2 2073 5 is_stmt 1 view .LVU656
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 2328              		.loc 2 2073 22 is_stmt 0 view .LVU657
 2329 004e 4FF06043 		mov	r3, #-536870912
 2330 0052 3022     		movs	r2, #48
 2331 0054 1A70     		strb	r2, [r3]
 2332              		.loc 2 2075 3 is_stmt 1 view .LVU658
 2333              	.L295:
 2334              	.LBE513:
 2335              	.LBE512:
 2336              	.LBE511:
 2337              	.LBE510:
 2338              	.LBB514:
 2339              	.LBB507:
 2340              		.loc 2 2075 3 view .LVU659
 2341              	.LVL129:
 2342              		.loc 2 2075 3 is_stmt 0 view .LVU660
 2343              	.LBE507:
 2344              	.LBE514:
 2345              	.LBE516:
 100:src/SWO_debug.c ****         display_hex(value);
 2346              		.loc 1 100 9 is_stmt 1 view .LVU661
 2347              	.LBB517:
 2348              	.LBI517:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 2349              		.loc 1 39 6 view .LVU662
  44:src/SWO_debug.c ****     #endif
 2350              		.loc 1 44 9 view .LVU663
 2351              	.LBB518:
 2352              	.LBI518:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 2353              		.loc 2 2064 26 view .LVU664
 2354              	.LBB519:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2355              		.loc 2 2066 3 view .LVU665
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2356              		.loc 2 2066 12 is_stmt 0 view .LVU666
 2357 0056 D7F8803E 		ldr	r3, [r7, #3712]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2358              		.loc 2 2066 6 view .LVU667
 2359 005a DB07     		lsls	r3, r3, #31
 2360 005c 0FD5     		bpl	.L298
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 2361              		.loc 2 2067 12 view .LVU668
 2362 005e D7F8003E 		ldr	r3, [r7, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2363              		.loc 2 2066 48 discriminator 1 view .LVU669
 2364 0062 D907     		lsls	r1, r3, #31
 2365 0064 0BD5     		bpl	.L298
 2366              	.LBE519:
ARM GAS  /tmp/ccT29lwb.s 			page 89


 2367              	.LBE518:
 2368              	.LBB521:
 2369              	.LBB522:
 2370              	.LBB523:
 2371              	.LBB524:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2372              		.loc 2 2069 30 is_stmt 1 view .LVU670
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2373              		.loc 2 2069 25 is_stmt 0 view .LVU671
 2374 0066 3B68     		ldr	r3, [r7]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2375              		.loc 2 2069 30 view .LVU672
 2376 0068 2BB9     		cbnz	r3, .L300
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2377              		.loc 2 2069 25 view .LVU673
 2378 006a 4FF06042 		mov	r2, #-536870912
 2379              	.L299:
2071:Drivers/CMSIS/Include/core_cm4.h ****     }
 2380              		.loc 2 2071 7 is_stmt 1 view .LVU674
 2381              		.syntax unified
 2382              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 2383 006e 00BF     		nop
 2384              	@ 0 "" 2
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2385              		.loc 2 2069 30 view .LVU675
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2386              		.loc 2 2069 25 is_stmt 0 view .LVU676
 2387              		.thumb
 2388              		.syntax unified
 2389 0070 1368     		ldr	r3, [r2]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2390              		.loc 2 2069 30 view .LVU677
 2391 0072 002B     		cmp	r3, #0
 2392 0074 FBD0     		beq	.L299
 2393              	.L300:
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 2394              		.loc 2 2073 5 is_stmt 1 view .LVU678
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 2395              		.loc 2 2073 22 is_stmt 0 view .LVU679
 2396 0076 4FF06043 		mov	r3, #-536870912
 2397 007a 7822     		movs	r2, #120
 2398 007c 1A70     		strb	r2, [r3]
 2399              		.loc 2 2075 3 is_stmt 1 view .LVU680
 2400              	.L298:
 2401              	.LBE524:
 2402              	.LBE523:
 2403              	.LBE522:
 2404              	.LBE521:
 2405              	.LBB525:
 2406              	.LBB520:
 2407              		.loc 2 2075 3 view .LVU681
 2408              	.LVL130:
 2409              		.loc 2 2075 3 is_stmt 0 view .LVU682
 2410              	.LBE520:
 2411              	.LBE525:
 2412              	.LBE517:
 101:src/SWO_debug.c ****         break;
ARM GAS  /tmp/ccT29lwb.s 			page 90


 2413              		.loc 1 101 9 is_stmt 1 view .LVU683
 2414 007e FFF7FEFF 		bl	display_hex
 2415              	.LVL131:
 102:src/SWO_debug.c ****         
 2416              		.loc 1 102 9 view .LVU684
 102:src/SWO_debug.c ****         
 2417              		.loc 1 102 9 is_stmt 0 view .LVU685
 2418              	.LBE527:
 2419              	.LBE529:
 2420              		.loc 1 122 9 is_stmt 1 view .LVU686
 2421              		.loc 1 122 11 is_stmt 0 view .LVU687
 2422 0082 A5EB0803 		sub	r3, r5, r8
 2423 0086 013B     		subs	r3, r3, #1
 2424 0088 9E42     		cmp	r6, r3
 2425 008a 27D1     		bne	.L301
 2426              	.L308:
 120:src/SWO_debug.c ****         SWO_send_int(*((uint8_t *)data + i), HEX);
 2427              		.loc 1 120 37 is_stmt 1 discriminator 2 view .LVU688
 2428              	.LVL132:
 120:src/SWO_debug.c ****         SWO_send_int(*((uint8_t *)data + i), HEX);
 2429              		.loc 1 120 26 discriminator 1 view .LVU689
 2430 008c AC42     		cmp	r4, r5
 2431 008e CCD1     		bne	.L302
 2432              	.LVL133:
 2433              	.L303:
 120:src/SWO_debug.c ****         SWO_send_int(*((uint8_t *)data + i), HEX);
 2434              		.loc 1 120 26 is_stmt 0 discriminator 1 view .LVU690
 2435              	.LBE499:
 2436              	.LBB542:
 2437              	.LBB543:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2438              		.loc 1 49 12 is_stmt 1 view .LVU691
 2439 0090 1F48     		ldr	r0, .L367
 2440 0092 5D21     		movs	r1, #93
 2441              	.LBB544:
 2442              	.LBB545:
 2443              	.LBB546:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2444              		.loc 2 2066 12 is_stmt 0 view .LVU692
 2445 0094 4FF06043 		mov	r3, #-536870912
 2446 0098 02E0     		b	.L294
 2447              	.LVL134:
 2448              	.L309:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2449              		.loc 2 2066 12 view .LVU693
 2450              	.LBE546:
 2451              	.LBE545:
 2452              	.LBE544:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2453              		.loc 1 49 12 is_stmt 1 view .LVU694
 2454 009a 10F8011F 		ldrb	r1, [r0, #1]!	@ zero_extendqisi2
 2455              	.LVL135:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2456              		.loc 1 49 12 is_stmt 0 view .LVU695
 2457 009e 91B1     		cbz	r1, .L364
 2458              	.LVL136:
 2459              	.L294:
ARM GAS  /tmp/ccT29lwb.s 			page 91


  50:src/SWO_debug.c ****     }
 2460              		.loc 1 50 9 is_stmt 1 view .LVU696
 2461              	.LBB553:
 2462              	.LBI544:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 2463              		.loc 1 39 6 view .LVU697
  44:src/SWO_debug.c ****     #endif
 2464              		.loc 1 44 9 view .LVU698
 2465              	.LBB548:
 2466              	.LBI545:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 2467              		.loc 2 2064 26 view .LVU699
 2468              	.LBB547:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2469              		.loc 2 2066 3 view .LVU700
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2470              		.loc 2 2066 12 is_stmt 0 view .LVU701
 2471 00a0 D3F8802E 		ldr	r2, [r3, #3712]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2472              		.loc 2 2066 6 view .LVU702
 2473 00a4 D407     		lsls	r4, r2, #31
 2474 00a6 F8D5     		bpl	.L309
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 2475              		.loc 2 2067 12 view .LVU703
 2476 00a8 D3F8002E 		ldr	r2, [r3, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2477              		.loc 2 2066 48 discriminator 1 view .LVU704
 2478 00ac D207     		lsls	r2, r2, #31
 2479 00ae F4D5     		bpl	.L309
 2480              	.LBE547:
 2481              	.LBE548:
 2482              	.LBB549:
 2483              	.LBB550:
 2484              	.LBB551:
 2485              	.LBB552:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2486              		.loc 2 2069 30 is_stmt 1 view .LVU705
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2487              		.loc 2 2069 25 is_stmt 0 view .LVU706
 2488 00b0 1A68     		ldr	r2, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2489              		.loc 2 2069 30 view .LVU707
 2490 00b2 1AB9     		cbnz	r2, .L365
 2491              	.L310:
2071:Drivers/CMSIS/Include/core_cm4.h ****     }
 2492              		.loc 2 2071 7 is_stmt 1 view .LVU708
 2493              		.syntax unified
 2494              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 2495 00b4 00BF     		nop
 2496              	@ 0 "" 2
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2497              		.loc 2 2069 30 view .LVU709
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2498              		.loc 2 2069 25 is_stmt 0 view .LVU710
 2499              		.thumb
 2500              		.syntax unified
 2501 00b6 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/ccT29lwb.s 			page 92


2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2502              		.loc 2 2069 30 view .LVU711
 2503 00b8 002A     		cmp	r2, #0
 2504 00ba FBD0     		beq	.L310
 2505              	.L365:
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 2506              		.loc 2 2073 5 is_stmt 1 view .LVU712
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 2507              		.loc 2 2073 22 is_stmt 0 view .LVU713
 2508 00bc 1970     		strb	r1, [r3]
 2509              		.loc 2 2075 3 is_stmt 1 view .LVU714
 2510              	.LVL137:
 2511              		.loc 2 2075 3 is_stmt 0 view .LVU715
 2512              	.LBE552:
 2513              	.LBE551:
 2514              	.LBE550:
 2515              	.LBE549:
 2516              	.LBE553:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2517              		.loc 1 49 12 is_stmt 1 view .LVU716
 2518 00be 10F8011F 		ldrb	r1, [r0, #1]!	@ zero_extendqisi2
 2519              	.LVL138:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2520              		.loc 1 49 12 is_stmt 0 view .LVU717
 2521 00c2 0029     		cmp	r1, #0
 2522 00c4 ECD1     		bne	.L294
 2523              	.LVL139:
 2524              	.L364:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2525              		.loc 1 49 12 view .LVU718
 2526              	.LBE543:
 2527              	.LBE542:
 123:src/SWO_debug.c ****     }
 124:src/SWO_debug.c ****     SWO_send_str("]\n");
 125:src/SWO_debug.c **** }
 2528              		.loc 1 125 1 view .LVU719
 2529 00c6 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2530              	.LVL140:
 2531              	.L291:
 2532              	.LBB554:
 2533              	.LBB496:
 2534              	.LBB490:
 2535              	.LBB491:
 2536              	.LBB492:
 2537              	.LBB493:
2071:Drivers/CMSIS/Include/core_cm4.h ****     }
 2538              		.loc 2 2071 7 is_stmt 1 view .LVU720
 2539              		.syntax unified
 2540              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 2541 00ca 00BF     		nop
 2542              	@ 0 "" 2
 2543              		.thumb
 2544              		.syntax unified
 2545              	.L361:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2546              		.loc 2 2069 30 view .LVU721
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
ARM GAS  /tmp/ccT29lwb.s 			page 93


 2547              		.loc 2 2069 25 is_stmt 0 view .LVU722
 2548 00cc 1368     		ldr	r3, [r2]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2549              		.loc 2 2069 30 view .LVU723
 2550 00ce 002B     		cmp	r3, #0
 2551 00d0 FBD0     		beq	.L291
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 2552              		.loc 2 2073 5 is_stmt 1 view .LVU724
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 2553              		.loc 2 2073 22 is_stmt 0 view .LVU725
 2554 00d2 4FF06043 		mov	r3, #-536870912
 2555 00d6 5B22     		movs	r2, #91
 2556 00d8 1A70     		strb	r2, [r3]
 2557              		.loc 2 2075 3 is_stmt 1 view .LVU726
 2558              	.LBE493:
 2559              	.LBE492:
  46:src/SWO_debug.c **** 
 2560              		.loc 1 46 1 is_stmt 0 view .LVU727
 2561 00da 9EE7     		b	.L290
 2562              	.LVL141:
 2563              	.L301:
  46:src/SWO_debug.c **** 
 2564              		.loc 1 46 1 view .LVU728
 2565 00dc 0D48     		ldr	r0, .L367+4
 2566              	.LBE491:
 2567              	.LBE490:
 2568              	.LBE496:
 2569              	.LBE554:
 2570              	.LBB555:
 2571              	.LBB530:
 2572              	.LBB531:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2573              		.loc 1 49 12 view .LVU729
 2574 00de 2C21     		movs	r1, #44
 2575              	.LBB532:
 2576              	.LBB533:
 2577              	.LBB534:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2578              		.loc 2 2066 12 view .LVU730
 2579 00e0 4FF06043 		mov	r3, #-536870912
 2580 00e4 03E0     		b	.L307
 2581              	.LVL142:
 2582              	.L304:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2583              		.loc 2 2066 12 view .LVU731
 2584              	.LBE534:
 2585              	.LBE533:
 2586              	.LBE532:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2587              		.loc 1 49 12 is_stmt 1 view .LVU732
 2588 00e6 10F8011F 		ldrb	r1, [r0, #1]!	@ zero_extendqisi2
 2589              	.LVL143:
  49:src/SWO_debug.c ****         SWO_send_byte(*str++);
 2590              		.loc 1 49 12 is_stmt 0 view .LVU733
 2591 00ea 0029     		cmp	r1, #0
 2592 00ec CED0     		beq	.L308
 2593              	.LVL144:
ARM GAS  /tmp/ccT29lwb.s 			page 94


 2594              	.L307:
  50:src/SWO_debug.c ****     }
 2595              		.loc 1 50 9 is_stmt 1 view .LVU734
 2596              	.LBB541:
 2597              	.LBI532:
  39:src/SWO_debug.c ****     #ifdef USE_SERIAL
 2598              		.loc 1 39 6 view .LVU735
  44:src/SWO_debug.c ****     #endif
 2599              		.loc 1 44 9 view .LVU736
 2600              	.LBB536:
 2601              	.LBI533:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 2602              		.loc 2 2064 26 view .LVU737
 2603              	.LBB535:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2604              		.loc 2 2066 3 view .LVU738
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2605              		.loc 2 2066 12 is_stmt 0 view .LVU739
 2606 00ee D3F8802E 		ldr	r2, [r3, #3712]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2607              		.loc 2 2066 6 view .LVU740
 2608 00f2 D207     		lsls	r2, r2, #31
 2609 00f4 F7D5     		bpl	.L304
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 2610              		.loc 2 2067 12 view .LVU741
 2611 00f6 D3F8002E 		ldr	r2, [r3, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 2612              		.loc 2 2066 48 discriminator 1 view .LVU742
 2613 00fa D207     		lsls	r2, r2, #31
 2614 00fc F3D5     		bpl	.L304
 2615              	.LBE535:
 2616              	.LBE536:
 2617              	.LBB537:
 2618              	.LBB538:
 2619              	.LBB539:
 2620              	.LBB540:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2621              		.loc 2 2069 30 is_stmt 1 view .LVU743
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2622              		.loc 2 2069 25 is_stmt 0 view .LVU744
 2623 00fe 1A68     		ldr	r2, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2624              		.loc 2 2069 30 view .LVU745
 2625 0100 1AB9     		cbnz	r2, .L366
 2626              	.L305:
2071:Drivers/CMSIS/Include/core_cm4.h ****     }
 2627              		.loc 2 2071 7 is_stmt 1 view .LVU746
 2628              		.syntax unified
 2629              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 2630 0102 00BF     		nop
 2631              	@ 0 "" 2
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2632              		.loc 2 2069 30 view .LVU747
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2633              		.loc 2 2069 25 is_stmt 0 view .LVU748
 2634              		.thumb
 2635              		.syntax unified
ARM GAS  /tmp/ccT29lwb.s 			page 95


 2636 0104 1A68     		ldr	r2, [r3]
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 2637              		.loc 2 2069 30 view .LVU749
 2638 0106 002A     		cmp	r2, #0
 2639 0108 FBD0     		beq	.L305
 2640              	.L366:
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 2641              		.loc 2 2073 5 is_stmt 1 view .LVU750
2073:Drivers/CMSIS/Include/core_cm4.h ****   }
 2642              		.loc 2 2073 22 is_stmt 0 view .LVU751
 2643 010a 1970     		strb	r1, [r3]
 2644              		.loc 2 2075 3 is_stmt 1 view .LVU752
 2645              	.LBE540:
 2646              	.LBE539:
  46:src/SWO_debug.c **** 
 2647              		.loc 1 46 1 is_stmt 0 view .LVU753
 2648 010c EBE7     		b	.L304
 2649              	.L368:
 2650 010e 00BF     		.align	2
 2651              	.L367:
 2652 0110 00000000 		.word	.LC2
 2653 0114 04000000 		.word	.LC3
 2654              	.LBE538:
 2655              	.LBE537:
 2656              	.LBE541:
 2657              	.LBE531:
 2658              	.LBE530:
 2659              	.LBE555:
 2660              		.cfi_endproc
 2661              	.LFE150:
 2663              		.text
 2664              	.Letext0:
 2665              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 2666              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 2667              		.file 5 "/usr/arm-none-eabi/include/stdio.h"
ARM GAS  /tmp/ccT29lwb.s 			page 96


DEFINED SYMBOLS
                            *ABS*:00000000 SWO_debug.c
     /tmp/ccT29lwb.s:21     .text._pow10:00000000 $t
     /tmp/ccT29lwb.s:28     .text._pow10:00000000 _pow10
     /tmp/ccT29lwb.s:80     .text._pow16:00000000 $t
     /tmp/ccT29lwb.s:87     .text._pow16:00000000 _pow16
     /tmp/ccT29lwb.s:136    .text._pow2:00000000 $t
     /tmp/ccT29lwb.s:143    .text._pow2:00000000 _pow2
     /tmp/ccT29lwb.s:165    .text.SWO_init:00000000 $t
     /tmp/ccT29lwb.s:172    .text.SWO_init:00000000 SWO_init
     /tmp/ccT29lwb.s:185    .text.SWO_send_ln:00000000 $t
     /tmp/ccT29lwb.s:192    .text.SWO_send_ln:00000000 SWO_send_ln
     /tmp/ccT29lwb.s:272    .text.SWO_send_byte:00000000 $t
     /tmp/ccT29lwb.s:279    .text.SWO_send_byte:00000000 SWO_send_byte
     /tmp/ccT29lwb.s:354    .text.SWO_send_str:00000000 $t
     /tmp/ccT29lwb.s:361    .text.SWO_send_str:00000000 SWO_send_str
     /tmp/ccT29lwb.s:463    .text.SWO_send_str_ln:00000000 $t
     /tmp/ccT29lwb.s:470    .text.SWO_send_str_ln:00000000 SWO_send_str_ln
     /tmp/ccT29lwb.s:637    .rodata.display_dec.str1.4:00000000 $d
     /tmp/ccT29lwb.s:641    .text.display_dec:00000000 $t
     /tmp/ccT29lwb.s:648    .text.display_dec:00000000 display_dec
     /tmp/ccT29lwb.s:782    .text.display_dec:00000050 $d
     /tmp/ccT29lwb.s:787    .text.display_hex:00000000 $t
     /tmp/ccT29lwb.s:794    .text.display_hex:00000000 display_hex
     /tmp/ccT29lwb.s:1076   .text.display_bin:00000000 $t
     /tmp/ccT29lwb.s:1083   .text.display_bin:00000000 display_bin
     /tmp/ccT29lwb.s:1314   .text.SWO_send_int:00000000 $t
     /tmp/ccT29lwb.s:1321   .text.SWO_send_int:00000000 SWO_send_int
     /tmp/ccT29lwb.s:1977   .text.SWO_send_int:00000154 $d
     /tmp/ccT29lwb.s:1986   .rodata.SWO_send_float.str1.4:00000000 $d
     /tmp/ccT29lwb.s:1990   .text.SWO_send_float:00000000 $t
     /tmp/ccT29lwb.s:1997   .text.SWO_send_float:00000000 SWO_send_float
     /tmp/ccT29lwb.s:2142   .text.SWO_send_float:0000006c $d
     /tmp/ccT29lwb.s:2148   .rodata.SWO_send_hex.str1.4:00000000 $d
     /tmp/ccT29lwb.s:2155   .text.SWO_send_hex:00000000 $t
     /tmp/ccT29lwb.s:2162   .text.SWO_send_hex:00000000 SWO_send_hex
     /tmp/ccT29lwb.s:2652   .text.SWO_send_hex:00000110 $d

UNDEFINED SYMBOLS
sprintf
