/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module Q8DesignMealyFSM(clk, aresetn, x, z);
  input clk;
  wire clk;
  input aresetn;
  wire aresetn;
  input x;
  wire x;
  output z;
  reg z;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  reg [2:0] state;
  always @(posedge clk, negedge aresetn)
    if (!aresetn) state[0] <= 1'h1;
    else state[0] <= _02_;
  always @(posedge clk, negedge aresetn)
    if (!aresetn) state[1] <= 1'h0;
    else state[1] <= _03_;
  always @(posedge clk, negedge aresetn)
    if (!aresetn) state[2] <= 1'h0;
    else state[2] <= x;
  always @*
    if (!_09_) z = _00_;
  assign _03_ = _04_ & state[2];
  assign _02_ = _04_ & _01_;
  assign _09_ = _05_ & _08_;
  assign _08_ = _06_ & _07_;
  assign _01_ = state[0] | state[1];
  assign _00_ = state[1] ? x : 1'h0;
  assign _04_ = ~x;
  assign _07_ = ~state[1];
  assign _06_ = ~state[2];
  assign _05_ = ~state[0];
endmodule
