{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580148617588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580148617592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 27 23:10:17 2020 " "Processing started: Mon Jan 27 23:10:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580148617592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580148617592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hwag -c hwag " "Command: quartus_map --read_settings_files=on --write_settings_files=off hwag -c hwag" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580148617592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580148617787 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "buffer.sv(15) " "Verilog HDL warning at buffer.sv(15): extended using \"x\" or \"z\"" {  } { { "buffer.sv" "" { Text "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/buffer.sv" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1580148627523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hwag.sv 8 8 " "Found 8 design units, including 8 entities, in source file hwag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_z " "Found entity 1: buffer_z" {  } { { "buffer.sv" "" { Text "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/buffer.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580148627526 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_4_16 " "Found entity 2: decoder_4_16" {  } { { "decoder.sv" "" { Text "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580148627526 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder_8_row_column " "Found entity 3: decoder_8_row_column" {  } { { "decoder.sv" "" { Text "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/decoder.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580148627526 ""} { "Info" "ISGN_ENTITY_NAME" "4 d_ff_wide " "Found entity 4: d_ff_wide" {  } { { "flip_flop.sv" "" { Text "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/flip_flop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580148627526 ""} { "Info" "ISGN_ENTITY_NAME" "5 ssram_register " "Found entity 5: ssram_register" {  } { { "memory.sv" "" { Text "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/memory.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580148627526 ""} { "Info" "ISGN_ENTITY_NAME" "6 ssram_256 " "Found entity 6: ssram_256" {  } { { "memory.sv" "" { Text "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/memory.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580148627526 ""} { "Info" "ISGN_ENTITY_NAME" "7 multiplexer " "Found entity 7: multiplexer" {  } { { "mult_demult.sv" "" { Text "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/mult_demult.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580148627526 ""} { "Info" "ISGN_ENTITY_NAME" "8 hwag " "Found entity 8: hwag" {  } { { "hwag.sv" "" { Text "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/hwag.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580148627526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580148627526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580148627527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capture.sv 0 0 " "Found 0 design units, including 0 entities, in source file capture.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580148627527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 0 0 " "Found 0 design units, including 0 entities, in source file decoder.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580148627528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop.sv 0 0 " "Found 0 design units, including 0 entities, in source file flip_flop.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580148627528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_demult.sv 0 0 " "Found 0 design units, including 0 entities, in source file mult_demult.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580148627528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.sv 0 0 " "Found 0 design units, including 0 entities, in source file buffer.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580148627529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hwag " "Elaborating entity \"hwag\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580148627583 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ssram_out hwag.sv(20) " "Verilog HDL or VHDL warning at hwag.sv(20): object \"ssram_out\" assigned a value but never read" {  } { { "hwag.sv" "" { Text "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/hwag.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580148627584 "|hwag"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_8_row_column decoder_8_row_column:ssram_decoder " "Elaborating entity \"decoder_8_row_column\" for hierarchy \"decoder_8_row_column:ssram_decoder\"" {  } { { "hwag.sv" "ssram_decoder" { Text "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/hwag.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580148627601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_4_16 decoder_8_row_column:ssram_decoder\|decoder_4_16:row_decoder " "Elaborating entity \"decoder_4_16\" for hierarchy \"decoder_8_row_column:ssram_decoder\|decoder_4_16:row_decoder\"" {  } { { "decoder.sv" "row_decoder" { Text "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/decoder.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580148627602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssram_256 ssram_256:ssram " "Elaborating entity \"ssram_256\" for hierarchy \"ssram_256:ssram\"" {  } { { "hwag.sv" "ssram" { Text "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/hwag.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580148627604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff_wide ssram_256:ssram\|d_ff_wide:read_delay " "Elaborating entity \"d_ff_wide\" for hierarchy \"ssram_256:ssram\|d_ff_wide:read_delay\"" {  } { { "memory.sv" "read_delay" { Text "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/memory.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580148627610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssram_register ssram_256:ssram\|ssram_register:gen_ssram_block\[0\].ssram_block " "Elaborating entity \"ssram_register\" for hierarchy \"ssram_256:ssram\|ssram_register:gen_ssram_block\[0\].ssram_block\"" {  } { { "memory.sv" "gen_ssram_block\[0\].ssram_block" { Text "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/memory.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580148627611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff_wide ssram_256:ssram\|ssram_register:gen_ssram_block\[0\].ssram_block\|d_ff_wide:ssram_ff " "Elaborating entity \"d_ff_wide\" for hierarchy \"ssram_256:ssram\|ssram_register:gen_ssram_block\[0\].ssram_block\|d_ff_wide:ssram_ff\"" {  } { { "memory.sv" "ssram_ff" { Text "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/memory.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580148627612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_z ssram_256:ssram\|ssram_register:gen_ssram_block\[0\].ssram_block\|buffer_z:ssram_buffer " "Elaborating entity \"buffer_z\" for hierarchy \"ssram_256:ssram\|ssram_register:gen_ssram_block\[0\].ssram_block\|buffer_z:ssram_buffer\"" {  } { { "memory.sv" "ssram_buffer" { Text "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/memory.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580148627613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 buffer.sv(15) " "Verilog HDL assignment warning at buffer.sv(15): truncated value with size 32 to match size of target (16)" {  } { { "buffer.sv" "" { Text "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/buffer.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580148627614 "|hwag|ssram_256:ssram|ssram_register:gen_ssram_block[0].ssram_block|buffer_z:ssram_buffer"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1580148629349 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/output_files/hwag.map.smsg " "Generated suppressed messages file /home/ruslan/Desktop/ECU/FPGA/hwag/fpga_hwag_0,01/output_files/hwag.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580148630914 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580148631077 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580148631077 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2039 " "Implemented 2039 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580148631261 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580148631261 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1580148631261 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2011 " "Implemented 2011 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580148631261 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580148631261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "982 " "Peak virtual memory: 982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580148631280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 27 23:10:31 2020 " "Processing ended: Mon Jan 27 23:10:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580148631280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580148631280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580148631280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580148631280 ""}
