[file:.\..\..\..\version.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net_std.vhd]
Enabled=1
[file:.\..\..\..\config.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net_components.vhd]
Enabled=1
[file:.\..\..\..\..\trb3\base\trb3_components.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\lattice_ecp2m_fifo.vhd]
Enabled=1
[file:.\..\..\basic_type_declaration.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net_CRC8.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\basics\pulse_sync.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\basics\state_sync.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\basics\ram_16x8_dp.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\basics\ram_dp.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\basics\ram_dp_rw.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\lattice_ecp3_fifo_16x16_dualport.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x16_dualport.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\fifo\fifo_36x256_oreg.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\media_interfaces\ecp3_sfp\sfp_1_125_int.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\optical_link\f_divider.vhd]
Enabled=1
[file:.\..\..\signal_stretch.vhd]
Enabled=1
[file:.\..\..\BM_Trig_Logic.vhd]
Enabled=1
[file:.\..\..\Veto_Logic.vhd]
Enabled=1
[file:.\..\..\BM_control.vhd]
Enabled=1
[file:.\..\..\Veto_BM.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\fifo\fifo_18x1k_oreg.vhd]
Enabled=1
[file:.\..\..\..\..\trb3\base\code\input_statistics.vhd]
Enabled=1
[file:.\..\..\..\..\trb3\base\code\input_to_trigger_logic_record.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\fifo\fifo_9x2k_oreg.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\special\uart_trans.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\special\uart_rec.vhd]
Enabled=1
[file:.\..\..\..\..\trb3sc\code\debuguart.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\special\uart.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\special\spi_ltc2600.vhd]
Enabled=1
[file:.\..\..\..\..\trb3sc\code\lcd.vhd]
Enabled=1
[file:.\..\..\..\..\trb3\base\code\sedcheck.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\basics\ram.vhd]
Enabled=1
[file:.\..\..\..\..\trb3sc\code\spi_master_generic.vhd]
Enabled=1
[file:.\..\..\..\..\trb3sc\code\load_settings.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\special\fpga_reboot.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\spi_dpram_32_to_8.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\special\spi_databus_memory.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\special\spi_slim.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\special\spi_master.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_regio_bus_handler.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\special\spi_flash_and_fpga_reload_record.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_regio_bus_handler_record.vhd]
Enabled=1
[file:.\..\..\..\..\trb3\base\code\trb3_tools.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\special\handler_ipu.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\fifo\fifo_18x2k_oreg.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\fifo\fifo_18x256_oreg.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\fifo\fifo_36x32k_oreg.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\fifo\fifo_36x16k_oreg.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\fifo\fifo_36x8k_oreg.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\fifo\fifo_36x4k_oreg.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\fifo\fifo_36x2k_oreg.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\fifo\fifo_36x1k_oreg.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\fifo\fifo_36x512_oreg.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp2m\fifo\fifo_var_oreg.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\special\handler_data.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\special\handler_trigger_and_data.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\special\bus_register_handler.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\basics\signal_sync.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\basics\pulse_stretch.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\special\handler_lvl1.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net_sbuf6.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\fifo\fifo_19x16_obuf.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net_sbuf5.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net_sbuf.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_sbuf.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net_priority_encoder.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net_priority_arbiter.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_io_multiplexer.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_term_buf.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net_onewire.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\basics\rom_16x8.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\basics\ram_16x16_dp.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_addresses.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net_pattern_gen.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_regIO.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_ipudata.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_trigger.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net_dummy_fifo.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_dummy_fifo.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\lattice_ecp3_fifo_18x1k.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\trb_net16_fifo_arch.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_term.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_api_base.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_obuf_nodata.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net_CRC.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_obuf.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_term_ibuf.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_ibuf.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_iobuf.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_endpoint_hades_full.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\trb_net16_endpoint_hades_full_handler_record.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\lattice_ecp3_fifo_16bit_dualport.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\lattice\ecp3\trb_net_fifo_16bit_bram_dualport.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\media_interfaces\trb_net16_lsm_sfp.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd]
Enabled=1
[file:.\..\..\..\workdir\pll_in200_out100.vhd]
Enabled=1
[file:.\..\..\..\..\trbnet\special\trb_net_reset_handler.vhd]
Enabled=1
[file:.\..\..\..\trb3_periph_blank.vhd]
Enabled=1
[file:.\..\..\OrAll.vhd]
Enabled=1
[file:.\..\..\BackOr5.vhd]
Enabled=1
[file:.\..\..\Or8.vhd]
Enabled=1
[file:.\..\..\Or18.vhd]
Enabled=1
[file:.\..\..\And6.vhd]
Enabled=1
[file:.\..\..\PlaneOr.vhd]
Enabled=1
[file:.\..\..\signal_stretch_48.vhd]
Enabled=1
[file:.\..\..\BackOr3.vhd]
Enabled=1
[file:.\..\..\Or_plane_each.vhd]
Enabled=1
[file:.\..\..\signal_Delay.vhd]
Enabled=1
[file:.\..\tb_VetoLogic.vhd]
Enabled=1
[file:.\..\tb_BMLogic.vhd]
Enabled=1
[file:.\..\tb_VetoBM.vhd]
Enabled=1
[file:.\..\..\PulseStrectch.v]
Enabled=1
[file:.\..\..\..\project\tb_PulseStretch.vhd]
Enabled=1
[file:.\..\..\signal_stretch_many.vhd]
Enabled=1
[View]
Entity=tb_PulseStretch
Architecture=Behavioral
TopLevelType=1
[file:.\..\tb_PulseStretch.vhd]
Enabled=1
[file:.\..\..\LeadDelay.v]
Enabled=1
[file:.\..\..\..\project\retrigger.v]
Enabled=1
[file:.\..\..\Input_Reg.v]
Enabled=1
[file:.\..\..\DelayBit.v]
Enabled=1
[file:.\..\..\retrigger.v]
Enabled=1
