

================================================================
== Vitis HLS Report for 'VITIS_LOOP_40_4_proc70_Pipeline_VITIS_LOOP_40_4'
================================================================
* Date:           Wed Sep  6 08:48:57 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.948 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_4  |       13|       13|         3|          1|          1|    12|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     70|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      53|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      53|    115|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_87_p2          |         +|   0|  0|  13|           4|           1|
    |add_ln42_fu_97_p2          |         +|   0|  0|  13|          10|          10|
    |add_ln886_fu_113_p2        |         +|   0|  0|  31|          24|          24|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln40_fu_81_p2         |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  70|          44|          42|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_15      |   9|          2|    4|          8|
    |block_C_drainer_227_blk_n  |   9|          2|    1|          2|
    |j_fu_40                    |   9|          2|    4|          8|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   11|         22|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |C_2_addr_reg_130                  |  10|   0|   10|          0|
    |C_2_addr_reg_130_pp0_iter1_reg    |  10|   0|   10|          0|
    |add_ln886_reg_136                 |  24|   0|   24|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_fu_40                           |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  53|   0|   53|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_40_4_proc70_Pipeline_VITIS_LOOP_40_4|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_40_4_proc70_Pipeline_VITIS_LOOP_40_4|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_40_4_proc70_Pipeline_VITIS_LOOP_40_4|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_40_4_proc70_Pipeline_VITIS_LOOP_40_4|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_40_4_proc70_Pipeline_VITIS_LOOP_40_4|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_40_4_proc70_Pipeline_VITIS_LOOP_40_4|  return value|
|block_C_drainer_227_dout            |   in|   24|     ap_fifo|                              block_C_drainer_227|       pointer|
|block_C_drainer_227_num_data_valid  |   in|    2|     ap_fifo|                              block_C_drainer_227|       pointer|
|block_C_drainer_227_fifo_cap        |   in|    2|     ap_fifo|                              block_C_drainer_227|       pointer|
|block_C_drainer_227_empty_n         |   in|    1|     ap_fifo|                              block_C_drainer_227|       pointer|
|block_C_drainer_227_read            |  out|    1|     ap_fifo|                              block_C_drainer_227|       pointer|
|C_2_address0                        |  out|   10|   ap_memory|                                              C_2|         array|
|C_2_ce0                             |  out|    1|   ap_memory|                                              C_2|         array|
|C_2_we0                             |  out|    1|   ap_memory|                                              C_2|         array|
|C_2_d0                              |  out|   24|   ap_memory|                                              C_2|         array|
|C_2_address1                        |  out|   10|   ap_memory|                                              C_2|         array|
|C_2_ce1                             |  out|    1|   ap_memory|                                              C_2|         array|
|C_2_q1                              |   in|   24|   ap_memory|                                              C_2|         array|
|empty                               |   in|   10|     ap_none|                                            empty|        scalar|
+------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

