// Seed: 3738457205
module module_0 ();
  supply0 id_2;
  assign id_1 = id_1 == id_2;
  always @(posedge id_1) id_1 = id_2;
  id_3 :
  assert property (@(posedge ("" - 1)) id_1)
  else $display;
  wire id_4;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    input wor id_2,
    input tri id_3,
    output supply0 id_4,
    input uwire id_5,
    input wand id_6,
    input supply0 id_7,
    input tri id_8
);
  wire id_10;
  wire id_11;
  module_0 modCall_1 ();
endmodule
