{"Source Block": ["verilog-ethernet/rtl/eth_axis_rx_64.v@267:337@HdlStmProcess", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n        frame_ptr_reg <= 0;\n        input_axis_tready_reg <= 0;\n        output_eth_hdr_valid_reg <= 0;\n        output_eth_dest_mac_reg <= 0;\n        output_eth_src_mac_reg <= 0;\n        output_eth_type_reg <= 0;\n        save_axis_tdata_reg <= 0;\n        save_axis_tkeep_reg <= 0;\n        save_axis_tlast_reg <= 0;\n        save_axis_tuser_reg <= 0;\n        busy_reg <= 0;\n        error_header_early_termination_reg <= 0;\n    end else begin\n        state_reg <= state_next;\n\n        frame_ptr_reg <= frame_ptr_next;\n\n        input_axis_tready_reg <= input_axis_tready_next;\n\n        output_eth_hdr_valid_reg <= output_eth_hdr_valid_next;\n\n        error_header_early_termination_reg <= error_header_early_termination_next;\n\n        busy_reg <= state_next != STATE_IDLE;\n\n        // datapath\n        if (store_hdr_word_0) begin\n            output_eth_dest_mac_reg[47:40] <= input_axis_tdata[ 7: 0];\n            output_eth_dest_mac_reg[39:32] <= input_axis_tdata[15: 8];\n            output_eth_dest_mac_reg[31:24] <= input_axis_tdata[23:16];\n            output_eth_dest_mac_reg[23:16] <= input_axis_tdata[31:24];\n            output_eth_dest_mac_reg[15: 8] <= input_axis_tdata[39:32];\n            output_eth_dest_mac_reg[ 7: 0] <= input_axis_tdata[47:40];\n            output_eth_src_mac_reg[47:40] <= input_axis_tdata[55:48];\n            output_eth_src_mac_reg[39:32] <= input_axis_tdata[63:56];\n        end\n        if (store_hdr_word_1) begin\n            output_eth_src_mac_reg[31:24] <= input_axis_tdata[ 7: 0];\n            output_eth_src_mac_reg[23:16] <= input_axis_tdata[15: 8];\n            output_eth_src_mac_reg[15: 8] <= input_axis_tdata[23:16];\n            output_eth_src_mac_reg[ 7: 0] <= input_axis_tdata[31:24];\n            output_eth_type_reg[15:8] <= input_axis_tdata[39:32];\n            output_eth_type_reg[ 7:0] <= input_axis_tdata[47:40];\n        end\n\n        if (flush_save) begin\n            save_axis_tdata_reg <= 0;\n            save_axis_tkeep_reg <= 0;\n            save_axis_tlast_reg <= 0;\n            save_axis_tuser_reg <= 0;\n        end else if (transfer_in_save) begin\n            save_axis_tdata_reg <= input_axis_tdata;\n            save_axis_tkeep_reg <= input_axis_tkeep;\n            save_axis_tlast_reg <= input_axis_tlast;\n            save_axis_tuser_reg <= input_axis_tuser;\n        end\n    end\nend\n\n// output datapath logic\nreg [63:0] output_eth_payload_tdata_reg = 0;\nreg [7:0]  output_eth_payload_tkeep_reg = 0;\nreg        output_eth_payload_tvalid_reg = 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[275, "        frame_ptr_reg <= 0;\n"], [276, "        input_axis_tready_reg <= 0;\n"], [277, "        output_eth_hdr_valid_reg <= 0;\n"], [278, "        output_eth_dest_mac_reg <= 0;\n"], [279, "        output_eth_src_mac_reg <= 0;\n"], [280, "        output_eth_type_reg <= 0;\n"], [281, "        save_axis_tdata_reg <= 0;\n"], [282, "        save_axis_tkeep_reg <= 0;\n"], [283, "        save_axis_tlast_reg <= 0;\n"], [284, "        save_axis_tuser_reg <= 0;\n"], [285, "        busy_reg <= 0;\n"], [286, "        error_header_early_termination_reg <= 0;\n"], [301, "        if (store_hdr_word_0) begin\n"], [302, "            output_eth_dest_mac_reg[47:40] <= input_axis_tdata[ 7: 0];\n"], [303, "            output_eth_dest_mac_reg[39:32] <= input_axis_tdata[15: 8];\n"], [304, "            output_eth_dest_mac_reg[31:24] <= input_axis_tdata[23:16];\n"], [305, "            output_eth_dest_mac_reg[23:16] <= input_axis_tdata[31:24];\n"], [306, "            output_eth_dest_mac_reg[15: 8] <= input_axis_tdata[39:32];\n"], [307, "            output_eth_dest_mac_reg[ 7: 0] <= input_axis_tdata[47:40];\n"], [308, "            output_eth_src_mac_reg[47:40] <= input_axis_tdata[55:48];\n"], [309, "            output_eth_src_mac_reg[39:32] <= input_axis_tdata[63:56];\n"], [310, "        end\n"], [311, "        if (store_hdr_word_1) begin\n"], [312, "            output_eth_src_mac_reg[31:24] <= input_axis_tdata[ 7: 0];\n"], [313, "            output_eth_src_mac_reg[23:16] <= input_axis_tdata[15: 8];\n"], [314, "            output_eth_src_mac_reg[15: 8] <= input_axis_tdata[23:16];\n"], [315, "            output_eth_src_mac_reg[ 7: 0] <= input_axis_tdata[31:24];\n"], [316, "            output_eth_type_reg[15:8] <= input_axis_tdata[39:32];\n"], [317, "            output_eth_type_reg[ 7:0] <= input_axis_tdata[47:40];\n"], [318, "        end\n"], [321, "            save_axis_tdata_reg <= 0;\n"], [322, "            save_axis_tkeep_reg <= 0;\n"], [323, "            save_axis_tlast_reg <= 0;\n"], [324, "            save_axis_tuser_reg <= 0;\n"], [326, "            save_axis_tdata_reg <= input_axis_tdata;\n"], [327, "            save_axis_tkeep_reg <= input_axis_tkeep;\n"], [329, "            save_axis_tuser_reg <= input_axis_tuser;\n"], [332, "end\n"]], "Add": [[286, "        frame_ptr_reg <= 8'd0;\n"], [286, "        input_axis_tready_reg <= 1'b0;\n"], [286, "        output_eth_hdr_valid_reg <= 1'b0;\n"], [286, "        save_axis_tlast_reg <= 1'b0;\n"], [286, "        busy_reg <= 1'b0;\n"], [286, "        error_header_early_termination_reg <= 1'b0;\n"], [324, "            save_axis_tlast_reg <= 1'b0;\n"]]}}