<stg><name>myproject</name>


<trans_list>

<trans id="282" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="208" op_0_bw="208" op_1_bw="208">
<![CDATA[
entry:14 %input_11_read = read i208 @_ssdm_op_Read.ap_vld.i208P0A, i208 %input_11

]]></Node>
<StgValue><ssdm name="input_11_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %trunc_ln30_1 = partselect i9 @_ssdm_op_PartSelect.i9.i208.i32.i32, i208 %input_11_read, i32 3, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln30_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="32">
<![CDATA[
entry:16 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i32, i208 %input_11_read, i32 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="1">
<![CDATA[
entry:17 %zext_ln30 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:18 %add_ln30 = add i9 %trunc_ln30_1, i9 %zext_ln30

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
entry:19 %layer2_out = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln30, i2 0

]]></Node>
<StgValue><ssdm name="layer2_out"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20 %trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i208.i32.i32, i208 %input_11_read, i32 16, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:21 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_11_read, i208 15

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="1">
<![CDATA[
entry:22 %zext_ln31 = zext i1 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:23 %add_ln31 = add i9 %trunc_ln, i9 %zext_ln31

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
entry:24 %layer2_out_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln31, i2 0

]]></Node>
<StgValue><ssdm name="layer2_out_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %trunc_ln1 = partselect i10 @_ssdm_op_PartSelect.i10.i208.i32.i32, i208 %input_11_read, i32 28, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:26 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_11_read, i208 27

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="1">
<![CDATA[
entry:27 %zext_ln32 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:28 %add_ln32 = add i10 %trunc_ln1, i10 %zext_ln32

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
entry:29 %layer2_out_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln32, i1 0

]]></Node>
<StgValue><ssdm name="layer2_out_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:30 %trunc_ln2 = partselect i10 @_ssdm_op_PartSelect.i10.i208.i32.i32, i208 %input_11_read, i32 41, i32 50

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:31 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_11_read, i208 40

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="1">
<![CDATA[
entry:32 %zext_ln33 = zext i1 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:33 %add_ln33 = add i10 %trunc_ln2, i10 %zext_ln33

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
entry:34 %layer2_out_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln33, i1 0

]]></Node>
<StgValue><ssdm name="layer2_out_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:35 %trunc_ln3 = partselect i10 @_ssdm_op_PartSelect.i10.i208.i32.i32, i208 %input_11_read, i32 54, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:36 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_11_read, i208 53

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="1">
<![CDATA[
entry:37 %zext_ln34 = zext i1 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:38 %add_ln34 = add i10 %trunc_ln3, i10 %zext_ln34

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
entry:39 %layer2_out_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln34, i1 0

]]></Node>
<StgValue><ssdm name="layer2_out_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:40 %trunc_ln4 = partselect i10 @_ssdm_op_PartSelect.i10.i208.i32.i32, i208 %input_11_read, i32 68, i32 77

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:41 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_11_read, i208 67

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="1">
<![CDATA[
entry:42 %zext_ln35 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:43 %add_ln35 = add i10 %trunc_ln4, i10 %zext_ln35

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
entry:44 %layer2_out_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %add_ln35, i2 0

]]></Node>
<StgValue><ssdm name="layer2_out_5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:45 %trunc_ln5 = partselect i7 @_ssdm_op_PartSelect.i7.i208.i32.i32, i208 %input_11_read, i32 83, i32 89

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:46 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_11_read, i208 82

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="1">
<![CDATA[
entry:47 %zext_ln36 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:48 %add_ln36 = add i7 %trunc_ln5, i7 %zext_ln36

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
entry:49 %layer2_out_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln36, i4 0

]]></Node>
<StgValue><ssdm name="layer2_out_6"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="6" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:50 %trunc_ln6 = partselect i6 @_ssdm_op_PartSelect.i6.i208.i32.i32, i208 %input_11_read, i32 97, i32 102

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:51 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_11_read, i208 96

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="1">
<![CDATA[
entry:52 %zext_ln37 = zext i1 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:53 %add_ln37 = add i6 %trunc_ln6, i6 %zext_ln37

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
entry:54 %layer2_out_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %add_ln37, i5 0

]]></Node>
<StgValue><ssdm name="layer2_out_7"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:55 %trunc_ln7 = partselect i6 @_ssdm_op_PartSelect.i6.i208.i32.i32, i208 %input_11_read, i32 110, i32 115

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:56 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_11_read, i208 109

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="1">
<![CDATA[
entry:57 %zext_ln38 = zext i1 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:58 %add_ln38 = add i6 %trunc_ln7, i6 %zext_ln38

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
entry:59 %layer2_out_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %add_ln38, i5 0

]]></Node>
<StgValue><ssdm name="layer2_out_8"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:60 %trunc_ln8 = partselect i7 @_ssdm_op_PartSelect.i7.i208.i32.i32, i208 %input_11_read, i32 121, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:61 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_11_read, i208 120

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="1">
<![CDATA[
entry:62 %zext_ln39 = zext i1 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:63 %add_ln39 = add i7 %trunc_ln8, i7 %zext_ln39

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
entry:64 %layer2_out_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add_ln39, i3 0

]]></Node>
<StgValue><ssdm name="layer2_out_9"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:65 %trunc_ln9 = partselect i6 @_ssdm_op_PartSelect.i6.i208.i32.i32, i208 %input_11_read, i32 135, i32 140

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:66 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_11_read, i208 134

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="1">
<![CDATA[
entry:67 %zext_ln40 = zext i1 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:68 %add_ln40 = add i6 %trunc_ln9, i6 %zext_ln40

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry:69 %layer2_out_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln40, i4 0

]]></Node>
<StgValue><ssdm name="layer2_out_14"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:70 %trunc_ln10 = partselect i6 @_ssdm_op_PartSelect.i6.i208.i32.i32, i208 %input_11_read, i32 148, i32 153

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:71 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_11_read, i208 147

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="1">
<![CDATA[
entry:72 %zext_ln41 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:73 %add_ln41 = add i6 %trunc_ln10, i6 %zext_ln41

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry:74 %layer2_out_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln41, i4 0

]]></Node>
<StgValue><ssdm name="layer2_out_10"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:75 %trunc_ln11 = partselect i7 @_ssdm_op_PartSelect.i7.i208.i32.i32, i208 %input_11_read, i32 160, i32 166

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:76 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_11_read, i208 159

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="1">
<![CDATA[
entry:77 %zext_ln42 = zext i1 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:78 %add_ln42 = add i7 %trunc_ln11, i7 %zext_ln42

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
entry:79 %layer2_out_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add_ln42, i3 0

]]></Node>
<StgValue><ssdm name="layer2_out_11"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="5" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:80 %trunc_ln12 = partselect i5 @_ssdm_op_PartSelect.i5.i208.i32.i32, i208 %input_11_read, i32 175, i32 179

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:81 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_11_read, i208 174

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="1">
<![CDATA[
entry:82 %zext_ln43 = zext i1 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:83 %add_ln43 = add i5 %trunc_ln12, i5 %zext_ln43

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry:84 %layer2_out_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln43, i5 0

]]></Node>
<StgValue><ssdm name="layer2_out_12"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:85 %trunc_ln13 = partselect i12 @_ssdm_op_PartSelect.i12.i208.i32.i32, i208 %input_11_read, i32 183, i32 194

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:86 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_11_read, i208 182

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="1">
<![CDATA[
entry:87 %zext_ln44 = zext i1 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:88 %layer2_out_15 = add i12 %trunc_ln13, i12 %zext_ln44

]]></Node>
<StgValue><ssdm name="layer2_out_15"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="208" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:89 %trunc_ln14 = partselect i8 @_ssdm_op_PartSelect.i8.i208.i32.i32, i208 %input_11_read, i32 199, i32 206

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="208" op_2_bw="208">
<![CDATA[
entry:90 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i208.i208, i208 %input_11_read, i208 198

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1">
<![CDATA[
entry:91 %zext_ln45 = zext i1 %tmp_47

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:92 %add_ln45 = add i8 %trunc_ln14, i8 %zext_ln45

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:93 %layer2_out_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %add_ln45, i3 0

]]></Node>
<StgValue><ssdm name="layer2_out_13"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="247" op_0_bw="247" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="12" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="10" op_14_bw="10" op_15_bw="12" op_16_bw="11">
<![CDATA[
entry:94 %call_ret1 = call i247 @dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3>, i11 %layer2_out, i11 %layer2_out_1, i11 %layer2_out_2, i11 %layer2_out_3, i11 %layer2_out_4, i12 %layer2_out_5, i11 %layer2_out_6, i11 %layer2_out_7, i11 %layer2_out_8, i10 %layer2_out_9, i10 %layer2_out_14, i10 %layer2_out_10, i10 %layer2_out_11, i10 %layer2_out_12, i12 %layer2_out_15, i11 %layer2_out_13

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="91" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="247" op_0_bw="247" op_1_bw="11" op_2_bw="11" op_3_bw="11" op_4_bw="11" op_5_bw="11" op_6_bw="12" op_7_bw="11" op_8_bw="11" op_9_bw="11" op_10_bw="10" op_11_bw="10" op_12_bw="10" op_13_bw="10" op_14_bw="10" op_15_bw="12" op_16_bw="11">
<![CDATA[
entry:94 %call_ret1 = call i247 @dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<13, 8, 5, 3, 0>, config3>, i11 %layer2_out, i11 %layer2_out_1, i11 %layer2_out_2, i11 %layer2_out_3, i11 %layer2_out_4, i12 %layer2_out_5, i11 %layer2_out_6, i11 %layer2_out_7, i11 %layer2_out_8, i10 %layer2_out_9, i10 %layer2_out_14, i10 %layer2_out_10, i10 %layer2_out_11, i10 %layer2_out_12, i12 %layer2_out_15, i11 %layer2_out_13

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="247">
<![CDATA[
entry:95 %layer3_out = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="247">
<![CDATA[
entry:96 %layer3_out_1 = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="247">
<![CDATA[
entry:97 %layer3_out_2 = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="247">
<![CDATA[
entry:98 %layer3_out_3 = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_3"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="247">
<![CDATA[
entry:99 %layer3_out_4 = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_4"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="247">
<![CDATA[
entry:100 %layer3_out_5 = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_5"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="247">
<![CDATA[
entry:101 %layer3_out_6 = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_6"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="247">
<![CDATA[
entry:102 %layer3_out_7 = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_7"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="247">
<![CDATA[
entry:103 %layer3_out_8 = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_8"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="247">
<![CDATA[
entry:104 %layer3_out_9 = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_9"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="247">
<![CDATA[
entry:105 %layer3_out_18 = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_18"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="13" op_0_bw="247">
<![CDATA[
entry:106 %layer3_out_10 = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_10"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="247">
<![CDATA[
entry:107 %layer3_out_11 = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_11"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="247">
<![CDATA[
entry:108 %layer3_out_12 = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_12"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="13" op_0_bw="247">
<![CDATA[
entry:109 %layer3_out_13 = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_13"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="247">
<![CDATA[
entry:110 %layer3_out_14 = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_14"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="13" op_0_bw="247">
<![CDATA[
entry:111 %layer3_out_15 = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_15"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="247">
<![CDATA[
entry:112 %layer3_out_16 = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_16"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="247">
<![CDATA[
entry:113 %layer3_out_17 = extractvalue i247 %call_ret1

]]></Node>
<StgValue><ssdm name="layer3_out_17"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="111" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="228" op_0_bw="228" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="13" op_10_bw="13" op_11_bw="13" op_12_bw="13" op_13_bw="13" op_14_bw="13" op_15_bw="13" op_16_bw="13" op_17_bw="13" op_18_bw="13" op_19_bw="13">
<![CDATA[
entry:114 %call_ret = call i228 @relu<ap_fixed<13, 8, 5, 3, 0>, ap_ufixed<12, 7, 5, 3, 0>, ReLU_config6>, i13 %layer3_out, i13 %layer3_out_1, i13 %layer3_out_2, i13 %layer3_out_3, i13 %layer3_out_4, i13 %layer3_out_5, i13 %layer3_out_6, i13 %layer3_out_7, i13 %layer3_out_8, i13 %layer3_out_9, i13 %layer3_out_18, i13 %layer3_out_10, i13 %layer3_out_11, i13 %layer3_out_12, i13 %layer3_out_13, i13 %layer3_out_14, i13 %layer3_out_15, i13 %layer3_out_16, i13 %layer3_out_17

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="228">
<![CDATA[
entry:115 %layer6_out = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="228">
<![CDATA[
entry:116 %layer6_out_1 = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out_1"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="228">
<![CDATA[
entry:117 %layer6_out_2 = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out_2"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="228">
<![CDATA[
entry:118 %layer6_out_3 = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out_3"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="228">
<![CDATA[
entry:119 %layer6_out_4 = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out_4"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="228">
<![CDATA[
entry:120 %layer6_out_5 = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out_5"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="228">
<![CDATA[
entry:121 %layer6_out_6 = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out_6"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="228">
<![CDATA[
entry:122 %layer6_out_7 = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out_7"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="228">
<![CDATA[
entry:123 %layer6_out_8 = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out_8"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="228">
<![CDATA[
entry:124 %layer6_out_9 = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out_9"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="228">
<![CDATA[
entry:125 %layer6_out_18 = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out_18"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="228">
<![CDATA[
entry:126 %layer6_out_10 = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out_10"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="228">
<![CDATA[
entry:127 %layer6_out_11 = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out_11"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="228">
<![CDATA[
entry:128 %layer6_out_12 = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out_12"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="228">
<![CDATA[
entry:129 %layer6_out_13 = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out_13"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="228">
<![CDATA[
entry:130 %layer6_out_14 = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out_14"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="228">
<![CDATA[
entry:131 %layer6_out_15 = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out_15"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="228">
<![CDATA[
entry:132 %layer6_out_16 = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out_16"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="228">
<![CDATA[
entry:133 %layer6_out_17 = extractvalue i228 %call_ret

]]></Node>
<StgValue><ssdm name="layer6_out_17"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:134 %tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i12.i32.i32, i12 %layer6_out, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:136 %tmp_15 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %layer6_out_1, i32 1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:138 %tmp_16 = partselect i5 @_ssdm_op_PartSelect.i5.i12.i32.i32, i12 %layer6_out_2, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:140 %tmp_17 = partselect i5 @_ssdm_op_PartSelect.i5.i12.i32.i32, i12 %layer6_out_3, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:142 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %layer6_out_4, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:144 %tmp_19 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %layer6_out_5, i32 5, i32 8

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:146 %tmp_20 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %layer6_out_6, i32 2, i32 10

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:148 %tmp_21 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %layer6_out_7, i32 2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:150 %tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %layer6_out_8, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="12">
<![CDATA[
entry:152 %layer7_out_17 = trunc i12 %layer6_out_9

]]></Node>
<StgValue><ssdm name="layer7_out_17"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:153 %tmp_23 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %layer6_out_18, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:155 %tmp_24 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %layer6_out_10, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:157 %tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %layer6_out_11, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:159 %tmp_26 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %layer6_out_12, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:161 %tmp_27 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %layer6_out_13, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:163 %tmp_28 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %layer6_out_14, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:165 %tmp_29 = partselect i5 @_ssdm_op_PartSelect.i5.i12.i32.i32, i12 %layer6_out_15, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:167 %tmp_30 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %layer6_out_16, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:169 %tmp_31 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %layer6_out_17, i32 3, i32 8

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:135 %layer7_out = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_s, i4 0

]]></Node>
<StgValue><ssdm name="layer7_out"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
entry:137 %layer7_out_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp_15, i1 0

]]></Node>
<StgValue><ssdm name="layer7_out_1"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:139 %layer7_out_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_16, i4 0

]]></Node>
<StgValue><ssdm name="layer7_out_2"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:141 %layer7_out_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_17, i4 0

]]></Node>
<StgValue><ssdm name="layer7_out_3"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:143 %layer7_out_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_18, i1 0

]]></Node>
<StgValue><ssdm name="layer7_out_4"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
entry:145 %layer7_out_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %tmp_19, i5 0

]]></Node>
<StgValue><ssdm name="layer7_out_5"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
entry:147 %layer7_out_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %tmp_20, i2 0

]]></Node>
<StgValue><ssdm name="layer7_out_6"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:149 %layer7_out_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %tmp_21, i2 0

]]></Node>
<StgValue><ssdm name="layer7_out_7"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:151 %layer7_out_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_22, i3 0

]]></Node>
<StgValue><ssdm name="layer7_out_8"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry:154 %layer7_out_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %tmp_23, i4 0

]]></Node>
<StgValue><ssdm name="layer7_out_18"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:156 %layer7_out_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_24, i3 0

]]></Node>
<StgValue><ssdm name="layer7_out_9"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:158 %layer7_out_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_25, i3 0

]]></Node>
<StgValue><ssdm name="layer7_out_10"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
entry:160 %layer7_out_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %tmp_26, i3 0

]]></Node>
<StgValue><ssdm name="layer7_out_11"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
entry:162 %layer7_out_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp_27, i1 0

]]></Node>
<StgValue><ssdm name="layer7_out_12"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry:164 %layer7_out_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %tmp_28, i4 0

]]></Node>
<StgValue><ssdm name="layer7_out_13"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry:166 %layer7_out_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_29, i5 0

]]></Node>
<StgValue><ssdm name="layer7_out_14"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry:168 %layer7_out_15 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %tmp_30, i4 0

]]></Node>
<StgValue><ssdm name="layer7_out_15"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:170 %layer7_out_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %tmp_31, i3 0

]]></Node>
<StgValue><ssdm name="layer7_out_16"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="117" op_0_bw="117" op_1_bw="9" op_2_bw="10" op_3_bw="9" op_4_bw="9" op_5_bw="9" op_6_bw="9" op_7_bw="11" op_8_bw="9" op_9_bw="11" op_10_bw="9" op_11_bw="10" op_12_bw="9" op_13_bw="11" op_14_bw="7" op_15_bw="12" op_16_bw="10" op_17_bw="10" op_18_bw="10" op_19_bw="9">
<![CDATA[
entry:171 %call_ret2 = call i117 @dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8>, i9 %layer7_out, i10 %layer7_out_1, i9 %layer7_out_2, i9 %layer7_out_3, i9 %layer7_out_4, i9 %layer7_out_5, i11 %layer7_out_6, i9 %layer7_out_7, i11 %layer7_out_8, i9 %layer7_out_17, i10 %layer7_out_18, i9 %layer7_out_9, i11 %layer7_out_10, i7 %layer7_out_11, i12 %layer7_out_12, i10 %layer7_out_13, i10 %layer7_out_14, i10 %layer7_out_15, i9 %layer7_out_16

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="169" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="117" op_0_bw="117" op_1_bw="9" op_2_bw="10" op_3_bw="9" op_4_bw="9" op_5_bw="9" op_6_bw="9" op_7_bw="11" op_8_bw="9" op_9_bw="11" op_10_bw="9" op_11_bw="10" op_12_bw="9" op_13_bw="11" op_14_bw="7" op_15_bw="12" op_16_bw="10" op_17_bw="10" op_18_bw="10" op_19_bw="9">
<![CDATA[
entry:171 %call_ret2 = call i117 @dense_latency<ap_ufixed<12, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config8>, i9 %layer7_out, i10 %layer7_out_1, i9 %layer7_out_2, i9 %layer7_out_3, i9 %layer7_out_4, i9 %layer7_out_5, i11 %layer7_out_6, i9 %layer7_out_7, i11 %layer7_out_8, i9 %layer7_out_17, i10 %layer7_out_18, i9 %layer7_out_9, i11 %layer7_out_10, i7 %layer7_out_11, i12 %layer7_out_12, i10 %layer7_out_13, i10 %layer7_out_14, i10 %layer7_out_15, i9 %layer7_out_16

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="117">
<![CDATA[
entry:172 %layer8_out = extractvalue i117 %call_ret2

]]></Node>
<StgValue><ssdm name="layer8_out"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="117">
<![CDATA[
entry:173 %layer8_out_1 = extractvalue i117 %call_ret2

]]></Node>
<StgValue><ssdm name="layer8_out_1"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="117">
<![CDATA[
entry:174 %layer8_out_2 = extractvalue i117 %call_ret2

]]></Node>
<StgValue><ssdm name="layer8_out_2"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="13" op_0_bw="117">
<![CDATA[
entry:175 %layer8_out_3 = extractvalue i117 %call_ret2

]]></Node>
<StgValue><ssdm name="layer8_out_3"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="117">
<![CDATA[
entry:176 %layer8_out_4 = extractvalue i117 %call_ret2

]]></Node>
<StgValue><ssdm name="layer8_out_4"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="117">
<![CDATA[
entry:177 %layer8_out_5 = extractvalue i117 %call_ret2

]]></Node>
<StgValue><ssdm name="layer8_out_5"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="13" op_0_bw="117">
<![CDATA[
entry:178 %layer8_out_6 = extractvalue i117 %call_ret2

]]></Node>
<StgValue><ssdm name="layer8_out_6"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="117">
<![CDATA[
entry:179 %layer8_out_7 = extractvalue i117 %call_ret2

]]></Node>
<StgValue><ssdm name="layer8_out_7"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="117">
<![CDATA[
entry:180 %layer8_out_8 = extractvalue i117 %call_ret2

]]></Node>
<StgValue><ssdm name="layer8_out_8"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="81" op_0_bw="81" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="13">
<![CDATA[
entry:181 %call_ret3 = call i81 @relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>, i13 %layer8_out, i13 %layer8_out_1, i13 %layer8_out_2, i13 %layer8_out_3, i13 %layer8_out_4, i13 %layer8_out_5, i13 %layer8_out_6, i13 %layer8_out_7, i13 %layer8_out_8

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="81">
<![CDATA[
entry:182 %layer11_out = extractvalue i81 %call_ret3

]]></Node>
<StgValue><ssdm name="layer11_out"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="81">
<![CDATA[
entry:183 %layer11_out_1 = extractvalue i81 %call_ret3

]]></Node>
<StgValue><ssdm name="layer11_out_1"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="81">
<![CDATA[
entry:184 %layer11_out_2 = extractvalue i81 %call_ret3

]]></Node>
<StgValue><ssdm name="layer11_out_2"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="81">
<![CDATA[
entry:185 %layer11_out_3 = extractvalue i81 %call_ret3

]]></Node>
<StgValue><ssdm name="layer11_out_3"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="81">
<![CDATA[
entry:186 %layer11_out_4 = extractvalue i81 %call_ret3

]]></Node>
<StgValue><ssdm name="layer11_out_4"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="81">
<![CDATA[
entry:187 %layer11_out_5 = extractvalue i81 %call_ret3

]]></Node>
<StgValue><ssdm name="layer11_out_5"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="81">
<![CDATA[
entry:188 %layer11_out_6 = extractvalue i81 %call_ret3

]]></Node>
<StgValue><ssdm name="layer11_out_6"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="81">
<![CDATA[
entry:189 %layer11_out_7 = extractvalue i81 %call_ret3

]]></Node>
<StgValue><ssdm name="layer11_out_7"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="81">
<![CDATA[
entry:190 %layer11_out_8 = extractvalue i81 %call_ret3

]]></Node>
<StgValue><ssdm name="layer11_out_8"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:191 %tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %layer11_out, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:193 %tmp_33 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %layer11_out_1, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:195 %tmp_34 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %layer11_out_2, i32 2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:197 %tmp_35 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %layer11_out_3, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:199 %tmp_36 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %layer11_out_4, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="9">
<![CDATA[
entry:201 %layer12_out_5 = trunc i9 %layer11_out_5

]]></Node>
<StgValue><ssdm name="layer12_out_5"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:202 %tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %layer11_out_6, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="6" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:204 %tmp_38 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %layer11_out_7, i32 1, i32 6

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:206 %tmp_39 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %layer11_out_8, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:192 %layer12_out = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_32, i1 0

]]></Node>
<StgValue><ssdm name="layer12_out"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:194 %layer12_out_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_33, i1 0

]]></Node>
<StgValue><ssdm name="layer12_out_1"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:196 %layer12_out_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %tmp_34, i2 0

]]></Node>
<StgValue><ssdm name="layer12_out_2"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
entry:198 %layer12_out_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_35, i2 0

]]></Node>
<StgValue><ssdm name="layer12_out_3"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
entry:200 %layer12_out_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_36, i2 0

]]></Node>
<StgValue><ssdm name="layer12_out_4"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
entry:203 %layer12_out_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_37, i1 0

]]></Node>
<StgValue><ssdm name="layer12_out_6"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
entry:205 %layer12_out_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %tmp_38, i1 0

]]></Node>
<StgValue><ssdm name="layer12_out_7"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
entry:207 %layer12_out_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_39, i2 0

]]></Node>
<StgValue><ssdm name="layer12_out_8"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="104" op_0_bw="104" op_1_bw="9" op_2_bw="8" op_3_bw="9" op_4_bw="7" op_5_bw="8" op_6_bw="7" op_7_bw="9" op_8_bw="7" op_9_bw="7">
<![CDATA[
entry:208 %call_ret4 = call i104 @dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13>, i9 %layer12_out, i8 %layer12_out_1, i9 %layer12_out_2, i7 %layer12_out_3, i8 %layer12_out_4, i7 %layer12_out_5, i9 %layer12_out_6, i7 %layer12_out_7, i7 %layer12_out_8

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="207" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="104" op_0_bw="104" op_1_bw="9" op_2_bw="8" op_3_bw="9" op_4_bw="7" op_5_bw="8" op_6_bw="7" op_7_bw="9" op_8_bw="7" op_9_bw="7">
<![CDATA[
entry:208 %call_ret4 = call i104 @dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<13, 11, 5, 3, 0>, config13>, i9 %layer12_out, i8 %layer12_out_1, i9 %layer12_out_2, i7 %layer12_out_3, i8 %layer12_out_4, i7 %layer12_out_5, i9 %layer12_out_6, i7 %layer12_out_7, i7 %layer12_out_8

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="104">
<![CDATA[
entry:209 %layer13_out = extractvalue i104 %call_ret4

]]></Node>
<StgValue><ssdm name="layer13_out"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="104">
<![CDATA[
entry:210 %layer13_out_1 = extractvalue i104 %call_ret4

]]></Node>
<StgValue><ssdm name="layer13_out_1"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="104">
<![CDATA[
entry:211 %layer13_out_2 = extractvalue i104 %call_ret4

]]></Node>
<StgValue><ssdm name="layer13_out_2"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="13" op_0_bw="104">
<![CDATA[
entry:212 %layer13_out_3 = extractvalue i104 %call_ret4

]]></Node>
<StgValue><ssdm name="layer13_out_3"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="13" op_0_bw="104">
<![CDATA[
entry:213 %layer13_out_4 = extractvalue i104 %call_ret4

]]></Node>
<StgValue><ssdm name="layer13_out_4"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="13" op_0_bw="104">
<![CDATA[
entry:214 %layer13_out_5 = extractvalue i104 %call_ret4

]]></Node>
<StgValue><ssdm name="layer13_out_5"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="13" op_0_bw="104">
<![CDATA[
entry:215 %layer13_out_6 = extractvalue i104 %call_ret4

]]></Node>
<StgValue><ssdm name="layer13_out_6"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="104">
<![CDATA[
entry:216 %layer13_out_7 = extractvalue i104 %call_ret4

]]></Node>
<StgValue><ssdm name="layer13_out_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="216" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13">
<![CDATA[
entry:217 %call_ret5 = call i64 @relu<ap_fixed<13, 11, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>, i13 %layer13_out, i13 %layer13_out_1, i13 %layer13_out_2, i13 %layer13_out_3, i13 %layer13_out_4, i13 %layer13_out_5, i13 %layer13_out_6, i13 %layer13_out_7

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="64">
<![CDATA[
entry:218 %layer16_out = extractvalue i64 %call_ret5

]]></Node>
<StgValue><ssdm name="layer16_out"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="64">
<![CDATA[
entry:219 %layer16_out_1 = extractvalue i64 %call_ret5

]]></Node>
<StgValue><ssdm name="layer16_out_1"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="64">
<![CDATA[
entry:220 %layer16_out_2 = extractvalue i64 %call_ret5

]]></Node>
<StgValue><ssdm name="layer16_out_2"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="64">
<![CDATA[
entry:221 %layer16_out_3 = extractvalue i64 %call_ret5

]]></Node>
<StgValue><ssdm name="layer16_out_3"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="64">
<![CDATA[
entry:222 %layer16_out_4 = extractvalue i64 %call_ret5

]]></Node>
<StgValue><ssdm name="layer16_out_4"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="64">
<![CDATA[
entry:223 %layer16_out_5 = extractvalue i64 %call_ret5

]]></Node>
<StgValue><ssdm name="layer16_out_5"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="64">
<![CDATA[
entry:224 %layer16_out_6 = extractvalue i64 %call_ret5

]]></Node>
<StgValue><ssdm name="layer16_out_6"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="64">
<![CDATA[
entry:225 %layer16_out_8 = extractvalue i64 %call_ret5

]]></Node>
<StgValue><ssdm name="layer16_out_8"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:226 %tmp_40 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %layer16_out, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="8">
<![CDATA[
entry:228 %layer17_out_1 = trunc i8 %layer16_out_1

]]></Node>
<StgValue><ssdm name="layer17_out_1"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="8">
<![CDATA[
entry:229 %layer17_out_2 = trunc i8 %layer16_out_2

]]></Node>
<StgValue><ssdm name="layer17_out_2"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="8">
<![CDATA[
entry:230 %layer17_out_3 = trunc i8 %layer16_out_3

]]></Node>
<StgValue><ssdm name="layer17_out_3"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="8">
<![CDATA[
entry:231 %layer17_out_4 = trunc i8 %layer16_out_4

]]></Node>
<StgValue><ssdm name="layer17_out_4"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="8">
<![CDATA[
entry:232 %layer17_out_5 = trunc i8 %layer16_out_5

]]></Node>
<StgValue><ssdm name="layer17_out_5"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:233 %tmp_41 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %layer16_out_6, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="208">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i208 %input_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="208" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i208 %input_11, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i14 %layer20_out_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %layer20_out_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i14 %layer20_out_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %layer20_out_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i14 %layer20_out_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %layer20_out_2, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i14 %layer20_out_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %layer20_out_3, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i14 %layer20_out_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i14 %layer20_out_4, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:227 %layer17_out = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_40, i1 0

]]></Node>
<StgValue><ssdm name="layer17_out"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:234 %layer17_out_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_41, i1 0

]]></Node>
<StgValue><ssdm name="layer17_out_6"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="70" op_0_bw="70" op_1_bw="8" op_2_bw="7" op_3_bw="6" op_4_bw="7" op_5_bw="6" op_6_bw="6" op_7_bw="8" op_8_bw="8">
<![CDATA[
entry:235 %call_ret6 = call i70 @dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18>, i8 %layer17_out, i7 %layer17_out_1, i6 %layer17_out_2, i7 %layer17_out_3, i6 %layer17_out_4, i6 %layer17_out_5, i8 %layer17_out_6, i8 %layer16_out_8

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="14" op_0_bw="70">
<![CDATA[
entry:236 %layer18_out = extractvalue i70 %call_ret6

]]></Node>
<StgValue><ssdm name="layer18_out"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="14" op_0_bw="70">
<![CDATA[
entry:237 %layer18_out_1 = extractvalue i70 %call_ret6

]]></Node>
<StgValue><ssdm name="layer18_out_1"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="70">
<![CDATA[
entry:238 %layer18_out_2 = extractvalue i70 %call_ret6

]]></Node>
<StgValue><ssdm name="layer18_out_2"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="70">
<![CDATA[
entry:239 %layer18_out_3 = extractvalue i70 %call_ret6

]]></Node>
<StgValue><ssdm name="layer18_out_3"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="70">
<![CDATA[
entry:240 %layer18_out_4 = extractvalue i70 %call_ret6

]]></Node>
<StgValue><ssdm name="layer18_out_4"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:241 %tmp_42 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %layer18_out, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
entry:242 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp_42, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="12">
<![CDATA[
entry:243 %sext_ln199_1 = sext i12 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln199_1"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="14">
<![CDATA[
entry:244 %trunc_ln199 = trunc i14 %layer18_out_1

]]></Node>
<StgValue><ssdm name="trunc_ln199"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="12">
<![CDATA[
entry:245 %sext_ln199 = sext i12 %trunc_ln199

]]></Node>
<StgValue><ssdm name="sext_ln199"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:246 %tmp_43 = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %layer18_out_2, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
entry:247 %shl_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp_43, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="14" op_0_bw="12">
<![CDATA[
entry:248 %sext_ln201 = sext i12 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln201"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="12" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:249 %tmp_44 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %layer18_out_3, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
entry:250 %shl_ln2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %tmp_44, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="14" op_0_bw="13">
<![CDATA[
entry:251 %sext_ln202 = sext i13 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln202"/></StgValue>
</operation>

<operation id="265" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="13" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:252 %tmp_45 = partselect i13 @_ssdm_op_PartSelect.i13.i14.i32.i32, i14 %layer18_out_4, i32 1, i32 13

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
entry:253 %and_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %tmp_45, i1 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry:254 %write_ln198 = write void @_ssdm_op_Write.ap_vld.i14P0A, i14 %layer20_out_0, i14 %sext_ln199_1

]]></Node>
<StgValue><ssdm name="write_ln198"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry:255 %write_ln199 = write void @_ssdm_op_Write.ap_vld.i14P0A, i14 %layer20_out_1, i14 %sext_ln199

]]></Node>
<StgValue><ssdm name="write_ln199"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry:256 %write_ln200 = write void @_ssdm_op_Write.ap_vld.i14P0A, i14 %layer20_out_2, i14 %sext_ln201

]]></Node>
<StgValue><ssdm name="write_ln200"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry:257 %write_ln201 = write void @_ssdm_op_Write.ap_vld.i14P0A, i14 %layer20_out_3, i14 %sext_ln202

]]></Node>
<StgValue><ssdm name="write_ln201"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
entry:258 %write_ln202 = write void @_ssdm_op_Write.ap_vld.i14P0A, i14 %layer20_out_4, i14 %and_ln

]]></Node>
<StgValue><ssdm name="write_ln202"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0">
<![CDATA[
entry:259 %ret_ln84 = ret

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
