$version Generated by VerilatedVcd $end
$date Sun May 11 17:07:29 2025
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 I+ clk $end
  $var wire  1 Q+ reset $end
  $scope module top $end
   $var wire  1 I' arbiter_choice $end
   $var wire  1 s arbiter_valid $end
   $var wire  1 I+ clk $end
   $var wire  8 3 end_address_1 [7:0] $end
   $var wire  8 S end_address_2 [7:0] $end
   $var wire  8 ; end_id_1 [7:0] $end
   $var wire  8 [ end_id_2 [7:0] $end
   $var wire  1 K end_stall_1 $end
   $var wire  1 k end_stall_2 $end
   $var wire  1 C end_valid_1 $end
   $var wire  1 c end_valid_2 $end
   $var wire  1 Q+ reset $end
   $var wire 32 Q' resource_data [31:0] $end
   $var wire  8 Y' resource_id [7:0] $end
   $var wire  1 i' resource_ready $end
   $var wire  1 a' resource_valid $end
   $var wire  8 w& start_address_1 [7:0] $end
   $var wire  8 1' start_address_2 [7:0] $end
   $var wire  8 !' start_id_1 [7:0] $end
   $var wire  8 9' start_id_2 [7:0] $end
   $var wire  1 # start_stall_1 $end
   $var wire  1 + start_stall_2 $end
   $var wire  1 )' start_valid_1 $end
   $var wire  1 A' start_valid_2 $end
   $scope module arbiter $end
    $var wire  1 I+ clk $end
    $var wire  1 i' in_ready $end
    $var wire  1 C in_valid_1 $end
    $var wire  1 c in_valid_2 $end
    $var wire  1 I' out_choice $end
    $var wire  1 K out_stall_1 $end
    $var wire  1 k out_stall_2 $end
    $var wire  1 s out_valid $end
    $var wire  1 I' reg_choice $end
    $var wire  1 Q+ reset $end
   $upscope $end
   $scope module consumer $end
    $var wire  1 I+ clk $end
    $var wire 32 1+ data_reg [31:0] $end
    $var wire  8 9+ id_reg [7:0] $end
    $var wire 32 Q' in_data [31:0] $end
    $var wire  8 Y' in_id [7:0] $end
    $var wire  1 a' in_valid $end
    $var wire  1 Q+ reset $end
    $var wire  1 A+ valid_reg $end
   $upscope $end
   $scope module pipeline_1 $end
    $var wire  8 { address(0) [7:0] $end
    $var wire  8 | address(1) [7:0] $end
    $var wire  8 } address(2) [7:0] $end
    $var wire  8 ~ address(3) [7:0] $end
    $var wire  1 I+ clk $end
    $var wire  8 =! id(0) [7:0] $end
    $var wire  8 >! id(1) [7:0] $end
    $var wire  8 ?! id(2) [7:0] $end
    $var wire  8 @! id(3) [7:0] $end
    $var wire  8 w& in_address [7:0] $end
    $var wire  8 !' in_id [7:0] $end
    $var wire  1 K in_stall $end
    $var wire  1 )' in_valid $end
    $var wire  8 3 out_address [7:0] $end
    $var wire  8 ; out_id [7:0] $end
    $var wire  1 # out_stall $end
    $var wire  1 C out_valid $end
    $var wire  1 Q+ reset $end
    $var wire  1 }! stall(0) $end
    $var wire  1 ~! stall(1) $end
    $var wire  1 !" stall(2) $end
    $var wire  1 "" stall(3) $end
    $var wire  1 ]! valid(0) $end
    $var wire  1 ^! valid(1) $end
    $var wire  1 _! valid(2) $end
    $var wire  1 `! valid(3) $end
    $scope module PIPELINE(0) $end
     $scope module stage_inst $end
      $var wire  1 I+ clk $end
      $var wire  8 ?" in_address [7:0] $end
      $var wire  8 G" in_id [7:0] $end
      $var wire  1 W" in_stall $end
      $var wire  1 O" in_valid $end
      $var wire  1 _" main_en $end
      $var wire  8 y' out_address [7:0] $end
      $var wire  8 #( out_id [7:0] $end
      $var wire  1 q' out_stall $end
      $var wire  1 +( out_valid $end
      $var wire  1 g" overflow_en $end
      $var wire  1 q' overflow_sel $end
      $var wire  8 y' reg_main_address [7:0] $end
      $var wire  8 #( reg_main_id [7:0] $end
      $var wire  1 +( reg_main_valid $end
      $var wire  8 3( reg_overflow_address [7:0] $end
      $var wire  8 ;( reg_overflow_id [7:0] $end
      $var wire  1 q' reg_overflow_valid $end
      $var wire  1 Q+ reset $end
      $var wire  8 Y+ stage_offset [7:0] $end
     $upscope $end
    $upscope $end
    $scope module PIPELINE(1) $end
     $scope module stage_inst $end
      $var wire  1 I+ clk $end
      $var wire  8 o" in_address [7:0] $end
      $var wire  8 w" in_id [7:0] $end
      $var wire  1 )# in_stall $end
      $var wire  1 !# in_valid $end
      $var wire  1 1# main_en $end
      $var wire  8 K( out_address [7:0] $end
      $var wire  8 S( out_id [7:0] $end
      $var wire  1 C( out_stall $end
      $var wire  1 [( out_valid $end
      $var wire  1 9# overflow_en $end
      $var wire  1 C( overflow_sel $end
      $var wire  8 K( reg_main_address [7:0] $end
      $var wire  8 S( reg_main_id [7:0] $end
      $var wire  1 [( reg_main_valid $end
      $var wire  8 c( reg_overflow_address [7:0] $end
      $var wire  8 k( reg_overflow_id [7:0] $end
      $var wire  1 C( reg_overflow_valid $end
      $var wire  1 Q+ reset $end
      $var wire  8 a+ stage_offset [7:0] $end
     $upscope $end
    $upscope $end
    $scope module PIPELINE(2) $end
     $scope module stage_inst $end
      $var wire  1 I+ clk $end
      $var wire  8 A# in_address [7:0] $end
      $var wire  8 I# in_id [7:0] $end
      $var wire  1 Y# in_stall $end
      $var wire  1 Q# in_valid $end
      $var wire  1 a# main_en $end
      $var wire  8 {( out_address [7:0] $end
      $var wire  8 %) out_id [7:0] $end
      $var wire  1 s( out_stall $end
      $var wire  1 -) out_valid $end
      $var wire  1 i# overflow_en $end
      $var wire  1 s( overflow_sel $end
      $var wire  8 {( reg_main_address [7:0] $end
      $var wire  8 %) reg_main_id [7:0] $end
      $var wire  1 -) reg_main_valid $end
      $var wire  8 5) reg_overflow_address [7:0] $end
      $var wire  8 =) reg_overflow_id [7:0] $end
      $var wire  1 s( reg_overflow_valid $end
      $var wire  1 Q+ reset $end
      $var wire  8 i+ stage_offset [7:0] $end
     $upscope $end
    $upscope $end
   $upscope $end
   $scope module pipeline_2 $end
    $var wire  8 q# address(0) [7:0] $end
    $var wire  8 r# address(1) [7:0] $end
    $var wire  8 s# address(2) [7:0] $end
    $var wire  8 t# address(3) [7:0] $end
    $var wire  1 I+ clk $end
    $var wire  8 3$ id(0) [7:0] $end
    $var wire  8 4$ id(1) [7:0] $end
    $var wire  8 5$ id(2) [7:0] $end
    $var wire  8 6$ id(3) [7:0] $end
    $var wire  8 1' in_address [7:0] $end
    $var wire  8 9' in_id [7:0] $end
    $var wire  1 k in_stall $end
    $var wire  1 A' in_valid $end
    $var wire  8 S out_address [7:0] $end
    $var wire  8 [ out_id [7:0] $end
    $var wire  1 + out_stall $end
    $var wire  1 c out_valid $end
    $var wire  1 Q+ reset $end
    $var wire  1 s$ stall(0) $end
    $var wire  1 t$ stall(1) $end
    $var wire  1 u$ stall(2) $end
    $var wire  1 v$ stall(3) $end
    $var wire  1 S$ valid(0) $end
    $var wire  1 T$ valid(1) $end
    $var wire  1 U$ valid(2) $end
    $var wire  1 V$ valid(3) $end
    $scope module PIPELINE(0) $end
     $scope module stage_inst $end
      $var wire  1 I+ clk $end
      $var wire  8 5% in_address [7:0] $end
      $var wire  8 =% in_id [7:0] $end
      $var wire  1 M% in_stall $end
      $var wire  1 E% in_valid $end
      $var wire  1 U% main_en $end
      $var wire  8 M) out_address [7:0] $end
      $var wire  8 U) out_id [7:0] $end
      $var wire  1 E) out_stall $end
      $var wire  1 ]) out_valid $end
      $var wire  1 ]% overflow_en $end
      $var wire  1 E) overflow_sel $end
      $var wire  8 M) reg_main_address [7:0] $end
      $var wire  8 U) reg_main_id [7:0] $end
      $var wire  1 ]) reg_main_valid $end
      $var wire  8 e) reg_overflow_address [7:0] $end
      $var wire  8 m) reg_overflow_id [7:0] $end
      $var wire  1 E) reg_overflow_valid $end
      $var wire  1 Q+ reset $end
      $var wire  8 Y+ stage_offset [7:0] $end
     $upscope $end
    $upscope $end
    $scope module PIPELINE(1) $end
     $scope module stage_inst $end
      $var wire  1 I+ clk $end
      $var wire  8 e% in_address [7:0] $end
      $var wire  8 m% in_id [7:0] $end
      $var wire  1 }% in_stall $end
      $var wire  1 u% in_valid $end
      $var wire  1 '& main_en $end
      $var wire  8 }) out_address [7:0] $end
      $var wire  8 '* out_id [7:0] $end
      $var wire  1 u) out_stall $end
      $var wire  1 /* out_valid $end
      $var wire  1 /& overflow_en $end
      $var wire  1 u) overflow_sel $end
      $var wire  8 }) reg_main_address [7:0] $end
      $var wire  8 '* reg_main_id [7:0] $end
      $var wire  1 /* reg_main_valid $end
      $var wire  8 7* reg_overflow_address [7:0] $end
      $var wire  8 ?* reg_overflow_id [7:0] $end
      $var wire  1 u) reg_overflow_valid $end
      $var wire  1 Q+ reset $end
      $var wire  8 a+ stage_offset [7:0] $end
     $upscope $end
    $upscope $end
    $scope module PIPELINE(2) $end
     $scope module stage_inst $end
      $var wire  1 I+ clk $end
      $var wire  8 7& in_address [7:0] $end
      $var wire  8 ?& in_id [7:0] $end
      $var wire  1 O& in_stall $end
      $var wire  1 G& in_valid $end
      $var wire  1 W& main_en $end
      $var wire  8 O* out_address [7:0] $end
      $var wire  8 W* out_id [7:0] $end
      $var wire  1 G* out_stall $end
      $var wire  1 _* out_valid $end
      $var wire  1 _& overflow_en $end
      $var wire  1 G* overflow_sel $end
      $var wire  8 O* reg_main_address [7:0] $end
      $var wire  8 W* reg_main_id [7:0] $end
      $var wire  1 _* reg_main_valid $end
      $var wire  8 g* reg_overflow_address [7:0] $end
      $var wire  8 o* reg_overflow_id [7:0] $end
      $var wire  1 G* reg_overflow_valid $end
      $var wire  1 Q+ reset $end
      $var wire  8 i+ stage_offset [7:0] $end
     $upscope $end
    $upscope $end
   $upscope $end
   $scope module producer $end
    $var wire  1 I+ clk $end
    $var wire  1 # in_stall_1 $end
    $var wire  1 + in_stall_2 $end
    $var wire  8 w& out_address_1 [7:0] $end
    $var wire  8 1' out_address_2 [7:0] $end
    $var wire  8 !' out_id_1 [7:0] $end
    $var wire  8 9' out_id_2 [7:0] $end
    $var wire  1 )' out_valid_1 $end
    $var wire  1 A' out_valid_2 $end
    $var wire  8 w& reg_address_1 [7:0] $end
    $var wire  8 1' reg_address_2 [7:0] $end
    $var wire  8 !' reg_id_1 [7:0] $end
    $var wire  8 9' reg_id_2 [7:0] $end
    $var wire  1 )' reg_valid_1 $end
    $var wire  1 A' reg_valid_2 $end
    $var wire  1 Q+ reset $end
   $upscope $end
   $scope module shared_resource $end
    $var wire  1 I+ clk $end
    $var wire  4 )+ counter [3:0] $end
    $var wire  8 g& in_address [7:0] $end
    $var wire  8 o& in_id [7:0] $end
    $var wire  1 s in_valid $end
    $var wire 32 Q' out_data [31:0] $end
    $var wire  8 Y' out_id [7:0] $end
    $var wire  1 i' out_ready $end
    $var wire  1 a' out_valid $end
    $var wire 32 Q' reg_data_external [31:0] $end
    $var wire 32 w* reg_data_internal [31:0] $end
    $var wire  8 Y' reg_id_external [7:0] $end
    $var wire  8 !+ reg_id_internal [7:0] $end
    $var wire  1 i' reg_ready $end
    $var wire  1 a' reg_valid $end
    $var wire  1 Q+ reset $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0+
b00000000 3
b00000000 ;
0C
0K
b00000000 S
b00000000 [
0c
0k
0s
b00000000 {
b00000000 |
b00000000 }
b00000000 ~
b00000000 =!
b00000000 >!
b00000000 ?!
b00000000 @!
0]!
0^!
0_!
0`!
0}!
0~!
0!"
0""
b00000000 ?"
b00000000 G"
0O"
0W"
1_"
0g"
b00000000 o"
b00000000 w"
0!#
0)#
11#
09#
b00000000 A#
b00000000 I#
0Q#
0Y#
1a#
0i#
b00000000 q#
b00000000 r#
b00000000 s#
b00000000 t#
b00000000 3$
b00000000 4$
b00000000 5$
b00000000 6$
0S$
0T$
0U$
0V$
0s$
0t$
0u$
0v$
b00000000 5%
b00000000 =%
0E%
0M%
1U%
0]%
b00000000 e%
b00000000 m%
0u%
0}%
1'&
0/&
b00000000 7&
b00000000 ?&
0G&
0O&
1W&
0_&
b00000000 g&
b00000000 o&
b00000000 w&
b00000000 !'
0)'
b00000000 1'
b00000000 9'
0A'
0I'
b00000000000000000000000000000000 Q'
b00000000 Y'
0a'
0i'
0q'
b00000000 y'
b00000000 #(
0+(
b00000000 3(
b00000000 ;(
0C(
b00000000 K(
b00000000 S(
0[(
b00000000 c(
b00000000 k(
0s(
b00000000 {(
b00000000 %)
0-)
b00000000 5)
b00000000 =)
0E)
b00000000 M)
b00000000 U)
0])
b00000000 e)
b00000000 m)
0u)
b00000000 })
b00000000 '*
0/*
b00000000 7*
b00000000 ?*
0G*
b00000000 O*
b00000000 W*
0_*
b00000000 g*
b00000000 o*
b00000000000000000000000000000000 w*
b00000000 !+
b0000 )+
b00000000000000000000000000000000 1+
b00000000 9+
0A+
1I+
1Q+
b00000011 Y+
b00000110 a+
b00001001 i+
#1
0I+
#2
1i'
1I+
#3
0I+
#4
1I+
#5
0I+
#6
1I+
#7
0I+
#8
1I+
#9
0I+
#10
1I+
#11
0I+
#12
1I+
#13
0I+
#14
1I+
#15
0I+
#16
1I+
#17
0I+
#18
1I+
#19
0I+
#20
1I+
#21
0I+
0Q+
#22
b00000100 {
b00010001 =!
1]!
b00000100 ?"
b00010001 G"
1O"
b00000100 q#
b00100001 3$
1S$
b00000100 5%
b00100001 =%
1E%
b00000100 w&
b00010001 !'
1)'
b00000100 1'
b00100001 9'
1A'
1I+
#23
0I+
#24
b00001000 {
b00000111 |
b00010010 =!
b00010001 >!
1^!
b00001000 ?"
b00010010 G"
b00000111 o"
b00010001 w"
1!#
b00001000 q#
b00000111 r#
b00100010 3$
b00100001 4$
1T$
b00001000 5%
b00100010 =%
b00000111 e%
b00100001 m%
1u%
b00001000 w&
b00010010 !'
b00001000 1'
b00100010 9'
b00000111 y'
b00010001 #(
1+(
b00000111 M)
b00100001 U)
1])
1I+
#25
0I+
#26
b00001100 {
b00001011 |
b00001101 }
b00010011 =!
b00010010 >!
b00010001 ?!
1_!
b00001100 ?"
b00010011 G"
b00001011 o"
b00010010 w"
b00001101 A#
b00010001 I#
1Q#
b00001100 q#
b00001011 r#
b00001101 s#
b00100011 3$
b00100010 4$
b00100001 5$
1U$
b00001100 5%
b00100011 =%
b00001011 e%
b00100010 m%
b00001101 7&
b00100001 ?&
1G&
b00001100 w&
b00010011 !'
b00001100 1'
b00100011 9'
b00001011 y'
b00010010 #(
b00001101 K(
b00010001 S(
1[(
b00001011 M)
b00100010 U)
b00001101 })
b00100001 '*
1/*
1I+
#27
0I+
#28
b00010110 3
b00010001 ;
1C
b00010110 S
b00100001 [
1c
1k
1s
b00010000 {
b00001111 |
b00010001 }
b00010110 ~
b00010100 =!
b00010011 >!
b00010010 ?!
b00010001 @!
1`!
b00010000 ?"
b00010100 G"
b00001111 o"
b00010011 w"
b00010001 A#
b00010010 I#
b00010000 q#
b00001111 r#
b00010001 s#
b00010110 t#
b00100100 3$
b00100011 4$
b00100010 5$
b00100001 6$
1V$
1v$
b00010000 5%
b00100100 =%
b00001111 e%
b00100011 m%
b00010001 7&
b00100010 ?&
1O&
0W&
1_&
b00010110 g&
b00010001 o&
b00010000 w&
b00010100 !'
b00010000 1'
b00100100 9'
b00001111 y'
b00010011 #(
b00010001 K(
b00010010 S(
b00010110 {(
b00010001 %)
1-)
b00001111 M)
b00100011 U)
b00010001 })
b00100010 '*
b00010110 O*
b00100001 W*
1_*
1I+
#29
0I+
#30
b00011010 3
b00010010 ;
1K
b00010100 {
b00010011 |
b00010101 }
b00011010 ~
b00010101 =!
b00010100 >!
b00010011 ?!
b00010010 @!
1""
b00010100 ?"
b00010101 G"
b00010011 o"
b00010100 w"
b00010101 A#
b00010011 I#
1Y#
0a#
1i#
b00010100 q#
b00010011 r#
b00010101 s#
b00100101 3$
b00100100 4$
b00100011 5$
1u$
b00010100 5%
b00100101 =%
b00010011 e%
b00100100 m%
1}%
0'&
1/&
b00010101 7&
b00100011 ?&
0_&
b00100001 o&
b00010100 w&
b00010101 !'
b00010100 1'
b00100101 9'
1I'
0i'
b00010011 y'
b00010100 #(
b00010101 K(
b00010011 S(
b00011010 {(
b00010010 %)
b00010011 M)
b00100100 U)
b00010101 })
b00100011 '*
1G*
b00011010 g*
b00100010 o*
b00000000000000000000001000010110 w*
b00010001 !+
b0001 )+
1I+
#31
0I+
#32
b00011000 {
b00010111 |
b00011001 }
b00010110 =!
b00010101 >!
b00010100 ?!
1!"
b00011000 ?"
b00010110 G"
b00010111 o"
b00010101 w"
1)#
01#
19#
b00011001 A#
b00010100 I#
0i#
b00011000 q#
b00010111 r#
b00100110 3$
b00100101 4$
1t$
b00011000 5%
b00100110 =%
1M%
0U%
1]%
b00010111 e%
b00100101 m%
0/&
b00011000 w&
b00010110 !'
b00011000 1'
b00100110 9'
b00010111 y'
b00010101 #(
b00011001 K(
b00010100 S(
1s(
b00011110 5)
b00010011 =)
b00010111 M)
b00100101 U)
1u)
b00011001 7*
b00100100 ?*
b0010 )+
1I+
#33
0I+
#34
1+
b00011100 {
b00011011 |
b00010111 =!
b00010110 >!
1~!
b00011100 ?"
b00010111 G"
1W"
0_"
1g"
b00011011 o"
b00010110 w"
09#
b00011100 q#
b00100111 3$
1s$
b00011100 5%
b00100111 =%
0]%
b00011100 w&
b00010111 !'
b00011100 1'
b00100111 9'
b00011011 y'
b00010110 #(
1C(
b00011101 c(
b00010101 k(
1E)
b00011011 e)
b00100110 m)
b0011 )+
1I+
#35
0I+
#36
1#
b00100000 {
b00011000 =!
1}!
b00100000 ?"
b00011000 G"
0g"
b00100000 w&
b00011000 !'
1q'
b00011111 3(
b00010111 ;(
b0100 )+
1I+
#37
0I+
#38
b0101 )+
1I+
#39
0I+
#40
b0110 )+
1I+
#41
0I+
#42
b0111 )+
1I+
#43
0I+
#44
b1000 )+
1I+
#45
0I+
#46
b1001 )+
1I+
#47
0I+
#48
b1010 )+
1I+
#49
0I+
#50
0k
0v$
0O&
1W&
1_&
b00000000000000000000001000010110 Q'
b00010001 Y'
1a'
1i'
b0000 )+
1I+
#51
0I+
#52
b00011010 S
b00100010 [
1k
b00011010 t#
b00100010 6$
0u$
1v$
0}%
1'&
1/&
1O&
0W&
b00011010 g&
b00010010 o&
0I'
0a'
0i'
0G*
b00011010 O*
b00100010 W*
b00000000 g*
b00000000 o*
b00100001 !+
b0001 )+
b00000000000000000000001000010110 1+
b00010001 9+
1A+
1I+
#53
0I+
#54
b00011001 s#
b00100100 5$
0t$
1u$
0M%
1U%
1]%
1}%
0'&
b00011001 7&
b00100100 ?&
0_&
0u)
b00011001 })
b00100100 '*
b00000000 7*
b00000000 ?*
1G*
b00011110 g*
b00100011 o*
b0010 )+
0A+
1I+
#55
0I+
#56
0+
b00011011 r#
b00100110 4$
0s$
1t$
1M%
0U%
b00011011 e%
b00100110 m%
0/&
0E)
b00011011 M)
b00100110 U)
b00000000 e)
b00000000 m)
1u)
b00011101 7*
b00100101 ?*
b0011 )+
1I+
#57
0I+
#58
1+
b00100000 q#
b00101001 3$
1s$
b00100000 5%
b00101001 =%
0]%
b00100000 1'
b00101001 9'
1E)
b00011111 e)
b00100111 m)
b0100 )+
1I+
#59
0I+
#60
b0101 )+
1I+
#61
0I+
#62
b0110 )+
1I+
#63
0I+
#64
b0111 )+
1I+
#65
0I+
#66
b1000 )+
1I+
#67
0I+
#68
b1001 )+
1I+
#69
0I+
#70
b1010 )+
1I+
#71
0I+
#72
0K
0""
0Y#
1a#
1i#
b00100001 Y'
1a'
1i'
b0000 )+
1I+
#73
0I+
#74
b00011110 3
b00010011 ;
1K
b00011110 ~
b00010011 @!
0!"
1""
0)#
11#
19#
1Y#
0a#
b00100010 o&
1I'
0a'
0i'
0s(
b00011110 {(
b00010011 %)
b00000000 5)
b00000000 =)
b00000000000000000000001000011010 w*
b00010010 !+
b0001 )+
b00100001 9+
1A+
1I+
#75
0I+
#76
b00011101 }
b00010101 ?!
0~!
1!"
0W"
1_"
1g"
1)#
01#
b00011101 A#
b00010101 I#
0i#
0C(
b00011101 K(
b00010101 S(
b00000000 c(
b00000000 k(
1s(
b00100010 5)
b00010100 =)
b0010 )+
0A+
1I+
#77
0I+
#78
0#
b00011111 |
b00010111 >!
0}!
1~!
1W"
0_"
b00011111 o"
b00010111 w"
09#
0q'
b00011111 y'
b00010111 #(
b00000000 3(
b00000000 ;(
1C(
b00100001 c(
b00010110 k(
b0011 )+
1I+
#79
0I+
#80
1#
b00100100 {
b00011001 =!
1}!
b00100100 ?"
b00011001 G"
0g"
b00100100 w&
b00011001 !'
1q'
b00100011 3(
b00011000 ;(
b0100 )+
1I+
#81
0I+
#82
b0101 )+
1I+
#83
0I+
#84
b0110 )+
1I+
#85
0I+
#86
b0111 )+
1I+
#87
0I+
#88
b1000 )+
1I+
#89
0I+
#90
b1001 )+
1I+
#91
0I+
#92
b1010 )+
1I+
#93
0I+
#94
0k
0v$
0O&
1W&
1_&
b00000000000000000000001000011010 Q'
b00010010 Y'
1a'
1i'
b0000 )+
1I+
#95
0I+
#96
b00011110 S
b00100011 [
1k
b00011110 t#
b00100011 6$
0u$
1v$
0}%
1'&
1/&
1O&
0W&
b00011110 g&
b00010011 o&
0I'
0a'
0i'
0G*
b00011110 O*
b00100011 W*
b00000000 g*
b00000000 o*
b00100010 !+
b0001 )+
b00000000000000000000001000011010 1+
b00010010 9+
1A+
1I+
#97
0I+
#98
b00011101 s#
b00100101 5$
0t$
1u$
0M%
1U%
1]%
1}%
0'&
b00011101 7&
b00100101 ?&
0_&
0u)
b00011101 })
b00100101 '*
b00000000 7*
b00000000 ?*
1G*
b00100010 g*
b00100100 o*
b0010 )+
0A+
1I+
#99
0I+
#100
0+
b00011111 r#
b00100111 4$
0s$
1t$
1M%
0U%
b00011111 e%
b00100111 m%
0/&
0E)
b00011111 M)
b00100111 U)
b00000000 e)
b00000000 m)
1u)
b00100001 7*
b00100110 ?*
b0011 )+
1I+
#101
0I+
#102
1+
b00100100 q#
b00101010 3$
1s$
b00100100 5%
b00101010 =%
0]%
b00100100 1'
b00101010 9'
1E)
b00100011 e)
b00101001 m)
b0100 )+
1I+
#103
0I+
#104
b0101 )+
1I+
#105
0I+
#106
b0110 )+
1I+
#107
0I+
#108
b0111 )+
1I+
#109
0I+
#110
b1000 )+
1I+
#111
0I+
#112
b1001 )+
1I+
#113
0I+
#114
b1010 )+
1I+
#115
0I+
#116
0K
0""
0Y#
1a#
1i#
b00100010 Y'
1a'
1i'
b0000 )+
1I+
#117
0I+
#118
b00100010 3
b00010100 ;
1K
b00100010 ~
b00010100 @!
0!"
1""
0)#
11#
19#
1Y#
0a#
b00100011 o&
1I'
0a'
0i'
0s(
b00100010 {(
b00010100 %)
b00000000 5)
b00000000 =)
b00000000000000000000001000011110 w*
b00010011 !+
b0001 )+
b00100010 9+
1A+
1I+
#119
0I+
#120
b00100001 }
b00010110 ?!
0~!
1!"
0W"
1_"
1g"
1)#
01#
b00100001 A#
b00010110 I#
0i#
0C(
b00100001 K(
b00010110 S(
b00000000 c(
b00000000 k(
1s(
b00100110 5)
b00010101 =)
b0010 )+
0A+
1I+
#121
0I+
#122
0#
b00100011 |
b00011000 >!
0}!
1~!
1W"
0_"
b00100011 o"
b00011000 w"
09#
0q'
b00100011 y'
b00011000 #(
b00000000 3(
b00000000 ;(
1C(
b00100101 c(
b00010111 k(
b0011 )+
1I+
#123
0I+
#124
1#
b00101000 {
b00011010 =!
1}!
b00101000 ?"
b00011010 G"
0g"
b00101000 w&
b00011010 !'
1q'
b00100111 3(
b00011001 ;(
b0100 )+
1I+
#125
0I+
#126
b0101 )+
1I+
#127
0I+
#128
b0110 )+
1I+
#129
0I+
#130
b0111 )+
1I+
#131
0I+
#132
b1000 )+
1I+
#133
0I+
#134
b1001 )+
1I+
#135
0I+
#136
b1010 )+
1I+
#137
0I+
#138
0k
0v$
0O&
1W&
1_&
b00000000000000000000001000011110 Q'
b00010011 Y'
1a'
1i'
b0000 )+
1I+
#139
0I+
#140
b00100010 S
b00100100 [
1k
b00100010 t#
b00100100 6$
0u$
1v$
0}%
1'&
1/&
1O&
0W&
b00100010 g&
b00010100 o&
0I'
0a'
0i'
0G*
b00100010 O*
b00100100 W*
b00000000 g*
b00000000 o*
b00100011 !+
b0001 )+
b00000000000000000000001000011110 1+
b00010011 9+
1A+
1I+
#141
0I+
#142
b00100001 s#
b00100110 5$
0t$
1u$
0M%
1U%
1]%
1}%
0'&
b00100001 7&
b00100110 ?&
0_&
0u)
b00100001 })
b00100110 '*
b00000000 7*
b00000000 ?*
1G*
b00100110 g*
b00100101 o*
b0010 )+
0A+
1I+
#143
0I+
#144
0+
b00100011 r#
b00101001 4$
0s$
1t$
1M%
0U%
b00100011 e%
b00101001 m%
0/&
0E)
b00100011 M)
b00101001 U)
b00000000 e)
b00000000 m)
1u)
b00100101 7*
b00100111 ?*
b0011 )+
1I+
#145
0I+
#146
1+
b00101000 q#
b00101011 3$
1s$
b00101000 5%
b00101011 =%
0]%
b00101000 1'
b00101011 9'
1E)
b00100111 e)
b00101010 m)
b0100 )+
1I+
#147
0I+
#148
b0101 )+
1I+
#149
0I+
#150
b0110 )+
1I+
#151
0I+
#152
b0111 )+
1I+
#153
0I+
#154
b1000 )+
1I+
#155
0I+
#156
b1001 )+
1I+
#157
0I+
#158
b1010 )+
1I+
#159
0I+
#160
0K
0""
0Y#
1a#
1i#
b00100011 Y'
1a'
1i'
b0000 )+
1I+
#161
0I+
#162
b00100110 3
b00010101 ;
1K
b00100110 ~
b00010101 @!
0!"
1""
0)#
11#
19#
1Y#
0a#
b00100100 o&
1I'
0a'
0i'
0s(
b00100110 {(
b00010101 %)
b00000000 5)
b00000000 =)
b00000000000000000000001000100010 w*
b00010100 !+
b0001 )+
b00100011 9+
1A+
1I+
#163
0I+
#164
b00100101 }
b00010111 ?!
0~!
1!"
0W"
1_"
1g"
1)#
01#
b00100101 A#
b00010111 I#
0i#
0C(
b00100101 K(
b00010111 S(
b00000000 c(
b00000000 k(
1s(
b00101010 5)
b00010110 =)
b0010 )+
0A+
1I+
#165
0I+
#166
0#
b00100111 |
b00011001 >!
0}!
1~!
1W"
0_"
b00100111 o"
b00011001 w"
09#
0q'
b00100111 y'
b00011001 #(
b00000000 3(
b00000000 ;(
1C(
b00101001 c(
b00011000 k(
b0011 )+
1I+
#167
0I+
#168
1#
b00101100 {
b00011011 =!
1}!
b00101100 ?"
b00011011 G"
0g"
b00101100 w&
b00011011 !'
1q'
b00101011 3(
b00011010 ;(
b0100 )+
1I+
#169
0I+
#170
b0101 )+
1I+
#171
0I+
#172
b0110 )+
1I+
#173
0I+
#174
b0111 )+
1I+
#175
0I+
#176
b1000 )+
1I+
#177
0I+
#178
b1001 )+
1I+
#179
0I+
#180
b1010 )+
1I+
#181
0I+
#182
0k
0v$
0O&
1W&
1_&
b00000000000000000000001000100010 Q'
b00010100 Y'
1a'
1i'
b0000 )+
1I+
#183
0I+
#184
b00100110 S
b00100101 [
1k
b00100110 t#
b00100101 6$
0u$
1v$
0}%
1'&
1/&
1O&
0W&
b00100110 g&
b00010101 o&
0I'
0a'
0i'
0G*
b00100110 O*
b00100101 W*
b00000000 g*
b00000000 o*
b00100100 !+
b0001 )+
b00000000000000000000001000100010 1+
b00010100 9+
1A+
1I+
#185
0I+
#186
b00100101 s#
b00100111 5$
0t$
1u$
0M%
1U%
1]%
1}%
0'&
b00100101 7&
b00100111 ?&
0_&
0u)
b00100101 })
b00100111 '*
b00000000 7*
b00000000 ?*
1G*
b00101010 g*
b00100110 o*
b0010 )+
0A+
1I+
#187
0I+
#188
0+
b00100111 r#
b00101010 4$
0s$
1t$
1M%
0U%
b00100111 e%
b00101010 m%
0/&
0E)
b00100111 M)
b00101010 U)
b00000000 e)
b00000000 m)
1u)
b00101001 7*
b00101001 ?*
b0011 )+
1I+
#189
0I+
#190
1+
b00101100 q#
b00101100 3$
1s$
b00101100 5%
b00101100 =%
0]%
b00101100 1'
b00101100 9'
1E)
b00101011 e)
b00101011 m)
b0100 )+
1I+
#191
0I+
#192
b0101 )+
1I+
#193
0I+
#194
b0110 )+
1I+
#195
0I+
#196
b0111 )+
1I+
#197
0I+
#198
b1000 )+
1I+
#199
0I+
