// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright 2023 Google LLC
 * Google's SoC-specific Glue Driver for the dwc3 USB controller
 */

#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/of_platform.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/platform_device.h>
#include <linux/mod_devicetable.h>
#include <linux/reset.h>
#include <linux/clk.h>
#include <linux/dma-mapping.h>
#include <linux/iopoll.h>
#include <linux/phy/phy.h>
#include <linux/pm_runtime.h>
#include <linux/fwnode.h>
#include <linux/usb/role.h>
#include <linux/device.h>
#include <linux/sysfs.h>
#include <linux/phy/phy.h>
#include <linux/pm_domain.h>
#include <linux/regulator/consumer.h>
#include <linux/kernfs.h>
#include "core.h"

#include <trace/hooks/usb.h>
#include <linux/usb/hcd.h>

#define CREATE_TRACE_POINTS
#include "usb_trace.h"
#include <trace/define_trace.h>
#include <interconnect/google_icc_helper.h>

#include "dwc3-google.h"
#include "xhci-goog-dma.h"

#define DWC3_GOOGLE_MAX_CLOCKS 10
// One time setup clocks are always on while USB top is on
#define DWC3_GOOGLE_MAX_OTS_CLOCKS 6

#define DWC3_GOOGLE_MAX_RESETS 8
#define DWC3_GOOGLE_MAX_OTS_RESETS 5

#define POLL_DELAY_US 10
#define POLL_TIMEOUT_US 10000

#define DWC3_GOOGLE_CONTROLLER_PHY_CONTROL 0x0
#define DWC3_GOOGLE_PMU_PHY_CONTROL 0x3

#define DWC3_GOOGLE_RETRY_ROLE_DELAY_MS		125

/* USBCS_HOST CSR offsets */
#define USBCS_HC_STATUS_OFFSET 0x0
#define USBCS_HOST_CFG1_OFFSET 0x4

/* USBCS_HOST CSR fields */
#define USBCS_HC_STATUS_CURRENT_POWER_STATE_U2PMU	GENMASK(1, 0)
#define USBCS_HC_STATUS_CURRENT_POWER_STATE_U3PMU	GENMASK(4, 3)
#define USBCS_HOST_CFG1_PME_EN	BIT(3)
#define USBCS_HOST_CFG1_PM_POWER_STATE_REQUEST	GENMASK(5, 4)

/* USBCS_USB_INT CSR offsets */
#define USBCS_USBINT_CFG1_OFFSET 0x0
#define USBCS_USBINT_STATUS_OFFSET 0x4

/* USBCS_USB_INT CSR fields */
#define USBCS_USBINT_CFG1_USBDRD_PME_GEN_U2P_INTR_MSK	BIT(2)
#define USBCS_USBINT_CFG1_USBDRD_PME_GEN_U3P_INTR_MSK	BIT(3)
#define USBCS_USBINT_CFG1_USBDRD_PME_GEN_U2P_INTR_INT_EN	BIT(8)
#define USBCS_USBINT_CFG1_USBDRD_PME_GEN_U3P_INTR_INT_EN	BIT(9)
#define USBCS_USBINT_CFG1_USBDRD_PME_GEN_U2_INTR_CLR	BIT(14)
#define USBCS_USBINT_CFG1_USBDRD_PME_GEN_U3_INTR_CLR	BIT(15)

/* USBCS_USB_INT_STATUS CSR fields */
#define USBCS_USBINT_STATUS_USBDRD_PME_GEN_U2P_INTR_STS_RAW	BIT(2)
#define USBCS_USBINT_STATUS_USBDRD_PME_GEN_U3P_INTR_STS_RAW	BIT(3)

/* USBCS_TOP_CFG1 CSR fields */
#define USBCS_TOP_CFG1_AWUSERVC GENMASK(2, 0)
#define USBCS_TOP_CFG1_ARUSERVC GENMASK(5, 3)

/* Bandwidth requirements based on speed */
#define USB_HS_GOOGLE_ICC_BW_MB 40
#define USB_SS_GOOGLE_ICC_BW_MB 400
#define USB_SSP_GOOGLE_ICC_BW_MB 1000

struct dwc3_google_driverdata {
	const char	*clk_names[DWC3_GOOGLE_MAX_CLOCKS];
	const char *ots_clk_names[DWC3_GOOGLE_MAX_OTS_CLOCKS];
	const char	*rst_names[DWC3_GOOGLE_MAX_RESETS];
	const char *ots_rst_names[DWC3_GOOGLE_MAX_OTS_RESETS];
	int	num_clks;
	int num_ots_clks;
	int	num_rsts;
	int num_ots_rsts;
};

struct dwc3_google {
	struct device *dev;
	struct platform_device *dwc3;
	void __iomem *usbcs_host_cfg_base;
	void __iomem *usbcs_usbint_base;
	void __iomem *usb_top_cfg_reg;
	const struct dwc3_google_driverdata *drv_data;
	struct clk_bulk_data clocks[DWC3_GOOGLE_MAX_CLOCKS];
	struct clk_bulk_data ots_clocks[DWC3_GOOGLE_MAX_OTS_CLOCKS];
	struct reset_control_bulk_data resets[DWC3_GOOGLE_MAX_RESETS];
	struct reset_control_bulk_data ots_resets[DWC3_GOOGLE_MAX_OTS_RESETS];
	struct reset_control *usbc_non_sticky_rst;
	struct usb_role_switch *role_sw;
	struct usb_role_switch *dwc3_drd_sw;
	struct usb_role_switch *phy_role_sw;
	struct device *usb_psw_pd;
	struct device *usb_top_pd;
	// GenPD Notifier to switch phy control between PMU and dwc3
	struct notifier_block usb_psw_pd_nb;
	// To maintain suspend order of pm virtual dev after glue
	struct device_link *usb_top_pd_dl;
	// To control phy runtime PM from this driver
	struct phy *u2_phy;
	struct phy *u3_phy;
	int pme_u2phy_irq;
	int pme_u3phy_irq;
	bool is_suspended;
	bool usb_on;
	bool wakeup;
	// To protect role variables between work and role_switch_set
	spinlock_t	role_lock;
	enum usb_role	current_role;
	enum usb_role	desired_role;
	struct kernfs_node	*desired_role_kn;
	struct delayed_work	role_switch_work;
	struct regulator *vdd0p75;
	struct regulator *vdd1p2;
	int force_speed;
	int usb_vc;
	struct xhci_goog_dma_coherent_mem	**mem;
	struct google_icc_path *icc_path;
	u32 avg_bw;
	u32 peak_bw;
};

static int dwc3_google_set_icc_bw(struct dwc3_google *gdwc3, u32 avg_bw, u32 peak_bw)
{
	int ret = 0;

	if (!gdwc3->icc_path)
		return ret;

	google_icc_set_read_bw_gmc(gdwc3->icc_path, avg_bw, peak_bw, 0, gdwc3->usb_vc);
	google_icc_set_write_bw_gmc(gdwc3->icc_path, avg_bw, peak_bw, 0, gdwc3->usb_vc);
	ret = google_icc_update_constraint_async(gdwc3->icc_path);
	if (ret)
		dev_err(gdwc3->dev, "failed to update constraints: (%d)\n", ret);

	return ret;

}

static ssize_t force_speed_show(struct device *dev, struct device_attribute *attr, char *buf)
{
	struct dwc3_google *gdwc3 = dev_get_drvdata(dev);

	return sysfs_emit(buf, "%s\n", usb_speed_string(gdwc3->force_speed));
}

static ssize_t force_speed_store(struct device *dev, struct device_attribute *attr,
				 const char *buf, size_t n)
{
	struct dwc3_google *gdwc3 = dev_get_drvdata(dev);
	struct dwc3 *dwc = platform_get_drvdata(gdwc3->dwc3);

	if (sysfs_streq(buf, "super-speed-plus")) {
		gdwc3->force_speed = USB_SPEED_SUPER_PLUS;
	} else if (sysfs_streq(buf, "super-speed")) {
		gdwc3->force_speed = USB_SPEED_SUPER;
	} else if (sysfs_streq(buf, "high-speed")) {
		gdwc3->force_speed = USB_SPEED_HIGH;
	} else if (sysfs_streq(buf, "full-speed")) {
		gdwc3->force_speed = USB_SPEED_FULL;
	} else {
		return -EINVAL;
	}

	usb_udc_vbus_handler(dwc->gadget, false);

	dwc->maximum_speed = gdwc3->force_speed;
	dwc->gadget->max_speed = gdwc3->force_speed;

	msleep(100);

	usb_udc_vbus_handler(dwc->gadget, true);

	return n;
}
static DEVICE_ATTR_RW(force_speed);

static ssize_t avg_bw_show(struct device *dev, struct device_attribute *attr, char *buf)
{
	struct dwc3_google *gdwc3 = dev_get_drvdata(dev);

	return sysfs_emit(buf, "%u\n", gdwc3->avg_bw);
}

static ssize_t avg_bw_store(struct device *dev, struct device_attribute *attr,
				 const char *buf, size_t n)
{
	struct dwc3_google *gdwc3 = dev_get_drvdata(dev);
	int ret;
	u32 input_value;

	ret = kstrtou32(buf, 10, &input_value);
	if (ret)
		return ret;

	gdwc3->avg_bw = input_value;
	dev_info(gdwc3->dev, "Stored %u as avg_bw\n", gdwc3->avg_bw);

	ret = dwc3_google_set_icc_bw(gdwc3, gdwc3->avg_bw, gdwc3->peak_bw);
	if (ret) {
		dev_err(gdwc3->dev, "failed to update constraints: (%d)\n", ret);
		return ret;
	}
	return n;
}
static DEVICE_ATTR_RW(avg_bw);

static ssize_t peak_bw_show(struct device *dev, struct device_attribute *attr, char *buf)
{
	struct dwc3_google *gdwc3 = dev_get_drvdata(dev);

	return sysfs_emit(buf, "%u\n", gdwc3->peak_bw);
}

static ssize_t peak_bw_store(struct device *dev, struct device_attribute *attr,
				 const char *buf, size_t n)
{
	struct dwc3_google *gdwc3 = dev_get_drvdata(dev);
	int ret;
	u32 input_value;

	ret = kstrtou32(buf, 10, &input_value);
	if (ret)
		return ret;

	gdwc3->peak_bw = input_value;
	dev_info(gdwc3->dev, "Stored %u as peak_bw\n", gdwc3->peak_bw);

	ret = dwc3_google_set_icc_bw(gdwc3, gdwc3->avg_bw, gdwc3->peak_bw);
	if (ret) {
		dev_err(gdwc3->dev, "failed to update constraints: (%d)\n", ret);
		return ret;
	}
	return n;
}
static DEVICE_ATTR_RW(peak_bw);

/* Desired role is updated before the data role change is executed */
static ssize_t desired_role_show(struct device *dev, struct device_attribute *attr, char *buf)
{
	struct dwc3_google *gdwc3 = dev_get_drvdata(dev);

	return sysfs_emit(buf, "%s\n", usb_role_string(gdwc3->desired_role));
}
static DEVICE_ATTR_RO(desired_role);

static struct attribute *dwc3_google_attrs[] = {
	&dev_attr_force_speed.attr,
	&dev_attr_desired_role.attr,
	&dev_attr_avg_bw.attr,
	&dev_attr_peak_bw.attr,
	NULL
};
ATTRIBUTE_GROUPS(dwc3_google);

static void _dwc3_google_set_role(struct work_struct *work)
{
	struct dwc3_google *gdwc3 = container_of(work, struct dwc3_google,
						 role_switch_work.work);
	enum usb_role curr_role, dr_role;
	unsigned long flags;
	int ret;

	// phy_role_sw callbacks write to dp_top_csr. Ensure USB Top is powered
	ret = pm_runtime_resume_and_get(gdwc3->dev);
	if (ret) {
		dev_err(gdwc3->dev, "%s: Failed to resume glue driver, err: %d\n", __func__, ret);
		return;
	}

	spin_lock_irqsave(&gdwc3->role_lock, flags);
	curr_role = gdwc3->current_role;
	dr_role = gdwc3->desired_role;
	spin_unlock_irqrestore(&gdwc3->role_lock, flags);

	if (curr_role == dr_role) {
		dev_info(gdwc3->dev, "%s scheduled with same role %s\n", __func__,
			 usb_role_string(dr_role));
		goto done;
	}

	dev_info(gdwc3->dev, "%s %s\n", __func__, usb_role_string(dr_role));

	/*
	 * phy role sw sets vbus valid, which has to be done before dwc3 suspend to trigger a
	 * disconnect interrupt
	 *
	 * If return value is EBUSY, then DP is active and the role work should be retried until
	 * DP is no longer using the PHY.
	 */
	ret = usb_role_switch_set_role(gdwc3->phy_role_sw, dr_role);
	if (ret == -EBUSY) {
		dev_info(gdwc3->dev, "DP active, deferring role switch for %d ms",
			DWC3_GOOGLE_RETRY_ROLE_DELAY_MS);
		mod_delayed_work(system_freezable_wq, &gdwc3->role_switch_work,
			msecs_to_jiffies(DWC3_GOOGLE_RETRY_ROLE_DELAY_MS));
		goto done;
	}

	gdwc3->current_role = dr_role;

	switch (curr_role) {
	case USB_ROLE_DEVICE:
		pm_relax(gdwc3->dev);
		pm_runtime_put(&gdwc3->dwc3->dev);
		break;
	case USB_ROLE_HOST:
		break;
	case USB_ROLE_NONE:
		device_wakeup_enable(&gdwc3->dwc3->dev);
		device_wakeup_enable(gdwc3->dev);
		break;
	}

	switch (dr_role) {
	case USB_ROLE_DEVICE:
		pm_stay_awake(gdwc3->dev);
		ret = pm_runtime_resume_and_get(&gdwc3->dwc3->dev);
		if (ret < 0) {
			dev_err(gdwc3->dev, "%s: Failed to resume dwc3, err: %d\n", __func__, ret);
			goto done;
		}
		break;
	case USB_ROLE_HOST:
		break;
	case USB_ROLE_NONE:
		device_wakeup_disable(&gdwc3->dwc3->dev);
		device_wakeup_disable(gdwc3->dev);
		break;
	}

	/*
	 * dwc3 drd sw does not differentiate USB_ROLE_NONE and USB_ROLE_DEVICE. Place it at the
	 * end as its execution is in a workqueue in dwc3.
	 */
	if (curr_role == USB_ROLE_HOST || dr_role == USB_ROLE_HOST)
		usb_role_switch_set_role(gdwc3->dwc3_drd_sw, dr_role);

done:
	pm_runtime_put(gdwc3->dev);
}

static int dwc3_google_usb_role_switch_set(struct usb_role_switch *sw,
					   enum usb_role role)
{
	struct dwc3_google *gdwc3 = usb_role_switch_get_drvdata(sw);
	unsigned long flags;

	spin_lock_irqsave(&gdwc3->role_lock, flags);
	gdwc3->desired_role = role;
	spin_unlock_irqrestore(&gdwc3->role_lock, flags);

	if (!gdwc3->desired_role_kn)
		gdwc3->desired_role_kn = sysfs_get_dirent(gdwc3->dev->kobj.sd, "desired_role");
	if (gdwc3->desired_role_kn)
		sysfs_notify_dirent(gdwc3->desired_role_kn);

	mod_delayed_work(system_freezable_wq, &gdwc3->role_switch_work, 0);
	return 0;
}

/*
 * If `google,dwc` usb role switch is not linked to a connector then assign the default role
 * as per the dwc3 child node default role setting.
 */
static void dwc3_google_set_default_role(struct dwc3_google *gdwc3)
{
	enum usb_role role;
	const char *str;
	int ret;

	if (device_property_present(gdwc3->dev, "usb-role-switch"))
		return;

	ret = device_property_read_string(&gdwc3->dwc3->dev, "role-switch-default-mode", &str);
	if (ret < 0)
		return;

	if (strcmp(str, "peripheral") == 0)
		role = USB_ROLE_DEVICE;
	else if (strcmp(str, "host") == 0)
		role = USB_ROLE_HOST;
	else
		return;

	dev_info(gdwc3->dev, "%s %s\n", __func__, usb_role_string(role));
	dwc3_google_usb_role_switch_set(gdwc3->role_sw, role);
}

static int dwc3_google_setup_role_switch(struct dwc3_google *gdwc3)
{
	struct usb_role_switch_desc dwc3_role_switch = {NULL};

	spin_lock_init(&gdwc3->role_lock);
	INIT_DELAYED_WORK(&gdwc3->role_switch_work, _dwc3_google_set_role);
	dwc3_role_switch.fwnode = dev_fwnode(gdwc3->dev);
	dwc3_role_switch.set = dwc3_google_usb_role_switch_set;
	dwc3_role_switch.allow_userspace_control = true;
	dwc3_role_switch.driver_data = gdwc3;
	gdwc3->role_sw = usb_role_switch_register(gdwc3->dev, &dwc3_role_switch);
	if (IS_ERR(gdwc3->role_sw))
		return PTR_ERR(gdwc3->role_sw);

	dwc3_google_set_default_role(gdwc3);
	return 0;
}

int dwc3_google_parse_ots_clocks(struct dwc3_google *gdwc3)
{
	int i;

	for (i = 0; i < gdwc3->drv_data->num_ots_clks; i++)
		gdwc3->ots_clocks[i].id = gdwc3->drv_data->ots_clk_names[i];

	return devm_clk_bulk_get(gdwc3->dev, gdwc3->drv_data->num_ots_clks, gdwc3->ots_clocks);
}

int dwc3_google_parse_clocks(struct dwc3_google *gdwc3)
{
	int i;

	for (i = 0; i < gdwc3->drv_data->num_clks; i++)
		gdwc3->clocks[i].id = gdwc3->drv_data->clk_names[i];

	return devm_clk_bulk_get(gdwc3->dev, gdwc3->drv_data->num_clks, gdwc3->clocks);
}

int dwc3_google_parse_ots_resets(struct dwc3_google *gdwc3)
{
	int i;

	for (i = 0; i < gdwc3->drv_data->num_ots_rsts; i++)
		gdwc3->ots_resets[i].id = gdwc3->drv_data->ots_rst_names[i];

	return devm_reset_control_bulk_get_exclusive(gdwc3->dev,
		gdwc3->drv_data->num_ots_rsts, gdwc3->ots_resets);
}

int dwc3_google_parse_resets(struct dwc3_google *gdwc3)
{
	int i;

	for (i = 0; i < gdwc3->drv_data->num_rsts; i++)
		gdwc3->resets[i].id = gdwc3->drv_data->rst_names[i];

	return devm_reset_control_bulk_get_exclusive(gdwc3->dev,
		gdwc3->drv_data->num_rsts, gdwc3->resets);
}

static void dwc3_find_non_sticky_reset(struct dwc3_google *gdwc3)
{
	int i;

	for (i = 0; i < gdwc3->drv_data->num_rsts; i++) {
		if (!(strcmp(gdwc3->resets[i].id, "usbc_non_sticky"))) {
			gdwc3->usbc_non_sticky_rst = gdwc3->resets[i].rstc;
			return;
		}
	}
	dev_warn(gdwc3->dev, "usbc_non_sticky Reset not found");
}

static int google_configure_glue(struct dwc3_google *gdwc3)
{
	int ret = 0;

	ret = clk_bulk_prepare_enable(gdwc3->drv_data->num_clks, gdwc3->clocks);
	if (ret)
		return ret;

	ret = reset_control_bulk_deassert(gdwc3->drv_data->num_rsts, gdwc3->resets);
	if (ret)
		clk_bulk_disable_unprepare(gdwc3->drv_data->num_clks, gdwc3->clocks);
	return ret;
}

static void google_unconfigure_glue(struct dwc3_google *gdwc3)
{
	reset_control_bulk_assert(gdwc3->drv_data->num_rsts, gdwc3->resets);
	clk_bulk_disable_unprepare(gdwc3->drv_data->num_clks, gdwc3->clocks);
}

static int google_usb_pwr_enable(struct dwc3_google *gdwc3)
{
	int ret;

	if (gdwc3->usb_on) {
		dev_warn(gdwc3->dev, "Trying to enable USB top while it's ON");
		return 0;
	}

	dev_info(gdwc3->dev, "Enabling USB Regulators\n");

	ret = regulator_enable(gdwc3->vdd0p75);
	if (ret) {
		dev_err(gdwc3->dev, "Failed to enable PHY digital supply, err: %d\n", ret);
		return ret;
	}

	ret = regulator_enable(gdwc3->vdd1p2);
	if (ret) {
		dev_err(gdwc3->dev, "Failed to enable PHY I/O supply, err: %d\n", ret);
		regulator_disable(gdwc3->vdd0p75);
		return ret;
	}

	if (!IS_ERR_OR_NULL(gdwc3->usb_psw_pd)) {
		dev_info(gdwc3->dev, "Enabling USB top power\n");
		ret = pm_runtime_resume_and_get(gdwc3->usb_psw_pd);
		if (ret) {
			dev_err(gdwc3->dev, "Failed to enable USB top power, err: %d\n", ret);
			goto disable_regulators;
		}
	}
	gdwc3->usb_on = true;
	ret = clk_bulk_prepare_enable(gdwc3->drv_data->num_ots_clks, gdwc3->ots_clocks);
	if (ret) {
		dev_err(gdwc3->dev, "Failed to enable clock, err: %d\n", ret);
		goto power_off_usb_top;
	}

	ret = reset_control_bulk_deassert(gdwc3->drv_data->num_ots_rsts, gdwc3->ots_resets);
	if (ret) {
		dev_err(gdwc3->dev, "Failed to deassert reset, err: %d\n", ret);
		goto disable_clk;
	}

	/* Upon power loss any previous configuration is lost, restore it */
	ret = google_configure_glue(gdwc3);
	if (ret) {
		dev_err(gdwc3->dev, "failed to configure glue, err: %d\n", ret);
		goto assert_rst;
	}

	ret = phy_init(gdwc3->u2_phy);
	if (ret)
		goto unconfigure;

	ret = phy_init(gdwc3->u3_phy);
	if (ret)
		goto exit_phy2;

	return 0;
exit_phy2:
	phy_exit(gdwc3->u2_phy);
unconfigure:
	google_unconfigure_glue(gdwc3);
assert_rst:
	reset_control_bulk_assert(gdwc3->drv_data->num_ots_rsts, gdwc3->ots_resets);
disable_clk:
	clk_bulk_disable_unprepare(gdwc3->drv_data->num_ots_clks, gdwc3->ots_clocks);
power_off_usb_top:
	gdwc3->usb_on = false;
	if (!IS_ERR_OR_NULL(gdwc3->usb_psw_pd))
		pm_runtime_put_sync(gdwc3->usb_psw_pd);
disable_regulators:
	regulator_disable(gdwc3->vdd1p2);
	regulator_disable(gdwc3->vdd0p75);

	return ret;
}

static int google_usb_pwr_disable(struct dwc3_google *gdwc3)
{
	if (!gdwc3->usb_on) {
		dev_warn(gdwc3->dev, "Trying to disable USB top while it's OFF");
		return 0;
	}

	phy_exit(gdwc3->u2_phy);
	phy_exit(gdwc3->u3_phy);

	google_unconfigure_glue(gdwc3);

	reset_control_bulk_assert(gdwc3->drv_data->num_ots_rsts, gdwc3->ots_resets);
	clk_bulk_disable_unprepare(gdwc3->drv_data->num_ots_clks, gdwc3->ots_clocks);

	if (!IS_ERR_OR_NULL(gdwc3->usb_psw_pd)) {
		dev_info(gdwc3->dev, "Disabling USB top power\n");
		pm_runtime_put_sync(gdwc3->usb_psw_pd);
	}

	dev_info(gdwc3->dev, "Disabling USB regulators\n");
	regulator_disable(gdwc3->vdd0p75);
	regulator_disable(gdwc3->vdd1p2);
	gdwc3->usb_on = false;
	return 0;
}

static u32 dwc3_google_clear_pme_irqs(struct dwc3_google *gdwc3)
{
	u32 irq_status, reg_set, reg_clear;

	irq_status = readl(gdwc3->usbcs_usbint_base + USBCS_USBINT_STATUS_OFFSET);
	reg_set = readl(gdwc3->usbcs_usbint_base + USBCS_USBINT_CFG1_OFFSET);
	reg_clear = reg_set;
	if (irq_status & USBCS_USBINT_STATUS_USBDRD_PME_GEN_U2P_INTR_STS_RAW) {
		reg_set |= USBCS_USBINT_CFG1_USBDRD_PME_GEN_U2_INTR_CLR;
		reg_clear &= ~USBCS_USBINT_CFG1_USBDRD_PME_GEN_U2_INTR_CLR;
	}
	if (irq_status & USBCS_USBINT_STATUS_USBDRD_PME_GEN_U3P_INTR_STS_RAW) {
		reg_set |= USBCS_USBINT_CFG1_USBDRD_PME_GEN_U3_INTR_CLR;
		reg_clear &= ~USBCS_USBINT_CFG1_USBDRD_PME_GEN_U3_INTR_CLR;
	}
	//TODO(b/342307313) : Review irq clear sequence.
	writel(reg_set, gdwc3->usbcs_usbint_base + USBCS_USBINT_CFG1_OFFSET);
	writel(reg_clear, gdwc3->usbcs_usbint_base + USBCS_USBINT_CFG1_OFFSET);
	return irq_status;
}

static void dwc3_google_enable_pme_irqs(struct dwc3_google *gdwc3)
{
	u32 reg;
	/* Enable and unmask PME interrupt*/
	reg = readl(gdwc3->usbcs_usbint_base + USBCS_USBINT_CFG1_OFFSET);
	reg &= ~(USBCS_USBINT_CFG1_USBDRD_PME_GEN_U2P_INTR_MSK |
			 USBCS_USBINT_CFG1_USBDRD_PME_GEN_U3P_INTR_MSK);
	reg |= (USBCS_USBINT_CFG1_USBDRD_PME_GEN_U2P_INTR_INT_EN |
			USBCS_USBINT_CFG1_USBDRD_PME_GEN_U3P_INTR_INT_EN);
	writel(reg, gdwc3->usbcs_usbint_base + USBCS_USBINT_CFG1_OFFSET);
}

static void dwc3_google_disable_pme_irqs(struct dwc3_google *gdwc3)
{
	u32 reg;
	/* Disable and Mask PME interrupt*/
	reg = readl(gdwc3->usbcs_usbint_base + USBCS_USBINT_CFG1_OFFSET);
	reg &= ~(USBCS_USBINT_CFG1_USBDRD_PME_GEN_U2P_INTR_INT_EN |
			 USBCS_USBINT_CFG1_USBDRD_PME_GEN_U3P_INTR_INT_EN);
	reg |= (USBCS_USBINT_CFG1_USBDRD_PME_GEN_U2P_INTR_MSK |
			USBCS_USBINT_CFG1_USBDRD_PME_GEN_U3P_INTR_MSK);
	writel(reg, gdwc3->usbcs_usbint_base + USBCS_USBINT_CFG1_OFFSET);
}

static int dwc3_google_pmu_set_state(struct dwc3_google *gdwc3, int state)
{
	u32 reg;
	int ret;

	reg = readl(gdwc3->usbcs_host_cfg_base + USBCS_HOST_CFG1_OFFSET);
	reg &= ~USBCS_HOST_CFG1_PM_POWER_STATE_REQUEST;
	reg |= (FIELD_PREP(USBCS_HOST_CFG1_PM_POWER_STATE_REQUEST, state) |
			USBCS_HOST_CFG1_PME_EN);
	writel(reg, gdwc3->usbcs_host_cfg_base + USBCS_HOST_CFG1_OFFSET);

	ret = readl_poll_timeout(gdwc3->usbcs_host_cfg_base + USBCS_HC_STATUS_OFFSET,
				 reg,
			(FIELD_GET(USBCS_HC_STATUS_CURRENT_POWER_STATE_U2PMU, reg) == state &&
			 FIELD_GET(USBCS_HC_STATUS_CURRENT_POWER_STATE_U3PMU, reg) == state),
			 POLL_DELAY_US, POLL_TIMEOUT_US);
	if (ret)
		dev_err(gdwc3->dev, "PMU state %d poll failed U2:%lu U3:%lu\n", state,
			FIELD_GET(USBCS_HC_STATUS_CURRENT_POWER_STATE_U2PMU, reg),
			FIELD_GET(USBCS_HC_STATUS_CURRENT_POWER_STATE_U3PMU, reg));
	return ret;
}

static int dwc3_google_psw_pd_off(struct dwc3_google *gdwc3)
{
	int ret;

	pm_runtime_get_sync(gdwc3->usb_top_pd);
	ret = device_wakeup_enable(gdwc3->usb_top_pd);
	if (ret) {
		dev_err(gdwc3->dev, "Failed to enable wakeup, err: %d\n", ret);
		pm_runtime_put_sync(gdwc3->usb_top_pd);
		return ret;
	}
	ret = pm_runtime_put_sync(gdwc3->usb_psw_pd);
	if (ret) {
		dev_err(gdwc3->dev, "Failed to disable psw power, err: %d\n", ret);
		pm_runtime_put_sync(gdwc3->usb_top_pd);
		device_wakeup_disable(gdwc3->usb_top_pd);
	}
	return ret;
}

static int dwc3_google_psw_pd_on(struct dwc3_google *gdwc3)
{
	int ret;

	ret = pm_runtime_resume_and_get(gdwc3->usb_psw_pd);
	if (ret) {
		dev_err(gdwc3->dev, "Failed to enable USB top power, err: %d\n", ret);
		return ret;
	}
	ret = device_wakeup_disable(gdwc3->usb_top_pd);
	if (ret)
		dev_err(gdwc3->dev, "Failed to disable wakeup, err: %d\n", ret);
	pm_runtime_put_sync(gdwc3->usb_top_pd);
	return 0;
}

static int dwc3_google_psw_pd_notifier(struct notifier_block *nb, unsigned long action, void *d)
{
	struct dwc3_google *gdwc3 = container_of(nb, struct dwc3_google, usb_psw_pd_nb);
	struct dwc3 *dwc = platform_get_drvdata(gdwc3->dwc3);
	int ret;

	if (gdwc3->current_role != USB_ROLE_HOST || !dwc->xhci)
		return NOTIFY_OK;

	if (action == GENPD_NOTIFY_OFF) {
		dev_dbg(gdwc3->dev, "Switching phy control to PMU\n");
		dwc3_google_pmu_set_state(gdwc3, DWC3_GOOGLE_PMU_PHY_CONTROL);
		ret = reset_control_assert(gdwc3->usbc_non_sticky_rst);
		if (ret)
			dev_err(gdwc3->dev, "non-sticky reset assert failed: %d\n", ret);
		if (gdwc3->wakeup)
			dwc3_google_enable_pme_irqs(gdwc3);
	} else if (action == GENPD_NOTIFY_ON) {
		dev_dbg(gdwc3->dev, "Switching phy control to Controller\n");
		dwc3_google_clear_pme_irqs(gdwc3);
		ret = reset_control_deassert(gdwc3->usbc_non_sticky_rst);
		if (ret)
			dev_err(gdwc3->dev, "non-sticky reset deassert failed: %d\n", ret);
		dwc3_google_pmu_set_state(gdwc3, DWC3_GOOGLE_CONTROLLER_PHY_CONTROL);
		if (gdwc3->wakeup)
			dwc3_google_disable_pme_irqs(gdwc3);
	}
	return NOTIFY_OK;
}

static void dwc3_google_configure_qos(struct dwc3_google *gdwc3)
{
	u32 reg;

	reg = readl(gdwc3->usb_top_cfg_reg);
	reg &= ~(USBCS_TOP_CFG1_AWUSERVC | USBCS_TOP_CFG1_ARUSERVC);
	reg |= (FIELD_PREP(USBCS_TOP_CFG1_AWUSERVC, gdwc3->usb_vc) |
			FIELD_PREP(USBCS_TOP_CFG1_ARUSERVC, gdwc3->usb_vc));
	writel(reg, gdwc3->usb_top_cfg_reg);
}

static void dwc3_google_enable_wakeup_irq(int irq)
{
	if (!irq)
		return;

	enable_irq(irq);
	enable_irq_wake(irq);
}

static void dwc3_google_disable_wakeup_irq(int irq)
{
	if (!irq)
		return;

	disable_irq_wake(irq);
	disable_irq_nosync(irq);
}

static irqreturn_t dwc3_google_resume_interrupt(int irq, void *_gdwc3)
{
	struct dwc3_google	*gdwc3 = _gdwc3;
	struct dwc3 *dwc = platform_get_drvdata(gdwc3->dwc3);
	enum usb_role role;
	u32 irq_status_reg;

	dev_dbg(gdwc3->dev, "resume interrupt irq: %d\n", irq);

	irq_status_reg = dwc3_google_clear_pme_irqs(gdwc3);

	if (!gdwc3->is_suspended) {
		dev_warn(gdwc3->dev, "Spurious pme irq, 0x%x", irq_status_reg);
		return IRQ_HANDLED;
	}

	role = usb_role_switch_get_role(gdwc3->dwc3_drd_sw);
	if (role == USB_ROLE_HOST) {
		if (dwc->xhci)
			pm_runtime_resume(&dwc->xhci->dev);
	} else if (role == USB_ROLE_DEVICE) {
		dev_err(gdwc3->dev, "Invalid Role during wakeup interrupt");
	}
	return IRQ_HANDLED;
}

struct xhci_goog_dma_coherent_mem **dwc3_google_get_dma_coherent_mem(struct device *dev)
{
	struct xhci_goog_dma_coherent_mem **dma_mem = NULL;
	struct device *dwc3_google = dev->parent;
	struct dwc3_google *gdwc3 = dev_get_drvdata(dwc3_google);

	if (gdwc3) {
		if (!gdwc3->mem) {
			gdwc3->mem = devm_kzalloc(dev,
				XHCI_GOOG_DMA_RMEM_MAX*sizeof(struct xhci_goog_dma_coherent_mem *),
				GFP_KERNEL);
		}

		dma_mem = gdwc3->mem;
	}

	return dma_mem;
}

void dwc3_google_put_dma_coherent_mem(struct device *dev)
{
	struct device *dwc3_google = dev->parent;
	struct dwc3_google *gdwc3 = dev_get_drvdata(dwc3_google);

	if (gdwc3) {
		if (gdwc3->mem) {
			dev_dbg(dev, "Free the DMA memory.\n");
			gdwc3->mem[XHCI_GOOG_DMA_RMEM_SRAM] = NULL;
			gdwc3->mem[XHCI_GOOG_DMA_RMEM_DRAM] = NULL;
			devm_kfree(dev, gdwc3->mem);
			gdwc3->mem = NULL;
		}
	}
}

/* assigning bandwidths based on 'maximum-speed' property from dwc3 dt node */
static void dwc3_google_set_bw_by_max_speed(struct dwc3_google *gdwc3)
{
	const char *str;
	int ret = 0;

	ret = device_property_read_string(&gdwc3->dwc3->dev, "maximum-speed",
					  &str);
	if (ret < 0)
		return;
	if (strcmp(str, "super-speed") == 0) {
		gdwc3->avg_bw = USB_SS_GOOGLE_ICC_BW_MB;
		gdwc3->peak_bw = USB_SS_GOOGLE_ICC_BW_MB;
	} else if (strcmp(str, "high-speed") == 0) {
		gdwc3->avg_bw = USB_HS_GOOGLE_ICC_BW_MB;
		gdwc3->peak_bw = USB_HS_GOOGLE_ICC_BW_MB;
	}

}

static void xhci_full_reset_on_remove(void *unused, bool *full_reset)
{
	*full_reset = true;
}

static int dwc3_google_probe(struct platform_device *pdev)
{
	int ret;
	int irq;
	struct dwc3_google *gdwc3;
	struct device *dev = &pdev->dev;
	struct device_node *dwc3_np, *node = dev->of_node;

	dev_dbg(dev, "dwc3-google probe\n");

	if (!node) {
		dev_err(dev, "no device node, failed to add dwc3 core\n");
		return -ENODEV;
	}

	gdwc3 = devm_kzalloc(dev, sizeof(*gdwc3), GFP_KERNEL);
	if (!gdwc3)
		return -ENOMEM;
	gdwc3->drv_data = of_device_get_match_data(dev);

	gdwc3->usbcs_host_cfg_base =
		devm_platform_ioremap_resource_byname(pdev, "usbcs_host_cfg_csr");
	if (IS_ERR(gdwc3->usbcs_host_cfg_base))
		return PTR_ERR(gdwc3->usbcs_host_cfg_base);

	gdwc3->usbcs_usbint_base =
		devm_platform_ioremap_resource_byname(pdev, "usbcs_usbint_csr");
	if (IS_ERR(gdwc3->usbcs_usbint_base))
		return PTR_ERR(gdwc3->usbcs_usbint_base);

	if (!device_property_read_u32(&pdev->dev, "usb-vc", &gdwc3->usb_vc)) {
		gdwc3->usb_top_cfg_reg =
			devm_platform_ioremap_resource_byname(pdev, "usb_top_cfg_csr");
		if (IS_ERR(gdwc3->usb_top_cfg_reg))
			return PTR_ERR(gdwc3->usb_top_cfg_reg);
	}

	irq = platform_get_irq_byname(pdev, "pme_gen_u2p_intr_agg");
	if (irq < 0) {
		dev_err(dev, "failed to fetch USB2 PHY PME gen intr\n");
		return irq;
	}

	irq_set_status_flags(irq, IRQ_NOAUTOEN);
	ret = devm_request_threaded_irq(dev, irq, NULL,
				dwc3_google_resume_interrupt,
				IRQF_TRIGGER_HIGH | IRQF_ONESHOT,
				"google HS", gdwc3);
	if (ret) {
		dev_err(dev, "pme_u2phy_irq failed: %d\n", ret);
		return ret;
	}
	gdwc3->pme_u2phy_irq = irq;

	gdwc3->pme_u3phy_irq = platform_get_irq_byname(pdev, "pme_gen_u3p_intr_agg");
	if (gdwc3->pme_u3phy_irq < 0) {
		dev_err(dev, "failed to fetch USB3 PHY PME gen intr\n");
		return gdwc3->pme_u3phy_irq;
	}
	irq_set_status_flags(gdwc3->pme_u3phy_irq, IRQ_NOAUTOEN);
	ret = devm_request_threaded_irq(dev, gdwc3->pme_u3phy_irq, NULL,
				dwc3_google_resume_interrupt,
				IRQF_TRIGGER_HIGH | IRQF_ONESHOT,
				"google SS", gdwc3);
	if (ret) {
		dev_err(dev, "pme_u3phy_irq failed: %d\n", ret);
		return ret;
	}

	gdwc3->u2_phy = devm_phy_get(dev, "usb2-phy");
	if (IS_ERR(gdwc3->u2_phy)) {
		ret = PTR_ERR(gdwc3->u2_phy);
		if (ret == -ENODEV) {
			gdwc3->u2_phy = NULL;
			dev_warn(dev, "No u2 phy\n");
		} else
			return dev_err_probe(dev, ret, "no u2 phy configured\n");
	}

	gdwc3->u3_phy = devm_phy_get(dev, "usb3-phy");
	if (IS_ERR(gdwc3->u3_phy)) {
		ret = PTR_ERR(gdwc3->u3_phy);
		if (ret == -ENODEV) {
			gdwc3->u3_phy = NULL;
			dev_warn(dev, "No u3 phy\n");
		} else
			return dev_err_probe(dev, ret, "no u3 phy configured\n");
	}

	gdwc3->usb_on = false;
	// TODO(b/298785042): check if we need this flag
	gdwc3->is_suspended = true;
	gdwc3->current_role = USB_ROLE_NONE;
	gdwc3->dev = dev;
	gdwc3->usb_psw_pd = NULL;
	gdwc3->usb_top_pd = NULL;
	gdwc3->avg_bw = USB_SSP_GOOGLE_ICC_BW_MB;
	gdwc3->peak_bw = USB_SSP_GOOGLE_ICC_BW_MB;
	platform_set_drvdata(pdev, gdwc3);
	ret = dwc3_google_parse_ots_clocks(gdwc3);
	if (ret)
		return ret;

	ret = dwc3_google_parse_clocks(gdwc3);
	if (ret) {
		dev_err(dev, "Failed to parse clocks\n");
		return ret;
	}

	ret = dwc3_google_parse_ots_resets(gdwc3);
	if (ret) {
		dev_err(dev, "Failed to parse ots resets\n");
		return ret;
	}

	ret = dwc3_google_parse_resets(gdwc3);
	if (ret) {
		dev_err(dev, "Failed to parse resets\n");
		return ret;
	}
	dwc3_find_non_sticky_reset(gdwc3);

	ret = dma_set_mask_and_coherent(dev, DMA_BIT_MASK(32));
	if (ret)
		return ret;

	gdwc3->vdd0p75 = devm_regulator_get(dev, "vdd0p75");
	if (IS_ERR(gdwc3->vdd0p75)) {
		ret = PTR_ERR(gdwc3->vdd0p75);
		dev_err(dev, "Failed to get 0.75V PHY regulator\n");
		return ret;
	}

	gdwc3->vdd1p2 = devm_regulator_get(dev, "vdd1p2");
	if (IS_ERR(gdwc3->vdd1p2)) {
		ret = PTR_ERR(gdwc3->vdd1p2);
		dev_err(dev, "Failed to get 1.2V PHY regulator\n");
		return ret;
	}

	dev_pm_domain_detach(dev, true);
	gdwc3->usb_psw_pd = dev_pm_domain_attach_by_name(dev, "usb_psw_pd");
	if (IS_ERR(gdwc3->usb_psw_pd)) {
		dev_warn(dev, "Unable to find power-domains, assuming enabled\n");
	} else {
		gdwc3->usb_psw_pd_nb.notifier_call = dwc3_google_psw_pd_notifier;
		device_set_wakeup_capable(gdwc3->usb_psw_pd, true);
		ret = dev_pm_genpd_add_notifier(gdwc3->usb_psw_pd, &gdwc3->usb_psw_pd_nb);
		if (ret)
			goto detach_usb_pds;
	}

	gdwc3->usb_top_pd = dev_pm_domain_attach_by_name(dev, "usb_top_pd");
	if (IS_ERR(gdwc3->usb_top_pd)) {
		dev_warn(dev, "Unable to find power-domains, assuming enabled\n");
	} else {
		device_set_wakeup_capable(gdwc3->usb_top_pd, true);
		gdwc3->usb_top_pd_dl = device_link_add(dev, gdwc3->usb_top_pd, DL_FLAG_STATELESS);
		if (IS_ERR(gdwc3->usb_top_pd_dl))
			goto detach_usb_pds;
	}

	dwc3_np = of_get_compatible_child(node, "snps,dwc3");
	if (!dwc3_np) {
		ret = -ENODEV;
		dev_err(dev, "failed to find dwc3 core child\n");
		goto detach_usb_pds;
	}

	/* init usb icc path for gmc update */
	gdwc3->icc_path = google_devm_of_icc_get(dev, "sswrp-usb");
	if (IS_ERR(gdwc3->icc_path)) {
		ret = PTR_ERR(gdwc3->icc_path);
		dev_err(dev, "devm_of_icc_get(%s) failed", "sswrp-usb");
		goto detach_usb_pds;
	}

	pm_runtime_enable(dev);
	ret = pm_runtime_get_sync(dev);
	if (ret) {
		dev_err(dev, "runtime get_sync failed");
		goto disable_rpm;
	}
	pm_runtime_forbid(dev);

	if (IS_ENABLED(CONFIG_USB_XHCI_GOOG_DMA)) {
		xhci_goog_register_get_cb(dwc3_google_get_dma_coherent_mem);
		xhci_goog_register_put_cb(dwc3_google_put_dma_coherent_mem);
	}

	if (of_platform_populate(node, NULL, NULL, dev)) {
		dev_err(dev, "failed to add dwc3 core\n");
		ret = -ENODEV;
		goto assert_resets;
	}

	gdwc3->dwc3 = of_find_device_by_node(dwc3_np);
	if (!gdwc3->dwc3) {
		ret = -EPROBE_DEFER;
		dev_err(dev, "failed to get dwc3 platform device\n");
		goto dev_depopulate;
	}

	dwc3_google_set_bw_by_max_speed(gdwc3);

	gdwc3->dwc3_drd_sw = usb_role_switch_find_by_fwnode(dev_fwnode(&(gdwc3->dwc3->dev)));
	fwnode_handle_put(dev_fwnode(&(gdwc3->dwc3->dev)));
	if (IS_ERR_OR_NULL(gdwc3->dwc3_drd_sw)) {
		gdwc3->dwc3_drd_sw = NULL;
		ret = -EPROBE_DEFER;
		dev_err(dev, "probe deferred due to dwc3_drd_sw is not ready\n");
		goto dev_depopulate;
	}

	if (gdwc3->u3_phy) {
		gdwc3->phy_role_sw =
			usb_role_switch_find_by_fwnode(dev_fwnode(&(gdwc3->u3_phy->dev)));
		fwnode_handle_put(dev_fwnode(&(gdwc3->u3_phy->dev)));
		if (IS_ERR(gdwc3->phy_role_sw)) {
			gdwc3->phy_role_sw = NULL;
			dev_err(dev, "phy didn't register a usb_role_switch object\n");
			ret = PTR_ERR(gdwc3->phy_role_sw);
			goto dev_depopulate;
		}
	}

	ret = register_trace_android_vh_xhci_full_reset_on_remove(xhci_full_reset_on_remove, NULL);
	if (ret)
		dev_err(dev, "register xhci full reset on remove vh failed\n");

	ret = dwc3_google_setup_role_switch(gdwc3);
	if (ret)
		goto dev_depopulate;

	ret = device_init_wakeup(gdwc3->dev, true);
	if (ret)
		goto dev_depopulate;

	/* Without wakeup core driver calls dwc3_core_exit() leading to phy_exit()*/
	ret = device_init_wakeup(&gdwc3->dwc3->dev, true);
	if (ret)
		goto deinit_wakeup;

	/* wakeup disable for default role NONE */
	device_wakeup_disable(gdwc3->dev);
	device_wakeup_disable(&gdwc3->dwc3->dev);

	pm_runtime_allow(dev);
	pm_runtime_allow(&gdwc3->dwc3->dev);
	/*
	 * b/346776825: host mode hibernation cannot be paused and resumed before it's completed.
	 * Disable DWC3 autosuspend to prevent unnecessary delays after xHCI suspension.
	 */
	pm_runtime_dont_use_autosuspend(&gdwc3->dwc3->dev);
	pm_runtime_put(dev);

	return 0;

deinit_wakeup:
	device_init_wakeup(gdwc3->dev, false);
dev_depopulate:
	of_platform_depopulate(dev);
	of_node_put(dwc3_np);
assert_resets:
	pm_runtime_allow(dev);
disable_rpm:
	pm_runtime_put_sync(dev);
	pm_runtime_disable(dev);
detach_usb_pds:
	if (!IS_ERR_OR_NULL(gdwc3->usb_psw_pd)) {
		dev_pm_genpd_remove_notifier(gdwc3->usb_psw_pd);
		dev_pm_domain_detach(gdwc3->usb_psw_pd, true);
	}
	if (!IS_ERR_OR_NULL(gdwc3->usb_top_pd)) {
		if (!IS_ERR_OR_NULL(gdwc3->usb_top_pd_dl))
			device_link_del(gdwc3->usb_top_pd_dl);
		device_set_wakeup_capable(gdwc3->usb_top_pd, true);
		dev_pm_domain_detach(gdwc3->usb_top_pd, true);
	}
	return ret;
}

static int dwc3_google_remove(struct platform_device *pdev)
{
	struct dwc3_google *gdwc3 = platform_get_drvdata(pdev);

	dev_dbg(gdwc3->dev, "dwc3-google remove\n");

	usb_role_switch_unregister(gdwc3->role_sw);
	usb_role_switch_put(gdwc3->dwc3_drd_sw);
	usb_role_switch_put(gdwc3->phy_role_sw);
	device_init_wakeup(gdwc3->dev, false);
	device_init_wakeup(&gdwc3->dwc3->dev, false);
	pm_runtime_disable(&pdev->dev);
	of_platform_depopulate(&pdev->dev);
	if (IS_ENABLED(CONFIG_USB_XHCI_GOOG_DMA)) {
		xhci_goog_unregister_get_cb();
		xhci_goog_unregister_put_cb();
	}

	if (!pm_runtime_status_suspended(&pdev->dev)) {
		google_unconfigure_glue(gdwc3);
		pm_runtime_set_suspended(&pdev->dev);
	}
	if (!IS_ERR_OR_NULL(gdwc3->usb_psw_pd)) {
		dev_pm_genpd_remove_notifier(gdwc3->usb_psw_pd);
		dev_pm_domain_detach(gdwc3->usb_psw_pd, true);
	}
	if (!IS_ERR_OR_NULL(gdwc3->usb_top_pd)) {
		if (!IS_ERR_OR_NULL(gdwc3->usb_top_pd_dl))
			device_link_del(gdwc3->usb_top_pd_dl);
		device_init_wakeup(gdwc3->usb_top_pd, false);
		dev_pm_domain_detach(gdwc3->usb_top_pd, true);
	}
	return 0;
}


static int dwc3_google_suspend(struct dwc3_google *gdwc3,
					      bool wakeup)
{
	int ret = 0;

	if (gdwc3->is_suspended)
		return 0;

	trace_platform_usb_suspend_start(__func__);

	/* resetting the votes to 0 for gmc */
	ret = dwc3_google_set_icc_bw(gdwc3, 0, 0);
	if (ret) {
		dev_err(gdwc3->dev, "failed to reset bandwidth: (%d)\n", ret);
		return ret;
	}

	switch (gdwc3->current_role) {
	case USB_ROLE_HOST:
		gdwc3->wakeup = wakeup;
		ret = dwc3_google_psw_pd_off(gdwc3);
		if (ret)
			break;
		gdwc3->is_suspended = true;
		if (wakeup) {
			dwc3_google_enable_wakeup_irq(gdwc3->pme_u2phy_irq);
			dwc3_google_enable_wakeup_irq(gdwc3->pme_u3phy_irq);
		}
		break;
	case USB_ROLE_DEVICE:
	case USB_ROLE_NONE:
		google_usb_pwr_disable(gdwc3);
		gdwc3->is_suspended = true;
	}
	trace_platform_usb_suspend_end(__func__);
	return ret;
}

static int dwc3_google_resume(struct dwc3_google *gdwc3,
					     bool wakeup)
{
	int ret = 0;

	if (!gdwc3->is_suspended)
		return 0;

	trace_platform_usb_resume_start(__func__);

	/* voting for the required read and write bw for gmc */
	ret = dwc3_google_set_icc_bw(gdwc3, gdwc3->avg_bw, gdwc3->peak_bw);
	if (ret) {
		dev_err(gdwc3->dev, "failed to set bandwidth: (%d)\n", ret);
		return ret;
	}

	if (!gdwc3->usb_on) {
		ret = google_usb_pwr_enable(gdwc3);
		if (ret < 0) {
			dev_err(gdwc3->dev, "Unable to turn on USB top\n");
			dwc3_google_set_icc_bw(gdwc3, 0, 0);
			return ret;
		}
		if (gdwc3->usb_top_cfg_reg)
			dwc3_google_configure_qos(gdwc3);
	}

	if (gdwc3->current_role == USB_ROLE_HOST) {
		if (wakeup) {
			dwc3_google_disable_wakeup_irq(gdwc3->pme_u2phy_irq);
			dwc3_google_disable_wakeup_irq(gdwc3->pme_u3phy_irq);
		}
		ret = dwc3_google_psw_pd_on(gdwc3);
		if (ret) {
			if (wakeup) {
				dwc3_google_enable_wakeup_irq(gdwc3->pme_u2phy_irq);
				dwc3_google_enable_wakeup_irq(gdwc3->pme_u3phy_irq);
			}
			dwc3_google_set_icc_bw(gdwc3, 0, 0);
			return ret;
		}
	}
	gdwc3->is_suspended = false;
	trace_platform_usb_resume_end(__func__);
	return 0;
}

static int dwc3_google_pm_suspend(struct device *dev)
{
	struct dwc3_google *gdwc3 = dev_get_drvdata(dev);
	struct dwc3 *dwc = platform_get_drvdata(gdwc3->dwc3);
	struct platform_device *xhci = dwc->xhci;
	struct usb_device *udev;
	struct usb_hcd	*hcd;
	int ret, bypass = 0;

	dev_dbg(dev, "pm_suspend. device may wakeup : %d\n", device_may_wakeup(dev));

	if (xhci) {
		hcd = platform_get_drvdata(xhci);
		udev = hcd->self.root_hub;
		trace_android_rvh_usb_dev_suspend(udev, PMSG_SUSPEND, &bypass);
		if (bypass) {
			ret = device_wakeup_enable(gdwc3->usb_psw_pd);
			if (ret) {
				dev_err(gdwc3->dev, "Failed to enable wakeup, err: %d\n", ret);
				return ret;
			}
		}
	}

	ret = dwc3_google_suspend(gdwc3, device_may_wakeup(dev));
	return ret;
}

static int dwc3_google_pm_resume(struct device *dev)
{
	struct dwc3_google *gdwc3 = dev_get_drvdata(dev);
	struct dwc3 *dwc = platform_get_drvdata(gdwc3->dwc3);
	struct platform_device *xhci = dwc->xhci;
	struct usb_device *udev;
	struct usb_hcd	*hcd;
	int ret, bypass = 0;

	dev_dbg(dev, "pm_resume. device may wakeup : %d\n", device_may_wakeup(dev));

	if (xhci) {
		hcd = platform_get_drvdata(xhci);
		udev = hcd->self.root_hub;
		trace_android_vh_usb_dev_resume(udev, PMSG_RESUME, &bypass);
		if (bypass) {
			ret = device_wakeup_disable(gdwc3->usb_psw_pd);
			if (ret) {
				dev_err(gdwc3->dev, "Failed to disable wakeup, err: %d\n", ret);
				return ret;
			}
		}
	}

	ret = dwc3_google_resume(gdwc3, device_may_wakeup(dev));

	pm_runtime_disable(dev);
	pm_runtime_set_active(dev);
	pm_runtime_enable(dev);

	return ret;
}

static int dwc3_google_runtime_suspend(struct device *dev)
{
	struct dwc3_google *gdwc3 = dev_get_drvdata(dev);

	dev_dbg(dev, "runtime suspend\n");

	return dwc3_google_suspend(gdwc3, true);
}

static int dwc3_google_runtime_resume(struct device *dev)
{
	struct dwc3_google *gdwc3 = dev_get_drvdata(dev);

	dev_dbg(dev, "runtime resume\n");

	return dwc3_google_resume(gdwc3, true);
}

static int gdwc3_prepare(struct device *dev)
{
	struct dwc3_google *gdwc3 = dev_get_drvdata(dev);

	if (gdwc3->current_role == USB_ROLE_NONE &&
	    pm_runtime_suspended(gdwc3->dev)) {
		dev_info(gdwc3->dev, "suspend direct complete");
		return 1;
	}

	return 0;
}

static const struct dev_pm_ops dwc3_google_dev_pm_ops = {
	SET_SYSTEM_SLEEP_PM_OPS(dwc3_google_pm_suspend, dwc3_google_pm_resume)
	SET_RUNTIME_PM_OPS(dwc3_google_runtime_suspend,
			   dwc3_google_runtime_resume, NULL)
	.prepare = gdwc3_prepare,
};

static const struct dwc3_google_driverdata lga_drvdata = {
	.clk_names = {
		"usbc_non_sticky",
		"usbc_sticky",
		"u2phy_apb_clk"
	},
	.ots_clk_names = {
	},
	.rst_names = {
		"usbc_non_sticky",
		"usbc_sticky",
		"usb_drd_bus_rst",
		"u2phy_apb_rst",
	},
	.ots_rst_names = {
		"usb_top_csr"
	},
	.num_rsts = 4,
	.num_ots_rsts = 1,
	.num_clks = 3,
	.num_ots_clks = 0,
};

static const struct dwc3_google_driverdata rdo_drvdata = {
	.clk_names = {
		"u2phy_ref_clk",
		"usbdp_suspend_clk",
		"usbc_non_sticky",
		"usbc_sticky",
		"usb_drd_bus_clk",
		"u2phy_apb_clk",
		"csr",
		"dp_vcc"
	},
	.ots_clk_names = {
	},
	.rst_names = {
		"usbc_non_sticky",
		"usbc_sticky",
		"usb_drd_bus_rst",
		"u2phy_apb_rst",
		"csr",
		"usb_top_csr",
		"dp_vcc"
	},
	.ots_rst_names = {
	},
	.num_rsts = 7,
	.num_ots_rsts = 0,
	.num_clks = 8,
	.num_ots_clks = 0,
};

static const struct of_device_id dwc3_google_match[] = {
	{
		.compatible = "google,dwc3-lga",
		.data = &lga_drvdata,
	}, {
		.compatible = "google,dwc3",
		.data = &rdo_drvdata,
	}, {
	}
};

MODULE_DEVICE_TABLE(of, dwc3_google_match);

static struct platform_driver dwc3_google_glue_driver = {
	.probe = dwc3_google_probe,
	.remove = dwc3_google_remove,
	.driver = {
		.name = "dwc3-google",
		.owner = THIS_MODULE,
		.pm = pm_ptr(&dwc3_google_dev_pm_ops),
		.of_match_table = dwc3_google_match,
		.dev_groups = dwc3_google_groups,
	}
};

module_platform_driver(dwc3_google_glue_driver);

MODULE_AUTHOR("GOOGLE LLC");
MODULE_DESCRIPTION("Google DWC3 Glue Driver");
MODULE_LICENSE("GPL");
