-series GW1N
-device GW1N-1
-package QFN48
-part_number GW1N-LV1QN48C6/I5


-mod_name dual_adc_bram
-file_name dual_adc_bram
-path G:/Git/oscilloscope-fpga/fpga_project/src/dual_adc_bram/
-type RAM_SDP
-file_type vhdl
-bram_b true
-depth_0 200
-depth_1 200
-width_0 7
-width_1 7
-read_mode bypass
-reset_mode sync
-init_file G:/Git/oscilloscope-fpga/fpga_project/src/adc_test.mi
-init_match port_A