var pairs =
{
"performing":{"simulation":1}
,"simulation":{"aldec":1,"clicking":1,"initialize":1,"top-level":1,"directory":1,"fail":1,"expecting":1}
,"aldec":{"active-hdl":1,"riviera":1}
,"procedure":{"performing":1}
,"riviera":{"pro":1}
,"pro":{"creating":1}
,"creating":{"updating":1}
,"updating":{"semiconductor\u2019s":1}
,"semiconductor\u2019s":{"fpga":1}
,"fpga":{"vendor":1}
,"vendor":{"libraries":1}
,"libraries":{"simulating":1,"click":1,"needed":1,"holding":1}
,"simulating":{"verilog":1,"design":1}
,"verilog":{"vhdl":1,"pane":1,"libraries":1}
,"vhdl":{"designs":1}
,"designs":{"active-hdl":1}
,"running":{"aldec":1,"active-hdl":1}
,"active-hdl":{"stand-alone":1,"simulator":1,"looks":1,"working":1,"issue":1}
,"stand-alone":{"mode":1}
,"mode":{"accessing":1,"using":1}
,"accessing":{"diamond":1}
,"diamond":{"graphical":1}
,"graphical":{"user":1}
,"user":{"interface":1}
,"interface":{"following":1}
,"following":{"avoid":1}
,"avoid":{"elaboration":1}
,"elaboration":{"elbread":1}
,"elbread":{"errors":1}
,"errors":{"selecting":1}
,"selecting":{"top-level":1}
,"top-level":{"unit":1,"menu":1}
,"unit":{"compiling":1,"testbench":1}
,"compiling":{"files":1,"simulating":1}
,"files":{"design":1,"work":1}
,"design":{"pop-up":1,"settings":1,"select":1,"setting":1,"using":1,"following":1,"folder":1,"current":1}
,"pop-up":{"menu":1}
,"menu":{"select":1}
,"select":{"design":1,"general":1,"reference":1,"multiple":1}
,"category":{"left":1}
,"left":{"pane":1}
,"pane":{"design":1,"verilog":1}
,"settings":{"dialog":1}
,"dialog":{"box":1}
,"box":{"select":1}
,"general":{"compilation":1}
,"compilation":{"verilog":1}
,"right":{"verilog":1}
,"click":{"add":1,"design":1}
,"add":{"library":1,"vlog":1,"vsim":1}
,"library":{"button":1,"folder":1}
,"reference":{"verilog":1}
,"needed":{"design":1,"instead":1}
,"multiple":{"libraries":1}
,"holding":{"ctrl":1}
,"ctrl":{"key":1}
,"setting":{"adds":1,"top-level":1,"sim_working_folder":1}
,"adds":{"verilog_library_name":1}
,"verilog_library_name":{"option":1}
,"option":{"vlog":1,"forces":1,"simulation":1,"necessary":1}
,"vlog":{"command":1,"add":1}
,"command":{"recognizes":1}
,"recognizes":{"allows":1}
,"allows":{"top-level":1}
,"testbench":{"start":1}
,"start":{"simulation":1}
,"clicking":{"simulation":1}
,"initialize":{"simulation":1}
,"using":{".do":1,"least":1}
,".do":{"file":1}
,"file":{"steps":1,"resides":1,"path":1}
,"steps":{"just":1}
,"just":{"given":1}
,"given":{"needed":1}
,"instead":{"add":1}
,"vsim":{".do":1}
,"least":{"asic":1}
,"asic":{"blocks":1}
,"blocks":{"pcs":1}
,"pcs":{"sysbus":1}
,"sysbus":{"design":1,"configuration":1}
,"change":{"directory":1}
,"directory":{"design":1}
,"folder":{"pcs":1,"default":1,"option":1,"rather":1}
,"configuration":{"file":1,"input":1}
,"current":{"folder":1}
,"sim_working_folder":{"option":1}
,"forces":{"active-hdl":1}
,"simulator":{"look":1}
,"look":{"configuration":1}
,"input":{"files":1,"file":1}
,"default":{"active-hdl":1}
,"looks":{"input":1}
,"work":{"work":1,"src":1,"active-hdl":1}
,"src":{"folders":1}
,"folders":{"work":1,"unless":1}
,"working":{"library":1}
,"fail":{"active-hdl":1}
,"issue":{"error":1}
,"error":{"missing":1}
,"missing":{"configuration":1}
,"necessary":{"simulation":1}
,"expecting":{"input":1}
,"rather":{"work":1}
,"unless":{"place":1}
,"place":{"input":1}
,"path":{"hdl":1}
,"hdl":{"code":1}
,"third-party":{"simulators":1}
}
;Search.control.loadWordPairs(pairs);
