Source Block: oh/stubs/hdl/PLLE2_BASE.v@55:65@HdlStmAssign
   output CLKOUT5;
   output CLKFBOUT;


   //Not a correct model
   assign CLKFB=CLKIN1;
   assign LOCKED=1'b0;
   assign CLKOUT0=CLKIN1;
   assign CLKOUT1=CLKIN1;
   assign CLKOUT2=CLKIN1;
   assign CLKOUT3=CLKIN1;

Diff Content:
- 60    assign CLKFB=CLKIN1;
+ 60    assign CLKFBOUT=CLKIN1;

Clone Blocks:
Clone Blocks 1:
oh/stubs/hdl/PLLE2_BASE.v@59:69
   //Not a correct model
   assign CLKFB=CLKIN1;
   assign LOCKED=1'b0;
   assign CLKOUT0=CLKIN1;
   assign CLKOUT1=CLKIN1;
   assign CLKOUT2=CLKIN1;
   assign CLKOUT3=CLKIN1;
   assign CLKOUT4=CLKIN1;
   assign CLKOUT5=CLKIN1;
   assign CLKFBOUT=CLKIN1;
   

Clone Blocks 2:
oh/stubs/hdl/PLLE2_BASE.v@58:68

   //Not a correct model
   assign CLKFB=CLKIN1;
   assign LOCKED=1'b0;
   assign CLKOUT0=CLKIN1;
   assign CLKOUT1=CLKIN1;
   assign CLKOUT2=CLKIN1;
   assign CLKOUT3=CLKIN1;
   assign CLKOUT4=CLKIN1;
   assign CLKOUT5=CLKIN1;
   assign CLKFBOUT=CLKIN1;

Clone Blocks 3:
oh/stubs/hdl/PLLE2_BASE.v@56:66
   output CLKFBOUT;


   //Not a correct model
   assign CLKFB=CLKIN1;
   assign LOCKED=1'b0;
   assign CLKOUT0=CLKIN1;
   assign CLKOUT1=CLKIN1;
   assign CLKOUT2=CLKIN1;
   assign CLKOUT3=CLKIN1;
   assign CLKOUT4=CLKIN1;

Clone Blocks 4:
oh/stubs/hdl/PLLE2_BASE.v@57:67


   //Not a correct model
   assign CLKFB=CLKIN1;
   assign LOCKED=1'b0;
   assign CLKOUT0=CLKIN1;
   assign CLKOUT1=CLKIN1;
   assign CLKOUT2=CLKIN1;
   assign CLKOUT3=CLKIN1;
   assign CLKOUT4=CLKIN1;
   assign CLKOUT5=CLKIN1;

Clone Blocks 5:
oh/stubs/hdl/PLLE2_BASE.v@62:70
   assign CLKOUT0=CLKIN1;
   assign CLKOUT1=CLKIN1;
   assign CLKOUT2=CLKIN1;
   assign CLKOUT3=CLKIN1;
   assign CLKOUT4=CLKIN1;
   assign CLKOUT5=CLKIN1;
   assign CLKFBOUT=CLKIN1;
   
endmodule // PLLE2_BASE

Clone Blocks 6:
oh/stubs/hdl/PLLE2_BASE.v@61:70
   assign LOCKED=1'b0;
   assign CLKOUT0=CLKIN1;
   assign CLKOUT1=CLKIN1;
   assign CLKOUT2=CLKIN1;
   assign CLKOUT3=CLKIN1;
   assign CLKOUT4=CLKIN1;
   assign CLKOUT5=CLKIN1;
   assign CLKFBOUT=CLKIN1;
   
endmodule // PLLE2_BASE

Clone Blocks 7:
oh/stubs/hdl/PLLE2_BASE.v@60:70
   assign CLKFB=CLKIN1;
   assign LOCKED=1'b0;
   assign CLKOUT0=CLKIN1;
   assign CLKOUT1=CLKIN1;
   assign CLKOUT2=CLKIN1;
   assign CLKOUT3=CLKIN1;
   assign CLKOUT4=CLKIN1;
   assign CLKOUT5=CLKIN1;
   assign CLKFBOUT=CLKIN1;
   
endmodule // PLLE2_BASE

