// Seed: 3603569293
module module_0;
  assign id_1[1+:1] = id_1;
  assign module_2.type_1 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output tri1 id_2
);
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output logic id_0,
    output logic id_1,
    output wire  id_2,
    input  logic id_3
);
  final $display(id_3);
  initial begin : LABEL_0
    id_0 <= id_3;
    id_1 <= id_3;
    assert (id_3 == 1);
  end
  wire id_5;
  module_0 modCall_1 ();
endmodule
