INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/bf16_minmax_readyValid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bf16_minmax_RV
INFO: [VRFC 10-2458] undeclared symbol gated_clk, assumed default net type wire [/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sources_1/new/bf16_minmax_readyValid.v:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/xe-lpt-64/Optimized_Bf16/Optimized_Bf16.srcs/sim_1/new/Minmax_RV_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bf16_minmax_RV
