/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  reg [4:0] _08_;
  wire [24:0] _09_;
  wire [5:0] _10_;
  wire [2:0] _11_;
  wire [20:0] _12_;
  wire [28:0] _13_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [25:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [9:0] celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [5:0] celloutsig_0_38z;
  wire [18:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_46z;
  wire celloutsig_0_49z;
  wire [12:0] celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire [20:0] celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_17z ? celloutsig_1_14z[3] : celloutsig_1_11z;
  assign celloutsig_0_20z = _00_ ? celloutsig_0_13z : celloutsig_0_15z;
  assign celloutsig_1_2z = ~(_01_ & in_data[167]);
  assign celloutsig_0_23z = ~(_03_ & celloutsig_0_14z[2]);
  assign celloutsig_1_5z = ~celloutsig_1_3z[4];
  assign celloutsig_0_8z = ~_00_;
  assign celloutsig_0_40z = ~((celloutsig_0_36z[4] | celloutsig_0_2z) & celloutsig_0_21z[7]);
  assign celloutsig_0_49z = ~((celloutsig_0_22z | celloutsig_0_39z[12]) & celloutsig_0_21z[1]);
  assign celloutsig_1_6z = ~((_05_ | celloutsig_1_3z[2]) & _06_);
  assign celloutsig_1_18z = ~((celloutsig_1_5z | celloutsig_1_3z[2]) & celloutsig_1_0z[1]);
  assign celloutsig_0_13z = ~((_07_ | celloutsig_0_2z) & celloutsig_0_10z[2]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z[6] | in_data[87]) & in_data[92]);
  assign celloutsig_0_24z = ~((celloutsig_0_22z | celloutsig_0_10z[0]) & celloutsig_0_23z);
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _08_ <= 5'h00;
    else _08_ <= in_data[51:47];
  reg [2:0] _28_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _28_ <= 3'h0;
    else _28_ <= celloutsig_0_6z[2:0];
  assign { _11_[2:1], _00_ } = _28_;
  reg [24:0] _29_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _29_ <= 25'h0000000;
    else _29_ <= in_data[161:137];
  assign { _09_[24:5], _05_, _09_[3:2], _01_, _09_[0] } = _29_;
  reg [5:0] _30_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _30_ <= 6'h00;
    else _30_ <= { celloutsig_1_3z[2], celloutsig_1_3z };
  assign { _10_[5], _06_, _02_, _10_[2:0] } = _30_;
  reg [20:0] _31_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _31_ <= 21'h000000;
    else _31_ <= { celloutsig_0_5z[15:3], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_2z };
  assign { _12_[20:18], _03_, _12_[16:2], _07_, _12_[0] } = _31_;
  reg [28:0] _32_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _32_ <= 29'h00000000;
    else _32_ <= { in_data[55:30], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_15z };
  assign { _13_[28:13], _04_, _13_[11:0] } = _32_;
  assign celloutsig_0_35z = { celloutsig_0_3z, celloutsig_0_32z, celloutsig_0_13z, celloutsig_0_24z } / { 1'h1, in_data[66:58] };
  assign celloutsig_1_14z = { celloutsig_1_3z, celloutsig_1_7z } / { 1'h1, in_data[153:149] };
  assign celloutsig_0_10z = celloutsig_0_1z[7:5] / { 1'h1, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_14z = { celloutsig_0_1z[4:2], celloutsig_0_12z } / { 1'h1, celloutsig_0_4z[8:6] };
  assign celloutsig_1_7z = { celloutsig_1_3z[4:2], celloutsig_1_0z } > _09_[23:18];
  assign celloutsig_0_9z = ! { celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_15z = ! { celloutsig_0_5z[15:12], celloutsig_0_8z };
  assign celloutsig_0_30z = ! { _12_[18], _03_, _12_[16:15] };
  assign celloutsig_0_63z = celloutsig_0_28z[22:2] % { 1'h1, celloutsig_0_32z[4:2], celloutsig_0_40z, _08_, celloutsig_0_49z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_33z, celloutsig_0_32z };
  assign celloutsig_0_28z = in_data[60:35] % { 1'h1, _13_[26:13], _04_, _13_[11:5], celloutsig_0_16z };
  assign celloutsig_0_36z = celloutsig_0_0z ? { celloutsig_0_28z[24:21], celloutsig_0_29z } : { in_data[78:75], celloutsig_0_23z };
  assign celloutsig_0_3z = in_data[70:61] != { in_data[43:35], celloutsig_0_2z };
  assign celloutsig_0_37z = { celloutsig_0_4z[8:6], celloutsig_0_29z, celloutsig_0_15z } != { celloutsig_0_30z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_46z = { _03_, _12_[16:4], celloutsig_0_33z } != { celloutsig_0_10z[1:0], celloutsig_0_38z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_36z };
  assign celloutsig_0_32z = - { in_data[90:87], celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_30z };
  assign celloutsig_0_4z = - { celloutsig_0_1z[4], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_5z = - { in_data[46:42], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_1z = - in_data[77:70];
  assign celloutsig_0_21z = - { in_data[76:73], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_1_17z = { celloutsig_1_3z[4:1], celloutsig_1_8z } !== { in_data[117:114], celloutsig_1_7z };
  assign celloutsig_0_39z = { celloutsig_0_5z[15:2], celloutsig_0_9z, celloutsig_0_12z, _11_[2:1], _00_ } | { celloutsig_0_28z[14:4], celloutsig_0_36z, celloutsig_0_16z };
  assign celloutsig_0_6z = celloutsig_0_4z[9:6] | in_data[7:4];
  assign celloutsig_1_8z = & { _02_, _06_, _10_[5], _10_[2:0], celloutsig_1_3z[1] };
  assign celloutsig_1_11z = & { _02_, _06_, celloutsig_1_6z, _10_[5], _10_[2:0], celloutsig_1_2z };
  assign celloutsig_0_19z = & { _03_, celloutsig_0_15z, _07_, celloutsig_0_13z, _12_[20:18], _12_[16:2], _12_[0], celloutsig_0_9z, celloutsig_0_5z[5:2] };
  assign celloutsig_0_0z = in_data[55] & in_data[59];
  assign celloutsig_0_64z = celloutsig_0_46z & celloutsig_0_36z[1];
  assign celloutsig_0_22z = celloutsig_0_20z & celloutsig_0_19z;
  assign celloutsig_0_29z = celloutsig_0_3z & celloutsig_0_19z;
  assign celloutsig_0_38z = { celloutsig_0_35z[4:0], celloutsig_0_37z } >>> { celloutsig_0_16z[2:1], celloutsig_0_14z };
  assign celloutsig_1_0z = in_data[145:143] ^ in_data[123:121];
  assign celloutsig_1_3z = in_data[182:178] ^ _09_[22:18];
  assign celloutsig_0_16z = celloutsig_0_10z ^ in_data[41:39];
  assign celloutsig_0_33z = ~((celloutsig_0_32z[2] & celloutsig_0_13z) | (celloutsig_0_4z[7] & celloutsig_0_16z[2]));
  assign celloutsig_0_12z = ~((celloutsig_0_10z[1] & celloutsig_0_5z[14]) | (_11_[2] & celloutsig_0_3z));
  assign { _09_[4], _09_[1] } = { _05_, _01_ };
  assign _10_[4:3] = { _06_, _02_ };
  assign _11_[0] = _00_;
  assign { _12_[17], _12_[1] } = { _03_, _07_ };
  assign _13_[12] = _04_;
  assign { out_data[128], out_data[96], out_data[52:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
