// Seed: 277709398
module module_0 (
    output uwire id_0,
    output wor id_1,
    output wor id_2,
    input uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6
);
  wire id_8;
  module_2(
      id_6, id_5
  );
  wire id_9;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1
);
  assign id_0 = 1;
  initial id_0 = 1;
  wire id_3;
  assign id_0 = 1;
  module_0(
      id_0, id_0, id_0, id_1, id_1, id_1, id_1
  );
  tri1 id_4 = 1;
endmodule
module module_2 (
    input wand id_0,
    input supply1 id_1
);
  reg id_3;
  always
  fork
    id_3 <= 1;
    #1;
  join
endmodule
