// Seed: 4076970547
module module_0;
  logic id_1;
  ;
  always @(negedge id_1 & "" or -1) begin : LABEL_0
    if (1 || -1'b0) id_1[1-1 :-1] <= 1 == $clog2(59);
    ;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout reg id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  always @(posedge -1) id_5 <= id_3;
endmodule
