# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ass5_1.srcs/sources_1/new/Serial_Parallel_Converter.v" \
"../../../../ass5_1.srcs/sources_1/new/Shift_Register_74194.v" \
"../../../../ass5_1.srcs/sim_1/new/S2R_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
