# DiplomovÃ¡ prÃ¡ce

## Pracuji na

- research ohlednÄ› FPGA (programovÃ¡nÃ­ v HLS (C/Matlab/Simlink) nevo HDL/Verilog [research.md](/research.md)
- rozfungovÃ¡nÃ­ serveru a spojenÃ­ se zybo
  - jakÃ½ bude workflow tvoÅ™enÃ­ programÅ¯ na FPGA s pouÅ¾itÃ­m serveru
  - jak se bude build exportovat, pÅ™enÃ¡Å¡e to lokÃ¡lnÃ­ virtuÃ¡lky a flashovat do sd karty - nÃ¡vod je na [github.com](https://github.com/Digilent/Petalinux-Zybo) jen na linux, vyzkouÅ¡et, jak moc safe je to na macOS
  - Å¡lo by vybuildit na serveru a pÅ™enÃ©st do macOS a flashnout SD kartu

## MÃ© dennÃ­ poznÃ¡mky âœï¸

ğŸ”— [13.10.2022](notes/20221013.md)

ğŸ”— [14.10.2022](notes/20221014.md)

ğŸ”— [29.10.2022](notes/20221029.md)

ğŸ”— [30.10.2022](notes/20221030.md)

# Progress

_Coming soon..._

ğŸŸ¨ ğŸŸ¨ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â¬œï¸ â—»ï¸ â—»ï¸ â—»ï¸ â–«ï¸ â–«ï¸ â–«ï¸

0. NÃ¡pad
1. Research
