;redcode
;assert 1
	SPL 0, <902
	CMP -207, <-134
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @-65, -1
	CMP @-65, -1
	SUB -207, <-134
	DJN -127, 100
	SUB @124, 106
	DJN -1, @-20
	SLT 105, 120
	SUB 105, 120
	SUB @127, 106
	SUB @121, 106
	SUB @179, 106
	JMP -1, @-20
	SLT 100, 0
	SUB #12, @15
	SUB @101, 107
	MOV -7, <-20
	DJN @270, @1
	SUB @127, 106
	JMP -4, @-20
	SUB -0, <-20
	CMP @121, 106
	JMP -4, @-20
	SUB @124, 106
	SUB #12, @200
	JMZ -127, 100
	MOV -7, <-20
	MOV -1, <-24
	SUB #12, @200
	SUB 0, -1
	JMP @72, #200
	SUB @127, 106
	SLT 121, 0
	MOV -7, <-20
	SUB @127, 106
	MOV -7, <-20
	SUB @127, 106
	MOV -7, <-20
	CMP #270, <1
	ADD 210, 60
	SPL 0, <902
	CMP -207, <-134
	CMP -207, <-134
	MOV -7, <-20
	SPL 0, <902
	MOV -7, <-20
