#ifndef _SHARKL5PRO_EFUSE_DRIVE_H
#define _SHARKL5PRO_EFUSE_DRIVE_H
#include <asm/arch/sys_timer_reg_v0.h>
#include <asm/arch/chip_sharkl5pro/aon_sec_apb.h>
#include <asm/arch/chip_sharkl5pro/aon_apb.h>
#include <asm/arch/chip_sharkl5pro/ap_apb.h>
#include <asm/arch/chip_sharkl5pro/hardware.h>

typedef unsigned char       uint8;
typedef unsigned short      uint16;
typedef unsigned int        uint32;
typedef unsigned long long  uint64;
typedef signed char         int8;
typedef signed short        int16;
typedef signed int          int32;
typedef signed long long    int64;

/******************/
typedef enum {
	EFUSE_RESULT_SUCCESS = 0,
	EFUSE_RD_ERROR,
	EFUSE_WR_ERROR,
	EFUSE_PARAM_ERROR
} Efuse_Result_Ret;


/******************/
#define EFUSE_MAGIC					0x8810
#define ERR_FLAG_MASK				0xFFFF
#define BIT_MASK(bit)  				(~(1<<bit))

/*********EFUSE CLK****************  set/clear  bit0  ***********/
#define REG_AON_SEC_APB_EFUSE_SEC_ENABLE	REG_AON_SEC_APB_AON_SEC_EB

/*******EFUSE CONTROL REGISTER***************************/
#define REG_AON_EFUSE_BASE			0x32240000
#define EFUSE_ALL0_INDEX			(REG_AON_EFUSE_BASE + 0x8)
#define EFUSE_MODE_CTRL				(REG_AON_EFUSE_BASE + 0xC)
#define	EFUSE_IP_VER				(REG_AON_EFUSE_BASE + 0x14)
#define	EFUSE_CFG0					(REG_AON_EFUSE_BASE + 0x18)
#define	EFUSE_SEC_EN				(REG_AON_EFUSE_BASE + 0x40)
#define	EFUSE_SEC_ERR_FLAG			(REG_AON_EFUSE_BASE + 0x44)
#define	EFUSE_SEC_FLAG_CLR			(REG_AON_EFUSE_BASE + 0x48)
#define	EFUSE_SEC_MAGIC_NUM			(REG_AON_EFUSE_BASE + 0x4C)
#define	EFUSE_FW_CFG				(REG_AON_EFUSE_BASE + 0x50)
#define	EFUSE_PW_SWT				(REG_AON_EFUSE_BASE + 0x54)
#define BLOCK_MAP					(REG_AON_EFUSE_BASE + 0x1000)


/**********************CE macro define**********************/
#define CE_SEC_EB             	        REG_AP_APB_APB_EB
#define CTL_AP_BASE_CE             	SPRD_SECURE_CE_PHYS
#define CE_CLK_EB_REG  				(CTL_AP_BASE_CE + 0x0018)		// ce module enable register
#define CE_RNG_EB_REG    			(CTL_AP_BASE_CE + 0x0200)		// ce module enable
#define CE_SEC_KEY_USE_WAY_REG   	(CTL_AP_BASE_CE + 0x0340)		// ce secure key work mode register

extern void efuse_enable(void);
extern void efuse_disable(void);
extern Efuse_Result_Ret efuse_write_drv(uint32 start_id, uint32 end_id, uint32 *pReadData,uint32 Isdouble);
extern Efuse_Result_Ret efuse_read_drv(uint32 start_id, uint32 end_id, uint32 *pReadData,uint32 Isdouble);
extern Efuse_Result_Ret efuse_rewrite_double_bit(uint32 block_id, uint32 writeData);
extern Efuse_Result_Ret efuse_huk_program(void);

#endif
