Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Feb 19 12:13:48 2025
| Host         : ALFONSOMOGGD51E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_ric_timing_summary_routed.rpt -pb top_level_ric_timing_summary_routed.pb -rpx top_level_ric_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_ric
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.339        0.000                      0                    3        0.212        0.000                      0                    3        4.500        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.339        0.000                      0                    3        0.212        0.000                      0                    3        4.500        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.339ns  (required time - arrival time)
  Source:                 ric/stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/stato_corrente_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.580ns (35.014%)  route 1.076ns (64.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  A_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.639     5.191    ric/A_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  ric/stato_corrente_reg[1]/Q
                         net (fo=4, routed)           1.076     6.723    ric/stato_corrente[1]
    SLICE_X0Y42          LUT6 (Prop_lut6_I1_O)        0.124     6.847 r  ric/stato_corrente[0]_i_1/O
                         net (fo=1, routed)           0.000     6.847    ric/stato_corrente[0]_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  A (IN)
                         net (fo=0)                   0.000    10.000    A
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  A_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.521    14.893    ric/A_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[0]/C
                         clock pessimism              0.298    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)        0.031    15.186    ric/stato_corrente_reg[0]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                  8.339    

Slack (MET) :             8.689ns  (required time - arrival time)
  Source:                 ric/stato_corrente_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/stato_corrente_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.580ns (44.385%)  route 0.727ns (55.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  A_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.639     5.191    ric/A_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 f  ric/stato_corrente_reg[0]/Q
                         net (fo=4, routed)           0.727     6.374    ric/stato_corrente[0]
    SLICE_X0Y42          LUT5 (Prop_lut5_I3_O)        0.124     6.498 r  ric/stato_corrente[2]_i_1/O
                         net (fo=1, routed)           0.000     6.498    ric/stato_corrente[2]_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  A (IN)
                         net (fo=0)                   0.000    10.000    A
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  A_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.521    14.893    ric/A_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[2]/C
                         clock pessimism              0.298    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)        0.031    15.186    ric/stato_corrente_reg[2]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                  8.689    

Slack (MET) :             8.734ns  (required time - arrival time)
  Source:                 ric/stato_corrente_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/stato_corrente_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.580ns (46.034%)  route 0.680ns (53.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  A_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.639     5.191    ric/A_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  ric/stato_corrente_reg[0]/Q
                         net (fo=4, routed)           0.680     6.327    ric/stato_corrente[0]
    SLICE_X0Y42          LUT6 (Prop_lut6_I0_O)        0.124     6.451 r  ric/stato_corrente[1]_i_1/O
                         net (fo=1, routed)           0.000     6.451    ric/stato_corrente[1]_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  A (IN)
                         net (fo=0)                   0.000    10.000    A
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  A_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.521    14.893    ric/A_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[1]/C
                         clock pessimism              0.298    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)        0.029    15.184    ric/stato_corrente_reg[1]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                  8.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_c/i_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/stato_corrente_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  A_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.596     1.509    u_c/A_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  u_c/i_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  u_c/i_out_reg/Q
                         net (fo=4, routed)           0.131     1.782    ric/i_out
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  ric/stato_corrente[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    ric/stato_corrente[0]_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  A_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.867     2.025    ric/A_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[0]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.092     1.614    ric/stato_corrente_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_c/i_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/stato_corrente_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  A_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.596     1.509    u_c/A_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  u_c/i_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  u_c/i_out_reg/Q
                         net (fo=4, routed)           0.130     1.781    ric/i_out
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.045     1.826 r  ric/stato_corrente[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    ric/stato_corrente[1]_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  A_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.867     2.025    ric/A_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[1]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.091     1.613    ric/stato_corrente_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ric/stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ric/stato_corrente_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.400%)  route 0.156ns (45.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  A_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.596     1.509    ric/A_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  ric/stato_corrente_reg[1]/Q
                         net (fo=4, routed)           0.156     1.806    ric/stato_corrente[1]
    SLICE_X0Y42          LUT5 (Prop_lut5_I1_O)        0.045     1.851 r  ric/stato_corrente[2]_i_1/O
                         net (fo=1, routed)           0.000     1.851    ric/stato_corrente[2]_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  A_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.867     2.025    ric/A_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[2]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.092     1.601    ric/stato_corrente_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { A }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  A_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y42     ric/stato_corrente_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y42     ric/stato_corrente_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y42     ric/stato_corrente_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43     u_c/M_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y42     u_c/i_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     ric/stato_corrente_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     ric/stato_corrente_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     ric/stato_corrente_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     ric/stato_corrente_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     ric/stato_corrente_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     ric/stato_corrente_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     u_c/M_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     u_c/M_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42     u_c/i_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42     u_c/i_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     ric/stato_corrente_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     ric/stato_corrente_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     ric/stato_corrente_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     ric/stato_corrente_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     ric/stato_corrente_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y42     ric/stato_corrente_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     u_c/M_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43     u_c/M_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42     u_c/i_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y42     u_c/i_out_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ric/stato_corrente_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.140ns  (logic 4.104ns (57.477%)  route 3.036ns (42.523%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  A_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.639     5.191    ric/A_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 f  ric/stato_corrente_reg[0]/Q
                         net (fo=4, routed)           0.720     6.367    ric/stato_corrente[0]
    SLICE_X0Y42          LUT5 (Prop_lut5_I1_O)        0.124     6.491 r  ric/Y/O
                         net (fo=1, routed)           2.316     8.807    Y_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.524    12.331 r  Y_OBUF_inst/O
                         net (fo=0)                   0.000    12.331    Y
    H17                                                               r  Y (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ric/stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.411ns (64.800%)  route 0.766ns (35.200%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  A_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.596     1.509    ric/A_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  ric/stato_corrente_reg[1]/Q
                         net (fo=4, routed)           0.157     1.807    ric/stato_corrente[1]
    SLICE_X0Y42          LUT5 (Prop_lut5_I0_O)        0.045     1.852 r  ric/Y/O
                         net (fo=1, routed)           0.609     2.462    Y_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.225     3.687 r  Y_OBUF_inst/O
                         net (fo=0)                   0.000     3.687    Y
    H17                                                               r  Y (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel_i
                            (input port)
  Destination:            u_c/M_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.610ns  (logic 1.588ns (44.006%)  route 2.021ns (55.994%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  sel_i (IN)
                         net (fo=0)                   0.000     0.000    sel_i
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  sel_i_IBUF_inst/O
                         net (fo=2, routed)           1.475     2.940    u_c/sel_i_IBUF
    SLICE_X0Y41          LUT2 (Prop_lut2_I1_O)        0.124     3.064 r  u_c/M_out_i_1/O
                         net (fo=1, routed)           0.546     3.610    u_c/M_out_i_1_n_0
    SLICE_X0Y43          FDRE                                         r  u_c/M_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  A_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.522     4.894    u_c/A_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  u_c/M_out_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ric/stato_corrente_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.423ns  (logic 1.594ns (46.573%)  route 1.829ns (53.427%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  RST_IBUF_inst/O
                         net (fo=3, routed)           1.829     3.299    ric/RST_IBUF
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124     3.423 r  ric/stato_corrente[1]_i_1/O
                         net (fo=1, routed)           0.000     3.423    ric/stato_corrente[1]_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  A_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.521     4.893    ric/A_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ric/stato_corrente_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.223ns  (logic 1.594ns (49.468%)  route 1.629ns (50.532%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  RST_IBUF_inst/O
                         net (fo=3, routed)           1.629     3.099    ric/RST_IBUF
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.124     3.223 r  ric/stato_corrente[2]_i_1/O
                         net (fo=1, routed)           0.000     3.223    ric/stato_corrente[2]_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  A_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.521     4.893    ric/A_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ric/stato_corrente_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.908ns  (logic 1.594ns (54.836%)  route 1.313ns (45.164%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  RST_IBUF_inst/O
                         net (fo=3, routed)           1.313     2.784    ric/RST_IBUF
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.124     2.908 r  ric/stato_corrente[0]_i_1/O
                         net (fo=1, routed)           0.000     2.908    ric/stato_corrente[0]_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  A_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.521     4.893    ric/A_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[0]/C

Slack:                    inf
  Source:                 sel_i
                            (input port)
  Destination:            u_c/i_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.901ns  (logic 1.464ns (50.485%)  route 1.436ns (49.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  sel_i (IN)
                         net (fo=0)                   0.000     0.000    sel_i
    M17                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sel_i_IBUF_inst/O
                         net (fo=2, routed)           1.436     2.901    u_c/sel_i_IBUF
    SLICE_X1Y42          FDRE                                         r  u_c/i_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  A_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.521     4.893    u_c/A_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  u_c/i_out_reg/C

Slack:                    inf
  Source:                 i
                            (input port)
  Destination:            u_c/i_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.641ns  (logic 1.491ns (56.448%)  route 1.150ns (43.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i (IN)
                         net (fo=0)                   0.000     0.000    i
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  i_IBUF_inst/O
                         net (fo=1, routed)           1.150     2.641    u_c/i_IBUF
    SLICE_X1Y42          FDRE                                         r  u_c/i_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  A_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.521     4.893    u_c/A_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  u_c/i_out_reg/C

Slack:                    inf
  Source:                 M
                            (input port)
  Destination:            u_c/M_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.244ns  (logic 1.484ns (66.148%)  route 0.760ns (33.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  M (IN)
                         net (fo=0)                   0.000     0.000    M
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  M_IBUF_inst/O
                         net (fo=1, routed)           0.760     2.244    u_c/M_IBUF
    SLICE_X0Y43          FDRE                                         r  u_c/M_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  A_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.522     4.894    u_c/A_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  u_c/M_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M
                            (input port)
  Destination:            u_c/M_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.252ns (45.693%)  route 0.300ns (54.307%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  M (IN)
                         net (fo=0)                   0.000     0.000    M
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  M_IBUF_inst/O
                         net (fo=1, routed)           0.300     0.552    u_c/M_IBUF
    SLICE_X0Y43          FDRE                                         r  u_c/M_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  A_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.868     2.026    u_c/A_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  u_c/M_out_reg/C

Slack:                    inf
  Source:                 i
                            (input port)
  Destination:            u_c/i_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.259ns (35.973%)  route 0.460ns (64.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i (IN)
                         net (fo=0)                   0.000     0.000    i
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  i_IBUF_inst/O
                         net (fo=1, routed)           0.460     0.719    u_c/i_IBUF
    SLICE_X1Y42          FDRE                                         r  u_c/i_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  A_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.867     2.025    u_c/A_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  u_c/i_out_reg/C

Slack:                    inf
  Source:                 sel_i
                            (input port)
  Destination:            u_c/i_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.232ns (29.320%)  route 0.560ns (70.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  sel_i (IN)
                         net (fo=0)                   0.000     0.000    sel_i
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sel_i_IBUF_inst/O
                         net (fo=2, routed)           0.560     0.793    u_c/sel_i_IBUF
    SLICE_X1Y42          FDRE                                         r  u_c/i_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  A_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.867     2.025    u_c/A_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  u_c/i_out_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ric/stato_corrente_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.283ns (34.744%)  route 0.532ns (65.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  RST_IBUF_inst/O
                         net (fo=3, routed)           0.532     0.771    ric/RST_IBUF
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.045     0.816 r  ric/stato_corrente[0]_i_1/O
                         net (fo=1, routed)           0.000     0.816    ric/stato_corrente[0]_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  A_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.867     2.025    ric/A_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ric/stato_corrente_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.925ns  (logic 0.283ns (30.631%)  route 0.642ns (69.369%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  RST_IBUF_inst/O
                         net (fo=3, routed)           0.642     0.880    ric/RST_IBUF
    SLICE_X0Y42          LUT5 (Prop_lut5_I4_O)        0.045     0.925 r  ric/stato_corrente[2]_i_1/O
                         net (fo=1, routed)           0.000     0.925    ric/stato_corrente[2]_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  A_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.867     2.025    ric/A_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            ric/stato_corrente_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.283ns (28.668%)  route 0.705ns (71.332%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  RST_IBUF_inst/O
                         net (fo=3, routed)           0.705     0.943    ric/RST_IBUF
    SLICE_X0Y42          LUT6 (Prop_lut6_I5_O)        0.045     0.988 r  ric/stato_corrente[1]_i_1/O
                         net (fo=1, routed)           0.000     0.988    ric/stato_corrente[1]_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  A_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.867     2.025    ric/A_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  ric/stato_corrente_reg[1]/C

Slack:                    inf
  Source:                 sel_i
                            (input port)
  Destination:            u_c/M_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.277ns (26.307%)  route 0.777ns (73.693%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  sel_i (IN)
                         net (fo=0)                   0.000     0.000    sel_i
    M17                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  sel_i_IBUF_inst/O
                         net (fo=2, routed)           0.586     0.819    u_c/sel_i_IBUF
    SLICE_X0Y41          LUT2 (Prop_lut2_I1_O)        0.045     0.864 r  u_c/M_out_i_1/O
                         net (fo=1, routed)           0.191     1.055    u_c/M_out_i_1_n_0
    SLICE_X0Y43          FDRE                                         r  u_c/M_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  A_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    A_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  A_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.868     2.026    u_c/A_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  u_c/M_out_reg/C





