<!doctype html>
<html>
<head>
<title>ERROR_STATUS_1 (PMU_GLOBAL) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pmu_global.html")>PMU_GLOBAL Module</a> &gt; ERROR_STATUS_1 (PMU_GLOBAL) Register</p><h1>ERROR_STATUS_1 (PMU_GLOBAL) Register</h1>
<h2>ERROR_STATUS_1 (PMU_GLOBAL) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ERROR_STATUS_1</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000530</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FFD80530 (PMU_GLOBAL)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>System Errors; Interrupt Clear and Status, Reg 1.</td></tr>
</table>
<p>The software can read the status and clear the errors: READ: 0: no error. 1: error detected. WRITE: 0: no effect. 1: clear bit to 0. Note: If a Status bit is 1 and its Mask is 0, then the interrupt signal is active to the interrupt controllers. The system errors can be generated by many areas of the PS and PL. Register is reset only by the PS_POR_B reset signal pin.</p>
<h2>ERROR_STATUS_1 (PMU_GLOBAL) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>DFT</td><td class="center">27</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>CSU_SWDT watchdog timeout error.<br/>Was: Error associated with the unexpected enablement of DFT features</td></tr>
<tr valign=top><td>CLK_MON</td><td class="center">26</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Clock Monitor (ClkMon) Error. Selected clock is not within acceptable frequency range. Refer to TRM.</td></tr>
<tr valign=top><td>XMPU</td><td class="center">25:24</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Protect Unit errors.<br/>Bit [24] is OR of OCM_XMPU, XPPU error signals.<br/>Bit [25] is OR of FPD_XMPU, DDR_MPU error signals.</td></tr>
<tr valign=top><td>PWR_SUPPLY</td><td class="center">23:16</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Bit [16] is for VCC_PS_LPD.<br/>Bit [17] is for VCC_PS_FPD.<br/>Bit [18] is for VCC_PS_AUX.<br/>Bit [19] is for VCCO_PS_DDR.<br/>Bit [20] is for VCCO_PS_3.<br/>Bit [21] is for VCCO_PS_0.<br/>Bit [22] is for VCCO_PS_1.<br/>Bit [23] is for VCCO_PS_2.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">15:14</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>FPD_SWDT</td><td class="center">13</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>FPD_SWDT watchdog timeout error.</td></tr>
<tr valign=top><td>LPD_SWDT</td><td class="center">12</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>LPD_SWDT watchdog timeout error.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">11:10</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>RPU_CCF</td><td class="center"> 9</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>RPU Common Cause Failure (CCF) Errors OR'ed together. Represents one or more errors.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 8</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>RPU_LS</td><td class="center"> 7:6</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>RPU Lockstep Error detected:<br/>00: no error.<br/>01: lockstep error.<br/>10: lockstep error.<br/>11:<br/>lockstep error.</td></tr>
<tr valign=top><td>FPD_TEMP</td><td class="center"> 5</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>FPD Over Temperature sensor, TEMP_FPD_OT from PS SysMon unit.</td></tr>
<tr valign=top><td>LPD_TEMP</td><td class="center"> 4</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>LPD Over Temperature sensor, TEMP_LPD_OT from PS SysMon unit.</td></tr>
<tr valign=top><td>RPU1</td><td class="center"> 3</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>RPU1 Error including both Correctable and Uncorrectable Errors</td></tr>
<tr valign=top><td>RPU0</td><td class="center"> 2</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>RPU0 Error including both Correctable and Uncorrectable Errors</td></tr>
<tr valign=top><td>OCM_ECC</td><td class="center"> 1</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>OCM Uncorrectable ECC Error.</td></tr>
<tr valign=top><td>DDR_ECC</td><td class="center"> 0</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>DDR Uncorrectable ECC Error.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>