# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 4
attribute \src "dut.sv:1.1-11.10"
attribute \top 1
module \mul_unsigned_sync_simple
  wire width 9 $auto$expression.cpp:576:import_operation$1
  attribute \src "dut.sv:1.39-1.40"
  wire width 6 input 2 \a
  attribute \src "dut.sv:1.42-1.43"
  wire width 3 input 3 \b
  attribute \src "dut.sv:1.34-1.37"
  wire input 1 \clk
  attribute \src "dut.sv:1.45-1.46"
  wire width 9 output 4 \p
  cell $mul $auto$expression.cpp:593:import_operation$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 9
    connect \A \a
    connect \B \b
    connect \Y $auto$expression.cpp:576:import_operation$1
  end
  attribute \always_ff 1
  attribute \src "dut.sv:7.5-10.8"
  cell $dff $procdff$3
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 9
    connect \CLK \clk
    connect \D $auto$expression.cpp:576:import_operation$1
    connect \Q \p
  end
end
